
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354656500                       # Number of ticks simulated
final_tick                               2261605128000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              138778518                       # Simulator instruction rate (inst/s)
host_op_rate                                138774202                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              417491404                       # Simulator tick rate (ticks/s)
host_mem_usage                                 752176                       # Number of bytes of host memory used
host_seconds                                     0.85                       # Real time elapsed on the host
sim_insts                                   117884551                       # Number of instructions simulated
sim_ops                                     117884551                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       131200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       225088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        86848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       112128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       623040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1216000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       131200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       112128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        281024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       605568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          605568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9462                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    369935416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    634664809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    106288761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    244879200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    316159439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1756742087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3428669713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    369935416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    106288761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    316159439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        792383616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1707477517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1707477517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1707477517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    369935416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    634664809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    106288761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    244879200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    316159439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1756742087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5136147230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139063000     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151322500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          62080500     75.54%     75.54% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.46%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5029                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.418850                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64955                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5029                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.916087                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.331773                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.087077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047523                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922045                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969568                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130126                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130126                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30580                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30580                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25725                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          595                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56305                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56305                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56305                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56305                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2872                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2872                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5009                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5009                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5009                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5009                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61314                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61314                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61314                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61314                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085854                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076699                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076699                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.026187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081694                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081694                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081694                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081694                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3139                       # number of writebacks
system.cpu0.dcache.writebacks::total             3139                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338358                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.324738                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.625672                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.346299                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.052003                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335147                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335147                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163849                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163849                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163849                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163849                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163849                       # number of overall hits
system.cpu0.icache.overall_hits::total         163849                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166332                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166332                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166332                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166332                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014928                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014928                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014928                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014928                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014928                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351706000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357492000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017343000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2119                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.825378                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49020                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2119                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.133554                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.361010                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.464368                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.723563                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894190                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78638                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78638                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34988                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2251                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2251                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060447                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060447                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060447                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060447                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          965                       # number of writebacks
system.cpu1.dcache.writebacks::total              965                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803696                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.497897                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.305799                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623644                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357228500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357393000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          275.047842                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.898915                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148927                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.534959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.537203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551177500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560610500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510085500     87.11%     87.11% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.89%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12731                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.802454                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.439164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.750376                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.052078                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335450                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621195                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956645                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79957                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79957                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155993                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155993                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155993                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155993                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5823                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6918                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12741                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12741                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12741                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12741                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079632                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079632                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075509                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075509                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075509                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075509                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8143                       # number of writebacks
system.cpu3.dcache.writebacks::total             8143                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871239                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.505047                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.366192                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401377                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598371                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20983                       # number of replacements
system.l2.tags.tagsinuse                  4006.955893                       # Cycle average of tags in use
system.l2.tags.total_refs                       17873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20983                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.851785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1921.397800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        46.548660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       112.749350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.111721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.313382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         7.711057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        17.402216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         6.212669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         4.341371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   365.133962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   254.919911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    51.200695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    92.788244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   453.570121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   666.554732                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.469091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.011364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.027527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.089144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.062236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.012500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.110735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.162733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978261                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    440339                       # Number of tag accesses
system.l2.tags.data_accesses                   440339                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12248                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   828                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3632                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4151                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2985                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8611                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          433                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1203                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          680                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          791                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2519                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2985                       # number of overall hits
system.l2.overall_hits::total                    8611                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1902                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8740                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4391                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5871                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2050                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          589                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1752                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9737                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19002                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2050                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3517                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          589                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1357                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1752                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9737                       # number of overall misses
system.l2.overall_misses::total                 19002                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12722                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27613                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12722                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27613                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772727                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.923749                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.863636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.915005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913462                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.825614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.464145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.410208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547302                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.606915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.533775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.589643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.585811                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.825614                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.745127                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.464145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.631750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.410208                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.765367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.688154                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.825614                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.745127                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.464145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.631750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.410208                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.765367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.688154                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9462                       # number of writebacks
system.l2.writebacks::total                      9462                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10262                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9462                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7870                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              125                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8777                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1821568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1821648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1821648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36563                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33950                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8140                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28455                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4611                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62405                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12751                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301951                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166220                       # Number of instructions committed
system.switch_cpus0.committedOps               166220                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160413                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17180                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160413                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221242                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113134                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62669                       # number of memory refs
system.switch_cpus0.num_load_insts              34154                       # Number of load instructions
system.switch_cpus0.num_store_insts             28515                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231104.709246                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70846.290754                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234628                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765372                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22578                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96137     57.80%     59.52% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35114     21.11%     80.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28795     17.31%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166332                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522803178                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655694469.095998                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867108708.904002                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191719                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808281                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522803064                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520450203.801597                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2352860.198404                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523210257                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645435037.188233                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877775219.811768                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636224                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363776                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5487                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1541                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18552                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5896                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             128                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       524240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       206040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1342048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2933712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20983                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            77238                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.317965                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.753962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62417     80.81%     80.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8657     11.21%     92.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2856      3.70%     95.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3042      3.94%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    266      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77238                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001611                       # Number of seconds simulated
sim_ticks                                  1611121000                       # Number of ticks simulated
final_tick                               2263572856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               34842185                       # Simulator instruction rate (inst/s)
host_op_rate                                 34841917                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              460735426                       # Simulator tick rate (ticks/s)
host_mem_usage                                 758320                       # Number of bytes of host memory used
host_seconds                                     3.50                       # Real time elapsed on the host
sim_insts                                   121835970                       # Number of instructions simulated
sim_ops                                     121835970                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       131712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       249984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       479488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1308544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         6272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       131712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       479488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        630784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2822976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2822976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        20446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         44109                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44109                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3892942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2542329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     81751774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    155161530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    297611415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    812194739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      8262570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     12473303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1373890602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3892942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     81751774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    297611415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      8262570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        391518700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1752181245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1752181245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1752181245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3892942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2542329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     81751774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    155161530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    297611415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    812194739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      8262570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     12473303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3126071847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       784                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     324     41.59%     41.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    104     13.35%     54.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.13%     55.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     55.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    349     44.80%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 779                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      324     42.97%     42.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     104     13.79%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.13%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     57.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     324     42.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  754                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1763103500     96.98%     96.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7800000      0.43%     97.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     97.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46855000      2.58%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1817972000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.928367                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.967908                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  569     83.92%     83.92% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.74%     84.66% # number of callpals executed
system.cpu0.kern.callpal::rti                     104     15.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   678                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              106                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               90                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          453.215097                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5572                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.911111                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   453.215097                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.885186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.885186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            86667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           86667                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        26635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          26635                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15088                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15088                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          736                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          639                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          639                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        41723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           41723                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        41723                       # number of overall hits
system.cpu0.dcache.overall_hits::total          41723                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          112                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           30                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          142                       # number of overall misses
system.cpu0.dcache.overall_misses::total          142                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001984                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001984                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.013889                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.013889                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003392                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003392                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003392                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003392                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu0.dcache.writebacks::total               39                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              250                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              50933                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           203.732000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           285202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          285202                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       142226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         142226                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       142226                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          142226                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       142226                       # number of overall hits
system.cpu0.icache.overall_hits::total         142226                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          250                       # number of overall misses
system.cpu0.icache.overall_misses::total          250                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       142476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       142476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       142476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       142476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001755                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001755                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       701                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     46.72%     46.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.26%     46.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     47.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    201     52.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 381                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.28%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  357                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               721542500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     98.24% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12905000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           734661000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.880597                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.937008                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      3.66%      3.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.49%      4.39% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  355     86.59%     90.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.49%     91.46% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     91.71% # number of callpals executed
system.cpu1.kern.callpal::rti                      24      5.85%     97.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.20%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   410                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   22                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.741935                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68990500     27.60%     27.60% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           181008500     72.40%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5885                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.101446                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             174502                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5885                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.651997                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.101446                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           368794                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          368794                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       103716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         103716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70550                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          547                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       174266                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          174266                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       174266                       # number of overall hits
system.cpu1.dcache.overall_hits::total         174266                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2539                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2539                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          102                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5873                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5873                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5873                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       107050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       107050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73089                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73089                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180139                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180139                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180139                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180139                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.031144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.031144                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.034738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.034738                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.157165                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.157165                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.030864                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.030864                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.032603                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032603                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.032603                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032603                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3800                       # number of writebacks
system.cpu1.dcache.writebacks::total             3800                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2926                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.954129                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             653095                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2926                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           223.204033                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.024020                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.930109                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999863                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1006298                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1006298                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       498757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         498757                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       498757                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          498757                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       498757                       # number of overall hits
system.cpu1.icache.overall_hits::total         498757                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2928                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2928                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2928                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2928                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2928                       # number of overall misses
system.cpu1.icache.overall_misses::total         2928                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       501685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       501685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       501685                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       501685                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       501685                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       501685                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005836                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005836                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005836                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005836                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005836                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005836                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2926                       # number of writebacks
system.cpu1.icache.writebacks::total             2926                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     108                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6652                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1591     38.41%     38.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     32      0.77%     39.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.02%     39.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     39.23% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2517     60.77%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4142                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1588     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      32      1.00%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.03%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1587     49.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3209                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1534276500     84.39%     84.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2288000      0.13%     84.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     84.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     84.53% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              281339500     15.47%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1818065000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998114                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.630513                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.774746                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      6.00%      6.00% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      8.00%     14.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                       15     30.00%     46.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      6.00%     52.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      4.00%     56.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.00%     62.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     32.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  191      3.95%      4.03% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      4.18% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3770     77.92%     82.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                    168      3.47%     85.57% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     85.59% # number of callpals executed
system.cpu2.kern.callpal::rti                     338      6.99%     92.58% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.41%     93.99% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.03% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.95%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4838                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              528                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                302                      
system.cpu2.kern.mode_good::user                  303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.571970                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.728039                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2103456500     81.00%     81.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           493423000     19.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     191                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            37213                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          482.614301                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             717157                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            37213                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.271679                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    37.614847                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   444.999454                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.073466                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.869140                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          330                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1557583                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1557583                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       388832                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         388832                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       320717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        320717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6045                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6045                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6761                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6761                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       709549                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          709549                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       709549                       # number of overall hits
system.cpu2.dcache.overall_hits::total         709549                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18659                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        18179                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        18179                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          787                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          787                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        36838                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         36838                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        36838                       # number of overall misses
system.cpu2.dcache.overall_misses::total        36838                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       407491                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       407491                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       338896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       338896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       746387                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       746387                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       746387                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       746387                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.045790                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045790                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.053642                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053642                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.115193                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.115193                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006904                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006904                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.049355                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.049355                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.049355                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.049355                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24588                       # number of writebacks
system.cpu2.dcache.writebacks::total            24588                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            43243                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2481861                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            43243                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            57.393358                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    66.488242                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   445.511758                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.129860                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.870140                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5096169                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5096169                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2483220                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2483220                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2483220                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2483220                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2483220                       # number of overall hits
system.cpu2.icache.overall_hits::total        2483220                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        43243                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        43243                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        43243                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         43243                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        43243                       # number of overall misses
system.cpu2.icache.overall_misses::total        43243                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2526463                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2526463                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2526463                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2526463                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2526463                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2526463                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.017116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017116                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.017116                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.017116                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017116                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        43243                       # number of writebacks
system.cpu2.icache.writebacks::total            43243                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        82                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      26     36.62%     36.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.41%     38.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      4.23%     42.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     41     57.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  71                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       26     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.82%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      5.45%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      25     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   55                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               936580500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4219000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           941200000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.774648                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.95%      3.95% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   65     85.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.58%     96.05% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    76                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              530                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.633531                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3534                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              530                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.667925                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.633531                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.823503                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.823503                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15352                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15352                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3417                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3417                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3146                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3146                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           36                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           38                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6563                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6563                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6563                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6563                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          423                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          423                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           19                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          678                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           678                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          678                       # number of overall misses
system.cpu3.dcache.overall_misses::total          678                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.110156                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110156                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.074978                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.074978                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.345455                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.345455                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.283019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.283019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.093633                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.093633                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.093633                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.093633                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          298                       # number of writebacks
system.cpu3.dcache.writebacks::total              298                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              981                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              60089                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            61.252803                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            42519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           42519                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        19788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          19788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        19788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           19788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        19788                       # number of overall hits
system.cpu3.icache.overall_hits::total          19788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          981                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          981                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          981                       # number of overall misses
system.cpu3.icache.overall_misses::total          981                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        20769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        20769                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        20769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        20769                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047234                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047234                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          981                       # number of writebacks
system.cpu3.icache.writebacks::total              981                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1024                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1024                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26145                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26145                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1614732                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25219                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25219                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226971                       # Number of tag accesses
system.iocache.tags.data_accesses              226971                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           67                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               67                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           67                       # number of demand (read+write) misses
system.iocache.demand_misses::total                67                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           67                       # number of overall misses
system.iocache.overall_misses::total               67                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             67                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           67                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           67                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     37726                       # number of replacements
system.l2.tags.tagsinuse                  3985.297143                       # Cycle average of tags in use
system.l2.tags.total_refs                       94681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37726                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.509702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1590.077077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.608391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.799181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         3.034615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.919425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        10.761779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.081464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         2.364908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    14.249114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    10.232245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   249.094477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   196.155484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1286.154579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   550.096992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    46.072013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    15.595398                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.388202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.060814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.047890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.314003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.134301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.011248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.003807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1318407                       # Number of tag accesses
system.l2.tags.data_accesses                  1318407                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        28725                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28725                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        29160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29160                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2886                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        35746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37541                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        13869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15590                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           45                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          870                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        35746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        16531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          773                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          247                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56017                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          152                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           45                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          870                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1653                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        35746                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        16531                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          773                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          247                       # number of overall hits
system.l2.overall_hits::total                   56017                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        15379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17819                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9861                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         5096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6942                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           64                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2058                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3908                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        20475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          314                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34622                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           98                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           64                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2058                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3908                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7497                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        20475                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          208                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          314                       # number of overall misses
system.l2.overall_misses::total                 34622                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        28725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        29160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29160                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        18041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        43243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        18965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2928                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        43243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        37006                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          981                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          561                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90639                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2928                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        43243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        37006                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          981                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          561                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90639                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.773585                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.916192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.852447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.917526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860613                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.392000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.702869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.173369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.212029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.208029                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.556701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.533677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.268706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.370572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.308095                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.392000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.587156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.702869                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.702751                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.173369                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.553289                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.212029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.559715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381977                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.392000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.587156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.702869                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.702751                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.173369                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.553289                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.212029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.559715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381977                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18957                       # number of writebacks
system.l2.writebacks::total                     18957                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 957                       # Transaction distribution
system.membus.trans_dist::ReadResp              17827                       # Transaction distribution
system.membus.trans_dist::WriteReq                993                       # Transaction distribution
system.membus.trans_dist::WriteResp               993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44109                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12425                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              229                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             87                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              88                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17876                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16870                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       101056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       104956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 180546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1614016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1614016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3427072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3431540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5045556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            118767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  118767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              118767                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               27913                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              16287                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               44200                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              15548                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          15548                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3636123                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             142476                       # Number of instructions committed
system.switch_cpus0.committedOps               142476                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       136849                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13032                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         9450                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              136849                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       174062                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       106026                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                44410                       # number of memory refs
system.switch_cpus0.num_load_insts              28121                       # Number of load instructions
system.switch_cpus0.num_store_insts             16289                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3475353.433108                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      160769.566892                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.044215                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.955785                       # Percentage of idle cycles
system.switch_cpus0.Branches                    24351                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          643      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            90918     63.81%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             111      0.08%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           30445     21.37%     85.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          16291     11.43%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4068      2.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            142476                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              107558                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           79097                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              73716                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          46977                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              181274                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          126074                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             366323                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         366447                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1468877                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             501520                       # Number of instructions committed
system.switch_cpus1.committedOps               501520                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       486397                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13613                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        54363                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              486397                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_int_register_reads       664009                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       351678                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               181628                       # number of memory refs
system.switch_cpus1.num_load_insts             107831                       # Number of load instructions
system.switch_cpus1.num_store_insts             73797                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1240125.478456                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      228751.521544                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.155732                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.844268                       # Percentage of idle cycles
system.switch_cpus1.Branches                    71874                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9629      1.92%      1.92% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           304763     60.75%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             174      0.03%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          108867     21.70%     84.41% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          74080     14.77%     99.18% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4123      0.82%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            501685                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              412787                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          135885                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             346017                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          87386                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              758804                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          223271                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1044593                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1045135                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3636249                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2525225                       # Number of instructions committed
system.switch_cpus2.committedOps              2525225                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2296647                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        174830                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              78577                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       208610                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2296647                       # number of integer instructions
system.switch_cpus2.num_fp_insts               174830                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3403432                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1660701                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       117541                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       116035                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               762488                       # number of memory refs
system.switch_cpus2.num_load_insts             415536                       # Number of load instructions
system.switch_cpus2.num_store_insts            346952                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      784676.269824                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2851572.730176                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.784207                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.215793                       # Percentage of idle cycles
system.switch_cpus2.Branches                   304175                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       124585      4.93%      4.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1482160     58.67%     63.60% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4568      0.18%     63.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57897      2.29%     66.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            169      0.01%     66.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.33%     67.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          427337     16.91%     84.78% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         347588     13.76%     98.54% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         36894      1.46%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2526463                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3882                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3461                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7343                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1021                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1021                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1882406                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              20766                       # Number of instructions committed
system.switch_cpus3.committedOps                20766                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20110                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                906                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2058                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20110                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        27669                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14122                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7375                       # number of memory refs
system.switch_cpus3.num_load_insts               3902                       # Number of load instructions
system.switch_cpus3.num_store_insts              3473                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1870276.434389                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      12129.565611                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006444                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993556                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          216      1.04%      1.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            12645     60.88%     61.92% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              43      0.21%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4005     19.28%     81.47% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3478     16.75%     98.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           371      1.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             20769                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       183065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        82414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8063                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5865                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2198                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                957                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             71810                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               993                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             210                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            91                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            301                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47402                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        17229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       112771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       108940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                254541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        26880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        13904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       326400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       622232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4449792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3977376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        96896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        60972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9574452                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           88164                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           273179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333104                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.753149                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 215581     78.92%     78.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  37482     13.72%     92.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7286      2.67%     95.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  12377      4.53%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    453      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             273179                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.079262                       # Number of seconds simulated
sim_ticks                                2079262402000                       # Number of ticks simulated
final_tick                               4342835258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1550452                       # Simulator instruction rate (inst/s)
host_op_rate                                  1550452                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              354906089                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765488                       # Number of bytes of host memory used
host_seconds                                  5858.63                       # Real time elapsed on the host
sim_insts                                  9083520952                       # Number of instructions simulated
sim_ops                                    9083520952                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     84043904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    124613504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     21601536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     43702528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     65999168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    120165888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     35095488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     38166848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533392832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     84043904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     21601536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     65999168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     35095488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     206740096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82551104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82551104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst      1313186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1947086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       337524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       682852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst      1031237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1877592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       548367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       596357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8334263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     40420057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     59931591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     10389038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     21018284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     31741625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     57792556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     16878816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     18355955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             256529831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     40420057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     10389038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     31741625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     16878816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         99429536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39702110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39702110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39702110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     40420057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     59931591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     10389038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     21018284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     31741625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     57792556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     16878816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     18355955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296231940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     442                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    349527                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   10085     24.37%     24.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.05%     24.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2130      5.15%     29.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     84      0.20%     29.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  29067     70.23%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               41386                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    10085     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.09%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2130      9.54%     54.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      84      0.38%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   10003     44.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                22322                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2077215865000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              104370000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               13532000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1866286000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2079201553000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.344136                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.539361                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         3     30.00%     30.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         7     70.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    10                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   40      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   92      0.21%      0.30% # number of callpals executed
system.cpu0.kern.callpal::swpipl                36462     82.69%     82.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                   4283      9.71%     92.70% # number of callpals executed
system.cpu0.kern.callpal::rti                    2690      6.10%     98.80% # number of callpals executed
system.cpu0.kern.callpal::callsys                  88      0.20%     99.00% # number of callpals executed
system.cpu0.kern.callpal::rdunique                440      1.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 44095                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2780                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2204                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2204                      
system.cpu0.kern.mode_good::user                 2204                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.792806                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.884430                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      146417266500      7.91%      7.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1704968942500     92.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      92                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          3014978                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.544827                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          722888353                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3014978                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           239.765714                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   508.544827                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.993252                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993252                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1455039045                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1455039045                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    621695459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621695459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    101261149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     101261149                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        12467                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        12467                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16949                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16949                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    722956608                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       722956608                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    722956608                       # number of overall hits
system.cpu0.dcache.overall_hits::total      722956608                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2614336                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2614336                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       401781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       401781                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         6553                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6553                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2020                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2020                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3016117                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3016117                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3016117                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3016117                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    624309795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    624309795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    101662930                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    101662930                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        18969                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18969                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    725972725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    725972725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    725972725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    725972725                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004188                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004188                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003952                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003952                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.344532                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.344532                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.106490                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.106490                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004155                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004155                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004155                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004155                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       760790                       # number of writebacks
system.cpu0.dcache.writebacks::total           760790                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          8146068                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         3407525630                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          8146068                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           418.303116                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       6840234984                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      6840234984                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   3407898390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     3407898390                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   3407898390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      3407898390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   3407898390                       # number of overall hits
system.cpu0.icache.overall_hits::total     3407898390                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      8146068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      8146068                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      8146068                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       8146068                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      8146068                       # number of overall misses
system.cpu0.icache.overall_misses::total      8146068                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   3416044458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   3416044458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   3416044458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   3416044458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   3416044458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   3416044458                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002385                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002385                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002385                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      8146068                       # number of writebacks
system.cpu0.icache.writebacks::total          8146068                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1657                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    225815                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    9865     27.43%     27.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2130      5.92%     33.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     70      0.19%     33.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  23895     66.45%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               35960                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     9865     45.12%     45.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2130      9.74%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      70      0.32%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    9799     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                21864                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2078697531000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              104370000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               11395000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1265366000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2080078662000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.410086                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.608009                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         5     17.86%     17.86% # number of syscalls executed
system.cpu1.kern.syscall::3                        17     60.71%     78.57% # number of syscalls executed
system.cpu1.kern.syscall::4                         2      7.14%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::17                        2      7.14%     92.86% # number of syscalls executed
system.cpu1.kern.syscall::71                        2      7.14%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    28                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   37      0.10%      0.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                31153     81.03%     81.15% # number of callpals executed
system.cpu1.kern.callpal::rdps                   4292     11.16%     92.31% # number of callpals executed
system.cpu1.kern.callpal::rti                    2607      6.78%     99.09% # number of callpals executed
system.cpu1.kern.callpal::callsys                  41      0.11%     99.20% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.20% # number of callpals executed
system.cpu1.kern.callpal::rdunique                306      0.80%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 38445                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              979                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                958                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1665                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                969                      
system.cpu1.kern.mode_good::user                  958                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.989785                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.006607                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.538034                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1648037000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        534956955500     30.02%     30.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1245132455000     69.88%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      37                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1339618                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          488.047524                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          228554071                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1339618                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           170.611377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   488.047524                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.953218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        462477513                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       462477513                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    188259819                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      188259819                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     40937061                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40937061                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10363                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10363                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        11359                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11359                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    229196880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       229196880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    229196880                       # number of overall hits
system.cpu1.dcache.overall_hits::total      229196880                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1090240                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1090240                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       254716                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       254716                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1762                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1762                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          750                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1344956                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1344956                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1344956                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1344956                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    189350059                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189350059                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     41191777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     41191777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        12125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        12125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        12109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        12109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    230541836                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    230541836                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    230541836                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    230541836                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005758                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006184                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.145320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.145320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.061937                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061937                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005834                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005834                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005834                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005834                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       454186                       # number of writebacks
system.cpu1.dcache.writebacks::total           454186                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          3580940                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1070667060                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          3580940                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           298.990505                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2154909218                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2154909218                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1072083199                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1072083199                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1072083199                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1072083199                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1072083199                       # number of overall hits
system.cpu1.icache.overall_hits::total     1072083199                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      3580940                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      3580940                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      3580940                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       3580940                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      3580940                       # number of overall misses
system.cpu1.icache.overall_misses::total      3580940                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1075664139                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1075664139                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1075664139                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1075664139                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1075664139                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1075664139                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003329                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003329                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003329                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003329                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003329                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003329                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      3580940                       # number of writebacks
system.cpu1.icache.writebacks::total          3580940                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     811                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    363983                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   12293     29.06%     29.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     31      0.07%     29.13% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2130      5.03%     34.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    108      0.26%     34.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  27746     65.58%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               42308                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    12254     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      31      0.12%     45.89% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2130      7.96%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     108      0.40%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   12245     45.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                26768                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2077092644500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2216500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              104370000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               12567500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2044665000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2079256463500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.996827                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.441325                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.632694                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         3      4.69%      4.69% # number of syscalls executed
system.cpu2.kern.syscall::3                        12     18.75%     23.44% # number of syscalls executed
system.cpu2.kern.syscall::4                        12     18.75%     42.19% # number of syscalls executed
system.cpu2.kern.syscall::17                       11     17.19%     59.38% # number of syscalls executed
system.cpu2.kern.syscall::71                       21     32.81%     92.19% # number of syscalls executed
system.cpu2.kern.syscall::74                        5      7.81%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    64                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   84      0.18%      0.18% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  170      0.37%      0.56% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.56% # number of callpals executed
system.cpu2.kern.callpal::swpipl                36569     79.91%     80.46% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4447      9.72%     90.18% # number of callpals executed
system.cpu2.kern.callpal::rti                    3505      7.66%     97.84% # number of callpals executed
system.cpu2.kern.callpal::callsys                 140      0.31%     98.14% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     98.15% # number of callpals executed
system.cpu2.kern.callpal::rdunique                848      1.85%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 45765                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             3675                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2978                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2978                      
system.cpu2.kern.mode_good::user                 2978                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.810340                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.895235                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      418702885000     20.14%     20.14% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1660553578500     79.86%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     170                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          3347165                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.985694                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          710000658                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3347165                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           212.120005                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.985694                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.994113                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994113                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          470                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1430053731                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1430053731                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    611655549                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      611655549                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     98294710                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      98294710                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18517                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18517                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        22229                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        22229                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    709950259                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       709950259                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    709950259                       # number of overall hits
system.cpu2.dcache.overall_hits::total      709950259                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2741428                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2741428                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       610335                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       610335                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5223                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1477                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1477                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3351763                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3351763                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3351763                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3351763                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    614396977                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    614396977                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     98905045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     98905045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        23740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        23740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        23706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        23706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    713302022                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    713302022                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    713302022                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    713302022                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.006171                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006171                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.220008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.220008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.062305                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.062305                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004699                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004699                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004699                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004699                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1090885                       # number of writebacks
system.cpu2.dcache.writebacks::total          1090885                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          8614932                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         3320910258                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          8614932                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           385.483049                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       6667704640                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      6667704640                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   3320929922                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     3320929922                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   3320929922                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      3320929922                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   3320929922                       # number of overall hits
system.cpu2.icache.overall_hits::total     3320929922                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      8614932                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      8614932                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      8614932                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       8614932                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      8614932                       # number of overall misses
system.cpu2.icache.overall_misses::total      8614932                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   3329544854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   3329544854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   3329544854                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   3329544854                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   3329544854                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   3329544854                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002587                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002587                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002587                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002587                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002587                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002587                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      8614932                       # number of writebacks
system.cpu2.icache.writebacks::total          8614932                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1568                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    165028                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   10025     27.58%     27.58% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2130      5.86%     33.44% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     61      0.17%     33.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  24136     66.40%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               36352                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     9986     45.03%     45.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2130      9.61%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      61      0.28%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    9997     45.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                22174                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2078690447500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              104370000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                6706000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1277237500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2080078761000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.996110                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.414195                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.609980                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         4     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::3                        12     75.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    16                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  131      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   81      0.21%      0.54% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.55% # number of callpals executed
system.cpu3.kern.callpal::swpipl                31591     81.01%     81.56% # number of callpals executed
system.cpu3.kern.callpal::rdps                   4320     11.08%     92.64% # number of callpals executed
system.cpu3.kern.callpal::rti                    2596      6.66%     99.29% # number of callpals executed
system.cpu3.kern.callpal::callsys                  43      0.11%     99.40% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.41% # number of callpals executed
system.cpu3.kern.callpal::rdunique                232      0.59%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 38996                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2677                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                995                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                995                      
system.cpu3.kern.mode_good::user                  995                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.371685                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.541939                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       32854506000      5.47%      5.47% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        567963015500     94.53%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      81                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1252428                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          496.037559                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          250432827                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1252428                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           199.957863                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   496.037559                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.968823                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968823                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        506046443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       506046443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    195934582                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      195934582                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     55175591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      55175591                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        10317                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        10317                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        11247                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        11247                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    251110173                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       251110173                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    251110173                       # number of overall hits
system.cpu3.dcache.overall_hits::total      251110173                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1009511                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1009511                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       249276                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       249276                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2053                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2053                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1101                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1101                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1258787                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1258787                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1258787                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1258787                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    196944093                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    196944093                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     55424867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     55424867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        12370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        12370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        12348                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        12348                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    252368960                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    252368960                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    252368960                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    252368960                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.005126                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005126                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004498                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004498                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.165966                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.165966                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.089164                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.089164                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004988                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004988                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004988                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004988                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       452269                       # number of writebacks
system.cpu3.dcache.writebacks::total           452269                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          5784604                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1133750427                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5784604                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           195.994476                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2288070578                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2288070578                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1135358383                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1135358383                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1135358383                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1135358383                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1135358383                       # number of overall hits
system.cpu3.icache.overall_hits::total     1135358383                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5784604                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5784604                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5784604                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5784604                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5784604                       # number of overall misses
system.cpu3.icache.overall_misses::total      5784604                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1141142987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1141142987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1141142987                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1141142987                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1141142987                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1141142987                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005069                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005069                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005069                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005069                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005069                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005069                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      5784604                       # number of writebacks
system.cpu3.icache.writebacks::total          5784604                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2965504                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        363                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  824                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 824                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56286                       # Transaction distribution
system.iobus.trans_dist::WriteResp              56286                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        18314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        21354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  114220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        73256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          837                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        75107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2966280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2966280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3041387                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                46433                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46433                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               417897                       # Number of tag accesses
system.iocache.tags.data_accesses              417897                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           97                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               97                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        46336                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        46336                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           97                       # number of demand (read+write) misses
system.iocache.demand_misses::total                97                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           97                       # number of overall misses
system.iocache.overall_misses::total               97                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           97                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             97                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        46336                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        46336                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           97                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              97                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           97                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             97                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46336                       # number of writebacks
system.iocache.writebacks::total                46336                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9820920                       # number of replacements
system.l2.tags.tagsinuse                  4051.335148                       # Cycle average of tags in use
system.l2.tags.total_refs                    49055308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9820920                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.994981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      623.293732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.002655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.000103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.002337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.011877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.006061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   744.384432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   617.349359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   169.985900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   123.770437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   814.781638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   619.444115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   233.248219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   105.054286                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.152171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.181734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.150720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.041500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.030217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.198921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.151231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.056945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.025648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3931                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.959717                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 510530120                       # Number of tag accesses
system.l2.tags.data_accesses                510530120                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2758130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2758130                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     19028092                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19028092                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1510                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          163                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1758                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          390                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          211                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                632                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       168150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       115436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       304301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       122824                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                710711                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      6832882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      3243416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      7583652                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5236237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22896187                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       898009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       541966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1166815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       533688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3140478                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      6832882                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1066159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      3243416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       657402                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      7583652                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1471116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5236237                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       656512                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26747376                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      6832882                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1066159                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      3243416                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       657402                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      7583652                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1471116                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5236237                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       656512                       # number of overall hits
system.l2.overall_hits::total                26747376                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1817                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          988                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          696                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1044                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4545                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          613                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          363                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          336                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          385                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1697                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       228327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       137453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       303528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       124217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              793525                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst      1313186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       337524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst      1031280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       548367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3230357                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1718788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       545433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1574093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       472142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4310456                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst      1313186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1947115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       337524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       682886                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst      1031280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1877621                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       548367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       596359                       # number of demand (read+write) misses
system.l2.demand_misses::total                8334338                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst      1313186                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1947115                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       337524                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       682886                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst      1031280                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1877621                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       548367                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       596359                       # number of overall misses
system.l2.overall_misses::total               8334338                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2758130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2758130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     19028092                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19028092                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3327                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1036                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          859                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1081                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6303                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          547                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2329                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       396477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       252889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       607829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       247041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1504236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      8146068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      3580940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      8614932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      5784604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26126544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2616797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1087399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2740908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1005830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7450934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      8146068                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3013274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      3580940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1340288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      8614932                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3348737                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5784604                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1252871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35081714                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      8146068                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3013274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      3580940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1340288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      8614932                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3348737                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5784604                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1252871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35081714                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.546138                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.953668                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.810244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.965772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.721085                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.611167                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.947781                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.614260                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.972222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.728639                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.575890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.543531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.499364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.502819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.527527                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.161205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.094256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.119708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.094798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.123643                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.656829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.501594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.574296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.469405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.578512                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.161205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.646179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.094256                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.509507                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.119708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.560695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.094798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.475994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237569                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.161205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.646179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.094256                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.509507                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.119708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.560695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.094798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.475994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237569                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1243525                       # number of writebacks
system.l2.writebacks::total                   1243525                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 727                       # Transaction distribution
system.membus.trans_dist::ReadResp            7541637                       # Transaction distribution
system.membus.trans_dist::WriteReq               9950                       # Transaction distribution
system.membus.trans_dist::WriteResp              9950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1289861                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6456197                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8610                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4716                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6268                       # Transaction distribution
system.membus.trans_dist::ReadExReq            795029                       # Transaction distribution
system.membus.trans_dist::ReadExResp           793499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7540910                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         46336                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        46336                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       139272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       139272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        21354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24389400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     24410754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24550026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2971712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2971712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        75107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    612981568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    613056675                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               616028387                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16152429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                16152429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16152429                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           624297342                       # DTB read hits
system.switch_cpus0.dtb.read_misses            211768                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       623316872                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          101684446                       # DTB write hits
system.switch_cpus0.dtb.write_misses             8868                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      100679512                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           725981788                       # DTB hits
system.switch_cpus0.dtb.data_misses            220636                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       723996384                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         3410387959                       # ITB hits
system.switch_cpus0.itb.fetch_misses            82559                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     3410470518                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4158403374                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         3415823819                       # Number of instructions committed
system.switch_cpus0.committedOps           3415823819                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   3252716097                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        716701                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            4827875                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     39903541                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          3252716097                       # number of integer instructions
system.switch_cpus0.num_fp_insts               716701                       # number of float instructions
system.switch_cpus0.num_int_register_reads   5325457381                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   3095046006                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        30038                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        30050                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            726236559                       # number of memory refs
system.switch_cpus0.num_load_insts          624540712                       # Number of load instructions
system.switch_cpus0.num_store_insts         101695847                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      742376549.781342                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3416026824.218657                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.821476                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.178524                       # Percentage of idle cycles
system.switch_cpus0.Branches                 48137643                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    159596050      4.67%      4.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       2509369481     73.46%     78.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        17302613      0.51%     78.64% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         681319      0.02%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1326      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            442      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       624575090     18.28%     96.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      101700690      2.98%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       2817447      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        3416044458                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           189341017                       # DTB read hits
system.switch_cpus1.dtb.read_misses            134677                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       188489451                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           41206432                       # DTB write hits
system.switch_cpus1.dtb.write_misses            13305                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       40342238                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           230547449                       # DTB hits
system.switch_cpus1.dtb.data_misses            147982                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       228831689                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1070364685                       # ITB hits
system.switch_cpus1.itb.fetch_misses            37187                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1070401872                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4160158981                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1075516156                       # Number of instructions committed
system.switch_cpus1.committedOps           1075516156                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1021693104                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        530332                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            1807666                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     15606907                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1021693104                       # number of integer instructions
system.switch_cpus1.num_fp_insts               530332                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1649036907                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    959698568                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        24868                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        24829                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            230718929                       # number of memory refs
system.switch_cpus1.num_load_insts          189496873                       # Number of load instructions
system.switch_cpus1.num_store_insts          41222056                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3084036593.911570                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1076122387.088430                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.258673                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.741327                       # Percentage of idle cycles
system.switch_cpus1.Branches                 18649869                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     52496408      4.88%      4.88% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        783355930     72.83%     77.71% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         6731285      0.63%     78.33% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         501684      0.05%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              1      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1983      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             6      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            665      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.38% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       189517577     17.62%     96.00% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       41222570      3.83%     99.83% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1836030      0.17%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1075664139                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           614386560                       # DTB read hits
system.switch_cpus2.dtb.read_misses            229051                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       613283537                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           98932454                       # DTB write hits
system.switch_cpus2.dtb.write_misses            13699                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       97062744                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           713319014                       # DTB hits
system.switch_cpus2.dtb.data_misses            242750                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       710346281                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         3321619703                       # ITB hits
system.switch_cpus2.itb.fetch_misses            73225                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     3321692928                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4158525615                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         3329302095                       # Number of instructions committed
system.switch_cpus2.committedOps           3329302095                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   3169795803                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        689183                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4508836                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     36724018                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          3169795803                       # number of integer instructions
system.switch_cpus2.num_fp_insts               689183                       # number of float instructions
system.switch_cpus2.num_int_register_reads   5191295164                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   3018320149                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        38075                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        37941                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            713599297                       # number of memory refs
system.switch_cpus2.num_load_insts          614650338                       # Number of load instructions
system.switch_cpus2.num_store_insts          98948959                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      828907695.940044                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3329617919.059956                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.800673                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.199327                       # Percentage of idle cycles
system.switch_cpus2.Branches                 44414968                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    156204234      4.69%      4.69% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       2443959599     73.40%     78.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        12084037      0.36%     78.46% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         643620      0.02%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              9      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           3966      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            38      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           1342      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       614692991     18.46%     96.94% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       98950902      2.97%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3004116      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        3329544854                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           196941950                       # DTB read hits
system.switch_cpus3.dtb.read_misses             93395                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       196060240                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           55439629                       # DTB write hits
system.switch_cpus3.dtb.write_misses             6677                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       54583118                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           252381579                       # DTB hits
system.switch_cpus3.dtb.data_misses            100072                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       250643358                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         1136396101                       # ITB hits
system.switch_cpus3.itb.fetch_misses            23792                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     1136419893                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4160159090                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1141042912                       # Number of instructions committed
system.switch_cpus3.committedOps           1141042912                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1080361533                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        621435                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            3920236                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     18306378                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1080361533                       # number of integer instructions
system.switch_cpus3.num_fp_insts               621435                       # number of float instructions
system.switch_cpus3.num_int_register_reads   1720111060                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1000467537                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads        24758                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        24724                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            252498722                       # number of memory refs
system.switch_cpus3.num_load_insts          197049874                       # Number of load instructions
system.switch_cpus3.num_store_insts          55448848                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3018545404.982495                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1141613685.017504                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.274416                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.725584                       # Percentage of idle cycles
system.switch_cpus3.Branches                 23857101                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     59010339      5.17%      5.17% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        820695973     71.92%     77.09% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         7024890      0.62%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         593913      0.05%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1086      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            362      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.76% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       197074959     17.27%     95.03% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       55449607      4.86%     99.89% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       1291858      0.11%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1141142987                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     70199839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     32954304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      9938877                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        4061956                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3563115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       498841                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                727                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          33598377                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9950                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2758130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19028092                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5523253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           10342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5348                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1505766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1505766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26126544                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7471106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     22245252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8847472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      9438276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3937446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     23853070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9848181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     15744582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3654762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              97569041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    902347776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    241836604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    374869504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    115189492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    975240832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    284543907                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    637438592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    109545232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3641011939                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9913786                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         80124302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.319394                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.629212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60476549     75.48%     75.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14851794     18.54%     94.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3709489      4.63%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1025405      1.28%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  61056      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80124302                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001364                       # Number of seconds simulated
sim_ticks                                  1364152000                       # Number of ticks simulated
final_tick                               4344199410500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             6937006486                       # Simulator instruction rate (inst/s)
host_op_rate                               6936831537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1041414523                       # Simulator tick rate (ticks/s)
host_mem_usage                                 766512                       # Number of bytes of host memory used
host_seconds                                     1.31                       # Real time elapsed on the host
sim_insts                                  9086481136                       # Number of instructions simulated
sim_ops                                    9086481136                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       130752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       606528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       268544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       639232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        38016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        90368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1774528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       130752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       268544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        438080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       762368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          762368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     95848556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    444619075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       562987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       234578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    196857828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    468592943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     27867862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     66244817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1300828647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     95848556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       562987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    196857828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     27867862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        321137234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       558858544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            558858544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       558858544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     95848556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    444619075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       562987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       234578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    196857828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    468592943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     27867862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     66244817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1859687190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2228                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     673     44.54%     44.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    136      9.00%     53.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.07%     53.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     53.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    700     46.33%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1511                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      671     45.37%     45.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     136      9.20%     54.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.07%     54.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.07%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     670     45.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1479                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1339798500     94.03%     94.03% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10200000      0.72%     94.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     94.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     94.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               74732000      5.24%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1424891500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997028                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.957143                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.978822                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.21%      0.21% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.64%      3.85% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.07%      3.91% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1136     78.02%     81.94% # number of callpals executed
system.cpu0.kern.callpal::rdps                      7      0.48%     82.42% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.07%     82.49% # number of callpals executed
system.cpu0.kern.callpal::rti                     237     16.28%     98.76% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.03%     99.79% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1456                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              289                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.332180                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.500000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      231006322500     99.97%     99.97% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.03%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12583                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          484.598712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             374726                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13095                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.615960                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   484.598712                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.946482                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.946482                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          451                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           474503                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          474503                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       112840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         112840                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       101012                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        101012                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2137                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2121                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2121                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       213852                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          213852                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       213852                       # number of overall hits
system.cpu0.dcache.overall_hits::total         213852                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5673                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5673                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6930                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           32                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12603                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12603                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       118513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       118513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       107942                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       107942                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       226455                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       226455                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       226455                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       226455                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.047868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047868                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.064201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.064201                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.069251                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.069251                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.014863                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.014863                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.055653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.055653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.055653                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.055653                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8267                       # number of writebacks
system.cpu0.dcache.writebacks::total             8267                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4608                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999614                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1159037                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5120                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           226.374414                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999614                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1295558                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1295558                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       640864                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         640864                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       640864                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          640864                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       640864                       # number of overall hits
system.cpu0.icache.overall_hits::total         640864                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4610                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4610                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4610                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4610                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4610                       # number of overall misses
system.cpu0.icache.overall_misses::total         4610                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       645474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       645474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       645474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       645474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       645474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       645474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007142                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007142                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007142                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007142                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4608                       # number of writebacks
system.cpu0.icache.writebacks::total             4608                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1216798500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 562000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1217574000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu1.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    19                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               11                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.300981                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             645609                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              452                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1428.338496                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   460.300981                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.899025                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899025                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1333                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1333                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            395                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          627                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             627                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          627                       # number of overall hits
system.cpu1.dcache.overall_hits::total            627                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           14                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            4                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           18                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           18                       # number of overall misses
system.cpu1.dcache.overall_misses::total           18                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          645                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          645                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          645                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          645                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.034230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034230                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.016949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016949                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.027907                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027907                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.027907                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027907                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu1.dcache.writebacks::total                3                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               24                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1500051                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              536                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2798.602612                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3798                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3798                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1863                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1863                       # number of overall hits
system.cpu1.icache.overall_hits::total           1863                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1887                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1887                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1887                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1887                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012719                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012719                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012719                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012719                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012719                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012719                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           24                       # number of writebacks
system.cpu1.icache.writebacks::total               24                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      7196                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2779     49.44%     49.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.02%     49.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     49.48% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2840     50.52%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5621                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2779     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2778     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5559                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               619816500     53.29%     53.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     53.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.01%     53.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              543106500     46.69%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1163136500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.978169                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.988970                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.13%      2.13% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.13%      4.26% # number of syscalls executed
system.cpu2.kern.syscall::4                         7     14.89%     19.15% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      4.26%     23.40% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.13%     25.53% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.13%     27.66% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      2.13%     29.79% # number of syscalls executed
system.cpu2.kern.syscall::73                       33     70.21%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    47                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   51      0.87%      0.89% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      0.92% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5545     94.71%     95.63% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4      0.07%     95.70% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     95.71% # number of callpals executed
system.cpu2.kern.callpal::rti                      74      1.26%     96.98% # number of callpals executed
system.cpu2.kern.callpal::callsys                  57      0.97%     97.95% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.09%     98.04% # number of callpals executed
system.cpu2.kern.callpal::rdunique                115      1.96%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5855                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              126                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 72                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 73                      
system.cpu2.kern.mode_good::user                   72                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.579365                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.732323                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         950639000     87.00%     87.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           142077500     13.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      51                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            18916                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          491.994840                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             556894                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            19272                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.896534                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   491.994840                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.960927                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.960927                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1163295                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1163295                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       352842                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         352842                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       186013                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        186013                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6784                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6784                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7463                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7463                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       538855                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          538855                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       538855                       # number of overall hits
system.cpu2.dcache.overall_hits::total         538855                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12915                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12915                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5388                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5388                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          719                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          719                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           35                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18303                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18303                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18303                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       365757                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       365757                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       191401                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       191401                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7498                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7498                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       557158                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       557158                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       557158                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       557158                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035310                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035310                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028150                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028150                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.095828                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.095828                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004668                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004668                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.032851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.032851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032851                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12571                       # number of writebacks
system.cpu2.dcache.writebacks::total            12571                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             7995                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.965155                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2238946                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8507                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           263.188668                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.965155                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999932                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4359576                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4359576                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2167788                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2167788                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2167788                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2167788                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2167788                       # number of overall hits
system.cpu2.icache.overall_hits::total        2167788                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         8000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8000                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         8000                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8000                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         8000                       # number of overall misses
system.cpu2.icache.overall_misses::total         8000                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2175788                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2175788                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2175788                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2175788                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2175788                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2175788                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003677                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003677                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003677                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003677                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003677                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         7995                       # number of writebacks
system.cpu2.icache.writebacks::total             7995                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       801                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      96     44.65%     44.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.47%     45.12% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.40%     46.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    115     53.49%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 215                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       96     49.23%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.51%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.54%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      95     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  195                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1210298000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.00%     99.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.03%     99.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                7050000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1217748500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.826087                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.906977                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     20.14%     20.49% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      1.39%     21.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  142     49.31%     71.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      1.04%     72.22% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     24.31%     96.53% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      3.12%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   288                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1481453674000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2033                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          486.551579                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             744040                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2490                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           298.811245                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   486.551579                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.950296                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.950296                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            80750                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           80750                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        22846                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          22846                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13277                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13277                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          439                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          439                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          461                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          461                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36123                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36123                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36123                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36123                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1516                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          681                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          681                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           17                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2197                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2197                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2197                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2197                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24362                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24362                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13958                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13958                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        38320                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38320                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        38320                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38320                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.062228                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062228                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.048789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048789                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.081590                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.081590                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.035565                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.035565                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.057333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.057333                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.057333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.057333                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          954                       # number of writebacks
system.cpu3.dcache.writebacks::total              954                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1281                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1755235                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1793                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           978.937535                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           278791                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          278791                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       137474                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         137474                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       137474                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          137474                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       137474                       # number of overall hits
system.cpu3.icache.overall_hits::total         137474                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1281                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1281                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1281                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1281                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1281                       # number of overall misses
system.cpu3.icache.overall_misses::total         1281                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       138755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       138755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       138755                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       138755                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       138755                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       138755                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009232                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009232                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009232                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009232                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009232                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009232                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1281                       # number of writebacks
system.cpu3.icache.writebacks::total             1281                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  816                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 816                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 566                       # Transaction distribution
system.iobus.trans_dist::WriteResp                566                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3384                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     32175                       # number of replacements
system.l2.tags.tagsinuse                  4013.113842                       # Cycle average of tags in use
system.l2.tags.total_refs                      123929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.426387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1479.774681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   131.836833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   157.379083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.522805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.315291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   749.782060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1444.971885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    19.027206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    29.503998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.361273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.032187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.038423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.183052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.352776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979764                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975098                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    761489                       # Number of tag accesses
system.l2.tags.data_accesses                   761489                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        21795                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21795                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10638                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10638                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3883                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         3804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7070                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         5960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8794                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2567                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3091                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         3804                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         8861                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          718                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19747                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2567                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3091                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           12                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data            7                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         3804                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         8861                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          687                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          718                       # number of overall hits
system.l2.overall_hits::total                   19747                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8932                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         4196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6845                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         7568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11957                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2043                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1412                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27734                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2043                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9481                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            5                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4196                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9991                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          594                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1412                       # number of overall misses
system.l2.overall_misses::total                 27734                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        21795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10638                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10638                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         5324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           24                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         8000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        13528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4610                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         8000                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        18852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47481                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4610                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         8000                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        18852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47481                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.967742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.897436                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.868156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.455109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.876947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.696996                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.443167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.524500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.463700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.491915                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.617683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.416667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.559432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.570565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576213                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.443167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.754136                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.416667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.524500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.529970                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.463700                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.662911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.584107                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.443167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.754136                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.416667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.524500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.529970                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.463700                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.662911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.584107                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11912                       # number of writebacks
system.l2.writebacks::total                     11912                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 816                       # Transaction distribution
system.membus.trans_dist::ReadResp              19618                       # Transaction distribution
system.membus.trans_dist::WriteReq                566                       # Transaction distribution
system.membus.trans_dist::WriteResp               566                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11912                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              153                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             86                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              95                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8959                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18802                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        81078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        83842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2536896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2540280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2540280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             54638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   54638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               54638                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              120885                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             110721                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              231606                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             182051                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         182203                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2850181                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             644992                       # Number of instructions committed
system.switch_cpus0.committedOps               644992                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       620462                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              25831                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        59689                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              620462                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       862717                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       439229                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               232992                       # number of memory refs
system.switch_cpus0.num_load_insts             121996                       # Number of load instructions
system.switch_cpus0.num_store_insts            110996                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      2175720.286835                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      674460.713165                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.236638                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.763362                       # Percentage of idle cycles
system.switch_cpus0.Branches                    90925                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10629      1.65%      1.65% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           379963     58.87%     60.51% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             780      0.12%     60.63% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.18%     60.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.85% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          127356     19.73%     80.58% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         111065     17.21%     97.79% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         14282      2.21%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            645474                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 416                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                245                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 661                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                301                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2435150                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               1887                       # Number of instructions committed
system.switch_cpus1.committedOps                 1887                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1798                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1798                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2416                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1404                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  663                       # number of memory refs
system.switch_cpus1.num_load_insts                416                       # Number of load instructions
system.switch_cpus1.num_store_insts               247                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      2433467.541686                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       1682.458314                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000691                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999309                       # Percentage of idle cycles
system.switch_cpus1.Branches                      250                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           11      0.58%      0.58% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1097     58.13%     58.72% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.26%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             433     22.95%     81.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            247     13.09%     95.02% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            94      4.98%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              1887                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              372618                       # DTB read hits
system.switch_cpus2.dtb.read_misses               796                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           49620                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             198824                       # DTB write hits
system.switch_cpus2.dtb.write_misses               45                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          27765                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              571442                       # DTB hits
system.switch_cpus2.dtb.data_misses               841                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           77385                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             326258                       # ITB hits
system.switch_cpus2.itb.fetch_misses              486                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         326744                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2314387                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2174935                       # Number of instructions committed
system.switch_cpus2.committedOps              2174935                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2111612                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1155                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              60818                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       209371                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2111612                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1155                       # number of float instructions
system.switch_cpus2.num_int_register_reads      2943065                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1683731                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          784                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               573093                       # number of memory refs
system.switch_cpus2.num_load_insts             374056                       # Number of load instructions
system.switch_cpus2.num_store_insts            199037                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      468281.164302                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1846105.835698                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.797665                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.202335                       # Percentage of idle cycles
system.switch_cpus2.Branches                   285643                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        28713      1.32%      1.32% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1518933     69.81%     71.13% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            7168      0.33%     71.46% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            223      0.01%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             14      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             31      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            33      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             28      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          386524     17.76%     89.24% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         199325      9.16%     98.40% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         34796      1.60%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2175788                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24294                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14332                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               38626                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23319                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23444                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2435500                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             138370                       # Number of instructions committed
system.switch_cpus3.committedOps               138370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       133063                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2841                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16157                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              133063                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       176949                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       101320                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                39735                       # number of memory refs
system.switch_cpus3.num_load_insts              25178                       # Number of load instructions
system.switch_cpus3.num_store_insts             14557                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      2311527.402646                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      123972.597354                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.050902                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.949098                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20051                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2774      2.00%      2.00% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            88629     63.87%     65.87% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              82      0.06%     65.93% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     65.93% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26233     18.91%     84.86% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14567     10.50%     95.36% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6443      4.64%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            138755                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        95493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        44795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8486                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9705                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1404                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                816                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             35767                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               566                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             154                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            88                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21036                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        40160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        22849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        55809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                140811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       501824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1344876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       950336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2019100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       116800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       201760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5138296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           32175                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           129050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253801                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.667428                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 108010     83.70%     83.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13887     10.76%     94.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2843      2.20%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4060      3.15%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    250      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129050                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
