#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 20 00:30:35 2019
# Process ID: 21768
# Current directory: D:/vivado_proj/Embedded_Lab/lab_5/zybo_PmodAD1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3776 D:\vivado_proj\Embedded_Lab\lab_5\zybo_PmodAD1\zybo_PmodAD1.xpr
# Log file: D:/vivado_proj/Embedded_Lab/lab_5/zybo_PmodAD1/vivado.log
# Journal file: D:/vivado_proj/Embedded_Lab/lab_5/zybo_PmodAD1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_proj/Embedded_Lab/lab_5/zybo_PmodAD1/zybo_PmodAD1.xpr
INFO: [Project 1-313] Project file moved from 'C:/zybo_Pmod_Projects/zybo_PmodAD1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/vivado_proj/Embedded_Lab/ZynqPmodVivado-Library', nor could it be found using path 'C:/ZynqPmodVivado-Library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/vivado_proj/Embedded_Lab/ZynqPmodVivado-Library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_PmodAD1_0_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0
design_1_auto_pc_0

INFO: [Project 1-230] Project 'zybo_PmodAD1.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
open_bd_design {D:/vivado_proj/Embedded_Lab/lab_5/zybo_PmodAD1/zybo_PmodAD1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:IP:PmodAD1:1.0 - PmodAD1_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:pmod_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:pmod_rtl:1.0', cannot be found. Interface port: 'ja' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:pmod_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:pmod_rtl:1.0', cannot be found. Interface port: 'ja' cannot be created
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/vivado_proj/Embedded_Lab/lab_5/zybo_PmodAD1/zybo_PmodAD1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.297 ; gain = 80.215
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 00:32:54 2019...
