{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592389963314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592389963314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 03:32:43 2020 " "Processing started: Wed Jun 17 03:32:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592389963314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389963314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389963314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592389963484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592389963484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.sv(171) " "Verilog HDL information at main.sv(171): always construct contains both blocking and non-blocking assignments" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592389969293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file Accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AddSubtract.v(13) " "Verilog HDL information at AddSubtract.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592389969294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddSubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file AddSubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUS.v 1 1 " "Found 1 design units, including 1 entities, in source file BUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file BRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRegister " "Found entity 1: BRegister" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_tb " "Found entity 1: program_tb" {  } { { "program_tb.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/program_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_tb " "Found entity 1: registers_tb" {  } { { "registers_tb.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/registers_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Mem.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.v 1 1 " "Found 1 design units, including 1 entities, in source file MAR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAddReg " "Found entity 1: MemAddReg" {  } { { "MAR.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592389969297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592389969331 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_out main.sv(151) " "Verilog HDL Always Construct warning at main.sv(151): variable \"PC_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Acc_out main.sv(154) " "Verilog HDL Always Construct warning at main.sv(154): variable \"Acc_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Breg_out main.sv(157) " "Verilog HDL Always Construct warning at main.sv(157): variable \"Breg_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_out main.sv(160) " "Verilog HDL Always Construct warning at main.sv(160): variable \"ALU_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MAR_out main.sv(163) " "Verilog HDL Always Construct warning at main.sv(163): variable \"MAR_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mem_out main.sv(166) " "Verilog HDL Always Construct warning at main.sv(166): variable \"Mem_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.sv(149) " "Verilog HDL Case Statement warning at main.sv(149): incomplete case statement has no default case item" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 149 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1592389969332 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr main.sv(148) " "Verilog HDL Always Construct warning at main.sv(148): inferring latch(es) for variable \"curr\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592389969333 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 main.sv(230) " "Verilog HDL assignment warning at main.sv(230): truncated value with size 3 to match size of target (1)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592389969333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[0\] main.sv(148) " "Inferred latch for \"curr\[0\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969336 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[1\] main.sv(148) " "Inferred latch for \"curr\[1\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969336 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[2\] main.sv(148) " "Inferred latch for \"curr\[2\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969337 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[3\] main.sv(148) " "Inferred latch for \"curr\[3\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969337 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[4\] main.sv(148) " "Inferred latch for \"curr\[4\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969337 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[5\] main.sv(148) " "Inferred latch for \"curr\[5\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969337 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[6\] main.sv(148) " "Inferred latch for \"curr\[6\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969337 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[7\] main.sv(148) " "Inferred latch for \"curr\[7\]\" at main.sv(148)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969337 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter_1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter_1\"" {  } { { "main.sv" "ProgramCounter_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_in ProgramCounter.v(14) " "Verilog HDL Always Construct warning at ProgramCounter.v(14): variable \"PC_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_out ProgramCounter.v(12) " "Verilog HDL Always Construct warning at ProgramCounter.v(12): inferring latch(es) for variable \"PC_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(22) " "Verilog HDL assignment warning at ProgramCounter.v(22): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[0\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[0\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[1\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[1\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[2\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[2\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969346 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[3\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[3\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Accumulator_1 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Accumulator_1\"" {  } { { "main.sv" "Accumulator_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Acc_out Accumulator.v(8) " "Verilog HDL Always Construct warning at Accumulator.v(8): inferring latch(es) for variable \"Acc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[0\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[0\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[1\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[1\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[2\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[2\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[3\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[3\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[4\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[4\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[5\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[5\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[6\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[6\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[7\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[7\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969347 "|main|Accumulator:Accumulator_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRegister BRegister:Breg_1 " "Elaborating entity \"BRegister\" for hierarchy \"BRegister:Breg_1\"" {  } { { "main.sv" "Breg_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Breg_out BRegister.v(8) " "Verilog HDL Always Construct warning at BRegister.v(8): inferring latch(es) for variable \"Breg_out\", which holds its previous value in one or more paths through the always construct" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[0\] BRegister.v(9) " "Inferred latch for \"Breg_out\[0\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[1\] BRegister.v(9) " "Inferred latch for \"Breg_out\[1\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[2\] BRegister.v(9) " "Inferred latch for \"Breg_out\[2\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[3\] BRegister.v(9) " "Inferred latch for \"Breg_out\[3\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[4\] BRegister.v(9) " "Inferred latch for \"Breg_out\[4\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[5\] BRegister.v(9) " "Inferred latch for \"Breg_out\[5\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[6\] BRegister.v(9) " "Inferred latch for \"Breg_out\[6\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[7\] BRegister.v(9) " "Inferred latch for \"Breg_out\[7\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 "|main|BRegister:Breg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract AddSubtract:AddSubtract_1 " "Elaborating entity \"AddSubtract\" for hierarchy \"AddSubtract:AddSubtract_1\"" {  } { { "main.sv" "AddSubtract_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969348 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE AddSubtract.v(10) " "Verilog HDL Always Construct warning at AddSubtract.v(10): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_out AddSubtract.v(9) " "Verilog HDL Always Construct warning at AddSubtract.v(9): inferring latch(es) for variable \"ALU_out\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AddSubtract.v(14) " "Verilog HDL assignment warning at AddSubtract.v(14): truncated value with size 32 to match size of target (8)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[0\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[1\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[2\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[3\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[4\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[5\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[6\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[7\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAddReg MemAddReg:MAR_1 " "Elaborating entity \"MemAddReg\" for hierarchy \"MemAddReg:MAR_1\"" {  } { { "main.sv" "MAR_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:Mem_1 " "Elaborating entity \"Mem\" for hierarchy \"Mem:Mem_1\"" {  } { { "main.sv" "Mem_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:Bus_1 " "Elaborating entity \"BUS\" for hierarchy \"BUS:Bus_1\"" {  } { { "main.sv" "Bus_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389969350 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592389969746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[0\]\$latch " "Latch curr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[1\]\$latch " "Latch curr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[2\]\$latch " "Latch curr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[3\]\$latch " "Latch curr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[4\]\$latch " "Latch curr\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[5\]\$latch " "Latch curr\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[6\]\$latch " "Latch curr\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "curr\[7\]\$latch " "Latch curr\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592389969752 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592389969752 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Mem.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Mem.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592389969753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592389969753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592389969899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592389970306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tom/Documents/8bit Computer/Quartus/output_files/8BitComputer.map.smsg " "Generated suppressed messages file /home/tom/Documents/8bit Computer/Quartus/output_files/8BitComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389970324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592389970385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592389970385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592389970421 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592389970421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "273 " "Implemented 273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592389970421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592389970421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592389970427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 03:32:50 2020 " "Processing ended: Wed Jun 17 03:32:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592389970427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592389970427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592389970427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592389970427 ""}
