Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 29 18:28:08 2017
| Host         : PC39 running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------+------------+
| Rule      | Severity | Description             | Violations |
+-----------+----------+-------------------------+------------+
| PDCN-1569 | Warning  | LUT equation term check | 4          |
+-----------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/system_cache_0/U0/FE/Use_Port_0.AXI_0/R_Channel/Use_FPGA_1.LUT_Push_Inst/LUT5 (in design_1_i/system_cache_0/U0/FE/Use_Port_0.AXI_0/R_Channel/Use_FPGA_1.LUT_Push_Inst macro) is not included in the LUT equation: 'O5=(A1*A2*(~A3)*A4)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/system_cache_0/U0/FE/Use_Port_0.AXI_0/R_Channel/Use_FPGA_1.LUT_Push_Inst/LUT6 (in design_1_i/system_cache_0/U0/FE/Use_Port_0.AXI_0/R_Channel/Use_FPGA_1.LUT_Push_Inst macro) is not included in the LUT equation: 'O6=(A1*A2*(~A3)*A4)+(A1*(~A2)*A6)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/system_cache_0/U0/FE/Use_Port_1.AXI_1/R_Channel/Use_FPGA_1.LUT_Push_Inst/LUT5 (in design_1_i/system_cache_0/U0/FE/Use_Port_1.AXI_1/R_Channel/Use_FPGA_1.LUT_Push_Inst macro) is not included in the LUT equation: 'O5=(A1*A2*(~A3)*A4)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/system_cache_0/U0/FE/Use_Port_1.AXI_1/R_Channel/Use_FPGA_1.LUT_Push_Inst/LUT6 (in design_1_i/system_cache_0/U0/FE/Use_Port_1.AXI_1/R_Channel/Use_FPGA_1.LUT_Push_Inst macro) is not included in the LUT equation: 'O6=(A1*A2*(~A3)*A4)+(A1*(~A2)*A6)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>


