Task_2_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_processing_system7_0_0/sim/Task_2_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_xbar_0/sim/Task_2_design_xbar_0.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_rst_ps7_0_100M_0/sim/Task_2_design_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_axi_gpio_0_2/sim/Task_2_design_axi_gpio_0_2.vhd,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_axi_gpio_0_3.vhd,vhdl,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_axi_gpio_0_3/sim/Task_2_design_axi_gpio_0_3.vhd,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_sync_0_0.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_sync_0_0/sim/Task_2_design_sync_0_0.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_sync_0_1.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_sync_0_1/sim/Task_2_design_sync_0_1.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design.v,verilog,xil_defaultlib,../../../bd/Task_2_design/sim/Task_2_design.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_synch_reset_0.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_synch_reset_0/sim/Task_2_design_synch_reset_0.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_xlconcat_0_0/sim/Task_2_design_xlconcat_0_0.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
Task_2_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/Task_2_design/ip/Task_2_design_auto_pc_0/sim/Task_2_design_auto_pc_0.v,incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/ec67/hdl"incdir="../../../../Task_2.gen/sources_1/bd/Task_2_design/ipshared/5765/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
