<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PROCESADOR4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_procesador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_procesador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="procesador_4final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="procesador_4final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="procesador_4final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="procesador_4final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="procesador_4final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="procesador_4final.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_4final.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesador_4final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="procesador_4final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="procesador_4final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_4final_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="procesador_4final_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="procesador_4final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="procesador_4final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_4final_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_4final_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_4final_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_4final_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_4final_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478387634" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478387634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478389517" xil_pn:in_ck="1603281834028603625" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478389517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="im.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="npc.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="psrmodifier.vhd"/>
      <outfile xil_pn:name="rf.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tbalu.vhd"/>
      <outfile xil_pn:name="tbim.vhd"/>
      <outfile xil_pn:name="tbnpc.vhd"/>
      <outfile xil_pn:name="tbprocesador.vhd"/>
      <outfile xil_pn:name="tbpsr.vhd"/>
      <outfile xil_pn:name="tbpsrmodifier.vhd"/>
      <outfile xil_pn:name="tbrf.vhd"/>
      <outfile xil_pn:name="tbsumador.vhd"/>
      <outfile xil_pn:name="tbuc.vhd"/>
      <outfile xil_pn:name="tbwm.vhd"/>
      <outfile xil_pn:name="uc.vhd"/>
      <outfile xil_pn:name="wm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478388925" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6564946174558705753" xil_pn:start_ts="1478388925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388925" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6773834968971396009" xil_pn:start_ts="1478388925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388722" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2671441112194136924" xil_pn:start_ts="1478388722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478389520" xil_pn:in_ck="1603281834028603625" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478389520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="im.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="npc.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="psrmodifier.vhd"/>
      <outfile xil_pn:name="rf.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tbalu.vhd"/>
      <outfile xil_pn:name="tbim.vhd"/>
      <outfile xil_pn:name="tbnpc.vhd"/>
      <outfile xil_pn:name="tbprocesador.vhd"/>
      <outfile xil_pn:name="tbpsr.vhd"/>
      <outfile xil_pn:name="tbpsrmodifier.vhd"/>
      <outfile xil_pn:name="tbrf.vhd"/>
      <outfile xil_pn:name="tbsumador.vhd"/>
      <outfile xil_pn:name="tbuc.vhd"/>
      <outfile xil_pn:name="tbwm.vhd"/>
      <outfile xil_pn:name="uc.vhd"/>
      <outfile xil_pn:name="wm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478389523" xil_pn:in_ck="1603281834028603625" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1047651854580079782" xil_pn:start_ts="1478389520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_procesador_beh.prj"/>
      <outfile xil_pn:name="Tb_procesador_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1478389524" xil_pn:in_ck="3285750488277616116" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8592654693437083543" xil_pn:start_ts="1478389523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_procesador_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7527723911900232130" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2671441112194136924" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3019357950727589764" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388188" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8886680720799790546" xil_pn:start_ts="1478388188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478390021" xil_pn:in_ck="2533234943640064186" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4101089297724283575" xil_pn:start_ts="1478389992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesador_4final.lso"/>
      <outfile xil_pn:name="procesador_4final.ngc"/>
      <outfile xil_pn:name="procesador_4final.ngr"/>
      <outfile xil_pn:name="procesador_4final.prj"/>
      <outfile xil_pn:name="procesador_4final.stx"/>
      <outfile xil_pn:name="procesador_4final.syr"/>
      <outfile xil_pn:name="procesador_4final.xst"/>
      <outfile xil_pn:name="procesador_4final_stx_beh.prj"/>
      <outfile xil_pn:name="procesador_4final_vhdl.prj"/>
      <outfile xil_pn:name="procesador_4final_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478388303" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6020781533257350951" xil_pn:start_ts="1478388303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478388309" xil_pn:in_ck="3373703813475977749" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4710196162651684313" xil_pn:start_ts="1478388303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="procesador_4final.bld"/>
      <outfile xil_pn:name="procesador_4final.ngd"/>
      <outfile xil_pn:name="procesador_4final_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1478388312" xil_pn:in_ck="3373703813475977750" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1478388309">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="procesador_4final_map.map"/>
      <outfile xil_pn:name="procesador_4final_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
