
*** Running vivado
    with args -log TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -2651 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1056.016 ; gain = 155.520 ; free physical = 20661 ; free virtual = 42488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'Processor' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:23]
	Parameter InitialProgCounter bound to: 8'b00000000 
	Parameter IDLE bound to: 8'b11110000 
	Parameter GET_THREAD_START_ADDR_0 bound to: 8'b11110001 
	Parameter GET_THREAD_START_ADDR_1 bound to: 8'b11110010 
	Parameter GET_THREAD_START_ADDR_2 bound to: 8'b11110011 
	Parameter CHOOSE_OPP bound to: 8'b00000000 
	Parameter READ_FROM_MEM_TO_A bound to: 8'b00010000 
	Parameter READ_FROM_MEM_TO_B bound to: 8'b00010001 
	Parameter READ_FROM_MEM_0 bound to: 8'b00010010 
	Parameter READ_FROM_MEM_1 bound to: 8'b00010011 
	Parameter READ_FROM_MEM_2 bound to: 8'b00010100 
	Parameter WRITE_TO_MEM_FROM_A bound to: 8'b00100000 
	Parameter WRITE_TO_MEM_FROM_B bound to: 8'b00100001 
	Parameter WRITE_TO_MEM_0 bound to: 8'b00100010 
	Parameter DO_MATHS_OPP_SAVE_IN_A bound to: 8'b00110000 
	Parameter DO_MATHS_OPP_SAVE_IN_B bound to: 8'b00110001 
	Parameter DO_MATHS_OPP_0 bound to: 8'b00110010 
	Parameter IF_A_EQUALITY_B_GOTO bound to: 8'b01000000 
	Parameter IF_A_EQUALITY_B_GOTO_PASS bound to: 8'b01000001 
	Parameter IF_A_EQUALITY_B_0 bound to: 8'b01000010 
	Parameter GOTO bound to: 8'b01010000 
	Parameter GOTO_0 bound to: 8'b01010001 
	Parameter GOTO_1 bound to: 8'b01010010 
	Parameter DE_REFERENCE_A bound to: 8'b10000000 
	Parameter DE_REFERENCE_B bound to: 8'b10000001 
	Parameter DE_REFERENCE_0 bound to: 8'b10000010 
	Parameter DE_REFERENCE_1 bound to: 8'b10000011 
	Parameter FUNCTION_START bound to: 8'b01100000 
	Parameter FUNCTION_START_0 bound to: 8'b01100001 
	Parameter FUNCTION_START_1 bound to: 8'b01100010 
	Parameter RETURN bound to: 8'b01110000 
	Parameter RETURN_0 bound to: 8'b01110001 
	Parameter RETURN_1 bound to: 8'b01110010 
	Parameter RETURN_2 bound to: 8'b01110011 
	Parameter WRITE_IMME_TO_A bound to: 8'b10010000 
	Parameter WRITE_IMME_TO_B bound to: 8'b10010001 
	Parameter WRITE_IMME_0 bound to: 8'b10010010 
	Parameter WRITE_IMME_1 bound to: 8'b10010011 
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-638] synthesizing module 'Stack' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Stack.v:23]
	Parameter STACKAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Stack' (2#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Stack.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:249]
INFO: [Synth 8-256] done synthesizing module 'Processor' (3#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/ROM.v:23]
	Parameter RAMAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Complete_Demo_ROM.txt' is read successfully [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/ROM.v:35]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/RAM.v:23]
	Parameter RAMBaseAddr bound to: 0 - type: integer 
	Parameter RAMAddrWidth bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Complete_Demo_RAM.txt' is read successfully [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/RAM.v:47]
INFO: [Synth 8-256] done synthesizing module 'RAM' (5#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Timer.v:22]
	Parameter TimerBaseAddr bound to: 8'b11110000 
	Parameter InitialIterruptRate bound to: 100 - type: integer 
	Parameter InitialIterruptEnable bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Timer' (6#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Timer.v:22]
INFO: [Synth 8-638] synthesizing module 'Mouse' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Mouse.v:23]
	Parameter MouseBaseAddr bound to: 8'b10100000 
	Parameter InitialIterruptEnable bound to: 1'b1 
	Parameter InitialSensitivity bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'MouseTransceiver' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseTransceiver.v:23]
	Parameter MouseLimitX bound to: 8'b10100000 
	Parameter MouseLimitY bound to: 8'b01111000 
INFO: [Synth 8-638] synthesizing module 'MouseTransmitter' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseTransmitter.v:23]
INFO: [Synth 8-256] done synthesizing module 'MouseTransmitter' (7#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseTransmitter.v:23]
INFO: [Synth 8-638] synthesizing module 'MouseReceiver' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseReceiver.v:23]
INFO: [Synth 8-256] done synthesizing module 'MouseReceiver' (8#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseReceiver.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'state_check' does not match port width (3) of module 'MouseReceiver' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseTransceiver.v:124]
INFO: [Synth 8-638] synthesizing module 'MouseMasterSM' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseMasterSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'MouseMasterSM' (9#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseMasterSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'MouseTransceiver' (10#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseTransceiver.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mouse' (11#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Mouse.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/IR.v:23]
	Parameter IRBaseAddr bound to: 8'b10010000 
INFO: [Synth 8-638] synthesizing module 'TenHz_cnt' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/TenHz_cnt.v:23]
	Parameter div_num bound to: 10000000 - type: integer 
	Parameter half_div bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TenHz_cnt' (12#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/TenHz_cnt.v:23]
INFO: [Synth 8-638] synthesizing module 'IRTransmitterSM' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/IRTransmitterSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'IRTransmitterSM' (13#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/IRTransmitterSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (14#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7Driver' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/seg7Driver.v:23]
	Parameter seg7BaseAddr bound to: 8'b11010000 
	Parameter DOT bound to: 1'b0 
	Parameter DASH_SIGN bound to: 8'b10111111 
	Parameter SPEED bound to: 2'b00 
	Parameter init_process bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'seg7decoder' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/seg7decoder.v:30]
INFO: [Synth 8-226] default block is never used [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/seg7decoder.v:39]
INFO: [Synth 8-226] default block is never used [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/seg7decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'seg7decoder' (15#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/seg7decoder.v:30]
INFO: [Synth 8-256] done synthesizing module 'seg7Driver' (16#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/seg7Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'Button' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Button.v:23]
	Parameter ButtonBaseAddr bound to: 8'b10100101 
	Parameter InitialIterruptEnable bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'buttonDetecor' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/buttonDetecor.v:23]
INFO: [Synth 8-256] done synthesizing module 'buttonDetecor' (17#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/buttonDetecor.v:23]
INFO: [Synth 8-256] done synthesizing module 'Button' (18#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Button.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/VGA_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'Frequency_Divider' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Frequency_Divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Divider' (19#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Frequency_Divider.v:23]
INFO: [Synth 8-638] synthesizing module 'Frame_Buffer' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Frame_Buffer.v:23]
INFO: [Synth 8-3876] $readmem data file 'InitialVGAFrameBuffer.txt' is read successfully [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Frame_Buffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'Frame_Buffer' (20#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Frame_Buffer.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA_Sig_Gen' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/VGA_Sig_Gen.v:23]
	Parameter HTs bound to: 800 - type: integer 
	Parameter HTpw bound to: 96 - type: integer 
	Parameter HTDisp bound to: 640 - type: integer 
	Parameter Hbp bound to: 48 - type: integer 
	Parameter Hfp bound to: 16 - type: integer 
	Parameter VTs bound to: 521 - type: integer 
	Parameter VTpw bound to: 2 - type: integer 
	Parameter VTDisp bound to: 480 - type: integer 
	Parameter Vbp bound to: 29 - type: integer 
	Parameter Vfp bound to: 10 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'VCounter_reg' and it is trimmed from '10' to '9' bits. [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/VGA_Sig_Gen.v:121]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sig_Gen' (21#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/VGA_Sig_Gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (22#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/VGA_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'LED_Controller' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/LED_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Controller' (23#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/LED_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'TOP' (24#1) [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.312 ; gain = 204.816 ; free physical = 20611 ; free virtual = 42437
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.312 ; gain = 204.816 ; free physical = 20609 ; free virtual = 42436
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1428.336 ; gain = 0.000 ; free physical = 20448 ; free virtual = 42275
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20448 ; free virtual = 42275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20448 ; free virtual = 42275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 39 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 39 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 40 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 40 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 41 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 41 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 42 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 42 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 43 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 43 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 44 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 44 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 45 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 45 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 46 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 46 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20448 ; free virtual = 42275
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/ALU.v:55]
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_reg' in module 'Processor'
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextProgCounterOffset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextBusDataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextRegSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextProgContext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextPush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseTransmitter'
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_MouseDataOutWE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_MouseClkOutWE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseReceiver'
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ByteReceived" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseMasterSM'
INFO: [Synth 8-5545] ROM "Next_State" won't be mapped to RAM because address size (29) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "Next_Status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_SendInterrupt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ReadEnable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ByteToSend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_SendByte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_Counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "send_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_sensitivity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_SEG_SELECT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transmitButtonValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VSCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_selected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5562] The signal STACK_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
              CHOOSE_OPP |                           000000 |                         00000000
      READ_FROM_MEM_TO_A |                           000001 |                         00010000
      READ_FROM_MEM_TO_B |                           000010 |                         00010001
         READ_FROM_MEM_0 |                           000011 |                         00010010
         READ_FROM_MEM_1 |                           000100 |                         00010011
         READ_FROM_MEM_2 |                           000101 |                         00010100
     WRITE_TO_MEM_FROM_A |                           000110 |                         00100000
     WRITE_TO_MEM_FROM_B |                           000111 |                         00100001
          WRITE_TO_MEM_0 |                           001000 |                         00100010
  DO_MATHS_OPP_SAVE_IN_A |                           001001 |                         00110000
  DO_MATHS_OPP_SAVE_IN_B |                           001010 |                         00110001
          DO_MATHS_OPP_0 |                           001011 |                         00110010
    IF_A_EQUALITY_B_GOTO |                           001100 |                         01000000
IF_A_EQUALITY_B_GOTO_PASS |                           001101 |                         01000001
       IF_A_EQUALITY_B_0 |                           001110 |                         01000010
                    GOTO |                           001111 |                         01010000
                  GOTO_0 |                           010000 |                         01010001
                  GOTO_1 |                           010001 |                         01010010
                    IDLE |                           010010 |                         11110000
 GET_THREAD_START_ADDR_0 |                           010011 |                         11110001
 GET_THREAD_START_ADDR_1 |                           010100 |                         11110010
 GET_THREAD_START_ADDR_2 |                           010101 |                         11110011
          FUNCTION_START |                           010110 |                         01100000
        FUNCTION_START_0 |                           010111 |                         01100001
        FUNCTION_START_1 |                           011000 |                         01100010
                  RETURN |                           011001 |                         01110000
                RETURN_0 |                           011010 |                         01110001
                RETURN_1 |                           011011 |                         01110010
                RETURN_2 |                           011100 |                         01110011
          DE_REFERENCE_A |                           011101 |                         10000000
          DE_REFERENCE_B |                           011110 |                         10000001
          DE_REFERENCE_0 |                           011111 |                         10000010
          DE_REFERENCE_1 |                           100000 |                         10000011
         WRITE_IMME_TO_A |                           100001 |                         10010000
         WRITE_IMME_TO_B |                           100010 |                         10010001
            WRITE_IMME_0 |                           100011 |                         10010010
            WRITE_IMME_1 |                           100100 |                         10010011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_reg' using encoding 'sequential' in module 'Processor'
WARNING: [Synth 8-327] inferring latch for variable 'NextStackDataIn_reg' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:496]
WARNING: [Synth 8-327] inferring latch for variable 'NextPull_reg' [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:516]
INFO: [Synth 8-5562] The signal Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseTransmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseReceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseMasterSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20432 ; free virtual = 42259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 43    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  13 Input     29 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	  13 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	 257 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  56 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  37 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	  37 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
Module Stack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  56 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  37 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 10    
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 257 Input      8 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MouseTransmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 8     
Module MouseReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module MouseMasterSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     29 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 9     
Module MouseTransceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Mouse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module TenHz_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
Module IRTransmitterSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
Module seg7decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module seg7Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module buttonDetecor 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Button 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Frequency_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Frame_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module VGA_Sig_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module LED_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20432 ; free virtual = 42259
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Next_State" won't be mapped to RAM because address size (29) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "send_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_sensitivity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ir_signal/div_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_SEG_SELECT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transmitButtonValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_Sig_Gen/VSCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_0/LED_selected" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP has port LED_signal[7] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED_signal[6] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED_signal[5] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED_signal[4] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED_signal[3] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED_signal[2] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED_signal[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20432 ; free virtual = 42259
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20432 ; free virtual = 42259

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal STACK_0/STACK_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal RAM_0/Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name            | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------+
|TOP         | STACK_0/STACK_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | TOP/Processor/extram__4      | 
|TOP         | RAM_0/Mem_reg        | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | TOP/extram__6                | 
|TOP         | Frame_Buffer/Mem_reg | 32 K x 1(READ_FIRST)   | W | R | 32 K x 1(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | TOP/VGA_Controller/extram__8 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (P_0/NextPull_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Button_0/\buttonState_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Timer_0/\InterruptRate_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (P_0/\CurrProgContext_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (P_0/\CurrProgCounterOffset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VGA_0/RE_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (seg7_0/\SPEED_DLY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (seg7_0/Curr_disPosition_reg)
WARNING: [Synth 8-3332] Sequential element (NextPull_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[7] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[6] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[5] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[4] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[3] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[2] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[1] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgContext_reg[0] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\CurrProgCounterOffset_reg[1] ) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (\InterruptRate_reg[9] ) is unused and will be removed from module Timer.
WARNING: [Synth 8-3332] Sequential element (\InterruptRate_reg[8] ) is unused and will be removed from module Timer.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/T/Curr_ByteToSend_reg[7] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/T/Curr_ByteToSend_reg[6] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/T/Curr_ByteToSend_reg[5] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/T/Curr_ByteToSend_reg[4] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/T/Curr_ByteToSend_reg[3] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/T/Curr_ByteToSend_reg[1] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_ByteToSend_reg[7] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_ByteToSend_reg[6] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_ByteToSend_reg[5] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_ByteToSend_reg[4] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_ByteToSend_reg[3] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_ByteToSend_reg[1] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_Status_reg[3] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_Status_reg[2] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_Status_reg[1] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MSM/Curr_Status_reg[0] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MouseStatus_reg[3] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MouseStatus_reg[2] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MouseStatus_reg[1] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MouseStatus_reg[0] ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\Transceiver/R/ClkMouseInDly_reg ) is unused and will be removed from module Mouse.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[7] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[6] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[5] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[4] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[3] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[2] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[1] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_Y_DLY_reg[0] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[7] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[6] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[5] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[4] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[3] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[2] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[1] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\DATA_X_DLY_reg[0] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\SPEED_DLY_reg[1] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\SPEED_DLY_reg[0] ) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (Curr_disPosition_reg) is unused and will be removed from module seg7Driver.
WARNING: [Synth 8-3332] Sequential element (\buttonState_reg[7] ) is unused and will be removed from module Button.
WARNING: [Synth 8-3332] Sequential element (\buttonState_reg[6] ) is unused and will be removed from module Button.
WARNING: [Synth 8-3332] Sequential element (\buttonState_reg[5] ) is unused and will be removed from module Button.
WARNING: [Synth 8-3332] Sequential element (\buttonState_reg[4] ) is unused and will be removed from module Button.
WARNING: [Synth 8-3332] Sequential element (\DATA2_reg[7] ) is unused and will be removed from module VGA_Controller.
WARNING: [Synth 8-3332] Sequential element (RE_reg) is unused and will be removed from module VGA_Controller.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mouse_0/\Transceiver/MouseY_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\Transceiver/MouseY_reg[7] ) is unused and will be removed from module Mouse.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20416 ; free virtual = 42243
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20416 ; free virtual = 42243

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20416 ; free virtual = 42243
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 39 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 39 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 40 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 40 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 41 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 41 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 42 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 42 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 43 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 43 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 44 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 44 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 45 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 45 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 46 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
incorrect set of required parameters for "set_property" at line 46 of file /home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/constrs_1/new/TOP.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20347 ; free virtual = 42175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.336 ; gain = 527.840 ; free physical = 20346 ; free virtual = 42174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \P_0/STACK_0/STACK_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \RAM_0/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \VGA_0/Frame_Buffer/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \VGA_0/Frame_Buffer/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    72|
|3     |LUT1       |   183|
|4     |LUT2       |   166|
|5     |LUT3       |    96|
|6     |LUT4       |   138|
|7     |LUT5       |    85|
|8     |LUT6       |   384|
|9     |MUXF7      |    19|
|10    |MUXF8      |     8|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |RAMB36E1   |     1|
|14    |FDCE       |    71|
|15    |FDPE       |     3|
|16    |FDRE       |   425|
|17    |FDSE       |    23|
|18    |LD         |     8|
|19    |IBUF       |     6|
|20    |IOBUF      |     2|
|21    |OBUF       |    31|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |  1724|
|2     |  Button_0            |Button            |    42|
|3     |    buttonDetector_0  |buttonDetecor     |    11|
|4     |  IR_0                |IR                |   211|
|5     |    clk_10Hz          |TenHz_cnt         |    88|
|6     |    ir_signal         |IRTransmitterSM   |   117|
|7     |  LED_0               |LED_Controller    |     1|
|8     |  Mouse_0             |Mouse             |   498|
|9     |    Transceiver       |MouseTransceiver  |   490|
|10    |      MSM             |MouseMasterSM     |   169|
|11    |      R               |MouseReceiver     |   141|
|12    |      T               |MouseTransmitter  |    92|
|13    |  P_0                 |Processor         |   405|
|14    |    ALU_0             |ALU               |    55|
|15    |    STACK_0           |Stack             |    50|
|16    |  RAM_0               |RAM               |     2|
|17    |  ROM_0               |ROM               |    55|
|18    |  Timer_0             |Timer             |   284|
|19    |  VGA_0               |VGA_Controller    |   119|
|20    |    Frame_Buffer      |Frame_Buffer      |    11|
|21    |    Frequency_Divider |Frequency_Divider |     2|
|22    |    VGA_Sig_Gen       |VGA_Sig_Gen       |    70|
|23    |  seg7_0              |seg7Driver        |    63|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1428.352 ; gain = 88.312 ; free physical = 20317 ; free virtual = 42144
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1428.352 ; gain = 527.855 ; free physical = 20317 ; free virtual = 42144
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.367 ; gain = 451.352 ; free physical = 20317 ; free virtual = 42144
report_utilization: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1492.391 ; gain = 0.000 ; free physical = 20316 ; free virtual = 42143
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 18:51:06 2023...
