$date
	Wed Apr 06 17:54:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module myCounter $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 # qbar [3:0] $end
$var wire 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
x"
x!
$end
#20
b1111 #
b0 $
0!
0"
#40
1!
#60
1"
0!
#80
b0 #
b1111 $
1!
#100
0!
#120
b1 #
b1110 $
1!
#140
0!
#160
b10 #
b1101 $
1!
#180
b1111 #
b0 $
0"
0!
#200
1!
#220
1"
0!
#240
b0 #
b1111 $
1!
#260
0!
#280
b1 #
b1110 $
1!
#300
0!
#320
b10 #
b1101 $
1!
#340
0!
#360
b11 #
b1100 $
1!
#380
0!
#400
b100 #
b1011 $
1!
#420
0!
#440
b101 #
b1010 $
1!
#460
0!
#480
b110 #
b1001 $
1!
#500
0!
#520
b111 #
b1000 $
1!
#540
0!
#560
b1000 #
b111 $
1!
#580
0!
#600
b1001 #
b110 $
1!
#620
0!
#640
b1010 #
b101 $
1!
#660
0!
#680
b1011 #
b100 $
1!
#700
0!
#720
b1100 #
b11 $
1!
#740
0!
#760
b1101 #
b10 $
1!
#780
0!
#800
b1110 #
b1 $
1!
#820
0!
#840
b1111 #
b0 $
1!
#860
0!
#900
