{"description": ["M\u00f4 T\u1ea3 C\u00f4ng Vi\u1ec7c\n             \n\n              - Do timing design & verification SOC, MCU, or ASIC product.\n              \n              - Collaborate with Frond-End & Back-End to conduct & timing closure.\n              \n              -  Make & validate timing constraints (SDC).\n             \n\n              Xem to\u00e0n b\u1ed9 M\u00f4 T\u1ea3 C\u00f4ng Vi\u1ec7c"], "field": ["IT - Ph\u1ea7n m\u1ec1m", "IT-Ph\u1ea7n c\u1ee9ng/M\u1ea1ng", "\u0110i\u1ec7n/\u0110i\u1ec7n t\u1eed"], "requirement": ["Y\u00eau C\u1ea7u C\u00f4ng Vi\u1ec7c\n             \n\n              - Bachelor or Master Degree in Information Technology/Computer Engineering/Computer Science/Telecoms/Electronics or similar\n              \n              - Have experience in timing related design activity (such clock design, system control design, sign-off, synthesis, timing constraints, timing closure, Physical Design,...)\n              \n              - Solid knowledge in using EDA tool (Synopsys, Cadence,...)\n              \n              - Good written and oral communication (in English) & interpersonal skills\n              \n              - Have good team working and good relationship with the others\n              \n              - Positive & professional in work, long-term working commitment\n              \n              - Experienced in project management & quality control is a plus.\n             \n\n              Xem to\u00e0n b\u1ed9 Y\u00eau C\u1ea7u C\u00f4ng Vi\u1ec7c"], "phuc-loi": ["C\u00e1c Ph\u00fac L\u1ee3i D\u00e0nh Cho B\u1ea1n\n             \n\n\n\n\n\n\n\n\n                Attractive performance bonus (15 to 20-month salary)\n               \n\n\n\n\n\n\n\n                Private healthcare insurance for employee and family\n               \n\n\n\n\n\n\n\n                Free lunch, commuting allowance, overtime allowance, drinking supplies"], "skill": ["Place & Route", " Semiconductor", " Eda Tool"]}