Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 16:48:28 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[44]:D
  Delay (ns):              0.169
  Slack (ns):              0.027
  Arrival (ns):            3.769
  Required (ns):           3.742

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[53]:D
  Delay (ns):              0.169
  Slack (ns):              0.031
  Arrival (ns):            3.768
  Required (ns):           3.737

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[56]:D
  Delay (ns):              0.170
  Slack (ns):              0.032
  Arrival (ns):            3.769
  Required (ns):           3.737

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_69/s0:D
  Delay (ns):              0.179
  Slack (ns):              0.036
  Arrival (ns):            3.777
  Required (ns):           3.741

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[27]:D
  Delay (ns):              0.178
  Slack (ns):              0.043
  Arrival (ns):            3.768
  Required (ns):           3.725

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.186
  Slack (ns):              0.045
  Arrival (ns):            3.808
  Required (ns):           3.763

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_70/s0:D
  Delay (ns):              0.188
  Slack (ns):              0.045
  Arrival (ns):            3.786
  Required (ns):           3.741

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[36]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.787
  Required (ns):           3.742

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[52]:D
  Delay (ns):              0.183
  Slack (ns):              0.045
  Arrival (ns):            3.782
  Required (ns):           3.737

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[54]:D
  Delay (ns):              0.184
  Slack (ns):              0.046
  Arrival (ns):            3.783
  Required (ns):           3.737

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[28]:D
  Delay (ns):              0.182
  Slack (ns):              0.047
  Arrival (ns):            3.772
  Required (ns):           3.725

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[50]:D
  Delay (ns):              0.188
  Slack (ns):              0.050
  Arrival (ns):            3.787
  Required (ns):           3.737

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[57]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[57]:D
  Delay (ns):              0.188
  Slack (ns):              0.050
  Arrival (ns):            3.787
  Required (ns):           3.737

Path 14
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.053
  Arrival (ns):            3.816
  Required (ns):           3.763

Path 15
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
  Delay (ns):              0.200
  Slack (ns):              0.060
  Arrival (ns):            3.824
  Required (ns):           3.764

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[72]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[72]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.743
  Required (ns):           3.680

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_0_[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[115]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[4]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.759
  Required (ns):           3.695

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.439
  Required (ns):           3.375

Path 20
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_7:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_6:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.462
  Required (ns):           3.398

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.748
  Required (ns):           3.683

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][18]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.735
  Required (ns):           3.670

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[22]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.761
  Required (ns):           3.696

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_odt_p2_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_odt_p2_r2[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.766
  Required (ns):           3.701

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[47]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.744
  Required (ns):           3.679

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[76]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.746
  Required (ns):           3.681

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_27:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_26:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.463
  Required (ns):           3.398

Path 28
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[23]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            1.873
  Required (ns):           1.807

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[33]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.767
  Required (ns):           3.701

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.736
  Required (ns):           3.670

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[11]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.760
  Required (ns):           3.694

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[8]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.760
  Required (ns):           3.694

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_odt_p3_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.767
  Required (ns):           3.701

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_81/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_81/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.730
  Required (ns):           3.664

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.452
  Required (ns):           3.386

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_20:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_19:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.468
  Required (ns):           3.402

Path 38
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[26]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/AWLEN_slvif_Z[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.874
  Required (ns):           1.807

Path 39
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.731
  Required (ns):           3.664

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_197/lat_n0.resettable.data_shifter_0_[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_197/lat_n0.resettable.data_shifter_1_[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.752
  Required (ns):           3.685

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[33].data_shifter[33][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[32].data_shifter[32][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.768
  Required (ns):           3.701

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.734
  Required (ns):           3.667

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.453
  Required (ns):           3.386

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_19:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_18:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.469
  Required (ns):           3.402

Path 47
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray[0]:D
  Delay (ns):              0.213
  Slack (ns):              0.068
  Arrival (ns):            3.807
  Required (ns):           3.739

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/pstore1_addr[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/pstore2_addr[7]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            1.909
  Required (ns):           1.841

Path 49
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.758
  Required (ns):           3.689

Path 50
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.754
  Required (ns):           3.685

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][100]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.743
  Required (ns):           3.674

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[14]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.766
  Required (ns):           3.697

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.756
  Required (ns):           3.687

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[9]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.769
  Required (ns):           3.700

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_ras_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_ras_n_r2:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.758
  Required (ns):           3.689

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][103]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.711
  Required (ns):           3.642

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[28]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.736
  Required (ns):           3.667

Path 58
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q2:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.864
  Required (ns):           1.795

Path 59
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[5]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.888
  Required (ns):           1.818

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.756
  Required (ns):           3.686

Path 61
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][97]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.729
  Required (ns):           3.659

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[125]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.767
  Required (ns):           3.697

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.743
  Required (ns):           3.673

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[90]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[90]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.741
  Required (ns):           3.671

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][82]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[82]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.744
  Required (ns):           3.674

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.743
  Required (ns):           3.673

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[78]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[78]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.738
  Required (ns):           3.668

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[39]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[39]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_1:D
  Delay (ns):              0.134
  Slack (ns):              0.070
  Arrival (ns):            1.900
  Required (ns):           1.830

Path 71
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[39]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[29]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            1.878
  Required (ns):           1.807

Path 72
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[36]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[36]:D
  Delay (ns):              0.208
  Slack (ns):              0.071
  Arrival (ns):            1.960
  Required (ns):           1.889

Path 73
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            1.879
  Required (ns):           1.808

Path 74
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.736
  Required (ns):           3.665

Path 75
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.735
  Required (ns):           3.664

Path 76
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.719
  Required (ns):           3.648

Path 77
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.728
  Required (ns):           3.657

Path 78
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[13]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.758
  Required (ns):           3.687

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][102]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.746
  Required (ns):           3.675

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_197/lat_n0.resettable.data_shifter_1_[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_197/lat_n0.resettable.data_shifter_2_[3]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.756
  Required (ns):           3.685

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[11].data_shifter[11][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[10].data_shifter[10][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.773
  Required (ns):           3.702

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[35].data_shifter[35][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[34].data_shifter[34][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.772
  Required (ns):           3.701

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.760
  Required (ns):           3.689

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_113/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_113/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.743
  Required (ns):           3.672

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.734
  Required (ns):           3.663

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[74]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[74]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.739
  Required (ns):           3.668

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_b_size_i[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1_Z[17]:D
  Delay (ns):              0.212
  Slack (ns):              0.071
  Arrival (ns):            3.820
  Required (ns):           3.749

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_24:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_23:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.469
  Required (ns):           3.398

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_11:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_10:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.460
  Required (ns):           3.389

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_tag[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.911
  Required (ns):           1.840

Path 91
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_typ[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.911
  Required (ns):           1.840

Path 92
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.744
  Required (ns):           3.672

Path 93
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            1.870
  Required (ns):           1.798

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.746
  Required (ns):           3.674

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_140/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_140/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.760
  Required (ns):           3.688

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_0_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[113]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.744
  Required (ns):           3.672

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[25].data_shifter[25][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[24].data_shifter[24][0]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.757
  Required (ns):           3.685

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[33].data_shifter[33][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[32].data_shifter[32][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.772
  Required (ns):           3.700

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.769
  Required (ns):           3.697

