# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/4x4-multiply/logisimTopLevelShell.v
-v $(USER_PROJECT_VERILOG)/rtl/4x4-multiply/main.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/clock_gen_2.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/CPU.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/dest_reg_sel_new.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/div.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/eq_0.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/inst_dec.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/int_memory.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/logisimTopLevelShell.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/main.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/mul2.v
-v $(USER_PROJECT_VERILOG)/rtl/AS5401/output_logic.v
-v $(USER_PROJECT_VERILOG)/rtl/Diceroll/dice.v
-v $(USER_PROJECT_VERILOG)/rtl/Diceroll/toplevel.v
-v $(USER_PROJECT_VERILOG)/rtl/LCD_Namebadge/lcd.v
-v $(USER_PROJECT_VERILOG)/rtl/LCD_Namebadge/toplevel.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/arith/Adder.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/arith/Comparator.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/arith/FullAdder.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/AND_GATE.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/AND_GATE_BUS.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/NAND_GATE.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/NAND_GATE_BUS.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/NOR_GATE.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/OR_GATE.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/OR_GATE_BUS_4_INPUTS.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/XNOR_GATE_ONEHOT.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/gates/XOR_GATE_ONEHOT.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/memory/D_FLIPFLOP.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/memory/REGISTER_FLIP_FLOP.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/plexers/Demultiplexer_16.v
-v $(USER_PROJECT_VERILOG)/rtl/logisim_common/plexers/Multiplexer_bus_4.v
-v $(USER_PROJECT_VERILOG)/rtl/MC14500/MC14500.v
-v $(USER_PROJECT_VERILOG)/rtl/MC14500/wrapped_MC14500.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/bcd_to_seg.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/custom_counter_3.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/custom_counter_4.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/custom_counter_10.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/full_counter.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/logisimTopLevelShell.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/main.v
-v $(USER_PROJECT_VERILOG)/rtl/MultiplexedCounter/seconds_counter.v
-v $(USER_PROJECT_VERILOG)/rtl/Multiplexer/Multiplexer.v
-v $(USER_PROJECT_VERILOG)/rtl/TBB1143/logisimTopLevelShell.v
-v $(USER_PROJECT_VERILOG)/rtl/TBB1143/main.v
-v $(USER_PROJECT_VERILOG)/rtl/TBB1143/tone_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/TBB1143/tone_generator_2.v
-v $(USER_PROJECT_VERILOG)/rtl/TBB1143/triangle_wave_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/AS2650/as2650.v
-v $(USER_PROJECT_VERILOG)/rtl/AS2650/wrapped_as2650.v
-v $(USER_PROJECT_VERILOG)/rtl/MOS6502/6502.v
-v $(USER_PROJECT_VERILOG)/rtl/MOS6502/wrapped_6502.v
-v $(USER_PROJECT_VERILOG)/rtl/AS1802/wrapped_AS1802.v
-v $(USER_PROJECT_VERILOG)/rtl/AS1802/AS1802.v
-v $(USER_PROJECT_VERILOG)/rtl/TunePlayer/TunePlayer.v
-v $(USER_PROJECT_VERILOG)/rtl/PositUnit/posit_unit.v
-v $(USER_PROJECT_VERILOG)/rtl/PositUnit/PACoGen/posit_add.v
-v $(USER_PROJECT_VERILOG)/rtl/PositUnit/PACoGen/posit_mult.v
-v $(USER_PROJECT_VERILOG)/rtl/PositUnit/PACoGen/posit_div.v
