#define HDMIRX_P0_SCDC_XA8_BASE 0x3500
//Page SCDC_XA8_P0
#define REG_0000_SCDC_XA8_P0 (HDMIRX_P0_SCDC_XA8_BASE +0x00)//0x35_00h
    #define REG_0000_SCDC_XA8_P0_REG_LOW_BYTE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0000_SCDC_XA8_P0_REG_HIGH_BYTE Fld(8,8,AC_FULLB1)//[15:8]

