
Teltail.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001b5c8  00002000  00002000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000017c  20000000  0001d5c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001a0c  20000180  0001d750  00020180  2**4
                  ALLOC
  3 .stack        00002004  20001b8c  0001f15c  00020180  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000201a4  2**0
                  CONTENTS, READONLY
  6 .debug_info   000601f8  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005989  00000000  00000000  000803f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007939  00000000  00000000  00085d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001478  00000000  00000000  0008d6b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001350  00000000  00000000  0008eb2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000af1b  00000000  00000000  0008fe7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017888  00000000  00000000  0009ad9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009347a  00000000  00000000  000b2622  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000514c  00000000  00000000  00145a9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <exception_table>:
    2000:	90 3b 00 20 f5 93 00 00 ed 94 00 00 ed 94 00 00     .;. ............
	...
    202c:	ed 94 00 00 00 00 00 00 00 00 00 00 ed 94 00 00     ................
    203c:	ed 94 00 00 ed 94 00 00 ed 94 00 00 ed 94 00 00     ................
    204c:	ed 94 00 00 ed 94 00 00 ed 94 00 00 0d 29 00 00     .............)..
    205c:	ed 94 00 00 ed 94 00 00 15 7b 00 00 2d 7b 00 00     .........{..-{..
    206c:	45 7b 00 00 5d 7b 00 00 75 7b 00 00 8d 7b 00 00     E{..]{..u{...{..
    207c:	5d 30 00 00 71 30 00 00 85 30 00 00 15 31 00 00     ]0..q0...0...1..
    208c:	29 31 00 00 3d 31 00 00 00 00 00 00 00 00 00 00     )1..=1..........
    209c:	ed 94 00 00 ed 94 00 00 ed 94 00 00 ed 94 00 00     ................
    20ac:	ed 94 00 00 00 00 00 00                             ........

000020b4 <__do_global_dtors_aux>:
    20b4:	b510      	push	{r4, lr}
    20b6:	4c06      	ldr	r4, [pc, #24]	; (20d0 <__do_global_dtors_aux+0x1c>)
    20b8:	7823      	ldrb	r3, [r4, #0]
    20ba:	2b00      	cmp	r3, #0
    20bc:	d107      	bne.n	20ce <__do_global_dtors_aux+0x1a>
    20be:	4b05      	ldr	r3, [pc, #20]	; (20d4 <__do_global_dtors_aux+0x20>)
    20c0:	2b00      	cmp	r3, #0
    20c2:	d002      	beq.n	20ca <__do_global_dtors_aux+0x16>
    20c4:	4804      	ldr	r0, [pc, #16]	; (20d8 <__do_global_dtors_aux+0x24>)
    20c6:	e000      	b.n	20ca <__do_global_dtors_aux+0x16>
    20c8:	bf00      	nop
    20ca:	2301      	movs	r3, #1
    20cc:	7023      	strb	r3, [r4, #0]
    20ce:	bd10      	pop	{r4, pc}
    20d0:	20000180 	.word	0x20000180
    20d4:	00000000 	.word	0x00000000
    20d8:	0001d5c8 	.word	0x0001d5c8

000020dc <frame_dummy>:
    20dc:	4b08      	ldr	r3, [pc, #32]	; (2100 <frame_dummy+0x24>)
    20de:	b510      	push	{r4, lr}
    20e0:	2b00      	cmp	r3, #0
    20e2:	d003      	beq.n	20ec <frame_dummy+0x10>
    20e4:	4907      	ldr	r1, [pc, #28]	; (2104 <frame_dummy+0x28>)
    20e6:	4808      	ldr	r0, [pc, #32]	; (2108 <frame_dummy+0x2c>)
    20e8:	e000      	b.n	20ec <frame_dummy+0x10>
    20ea:	bf00      	nop
    20ec:	4807      	ldr	r0, [pc, #28]	; (210c <frame_dummy+0x30>)
    20ee:	6803      	ldr	r3, [r0, #0]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d100      	bne.n	20f6 <frame_dummy+0x1a>
    20f4:	bd10      	pop	{r4, pc}
    20f6:	4b06      	ldr	r3, [pc, #24]	; (2110 <frame_dummy+0x34>)
    20f8:	2b00      	cmp	r3, #0
    20fa:	d0fb      	beq.n	20f4 <frame_dummy+0x18>
    20fc:	4798      	blx	r3
    20fe:	e7f9      	b.n	20f4 <frame_dummy+0x18>
    2100:	00000000 	.word	0x00000000
    2104:	20000184 	.word	0x20000184
    2108:	0001d5c8 	.word	0x0001d5c8
    210c:	0001d5c8 	.word	0x0001d5c8
    2110:	00000000 	.word	0x00000000

00002114 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    2114:	b580      	push	{r7, lr}
    2116:	b082      	sub	sp, #8
    2118:	af00      	add	r7, sp, #0
    211a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	2200      	movs	r2, #0
    2120:	701a      	strb	r2, [r3, #0]
}
    2122:	46c0      	nop			; (mov r8, r8)
    2124:	46bd      	mov	sp, r7
    2126:	b002      	add	sp, #8
    2128:	bd80      	pop	{r7, pc}
	...

0000212c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    212c:	b580      	push	{r7, lr}
    212e:	b082      	sub	sp, #8
    2130:	af00      	add	r7, sp, #0
    2132:	0002      	movs	r2, r0
    2134:	6039      	str	r1, [r7, #0]
    2136:	1dfb      	adds	r3, r7, #7
    2138:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    213a:	1dfb      	adds	r3, r7, #7
    213c:	781b      	ldrb	r3, [r3, #0]
    213e:	2b01      	cmp	r3, #1
    2140:	d00a      	beq.n	2158 <system_apb_clock_set_mask+0x2c>
    2142:	2b02      	cmp	r3, #2
    2144:	d00f      	beq.n	2166 <system_apb_clock_set_mask+0x3a>
    2146:	2b00      	cmp	r3, #0
    2148:	d114      	bne.n	2174 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    214a:	4b0e      	ldr	r3, [pc, #56]	; (2184 <system_apb_clock_set_mask+0x58>)
    214c:	4a0d      	ldr	r2, [pc, #52]	; (2184 <system_apb_clock_set_mask+0x58>)
    214e:	6991      	ldr	r1, [r2, #24]
    2150:	683a      	ldr	r2, [r7, #0]
    2152:	430a      	orrs	r2, r1
    2154:	619a      	str	r2, [r3, #24]
			break;
    2156:	e00f      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    2158:	4b0a      	ldr	r3, [pc, #40]	; (2184 <system_apb_clock_set_mask+0x58>)
    215a:	4a0a      	ldr	r2, [pc, #40]	; (2184 <system_apb_clock_set_mask+0x58>)
    215c:	69d1      	ldr	r1, [r2, #28]
    215e:	683a      	ldr	r2, [r7, #0]
    2160:	430a      	orrs	r2, r1
    2162:	61da      	str	r2, [r3, #28]
			break;
    2164:	e008      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2166:	4b07      	ldr	r3, [pc, #28]	; (2184 <system_apb_clock_set_mask+0x58>)
    2168:	4a06      	ldr	r2, [pc, #24]	; (2184 <system_apb_clock_set_mask+0x58>)
    216a:	6a11      	ldr	r1, [r2, #32]
    216c:	683a      	ldr	r2, [r7, #0]
    216e:	430a      	orrs	r2, r1
    2170:	621a      	str	r2, [r3, #32]
			break;
    2172:	e001      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2174:	2317      	movs	r3, #23
    2176:	e000      	b.n	217a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    2178:	2300      	movs	r3, #0
}
    217a:	0018      	movs	r0, r3
    217c:	46bd      	mov	sp, r7
    217e:	b002      	add	sp, #8
    2180:	bd80      	pop	{r7, pc}
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	40000400 	.word	0x40000400

00002188 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    2188:	b580      	push	{r7, lr}
    218a:	b082      	sub	sp, #8
    218c:	af00      	add	r7, sp, #0
    218e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2190:	687b      	ldr	r3, [r7, #4]
    2192:	2280      	movs	r2, #128	; 0x80
    2194:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2196:	687b      	ldr	r3, [r7, #4]
    2198:	2200      	movs	r2, #0
    219a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    219c:	687b      	ldr	r3, [r7, #4]
    219e:	2201      	movs	r2, #1
    21a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    21a2:	687b      	ldr	r3, [r7, #4]
    21a4:	2200      	movs	r2, #0
    21a6:	70da      	strb	r2, [r3, #3]
}
    21a8:	46c0      	nop			; (mov r8, r8)
    21aa:	46bd      	mov	sp, r7
    21ac:	b002      	add	sp, #8
    21ae:	bd80      	pop	{r7, pc}

000021b0 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
    21b0:	b580      	push	{r7, lr}
    21b2:	b082      	sub	sp, #8
    21b4:	af00      	add	r7, sp, #0
    21b6:	0002      	movs	r2, r0
    21b8:	1dfb      	adds	r3, r7, #7
    21ba:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    21bc:	1dfb      	adds	r3, r7, #7
    21be:	781b      	ldrb	r3, [r3, #0]
    21c0:	2b00      	cmp	r3, #0
    21c2:	d002      	beq.n	21ca <system_voltage_reference_enable+0x1a>
    21c4:	2b01      	cmp	r3, #1
    21c6:	d007      	beq.n	21d8 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
    21c8:	e00d      	b.n	21e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    21ca:	4b08      	ldr	r3, [pc, #32]	; (21ec <system_voltage_reference_enable+0x3c>)
    21cc:	4a07      	ldr	r2, [pc, #28]	; (21ec <system_voltage_reference_enable+0x3c>)
    21ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
    21d0:	2102      	movs	r1, #2
    21d2:	430a      	orrs	r2, r1
    21d4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    21d6:	e006      	b.n	21e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    21d8:	4b04      	ldr	r3, [pc, #16]	; (21ec <system_voltage_reference_enable+0x3c>)
    21da:	4a04      	ldr	r2, [pc, #16]	; (21ec <system_voltage_reference_enable+0x3c>)
    21dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
    21de:	2104      	movs	r1, #4
    21e0:	430a      	orrs	r2, r1
    21e2:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    21e4:	46c0      	nop			; (mov r8, r8)
	}
}
    21e6:	46bd      	mov	sp, r7
    21e8:	b002      	add	sp, #8
    21ea:	bd80      	pop	{r7, pc}
    21ec:	40000800 	.word	0x40000800

000021f0 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    21f0:	b580      	push	{r7, lr}
    21f2:	b084      	sub	sp, #16
    21f4:	af00      	add	r7, sp, #0
    21f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    21f8:	687b      	ldr	r3, [r7, #4]
    21fa:	681b      	ldr	r3, [r3, #0]
    21fc:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    21fe:	68fb      	ldr	r3, [r7, #12]
    2200:	7e5b      	ldrb	r3, [r3, #25]
    2202:	b2db      	uxtb	r3, r3
    2204:	b25b      	sxtb	r3, r3
    2206:	2b00      	cmp	r3, #0
    2208:	da01      	bge.n	220e <adc_is_syncing+0x1e>
		return true;
    220a:	2301      	movs	r3, #1
    220c:	e000      	b.n	2210 <adc_is_syncing+0x20>
	}

	return false;
    220e:	2300      	movs	r3, #0
}
    2210:	0018      	movs	r0, r3
    2212:	46bd      	mov	sp, r7
    2214:	b004      	add	sp, #16
    2216:	bd80      	pop	{r7, pc}

00002218 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2218:	b580      	push	{r7, lr}
    221a:	b082      	sub	sp, #8
    221c:	af00      	add	r7, sp, #0
    221e:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2220:	687b      	ldr	r3, [r7, #4]
    2222:	2200      	movs	r2, #0
    2224:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    2226:	687b      	ldr	r3, [r7, #4]
    2228:	2200      	movs	r2, #0
    222a:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    222c:	687b      	ldr	r3, [r7, #4]
    222e:	2200      	movs	r2, #0
    2230:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    2232:	687b      	ldr	r3, [r7, #4]
    2234:	2200      	movs	r2, #0
    2236:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2238:	687b      	ldr	r3, [r7, #4]
    223a:	2200      	movs	r2, #0
    223c:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
    223e:	687b      	ldr	r3, [r7, #4]
    2240:	2200      	movs	r2, #0
    2242:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
    2244:	687b      	ldr	r3, [r7, #4]
    2246:	2200      	movs	r2, #0
    2248:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    224a:	687b      	ldr	r3, [r7, #4]
    224c:	2200      	movs	r2, #0
    224e:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    2250:	687b      	ldr	r3, [r7, #4]
    2252:	2200      	movs	r2, #0
    2254:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    2256:	687b      	ldr	r3, [r7, #4]
    2258:	22c0      	movs	r2, #192	; 0xc0
    225a:	0152      	lsls	r2, r2, #5
    225c:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    225e:	687b      	ldr	r3, [r7, #4]
    2260:	2200      	movs	r2, #0
    2262:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2264:	687b      	ldr	r3, [r7, #4]
    2266:	2200      	movs	r2, #0
    2268:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	2200      	movs	r2, #0
    226e:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
    2270:	687b      	ldr	r3, [r7, #4]
    2272:	2200      	movs	r2, #0
    2274:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
    2276:	687b      	ldr	r3, [r7, #4]
    2278:	2200      	movs	r2, #0
    227a:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    227c:	687b      	ldr	r3, [r7, #4]
    227e:	222a      	movs	r2, #42	; 0x2a
    2280:	2100      	movs	r1, #0
    2282:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	2200      	movs	r2, #0
    2288:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
    228a:	687b      	ldr	r3, [r7, #4]
    228c:	2200      	movs	r2, #0
    228e:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
    2290:	687b      	ldr	r3, [r7, #4]
    2292:	2224      	movs	r2, #36	; 0x24
    2294:	2100      	movs	r1, #0
    2296:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2298:	687b      	ldr	r3, [r7, #4]
    229a:	2200      	movs	r2, #0
    229c:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    229e:	687b      	ldr	r3, [r7, #4]
    22a0:	2200      	movs	r2, #0
    22a2:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
    22a4:	687b      	ldr	r3, [r7, #4]
    22a6:	2200      	movs	r2, #0
    22a8:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
    22aa:	687b      	ldr	r3, [r7, #4]
    22ac:	222b      	movs	r2, #43	; 0x2b
    22ae:	2100      	movs	r1, #0
    22b0:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	222c      	movs	r2, #44	; 0x2c
    22b6:	2100      	movs	r1, #0
    22b8:	5499      	strb	r1, [r3, r2]
}
    22ba:	46c0      	nop			; (mov r8, r8)
    22bc:	46bd      	mov	sp, r7
    22be:	b002      	add	sp, #8
    22c0:	bd80      	pop	{r7, pc}
	...

000022c4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
    22c4:	b580      	push	{r7, lr}
    22c6:	b098      	sub	sp, #96	; 0x60
    22c8:	af00      	add	r7, sp, #0
    22ca:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    22cc:	230c      	movs	r3, #12
    22ce:	18fa      	adds	r2, r7, r3
    22d0:	4b15      	ldr	r3, [pc, #84]	; (2328 <_adc_configure_ain_pin+0x64>)
    22d2:	0010      	movs	r0, r2
    22d4:	0019      	movs	r1, r3
    22d6:	2350      	movs	r3, #80	; 0x50
    22d8:	001a      	movs	r2, r3
    22da:	4b14      	ldr	r3, [pc, #80]	; (232c <_adc_configure_ain_pin+0x68>)
    22dc:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
    22de:	4b14      	ldr	r3, [pc, #80]	; (2330 <_adc_configure_ain_pin+0x6c>)
    22e0:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	2b13      	cmp	r3, #19
    22e6:	d81a      	bhi.n	231e <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    22e8:	230c      	movs	r3, #12
    22ea:	18fb      	adds	r3, r7, r3
    22ec:	687a      	ldr	r2, [r7, #4]
    22ee:	0092      	lsls	r2, r2, #2
    22f0:	58d3      	ldr	r3, [r2, r3]
    22f2:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
    22f4:	2308      	movs	r3, #8
    22f6:	18fb      	adds	r3, r7, r3
    22f8:	0018      	movs	r0, r3
    22fa:	4b0e      	ldr	r3, [pc, #56]	; (2334 <_adc_configure_ain_pin+0x70>)
    22fc:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    22fe:	2308      	movs	r3, #8
    2300:	18fb      	adds	r3, r7, r3
    2302:	2200      	movs	r2, #0
    2304:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
    2306:	2308      	movs	r3, #8
    2308:	18fb      	adds	r3, r7, r3
    230a:	2201      	movs	r2, #1
    230c:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    230e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2310:	b2db      	uxtb	r3, r3
    2312:	2208      	movs	r2, #8
    2314:	18ba      	adds	r2, r7, r2
    2316:	0011      	movs	r1, r2
    2318:	0018      	movs	r0, r3
    231a:	4b07      	ldr	r3, [pc, #28]	; (2338 <_adc_configure_ain_pin+0x74>)
    231c:	4798      	blx	r3
	}
}
    231e:	46c0      	nop			; (mov r8, r8)
    2320:	46bd      	mov	sp, r7
    2322:	b018      	add	sp, #96	; 0x60
    2324:	bd80      	pop	{r7, pc}
    2326:	46c0      	nop			; (mov r8, r8)
    2328:	0001cb58 	.word	0x0001cb58
    232c:	0001c9a1 	.word	0x0001c9a1
    2330:	0000ffff 	.word	0x0000ffff
    2334:	00002189 	.word	0x00002189
    2338:	000088d9 	.word	0x000088d9

0000233c <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
    233c:	b5f0      	push	{r4, r5, r6, r7, lr}
    233e:	b089      	sub	sp, #36	; 0x24
    2340:	af00      	add	r7, sp, #0
    2342:	6078      	str	r0, [r7, #4]
    2344:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
    2346:	231f      	movs	r3, #31
    2348:	18fb      	adds	r3, r7, r3
    234a:	2200      	movs	r2, #0
    234c:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
    234e:	2310      	movs	r3, #16
    2350:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2352:	2317      	movs	r3, #23
    2354:	18fb      	adds	r3, r7, r3
    2356:	2200      	movs	r2, #0
    2358:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	681b      	ldr	r3, [r3, #0]
    235e:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2360:	230c      	movs	r3, #12
    2362:	18fb      	adds	r3, r7, r3
    2364:	0018      	movs	r0, r3
    2366:	4bce      	ldr	r3, [pc, #824]	; (26a0 <_adc_set_config+0x364>)
    2368:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    236a:	683b      	ldr	r3, [r7, #0]
    236c:	781a      	ldrb	r2, [r3, #0]
    236e:	230c      	movs	r3, #12
    2370:	18fb      	adds	r3, r7, r3
    2372:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    2374:	230c      	movs	r3, #12
    2376:	18fb      	adds	r3, r7, r3
    2378:	0019      	movs	r1, r3
    237a:	201e      	movs	r0, #30
    237c:	4bc9      	ldr	r3, [pc, #804]	; (26a4 <_adc_set_config+0x368>)
    237e:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    2380:	201e      	movs	r0, #30
    2382:	4bc9      	ldr	r3, [pc, #804]	; (26a8 <_adc_set_config+0x36c>)
    2384:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    2386:	683b      	ldr	r3, [r7, #0]
    2388:	222c      	movs	r2, #44	; 0x2c
    238a:	5c9b      	ldrb	r3, [r3, r2]
    238c:	2b00      	cmp	r3, #0
    238e:	d040      	beq.n	2412 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
    2390:	2316      	movs	r3, #22
    2392:	18fb      	adds	r3, r7, r3
    2394:	683a      	ldr	r2, [r7, #0]
    2396:	212b      	movs	r1, #43	; 0x2b
    2398:	5c52      	ldrb	r2, [r2, r1]
    239a:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    239c:	683b      	ldr	r3, [r7, #0]
    239e:	7b19      	ldrb	r1, [r3, #12]
		uint8_t start_pin =
    23a0:	2315      	movs	r3, #21
    23a2:	18fb      	adds	r3, r7, r3
    23a4:	2216      	movs	r2, #22
    23a6:	18ba      	adds	r2, r7, r2
    23a8:	7812      	ldrb	r2, [r2, #0]
    23aa:	188a      	adds	r2, r1, r2
    23ac:	701a      	strb	r2, [r3, #0]
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
    23ae:	683b      	ldr	r3, [r7, #0]
    23b0:	222c      	movs	r2, #44	; 0x2c
    23b2:	5c99      	ldrb	r1, [r3, r2]
		uint8_t end_pin =
    23b4:	230f      	movs	r3, #15
    23b6:	18fb      	adds	r3, r7, r3
    23b8:	2215      	movs	r2, #21
    23ba:	18ba      	adds	r2, r7, r2
    23bc:	7812      	ldrb	r2, [r2, #0]
    23be:	188a      	adds	r2, r1, r2
    23c0:	701a      	strb	r2, [r3, #0]

		while (start_pin < end_pin) {
    23c2:	e018      	b.n	23f6 <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    23c4:	2316      	movs	r3, #22
    23c6:	18fb      	adds	r3, r7, r3
    23c8:	781b      	ldrb	r3, [r3, #0]
    23ca:	220f      	movs	r2, #15
    23cc:	4013      	ands	r3, r2
    23ce:	683a      	ldr	r2, [r7, #0]
    23d0:	7b12      	ldrb	r2, [r2, #12]
    23d2:	189b      	adds	r3, r3, r2
    23d4:	0018      	movs	r0, r3
    23d6:	4bb5      	ldr	r3, [pc, #724]	; (26ac <_adc_set_config+0x370>)
    23d8:	4798      	blx	r3
			start_pin++;
    23da:	2315      	movs	r3, #21
    23dc:	18fb      	adds	r3, r7, r3
    23de:	781a      	ldrb	r2, [r3, #0]
    23e0:	2315      	movs	r3, #21
    23e2:	18fb      	adds	r3, r7, r3
    23e4:	3201      	adds	r2, #1
    23e6:	701a      	strb	r2, [r3, #0]
			offset++;
    23e8:	2316      	movs	r3, #22
    23ea:	18fb      	adds	r3, r7, r3
    23ec:	781a      	ldrb	r2, [r3, #0]
    23ee:	2316      	movs	r3, #22
    23f0:	18fb      	adds	r3, r7, r3
    23f2:	3201      	adds	r2, #1
    23f4:	701a      	strb	r2, [r3, #0]
		while (start_pin < end_pin) {
    23f6:	2315      	movs	r3, #21
    23f8:	18fa      	adds	r2, r7, r3
    23fa:	230f      	movs	r3, #15
    23fc:	18fb      	adds	r3, r7, r3
    23fe:	7812      	ldrb	r2, [r2, #0]
    2400:	781b      	ldrb	r3, [r3, #0]
    2402:	429a      	cmp	r2, r3
    2404:	d3de      	bcc.n	23c4 <_adc_set_config+0x88>
		}
		_adc_configure_ain_pin(config->negative_input);
    2406:	683b      	ldr	r3, [r7, #0]
    2408:	89db      	ldrh	r3, [r3, #14]
    240a:	0018      	movs	r0, r3
    240c:	4ba7      	ldr	r3, [pc, #668]	; (26ac <_adc_set_config+0x370>)
    240e:	4798      	blx	r3
    2410:	e009      	b.n	2426 <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
    2412:	683b      	ldr	r3, [r7, #0]
    2414:	7b1b      	ldrb	r3, [r3, #12]
    2416:	0018      	movs	r0, r3
    2418:	4ba4      	ldr	r3, [pc, #656]	; (26ac <_adc_set_config+0x370>)
    241a:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
    241c:	683b      	ldr	r3, [r7, #0]
    241e:	89db      	ldrh	r3, [r3, #14]
    2420:	0018      	movs	r0, r3
    2422:	4ba2      	ldr	r3, [pc, #648]	; (26ac <_adc_set_config+0x370>)
    2424:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    2426:	683b      	ldr	r3, [r7, #0]
    2428:	7d5b      	ldrb	r3, [r3, #21]
    242a:	009b      	lsls	r3, r3, #2
    242c:	b2da      	uxtb	r2, r3
    242e:	693b      	ldr	r3, [r7, #16]
    2430:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    2432:	683b      	ldr	r3, [r7, #0]
    2434:	7d9b      	ldrb	r3, [r3, #22]
    2436:	01db      	lsls	r3, r3, #7
    2438:	b25a      	sxtb	r2, r3
			(config->reference);
    243a:	683b      	ldr	r3, [r7, #0]
    243c:	785b      	ldrb	r3, [r3, #1]
    243e:	b25b      	sxtb	r3, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    2440:	4313      	orrs	r3, r2
    2442:	b25b      	sxtb	r3, r3
    2444:	b2da      	uxtb	r2, r3
	adc_module->REFCTRL.reg =
    2446:	693b      	ldr	r3, [r7, #16]
    2448:	705a      	strb	r2, [r3, #1]

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    244a:	683b      	ldr	r3, [r7, #0]
    244c:	791b      	ldrb	r3, [r3, #4]
    244e:	2b34      	cmp	r3, #52	; 0x34
    2450:	d846      	bhi.n	24e0 <_adc_set_config+0x1a4>
    2452:	009a      	lsls	r2, r3, #2
    2454:	4b96      	ldr	r3, [pc, #600]	; (26b0 <_adc_set_config+0x374>)
    2456:	18d3      	adds	r3, r2, r3
    2458:	681b      	ldr	r3, [r3, #0]
    245a:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    245c:	231f      	movs	r3, #31
    245e:	18fb      	adds	r3, r7, r3
    2460:	683a      	ldr	r2, [r7, #0]
    2462:	7c52      	ldrb	r2, [r2, #17]
    2464:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
    2466:	2317      	movs	r3, #23
    2468:	18fb      	adds	r3, r7, r3
    246a:	683a      	ldr	r2, [r7, #0]
    246c:	7c12      	ldrb	r2, [r2, #16]
    246e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2470:	2310      	movs	r3, #16
    2472:	61bb      	str	r3, [r7, #24]
		break;
    2474:	e036      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2476:	231f      	movs	r3, #31
    2478:	18fb      	adds	r3, r7, r3
    247a:	2201      	movs	r2, #1
    247c:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    247e:	2317      	movs	r3, #23
    2480:	18fb      	adds	r3, r7, r3
    2482:	2202      	movs	r2, #2
    2484:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2486:	2310      	movs	r3, #16
    2488:	61bb      	str	r3, [r7, #24]
		break;
    248a:	e02b      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    248c:	231f      	movs	r3, #31
    248e:	18fb      	adds	r3, r7, r3
    2490:	2202      	movs	r2, #2
    2492:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    2494:	2317      	movs	r3, #23
    2496:	18fb      	adds	r3, r7, r3
    2498:	2204      	movs	r2, #4
    249a:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    249c:	2310      	movs	r3, #16
    249e:	61bb      	str	r3, [r7, #24]
		break;
    24a0:	e020      	b.n	24e4 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    24a2:	231f      	movs	r3, #31
    24a4:	18fb      	adds	r3, r7, r3
    24a6:	2201      	movs	r2, #1
    24a8:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    24aa:	2317      	movs	r3, #23
    24ac:	18fb      	adds	r3, r7, r3
    24ae:	2206      	movs	r2, #6
    24b0:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24b2:	2310      	movs	r3, #16
    24b4:	61bb      	str	r3, [r7, #24]
		break;
    24b6:	e015      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    24b8:	231f      	movs	r3, #31
    24ba:	18fb      	adds	r3, r7, r3
    24bc:	2200      	movs	r2, #0
    24be:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    24c0:	2317      	movs	r3, #23
    24c2:	18fb      	adds	r3, r7, r3
    24c4:	2208      	movs	r2, #8
    24c6:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24c8:	2310      	movs	r3, #16
    24ca:	61bb      	str	r3, [r7, #24]
		break;
    24cc:	e00a      	b.n	24e4 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    24ce:	2330      	movs	r3, #48	; 0x30
    24d0:	61bb      	str	r3, [r7, #24]
		break;
    24d2:	e007      	b.n	24e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    24d4:	2320      	movs	r3, #32
    24d6:	61bb      	str	r3, [r7, #24]
		break;
    24d8:	e004      	b.n	24e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    24da:	2300      	movs	r3, #0
    24dc:	61bb      	str	r3, [r7, #24]
		break;
    24de:	e001      	b.n	24e4 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    24e0:	2317      	movs	r3, #23
    24e2:	e1ae      	b.n	2842 <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    24e4:	231f      	movs	r3, #31
    24e6:	18fb      	adds	r3, r7, r3
    24e8:	781b      	ldrb	r3, [r3, #0]
    24ea:	011b      	lsls	r3, r3, #4
    24ec:	b2db      	uxtb	r3, r3
    24ee:	2270      	movs	r2, #112	; 0x70
    24f0:	4013      	ands	r3, r2
    24f2:	b2da      	uxtb	r2, r3
    24f4:	2317      	movs	r3, #23
    24f6:	18fb      	adds	r3, r7, r3
    24f8:	781b      	ldrb	r3, [r3, #0]
    24fa:	4313      	orrs	r3, r2
    24fc:	b2da      	uxtb	r2, r3
    24fe:	693b      	ldr	r3, [r7, #16]
    2500:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2502:	683b      	ldr	r3, [r7, #0]
    2504:	7ddb      	ldrb	r3, [r3, #23]
    2506:	2b3f      	cmp	r3, #63	; 0x3f
    2508:	d901      	bls.n	250e <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
    250a:	2317      	movs	r3, #23
    250c:	e199      	b.n	2842 <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
    250e:	683b      	ldr	r3, [r7, #0]
    2510:	7dda      	ldrb	r2, [r3, #23]
		adc_module->SAMPCTRL.reg =
    2512:	693b      	ldr	r3, [r7, #16]
    2514:	70da      	strb	r2, [r3, #3]
	}

	while (adc_is_syncing(module_inst)) {
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	687b      	ldr	r3, [r7, #4]
    251a:	0018      	movs	r0, r3
    251c:	4b65      	ldr	r3, [pc, #404]	; (26b4 <_adc_set_config+0x378>)
    251e:	4798      	blx	r3
    2520:	1e03      	subs	r3, r0, #0
    2522:	d1f9      	bne.n	2518 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
    2524:	683b      	ldr	r3, [r7, #0]
    2526:	885a      	ldrh	r2, [r3, #2]
    2528:	69bb      	ldr	r3, [r7, #24]
    252a:	b29b      	uxth	r3, r3
    252c:	4313      	orrs	r3, r2
    252e:	b29a      	uxth	r2, r3
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    2530:	683b      	ldr	r3, [r7, #0]
    2532:	2124      	movs	r1, #36	; 0x24
    2534:	5c5b      	ldrb	r3, [r3, r1]
    2536:	b29b      	uxth	r3, r3
    2538:	00db      	lsls	r3, r3, #3
    253a:	b29b      	uxth	r3, r3
			resolution |
    253c:	4313      	orrs	r3, r2
    253e:	b29a      	uxth	r2, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    2540:	683b      	ldr	r3, [r7, #0]
    2542:	7d1b      	ldrb	r3, [r3, #20]
    2544:	b29b      	uxth	r3, r3
    2546:	009b      	lsls	r3, r3, #2
    2548:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    254a:	4313      	orrs	r3, r2
    254c:	b29a      	uxth	r2, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    254e:	683b      	ldr	r3, [r7, #0]
    2550:	7c9b      	ldrb	r3, [r3, #18]
    2552:	b29b      	uxth	r3, r3
    2554:	18db      	adds	r3, r3, r3
    2556:	b29b      	uxth	r3, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    2558:	4313      	orrs	r3, r2
    255a:	b29a      	uxth	r2, r3
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    255c:	683b      	ldr	r3, [r7, #0]
    255e:	7cdb      	ldrb	r3, [r3, #19]
    2560:	b29b      	uxth	r3, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    2562:	4313      	orrs	r3, r2
    2564:	b29a      	uxth	r2, r3
	adc_module->CTRLB.reg =
    2566:	693b      	ldr	r3, [r7, #16]
    2568:	809a      	strh	r2, [r3, #4]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    256a:	683b      	ldr	r3, [r7, #0]
    256c:	7e1b      	ldrb	r3, [r3, #24]
    256e:	2b00      	cmp	r3, #0
    2570:	d100      	bne.n	2574 <_adc_set_config+0x238>
    2572:	e0c4      	b.n	26fe <_adc_set_config+0x3c2>
		switch (resolution) {
    2574:	69bb      	ldr	r3, [r7, #24]
    2576:	2b10      	cmp	r3, #16
    2578:	d100      	bne.n	257c <_adc_set_config+0x240>
    257a:	e076      	b.n	266a <_adc_set_config+0x32e>
    257c:	d802      	bhi.n	2584 <_adc_set_config+0x248>
    257e:	2b00      	cmp	r3, #0
    2580:	d04d      	beq.n	261e <_adc_set_config+0x2e2>
    2582:	e0bc      	b.n	26fe <_adc_set_config+0x3c2>
    2584:	2b20      	cmp	r3, #32
    2586:	d023      	beq.n	25d0 <_adc_set_config+0x294>
    2588:	2b30      	cmp	r3, #48	; 0x30
    258a:	d000      	beq.n	258e <_adc_set_config+0x252>
    258c:	e0b7      	b.n	26fe <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    258e:	683b      	ldr	r3, [r7, #0]
    2590:	7cdb      	ldrb	r3, [r3, #19]
    2592:	2b00      	cmp	r3, #0
    2594:	d011      	beq.n	25ba <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
    2596:	683b      	ldr	r3, [r7, #0]
    2598:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    259a:	2b7f      	cmp	r3, #127	; 0x7f
    259c:	dc0b      	bgt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
    259e:	683b      	ldr	r3, [r7, #0]
    25a0:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 127 ||
    25a2:	3380      	adds	r3, #128	; 0x80
    25a4:	db07      	blt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
    25a6:	683b      	ldr	r3, [r7, #0]
    25a8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
    25aa:	2b7f      	cmp	r3, #127	; 0x7f
    25ac:	dc03      	bgt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_upper_value < -128)) {
    25ae:	683b      	ldr	r3, [r7, #0]
    25b0:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 127 ||
    25b2:	3380      	adds	r3, #128	; 0x80
    25b4:	da01      	bge.n	25ba <_adc_set_config+0x27e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25b6:	2317      	movs	r3, #23
    25b8:	e143      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
    25ba:	683b      	ldr	r3, [r7, #0]
    25bc:	69db      	ldr	r3, [r3, #28]
    25be:	2bff      	cmp	r3, #255	; 0xff
    25c0:	dc04      	bgt.n	25cc <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
    25c2:	683b      	ldr	r3, [r7, #0]
    25c4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 255 ||
    25c6:	2bff      	cmp	r3, #255	; 0xff
    25c8:	dc00      	bgt.n	25cc <_adc_set_config+0x290>
    25ca:	e091      	b.n	26f0 <_adc_set_config+0x3b4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25cc:	2317      	movs	r3, #23
    25ce:	e138      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    25d0:	683b      	ldr	r3, [r7, #0]
    25d2:	7cdb      	ldrb	r3, [r3, #19]
    25d4:	2b00      	cmp	r3, #0
    25d6:	d015      	beq.n	2604 <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
    25d8:	683b      	ldr	r3, [r7, #0]
    25da:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    25dc:	4a36      	ldr	r2, [pc, #216]	; (26b8 <_adc_set_config+0x37c>)
    25de:	4293      	cmp	r3, r2
    25e0:	dc0e      	bgt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
    25e2:	683b      	ldr	r3, [r7, #0]
    25e4:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 511 ||
    25e6:	4a35      	ldr	r2, [pc, #212]	; (26bc <_adc_set_config+0x380>)
    25e8:	4293      	cmp	r3, r2
    25ea:	db09      	blt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
    25ec:	683b      	ldr	r3, [r7, #0]
    25ee:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
    25f0:	4a31      	ldr	r2, [pc, #196]	; (26b8 <_adc_set_config+0x37c>)
    25f2:	4293      	cmp	r3, r2
    25f4:	dc04      	bgt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_upper_value < -512)) {
    25f6:	683b      	ldr	r3, [r7, #0]
    25f8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 511 ||
    25fa:	4a30      	ldr	r2, [pc, #192]	; (26bc <_adc_set_config+0x380>)
    25fc:	4293      	cmp	r3, r2
    25fe:	da01      	bge.n	2604 <_adc_set_config+0x2c8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2600:	2317      	movs	r3, #23
    2602:	e11e      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
    2604:	683b      	ldr	r3, [r7, #0]
    2606:	69db      	ldr	r3, [r3, #28]
    2608:	4a2d      	ldr	r2, [pc, #180]	; (26c0 <_adc_set_config+0x384>)
    260a:	4293      	cmp	r3, r2
    260c:	dc05      	bgt.n	261a <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
    260e:	683b      	ldr	r3, [r7, #0]
    2610:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 1023 ||
    2612:	4a2b      	ldr	r2, [pc, #172]	; (26c0 <_adc_set_config+0x384>)
    2614:	4293      	cmp	r3, r2
    2616:	dc00      	bgt.n	261a <_adc_set_config+0x2de>
    2618:	e06c      	b.n	26f4 <_adc_set_config+0x3b8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    261a:	2317      	movs	r3, #23
    261c:	e111      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    261e:	683b      	ldr	r3, [r7, #0]
    2620:	7cdb      	ldrb	r3, [r3, #19]
    2622:	2b00      	cmp	r3, #0
    2624:	d015      	beq.n	2652 <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
    2626:	683b      	ldr	r3, [r7, #0]
    2628:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    262a:	4a26      	ldr	r2, [pc, #152]	; (26c4 <_adc_set_config+0x388>)
    262c:	4293      	cmp	r3, r2
    262e:	dc0e      	bgt.n	264e <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
    2630:	683b      	ldr	r3, [r7, #0]
    2632:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 2047 ||
    2634:	4a24      	ldr	r2, [pc, #144]	; (26c8 <_adc_set_config+0x38c>)
    2636:	4293      	cmp	r3, r2
    2638:	db09      	blt.n	264e <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
    263a:	683b      	ldr	r3, [r7, #0]
    263c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
    263e:	4a21      	ldr	r2, [pc, #132]	; (26c4 <_adc_set_config+0x388>)
    2640:	4293      	cmp	r3, r2
    2642:	dc04      	bgt.n	264e <_adc_set_config+0x312>
					config->window.window_upper_value < -2048)) {
    2644:	683b      	ldr	r3, [r7, #0]
    2646:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 2047 ||
    2648:	4a1f      	ldr	r2, [pc, #124]	; (26c8 <_adc_set_config+0x38c>)
    264a:	4293      	cmp	r3, r2
    264c:	da01      	bge.n	2652 <_adc_set_config+0x316>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    264e:	2317      	movs	r3, #23
    2650:	e0f7      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
    2652:	683b      	ldr	r3, [r7, #0]
    2654:	69db      	ldr	r3, [r3, #28]
    2656:	4a1d      	ldr	r2, [pc, #116]	; (26cc <_adc_set_config+0x390>)
    2658:	4293      	cmp	r3, r2
    265a:	dc04      	bgt.n	2666 <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
    265c:	683b      	ldr	r3, [r7, #0]
    265e:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 4095 ||
    2660:	4a1a      	ldr	r2, [pc, #104]	; (26cc <_adc_set_config+0x390>)
    2662:	4293      	cmp	r3, r2
    2664:	dd48      	ble.n	26f8 <_adc_set_config+0x3bc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2666:	2317      	movs	r3, #23
    2668:	e0eb      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    266a:	683b      	ldr	r3, [r7, #0]
    266c:	7cdb      	ldrb	r3, [r3, #19]
    266e:	2b00      	cmp	r3, #0
    2670:	d032      	beq.n	26d8 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
    2672:	683b      	ldr	r3, [r7, #0]
    2674:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    2676:	4a16      	ldr	r2, [pc, #88]	; (26d0 <_adc_set_config+0x394>)
    2678:	4293      	cmp	r3, r2
    267a:	dc0e      	bgt.n	269a <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
    267c:	683b      	ldr	r3, [r7, #0]
    267e:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 32767 ||
    2680:	4a14      	ldr	r2, [pc, #80]	; (26d4 <_adc_set_config+0x398>)
    2682:	4293      	cmp	r3, r2
    2684:	db09      	blt.n	269a <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
    2686:	683b      	ldr	r3, [r7, #0]
    2688:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
    268a:	4a11      	ldr	r2, [pc, #68]	; (26d0 <_adc_set_config+0x394>)
    268c:	4293      	cmp	r3, r2
    268e:	dc04      	bgt.n	269a <_adc_set_config+0x35e>
					config->window.window_upper_value < -32768)) {
    2690:	683b      	ldr	r3, [r7, #0]
    2692:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 32767 ||
    2694:	4a0f      	ldr	r2, [pc, #60]	; (26d4 <_adc_set_config+0x398>)
    2696:	4293      	cmp	r3, r2
    2698:	da1e      	bge.n	26d8 <_adc_set_config+0x39c>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    269a:	2317      	movs	r3, #23
    269c:	e0d1      	b.n	2842 <_adc_set_config+0x506>
    269e:	46c0      	nop			; (mov r8, r8)
    26a0:	00002115 	.word	0x00002115
    26a4:	000085ed 	.word	0x000085ed
    26a8:	00008631 	.word	0x00008631
    26ac:	000022c5 	.word	0x000022c5
    26b0:	0001cba8 	.word	0x0001cba8
    26b4:	000021f1 	.word	0x000021f1
    26b8:	000001ff 	.word	0x000001ff
    26bc:	fffffe00 	.word	0xfffffe00
    26c0:	000003ff 	.word	0x000003ff
    26c4:	000007ff 	.word	0x000007ff
    26c8:	fffff800 	.word	0xfffff800
    26cc:	00000fff 	.word	0x00000fff
    26d0:	00007fff 	.word	0x00007fff
    26d4:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
    26d8:	683b      	ldr	r3, [r7, #0]
    26da:	69db      	ldr	r3, [r3, #28]
    26dc:	4a5b      	ldr	r2, [pc, #364]	; (284c <_adc_set_config+0x510>)
    26de:	4293      	cmp	r3, r2
    26e0:	dc04      	bgt.n	26ec <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
    26e2:	683b      	ldr	r3, [r7, #0]
    26e4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 65535 ||
    26e6:	4a59      	ldr	r2, [pc, #356]	; (284c <_adc_set_config+0x510>)
    26e8:	4293      	cmp	r3, r2
    26ea:	dd07      	ble.n	26fc <_adc_set_config+0x3c0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    26ec:	2317      	movs	r3, #23
    26ee:	e0a8      	b.n	2842 <_adc_set_config+0x506>
			break;
    26f0:	46c0      	nop			; (mov r8, r8)
    26f2:	e004      	b.n	26fe <_adc_set_config+0x3c2>
			break;
    26f4:	46c0      	nop			; (mov r8, r8)
    26f6:	e002      	b.n	26fe <_adc_set_config+0x3c2>
			break;
    26f8:	46c0      	nop			; (mov r8, r8)
    26fa:	e000      	b.n	26fe <_adc_set_config+0x3c2>
			}
			break;
    26fc:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
    26fe:	46c0      	nop			; (mov r8, r8)
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	0018      	movs	r0, r3
    2704:	4b52      	ldr	r3, [pc, #328]	; (2850 <_adc_set_config+0x514>)
    2706:	4798      	blx	r3
    2708:	1e03      	subs	r3, r0, #0
    270a:	d1f9      	bne.n	2700 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    270c:	683b      	ldr	r3, [r7, #0]
    270e:	7e1a      	ldrb	r2, [r3, #24]
    2710:	693b      	ldr	r3, [r7, #16]
    2712:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
    2714:	46c0      	nop			; (mov r8, r8)
    2716:	687b      	ldr	r3, [r7, #4]
    2718:	0018      	movs	r0, r3
    271a:	4b4d      	ldr	r3, [pc, #308]	; (2850 <_adc_set_config+0x514>)
    271c:	4798      	blx	r3
    271e:	1e03      	subs	r3, r0, #0
    2720:	d1f9      	bne.n	2716 <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
    2722:	683b      	ldr	r3, [r7, #0]
    2724:	69db      	ldr	r3, [r3, #28]
	adc_module->WINLT.reg =
    2726:	b29a      	uxth	r2, r3
    2728:	693b      	ldr	r3, [r7, #16]
    272a:	839a      	strh	r2, [r3, #28]

	while (adc_is_syncing(module_inst)) {
    272c:	46c0      	nop			; (mov r8, r8)
    272e:	687b      	ldr	r3, [r7, #4]
    2730:	0018      	movs	r0, r3
    2732:	4b47      	ldr	r3, [pc, #284]	; (2850 <_adc_set_config+0x514>)
    2734:	4798      	blx	r3
    2736:	1e03      	subs	r3, r0, #0
    2738:	d1f9      	bne.n	272e <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    273a:	683b      	ldr	r3, [r7, #0]
    273c:	6a1b      	ldr	r3, [r3, #32]
    273e:	b29a      	uxth	r2, r3
    2740:	693b      	ldr	r3, [r7, #16]
    2742:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    2744:	2314      	movs	r3, #20
    2746:	18fb      	adds	r3, r7, r3
    2748:	683a      	ldr	r2, [r7, #0]
    274a:	212c      	movs	r1, #44	; 0x2c
    274c:	5c52      	ldrb	r2, [r2, r1]
    274e:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
    2750:	2314      	movs	r3, #20
    2752:	18fb      	adds	r3, r7, r3
    2754:	781b      	ldrb	r3, [r3, #0]
    2756:	2b00      	cmp	r3, #0
    2758:	d006      	beq.n	2768 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    275a:	2314      	movs	r3, #20
    275c:	18fb      	adds	r3, r7, r3
    275e:	781a      	ldrb	r2, [r3, #0]
    2760:	2314      	movs	r3, #20
    2762:	18fb      	adds	r3, r7, r3
    2764:	3a01      	subs	r2, #1
    2766:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2768:	2314      	movs	r3, #20
    276a:	18fb      	adds	r3, r7, r3
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b0f      	cmp	r3, #15
    2770:	d804      	bhi.n	277c <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    2772:	683b      	ldr	r3, [r7, #0]
    2774:	222b      	movs	r2, #43	; 0x2b
    2776:	5c9b      	ldrb	r3, [r3, r2]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2778:	2b0f      	cmp	r3, #15
    277a:	d901      	bls.n	2780 <_adc_set_config+0x444>
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    277c:	2317      	movs	r3, #23
    277e:	e060      	b.n	2842 <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
    2780:	46c0      	nop			; (mov r8, r8)
    2782:	687b      	ldr	r3, [r7, #4]
    2784:	0018      	movs	r0, r3
    2786:	4b32      	ldr	r3, [pc, #200]	; (2850 <_adc_set_config+0x514>)
    2788:	4798      	blx	r3
    278a:	1e03      	subs	r3, r0, #0
    278c:	d1f9      	bne.n	2782 <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    278e:	683b      	ldr	r3, [r7, #0]
    2790:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
    2792:	683a      	ldr	r2, [r7, #0]
    2794:	212b      	movs	r1, #43	; 0x2b
    2796:	5c52      	ldrb	r2, [r2, r1]
    2798:	0512      	lsls	r2, r2, #20
			config->gain_factor |
    279a:	4313      	orrs	r3, r2
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    279c:	2214      	movs	r2, #20
    279e:	18ba      	adds	r2, r7, r2
    27a0:	7812      	ldrb	r2, [r2, #0]
    27a2:	0412      	lsls	r2, r2, #16
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    27a4:	4313      	orrs	r3, r2
			config->negative_input |
    27a6:	683a      	ldr	r2, [r7, #0]
    27a8:	89d2      	ldrh	r2, [r2, #14]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    27aa:	4313      	orrs	r3, r2
			config->positive_input;
    27ac:	683a      	ldr	r2, [r7, #0]
    27ae:	7b12      	ldrb	r2, [r2, #12]
			config->negative_input |
    27b0:	431a      	orrs	r2, r3
	adc_module->INPUTCTRL.reg =
    27b2:	693b      	ldr	r3, [r7, #16]
    27b4:	611a      	str	r2, [r3, #16]

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    27b6:	683b      	ldr	r3, [r7, #0]
    27b8:	222a      	movs	r2, #42	; 0x2a
    27ba:	5c9a      	ldrb	r2, [r3, r2]
    27bc:	693b      	ldr	r3, [r7, #16]
    27be:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    27c0:	693b      	ldr	r3, [r7, #16]
    27c2:	220f      	movs	r2, #15
    27c4:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    27c6:	683b      	ldr	r3, [r7, #0]
    27c8:	2224      	movs	r2, #36	; 0x24
    27ca:	5c9b      	ldrb	r3, [r3, r2]
    27cc:	2b00      	cmp	r3, #0
    27ce:	d01e      	beq.n	280e <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    27d0:	683b      	ldr	r3, [r7, #0]
    27d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    27d4:	4a1f      	ldr	r2, [pc, #124]	; (2854 <_adc_set_config+0x518>)
    27d6:	4293      	cmp	r3, r2
    27d8:	d901      	bls.n	27de <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
    27da:	2317      	movs	r3, #23
    27dc:	e031      	b.n	2842 <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    27de:	683b      	ldr	r3, [r7, #0]
    27e0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    27e2:	693b      	ldr	r3, [r7, #16]
    27e4:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    27e6:	683b      	ldr	r3, [r7, #0]
    27e8:	2228      	movs	r2, #40	; 0x28
    27ea:	5e9b      	ldrsh	r3, [r3, r2]
    27ec:	4a1a      	ldr	r2, [pc, #104]	; (2858 <_adc_set_config+0x51c>)
    27ee:	4293      	cmp	r3, r2
    27f0:	dc05      	bgt.n	27fe <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
    27f2:	683b      	ldr	r3, [r7, #0]
    27f4:	2228      	movs	r2, #40	; 0x28
    27f6:	5e9b      	ldrsh	r3, [r3, r2]
		if (config->correction.offset_correction > 2047 ||
    27f8:	4a18      	ldr	r2, [pc, #96]	; (285c <_adc_set_config+0x520>)
    27fa:	4293      	cmp	r3, r2
    27fc:	da01      	bge.n	2802 <_adc_set_config+0x4c6>
			return STATUS_ERR_INVALID_ARG;
    27fe:	2317      	movs	r3, #23
    2800:	e01f      	b.n	2842 <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2802:	683b      	ldr	r3, [r7, #0]
    2804:	2228      	movs	r2, #40	; 0x28
    2806:	5e9b      	ldrsh	r3, [r3, r2]
    2808:	b29a      	uxth	r2, r3
    280a:	693b      	ldr	r3, [r7, #16]
    280c:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    280e:	4b14      	ldr	r3, [pc, #80]	; (2860 <_adc_set_config+0x524>)
    2810:	681b      	ldr	r3, [r3, #0]
    2812:	08db      	lsrs	r3, r3, #3
    2814:	b29b      	uxth	r3, r3
    2816:	021b      	lsls	r3, r3, #8
    2818:	b29a      	uxth	r2, r3
    281a:	23e0      	movs	r3, #224	; 0xe0
    281c:	00db      	lsls	r3, r3, #3
    281e:	4013      	ands	r3, r2
    2820:	b29a      	uxth	r2, r3
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2822:	4b10      	ldr	r3, [pc, #64]	; (2864 <_adc_set_config+0x528>)
    2824:	685c      	ldr	r4, [r3, #4]
    2826:	681b      	ldr	r3, [r3, #0]
    2828:	0161      	lsls	r1, r4, #5
    282a:	0edd      	lsrs	r5, r3, #27
    282c:	430d      	orrs	r5, r1
    282e:	0ee6      	lsrs	r6, r4, #27
    2830:	b2ab      	uxth	r3, r5
    2832:	21ff      	movs	r1, #255	; 0xff
    2834:	400b      	ands	r3, r1
    2836:	b29b      	uxth	r3, r3
			) |
    2838:	4313      	orrs	r3, r2
    283a:	b29a      	uxth	r2, r3
	adc_module->CALIB.reg =
    283c:	693b      	ldr	r3, [r7, #16]
    283e:	851a      	strh	r2, [r3, #40]	; 0x28
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2840:	2300      	movs	r3, #0
}
    2842:	0018      	movs	r0, r3
    2844:	46bd      	mov	sp, r7
    2846:	b009      	add	sp, #36	; 0x24
    2848:	bdf0      	pop	{r4, r5, r6, r7, pc}
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	0000ffff 	.word	0x0000ffff
    2850:	000021f1 	.word	0x000021f1
    2854:	00000fff 	.word	0x00000fff
    2858:	000007ff 	.word	0x000007ff
    285c:	fffff800 	.word	0xfffff800
    2860:	00806024 	.word	0x00806024
    2864:	00806020 	.word	0x00806020

00002868 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2868:	b580      	push	{r7, lr}
    286a:	b084      	sub	sp, #16
    286c:	af00      	add	r7, sp, #0
    286e:	60f8      	str	r0, [r7, #12]
    2870:	60b9      	str	r1, [r7, #8]
    2872:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2874:	68fb      	ldr	r3, [r7, #12]
    2876:	68ba      	ldr	r2, [r7, #8]
    2878:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
    287a:	2380      	movs	r3, #128	; 0x80
    287c:	025b      	lsls	r3, r3, #9
    287e:	0019      	movs	r1, r3
    2880:	2002      	movs	r0, #2
    2882:	4b15      	ldr	r3, [pc, #84]	; (28d8 <adc_init+0x70>)
    2884:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2886:	68bb      	ldr	r3, [r7, #8]
    2888:	781b      	ldrb	r3, [r3, #0]
    288a:	b2db      	uxtb	r3, r3
    288c:	001a      	movs	r2, r3
    288e:	2301      	movs	r3, #1
    2890:	4013      	ands	r3, r2
    2892:	d001      	beq.n	2898 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2894:	2305      	movs	r3, #5
    2896:	e01a      	b.n	28ce <adc_init+0x66>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2898:	68bb      	ldr	r3, [r7, #8]
    289a:	781b      	ldrb	r3, [r3, #0]
    289c:	b2db      	uxtb	r3, r3
    289e:	001a      	movs	r2, r3
    28a0:	2302      	movs	r3, #2
    28a2:	4013      	ands	r3, r2
    28a4:	d001      	beq.n	28aa <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    28a6:	231c      	movs	r3, #28
    28a8:	e011      	b.n	28ce <adc_init+0x66>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    28aa:	687b      	ldr	r3, [r7, #4]
    28ac:	785a      	ldrb	r2, [r3, #1]
    28ae:	68fb      	ldr	r3, [r7, #12]
    28b0:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    28b2:	68fb      	ldr	r3, [r7, #12]
    28b4:	791b      	ldrb	r3, [r3, #4]
    28b6:	2b00      	cmp	r3, #0
    28b8:	d102      	bne.n	28c0 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    28ba:	2001      	movs	r0, #1
    28bc:	4b07      	ldr	r3, [pc, #28]	; (28dc <adc_init+0x74>)
    28be:	4798      	blx	r3
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
    28c0:	687a      	ldr	r2, [r7, #4]
    28c2:	68fb      	ldr	r3, [r7, #12]
    28c4:	0011      	movs	r1, r2
    28c6:	0018      	movs	r0, r3
    28c8:	4b05      	ldr	r3, [pc, #20]	; (28e0 <adc_init+0x78>)
    28ca:	4798      	blx	r3
    28cc:	0003      	movs	r3, r0
}
    28ce:	0018      	movs	r0, r3
    28d0:	46bd      	mov	sp, r7
    28d2:	b004      	add	sp, #16
    28d4:	bd80      	pop	{r7, pc}
    28d6:	46c0      	nop			; (mov r8, r8)
    28d8:	0000212d 	.word	0x0000212d
    28dc:	000021b1 	.word	0x000021b1
    28e0:	0000233d 	.word	0x0000233d

000028e4 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    28e4:	b580      	push	{r7, lr}
    28e6:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    28e8:	4b02      	ldr	r3, [pc, #8]	; (28f4 <system_interrupt_enter_critical_section+0x10>)
    28ea:	4798      	blx	r3
}
    28ec:	46c0      	nop			; (mov r8, r8)
    28ee:	46bd      	mov	sp, r7
    28f0:	bd80      	pop	{r7, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	00007c39 	.word	0x00007c39

000028f8 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    28f8:	b580      	push	{r7, lr}
    28fa:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    28fc:	4b02      	ldr	r3, [pc, #8]	; (2908 <system_interrupt_leave_critical_section+0x10>)
    28fe:	4798      	blx	r3
}
    2900:	46c0      	nop			; (mov r8, r8)
    2902:	46bd      	mov	sp, r7
    2904:	bd80      	pop	{r7, pc}
    2906:	46c0      	nop			; (mov r8, r8)
    2908:	00007c8d 	.word	0x00007c8d

0000290c <DMAC_Handler>:
/**
 * \brief DMA interrupt service routine.
 *
 */
void DMAC_Handler( void )
{
    290c:	b580      	push	{r7, lr}
    290e:	b086      	sub	sp, #24
    2910:	af00      	add	r7, sp, #0
	struct dma_resource *resource;
	uint8_t isr;
	uint32_t write_size;
	uint32_t total_size;

	system_interrupt_enter_critical_section();
    2912:	4b49      	ldr	r3, [pc, #292]	; (2a38 <DMAC_Handler+0x12c>)
    2914:	4798      	blx	r3

	/* Get Pending channel */
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
    2916:	4b49      	ldr	r3, [pc, #292]	; (2a3c <DMAC_Handler+0x130>)
    2918:	8c1b      	ldrh	r3, [r3, #32]
    291a:	b29b      	uxth	r3, r3
    291c:	b2da      	uxtb	r2, r3
    291e:	2317      	movs	r3, #23
    2920:	18fb      	adds	r3, r7, r3
    2922:	210f      	movs	r1, #15
    2924:	400a      	ands	r2, r1
    2926:	701a      	strb	r2, [r3, #0]

	Assert(_dma_active_resource[active_channel]);

	/* Get active DMA resource based on channel */
	resource = _dma_active_resource[active_channel];
    2928:	2317      	movs	r3, #23
    292a:	18fb      	adds	r3, r7, r3
    292c:	781a      	ldrb	r2, [r3, #0]
    292e:	4b44      	ldr	r3, [pc, #272]	; (2a40 <DMAC_Handler+0x134>)
    2930:	0092      	lsls	r2, r2, #2
    2932:	58d3      	ldr	r3, [r2, r3]
    2934:	613b      	str	r3, [r7, #16]

	/* Select the active channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
    2936:	4a41      	ldr	r2, [pc, #260]	; (2a3c <DMAC_Handler+0x130>)
    2938:	693b      	ldr	r3, [r7, #16]
    293a:	781b      	ldrb	r3, [r3, #0]
    293c:	210f      	movs	r1, #15
    293e:	400b      	ands	r3, r1
    2940:	b2d9      	uxtb	r1, r3
    2942:	233f      	movs	r3, #63	; 0x3f
    2944:	54d1      	strb	r1, [r2, r3]
	isr = DMAC->CHINTFLAG.reg;
    2946:	493d      	ldr	r1, [pc, #244]	; (2a3c <DMAC_Handler+0x130>)
    2948:	230f      	movs	r3, #15
    294a:	18fb      	adds	r3, r7, r3
    294c:	224e      	movs	r2, #78	; 0x4e
    294e:	5c8a      	ldrb	r2, [r1, r2]
    2950:	701a      	strb	r2, [r3, #0]

	/* Calculate block transfer size of the DMA transfer */
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
    2952:	693b      	ldr	r3, [r7, #16]
    2954:	781b      	ldrb	r3, [r3, #0]
    2956:	4a3b      	ldr	r2, [pc, #236]	; (2a44 <DMAC_Handler+0x138>)
    2958:	011b      	lsls	r3, r3, #4
    295a:	18d3      	adds	r3, r2, r3
    295c:	3302      	adds	r3, #2
    295e:	881b      	ldrh	r3, [r3, #0]
    2960:	b29b      	uxth	r3, r3
    2962:	60bb      	str	r3, [r7, #8]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
    2964:	693b      	ldr	r3, [r7, #16]
    2966:	781b      	ldrb	r3, [r3, #0]
    2968:	4a37      	ldr	r2, [pc, #220]	; (2a48 <DMAC_Handler+0x13c>)
    296a:	011b      	lsls	r3, r3, #4
    296c:	18d3      	adds	r3, r2, r3
    296e:	3302      	adds	r3, #2
    2970:	881b      	ldrh	r3, [r3, #0]
    2972:	b29b      	uxth	r3, r3
    2974:	607b      	str	r3, [r7, #4]
	resource->transfered_size = total_size - write_size;
    2976:	68ba      	ldr	r2, [r7, #8]
    2978:	687b      	ldr	r3, [r7, #4]
    297a:	1ad2      	subs	r2, r2, r3
    297c:	693b      	ldr	r3, [r7, #16]
    297e:	615a      	str	r2, [r3, #20]

	/* DMA channel interrupt handler */
	if (isr & DMAC_CHINTENCLR_TERR) {
    2980:	230f      	movs	r3, #15
    2982:	18fb      	adds	r3, r7, r3
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	2201      	movs	r2, #1
    2988:	4013      	ands	r3, r2
    298a:	d016      	beq.n	29ba <DMAC_Handler+0xae>
		/* Clear transfer error flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
    298c:	4a2b      	ldr	r2, [pc, #172]	; (2a3c <DMAC_Handler+0x130>)
    298e:	234e      	movs	r3, #78	; 0x4e
    2990:	2101      	movs	r1, #1
    2992:	54d1      	strb	r1, [r2, r3]

		/* Set I/O ERROR status */
		resource->job_status = STATUS_ERR_IO;
    2994:	693b      	ldr	r3, [r7, #16]
    2996:	2210      	movs	r2, #16
    2998:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    299a:	693b      	ldr	r3, [r7, #16]
    299c:	7c1b      	ldrb	r3, [r3, #16]
    299e:	001a      	movs	r2, r3
    29a0:	2301      	movs	r3, #1
    29a2:	4013      	ands	r3, r2
    29a4:	d042      	beq.n	2a2c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
    29a6:	693b      	ldr	r3, [r7, #16]
    29a8:	685b      	ldr	r3, [r3, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    29aa:	2b00      	cmp	r3, #0
    29ac:	d03e      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
    29ae:	693b      	ldr	r3, [r7, #16]
    29b0:	685b      	ldr	r3, [r3, #4]
    29b2:	693a      	ldr	r2, [r7, #16]
    29b4:	0010      	movs	r0, r2
    29b6:	4798      	blx	r3
    29b8:	e038      	b.n	2a2c <DMAC_Handler+0x120>
		}
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
    29ba:	230f      	movs	r3, #15
    29bc:	18fb      	adds	r3, r7, r3
    29be:	781b      	ldrb	r3, [r3, #0]
    29c0:	2202      	movs	r2, #2
    29c2:	4013      	ands	r3, r2
    29c4:	d016      	beq.n	29f4 <DMAC_Handler+0xe8>
		/* Clear the transfer complete flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
    29c6:	4a1d      	ldr	r2, [pc, #116]	; (2a3c <DMAC_Handler+0x130>)
    29c8:	234e      	movs	r3, #78	; 0x4e
    29ca:	2102      	movs	r1, #2
    29cc:	54d1      	strb	r1, [r2, r3]

		/* Set job status */
		resource->job_status = STATUS_OK;
    29ce:	693b      	ldr	r3, [r7, #16]
    29d0:	2200      	movs	r2, #0
    29d2:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    29d4:	693b      	ldr	r3, [r7, #16]
    29d6:	7c1b      	ldrb	r3, [r3, #16]
    29d8:	001a      	movs	r2, r3
    29da:	2302      	movs	r3, #2
    29dc:	4013      	ands	r3, r2
    29de:	d025      	beq.n	2a2c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
    29e0:	693b      	ldr	r3, [r7, #16]
    29e2:	689b      	ldr	r3, [r3, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    29e4:	2b00      	cmp	r3, #0
    29e6:	d021      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
    29e8:	693b      	ldr	r3, [r7, #16]
    29ea:	689b      	ldr	r3, [r3, #8]
    29ec:	693a      	ldr	r2, [r7, #16]
    29ee:	0010      	movs	r0, r2
    29f0:	4798      	blx	r3
    29f2:	e01b      	b.n	2a2c <DMAC_Handler+0x120>
		}
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
    29f4:	230f      	movs	r3, #15
    29f6:	18fb      	adds	r3, r7, r3
    29f8:	781b      	ldrb	r3, [r3, #0]
    29fa:	2204      	movs	r2, #4
    29fc:	4013      	ands	r3, r2
    29fe:	d015      	beq.n	2a2c <DMAC_Handler+0x120>
		/* Clear channel suspend flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
    2a00:	4a0e      	ldr	r2, [pc, #56]	; (2a3c <DMAC_Handler+0x130>)
    2a02:	234e      	movs	r3, #78	; 0x4e
    2a04:	2104      	movs	r1, #4
    2a06:	54d1      	strb	r1, [r2, r3]

		/* Set job status */
		resource->job_status = STATUS_SUSPEND;
    2a08:	693b      	ldr	r3, [r7, #16]
    2a0a:	2206      	movs	r2, #6
    2a0c:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    2a0e:	693b      	ldr	r3, [r7, #16]
    2a10:	7c1b      	ldrb	r3, [r3, #16]
    2a12:	001a      	movs	r2, r3
    2a14:	2304      	movs	r3, #4
    2a16:	4013      	ands	r3, r2
    2a18:	d008      	beq.n	2a2c <DMAC_Handler+0x120>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
    2a1a:	693b      	ldr	r3, [r7, #16]
    2a1c:	68db      	ldr	r3, [r3, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    2a1e:	2b00      	cmp	r3, #0
    2a20:	d004      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
    2a22:	693b      	ldr	r3, [r7, #16]
    2a24:	68db      	ldr	r3, [r3, #12]
    2a26:	693a      	ldr	r2, [r7, #16]
    2a28:	0010      	movs	r0, r2
    2a2a:	4798      	blx	r3
		}
	}

	system_interrupt_leave_critical_section();
    2a2c:	4b07      	ldr	r3, [pc, #28]	; (2a4c <DMAC_Handler+0x140>)
    2a2e:	4798      	blx	r3
}
    2a30:	46c0      	nop			; (mov r8, r8)
    2a32:	46bd      	mov	sp, r7
    2a34:	b006      	add	sp, #24
    2a36:	bd80      	pop	{r7, pc}
    2a38:	000028e5 	.word	0x000028e5
    2a3c:	41004800 	.word	0x41004800
    2a40:	200001f0 	.word	0x200001f0
    2a44:	200004f0 	.word	0x200004f0
    2a48:	200001a0 	.word	0x200001a0
    2a4c:	000028f9 	.word	0x000028f9

00002a50 <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
    2a50:	b580      	push	{r7, lr}
    2a52:	b082      	sub	sp, #8
    2a54:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2a56:	4b07      	ldr	r3, [pc, #28]	; (2a74 <nvm_is_ready+0x24>)
    2a58:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    2a5a:	687b      	ldr	r3, [r7, #4]
    2a5c:	7d1b      	ldrb	r3, [r3, #20]
    2a5e:	b2db      	uxtb	r3, r3
    2a60:	001a      	movs	r2, r3
    2a62:	2301      	movs	r3, #1
    2a64:	4013      	ands	r3, r2
    2a66:	1e5a      	subs	r2, r3, #1
    2a68:	4193      	sbcs	r3, r2
    2a6a:	b2db      	uxtb	r3, r3
}
    2a6c:	0018      	movs	r0, r3
    2a6e:	46bd      	mov	sp, r7
    2a70:	b002      	add	sp, #8
    2a72:	bd80      	pop	{r7, pc}
    2a74:	41004000 	.word	0x41004000

00002a78 <system_apb_clock_set_mask>:
{
    2a78:	b580      	push	{r7, lr}
    2a7a:	b082      	sub	sp, #8
    2a7c:	af00      	add	r7, sp, #0
    2a7e:	0002      	movs	r2, r0
    2a80:	6039      	str	r1, [r7, #0]
    2a82:	1dfb      	adds	r3, r7, #7
    2a84:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2a86:	1dfb      	adds	r3, r7, #7
    2a88:	781b      	ldrb	r3, [r3, #0]
    2a8a:	2b01      	cmp	r3, #1
    2a8c:	d00a      	beq.n	2aa4 <system_apb_clock_set_mask+0x2c>
    2a8e:	2b02      	cmp	r3, #2
    2a90:	d00f      	beq.n	2ab2 <system_apb_clock_set_mask+0x3a>
    2a92:	2b00      	cmp	r3, #0
    2a94:	d114      	bne.n	2ac0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2a96:	4b0e      	ldr	r3, [pc, #56]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2a98:	4a0d      	ldr	r2, [pc, #52]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2a9a:	6991      	ldr	r1, [r2, #24]
    2a9c:	683a      	ldr	r2, [r7, #0]
    2a9e:	430a      	orrs	r2, r1
    2aa0:	619a      	str	r2, [r3, #24]
			break;
    2aa2:	e00f      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2aa4:	4b0a      	ldr	r3, [pc, #40]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2aa6:	4a0a      	ldr	r2, [pc, #40]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2aa8:	69d1      	ldr	r1, [r2, #28]
    2aaa:	683a      	ldr	r2, [r7, #0]
    2aac:	430a      	orrs	r2, r1
    2aae:	61da      	str	r2, [r3, #28]
			break;
    2ab0:	e008      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2ab2:	4b07      	ldr	r3, [pc, #28]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2ab4:	4a06      	ldr	r2, [pc, #24]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2ab6:	6a11      	ldr	r1, [r2, #32]
    2ab8:	683a      	ldr	r2, [r7, #0]
    2aba:	430a      	orrs	r2, r1
    2abc:	621a      	str	r2, [r3, #32]
			break;
    2abe:	e001      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2ac0:	2317      	movs	r3, #23
    2ac2:	e000      	b.n	2ac6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2ac4:	2300      	movs	r3, #0
}
    2ac6:	0018      	movs	r0, r3
    2ac8:	46bd      	mov	sp, r7
    2aca:	b002      	add	sp, #8
    2acc:	bd80      	pop	{r7, pc}
    2ace:	46c0      	nop			; (mov r8, r8)
    2ad0:	40000400 	.word	0x40000400

00002ad4 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    2ad4:	b580      	push	{r7, lr}
    2ad6:	b084      	sub	sp, #16
    2ad8:	af00      	add	r7, sp, #0
    2ada:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2adc:	4b2f      	ldr	r3, [pc, #188]	; (2b9c <nvm_set_config+0xc8>)
    2ade:	60fb      	str	r3, [r7, #12]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL);
#else
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
    2ae0:	2104      	movs	r1, #4
    2ae2:	2001      	movs	r0, #1
    2ae4:	4b2e      	ldr	r3, [pc, #184]	; (2ba0 <nvm_set_config+0xcc>)
    2ae6:	4798      	blx	r3
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2ae8:	68fb      	ldr	r3, [r7, #12]
    2aea:	2220      	movs	r2, #32
    2aec:	32ff      	adds	r2, #255	; 0xff
    2aee:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2af0:	4b2c      	ldr	r3, [pc, #176]	; (2ba4 <nvm_set_config+0xd0>)
    2af2:	4798      	blx	r3
    2af4:	0003      	movs	r3, r0
    2af6:	001a      	movs	r2, r3
    2af8:	2301      	movs	r3, #1
    2afa:	4053      	eors	r3, r2
    2afc:	b2db      	uxtb	r3, r3
    2afe:	2b00      	cmp	r3, #0
    2b00:	d001      	beq.n	2b06 <nvm_set_config+0x32>
		return STATUS_BUSY;
    2b02:	2305      	movs	r3, #5
    2b04:	e045      	b.n	2b92 <nvm_set_config+0xbe>
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2b06:	687b      	ldr	r3, [r7, #4]
    2b08:	781b      	ldrb	r3, [r3, #0]
    2b0a:	021b      	lsls	r3, r3, #8
    2b0c:	001a      	movs	r2, r3
    2b0e:	23c0      	movs	r3, #192	; 0xc0
    2b10:	009b      	lsls	r3, r3, #2
    2b12:	401a      	ands	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2b14:	687b      	ldr	r3, [r7, #4]
    2b16:	785b      	ldrb	r3, [r3, #1]
    2b18:	01db      	lsls	r3, r3, #7
    2b1a:	0019      	movs	r1, r3
    2b1c:	23ff      	movs	r3, #255	; 0xff
    2b1e:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2b20:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	789b      	ldrb	r3, [r3, #2]
    2b26:	005b      	lsls	r3, r3, #1
    2b28:	0019      	movs	r1, r3
    2b2a:	231e      	movs	r3, #30
    2b2c:	400b      	ands	r3, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2b2e:	431a      	orrs	r2, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2b30:	687b      	ldr	r3, [r7, #4]
    2b32:	78db      	ldrb	r3, [r3, #3]
    2b34:	049b      	lsls	r3, r3, #18
    2b36:	0019      	movs	r1, r3
    2b38:	2380      	movs	r3, #128	; 0x80
    2b3a:	02db      	lsls	r3, r3, #11
    2b3c:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2b3e:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    2b40:	687b      	ldr	r3, [r7, #4]
    2b42:	791b      	ldrb	r3, [r3, #4]
    2b44:	041b      	lsls	r3, r3, #16
    2b46:	0019      	movs	r1, r3
    2b48:	23c0      	movs	r3, #192	; 0xc0
    2b4a:	029b      	lsls	r3, r3, #10
    2b4c:	400b      	ands	r3, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2b4e:	431a      	orrs	r2, r3
	nvm_module->CTRLB.reg =
    2b50:	68fb      	ldr	r3, [r7, #12]
    2b52:	605a      	str	r2, [r3, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    2b54:	68fb      	ldr	r3, [r7, #12]
    2b56:	689b      	ldr	r3, [r3, #8]
    2b58:	035b      	lsls	r3, r3, #13
    2b5a:	0f5b      	lsrs	r3, r3, #29
    2b5c:	b2db      	uxtb	r3, r3
    2b5e:	001a      	movs	r2, r3
    2b60:	2308      	movs	r3, #8
    2b62:	4093      	lsls	r3, r2
    2b64:	b29a      	uxth	r2, r3
    2b66:	4b10      	ldr	r3, [pc, #64]	; (2ba8 <nvm_set_config+0xd4>)
    2b68:	801a      	strh	r2, [r3, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    2b6a:	68fb      	ldr	r3, [r7, #12]
    2b6c:	689b      	ldr	r3, [r3, #8]
    2b6e:	b29a      	uxth	r2, r3
    2b70:	4b0d      	ldr	r3, [pc, #52]	; (2ba8 <nvm_set_config+0xd4>)
    2b72:	805a      	strh	r2, [r3, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    2b74:	687b      	ldr	r3, [r7, #4]
    2b76:	785a      	ldrb	r2, [r3, #1]
    2b78:	4b0b      	ldr	r3, [pc, #44]	; (2ba8 <nvm_set_config+0xd4>)
    2b7a:	711a      	strb	r2, [r3, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2b7c:	68fb      	ldr	r3, [r7, #12]
    2b7e:	8b1b      	ldrh	r3, [r3, #24]
    2b80:	b29b      	uxth	r3, r3
    2b82:	001a      	movs	r2, r3
    2b84:	2380      	movs	r3, #128	; 0x80
    2b86:	005b      	lsls	r3, r3, #1
    2b88:	4013      	ands	r3, r2
    2b8a:	d001      	beq.n	2b90 <nvm_set_config+0xbc>
		return STATUS_ERR_IO;
    2b8c:	2310      	movs	r3, #16
    2b8e:	e000      	b.n	2b92 <nvm_set_config+0xbe>
	}

	return STATUS_OK;
    2b90:	2300      	movs	r3, #0
}
    2b92:	0018      	movs	r0, r3
    2b94:	46bd      	mov	sp, r7
    2b96:	b004      	add	sp, #16
    2b98:	bd80      	pop	{r7, pc}
    2b9a:	46c0      	nop			; (mov r8, r8)
    2b9c:	41004000 	.word	0x41004000
    2ba0:	00002a79 	.word	0x00002a79
    2ba4:	00002a51 	.word	0x00002a51
    2ba8:	20000204 	.word	0x20000204

00002bac <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    2bac:	b580      	push	{r7, lr}
    2bae:	b086      	sub	sp, #24
    2bb0:	af00      	add	r7, sp, #0
    2bb2:	60b9      	str	r1, [r7, #8]
    2bb4:	607a      	str	r2, [r7, #4]
    2bb6:	230f      	movs	r3, #15
    2bb8:	18fb      	adds	r3, r7, r3
    2bba:	1c02      	adds	r2, r0, #0
    2bbc:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    2bbe:	4b3a      	ldr	r3, [pc, #232]	; (2ca8 <nvm_execute_command+0xfc>)
    2bc0:	881b      	ldrh	r3, [r3, #0]
    2bc2:	001a      	movs	r2, r3
    2bc4:	4b38      	ldr	r3, [pc, #224]	; (2ca8 <nvm_execute_command+0xfc>)
    2bc6:	885b      	ldrh	r3, [r3, #2]
    2bc8:	435a      	muls	r2, r3
    2bca:	68bb      	ldr	r3, [r7, #8]
    2bcc:	429a      	cmp	r2, r3
    2bce:	d209      	bcs.n	2be4 <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    2bd0:	68bb      	ldr	r3, [r7, #8]
    2bd2:	4a36      	ldr	r2, [pc, #216]	; (2cac <nvm_execute_command+0x100>)
    2bd4:	4293      	cmp	r3, r2
    2bd6:	d903      	bls.n	2be0 <nvm_execute_command+0x34>
    2bd8:	68bb      	ldr	r3, [r7, #8]
    2bda:	4a35      	ldr	r2, [pc, #212]	; (2cb0 <nvm_execute_command+0x104>)
    2bdc:	4293      	cmp	r3, r2
    2bde:	d901      	bls.n	2be4 <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    2be0:	2318      	movs	r3, #24
    2be2:	e05c      	b.n	2c9e <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2be4:	4b33      	ldr	r3, [pc, #204]	; (2cb4 <nvm_execute_command+0x108>)
    2be6:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    2be8:	697b      	ldr	r3, [r7, #20]
    2bea:	685b      	ldr	r3, [r3, #4]
    2bec:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    2bee:	693b      	ldr	r3, [r7, #16]
    2bf0:	2280      	movs	r2, #128	; 0x80
    2bf2:	02d2      	lsls	r2, r2, #11
    2bf4:	431a      	orrs	r2, r3
    2bf6:	697b      	ldr	r3, [r7, #20]
    2bf8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2bfa:	697b      	ldr	r3, [r7, #20]
    2bfc:	2220      	movs	r2, #32
    2bfe:	32ff      	adds	r2, #255	; 0xff
    2c00:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2c02:	4b2d      	ldr	r3, [pc, #180]	; (2cb8 <nvm_execute_command+0x10c>)
    2c04:	4798      	blx	r3
    2c06:	0003      	movs	r3, r0
    2c08:	001a      	movs	r2, r3
    2c0a:	2301      	movs	r3, #1
    2c0c:	4053      	eors	r3, r2
    2c0e:	b2db      	uxtb	r3, r3
    2c10:	2b00      	cmp	r3, #0
    2c12:	d004      	beq.n	2c1e <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    2c14:	697b      	ldr	r3, [r7, #20]
    2c16:	693a      	ldr	r2, [r7, #16]
    2c18:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
    2c1a:	2305      	movs	r3, #5
    2c1c:	e03f      	b.n	2c9e <nvm_execute_command+0xf2>
	}

	switch (command) {
    2c1e:	230f      	movs	r3, #15
    2c20:	18fb      	adds	r3, r7, r3
    2c22:	781b      	ldrb	r3, [r3, #0]
    2c24:	2b45      	cmp	r3, #69	; 0x45
    2c26:	d81d      	bhi.n	2c64 <nvm_execute_command+0xb8>
    2c28:	009a      	lsls	r2, r3, #2
    2c2a:	4b24      	ldr	r3, [pc, #144]	; (2cbc <nvm_execute_command+0x110>)
    2c2c:	18d3      	adds	r3, r2, r3
    2c2e:	681b      	ldr	r3, [r3, #0]
    2c30:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2c32:	697b      	ldr	r3, [r7, #20]
    2c34:	8b1b      	ldrh	r3, [r3, #24]
    2c36:	b29b      	uxth	r3, r3
    2c38:	001a      	movs	r2, r3
    2c3a:	2380      	movs	r3, #128	; 0x80
    2c3c:	005b      	lsls	r3, r3, #1
    2c3e:	4013      	ands	r3, r2
    2c40:	d004      	beq.n	2c4c <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    2c42:	697b      	ldr	r3, [r7, #20]
    2c44:	693a      	ldr	r2, [r7, #16]
    2c46:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
    2c48:	2310      	movs	r3, #16
    2c4a:	e028      	b.n	2c9e <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2c4c:	68bb      	ldr	r3, [r7, #8]
    2c4e:	089b      	lsrs	r3, r3, #2
    2c50:	005a      	lsls	r2, r3, #1
    2c52:	697b      	ldr	r3, [r7, #20]
    2c54:	61da      	str	r2, [r3, #28]
			break;
    2c56:	e00b      	b.n	2c70 <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2c58:	68bb      	ldr	r3, [r7, #8]
    2c5a:	089b      	lsrs	r3, r3, #2
    2c5c:	005a      	lsls	r2, r3, #1
    2c5e:	697b      	ldr	r3, [r7, #20]
    2c60:	61da      	str	r2, [r3, #28]
			break;
    2c62:	e005      	b.n	2c70 <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    2c64:	697b      	ldr	r3, [r7, #20]
    2c66:	693a      	ldr	r2, [r7, #16]
    2c68:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    2c6a:	2317      	movs	r3, #23
    2c6c:	e017      	b.n	2c9e <nvm_execute_command+0xf2>
			break;
    2c6e:	46c0      	nop			; (mov r8, r8)
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    2c70:	230f      	movs	r3, #15
    2c72:	18fb      	adds	r3, r7, r3
    2c74:	781b      	ldrb	r3, [r3, #0]
    2c76:	b29b      	uxth	r3, r3
    2c78:	4a11      	ldr	r2, [pc, #68]	; (2cc0 <nvm_execute_command+0x114>)
    2c7a:	4313      	orrs	r3, r2
    2c7c:	b29a      	uxth	r2, r3
    2c7e:	697b      	ldr	r3, [r7, #20]
    2c80:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    2c82:	46c0      	nop			; (mov r8, r8)
    2c84:	4b0c      	ldr	r3, [pc, #48]	; (2cb8 <nvm_execute_command+0x10c>)
    2c86:	4798      	blx	r3
    2c88:	0003      	movs	r3, r0
    2c8a:	001a      	movs	r2, r3
    2c8c:	2301      	movs	r3, #1
    2c8e:	4053      	eors	r3, r2
    2c90:	b2db      	uxtb	r3, r3
    2c92:	2b00      	cmp	r3, #0
    2c94:	d1f6      	bne.n	2c84 <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    2c96:	697b      	ldr	r3, [r7, #20]
    2c98:	693a      	ldr	r2, [r7, #16]
    2c9a:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    2c9c:	2300      	movs	r3, #0
}
    2c9e:	0018      	movs	r0, r3
    2ca0:	46bd      	mov	sp, r7
    2ca2:	b006      	add	sp, #24
    2ca4:	bd80      	pop	{r7, pc}
    2ca6:	46c0      	nop			; (mov r8, r8)
    2ca8:	20000204 	.word	0x20000204
    2cac:	00803fff 	.word	0x00803fff
    2cb0:	00806000 	.word	0x00806000
    2cb4:	41004000 	.word	0x41004000
    2cb8:	00002a51 	.word	0x00002a51
    2cbc:	0001cc7c 	.word	0x0001cc7c
    2cc0:	ffffa500 	.word	0xffffa500

00002cc4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    2cc4:	b580      	push	{r7, lr}
    2cc6:	b088      	sub	sp, #32
    2cc8:	af00      	add	r7, sp, #0
    2cca:	60f8      	str	r0, [r7, #12]
    2ccc:	60b9      	str	r1, [r7, #8]
    2cce:	1dbb      	adds	r3, r7, #6
    2cd0:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2cd2:	4b4a      	ldr	r3, [pc, #296]	; (2dfc <nvm_write_buffer+0x138>)
    2cd4:	881b      	ldrh	r3, [r3, #0]
    2cd6:	001a      	movs	r2, r3
    2cd8:	4b48      	ldr	r3, [pc, #288]	; (2dfc <nvm_write_buffer+0x138>)
    2cda:	885b      	ldrh	r3, [r3, #2]
    2cdc:	435a      	muls	r2, r3
	if (destination_address >
    2cde:	68fb      	ldr	r3, [r7, #12]
    2ce0:	429a      	cmp	r2, r3
    2ce2:	d201      	bcs.n	2ce8 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    2ce4:	2318      	movs	r3, #24
    2ce6:	e084      	b.n	2df2 <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    2ce8:	4b44      	ldr	r3, [pc, #272]	; (2dfc <nvm_write_buffer+0x138>)
    2cea:	881b      	ldrh	r3, [r3, #0]
    2cec:	3b01      	subs	r3, #1
    2cee:	001a      	movs	r2, r3
    2cf0:	68fb      	ldr	r3, [r7, #12]
    2cf2:	4013      	ands	r3, r2
    2cf4:	d001      	beq.n	2cfa <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    2cf6:	2318      	movs	r3, #24
    2cf8:	e07b      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2cfa:	4b40      	ldr	r3, [pc, #256]	; (2dfc <nvm_write_buffer+0x138>)
    2cfc:	881b      	ldrh	r3, [r3, #0]
    2cfe:	1dba      	adds	r2, r7, #6
    2d00:	8812      	ldrh	r2, [r2, #0]
    2d02:	429a      	cmp	r2, r3
    2d04:	d901      	bls.n	2d0a <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    2d06:	2317      	movs	r3, #23
    2d08:	e073      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2d0a:	4b3d      	ldr	r3, [pc, #244]	; (2e00 <nvm_write_buffer+0x13c>)
    2d0c:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2d0e:	4b3d      	ldr	r3, [pc, #244]	; (2e04 <nvm_write_buffer+0x140>)
    2d10:	4798      	blx	r3
    2d12:	0003      	movs	r3, r0
    2d14:	001a      	movs	r2, r3
    2d16:	2301      	movs	r3, #1
    2d18:	4053      	eors	r3, r2
    2d1a:	b2db      	uxtb	r3, r3
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d001      	beq.n	2d24 <nvm_write_buffer+0x60>
		return STATUS_BUSY;
    2d20:	2305      	movs	r3, #5
    2d22:	e066      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    2d24:	697b      	ldr	r3, [r7, #20]
    2d26:	4a38      	ldr	r2, [pc, #224]	; (2e08 <nvm_write_buffer+0x144>)
    2d28:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	4b35      	ldr	r3, [pc, #212]	; (2e04 <nvm_write_buffer+0x140>)
    2d2e:	4798      	blx	r3
    2d30:	0003      	movs	r3, r0
    2d32:	001a      	movs	r2, r3
    2d34:	2301      	movs	r3, #1
    2d36:	4053      	eors	r3, r2
    2d38:	b2db      	uxtb	r3, r3
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d1f6      	bne.n	2d2c <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2d3e:	697b      	ldr	r3, [r7, #20]
    2d40:	2220      	movs	r2, #32
    2d42:	32ff      	adds	r2, #255	; 0xff
    2d44:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    2d46:	68fb      	ldr	r3, [r7, #12]
    2d48:	085b      	lsrs	r3, r3, #1
    2d4a:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2d4c:	231a      	movs	r3, #26
    2d4e:	18fb      	adds	r3, r7, r3
    2d50:	2200      	movs	r2, #0
    2d52:	801a      	strh	r2, [r3, #0]
    2d54:	e032      	b.n	2dbc <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    2d56:	231a      	movs	r3, #26
    2d58:	18fb      	adds	r3, r7, r3
    2d5a:	881b      	ldrh	r3, [r3, #0]
    2d5c:	68ba      	ldr	r2, [r7, #8]
    2d5e:	18d3      	adds	r3, r2, r3
    2d60:	781a      	ldrb	r2, [r3, #0]
    2d62:	2318      	movs	r3, #24
    2d64:	18fb      	adds	r3, r7, r3
    2d66:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2d68:	231a      	movs	r3, #26
    2d6a:	18fb      	adds	r3, r7, r3
    2d6c:	881a      	ldrh	r2, [r3, #0]
    2d6e:	1dbb      	adds	r3, r7, #6
    2d70:	881b      	ldrh	r3, [r3, #0]
    2d72:	3b01      	subs	r3, #1
    2d74:	429a      	cmp	r2, r3
    2d76:	da11      	bge.n	2d9c <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
    2d78:	231a      	movs	r3, #26
    2d7a:	18fb      	adds	r3, r7, r3
    2d7c:	881b      	ldrh	r3, [r3, #0]
    2d7e:	3301      	adds	r3, #1
    2d80:	68ba      	ldr	r2, [r7, #8]
    2d82:	18d3      	adds	r3, r2, r3
    2d84:	781b      	ldrb	r3, [r3, #0]
    2d86:	021b      	lsls	r3, r3, #8
    2d88:	b21a      	sxth	r2, r3
    2d8a:	2318      	movs	r3, #24
    2d8c:	18fb      	adds	r3, r7, r3
    2d8e:	2100      	movs	r1, #0
    2d90:	5e5b      	ldrsh	r3, [r3, r1]
    2d92:	4313      	orrs	r3, r2
    2d94:	b21a      	sxth	r2, r3
    2d96:	2318      	movs	r3, #24
    2d98:	18fb      	adds	r3, r7, r3
    2d9a:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    2d9c:	69fb      	ldr	r3, [r7, #28]
    2d9e:	1c5a      	adds	r2, r3, #1
    2da0:	61fa      	str	r2, [r7, #28]
    2da2:	005b      	lsls	r3, r3, #1
    2da4:	001a      	movs	r2, r3
    2da6:	2318      	movs	r3, #24
    2da8:	18fb      	adds	r3, r7, r3
    2daa:	881b      	ldrh	r3, [r3, #0]
    2dac:	8013      	strh	r3, [r2, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    2dae:	231a      	movs	r3, #26
    2db0:	18fb      	adds	r3, r7, r3
    2db2:	221a      	movs	r2, #26
    2db4:	18ba      	adds	r2, r7, r2
    2db6:	8812      	ldrh	r2, [r2, #0]
    2db8:	3202      	adds	r2, #2
    2dba:	801a      	strh	r2, [r3, #0]
    2dbc:	231a      	movs	r3, #26
    2dbe:	18fa      	adds	r2, r7, r3
    2dc0:	1dbb      	adds	r3, r7, #6
    2dc2:	8812      	ldrh	r2, [r2, #0]
    2dc4:	881b      	ldrh	r3, [r3, #0]
    2dc6:	429a      	cmp	r2, r3
    2dc8:	d3c5      	bcc.n	2d56 <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2dca:	4b0c      	ldr	r3, [pc, #48]	; (2dfc <nvm_write_buffer+0x138>)
    2dcc:	791b      	ldrb	r3, [r3, #4]
    2dce:	2201      	movs	r2, #1
    2dd0:	4053      	eors	r3, r2
    2dd2:	b2db      	uxtb	r3, r3
    2dd4:	2b00      	cmp	r3, #0
    2dd6:	d00b      	beq.n	2df0 <nvm_write_buffer+0x12c>
    2dd8:	1dbb      	adds	r3, r7, #6
    2dda:	881b      	ldrh	r3, [r3, #0]
    2ddc:	2b3f      	cmp	r3, #63	; 0x3f
    2dde:	d807      	bhi.n	2df0 <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    2de0:	68fb      	ldr	r3, [r7, #12]
    2de2:	2200      	movs	r2, #0
    2de4:	0019      	movs	r1, r3
    2de6:	2004      	movs	r0, #4
    2de8:	4b08      	ldr	r3, [pc, #32]	; (2e0c <nvm_write_buffer+0x148>)
    2dea:	4798      	blx	r3
    2dec:	0003      	movs	r3, r0
    2dee:	e000      	b.n	2df2 <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    2df0:	2300      	movs	r3, #0
}
    2df2:	0018      	movs	r0, r3
    2df4:	46bd      	mov	sp, r7
    2df6:	b008      	add	sp, #32
    2df8:	bd80      	pop	{r7, pc}
    2dfa:	46c0      	nop			; (mov r8, r8)
    2dfc:	20000204 	.word	0x20000204
    2e00:	41004000 	.word	0x41004000
    2e04:	00002a51 	.word	0x00002a51
    2e08:	ffffa544 	.word	0xffffa544
    2e0c:	00002bad 	.word	0x00002bad

00002e10 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2e10:	b580      	push	{r7, lr}
    2e12:	b088      	sub	sp, #32
    2e14:	af00      	add	r7, sp, #0
    2e16:	60f8      	str	r0, [r7, #12]
    2e18:	60b9      	str	r1, [r7, #8]
    2e1a:	1dbb      	adds	r3, r7, #6
    2e1c:	801a      	strh	r2, [r3, #0]
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2e1e:	4b38      	ldr	r3, [pc, #224]	; (2f00 <nvm_read_buffer+0xf0>)
    2e20:	881b      	ldrh	r3, [r3, #0]
    2e22:	001a      	movs	r2, r3
    2e24:	4b36      	ldr	r3, [pc, #216]	; (2f00 <nvm_read_buffer+0xf0>)
    2e26:	885b      	ldrh	r3, [r3, #2]
    2e28:	435a      	muls	r2, r3
	if (source_address >
    2e2a:	68fb      	ldr	r3, [r7, #12]
    2e2c:	429a      	cmp	r2, r3
    2e2e:	d201      	bcs.n	2e34 <nvm_read_buffer+0x24>
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    2e30:	2318      	movs	r3, #24
    2e32:	e060      	b.n	2ef6 <nvm_read_buffer+0xe6>
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    2e34:	4b32      	ldr	r3, [pc, #200]	; (2f00 <nvm_read_buffer+0xf0>)
    2e36:	881b      	ldrh	r3, [r3, #0]
    2e38:	3b01      	subs	r3, #1
    2e3a:	001a      	movs	r2, r3
    2e3c:	68fb      	ldr	r3, [r7, #12]
    2e3e:	4013      	ands	r3, r2
    2e40:	d001      	beq.n	2e46 <nvm_read_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    2e42:	2318      	movs	r3, #24
    2e44:	e057      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2e46:	4b2e      	ldr	r3, [pc, #184]	; (2f00 <nvm_read_buffer+0xf0>)
    2e48:	881b      	ldrh	r3, [r3, #0]
    2e4a:	1dba      	adds	r2, r7, #6
    2e4c:	8812      	ldrh	r2, [r2, #0]
    2e4e:	429a      	cmp	r2, r3
    2e50:	d901      	bls.n	2e56 <nvm_read_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    2e52:	2317      	movs	r3, #23
    2e54:	e04f      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2e56:	4b2b      	ldr	r3, [pc, #172]	; (2f04 <nvm_read_buffer+0xf4>)
    2e58:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2e5a:	4b2b      	ldr	r3, [pc, #172]	; (2f08 <nvm_read_buffer+0xf8>)
    2e5c:	4798      	blx	r3
    2e5e:	0003      	movs	r3, r0
    2e60:	001a      	movs	r2, r3
    2e62:	2301      	movs	r3, #1
    2e64:	4053      	eors	r3, r2
    2e66:	b2db      	uxtb	r3, r3
    2e68:	2b00      	cmp	r3, #0
    2e6a:	d001      	beq.n	2e70 <nvm_read_buffer+0x60>
		return STATUS_BUSY;
    2e6c:	2305      	movs	r3, #5
    2e6e:	e042      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2e70:	697b      	ldr	r3, [r7, #20]
    2e72:	2220      	movs	r2, #32
    2e74:	32ff      	adds	r2, #255	; 0xff
    2e76:	831a      	strh	r2, [r3, #24]

	uint32_t page_address = source_address / 2;
    2e78:	68fb      	ldr	r3, [r7, #12]
    2e7a:	085b      	lsrs	r3, r3, #1
    2e7c:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2e7e:	231a      	movs	r3, #26
    2e80:	18fb      	adds	r3, r7, r3
    2e82:	2200      	movs	r2, #0
    2e84:	801a      	strh	r2, [r3, #0]
    2e86:	e02e      	b.n	2ee6 <nvm_read_buffer+0xd6>
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    2e88:	69fb      	ldr	r3, [r7, #28]
    2e8a:	1c5a      	adds	r2, r3, #1
    2e8c:	61fa      	str	r2, [r7, #28]
    2e8e:	005b      	lsls	r3, r3, #1
    2e90:	001a      	movs	r2, r3
    2e92:	2312      	movs	r3, #18
    2e94:	18fb      	adds	r3, r7, r3
    2e96:	8812      	ldrh	r2, [r2, #0]
    2e98:	801a      	strh	r2, [r3, #0]

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    2e9a:	231a      	movs	r3, #26
    2e9c:	18fb      	adds	r3, r7, r3
    2e9e:	881b      	ldrh	r3, [r3, #0]
    2ea0:	68ba      	ldr	r2, [r7, #8]
    2ea2:	18d3      	adds	r3, r2, r3
    2ea4:	2212      	movs	r2, #18
    2ea6:	18ba      	adds	r2, r7, r2
    2ea8:	8812      	ldrh	r2, [r2, #0]
    2eaa:	b2d2      	uxtb	r2, r2
    2eac:	701a      	strb	r2, [r3, #0]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2eae:	231a      	movs	r3, #26
    2eb0:	18fb      	adds	r3, r7, r3
    2eb2:	881a      	ldrh	r2, [r3, #0]
    2eb4:	1dbb      	adds	r3, r7, #6
    2eb6:	881b      	ldrh	r3, [r3, #0]
    2eb8:	3b01      	subs	r3, #1
    2eba:	429a      	cmp	r2, r3
    2ebc:	da0c      	bge.n	2ed8 <nvm_read_buffer+0xc8>
			buffer[i + 1] = (data >> 8);
    2ebe:	231a      	movs	r3, #26
    2ec0:	18fb      	adds	r3, r7, r3
    2ec2:	881b      	ldrh	r3, [r3, #0]
    2ec4:	3301      	adds	r3, #1
    2ec6:	68ba      	ldr	r2, [r7, #8]
    2ec8:	18d3      	adds	r3, r2, r3
    2eca:	2212      	movs	r2, #18
    2ecc:	18ba      	adds	r2, r7, r2
    2ece:	8812      	ldrh	r2, [r2, #0]
    2ed0:	0a12      	lsrs	r2, r2, #8
    2ed2:	b292      	uxth	r2, r2
    2ed4:	b2d2      	uxtb	r2, r2
    2ed6:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    2ed8:	231a      	movs	r3, #26
    2eda:	18fb      	adds	r3, r7, r3
    2edc:	221a      	movs	r2, #26
    2ede:	18ba      	adds	r2, r7, r2
    2ee0:	8812      	ldrh	r2, [r2, #0]
    2ee2:	3202      	adds	r2, #2
    2ee4:	801a      	strh	r2, [r3, #0]
    2ee6:	231a      	movs	r3, #26
    2ee8:	18fa      	adds	r2, r7, r3
    2eea:	1dbb      	adds	r3, r7, #6
    2eec:	8812      	ldrh	r2, [r2, #0]
    2eee:	881b      	ldrh	r3, [r3, #0]
    2ef0:	429a      	cmp	r2, r3
    2ef2:	d3c9      	bcc.n	2e88 <nvm_read_buffer+0x78>
		}
	}

	return STATUS_OK;
    2ef4:	2300      	movs	r3, #0
}
    2ef6:	0018      	movs	r0, r3
    2ef8:	46bd      	mov	sp, r7
    2efa:	b008      	add	sp, #32
    2efc:	bd80      	pop	{r7, pc}
    2efe:	46c0      	nop			; (mov r8, r8)
    2f00:	20000204 	.word	0x20000204
    2f04:	41004000 	.word	0x41004000
    2f08:	00002a51 	.word	0x00002a51

00002f0c <nvm_erase_row>:
 *                                 acceptable range of the NVM memory region or
 *                                 not aligned to the start of a row
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    2f0c:	b580      	push	{r7, lr}
    2f0e:	b084      	sub	sp, #16
    2f10:	af00      	add	r7, sp, #0
    2f12:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2f14:	4b1e      	ldr	r3, [pc, #120]	; (2f90 <nvm_erase_row+0x84>)
    2f16:	881b      	ldrh	r3, [r3, #0]
    2f18:	001a      	movs	r2, r3
    2f1a:	4b1d      	ldr	r3, [pc, #116]	; (2f90 <nvm_erase_row+0x84>)
    2f1c:	885b      	ldrh	r3, [r3, #2]
    2f1e:	435a      	muls	r2, r3
	if (row_address >
    2f20:	687b      	ldr	r3, [r7, #4]
    2f22:	429a      	cmp	r2, r3
    2f24:	d201      	bcs.n	2f2a <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    2f26:	2318      	movs	r3, #24
    2f28:	e02d      	b.n	2f86 <nvm_erase_row+0x7a>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2f2a:	4b19      	ldr	r3, [pc, #100]	; (2f90 <nvm_erase_row+0x84>)
    2f2c:	881b      	ldrh	r3, [r3, #0]
    2f2e:	009b      	lsls	r3, r3, #2
    2f30:	3b01      	subs	r3, #1
    2f32:	001a      	movs	r2, r3
    2f34:	687b      	ldr	r3, [r7, #4]
    2f36:	4013      	ands	r3, r2
    2f38:	d001      	beq.n	2f3e <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
    2f3a:	2318      	movs	r3, #24
    2f3c:	e023      	b.n	2f86 <nvm_erase_row+0x7a>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2f3e:	4b15      	ldr	r3, [pc, #84]	; (2f94 <nvm_erase_row+0x88>)
    2f40:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2f42:	4b15      	ldr	r3, [pc, #84]	; (2f98 <nvm_erase_row+0x8c>)
    2f44:	4798      	blx	r3
    2f46:	0003      	movs	r3, r0
    2f48:	001a      	movs	r2, r3
    2f4a:	2301      	movs	r3, #1
    2f4c:	4053      	eors	r3, r2
    2f4e:	b2db      	uxtb	r3, r3
    2f50:	2b00      	cmp	r3, #0
    2f52:	d001      	beq.n	2f58 <nvm_erase_row+0x4c>
		return STATUS_BUSY;
    2f54:	2305      	movs	r3, #5
    2f56:	e016      	b.n	2f86 <nvm_erase_row+0x7a>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2f58:	68fb      	ldr	r3, [r7, #12]
    2f5a:	2220      	movs	r2, #32
    2f5c:	32ff      	adds	r2, #255	; 0xff
    2f5e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2f60:	687b      	ldr	r3, [r7, #4]
    2f62:	089b      	lsrs	r3, r3, #2
    2f64:	005a      	lsls	r2, r3, #1
    2f66:	68fb      	ldr	r3, [r7, #12]
    2f68:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    2f6a:	68fb      	ldr	r3, [r7, #12]
    2f6c:	4a0b      	ldr	r2, [pc, #44]	; (2f9c <nvm_erase_row+0x90>)
    2f6e:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
    2f70:	46c0      	nop			; (mov r8, r8)
    2f72:	4b09      	ldr	r3, [pc, #36]	; (2f98 <nvm_erase_row+0x8c>)
    2f74:	4798      	blx	r3
    2f76:	0003      	movs	r3, r0
    2f78:	001a      	movs	r2, r3
    2f7a:	2301      	movs	r3, #1
    2f7c:	4053      	eors	r3, r2
    2f7e:	b2db      	uxtb	r3, r3
    2f80:	2b00      	cmp	r3, #0
    2f82:	d1f6      	bne.n	2f72 <nvm_erase_row+0x66>
	}

	return STATUS_OK;
    2f84:	2300      	movs	r3, #0
}
    2f86:	0018      	movs	r0, r3
    2f88:	46bd      	mov	sp, r7
    2f8a:	b004      	add	sp, #16
    2f8c:	bd80      	pop	{r7, pc}
    2f8e:	46c0      	nop			; (mov r8, r8)
    2f90:	20000204 	.word	0x20000204
    2f94:	41004000 	.word	0x41004000
    2f98:	00002a51 	.word	0x00002a51
    2f9c:	ffffa502 	.word	0xffffa502

00002fa0 <nvm_get_parameters>:
 * \param[out] parameters    Parameter structure, which holds page size and
 *                           number of pages in the NVM memory
 */
void nvm_get_parameters(
		struct nvm_parameters *const parameters)
{
    2fa0:	b580      	push	{r7, lr}
    2fa2:	b086      	sub	sp, #24
    2fa4:	af00      	add	r7, sp, #0
    2fa6:	6078      	str	r0, [r7, #4]
	/* Sanity check parameters */
	Assert(parameters);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2fa8:	4b2a      	ldr	r3, [pc, #168]	; (3054 <nvm_get_parameters+0xb4>)
    2faa:	617b      	str	r3, [r7, #20]

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2fac:	697b      	ldr	r3, [r7, #20]
    2fae:	2220      	movs	r2, #32
    2fb0:	32ff      	adds	r2, #255	; 0xff
    2fb2:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    2fb4:	697b      	ldr	r3, [r7, #20]
    2fb6:	689b      	ldr	r3, [r3, #8]
    2fb8:	613b      	str	r3, [r7, #16]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    2fba:	693b      	ldr	r3, [r7, #16]
    2fbc:	0c1b      	lsrs	r3, r3, #16
    2fbe:	2207      	movs	r2, #7
    2fc0:	4013      	ands	r3, r2
    2fc2:	2208      	movs	r2, #8
    2fc4:	409a      	lsls	r2, r3
    2fc6:	0013      	movs	r3, r2
	parameters->page_size =
    2fc8:	b2da      	uxtb	r2, r3
    2fca:	687b      	ldr	r3, [r7, #4]
    2fcc:	701a      	strb	r2, [r3, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    2fce:	693b      	ldr	r3, [r7, #16]
    2fd0:	b29a      	uxth	r2, r3
    2fd2:	687b      	ldr	r3, [r7, #4]
    2fd4:	805a      	strh	r2, [r3, #2]
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    2fd6:	4b20      	ldr	r3, [pc, #128]	; (3058 <nvm_get_parameters+0xb8>)
    2fd8:	881b      	ldrh	r3, [r3, #0]
    2fda:	b29b      	uxth	r3, r3
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    2fdc:	091b      	lsrs	r3, r3, #4
    2fde:	b29a      	uxth	r2, r3
	uint16_t eeprom_fuse_value =
    2fe0:	230e      	movs	r3, #14
    2fe2:	18fb      	adds	r3, r7, r3
    2fe4:	2107      	movs	r1, #7
    2fe6:	400a      	ands	r2, r1
    2fe8:	801a      	strh	r2, [r3, #0]

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    2fea:	230e      	movs	r3, #14
    2fec:	18fb      	adds	r3, r7, r3
    2fee:	881b      	ldrh	r3, [r3, #0]
    2ff0:	2b07      	cmp	r3, #7
    2ff2:	d103      	bne.n	2ffc <nvm_get_parameters+0x5c>
		parameters->eeprom_number_of_pages = 0;
    2ff4:	687b      	ldr	r3, [r7, #4]
    2ff6:	2200      	movs	r2, #0
    2ff8:	605a      	str	r2, [r3, #4]
    2ffa:	e00a      	b.n	3012 <nvm_get_parameters+0x72>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    2ffc:	230e      	movs	r3, #14
    2ffe:	18fb      	adds	r3, r7, r3
    3000:	881b      	ldrh	r3, [r3, #0]
    3002:	2206      	movs	r2, #6
    3004:	1ad3      	subs	r3, r2, r3
    3006:	2204      	movs	r2, #4
    3008:	409a      	lsls	r2, r3
    300a:	0013      	movs	r3, r2
    300c:	001a      	movs	r2, r3
		parameters->eeprom_number_of_pages =
    300e:	687b      	ldr	r3, [r7, #4]
    3010:	605a      	str	r2, [r3, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    3012:	4b11      	ldr	r3, [pc, #68]	; (3058 <nvm_get_parameters+0xb8>)
    3014:	881b      	ldrh	r3, [r3, #0]
    3016:	b29a      	uxth	r2, r3
	uint16_t boot_fuse_value =
    3018:	230c      	movs	r3, #12
    301a:	18fb      	adds	r3, r7, r3
    301c:	2107      	movs	r1, #7
    301e:	400a      	ands	r2, r1
    3020:	801a      	strh	r2, [r3, #0]
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    3022:	230c      	movs	r3, #12
    3024:	18fb      	adds	r3, r7, r3
    3026:	881b      	ldrh	r3, [r3, #0]
    3028:	2b07      	cmp	r3, #7
    302a:	d103      	bne.n	3034 <nvm_get_parameters+0x94>
		parameters->bootloader_number_of_pages = 0;
    302c:	687b      	ldr	r3, [r7, #4]
    302e:	2200      	movs	r2, #0
    3030:	609a      	str	r2, [r3, #8]
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    3032:	e00a      	b.n	304a <nvm_get_parameters+0xaa>
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    3034:	230c      	movs	r3, #12
    3036:	18fb      	adds	r3, r7, r3
    3038:	881b      	ldrh	r3, [r3, #0]
    303a:	2207      	movs	r2, #7
    303c:	1ad3      	subs	r3, r2, r3
    303e:	2204      	movs	r2, #4
    3040:	409a      	lsls	r2, r3
    3042:	0013      	movs	r3, r2
    3044:	001a      	movs	r2, r3
		parameters->bootloader_number_of_pages =
    3046:	687b      	ldr	r3, [r7, #4]
    3048:	609a      	str	r2, [r3, #8]
}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	46bd      	mov	sp, r7
    304e:	b006      	add	sp, #24
    3050:	bd80      	pop	{r7, pc}
    3052:	46c0      	nop			; (mov r8, r8)
    3054:	41004000 	.word	0x41004000
    3058:	00804000 	.word	0x00804000

0000305c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    305c:	b580      	push	{r7, lr}
    305e:	af00      	add	r7, sp, #0
    3060:	2000      	movs	r0, #0
    3062:	4b02      	ldr	r3, [pc, #8]	; (306c <TCC0_Handler+0x10>)
    3064:	4798      	blx	r3
    3066:	46c0      	nop			; (mov r8, r8)
    3068:	46bd      	mov	sp, r7
    306a:	bd80      	pop	{r7, pc}
    306c:	00003099 	.word	0x00003099

00003070 <TCC1_Handler>:
    3070:	b580      	push	{r7, lr}
    3072:	af00      	add	r7, sp, #0
    3074:	2001      	movs	r0, #1
    3076:	4b02      	ldr	r3, [pc, #8]	; (3080 <TCC1_Handler+0x10>)
    3078:	4798      	blx	r3
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	46bd      	mov	sp, r7
    307e:	bd80      	pop	{r7, pc}
    3080:	00003099 	.word	0x00003099

00003084 <TCC2_Handler>:
    3084:	b580      	push	{r7, lr}
    3086:	af00      	add	r7, sp, #0
    3088:	2002      	movs	r0, #2
    308a:	4b02      	ldr	r3, [pc, #8]	; (3094 <TCC2_Handler+0x10>)
    308c:	4798      	blx	r3
    308e:	46c0      	nop			; (mov r8, r8)
    3090:	46bd      	mov	sp, r7
    3092:	bd80      	pop	{r7, pc}
    3094:	00003099 	.word	0x00003099

00003098 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    3098:	b580      	push	{r7, lr}
    309a:	b086      	sub	sp, #24
    309c:	af00      	add	r7, sp, #0
    309e:	0002      	movs	r2, r0
    30a0:	1dfb      	adds	r3, r7, #7
    30a2:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    30a4:	1dfb      	adds	r3, r7, #7
    30a6:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    30a8:	4b18      	ldr	r3, [pc, #96]	; (310c <_tcc_interrupt_handler+0x74>)
    30aa:	0092      	lsls	r2, r2, #2
    30ac:	58d3      	ldr	r3, [r2, r3]
    30ae:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30b0:	693b      	ldr	r3, [r7, #16]
    30b2:	681b      	ldr	r3, [r3, #0]
    30b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    30b6:	693b      	ldr	r3, [r7, #16]
    30b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30ba:	401a      	ands	r2, r3
			module->enable_callback_mask);
    30bc:	693b      	ldr	r3, [r7, #16]
    30be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30c0:	4013      	ands	r3, r2
    30c2:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    30c4:	2300      	movs	r3, #0
    30c6:	617b      	str	r3, [r7, #20]
    30c8:	e019      	b.n	30fe <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    30ca:	4b11      	ldr	r3, [pc, #68]	; (3110 <_tcc_interrupt_handler+0x78>)
    30cc:	697a      	ldr	r2, [r7, #20]
    30ce:	0092      	lsls	r2, r2, #2
    30d0:	58d3      	ldr	r3, [r2, r3]
    30d2:	68fa      	ldr	r2, [r7, #12]
    30d4:	4013      	ands	r3, r2
    30d6:	d00f      	beq.n	30f8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    30d8:	693a      	ldr	r2, [r7, #16]
    30da:	697b      	ldr	r3, [r7, #20]
    30dc:	009b      	lsls	r3, r3, #2
    30de:	18d3      	adds	r3, r2, r3
    30e0:	3304      	adds	r3, #4
    30e2:	681b      	ldr	r3, [r3, #0]
    30e4:	693a      	ldr	r2, [r7, #16]
    30e6:	0010      	movs	r0, r2
    30e8:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    30ea:	693b      	ldr	r3, [r7, #16]
    30ec:	681b      	ldr	r3, [r3, #0]
    30ee:	4a08      	ldr	r2, [pc, #32]	; (3110 <_tcc_interrupt_handler+0x78>)
    30f0:	6979      	ldr	r1, [r7, #20]
    30f2:	0089      	lsls	r1, r1, #2
    30f4:	588a      	ldr	r2, [r1, r2]
    30f6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    30f8:	697b      	ldr	r3, [r7, #20]
    30fa:	3301      	adds	r3, #1
    30fc:	617b      	str	r3, [r7, #20]
    30fe:	697b      	ldr	r3, [r7, #20]
    3100:	2b0b      	cmp	r3, #11
    3102:	dde2      	ble.n	30ca <_tcc_interrupt_handler+0x32>
		}
	}
}
    3104:	46c0      	nop			; (mov r8, r8)
    3106:	46bd      	mov	sp, r7
    3108:	b006      	add	sp, #24
    310a:	bd80      	pop	{r7, pc}
    310c:	20000540 	.word	0x20000540
    3110:	0001cd94 	.word	0x0001cd94

00003114 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3114:	b580      	push	{r7, lr}
    3116:	af00      	add	r7, sp, #0
    3118:	2000      	movs	r0, #0
    311a:	4b02      	ldr	r3, [pc, #8]	; (3124 <TC3_Handler+0x10>)
    311c:	4798      	blx	r3
    311e:	46c0      	nop			; (mov r8, r8)
    3120:	46bd      	mov	sp, r7
    3122:	bd80      	pop	{r7, pc}
    3124:	00003151 	.word	0x00003151

00003128 <TC4_Handler>:
    3128:	b580      	push	{r7, lr}
    312a:	af00      	add	r7, sp, #0
    312c:	2001      	movs	r0, #1
    312e:	4b02      	ldr	r3, [pc, #8]	; (3138 <TC4_Handler+0x10>)
    3130:	4798      	blx	r3
    3132:	46c0      	nop			; (mov r8, r8)
    3134:	46bd      	mov	sp, r7
    3136:	bd80      	pop	{r7, pc}
    3138:	00003151 	.word	0x00003151

0000313c <TC5_Handler>:
    313c:	b580      	push	{r7, lr}
    313e:	af00      	add	r7, sp, #0
    3140:	2002      	movs	r0, #2
    3142:	4b02      	ldr	r3, [pc, #8]	; (314c <TC5_Handler+0x10>)
    3144:	4798      	blx	r3
    3146:	46c0      	nop			; (mov r8, r8)
    3148:	46bd      	mov	sp, r7
    314a:	bd80      	pop	{r7, pc}
    314c:	00003151 	.word	0x00003151

00003150 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3150:	b580      	push	{r7, lr}
    3152:	b084      	sub	sp, #16
    3154:	af00      	add	r7, sp, #0
    3156:	0002      	movs	r2, r0
    3158:	1dfb      	adds	r3, r7, #7
    315a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    315c:	1dfb      	adds	r3, r7, #7
    315e:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
    3160:	4b28      	ldr	r3, [pc, #160]	; (3204 <_tc_interrupt_handler+0xb4>)
    3162:	0092      	lsls	r2, r2, #2
    3164:	58d3      	ldr	r3, [r2, r3]
    3166:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3168:	68fb      	ldr	r3, [r7, #12]
    316a:	681b      	ldr	r3, [r3, #0]
    316c:	7b9b      	ldrb	r3, [r3, #14]
    316e:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    3170:	68fa      	ldr	r2, [r7, #12]
    3172:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3174:	4013      	ands	r3, r2
    3176:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
    3178:	68fb      	ldr	r3, [r7, #12]
    317a:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    317c:	230b      	movs	r3, #11
    317e:	18fb      	adds	r3, r7, r3
    3180:	400a      	ands	r2, r1
    3182:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3184:	230b      	movs	r3, #11
    3186:	18fb      	adds	r3, r7, r3
    3188:	781b      	ldrb	r3, [r3, #0]
    318a:	2201      	movs	r2, #1
    318c:	4013      	ands	r3, r2
    318e:	d008      	beq.n	31a2 <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3190:	68fb      	ldr	r3, [r7, #12]
    3192:	689b      	ldr	r3, [r3, #8]
    3194:	68fa      	ldr	r2, [r7, #12]
    3196:	0010      	movs	r0, r2
    3198:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    319a:	68fb      	ldr	r3, [r7, #12]
    319c:	681b      	ldr	r3, [r3, #0]
    319e:	2201      	movs	r2, #1
    31a0:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    31a2:	230b      	movs	r3, #11
    31a4:	18fb      	adds	r3, r7, r3
    31a6:	781b      	ldrb	r3, [r3, #0]
    31a8:	2202      	movs	r2, #2
    31aa:	4013      	ands	r3, r2
    31ac:	d008      	beq.n	31c0 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    31ae:	68fb      	ldr	r3, [r7, #12]
    31b0:	68db      	ldr	r3, [r3, #12]
    31b2:	68fa      	ldr	r2, [r7, #12]
    31b4:	0010      	movs	r0, r2
    31b6:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    31b8:	68fb      	ldr	r3, [r7, #12]
    31ba:	681b      	ldr	r3, [r3, #0]
    31bc:	2202      	movs	r2, #2
    31be:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    31c0:	230b      	movs	r3, #11
    31c2:	18fb      	adds	r3, r7, r3
    31c4:	781b      	ldrb	r3, [r3, #0]
    31c6:	2210      	movs	r2, #16
    31c8:	4013      	ands	r3, r2
    31ca:	d008      	beq.n	31de <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    31cc:	68fb      	ldr	r3, [r7, #12]
    31ce:	691b      	ldr	r3, [r3, #16]
    31d0:	68fa      	ldr	r2, [r7, #12]
    31d2:	0010      	movs	r0, r2
    31d4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	681b      	ldr	r3, [r3, #0]
    31da:	2210      	movs	r2, #16
    31dc:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    31de:	230b      	movs	r3, #11
    31e0:	18fb      	adds	r3, r7, r3
    31e2:	781b      	ldrb	r3, [r3, #0]
    31e4:	2220      	movs	r2, #32
    31e6:	4013      	ands	r3, r2
    31e8:	d008      	beq.n	31fc <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    31ea:	68fb      	ldr	r3, [r7, #12]
    31ec:	695b      	ldr	r3, [r3, #20]
    31ee:	68fa      	ldr	r2, [r7, #12]
    31f0:	0010      	movs	r0, r2
    31f2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    31f4:	68fb      	ldr	r3, [r7, #12]
    31f6:	681b      	ldr	r3, [r3, #0]
    31f8:	2220      	movs	r2, #32
    31fa:	739a      	strb	r2, [r3, #14]
	}
}
    31fc:	46c0      	nop			; (mov r8, r8)
    31fe:	46bd      	mov	sp, r7
    3200:	b004      	add	sp, #16
    3202:	bd80      	pop	{r7, pc}
    3204:	2000054c 	.word	0x2000054c

00003208 <system_gclk_chan_get_config_defaults>:
{
    3208:	b580      	push	{r7, lr}
    320a:	b082      	sub	sp, #8
    320c:	af00      	add	r7, sp, #0
    320e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    3210:	687b      	ldr	r3, [r7, #4]
    3212:	2200      	movs	r2, #0
    3214:	701a      	strb	r2, [r3, #0]
}
    3216:	46c0      	nop			; (mov r8, r8)
    3218:	46bd      	mov	sp, r7
    321a:	b002      	add	sp, #8
    321c:	bd80      	pop	{r7, pc}
	...

00003220 <system_apb_clock_set_mask>:
{
    3220:	b580      	push	{r7, lr}
    3222:	b082      	sub	sp, #8
    3224:	af00      	add	r7, sp, #0
    3226:	0002      	movs	r2, r0
    3228:	6039      	str	r1, [r7, #0]
    322a:	1dfb      	adds	r3, r7, #7
    322c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    322e:	1dfb      	adds	r3, r7, #7
    3230:	781b      	ldrb	r3, [r3, #0]
    3232:	2b01      	cmp	r3, #1
    3234:	d00a      	beq.n	324c <system_apb_clock_set_mask+0x2c>
    3236:	2b02      	cmp	r3, #2
    3238:	d00f      	beq.n	325a <system_apb_clock_set_mask+0x3a>
    323a:	2b00      	cmp	r3, #0
    323c:	d114      	bne.n	3268 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    323e:	4b0e      	ldr	r3, [pc, #56]	; (3278 <system_apb_clock_set_mask+0x58>)
    3240:	4a0d      	ldr	r2, [pc, #52]	; (3278 <system_apb_clock_set_mask+0x58>)
    3242:	6991      	ldr	r1, [r2, #24]
    3244:	683a      	ldr	r2, [r7, #0]
    3246:	430a      	orrs	r2, r1
    3248:	619a      	str	r2, [r3, #24]
			break;
    324a:	e00f      	b.n	326c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    324c:	4b0a      	ldr	r3, [pc, #40]	; (3278 <system_apb_clock_set_mask+0x58>)
    324e:	4a0a      	ldr	r2, [pc, #40]	; (3278 <system_apb_clock_set_mask+0x58>)
    3250:	69d1      	ldr	r1, [r2, #28]
    3252:	683a      	ldr	r2, [r7, #0]
    3254:	430a      	orrs	r2, r1
    3256:	61da      	str	r2, [r3, #28]
			break;
    3258:	e008      	b.n	326c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    325a:	4b07      	ldr	r3, [pc, #28]	; (3278 <system_apb_clock_set_mask+0x58>)
    325c:	4a06      	ldr	r2, [pc, #24]	; (3278 <system_apb_clock_set_mask+0x58>)
    325e:	6a11      	ldr	r1, [r2, #32]
    3260:	683a      	ldr	r2, [r7, #0]
    3262:	430a      	orrs	r2, r1
    3264:	621a      	str	r2, [r3, #32]
			break;
    3266:	e001      	b.n	326c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    3268:	2317      	movs	r3, #23
    326a:	e000      	b.n	326e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    326c:	2300      	movs	r3, #0
}
    326e:	0018      	movs	r0, r3
    3270:	46bd      	mov	sp, r7
    3272:	b002      	add	sp, #8
    3274:	bd80      	pop	{r7, pc}
    3276:	46c0      	nop			; (mov r8, r8)
    3278:	40000400 	.word	0x40000400

0000327c <system_pinmux_get_config_defaults>:
{
    327c:	b580      	push	{r7, lr}
    327e:	b082      	sub	sp, #8
    3280:	af00      	add	r7, sp, #0
    3282:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	2280      	movs	r2, #128	; 0x80
    3288:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    328a:	687b      	ldr	r3, [r7, #4]
    328c:	2200      	movs	r2, #0
    328e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	2201      	movs	r2, #1
    3294:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	2200      	movs	r2, #0
    329a:	70da      	strb	r2, [r3, #3]
}
    329c:	46c0      	nop			; (mov r8, r8)
    329e:	46bd      	mov	sp, r7
    32a0:	b002      	add	sp, #8
    32a2:	bd80      	pop	{r7, pc}

000032a4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    32a4:	b580      	push	{r7, lr}
    32a6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    32a8:	4b05      	ldr	r3, [pc, #20]	; (32c0 <system_is_debugger_present+0x1c>)
    32aa:	789b      	ldrb	r3, [r3, #2]
    32ac:	b2db      	uxtb	r3, r3
    32ae:	001a      	movs	r2, r3
    32b0:	2302      	movs	r3, #2
    32b2:	4013      	ands	r3, r2
    32b4:	1e5a      	subs	r2, r3, #1
    32b6:	4193      	sbcs	r3, r2
    32b8:	b2db      	uxtb	r3, r3
}
    32ba:	0018      	movs	r0, r3
    32bc:	46bd      	mov	sp, r7
    32be:	bd80      	pop	{r7, pc}
    32c0:	41002000 	.word	0x41002000

000032c4 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    32c4:	b580      	push	{r7, lr}
    32c6:	b084      	sub	sp, #16
    32c8:	af00      	add	r7, sp, #0
    32ca:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    32cc:	687b      	ldr	r3, [r7, #4]
    32ce:	681b      	ldr	r3, [r3, #0]
    32d0:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    32d2:	68fb      	ldr	r3, [r7, #12]
    32d4:	69db      	ldr	r3, [r3, #28]
    32d6:	2207      	movs	r2, #7
    32d8:	4013      	ands	r3, r2
    32da:	1e5a      	subs	r2, r3, #1
    32dc:	4193      	sbcs	r3, r2
    32de:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    32e0:	0018      	movs	r0, r3
    32e2:	46bd      	mov	sp, r7
    32e4:	b004      	add	sp, #16
    32e6:	bd80      	pop	{r7, pc}

000032e8 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    32e8:	b580      	push	{r7, lr}
    32ea:	b082      	sub	sp, #8
    32ec:	af00      	add	r7, sp, #0
    32ee:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    32f0:	46c0      	nop			; (mov r8, r8)
    32f2:	687b      	ldr	r3, [r7, #4]
    32f4:	0018      	movs	r0, r3
    32f6:	4b04      	ldr	r3, [pc, #16]	; (3308 <_i2c_master_wait_for_sync+0x20>)
    32f8:	4798      	blx	r3
    32fa:	1e03      	subs	r3, r0, #0
    32fc:	d1f9      	bne.n	32f2 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    32fe:	46c0      	nop			; (mov r8, r8)
    3300:	46bd      	mov	sp, r7
    3302:	b002      	add	sp, #8
    3304:	bd80      	pop	{r7, pc}
    3306:	46c0      	nop			; (mov r8, r8)
    3308:	000032c5 	.word	0x000032c5

0000330c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    330c:	b5f0      	push	{r4, r5, r6, r7, lr}
    330e:	b095      	sub	sp, #84	; 0x54
    3310:	af00      	add	r7, sp, #0
    3312:	60f8      	str	r0, [r7, #12]
    3314:	60b9      	str	r1, [r7, #8]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    3316:	2300      	movs	r3, #0
    3318:	637b      	str	r3, [r7, #52]	; 0x34
	int32_t tmp_baud_hs = 0;
    331a:	2300      	movs	r3, #0
    331c:	64bb      	str	r3, [r7, #72]	; 0x48
	int32_t tmp_baudlow_hs = 0;
    331e:	2300      	movs	r3, #0
    3320:	647b      	str	r3, [r7, #68]	; 0x44
	enum status_code tmp_status_code = STATUS_OK;
    3322:	233b      	movs	r3, #59	; 0x3b
    3324:	2208      	movs	r2, #8
    3326:	4694      	mov	ip, r2
    3328:	44bc      	add	ip, r7
    332a:	4463      	add	r3, ip
    332c:	2200      	movs	r2, #0
    332e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3330:	68fb      	ldr	r3, [r7, #12]
    3332:	681b      	ldr	r3, [r3, #0]
    3334:	633b      	str	r3, [r7, #48]	; 0x30
	Sercom *const sercom_hw = module->hw;
    3336:	68fb      	ldr	r3, [r7, #12]
    3338:	681b      	ldr	r3, [r3, #0]
    333a:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    333c:	2323      	movs	r3, #35	; 0x23
    333e:	2208      	movs	r2, #8
    3340:	18ba      	adds	r2, r7, r2
    3342:	18d4      	adds	r4, r2, r3
    3344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3346:	0018      	movs	r0, r3
    3348:	4bdb      	ldr	r3, [pc, #876]	; (36b8 <_i2c_master_set_config+0x3ac>)
    334a:	4798      	blx	r3
    334c:	0003      	movs	r3, r0
    334e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    3350:	230c      	movs	r3, #12
    3352:	2208      	movs	r2, #8
    3354:	4694      	mov	ip, r2
    3356:	44bc      	add	ip, r7
    3358:	4463      	add	r3, ip
    335a:	0018      	movs	r0, r3
    335c:	4bd7      	ldr	r3, [pc, #860]	; (36bc <_i2c_master_set_config+0x3b0>)
    335e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    3360:	68bb      	ldr	r3, [r7, #8]
    3362:	69db      	ldr	r3, [r3, #28]
    3364:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t pad1 = config->pinmux_pad1;
    3366:	68bb      	ldr	r3, [r7, #8]
    3368:	6a1b      	ldr	r3, [r3, #32]
    336a:	63bb      	str	r3, [r7, #56]	; 0x38

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    336c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    336e:	2b00      	cmp	r3, #0
    3370:	d106      	bne.n	3380 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    3372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3374:	2100      	movs	r1, #0
    3376:	0018      	movs	r0, r3
    3378:	4bd1      	ldr	r3, [pc, #836]	; (36c0 <_i2c_master_set_config+0x3b4>)
    337a:	4798      	blx	r3
    337c:	0003      	movs	r3, r0
    337e:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    3380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3382:	b2da      	uxtb	r2, r3
    3384:	230c      	movs	r3, #12
    3386:	2108      	movs	r1, #8
    3388:	468c      	mov	ip, r1
    338a:	44bc      	add	ip, r7
    338c:	4463      	add	r3, ip
    338e:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    3390:	230c      	movs	r3, #12
    3392:	2208      	movs	r2, #8
    3394:	4694      	mov	ip, r2
    3396:	44bc      	add	ip, r7
    3398:	4463      	add	r3, ip
    339a:	2202      	movs	r2, #2
    339c:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    339e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    33a0:	0c1b      	lsrs	r3, r3, #16
    33a2:	b2db      	uxtb	r3, r3
    33a4:	220c      	movs	r2, #12
    33a6:	2108      	movs	r1, #8
    33a8:	468c      	mov	ip, r1
    33aa:	44bc      	add	ip, r7
    33ac:	4462      	add	r2, ip
    33ae:	0011      	movs	r1, r2
    33b0:	0018      	movs	r0, r3
    33b2:	4bc4      	ldr	r3, [pc, #784]	; (36c4 <_i2c_master_set_config+0x3b8>)
    33b4:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    33b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33b8:	2b00      	cmp	r3, #0
    33ba:	d106      	bne.n	33ca <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    33bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33be:	2101      	movs	r1, #1
    33c0:	0018      	movs	r0, r3
    33c2:	4bbf      	ldr	r3, [pc, #764]	; (36c0 <_i2c_master_set_config+0x3b4>)
    33c4:	4798      	blx	r3
    33c6:	0003      	movs	r3, r0
    33c8:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    33ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33cc:	b2da      	uxtb	r2, r3
    33ce:	230c      	movs	r3, #12
    33d0:	2108      	movs	r1, #8
    33d2:	468c      	mov	ip, r1
    33d4:	44bc      	add	ip, r7
    33d6:	4463      	add	r3, ip
    33d8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    33da:	230c      	movs	r3, #12
    33dc:	2208      	movs	r2, #8
    33de:	4694      	mov	ip, r2
    33e0:	44bc      	add	ip, r7
    33e2:	4463      	add	r3, ip
    33e4:	2202      	movs	r2, #2
    33e6:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    33e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33ea:	0c1b      	lsrs	r3, r3, #16
    33ec:	b2db      	uxtb	r3, r3
    33ee:	220c      	movs	r2, #12
    33f0:	2108      	movs	r1, #8
    33f2:	468c      	mov	ip, r1
    33f4:	44bc      	add	ip, r7
    33f6:	4462      	add	r2, ip
    33f8:	0011      	movs	r1, r2
    33fa:	0018      	movs	r0, r3
    33fc:	4bb1      	ldr	r3, [pc, #708]	; (36c4 <_i2c_master_set_config+0x3b8>)
    33fe:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    3400:	68bb      	ldr	r3, [r7, #8]
    3402:	8a9a      	ldrh	r2, [r3, #20]
    3404:	68fb      	ldr	r3, [r7, #12]
    3406:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    3408:	68bb      	ldr	r3, [r7, #8]
    340a:	8ada      	ldrh	r2, [r3, #22]
    340c:	68fb      	ldr	r3, [r7, #12]
    340e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3410:	68bb      	ldr	r3, [r7, #8]
    3412:	7e1b      	ldrb	r3, [r3, #24]
    3414:	2b00      	cmp	r3, #0
    3416:	d103      	bne.n	3420 <_i2c_master_set_config+0x114>
    3418:	4bab      	ldr	r3, [pc, #684]	; (36c8 <_i2c_master_set_config+0x3bc>)
    341a:	4798      	blx	r3
    341c:	1e03      	subs	r3, r0, #0
    341e:	d002      	beq.n	3426 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    3420:	2380      	movs	r3, #128	; 0x80
    3422:	64fb      	str	r3, [r7, #76]	; 0x4c
    3424:	e001      	b.n	342a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    3426:	2300      	movs	r3, #0
    3428:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    342a:	68bb      	ldr	r3, [r7, #8]
    342c:	691b      	ldr	r3, [r3, #16]
    342e:	2b00      	cmp	r3, #0
    3430:	d004      	beq.n	343c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    3432:	68bb      	ldr	r3, [r7, #8]
    3434:	691b      	ldr	r3, [r3, #16]
    3436:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3438:	4313      	orrs	r3, r2
    343a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    343c:	68bb      	ldr	r3, [r7, #8]
    343e:	689b      	ldr	r3, [r3, #8]
    3440:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3442:	4313      	orrs	r3, r2
    3444:	64fb      	str	r3, [r7, #76]	; 0x4c

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    3446:	68bb      	ldr	r3, [r7, #8]
    3448:	2224      	movs	r2, #36	; 0x24
    344a:	5c9b      	ldrb	r3, [r3, r2]
    344c:	2b00      	cmp	r3, #0
    344e:	d004      	beq.n	345a <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    3450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3452:	2280      	movs	r2, #128	; 0x80
    3454:	05d2      	lsls	r2, r2, #23
    3456:	4313      	orrs	r3, r2
    3458:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    345a:	68bb      	ldr	r3, [r7, #8]
    345c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    345e:	2b00      	cmp	r3, #0
    3460:	d004      	beq.n	346c <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    3462:	68bb      	ldr	r3, [r7, #8]
    3464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3466:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3468:	4313      	orrs	r3, r2
    346a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    346c:	68bb      	ldr	r3, [r7, #8]
    346e:	222c      	movs	r2, #44	; 0x2c
    3470:	5c9b      	ldrb	r3, [r3, r2]
    3472:	2b00      	cmp	r3, #0
    3474:	d105      	bne.n	3482 <_i2c_master_set_config+0x176>
    3476:	68bb      	ldr	r3, [r7, #8]
    3478:	689a      	ldr	r2, [r3, #8]
    347a:	2380      	movs	r3, #128	; 0x80
    347c:	049b      	lsls	r3, r3, #18
    347e:	429a      	cmp	r2, r3
    3480:	d104      	bne.n	348c <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    3482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3484:	2280      	movs	r2, #128	; 0x80
    3486:	0512      	lsls	r2, r2, #20
    3488:	4313      	orrs	r3, r2
    348a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    348c:	68bb      	ldr	r3, [r7, #8]
    348e:	222d      	movs	r2, #45	; 0x2d
    3490:	5c9b      	ldrb	r3, [r3, r2]
    3492:	2b00      	cmp	r3, #0
    3494:	d004      	beq.n	34a0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    3496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3498:	2280      	movs	r2, #128	; 0x80
    349a:	0412      	lsls	r2, r2, #16
    349c:	4313      	orrs	r3, r2
    349e:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    34a0:	68bb      	ldr	r3, [r7, #8]
    34a2:	222e      	movs	r2, #46	; 0x2e
    34a4:	5c9b      	ldrb	r3, [r3, r2]
    34a6:	2b00      	cmp	r3, #0
    34a8:	d004      	beq.n	34b4 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    34aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    34ac:	2280      	movs	r2, #128	; 0x80
    34ae:	03d2      	lsls	r2, r2, #15
    34b0:	4313      	orrs	r3, r2
    34b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    34b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34b6:	681a      	ldr	r2, [r3, #0]
    34b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    34ba:	431a      	orrs	r2, r3
    34bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34be:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    34c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34c2:	2280      	movs	r2, #128	; 0x80
    34c4:	0052      	lsls	r2, r2, #1
    34c6:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    34c8:	2323      	movs	r3, #35	; 0x23
    34ca:	2208      	movs	r2, #8
    34cc:	4694      	mov	ip, r2
    34ce:	44bc      	add	ip, r7
    34d0:	4463      	add	r3, ip
    34d2:	781b      	ldrb	r3, [r3, #0]
    34d4:	3314      	adds	r3, #20
    34d6:	b2db      	uxtb	r3, r3
    34d8:	0018      	movs	r0, r3
    34da:	4b7c      	ldr	r3, [pc, #496]	; (36cc <_i2c_master_set_config+0x3c0>)
    34dc:	4798      	blx	r3
    34de:	0003      	movs	r3, r0
    34e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fscl        = 1000 * config->baud_rate;
    34e2:	68bb      	ldr	r3, [r7, #8]
    34e4:	681b      	ldr	r3, [r3, #0]
    34e6:	22fa      	movs	r2, #250	; 0xfa
    34e8:	0092      	lsls	r2, r2, #2
    34ea:	4353      	muls	r3, r2
    34ec:	623b      	str	r3, [r7, #32]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    34ee:	68bb      	ldr	r3, [r7, #8]
    34f0:	685b      	ldr	r3, [r3, #4]
    34f2:	22fa      	movs	r2, #250	; 0xfa
    34f4:	0092      	lsls	r2, r2, #2
    34f6:	4353      	muls	r3, r2
    34f8:	61fb      	str	r3, [r7, #28]
	uint32_t trise       = config->sda_scl_rise_time_ns;
    34fa:	68bb      	ldr	r3, [r7, #8]
    34fc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    34fe:	61bb      	str	r3, [r7, #24]
	
	tmp_baud = (int32_t)(div_ceil(
    3500:	4b73      	ldr	r3, [pc, #460]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3502:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3504:	4798      	blx	r3
    3506:	0005      	movs	r5, r0
    3508:	000e      	movs	r6, r1
    350a:	4b71      	ldr	r3, [pc, #452]	; (36d0 <_i2c_master_set_config+0x3c4>)
    350c:	6a38      	ldr	r0, [r7, #32]
    350e:	4798      	blx	r3
    3510:	6038      	str	r0, [r7, #0]
    3512:	6079      	str	r1, [r7, #4]
    3514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3516:	69ba      	ldr	r2, [r7, #24]
    3518:	435a      	muls	r2, r3
    351a:	4b6d      	ldr	r3, [pc, #436]	; (36d0 <_i2c_master_set_config+0x3c4>)
    351c:	0010      	movs	r0, r2
    351e:	4798      	blx	r3
    3520:	4c6c      	ldr	r4, [pc, #432]	; (36d4 <_i2c_master_set_config+0x3c8>)
    3522:	4a6d      	ldr	r2, [pc, #436]	; (36d8 <_i2c_master_set_config+0x3cc>)
    3524:	4b6d      	ldr	r3, [pc, #436]	; (36dc <_i2c_master_set_config+0x3d0>)
    3526:	47a0      	blx	r4
    3528:	0003      	movs	r3, r0
    352a:	000c      	movs	r4, r1
    352c:	0018      	movs	r0, r3
    352e:	0021      	movs	r1, r4
    3530:	4c6b      	ldr	r4, [pc, #428]	; (36e0 <_i2c_master_set_config+0x3d4>)
    3532:	2200      	movs	r2, #0
    3534:	4b6b      	ldr	r3, [pc, #428]	; (36e4 <_i2c_master_set_config+0x3d8>)
    3536:	47a0      	blx	r4
    3538:	0003      	movs	r3, r0
    353a:	000c      	movs	r4, r1
    353c:	001a      	movs	r2, r3
    353e:	0023      	movs	r3, r4
    3540:	4c64      	ldr	r4, [pc, #400]	; (36d4 <_i2c_master_set_config+0x3c8>)
    3542:	6838      	ldr	r0, [r7, #0]
    3544:	6879      	ldr	r1, [r7, #4]
    3546:	47a0      	blx	r4
    3548:	0003      	movs	r3, r0
    354a:	000c      	movs	r4, r1
    354c:	001a      	movs	r2, r3
    354e:	0023      	movs	r3, r4
    3550:	4c65      	ldr	r4, [pc, #404]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3552:	0028      	movs	r0, r5
    3554:	0031      	movs	r1, r6
    3556:	47a0      	blx	r4
    3558:	0003      	movs	r3, r0
    355a:	000c      	movs	r4, r1
    355c:	001d      	movs	r5, r3
    355e:	0026      	movs	r6, r4
    3560:	6a3b      	ldr	r3, [r7, #32]
    3562:	005a      	lsls	r2, r3, #1
    3564:	4b5a      	ldr	r3, [pc, #360]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3566:	0010      	movs	r0, r2
    3568:	4798      	blx	r3
    356a:	0002      	movs	r2, r0
    356c:	000b      	movs	r3, r1
    356e:	4c5c      	ldr	r4, [pc, #368]	; (36e0 <_i2c_master_set_config+0x3d4>)
    3570:	0028      	movs	r0, r5
    3572:	0031      	movs	r1, r6
    3574:	47a0      	blx	r4
    3576:	0003      	movs	r3, r0
    3578:	000c      	movs	r4, r1
    357a:	0018      	movs	r0, r3
    357c:	0021      	movs	r1, r4
    357e:	4c5a      	ldr	r4, [pc, #360]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3580:	2200      	movs	r2, #0
    3582:	4b5a      	ldr	r3, [pc, #360]	; (36ec <_i2c_master_set_config+0x3e0>)
    3584:	47a0      	blx	r4
    3586:	0003      	movs	r3, r0
    3588:	000c      	movs	r4, r1
    358a:	001d      	movs	r5, r3
    358c:	0026      	movs	r6, r4
    358e:	6a3b      	ldr	r3, [r7, #32]
    3590:	005a      	lsls	r2, r3, #1
    3592:	4b4f      	ldr	r3, [pc, #316]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3594:	0010      	movs	r0, r2
    3596:	4798      	blx	r3
    3598:	0002      	movs	r2, r0
    359a:	000b      	movs	r3, r1
    359c:	4c54      	ldr	r4, [pc, #336]	; (36f0 <_i2c_master_set_config+0x3e4>)
    359e:	0028      	movs	r0, r5
    35a0:	0031      	movs	r1, r6
    35a2:	47a0      	blx	r4
    35a4:	0003      	movs	r3, r0
    35a6:	000c      	movs	r4, r1
    35a8:	0019      	movs	r1, r3
    35aa:	0022      	movs	r2, r4
    35ac:	4b51      	ldr	r3, [pc, #324]	; (36f4 <_i2c_master_set_config+0x3e8>)
    35ae:	0008      	movs	r0, r1
    35b0:	0011      	movs	r1, r2
    35b2:	4798      	blx	r3
    35b4:	0003      	movs	r3, r0
    35b6:	637b      	str	r3, [r7, #52]	; 0x34
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    35b8:	68bb      	ldr	r3, [r7, #8]
    35ba:	689a      	ldr	r2, [r3, #8]
    35bc:	2380      	movs	r3, #128	; 0x80
    35be:	049b      	lsls	r3, r3, #18
    35c0:	429a      	cmp	r2, r3
    35c2:	d145      	bne.n	3650 <_i2c_master_set_config+0x344>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    35c4:	4b42      	ldr	r3, [pc, #264]	; (36d0 <_i2c_master_set_config+0x3c4>)
    35c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    35c8:	4798      	blx	r3
    35ca:	4c45      	ldr	r4, [pc, #276]	; (36e0 <_i2c_master_set_config+0x3d4>)
    35cc:	0002      	movs	r2, r0
    35ce:	000b      	movs	r3, r1
    35d0:	47a0      	blx	r4
    35d2:	0003      	movs	r3, r0
    35d4:	000c      	movs	r4, r1
    35d6:	001d      	movs	r5, r3
    35d8:	0026      	movs	r6, r4
    35da:	4b3d      	ldr	r3, [pc, #244]	; (36d0 <_i2c_master_set_config+0x3c4>)
    35dc:	69f8      	ldr	r0, [r7, #28]
    35de:	4798      	blx	r3
    35e0:	4c3c      	ldr	r4, [pc, #240]	; (36d4 <_i2c_master_set_config+0x3c8>)
    35e2:	2200      	movs	r2, #0
    35e4:	4b44      	ldr	r3, [pc, #272]	; (36f8 <_i2c_master_set_config+0x3ec>)
    35e6:	47a0      	blx	r4
    35e8:	0003      	movs	r3, r0
    35ea:	000c      	movs	r4, r1
    35ec:	001a      	movs	r2, r3
    35ee:	0023      	movs	r3, r4
    35f0:	4c3f      	ldr	r4, [pc, #252]	; (36f0 <_i2c_master_set_config+0x3e4>)
    35f2:	0028      	movs	r0, r5
    35f4:	0031      	movs	r1, r6
    35f6:	47a0      	blx	r4
    35f8:	0003      	movs	r3, r0
    35fa:	000c      	movs	r4, r1
    35fc:	0018      	movs	r0, r3
    35fe:	0021      	movs	r1, r4
    3600:	4c39      	ldr	r4, [pc, #228]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3602:	2200      	movs	r2, #0
    3604:	4b39      	ldr	r3, [pc, #228]	; (36ec <_i2c_master_set_config+0x3e0>)
    3606:	47a0      	blx	r4
    3608:	0003      	movs	r3, r0
    360a:	000c      	movs	r4, r1
    360c:	0019      	movs	r1, r3
    360e:	0022      	movs	r2, r4
    3610:	4b38      	ldr	r3, [pc, #224]	; (36f4 <_i2c_master_set_config+0x3e8>)
    3612:	0008      	movs	r0, r1
    3614:	0011      	movs	r1, r2
    3616:	4798      	blx	r3
    3618:	0003      	movs	r3, r0
    361a:	647b      	str	r3, [r7, #68]	; 0x44
		if (tmp_baudlow_hs) {
    361c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    361e:	2b00      	cmp	r3, #0
    3620:	d009      	beq.n	3636 <_i2c_master_set_config+0x32a>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    3622:	4b36      	ldr	r3, [pc, #216]	; (36fc <_i2c_master_set_config+0x3f0>)
    3624:	69f9      	ldr	r1, [r7, #28]
    3626:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3628:	4798      	blx	r3
    362a:	0003      	movs	r3, r0
    362c:	1e9a      	subs	r2, r3, #2
    362e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    3630:	1ad3      	subs	r3, r2, r3
    3632:	64bb      	str	r3, [r7, #72]	; 0x48
    3634:	e00c      	b.n	3650 <_i2c_master_set_config+0x344>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    3636:	69fb      	ldr	r3, [r7, #28]
    3638:	005a      	lsls	r2, r3, #1
    363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    363c:	18d3      	adds	r3, r2, r3
    363e:	1e5a      	subs	r2, r3, #1
    3640:	69fb      	ldr	r3, [r7, #28]
    3642:	0059      	lsls	r1, r3, #1
    3644:	4b2d      	ldr	r3, [pc, #180]	; (36fc <_i2c_master_set_config+0x3f0>)
    3646:	0010      	movs	r0, r2
    3648:	4798      	blx	r3
    364a:	0003      	movs	r3, r0
    364c:	3b01      	subs	r3, #1
    364e:	64bb      	str	r3, [r7, #72]	; 0x48
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    3650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3652:	2bff      	cmp	r3, #255	; 0xff
    3654:	dc08      	bgt.n	3668 <_i2c_master_set_config+0x35c>
    3656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3658:	2b00      	cmp	r3, #0
    365a:	db05      	blt.n	3668 <_i2c_master_set_config+0x35c>
    365c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    365e:	2bff      	cmp	r3, #255	; 0xff
    3660:	dc02      	bgt.n	3668 <_i2c_master_set_config+0x35c>
    3662:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    3664:	2b00      	cmp	r3, #0
    3666:	da06      	bge.n	3676 <_i2c_master_set_config+0x36a>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3668:	233b      	movs	r3, #59	; 0x3b
    366a:	2208      	movs	r2, #8
    366c:	4694      	mov	ip, r2
    366e:	44bc      	add	ip, r7
    3670:	4463      	add	r3, ip
    3672:	2240      	movs	r2, #64	; 0x40
    3674:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    3676:	233b      	movs	r3, #59	; 0x3b
    3678:	2208      	movs	r2, #8
    367a:	4694      	mov	ip, r2
    367c:	44bc      	add	ip, r7
    367e:	4463      	add	r3, ip
    3680:	781b      	ldrb	r3, [r3, #0]
    3682:	2b40      	cmp	r3, #64	; 0x40
    3684:	d00e      	beq.n	36a4 <_i2c_master_set_config+0x398>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3688:	22ff      	movs	r2, #255	; 0xff
    368a:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    368c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    368e:	041b      	lsls	r3, r3, #16
    3690:	0019      	movs	r1, r3
    3692:	23ff      	movs	r3, #255	; 0xff
    3694:	041b      	lsls	r3, r3, #16
    3696:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3698:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    369a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    369c:	0612      	lsls	r2, r2, #24
    369e:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    36a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    36a2:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    36a4:	233b      	movs	r3, #59	; 0x3b
    36a6:	2208      	movs	r2, #8
    36a8:	4694      	mov	ip, r2
    36aa:	44bc      	add	ip, r7
    36ac:	4463      	add	r3, ip
    36ae:	781b      	ldrb	r3, [r3, #0]
}
    36b0:	0018      	movs	r0, r3
    36b2:	46bd      	mov	sp, r7
    36b4:	b015      	add	sp, #84	; 0x54
    36b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b8:	00007a01 	.word	0x00007a01
    36bc:	0000327d 	.word	0x0000327d
    36c0:	00007845 	.word	0x00007845
    36c4:	000088d9 	.word	0x000088d9
    36c8:	000032a5 	.word	0x000032a5
    36cc:	00008711 	.word	0x00008711
    36d0:	0001c6e9 	.word	0x0001c6e9
    36d4:	0001bad1 	.word	0x0001bad1
    36d8:	e826d695 	.word	0xe826d695
    36dc:	3e112e0b 	.word	0x3e112e0b
    36e0:	0001ac49 	.word	0x0001ac49
    36e4:	40240000 	.word	0x40240000
    36e8:	0001bfd1 	.word	0x0001bfd1
    36ec:	3ff00000 	.word	0x3ff00000
    36f0:	0001b269 	.word	0x0001b269
    36f4:	0001c5fd 	.word	0x0001c5fd
    36f8:	40080000 	.word	0x40080000
    36fc:	000199c5 	.word	0x000199c5

00003700 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    3700:	b590      	push	{r4, r7, lr}
    3702:	b08b      	sub	sp, #44	; 0x2c
    3704:	af00      	add	r7, sp, #0
    3706:	60f8      	str	r0, [r7, #12]
    3708:	60b9      	str	r1, [r7, #8]
    370a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    370c:	68fb      	ldr	r3, [r7, #12]
    370e:	68ba      	ldr	r2, [r7, #8]
    3710:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3712:	68fb      	ldr	r3, [r7, #12]
    3714:	681b      	ldr	r3, [r3, #0]
    3716:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3718:	68fb      	ldr	r3, [r7, #12]
    371a:	681b      	ldr	r3, [r3, #0]
    371c:	0018      	movs	r0, r3
    371e:	4b3b      	ldr	r3, [pc, #236]	; (380c <i2c_master_init+0x10c>)
    3720:	4798      	blx	r3
    3722:	0003      	movs	r3, r0
    3724:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3726:	6a3b      	ldr	r3, [r7, #32]
    3728:	3302      	adds	r3, #2
    372a:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    372c:	6a3b      	ldr	r3, [r7, #32]
    372e:	3314      	adds	r3, #20
    3730:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3732:	2201      	movs	r2, #1
    3734:	69fb      	ldr	r3, [r7, #28]
    3736:	409a      	lsls	r2, r3
    3738:	0013      	movs	r3, r2
    373a:	0019      	movs	r1, r3
    373c:	2002      	movs	r0, #2
    373e:	4b34      	ldr	r3, [pc, #208]	; (3810 <i2c_master_init+0x110>)
    3740:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3742:	2314      	movs	r3, #20
    3744:	18fb      	adds	r3, r7, r3
    3746:	0018      	movs	r0, r3
    3748:	4b32      	ldr	r3, [pc, #200]	; (3814 <i2c_master_init+0x114>)
    374a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    374c:	687b      	ldr	r3, [r7, #4]
    374e:	7b1a      	ldrb	r2, [r3, #12]
    3750:	2314      	movs	r3, #20
    3752:	18fb      	adds	r3, r7, r3
    3754:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3756:	69bb      	ldr	r3, [r7, #24]
    3758:	b2db      	uxtb	r3, r3
    375a:	2214      	movs	r2, #20
    375c:	18ba      	adds	r2, r7, r2
    375e:	0011      	movs	r1, r2
    3760:	0018      	movs	r0, r3
    3762:	4b2d      	ldr	r3, [pc, #180]	; (3818 <i2c_master_init+0x118>)
    3764:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3766:	69bb      	ldr	r3, [r7, #24]
    3768:	b2db      	uxtb	r3, r3
    376a:	0018      	movs	r0, r3
    376c:	4b2b      	ldr	r3, [pc, #172]	; (381c <i2c_master_init+0x11c>)
    376e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3770:	687b      	ldr	r3, [r7, #4]
    3772:	7b1b      	ldrb	r3, [r3, #12]
    3774:	2100      	movs	r1, #0
    3776:	0018      	movs	r0, r3
    3778:	4b29      	ldr	r3, [pc, #164]	; (3820 <i2c_master_init+0x120>)
    377a:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    377e:	681b      	ldr	r3, [r3, #0]
    3780:	2202      	movs	r2, #2
    3782:	4013      	ands	r3, r2
    3784:	d001      	beq.n	378a <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    3786:	231c      	movs	r3, #28
    3788:	e03b      	b.n	3802 <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    378c:	681b      	ldr	r3, [r3, #0]
    378e:	2201      	movs	r2, #1
    3790:	4013      	ands	r3, r2
    3792:	d001      	beq.n	3798 <i2c_master_init+0x98>
		return STATUS_BUSY;
    3794:	2305      	movs	r3, #5
    3796:	e034      	b.n	3802 <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    3798:	68fb      	ldr	r3, [r7, #12]
    379a:	681b      	ldr	r3, [r3, #0]
    379c:	2217      	movs	r2, #23
    379e:	18bc      	adds	r4, r7, r2
    37a0:	0018      	movs	r0, r3
    37a2:	4b1a      	ldr	r3, [pc, #104]	; (380c <i2c_master_init+0x10c>)
    37a4:	4798      	blx	r3
    37a6:	0003      	movs	r3, r0
    37a8:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    37aa:	4a1e      	ldr	r2, [pc, #120]	; (3824 <i2c_master_init+0x124>)
    37ac:	2317      	movs	r3, #23
    37ae:	18fb      	adds	r3, r7, r3
    37b0:	781b      	ldrb	r3, [r3, #0]
    37b2:	0011      	movs	r1, r2
    37b4:	0018      	movs	r0, r3
    37b6:	4b1c      	ldr	r3, [pc, #112]	; (3828 <i2c_master_init+0x128>)
    37b8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    37ba:	2317      	movs	r3, #23
    37bc:	18fb      	adds	r3, r7, r3
    37be:	781a      	ldrb	r2, [r3, #0]
    37c0:	4b1a      	ldr	r3, [pc, #104]	; (382c <i2c_master_init+0x12c>)
    37c2:	0092      	lsls	r2, r2, #2
    37c4:	68f9      	ldr	r1, [r7, #12]
    37c6:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    37c8:	68fb      	ldr	r3, [r7, #12]
    37ca:	2200      	movs	r2, #0
    37cc:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
    37ce:	68fb      	ldr	r3, [r7, #12]
    37d0:	2200      	movs	r2, #0
    37d2:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
    37d4:	68fb      	ldr	r3, [r7, #12]
    37d6:	2200      	movs	r2, #0
    37d8:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
    37da:	68fb      	ldr	r3, [r7, #12]
    37dc:	2200      	movs	r2, #0
    37de:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
    37e0:	68fb      	ldr	r3, [r7, #12]
    37e2:	2225      	movs	r2, #37	; 0x25
    37e4:	2100      	movs	r1, #0
    37e6:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
    37e8:	68fb      	ldr	r3, [r7, #12]
    37ea:	2200      	movs	r2, #0
    37ec:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    37ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    37f0:	2214      	movs	r2, #20
    37f2:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    37f4:	687a      	ldr	r2, [r7, #4]
    37f6:	68fb      	ldr	r3, [r7, #12]
    37f8:	0011      	movs	r1, r2
    37fa:	0018      	movs	r0, r3
    37fc:	4b0c      	ldr	r3, [pc, #48]	; (3830 <i2c_master_init+0x130>)
    37fe:	4798      	blx	r3
    3800:	0003      	movs	r3, r0
}
    3802:	0018      	movs	r0, r3
    3804:	46bd      	mov	sp, r7
    3806:	b00b      	add	sp, #44	; 0x2c
    3808:	bd90      	pop	{r4, r7, pc}
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	00007a01 	.word	0x00007a01
    3810:	00003221 	.word	0x00003221
    3814:	00003209 	.word	0x00003209
    3818:	000085ed 	.word	0x000085ed
    381c:	00008631 	.word	0x00008631
    3820:	000077b9 	.word	0x000077b9
    3824:	00004021 	.word	0x00004021
    3828:	00007a65 	.word	0x00007a65
    382c:	2000055c 	.word	0x2000055c
    3830:	0000330d 	.word	0x0000330d

00003834 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    3834:	b580      	push	{r7, lr}
    3836:	b084      	sub	sp, #16
    3838:	af00      	add	r7, sp, #0
    383a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    383c:	687b      	ldr	r3, [r7, #4]
    383e:	681b      	ldr	r3, [r3, #0]
    3840:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    3842:	68fb      	ldr	r3, [r7, #12]
    3844:	7e1b      	ldrb	r3, [r3, #24]
    3846:	b2db      	uxtb	r3, r3
    3848:	001a      	movs	r2, r3
    384a:	2302      	movs	r3, #2
    384c:	4013      	ands	r3, r2
    384e:	d00b      	beq.n	3868 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3850:	68fb      	ldr	r3, [r7, #12]
    3852:	2202      	movs	r2, #2
    3854:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3856:	68fb      	ldr	r3, [r7, #12]
    3858:	8b5b      	ldrh	r3, [r3, #26]
    385a:	b29b      	uxth	r3, r3
    385c:	001a      	movs	r2, r3
    385e:	2302      	movs	r3, #2
    3860:	4013      	ands	r3, r2
    3862:	d011      	beq.n	3888 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    3864:	2341      	movs	r3, #65	; 0x41
    3866:	e010      	b.n	388a <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3868:	68fb      	ldr	r3, [r7, #12]
    386a:	8b5b      	ldrh	r3, [r3, #26]
    386c:	b29b      	uxth	r3, r3
    386e:	001a      	movs	r2, r3
    3870:	2304      	movs	r3, #4
    3872:	4013      	ands	r3, r2
    3874:	d008      	beq.n	3888 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3876:	68fb      	ldr	r3, [r7, #12]
    3878:	685b      	ldr	r3, [r3, #4]
    387a:	22c0      	movs	r2, #192	; 0xc0
    387c:	0292      	lsls	r2, r2, #10
    387e:	431a      	orrs	r2, r3
    3880:	68fb      	ldr	r3, [r7, #12]
    3882:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    3884:	2318      	movs	r3, #24
    3886:	e000      	b.n	388a <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    3888:	2300      	movs	r3, #0
}
    388a:	0018      	movs	r0, r3
    388c:	46bd      	mov	sp, r7
    388e:	b004      	add	sp, #16
    3890:	bd80      	pop	{r7, pc}

00003892 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    3892:	b580      	push	{r7, lr}
    3894:	b084      	sub	sp, #16
    3896:	af00      	add	r7, sp, #0
    3898:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	681b      	ldr	r3, [r3, #0]
    389e:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    38a0:	230e      	movs	r3, #14
    38a2:	18fb      	adds	r3, r7, r3
    38a4:	2200      	movs	r2, #0
    38a6:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38a8:	e00f      	b.n	38ca <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    38aa:	230e      	movs	r3, #14
    38ac:	18fb      	adds	r3, r7, r3
    38ae:	220e      	movs	r2, #14
    38b0:	18ba      	adds	r2, r7, r2
    38b2:	8812      	ldrh	r2, [r2, #0]
    38b4:	3201      	adds	r2, #1
    38b6:	801a      	strh	r2, [r3, #0]
    38b8:	687b      	ldr	r3, [r7, #4]
    38ba:	891b      	ldrh	r3, [r3, #8]
    38bc:	220e      	movs	r2, #14
    38be:	18ba      	adds	r2, r7, r2
    38c0:	8812      	ldrh	r2, [r2, #0]
    38c2:	429a      	cmp	r2, r3
    38c4:	d301      	bcc.n	38ca <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    38c6:	2312      	movs	r3, #18
    38c8:	e00e      	b.n	38e8 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38ca:	68bb      	ldr	r3, [r7, #8]
    38cc:	7e1b      	ldrb	r3, [r3, #24]
    38ce:	b2db      	uxtb	r3, r3
    38d0:	001a      	movs	r2, r3
    38d2:	2301      	movs	r3, #1
    38d4:	4013      	ands	r3, r2
    38d6:	d106      	bne.n	38e6 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    38d8:	68bb      	ldr	r3, [r7, #8]
    38da:	7e1b      	ldrb	r3, [r3, #24]
    38dc:	b2db      	uxtb	r3, r3
    38de:	001a      	movs	r2, r3
    38e0:	2302      	movs	r3, #2
    38e2:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38e4:	d0e1      	beq.n	38aa <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    38e6:	2300      	movs	r3, #0
}
    38e8:	0018      	movs	r0, r3
    38ea:	46bd      	mov	sp, r7
    38ec:	b004      	add	sp, #16
    38ee:	bd80      	pop	{r7, pc}

000038f0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    38f0:	b590      	push	{r4, r7, lr}
    38f2:	b085      	sub	sp, #20
    38f4:	af00      	add	r7, sp, #0
    38f6:	6078      	str	r0, [r7, #4]
    38f8:	000a      	movs	r2, r1
    38fa:	1cfb      	adds	r3, r7, #3
    38fc:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    38fe:	687b      	ldr	r3, [r7, #4]
    3900:	681b      	ldr	r3, [r3, #0]
    3902:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3904:	68fb      	ldr	r3, [r7, #12]
    3906:	685b      	ldr	r3, [r3, #4]
    3908:	2280      	movs	r2, #128	; 0x80
    390a:	02d2      	lsls	r2, r2, #11
    390c:	431a      	orrs	r2, r3
    390e:	68fb      	ldr	r3, [r7, #12]
    3910:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    3912:	1cfb      	adds	r3, r7, #3
    3914:	781a      	ldrb	r2, [r3, #0]
    3916:	68fb      	ldr	r3, [r7, #12]
    3918:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    391a:	230b      	movs	r3, #11
    391c:	18fc      	adds	r4, r7, r3
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	0018      	movs	r0, r3
    3922:	4b07      	ldr	r3, [pc, #28]	; (3940 <_i2c_master_send_hs_master_code+0x50>)
    3924:	4798      	blx	r3
    3926:	0003      	movs	r3, r0
    3928:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    392a:	68fb      	ldr	r3, [r7, #12]
    392c:	2201      	movs	r2, #1
    392e:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    3930:	230b      	movs	r3, #11
    3932:	18fb      	adds	r3, r7, r3
    3934:	781b      	ldrb	r3, [r3, #0]
}
    3936:	0018      	movs	r0, r3
    3938:	46bd      	mov	sp, r7
    393a:	b005      	add	sp, #20
    393c:	bd90      	pop	{r4, r7, pc}
    393e:	46c0      	nop			; (mov r8, r8)
    3940:	00003893 	.word	0x00003893

00003944 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3944:	b590      	push	{r4, r7, lr}
    3946:	b087      	sub	sp, #28
    3948:	af00      	add	r7, sp, #0
    394a:	6078      	str	r0, [r7, #4]
    394c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    394e:	687b      	ldr	r3, [r7, #4]
    3950:	681b      	ldr	r3, [r3, #0]
    3952:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3954:	2314      	movs	r3, #20
    3956:	18fb      	adds	r3, r7, r3
    3958:	683a      	ldr	r2, [r7, #0]
    395a:	8852      	ldrh	r2, [r2, #2]
    395c:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    395e:	2312      	movs	r3, #18
    3960:	18fb      	adds	r3, r7, r3
    3962:	2200      	movs	r2, #0
    3964:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    3966:	68fb      	ldr	r3, [r7, #12]
    3968:	681b      	ldr	r3, [r3, #0]
    396a:	011b      	lsls	r3, r3, #4
    396c:	0fdb      	lsrs	r3, r3, #31
    396e:	b2db      	uxtb	r3, r3
    3970:	001a      	movs	r2, r3
    3972:	230b      	movs	r3, #11
    3974:	18fb      	adds	r3, r7, r3
    3976:	1e51      	subs	r1, r2, #1
    3978:	418a      	sbcs	r2, r1
    397a:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    397c:	683b      	ldr	r3, [r7, #0]
    397e:	7a5b      	ldrb	r3, [r3, #9]
    3980:	2b00      	cmp	r3, #0
    3982:	d006      	beq.n	3992 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3984:	683b      	ldr	r3, [r7, #0]
    3986:	7a9a      	ldrb	r2, [r3, #10]
    3988:	687b      	ldr	r3, [r7, #4]
    398a:	0011      	movs	r1, r2
    398c:	0018      	movs	r0, r3
    398e:	4b85      	ldr	r3, [pc, #532]	; (3ba4 <_i2c_master_read_packet+0x260>)
    3990:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3992:	68fb      	ldr	r3, [r7, #12]
    3994:	685b      	ldr	r3, [r3, #4]
    3996:	4a84      	ldr	r2, [pc, #528]	; (3ba8 <_i2c_master_read_packet+0x264>)
    3998:	401a      	ands	r2, r3
    399a:	68fb      	ldr	r3, [r7, #12]
    399c:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    399e:	683b      	ldr	r3, [r7, #0]
    39a0:	7a1b      	ldrb	r3, [r3, #8]
    39a2:	2b00      	cmp	r3, #0
    39a4:	d042      	beq.n	3a2c <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    39a6:	683b      	ldr	r3, [r7, #0]
    39a8:	881b      	ldrh	r3, [r3, #0]
    39aa:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    39ac:	683b      	ldr	r3, [r7, #0]
    39ae:	7a5b      	ldrb	r3, [r3, #9]
    39b0:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    39b2:	4313      	orrs	r3, r2
    39b4:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    39b6:	2380      	movs	r3, #128	; 0x80
    39b8:	021b      	lsls	r3, r3, #8
    39ba:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
    39bc:	68fb      	ldr	r3, [r7, #12]
    39be:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    39c0:	2317      	movs	r3, #23
    39c2:	18fc      	adds	r4, r7, r3
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	0018      	movs	r0, r3
    39c8:	4b78      	ldr	r3, [pc, #480]	; (3bac <_i2c_master_read_packet+0x268>)
    39ca:	4798      	blx	r3
    39cc:	0003      	movs	r3, r0
    39ce:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    39d0:	68fb      	ldr	r3, [r7, #12]
    39d2:	685b      	ldr	r3, [r3, #4]
    39d4:	4a74      	ldr	r2, [pc, #464]	; (3ba8 <_i2c_master_read_packet+0x264>)
    39d6:	401a      	ands	r2, r3
    39d8:	68fb      	ldr	r3, [r7, #12]
    39da:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    39dc:	2317      	movs	r3, #23
    39de:	18fb      	adds	r3, r7, r3
    39e0:	781b      	ldrb	r3, [r3, #0]
    39e2:	2b00      	cmp	r3, #0
    39e4:	d107      	bne.n	39f6 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    39e6:	2317      	movs	r3, #23
    39e8:	18fc      	adds	r4, r7, r3
    39ea:	687b      	ldr	r3, [r7, #4]
    39ec:	0018      	movs	r0, r3
    39ee:	4b70      	ldr	r3, [pc, #448]	; (3bb0 <_i2c_master_read_packet+0x26c>)
    39f0:	4798      	blx	r3
    39f2:	0003      	movs	r3, r0
    39f4:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    39f6:	2317      	movs	r3, #23
    39f8:	18fb      	adds	r3, r7, r3
    39fa:	781b      	ldrb	r3, [r3, #0]
    39fc:	2b00      	cmp	r3, #0
    39fe:	d111      	bne.n	3a24 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a00:	683b      	ldr	r3, [r7, #0]
    3a02:	881b      	ldrh	r3, [r3, #0]
    3a04:	0a1b      	lsrs	r3, r3, #8
    3a06:	b29b      	uxth	r3, r3
    3a08:	2278      	movs	r2, #120	; 0x78
    3a0a:	4313      	orrs	r3, r2
    3a0c:	b29b      	uxth	r3, r3
    3a0e:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3a10:	683b      	ldr	r3, [r7, #0]
    3a12:	7a5b      	ldrb	r3, [r3, #9]
    3a14:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a16:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3a18:	2201      	movs	r2, #1
    3a1a:	4313      	orrs	r3, r2
    3a1c:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a1e:	68fb      	ldr	r3, [r7, #12]
    3a20:	625a      	str	r2, [r3, #36]	; 0x24
    3a22:	e00f      	b.n	3a44 <_i2c_master_read_packet+0x100>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    3a24:	2317      	movs	r3, #23
    3a26:	18fb      	adds	r3, r7, r3
    3a28:	781b      	ldrb	r3, [r3, #0]
    3a2a:	e0b6      	b.n	3b9a <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    3a2c:	683b      	ldr	r3, [r7, #0]
    3a2e:	881b      	ldrh	r3, [r3, #0]
    3a30:	005b      	lsls	r3, r3, #1
    3a32:	2201      	movs	r2, #1
    3a34:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3a36:	683b      	ldr	r3, [r7, #0]
    3a38:	7a5b      	ldrb	r3, [r3, #9]
    3a3a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    3a3c:	4313      	orrs	r3, r2
    3a3e:	001a      	movs	r2, r3
    3a40:	68fb      	ldr	r3, [r7, #12]
    3a42:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3a44:	2317      	movs	r3, #23
    3a46:	18fc      	adds	r4, r7, r3
    3a48:	687b      	ldr	r3, [r7, #4]
    3a4a:	0018      	movs	r0, r3
    3a4c:	4b57      	ldr	r3, [pc, #348]	; (3bac <_i2c_master_read_packet+0x268>)
    3a4e:	4798      	blx	r3
    3a50:	0003      	movs	r3, r0
    3a52:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    3a54:	230b      	movs	r3, #11
    3a56:	18fb      	adds	r3, r7, r3
    3a58:	781b      	ldrb	r3, [r3, #0]
    3a5a:	2b00      	cmp	r3, #0
    3a5c:	d00b      	beq.n	3a76 <_i2c_master_read_packet+0x132>
    3a5e:	683b      	ldr	r3, [r7, #0]
    3a60:	885b      	ldrh	r3, [r3, #2]
    3a62:	2b01      	cmp	r3, #1
    3a64:	d107      	bne.n	3a76 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3a66:	68fb      	ldr	r3, [r7, #12]
    3a68:	685b      	ldr	r3, [r3, #4]
    3a6a:	2280      	movs	r2, #128	; 0x80
    3a6c:	02d2      	lsls	r2, r2, #11
    3a6e:	431a      	orrs	r2, r3
    3a70:	68fb      	ldr	r3, [r7, #12]
    3a72:	605a      	str	r2, [r3, #4]
    3a74:	e005      	b.n	3a82 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    3a76:	68fb      	ldr	r3, [r7, #12]
    3a78:	685b      	ldr	r3, [r3, #4]
    3a7a:	4a4b      	ldr	r2, [pc, #300]	; (3ba8 <_i2c_master_read_packet+0x264>)
    3a7c:	401a      	ands	r2, r3
    3a7e:	68fb      	ldr	r3, [r7, #12]
    3a80:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3a82:	2317      	movs	r3, #23
    3a84:	18fb      	adds	r3, r7, r3
    3a86:	781b      	ldrb	r3, [r3, #0]
    3a88:	2b00      	cmp	r3, #0
    3a8a:	d107      	bne.n	3a9c <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    3a8c:	2317      	movs	r3, #23
    3a8e:	18fc      	adds	r4, r7, r3
    3a90:	687b      	ldr	r3, [r7, #4]
    3a92:	0018      	movs	r0, r3
    3a94:	4b46      	ldr	r3, [pc, #280]	; (3bb0 <_i2c_master_read_packet+0x26c>)
    3a96:	4798      	blx	r3
    3a98:	0003      	movs	r3, r0
    3a9a:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3a9c:	2317      	movs	r3, #23
    3a9e:	18fb      	adds	r3, r7, r3
    3aa0:	781b      	ldrb	r3, [r3, #0]
    3aa2:	2b00      	cmp	r3, #0
    3aa4:	d000      	beq.n	3aa8 <_i2c_master_read_packet+0x164>
    3aa6:	e075      	b.n	3b94 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    3aa8:	e04b      	b.n	3b42 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3aaa:	68fb      	ldr	r3, [r7, #12]
    3aac:	8b5b      	ldrh	r3, [r3, #26]
    3aae:	b29b      	uxth	r3, r3
    3ab0:	001a      	movs	r2, r3
    3ab2:	2320      	movs	r3, #32
    3ab4:	4013      	ands	r3, r2
    3ab6:	d101      	bne.n	3abc <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    3ab8:	2341      	movs	r3, #65	; 0x41
    3aba:	e06e      	b.n	3b9a <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	7adb      	ldrb	r3, [r3, #11]
    3ac0:	2b00      	cmp	r3, #0
    3ac2:	d01e      	beq.n	3b02 <_i2c_master_read_packet+0x1be>
    3ac4:	230b      	movs	r3, #11
    3ac6:	18fb      	adds	r3, r7, r3
    3ac8:	781b      	ldrb	r3, [r3, #0]
    3aca:	2201      	movs	r2, #1
    3acc:	4053      	eors	r3, r2
    3ace:	b2db      	uxtb	r3, r3
    3ad0:	2b00      	cmp	r3, #0
    3ad2:	d004      	beq.n	3ade <_i2c_master_read_packet+0x19a>
    3ad4:	2314      	movs	r3, #20
    3ad6:	18fb      	adds	r3, r7, r3
    3ad8:	881b      	ldrh	r3, [r3, #0]
    3ada:	2b00      	cmp	r3, #0
    3adc:	d009      	beq.n	3af2 <_i2c_master_read_packet+0x1ae>
    3ade:	230b      	movs	r3, #11
    3ae0:	18fb      	adds	r3, r7, r3
    3ae2:	781b      	ldrb	r3, [r3, #0]
    3ae4:	2b00      	cmp	r3, #0
    3ae6:	d00c      	beq.n	3b02 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    3ae8:	2314      	movs	r3, #20
    3aea:	18fb      	adds	r3, r7, r3
    3aec:	881b      	ldrh	r3, [r3, #0]
    3aee:	2b01      	cmp	r3, #1
    3af0:	d107      	bne.n	3b02 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3af2:	68fb      	ldr	r3, [r7, #12]
    3af4:	685b      	ldr	r3, [r3, #4]
    3af6:	2280      	movs	r2, #128	; 0x80
    3af8:	02d2      	lsls	r2, r2, #11
    3afa:	431a      	orrs	r2, r3
    3afc:	68fb      	ldr	r3, [r7, #12]
    3afe:	605a      	str	r2, [r3, #4]
    3b00:	e01a      	b.n	3b38 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    3b02:	687b      	ldr	r3, [r7, #4]
    3b04:	0018      	movs	r0, r3
    3b06:	4b2b      	ldr	r3, [pc, #172]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b08:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    3b0a:	683b      	ldr	r3, [r7, #0]
    3b0c:	685a      	ldr	r2, [r3, #4]
    3b0e:	2312      	movs	r3, #18
    3b10:	18fb      	adds	r3, r7, r3
    3b12:	881b      	ldrh	r3, [r3, #0]
    3b14:	2112      	movs	r1, #18
    3b16:	1879      	adds	r1, r7, r1
    3b18:	1c58      	adds	r0, r3, #1
    3b1a:	8008      	strh	r0, [r1, #0]
    3b1c:	18d3      	adds	r3, r2, r3
    3b1e:	68fa      	ldr	r2, [r7, #12]
    3b20:	2128      	movs	r1, #40	; 0x28
    3b22:	5c52      	ldrb	r2, [r2, r1]
    3b24:	b2d2      	uxtb	r2, r2
    3b26:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    3b28:	2317      	movs	r3, #23
    3b2a:	18fc      	adds	r4, r7, r3
    3b2c:	687b      	ldr	r3, [r7, #4]
    3b2e:	0018      	movs	r0, r3
    3b30:	4b1e      	ldr	r3, [pc, #120]	; (3bac <_i2c_master_read_packet+0x268>)
    3b32:	4798      	blx	r3
    3b34:	0003      	movs	r3, r0
    3b36:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    3b38:	2317      	movs	r3, #23
    3b3a:	18fb      	adds	r3, r7, r3
    3b3c:	781b      	ldrb	r3, [r3, #0]
    3b3e:	2b00      	cmp	r3, #0
    3b40:	d109      	bne.n	3b56 <_i2c_master_read_packet+0x212>
		while (tmp_data_length--) {
    3b42:	2314      	movs	r3, #20
    3b44:	18fb      	adds	r3, r7, r3
    3b46:	881b      	ldrh	r3, [r3, #0]
    3b48:	2214      	movs	r2, #20
    3b4a:	18ba      	adds	r2, r7, r2
    3b4c:	1e59      	subs	r1, r3, #1
    3b4e:	8011      	strh	r1, [r2, #0]
    3b50:	2b00      	cmp	r3, #0
    3b52:	d1aa      	bne.n	3aaa <_i2c_master_read_packet+0x166>
    3b54:	e000      	b.n	3b58 <_i2c_master_read_packet+0x214>
				break;
    3b56:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    3b58:	687b      	ldr	r3, [r7, #4]
    3b5a:	7a9b      	ldrb	r3, [r3, #10]
    3b5c:	2b00      	cmp	r3, #0
    3b5e:	d00a      	beq.n	3b76 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    3b60:	687b      	ldr	r3, [r7, #4]
    3b62:	0018      	movs	r0, r3
    3b64:	4b13      	ldr	r3, [pc, #76]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b66:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3b68:	68fb      	ldr	r3, [r7, #12]
    3b6a:	685b      	ldr	r3, [r3, #4]
    3b6c:	22c0      	movs	r2, #192	; 0xc0
    3b6e:	0292      	lsls	r2, r2, #10
    3b70:	431a      	orrs	r2, r3
    3b72:	68fb      	ldr	r3, [r7, #12]
    3b74:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    3b76:	687b      	ldr	r3, [r7, #4]
    3b78:	0018      	movs	r0, r3
    3b7a:	4b0e      	ldr	r3, [pc, #56]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b7c:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    3b7e:	683b      	ldr	r3, [r7, #0]
    3b80:	685a      	ldr	r2, [r3, #4]
    3b82:	2312      	movs	r3, #18
    3b84:	18fb      	adds	r3, r7, r3
    3b86:	881b      	ldrh	r3, [r3, #0]
    3b88:	18d3      	adds	r3, r2, r3
    3b8a:	68fa      	ldr	r2, [r7, #12]
    3b8c:	2128      	movs	r1, #40	; 0x28
    3b8e:	5c52      	ldrb	r2, [r2, r1]
    3b90:	b2d2      	uxtb	r2, r2
    3b92:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    3b94:	2317      	movs	r3, #23
    3b96:	18fb      	adds	r3, r7, r3
    3b98:	781b      	ldrb	r3, [r3, #0]
}
    3b9a:	0018      	movs	r0, r3
    3b9c:	46bd      	mov	sp, r7
    3b9e:	b007      	add	sp, #28
    3ba0:	bd90      	pop	{r4, r7, pc}
    3ba2:	46c0      	nop			; (mov r8, r8)
    3ba4:	000038f1 	.word	0x000038f1
    3ba8:	fffbffff 	.word	0xfffbffff
    3bac:	00003893 	.word	0x00003893
    3bb0:	00003835 	.word	0x00003835
    3bb4:	000032e9 	.word	0x000032e9

00003bb8 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3bb8:	b580      	push	{r7, lr}
    3bba:	b082      	sub	sp, #8
    3bbc:	af00      	add	r7, sp, #0
    3bbe:	6078      	str	r0, [r7, #4]
    3bc0:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    3bc2:	687b      	ldr	r3, [r7, #4]
    3bc4:	8b9b      	ldrh	r3, [r3, #28]
    3bc6:	b29b      	uxth	r3, r3
    3bc8:	2b00      	cmp	r3, #0
    3bca:	d001      	beq.n	3bd0 <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
    3bcc:	2305      	movs	r3, #5
    3bce:	e00c      	b.n	3bea <i2c_master_read_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3bd0:	687b      	ldr	r3, [r7, #4]
    3bd2:	2201      	movs	r2, #1
    3bd4:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3bd6:	687b      	ldr	r3, [r7, #4]
    3bd8:	2201      	movs	r2, #1
    3bda:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    3bdc:	683a      	ldr	r2, [r7, #0]
    3bde:	687b      	ldr	r3, [r7, #4]
    3be0:	0011      	movs	r1, r2
    3be2:	0018      	movs	r0, r3
    3be4:	4b03      	ldr	r3, [pc, #12]	; (3bf4 <i2c_master_read_packet_wait+0x3c>)
    3be6:	4798      	blx	r3
    3be8:	0003      	movs	r3, r0
}
    3bea:	0018      	movs	r0, r3
    3bec:	46bd      	mov	sp, r7
    3bee:	b002      	add	sp, #8
    3bf0:	bd80      	pop	{r7, pc}
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	00003945 	.word	0x00003945

00003bf8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3bf8:	b590      	push	{r4, r7, lr}
    3bfa:	b087      	sub	sp, #28
    3bfc:	af00      	add	r7, sp, #0
    3bfe:	6078      	str	r0, [r7, #4]
    3c00:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3c02:	687b      	ldr	r3, [r7, #4]
    3c04:	681b      	ldr	r3, [r3, #0]
    3c06:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3c08:	2314      	movs	r3, #20
    3c0a:	18fb      	adds	r3, r7, r3
    3c0c:	683a      	ldr	r2, [r7, #0]
    3c0e:	8852      	ldrh	r2, [r2, #2]
    3c10:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    3c12:	687b      	ldr	r3, [r7, #4]
    3c14:	0018      	movs	r0, r3
    3c16:	4b51      	ldr	r3, [pc, #324]	; (3d5c <_i2c_master_write_packet+0x164>)
    3c18:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    3c1a:	683b      	ldr	r3, [r7, #0]
    3c1c:	7a5b      	ldrb	r3, [r3, #9]
    3c1e:	2b00      	cmp	r3, #0
    3c20:	d006      	beq.n	3c30 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3c22:	683b      	ldr	r3, [r7, #0]
    3c24:	7a9a      	ldrb	r2, [r3, #10]
    3c26:	687b      	ldr	r3, [r7, #4]
    3c28:	0011      	movs	r1, r2
    3c2a:	0018      	movs	r0, r3
    3c2c:	4b4c      	ldr	r3, [pc, #304]	; (3d60 <_i2c_master_write_packet+0x168>)
    3c2e:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3c30:	68fb      	ldr	r3, [r7, #12]
    3c32:	685b      	ldr	r3, [r3, #4]
    3c34:	4a4b      	ldr	r2, [pc, #300]	; (3d64 <_i2c_master_write_packet+0x16c>)
    3c36:	401a      	ands	r2, r3
    3c38:	68fb      	ldr	r3, [r7, #12]
    3c3a:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    3c3c:	683b      	ldr	r3, [r7, #0]
    3c3e:	7a1b      	ldrb	r3, [r3, #8]
    3c40:	2b00      	cmp	r3, #0
    3c42:	d00d      	beq.n	3c60 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c44:	683b      	ldr	r3, [r7, #0]
    3c46:	881b      	ldrh	r3, [r3, #0]
    3c48:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3c4a:	683b      	ldr	r3, [r7, #0]
    3c4c:	7a5b      	ldrb	r3, [r3, #9]
    3c4e:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c50:	4313      	orrs	r3, r2
    3c52:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3c54:	2380      	movs	r3, #128	; 0x80
    3c56:	021b      	lsls	r3, r3, #8
    3c58:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c5a:	68fb      	ldr	r3, [r7, #12]
    3c5c:	625a      	str	r2, [r3, #36]	; 0x24
    3c5e:	e009      	b.n	3c74 <_i2c_master_write_packet+0x7c>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c60:	683b      	ldr	r3, [r7, #0]
    3c62:	881b      	ldrh	r3, [r3, #0]
    3c64:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3c66:	683b      	ldr	r3, [r7, #0]
    3c68:	7a5b      	ldrb	r3, [r3, #9]
    3c6a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c6c:	4313      	orrs	r3, r2
    3c6e:	001a      	movs	r2, r3
    3c70:	68fb      	ldr	r3, [r7, #12]
    3c72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3c74:	2317      	movs	r3, #23
    3c76:	18fc      	adds	r4, r7, r3
    3c78:	687b      	ldr	r3, [r7, #4]
    3c7a:	0018      	movs	r0, r3
    3c7c:	4b3a      	ldr	r3, [pc, #232]	; (3d68 <_i2c_master_write_packet+0x170>)
    3c7e:	4798      	blx	r3
    3c80:	0003      	movs	r3, r0
    3c82:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3c84:	2317      	movs	r3, #23
    3c86:	18fb      	adds	r3, r7, r3
    3c88:	781b      	ldrb	r3, [r3, #0]
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	d107      	bne.n	3c9e <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    3c8e:	2317      	movs	r3, #23
    3c90:	18fc      	adds	r4, r7, r3
    3c92:	687b      	ldr	r3, [r7, #4]
    3c94:	0018      	movs	r0, r3
    3c96:	4b35      	ldr	r3, [pc, #212]	; (3d6c <_i2c_master_write_packet+0x174>)
    3c98:	4798      	blx	r3
    3c9a:	0003      	movs	r3, r0
    3c9c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3c9e:	2317      	movs	r3, #23
    3ca0:	18fb      	adds	r3, r7, r3
    3ca2:	781b      	ldrb	r3, [r3, #0]
    3ca4:	2b00      	cmp	r3, #0
    3ca6:	d152      	bne.n	3d4e <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    3ca8:	2312      	movs	r3, #18
    3caa:	18fb      	adds	r3, r7, r3
    3cac:	2200      	movs	r2, #0
    3cae:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    3cb0:	e033      	b.n	3d1a <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3cb2:	68fb      	ldr	r3, [r7, #12]
    3cb4:	8b5b      	ldrh	r3, [r3, #26]
    3cb6:	b29b      	uxth	r3, r3
    3cb8:	001a      	movs	r2, r3
    3cba:	2320      	movs	r3, #32
    3cbc:	4013      	ands	r3, r2
    3cbe:	d101      	bne.n	3cc4 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    3cc0:	2341      	movs	r3, #65	; 0x41
    3cc2:	e047      	b.n	3d54 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    3cc4:	687b      	ldr	r3, [r7, #4]
    3cc6:	0018      	movs	r0, r3
    3cc8:	4b24      	ldr	r3, [pc, #144]	; (3d5c <_i2c_master_write_packet+0x164>)
    3cca:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    3ccc:	683b      	ldr	r3, [r7, #0]
    3cce:	685a      	ldr	r2, [r3, #4]
    3cd0:	2312      	movs	r3, #18
    3cd2:	18fb      	adds	r3, r7, r3
    3cd4:	881b      	ldrh	r3, [r3, #0]
    3cd6:	2112      	movs	r1, #18
    3cd8:	1879      	adds	r1, r7, r1
    3cda:	1c58      	adds	r0, r3, #1
    3cdc:	8008      	strh	r0, [r1, #0]
    3cde:	18d3      	adds	r3, r2, r3
    3ce0:	7819      	ldrb	r1, [r3, #0]
    3ce2:	68fb      	ldr	r3, [r7, #12]
    3ce4:	2228      	movs	r2, #40	; 0x28
    3ce6:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    3ce8:	2317      	movs	r3, #23
    3cea:	18fc      	adds	r4, r7, r3
    3cec:	687b      	ldr	r3, [r7, #4]
    3cee:	0018      	movs	r0, r3
    3cf0:	4b1d      	ldr	r3, [pc, #116]	; (3d68 <_i2c_master_write_packet+0x170>)
    3cf2:	4798      	blx	r3
    3cf4:	0003      	movs	r3, r0
    3cf6:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    3cf8:	2317      	movs	r3, #23
    3cfa:	18fb      	adds	r3, r7, r3
    3cfc:	781b      	ldrb	r3, [r3, #0]
    3cfe:	2b00      	cmp	r3, #0
    3d00:	d115      	bne.n	3d2e <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3d02:	68fb      	ldr	r3, [r7, #12]
    3d04:	8b5b      	ldrh	r3, [r3, #26]
    3d06:	b29b      	uxth	r3, r3
    3d08:	001a      	movs	r2, r3
    3d0a:	2304      	movs	r3, #4
    3d0c:	4013      	ands	r3, r2
    3d0e:	d004      	beq.n	3d1a <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    3d10:	2317      	movs	r3, #23
    3d12:	18fb      	adds	r3, r7, r3
    3d14:	221e      	movs	r2, #30
    3d16:	701a      	strb	r2, [r3, #0]
				break;
    3d18:	e00a      	b.n	3d30 <_i2c_master_write_packet+0x138>
		while (tmp_data_length--) {
    3d1a:	2314      	movs	r3, #20
    3d1c:	18fb      	adds	r3, r7, r3
    3d1e:	881b      	ldrh	r3, [r3, #0]
    3d20:	2214      	movs	r2, #20
    3d22:	18ba      	adds	r2, r7, r2
    3d24:	1e59      	subs	r1, r3, #1
    3d26:	8011      	strh	r1, [r2, #0]
    3d28:	2b00      	cmp	r3, #0
    3d2a:	d1c2      	bne.n	3cb2 <_i2c_master_write_packet+0xba>
    3d2c:	e000      	b.n	3d30 <_i2c_master_write_packet+0x138>
				break;
    3d2e:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	7a9b      	ldrb	r3, [r3, #10]
    3d34:	2b00      	cmp	r3, #0
    3d36:	d00a      	beq.n	3d4e <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    3d38:	687b      	ldr	r3, [r7, #4]
    3d3a:	0018      	movs	r0, r3
    3d3c:	4b07      	ldr	r3, [pc, #28]	; (3d5c <_i2c_master_write_packet+0x164>)
    3d3e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3d40:	68fb      	ldr	r3, [r7, #12]
    3d42:	685b      	ldr	r3, [r3, #4]
    3d44:	22c0      	movs	r2, #192	; 0xc0
    3d46:	0292      	lsls	r2, r2, #10
    3d48:	431a      	orrs	r2, r3
    3d4a:	68fb      	ldr	r3, [r7, #12]
    3d4c:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    3d4e:	2317      	movs	r3, #23
    3d50:	18fb      	adds	r3, r7, r3
    3d52:	781b      	ldrb	r3, [r3, #0]
}
    3d54:	0018      	movs	r0, r3
    3d56:	46bd      	mov	sp, r7
    3d58:	b007      	add	sp, #28
    3d5a:	bd90      	pop	{r4, r7, pc}
    3d5c:	000032e9 	.word	0x000032e9
    3d60:	000038f1 	.word	0x000038f1
    3d64:	fffbffff 	.word	0xfffbffff
    3d68:	00003893 	.word	0x00003893
    3d6c:	00003835 	.word	0x00003835

00003d70 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3d70:	b580      	push	{r7, lr}
    3d72:	b082      	sub	sp, #8
    3d74:	af00      	add	r7, sp, #0
    3d76:	6078      	str	r0, [r7, #4]
    3d78:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    3d7a:	687b      	ldr	r3, [r7, #4]
    3d7c:	8b9b      	ldrh	r3, [r3, #28]
    3d7e:	b29b      	uxth	r3, r3
    3d80:	2b00      	cmp	r3, #0
    3d82:	d001      	beq.n	3d88 <i2c_master_write_packet_wait+0x18>
		return STATUS_BUSY;
    3d84:	2305      	movs	r3, #5
    3d86:	e00c      	b.n	3da2 <i2c_master_write_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3d88:	687b      	ldr	r3, [r7, #4]
    3d8a:	2201      	movs	r2, #1
    3d8c:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3d8e:	687b      	ldr	r3, [r7, #4]
    3d90:	2201      	movs	r2, #1
    3d92:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    3d94:	683a      	ldr	r2, [r7, #0]
    3d96:	687b      	ldr	r3, [r7, #4]
    3d98:	0011      	movs	r1, r2
    3d9a:	0018      	movs	r0, r3
    3d9c:	4b03      	ldr	r3, [pc, #12]	; (3dac <i2c_master_write_packet_wait+0x3c>)
    3d9e:	4798      	blx	r3
    3da0:	0003      	movs	r3, r0
}
    3da2:	0018      	movs	r0, r3
    3da4:	46bd      	mov	sp, r7
    3da6:	b002      	add	sp, #8
    3da8:	bd80      	pop	{r7, pc}
    3daa:	46c0      	nop			; (mov r8, r8)
    3dac:	00003bf9 	.word	0x00003bf9

00003db0 <i2c_master_is_syncing>:
{
    3db0:	b580      	push	{r7, lr}
    3db2:	b084      	sub	sp, #16
    3db4:	af00      	add	r7, sp, #0
    3db6:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    3db8:	687b      	ldr	r3, [r7, #4]
    3dba:	681b      	ldr	r3, [r3, #0]
    3dbc:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    3dbe:	68fb      	ldr	r3, [r7, #12]
    3dc0:	69db      	ldr	r3, [r3, #28]
    3dc2:	2207      	movs	r2, #7
    3dc4:	4013      	ands	r3, r2
    3dc6:	1e5a      	subs	r2, r3, #1
    3dc8:	4193      	sbcs	r3, r2
    3dca:	b2db      	uxtb	r3, r3
}
    3dcc:	0018      	movs	r0, r3
    3dce:	46bd      	mov	sp, r7
    3dd0:	b004      	add	sp, #16
    3dd2:	bd80      	pop	{r7, pc}

00003dd4 <_i2c_master_wait_for_sync>:
{
    3dd4:	b580      	push	{r7, lr}
    3dd6:	b082      	sub	sp, #8
    3dd8:	af00      	add	r7, sp, #0
    3dda:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    3ddc:	46c0      	nop			; (mov r8, r8)
    3dde:	687b      	ldr	r3, [r7, #4]
    3de0:	0018      	movs	r0, r3
    3de2:	4b04      	ldr	r3, [pc, #16]	; (3df4 <_i2c_master_wait_for_sync+0x20>)
    3de4:	4798      	blx	r3
    3de6:	1e03      	subs	r3, r0, #0
    3de8:	d1f9      	bne.n	3dde <_i2c_master_wait_for_sync+0xa>
}
    3dea:	46c0      	nop			; (mov r8, r8)
    3dec:	46bd      	mov	sp, r7
    3dee:	b002      	add	sp, #8
    3df0:	bd80      	pop	{r7, pc}
    3df2:	46c0      	nop			; (mov r8, r8)
    3df4:	00003db1 	.word	0x00003db1

00003df8 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    3df8:	b580      	push	{r7, lr}
    3dfa:	b084      	sub	sp, #16
    3dfc:	af00      	add	r7, sp, #0
    3dfe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3e00:	687b      	ldr	r3, [r7, #4]
    3e02:	681b      	ldr	r3, [r3, #0]
    3e04:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    3e06:	68fb      	ldr	r3, [r7, #12]
    3e08:	681b      	ldr	r3, [r3, #0]
    3e0a:	011b      	lsls	r3, r3, #4
    3e0c:	0fdb      	lsrs	r3, r3, #31
    3e0e:	b2db      	uxtb	r3, r3
    3e10:	001a      	movs	r2, r3
    3e12:	230b      	movs	r3, #11
    3e14:	18fb      	adds	r3, r7, r3
    3e16:	1e51      	subs	r1, r2, #1
    3e18:	418a      	sbcs	r2, r1
    3e1a:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    3e1c:	2308      	movs	r3, #8
    3e1e:	18fb      	adds	r3, r7, r3
    3e20:	687a      	ldr	r2, [r7, #4]
    3e22:	8b52      	ldrh	r2, [r2, #26]
    3e24:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    3e26:	687b      	ldr	r3, [r7, #4]
    3e28:	8b9b      	ldrh	r3, [r3, #28]
    3e2a:	b29a      	uxth	r2, r3
    3e2c:	2308      	movs	r3, #8
    3e2e:	18fb      	adds	r3, r7, r3
    3e30:	2108      	movs	r1, #8
    3e32:	1879      	adds	r1, r7, r1
    3e34:	8809      	ldrh	r1, [r1, #0]
    3e36:	1a8a      	subs	r2, r1, r2
    3e38:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    3e3a:	687b      	ldr	r3, [r7, #4]
    3e3c:	8b9b      	ldrh	r3, [r3, #28]
    3e3e:	b29b      	uxth	r3, r3
    3e40:	3b01      	subs	r3, #1
    3e42:	b29a      	uxth	r2, r3
    3e44:	687b      	ldr	r3, [r7, #4]
    3e46:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
    3e48:	230b      	movs	r3, #11
    3e4a:	18fb      	adds	r3, r7, r3
    3e4c:	781b      	ldrb	r3, [r3, #0]
    3e4e:	2b00      	cmp	r3, #0
    3e50:	d010      	beq.n	3e74 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
    3e52:	687b      	ldr	r3, [r7, #4]
    3e54:	7adb      	ldrb	r3, [r3, #11]
    3e56:	2b00      	cmp	r3, #0
    3e58:	d01c      	beq.n	3e94 <_i2c_master_read+0x9c>
    3e5a:	687b      	ldr	r3, [r7, #4]
    3e5c:	8b9b      	ldrh	r3, [r3, #28]
    3e5e:	b29b      	uxth	r3, r3
    3e60:	2b01      	cmp	r3, #1
    3e62:	d117      	bne.n	3e94 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3e64:	68fb      	ldr	r3, [r7, #12]
    3e66:	685b      	ldr	r3, [r3, #4]
    3e68:	2280      	movs	r2, #128	; 0x80
    3e6a:	02d2      	lsls	r2, r2, #11
    3e6c:	431a      	orrs	r2, r3
    3e6e:	68fb      	ldr	r3, [r7, #12]
    3e70:	605a      	str	r2, [r3, #4]
    3e72:	e00f      	b.n	3e94 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    3e74:	687b      	ldr	r3, [r7, #4]
    3e76:	7adb      	ldrb	r3, [r3, #11]
    3e78:	2b00      	cmp	r3, #0
    3e7a:	d00b      	beq.n	3e94 <_i2c_master_read+0x9c>
    3e7c:	687b      	ldr	r3, [r7, #4]
    3e7e:	8b9b      	ldrh	r3, [r3, #28]
    3e80:	b29b      	uxth	r3, r3
    3e82:	2b00      	cmp	r3, #0
    3e84:	d106      	bne.n	3e94 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3e86:	68fb      	ldr	r3, [r7, #12]
    3e88:	685b      	ldr	r3, [r3, #4]
    3e8a:	2280      	movs	r2, #128	; 0x80
    3e8c:	02d2      	lsls	r2, r2, #11
    3e8e:	431a      	orrs	r2, r3
    3e90:	68fb      	ldr	r3, [r7, #12]
    3e92:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    3e94:	687b      	ldr	r3, [r7, #4]
    3e96:	8b9b      	ldrh	r3, [r3, #28]
    3e98:	b29b      	uxth	r3, r3
    3e9a:	2b00      	cmp	r3, #0
    3e9c:	d10e      	bne.n	3ebc <_i2c_master_read+0xc4>
		if (module->send_stop) {
    3e9e:	687b      	ldr	r3, [r7, #4]
    3ea0:	7a9b      	ldrb	r3, [r3, #10]
    3ea2:	2b00      	cmp	r3, #0
    3ea4:	d00a      	beq.n	3ebc <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    3ea6:	687b      	ldr	r3, [r7, #4]
    3ea8:	0018      	movs	r0, r3
    3eaa:	4b0e      	ldr	r3, [pc, #56]	; (3ee4 <_i2c_master_read+0xec>)
    3eac:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3eae:	68fb      	ldr	r3, [r7, #12]
    3eb0:	685b      	ldr	r3, [r3, #4]
    3eb2:	22c0      	movs	r2, #192	; 0xc0
    3eb4:	0292      	lsls	r2, r2, #10
    3eb6:	431a      	orrs	r2, r3
    3eb8:	68fb      	ldr	r3, [r7, #12]
    3eba:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    3ebc:	687b      	ldr	r3, [r7, #4]
    3ebe:	0018      	movs	r0, r3
    3ec0:	4b08      	ldr	r3, [pc, #32]	; (3ee4 <_i2c_master_read+0xec>)
    3ec2:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    3ec4:	687b      	ldr	r3, [r7, #4]
    3ec6:	6a1a      	ldr	r2, [r3, #32]
    3ec8:	2308      	movs	r3, #8
    3eca:	18fb      	adds	r3, r7, r3
    3ecc:	881b      	ldrh	r3, [r3, #0]
    3ece:	18d3      	adds	r3, r2, r3
    3ed0:	68fa      	ldr	r2, [r7, #12]
    3ed2:	2128      	movs	r1, #40	; 0x28
    3ed4:	5c52      	ldrb	r2, [r2, r1]
    3ed6:	b2d2      	uxtb	r2, r2
    3ed8:	701a      	strb	r2, [r3, #0]
}
    3eda:	46c0      	nop			; (mov r8, r8)
    3edc:	46bd      	mov	sp, r7
    3ede:	b004      	add	sp, #16
    3ee0:	bd80      	pop	{r7, pc}
    3ee2:	46c0      	nop			; (mov r8, r8)
    3ee4:	00003dd5 	.word	0x00003dd5

00003ee8 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    3ee8:	b580      	push	{r7, lr}
    3eea:	b084      	sub	sp, #16
    3eec:	af00      	add	r7, sp, #0
    3eee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3ef0:	687b      	ldr	r3, [r7, #4]
    3ef2:	681b      	ldr	r3, [r3, #0]
    3ef4:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    3ef6:	68fb      	ldr	r3, [r7, #12]
    3ef8:	8b5b      	ldrh	r3, [r3, #26]
    3efa:	b29b      	uxth	r3, r3
    3efc:	001a      	movs	r2, r3
    3efe:	2304      	movs	r3, #4
    3f00:	4013      	ands	r3, r2
    3f02:	d004      	beq.n	3f0e <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    3f04:	687b      	ldr	r3, [r7, #4]
    3f06:	2225      	movs	r2, #37	; 0x25
    3f08:	211e      	movs	r1, #30
    3f0a:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
    3f0c:	e024      	b.n	3f58 <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    3f0e:	230a      	movs	r3, #10
    3f10:	18fb      	adds	r3, r7, r3
    3f12:	687a      	ldr	r2, [r7, #4]
    3f14:	8b52      	ldrh	r2, [r2, #26]
    3f16:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	8b9b      	ldrh	r3, [r3, #28]
    3f1c:	b29a      	uxth	r2, r3
    3f1e:	230a      	movs	r3, #10
    3f20:	18fb      	adds	r3, r7, r3
    3f22:	210a      	movs	r1, #10
    3f24:	1879      	adds	r1, r7, r1
    3f26:	8809      	ldrh	r1, [r1, #0]
    3f28:	1a8a      	subs	r2, r1, r2
    3f2a:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	8b9b      	ldrh	r3, [r3, #28]
    3f30:	b29b      	uxth	r3, r3
    3f32:	3b01      	subs	r3, #1
    3f34:	b29a      	uxth	r2, r3
    3f36:	687b      	ldr	r3, [r7, #4]
    3f38:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    3f3a:	687b      	ldr	r3, [r7, #4]
    3f3c:	0018      	movs	r0, r3
    3f3e:	4b08      	ldr	r3, [pc, #32]	; (3f60 <_i2c_master_write+0x78>)
    3f40:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    3f42:	687b      	ldr	r3, [r7, #4]
    3f44:	6a1a      	ldr	r2, [r3, #32]
    3f46:	230a      	movs	r3, #10
    3f48:	18fb      	adds	r3, r7, r3
    3f4a:	881b      	ldrh	r3, [r3, #0]
    3f4c:	18d3      	adds	r3, r2, r3
    3f4e:	781b      	ldrb	r3, [r3, #0]
    3f50:	b2d9      	uxtb	r1, r3
    3f52:	68fb      	ldr	r3, [r7, #12]
    3f54:	2228      	movs	r2, #40	; 0x28
    3f56:	5499      	strb	r1, [r3, r2]
}
    3f58:	46bd      	mov	sp, r7
    3f5a:	b004      	add	sp, #16
    3f5c:	bd80      	pop	{r7, pc}
    3f5e:	46c0      	nop			; (mov r8, r8)
    3f60:	00003dd5 	.word	0x00003dd5

00003f64 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
    3f64:	b580      	push	{r7, lr}
    3f66:	b084      	sub	sp, #16
    3f68:	af00      	add	r7, sp, #0
    3f6a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3f6c:	687b      	ldr	r3, [r7, #4]
    3f6e:	681b      	ldr	r3, [r3, #0]
    3f70:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    3f72:	68fb      	ldr	r3, [r7, #12]
    3f74:	7e1b      	ldrb	r3, [r3, #24]
    3f76:	b2db      	uxtb	r3, r3
    3f78:	001a      	movs	r2, r3
    3f7a:	2301      	movs	r3, #1
    3f7c:	4013      	ands	r3, r2
    3f7e:	d02b      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    3f80:	68fb      	ldr	r3, [r7, #12]
    3f82:	2201      	movs	r2, #1
    3f84:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3f86:	68fb      	ldr	r3, [r7, #12]
    3f88:	8b5b      	ldrh	r3, [r3, #26]
    3f8a:	b29b      	uxth	r3, r3
    3f8c:	001a      	movs	r2, r3
    3f8e:	2302      	movs	r3, #2
    3f90:	4013      	ands	r3, r2
    3f92:	d004      	beq.n	3f9e <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    3f94:	687b      	ldr	r3, [r7, #4]
    3f96:	2225      	movs	r2, #37	; 0x25
    3f98:	2141      	movs	r1, #65	; 0x41
    3f9a:	5499      	strb	r1, [r3, r2]
    3f9c:	e01c      	b.n	3fd8 <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3f9e:	68fb      	ldr	r3, [r7, #12]
    3fa0:	8b5b      	ldrh	r3, [r3, #26]
    3fa2:	b29b      	uxth	r3, r3
    3fa4:	001a      	movs	r2, r3
    3fa6:	2304      	movs	r3, #4
    3fa8:	4013      	ands	r3, r2
    3faa:	d015      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    3fac:	687b      	ldr	r3, [r7, #4]
    3fae:	2225      	movs	r2, #37	; 0x25
    3fb0:	2118      	movs	r1, #24
    3fb2:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
    3fb4:	687b      	ldr	r3, [r7, #4]
    3fb6:	2200      	movs	r2, #0
    3fb8:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
    3fba:	687b      	ldr	r3, [r7, #4]
    3fbc:	7a9b      	ldrb	r3, [r3, #10]
    3fbe:	2b00      	cmp	r3, #0
    3fc0:	d00a      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    3fc2:	687b      	ldr	r3, [r7, #4]
    3fc4:	0018      	movs	r0, r3
    3fc6:	4b13      	ldr	r3, [pc, #76]	; (4014 <_i2c_master_async_address_response+0xb0>)
    3fc8:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3fca:	68fb      	ldr	r3, [r7, #12]
    3fcc:	685b      	ldr	r3, [r3, #4]
    3fce:	22c0      	movs	r2, #192	; 0xc0
    3fd0:	0292      	lsls	r2, r2, #10
    3fd2:	431a      	orrs	r2, r3
    3fd4:	68fb      	ldr	r3, [r7, #12]
    3fd6:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    3fd8:	687b      	ldr	r3, [r7, #4]
    3fda:	8b9b      	ldrh	r3, [r3, #28]
    3fdc:	b29a      	uxth	r2, r3
    3fde:	687b      	ldr	r3, [r7, #4]
    3fe0:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    3fe2:	687b      	ldr	r3, [r7, #4]
    3fe4:	2225      	movs	r2, #37	; 0x25
    3fe6:	5c9b      	ldrb	r3, [r3, r2]
    3fe8:	b2db      	uxtb	r3, r3
    3fea:	2b05      	cmp	r3, #5
    3fec:	d10e      	bne.n	400c <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    3fee:	687b      	ldr	r3, [r7, #4]
    3ff0:	2224      	movs	r2, #36	; 0x24
    3ff2:	5c9b      	ldrb	r3, [r3, r2]
    3ff4:	b2db      	uxtb	r3, r3
    3ff6:	2b00      	cmp	r3, #0
    3ff8:	d104      	bne.n	4004 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
    3ffa:	687b      	ldr	r3, [r7, #4]
    3ffc:	0018      	movs	r0, r3
    3ffe:	4b06      	ldr	r3, [pc, #24]	; (4018 <_i2c_master_async_address_response+0xb4>)
    4000:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
    4002:	e003      	b.n	400c <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
    4004:	687b      	ldr	r3, [r7, #4]
    4006:	0018      	movs	r0, r3
    4008:	4b04      	ldr	r3, [pc, #16]	; (401c <_i2c_master_async_address_response+0xb8>)
    400a:	4798      	blx	r3
}
    400c:	46c0      	nop			; (mov r8, r8)
    400e:	46bd      	mov	sp, r7
    4010:	b004      	add	sp, #16
    4012:	bd80      	pop	{r7, pc}
    4014:	00003dd5 	.word	0x00003dd5
    4018:	00003ee9 	.word	0x00003ee9
    401c:	00003df9 	.word	0x00003df9

00004020 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    4020:	b580      	push	{r7, lr}
    4022:	b086      	sub	sp, #24
    4024:	af00      	add	r7, sp, #0
    4026:	0002      	movs	r2, r0
    4028:	1dfb      	adds	r3, r7, #7
    402a:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
    402c:	1dfb      	adds	r3, r7, #7
    402e:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
    4030:	4b93      	ldr	r3, [pc, #588]	; (4280 <_i2c_master_interrupt_handler+0x260>)
    4032:	0092      	lsls	r2, r2, #2
    4034:	58d3      	ldr	r3, [r2, r3]
    4036:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    4038:	697b      	ldr	r3, [r7, #20]
    403a:	681b      	ldr	r3, [r3, #0]
    403c:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    403e:	693b      	ldr	r3, [r7, #16]
    4040:	681b      	ldr	r3, [r3, #0]
    4042:	011b      	lsls	r3, r3, #4
    4044:	0fdb      	lsrs	r3, r3, #31
    4046:	b2db      	uxtb	r3, r3
    4048:	001a      	movs	r2, r3
    404a:	230f      	movs	r3, #15
    404c:	18fb      	adds	r3, r7, r3
    404e:	1e51      	subs	r1, r2, #1
    4050:	418a      	sbcs	r2, r1
    4052:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    4054:	230e      	movs	r3, #14
    4056:	18fb      	adds	r3, r7, r3
    4058:	697a      	ldr	r2, [r7, #20]
    405a:	7e52      	ldrb	r2, [r2, #25]
    405c:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    405e:	697b      	ldr	r3, [r7, #20]
    4060:	7e1b      	ldrb	r3, [r3, #24]
    4062:	b2da      	uxtb	r2, r3
    4064:	230e      	movs	r3, #14
    4066:	18fb      	adds	r3, r7, r3
    4068:	210e      	movs	r1, #14
    406a:	1879      	adds	r1, r7, r1
    406c:	7809      	ldrb	r1, [r1, #0]
    406e:	400a      	ands	r2, r1
    4070:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    4072:	697b      	ldr	r3, [r7, #20]
    4074:	8b5b      	ldrh	r3, [r3, #26]
    4076:	b29b      	uxth	r3, r3
    4078:	2b00      	cmp	r3, #0
    407a:	d109      	bne.n	4090 <_i2c_master_interrupt_handler+0x70>
    407c:	697b      	ldr	r3, [r7, #20]
    407e:	8b9b      	ldrh	r3, [r3, #28]
    4080:	b29b      	uxth	r3, r3
    4082:	2b00      	cmp	r3, #0
    4084:	d004      	beq.n	4090 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
    4086:	697b      	ldr	r3, [r7, #20]
    4088:	0018      	movs	r0, r3
    408a:	4b7e      	ldr	r3, [pc, #504]	; (4284 <_i2c_master_interrupt_handler+0x264>)
    408c:	4798      	blx	r3
    408e:	e070      	b.n	4172 <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    4090:	697b      	ldr	r3, [r7, #20]
    4092:	8b5b      	ldrh	r3, [r3, #26]
    4094:	b29b      	uxth	r3, r3
    4096:	2b00      	cmp	r3, #0
    4098:	d039      	beq.n	410e <_i2c_master_interrupt_handler+0xee>
    409a:	697b      	ldr	r3, [r7, #20]
    409c:	8b9b      	ldrh	r3, [r3, #28]
    409e:	b29b      	uxth	r3, r3
    40a0:	2b00      	cmp	r3, #0
    40a2:	d134      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
    40a4:	697b      	ldr	r3, [r7, #20]
    40a6:	2225      	movs	r2, #37	; 0x25
    40a8:	5c9b      	ldrb	r3, [r3, r2]
    40aa:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    40ac:	2b05      	cmp	r3, #5
    40ae:	d12e      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    40b0:	697b      	ldr	r3, [r7, #20]
    40b2:	2224      	movs	r2, #36	; 0x24
    40b4:	5c9b      	ldrb	r3, [r3, r2]
    40b6:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    40b8:	2b00      	cmp	r3, #0
    40ba:	d128      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    40bc:	693b      	ldr	r3, [r7, #16]
    40be:	2203      	movs	r2, #3
    40c0:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    40c2:	697b      	ldr	r3, [r7, #20]
    40c4:	2200      	movs	r2, #0
    40c6:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    40c8:	697b      	ldr	r3, [r7, #20]
    40ca:	2225      	movs	r2, #37	; 0x25
    40cc:	2100      	movs	r1, #0
    40ce:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
    40d0:	697b      	ldr	r3, [r7, #20]
    40d2:	7a9b      	ldrb	r3, [r3, #10]
    40d4:	2b00      	cmp	r3, #0
    40d6:	d00b      	beq.n	40f0 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    40d8:	697b      	ldr	r3, [r7, #20]
    40da:	0018      	movs	r0, r3
    40dc:	4b6a      	ldr	r3, [pc, #424]	; (4288 <_i2c_master_interrupt_handler+0x268>)
    40de:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    40e0:	693b      	ldr	r3, [r7, #16]
    40e2:	685b      	ldr	r3, [r3, #4]
    40e4:	22c0      	movs	r2, #192	; 0xc0
    40e6:	0292      	lsls	r2, r2, #10
    40e8:	431a      	orrs	r2, r3
    40ea:	693b      	ldr	r3, [r7, #16]
    40ec:	605a      	str	r2, [r3, #4]
    40ee:	e002      	b.n	40f6 <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    40f0:	693b      	ldr	r3, [r7, #16]
    40f2:	2201      	movs	r2, #1
    40f4:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    40f6:	230e      	movs	r3, #14
    40f8:	18fb      	adds	r3, r7, r3
    40fa:	781b      	ldrb	r3, [r3, #0]
    40fc:	2201      	movs	r2, #1
    40fe:	4013      	ands	r3, r2
    4100:	d037      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    4102:	697b      	ldr	r3, [r7, #20]
    4104:	68db      	ldr	r3, [r3, #12]
    4106:	697a      	ldr	r2, [r7, #20]
    4108:	0010      	movs	r0, r2
    410a:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    410c:	e031      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    410e:	697b      	ldr	r3, [r7, #20]
    4110:	8b5b      	ldrh	r3, [r3, #26]
    4112:	b29b      	uxth	r3, r3
    4114:	2b00      	cmp	r3, #0
    4116:	d02c      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
    4118:	697b      	ldr	r3, [r7, #20]
    411a:	8b9b      	ldrh	r3, [r3, #28]
    411c:	b29b      	uxth	r3, r3
    411e:	2b00      	cmp	r3, #0
    4120:	d027      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    4122:	693b      	ldr	r3, [r7, #16]
    4124:	8b5b      	ldrh	r3, [r3, #26]
    4126:	b29b      	uxth	r3, r3
    4128:	001a      	movs	r2, r3
    412a:	2320      	movs	r3, #32
    412c:	4013      	ands	r3, r2
    412e:	d111      	bne.n	4154 <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    4130:	230f      	movs	r3, #15
    4132:	18fb      	adds	r3, r7, r3
    4134:	781b      	ldrb	r3, [r3, #0]
    4136:	2201      	movs	r2, #1
    4138:	4053      	eors	r3, r2
    413a:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    413c:	2b00      	cmp	r3, #0
    413e:	d104      	bne.n	414a <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    4140:	697b      	ldr	r3, [r7, #20]
    4142:	8b9b      	ldrh	r3, [r3, #28]
    4144:	b29b      	uxth	r3, r3
    4146:	2b01      	cmp	r3, #1
    4148:	d004      	beq.n	4154 <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
    414a:	697b      	ldr	r3, [r7, #20]
    414c:	2225      	movs	r2, #37	; 0x25
    414e:	2141      	movs	r1, #65	; 0x41
    4150:	5499      	strb	r1, [r3, r2]
    4152:	e00e      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4154:	697b      	ldr	r3, [r7, #20]
    4156:	2224      	movs	r2, #36	; 0x24
    4158:	5c9b      	ldrb	r3, [r3, r2]
    415a:	b2db      	uxtb	r3, r3
    415c:	2b00      	cmp	r3, #0
    415e:	d104      	bne.n	416a <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
    4160:	697b      	ldr	r3, [r7, #20]
    4162:	0018      	movs	r0, r3
    4164:	4b49      	ldr	r3, [pc, #292]	; (428c <_i2c_master_interrupt_handler+0x26c>)
    4166:	4798      	blx	r3
    4168:	e003      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
    416a:	697b      	ldr	r3, [r7, #20]
    416c:	0018      	movs	r0, r3
    416e:	4b48      	ldr	r3, [pc, #288]	; (4290 <_i2c_master_interrupt_handler+0x270>)
    4170:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    4172:	697b      	ldr	r3, [r7, #20]
    4174:	8b5b      	ldrh	r3, [r3, #26]
    4176:	b29b      	uxth	r3, r3
    4178:	2b00      	cmp	r3, #0
    417a:	d047      	beq.n	420c <_i2c_master_interrupt_handler+0x1ec>
    417c:	697b      	ldr	r3, [r7, #20]
    417e:	8b9b      	ldrh	r3, [r3, #28]
    4180:	b29b      	uxth	r3, r3
    4182:	2b00      	cmp	r3, #0
    4184:	d142      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
    4186:	697b      	ldr	r3, [r7, #20]
    4188:	2225      	movs	r2, #37	; 0x25
    418a:	5c9b      	ldrb	r3, [r3, r2]
    418c:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    418e:	2b05      	cmp	r3, #5
    4190:	d13c      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    4192:	697b      	ldr	r3, [r7, #20]
    4194:	2224      	movs	r2, #36	; 0x24
    4196:	5c9b      	ldrb	r3, [r3, r2]
    4198:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    419a:	2b01      	cmp	r3, #1
    419c:	d136      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    419e:	693b      	ldr	r3, [r7, #16]
    41a0:	7e1b      	ldrb	r3, [r3, #24]
    41a2:	b2db      	uxtb	r3, r3
    41a4:	001a      	movs	r2, r3
    41a6:	2302      	movs	r3, #2
    41a8:	4013      	ands	r3, r2
    41aa:	d002      	beq.n	41b2 <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    41ac:	693b      	ldr	r3, [r7, #16]
    41ae:	2202      	movs	r2, #2
    41b0:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    41b2:	693b      	ldr	r3, [r7, #16]
    41b4:	2203      	movs	r2, #3
    41b6:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    41b8:	697b      	ldr	r3, [r7, #20]
    41ba:	2200      	movs	r2, #0
    41bc:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    41be:	697b      	ldr	r3, [r7, #20]
    41c0:	2225      	movs	r2, #37	; 0x25
    41c2:	2100      	movs	r1, #0
    41c4:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    41c6:	230e      	movs	r3, #14
    41c8:	18fb      	adds	r3, r7, r3
    41ca:	781b      	ldrb	r3, [r3, #0]
    41cc:	2202      	movs	r2, #2
    41ce:	4013      	ands	r3, r2
    41d0:	d00b      	beq.n	41ea <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    41d2:	697b      	ldr	r3, [r7, #20]
    41d4:	2224      	movs	r2, #36	; 0x24
    41d6:	5c9b      	ldrb	r3, [r3, r2]
    41d8:	b2db      	uxtb	r3, r3
    41da:	2b01      	cmp	r3, #1
    41dc:	d105      	bne.n	41ea <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    41de:	697b      	ldr	r3, [r7, #20]
    41e0:	691b      	ldr	r3, [r3, #16]
    41e2:	697a      	ldr	r2, [r7, #20]
    41e4:	0010      	movs	r0, r2
    41e6:	4798      	blx	r3
    41e8:	e010      	b.n	420c <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    41ea:	230e      	movs	r3, #14
    41ec:	18fb      	adds	r3, r7, r3
    41ee:	781b      	ldrb	r3, [r3, #0]
    41f0:	2201      	movs	r2, #1
    41f2:	4013      	ands	r3, r2
    41f4:	d00a      	beq.n	420c <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    41f6:	697b      	ldr	r3, [r7, #20]
    41f8:	2224      	movs	r2, #36	; 0x24
    41fa:	5c9b      	ldrb	r3, [r3, r2]
    41fc:	b2db      	uxtb	r3, r3
    41fe:	2b00      	cmp	r3, #0
    4200:	d104      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    4202:	697b      	ldr	r3, [r7, #20]
    4204:	68db      	ldr	r3, [r3, #12]
    4206:	697a      	ldr	r2, [r7, #20]
    4208:	0010      	movs	r0, r2
    420a:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    420c:	697b      	ldr	r3, [r7, #20]
    420e:	2225      	movs	r2, #37	; 0x25
    4210:	5c9b      	ldrb	r3, [r3, r2]
    4212:	b2db      	uxtb	r3, r3
    4214:	2b05      	cmp	r3, #5
    4216:	d02e      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
    4218:	697b      	ldr	r3, [r7, #20]
    421a:	2225      	movs	r2, #37	; 0x25
    421c:	5c9b      	ldrb	r3, [r3, r2]
    421e:	b2db      	uxtb	r3, r3
    4220:	2b00      	cmp	r3, #0
    4222:	d028      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    4224:	693b      	ldr	r3, [r7, #16]
    4226:	2203      	movs	r2, #3
    4228:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    422a:	697b      	ldr	r3, [r7, #20]
    422c:	2200      	movs	r2, #0
    422e:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
    4230:	697b      	ldr	r3, [r7, #20]
    4232:	2200      	movs	r2, #0
    4234:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    4236:	697b      	ldr	r3, [r7, #20]
    4238:	2225      	movs	r2, #37	; 0x25
    423a:	5c9b      	ldrb	r3, [r3, r2]
    423c:	b2db      	uxtb	r3, r3
    423e:	2b41      	cmp	r3, #65	; 0x41
    4240:	d00e      	beq.n	4260 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
    4242:	697b      	ldr	r3, [r7, #20]
    4244:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    4246:	2b00      	cmp	r3, #0
    4248:	d00a      	beq.n	4260 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
    424a:	697b      	ldr	r3, [r7, #20]
    424c:	0018      	movs	r0, r3
    424e:	4b0e      	ldr	r3, [pc, #56]	; (4288 <_i2c_master_interrupt_handler+0x268>)
    4250:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    4252:	693b      	ldr	r3, [r7, #16]
    4254:	685b      	ldr	r3, [r3, #4]
    4256:	22e0      	movs	r2, #224	; 0xe0
    4258:	02d2      	lsls	r2, r2, #11
    425a:	431a      	orrs	r2, r3
    425c:	693b      	ldr	r3, [r7, #16]
    425e:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    4260:	230e      	movs	r3, #14
    4262:	18fb      	adds	r3, r7, r3
    4264:	781b      	ldrb	r3, [r3, #0]
    4266:	2204      	movs	r2, #4
    4268:	4013      	ands	r3, r2
    426a:	d004      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    426c:	697b      	ldr	r3, [r7, #20]
    426e:	695b      	ldr	r3, [r3, #20]
    4270:	697a      	ldr	r2, [r7, #20]
    4272:	0010      	movs	r0, r2
    4274:	4798      	blx	r3
		}
	}
}
    4276:	46c0      	nop			; (mov r8, r8)
    4278:	46bd      	mov	sp, r7
    427a:	b006      	add	sp, #24
    427c:	bd80      	pop	{r7, pc}
    427e:	46c0      	nop			; (mov r8, r8)
    4280:	2000055c 	.word	0x2000055c
    4284:	00003f65 	.word	0x00003f65
    4288:	00003dd5 	.word	0x00003dd5
    428c:	00003ee9 	.word	0x00003ee9
    4290:	00003df9 	.word	0x00003df9

00004294 <system_gclk_chan_get_config_defaults>:
{
    4294:	b580      	push	{r7, lr}
    4296:	b082      	sub	sp, #8
    4298:	af00      	add	r7, sp, #0
    429a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    429c:	687b      	ldr	r3, [r7, #4]
    429e:	2200      	movs	r2, #0
    42a0:	701a      	strb	r2, [r3, #0]
}
    42a2:	46c0      	nop			; (mov r8, r8)
    42a4:	46bd      	mov	sp, r7
    42a6:	b002      	add	sp, #8
    42a8:	bd80      	pop	{r7, pc}
	...

000042ac <system_apb_clock_set_mask>:
{
    42ac:	b580      	push	{r7, lr}
    42ae:	b082      	sub	sp, #8
    42b0:	af00      	add	r7, sp, #0
    42b2:	0002      	movs	r2, r0
    42b4:	6039      	str	r1, [r7, #0]
    42b6:	1dfb      	adds	r3, r7, #7
    42b8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    42ba:	1dfb      	adds	r3, r7, #7
    42bc:	781b      	ldrb	r3, [r3, #0]
    42be:	2b01      	cmp	r3, #1
    42c0:	d00a      	beq.n	42d8 <system_apb_clock_set_mask+0x2c>
    42c2:	2b02      	cmp	r3, #2
    42c4:	d00f      	beq.n	42e6 <system_apb_clock_set_mask+0x3a>
    42c6:	2b00      	cmp	r3, #0
    42c8:	d114      	bne.n	42f4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    42ca:	4b0e      	ldr	r3, [pc, #56]	; (4304 <system_apb_clock_set_mask+0x58>)
    42cc:	4a0d      	ldr	r2, [pc, #52]	; (4304 <system_apb_clock_set_mask+0x58>)
    42ce:	6991      	ldr	r1, [r2, #24]
    42d0:	683a      	ldr	r2, [r7, #0]
    42d2:	430a      	orrs	r2, r1
    42d4:	619a      	str	r2, [r3, #24]
			break;
    42d6:	e00f      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    42d8:	4b0a      	ldr	r3, [pc, #40]	; (4304 <system_apb_clock_set_mask+0x58>)
    42da:	4a0a      	ldr	r2, [pc, #40]	; (4304 <system_apb_clock_set_mask+0x58>)
    42dc:	69d1      	ldr	r1, [r2, #28]
    42de:	683a      	ldr	r2, [r7, #0]
    42e0:	430a      	orrs	r2, r1
    42e2:	61da      	str	r2, [r3, #28]
			break;
    42e4:	e008      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    42e6:	4b07      	ldr	r3, [pc, #28]	; (4304 <system_apb_clock_set_mask+0x58>)
    42e8:	4a06      	ldr	r2, [pc, #24]	; (4304 <system_apb_clock_set_mask+0x58>)
    42ea:	6a11      	ldr	r1, [r2, #32]
    42ec:	683a      	ldr	r2, [r7, #0]
    42ee:	430a      	orrs	r2, r1
    42f0:	621a      	str	r2, [r3, #32]
			break;
    42f2:	e001      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    42f4:	2317      	movs	r3, #23
    42f6:	e000      	b.n	42fa <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    42f8:	2300      	movs	r3, #0
}
    42fa:	0018      	movs	r0, r3
    42fc:	46bd      	mov	sp, r7
    42fe:	b002      	add	sp, #8
    4300:	bd80      	pop	{r7, pc}
    4302:	46c0      	nop			; (mov r8, r8)
    4304:	40000400 	.word	0x40000400

00004308 <system_pinmux_get_config_defaults>:
{
    4308:	b580      	push	{r7, lr}
    430a:	b082      	sub	sp, #8
    430c:	af00      	add	r7, sp, #0
    430e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4310:	687b      	ldr	r3, [r7, #4]
    4312:	2280      	movs	r2, #128	; 0x80
    4314:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4316:	687b      	ldr	r3, [r7, #4]
    4318:	2200      	movs	r2, #0
    431a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    431c:	687b      	ldr	r3, [r7, #4]
    431e:	2201      	movs	r2, #1
    4320:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4322:	687b      	ldr	r3, [r7, #4]
    4324:	2200      	movs	r2, #0
    4326:	70da      	strb	r2, [r3, #3]
}
    4328:	46c0      	nop			; (mov r8, r8)
    432a:	46bd      	mov	sp, r7
    432c:	b002      	add	sp, #8
    432e:	bd80      	pop	{r7, pc}

00004330 <system_is_debugger_present>:
{
    4330:	b580      	push	{r7, lr}
    4332:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4334:	4b05      	ldr	r3, [pc, #20]	; (434c <system_is_debugger_present+0x1c>)
    4336:	789b      	ldrb	r3, [r3, #2]
    4338:	b2db      	uxtb	r3, r3
    433a:	001a      	movs	r2, r3
    433c:	2302      	movs	r3, #2
    433e:	4013      	ands	r3, r2
    4340:	1e5a      	subs	r2, r3, #1
    4342:	4193      	sbcs	r3, r2
    4344:	b2db      	uxtb	r3, r3
}
    4346:	0018      	movs	r0, r3
    4348:	46bd      	mov	sp, r7
    434a:	bd80      	pop	{r7, pc}
    434c:	41002000 	.word	0x41002000

00004350 <_i2c_slave_set_config>:
 *                                         previously set
 */
static enum status_code _i2c_slave_set_config(
		struct i2c_slave_module *const module,
		const struct i2c_slave_config *const config)
{
    4350:	b580      	push	{r7, lr}
    4352:	b088      	sub	sp, #32
    4354:	af00      	add	r7, sp, #0
    4356:	6078      	str	r0, [r7, #4]
    4358:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    435a:	687b      	ldr	r3, [r7, #4]
    435c:	681b      	ldr	r3, [r3, #0]
    435e:	613b      	str	r3, [r7, #16]
	Sercom *const sercom_hw = module->hw;
    4360:	687b      	ldr	r3, [r7, #4]
    4362:	681b      	ldr	r3, [r3, #0]
    4364:	60fb      	str	r3, [r7, #12]

	module->buffer_timeout = config->buffer_timeout;
    4366:	683b      	ldr	r3, [r7, #0]
    4368:	891a      	ldrh	r2, [r3, #8]
    436a:	687b      	ldr	r3, [r7, #4]
    436c:	80da      	strh	r2, [r3, #6]
	module->ten_bit_address = config->ten_bit_address;
    436e:	683b      	ldr	r3, [r7, #0]
    4370:	7c1a      	ldrb	r2, [r3, #16]
    4372:	687b      	ldr	r3, [r7, #4]
    4374:	721a      	strb	r2, [r3, #8]

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    4376:	2308      	movs	r3, #8
    4378:	18fb      	adds	r3, r7, r3
    437a:	0018      	movs	r0, r3
    437c:	4b49      	ldr	r3, [pc, #292]	; (44a4 <_i2c_slave_set_config+0x154>)
    437e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    4380:	683b      	ldr	r3, [r7, #0]
    4382:	69db      	ldr	r3, [r3, #28]
    4384:	61bb      	str	r3, [r7, #24]
	uint32_t pad1 = config->pinmux_pad1;
    4386:	683b      	ldr	r3, [r7, #0]
    4388:	6a1b      	ldr	r3, [r3, #32]
    438a:	617b      	str	r3, [r7, #20]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    438c:	69bb      	ldr	r3, [r7, #24]
    438e:	2b00      	cmp	r3, #0
    4390:	d106      	bne.n	43a0 <_i2c_slave_set_config+0x50>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    4392:	68fb      	ldr	r3, [r7, #12]
    4394:	2100      	movs	r1, #0
    4396:	0018      	movs	r0, r3
    4398:	4b43      	ldr	r3, [pc, #268]	; (44a8 <_i2c_slave_set_config+0x158>)
    439a:	4798      	blx	r3
    439c:	0003      	movs	r3, r0
    439e:	61bb      	str	r3, [r7, #24]
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    43a0:	69bb      	ldr	r3, [r7, #24]
    43a2:	b2da      	uxtb	r2, r3
    43a4:	2308      	movs	r3, #8
    43a6:	18fb      	adds	r3, r7, r3
    43a8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    43aa:	2308      	movs	r3, #8
    43ac:	18fb      	adds	r3, r7, r3
    43ae:	2202      	movs	r2, #2
    43b0:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    43b2:	69bb      	ldr	r3, [r7, #24]
    43b4:	0c1b      	lsrs	r3, r3, #16
    43b6:	b2db      	uxtb	r3, r3
    43b8:	2208      	movs	r2, #8
    43ba:	18ba      	adds	r2, r7, r2
    43bc:	0011      	movs	r1, r2
    43be:	0018      	movs	r0, r3
    43c0:	4b3a      	ldr	r3, [pc, #232]	; (44ac <_i2c_slave_set_config+0x15c>)
    43c2:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    43c4:	697b      	ldr	r3, [r7, #20]
    43c6:	2b00      	cmp	r3, #0
    43c8:	d106      	bne.n	43d8 <_i2c_slave_set_config+0x88>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    43ca:	68fb      	ldr	r3, [r7, #12]
    43cc:	2101      	movs	r1, #1
    43ce:	0018      	movs	r0, r3
    43d0:	4b35      	ldr	r3, [pc, #212]	; (44a8 <_i2c_slave_set_config+0x158>)
    43d2:	4798      	blx	r3
    43d4:	0003      	movs	r3, r0
    43d6:	617b      	str	r3, [r7, #20]
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    43d8:	697b      	ldr	r3, [r7, #20]
    43da:	b2da      	uxtb	r2, r3
    43dc:	2308      	movs	r3, #8
    43de:	18fb      	adds	r3, r7, r3
    43e0:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    43e2:	2308      	movs	r3, #8
    43e4:	18fb      	adds	r3, r7, r3
    43e6:	2202      	movs	r2, #2
    43e8:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    43ea:	697b      	ldr	r3, [r7, #20]
    43ec:	0c1b      	lsrs	r3, r3, #16
    43ee:	b2db      	uxtb	r3, r3
    43f0:	2208      	movs	r2, #8
    43f2:	18ba      	adds	r2, r7, r2
    43f4:	0011      	movs	r1, r2
    43f6:	0018      	movs	r0, r3
    43f8:	4b2c      	ldr	r3, [pc, #176]	; (44ac <_i2c_slave_set_config+0x15c>)
    43fa:	4798      	blx	r3

	/* Prepare config to write to register CTRLA */
	if (config->run_in_standby || system_is_debugger_present()) {
    43fc:	683b      	ldr	r3, [r7, #0]
    43fe:	7e9b      	ldrb	r3, [r3, #26]
    4400:	2b00      	cmp	r3, #0
    4402:	d103      	bne.n	440c <_i2c_slave_set_config+0xbc>
    4404:	4b2a      	ldr	r3, [pc, #168]	; (44b0 <_i2c_slave_set_config+0x160>)
    4406:	4798      	blx	r3
    4408:	1e03      	subs	r3, r0, #0
    440a:	d002      	beq.n	4412 <_i2c_slave_set_config+0xc2>
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
    440c:	2380      	movs	r3, #128	; 0x80
    440e:	61fb      	str	r3, [r7, #28]
    4410:	e001      	b.n	4416 <_i2c_slave_set_config+0xc6>
	} else {
		tmp_ctrla = 0;
    4412:	2300      	movs	r3, #0
    4414:	61fb      	str	r3, [r7, #28]
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
    4416:	683b      	ldr	r3, [r7, #0]
    4418:	2225      	movs	r2, #37	; 0x25
    441a:	5c9b      	ldrb	r3, [r3, r2]
    441c:	2b00      	cmp	r3, #0
    441e:	d105      	bne.n	442c <_i2c_slave_set_config+0xdc>
    4420:	683b      	ldr	r3, [r7, #0]
    4422:	695a      	ldr	r2, [r3, #20]
    4424:	2380      	movs	r3, #128	; 0x80
    4426:	049b      	lsls	r3, r3, #18
    4428:	429a      	cmp	r2, r3
    442a:	d104      	bne.n	4436 <_i2c_slave_set_config+0xe6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    442c:	69fb      	ldr	r3, [r7, #28]
    442e:	2280      	movs	r2, #128	; 0x80
    4430:	0512      	lsls	r2, r2, #20
    4432:	4313      	orrs	r3, r2
    4434:	61fb      	str	r3, [r7, #28]
	}
	
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    4436:	683b      	ldr	r3, [r7, #0]
    4438:	685a      	ldr	r2, [r3, #4]
			config->transfer_speed |
    443a:	683b      	ldr	r3, [r7, #0]
    443c:	695b      	ldr	r3, [r3, #20]
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    443e:	4313      	orrs	r3, r2
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
    4440:	683a      	ldr	r2, [r7, #0]
    4442:	2124      	movs	r1, #36	; 0x24
    4444:	5c52      	ldrb	r2, [r2, r1]
    4446:	0792      	lsls	r2, r2, #30
			config->transfer_speed |
    4448:	4313      	orrs	r3, r2
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
    444a:	683a      	ldr	r2, [r7, #0]
    444c:	2126      	movs	r1, #38	; 0x26
    444e:	5c52      	ldrb	r2, [r2, r1]
    4450:	05d2      	lsls	r2, r2, #23
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
    4452:	4313      	orrs	r3, r2
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    4454:	69fa      	ldr	r2, [r7, #28]
    4456:	4313      	orrs	r3, r2
    4458:	61fb      	str	r3, [r7, #28]

	i2c_hw->CTRLA.reg |= tmp_ctrla;
    445a:	693b      	ldr	r3, [r7, #16]
    445c:	681a      	ldr	r2, [r3, #0]
    445e:	69fb      	ldr	r3, [r7, #28]
    4460:	431a      	orrs	r2, r3
    4462:	693b      	ldr	r3, [r7, #16]
    4464:	601a      	str	r2, [r3, #0]

	/* Set CTRLB configuration */
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
    4466:	683b      	ldr	r3, [r7, #0]
    4468:	895b      	ldrh	r3, [r3, #10]
    446a:	2280      	movs	r2, #128	; 0x80
    446c:	0052      	lsls	r2, r2, #1
    446e:	4313      	orrs	r3, r2
    4470:	b29b      	uxth	r3, r3
    4472:	001a      	movs	r2, r3
    4474:	693b      	ldr	r3, [r7, #16]
    4476:	605a      	str	r2, [r3, #4]

	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4478:	683b      	ldr	r3, [r7, #0]
    447a:	899b      	ldrh	r3, [r3, #12]
    447c:	005a      	lsls	r2, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
    447e:	683b      	ldr	r3, [r7, #0]
    4480:	89db      	ldrh	r3, [r3, #14]
    4482:	045b      	lsls	r3, r3, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4484:	431a      	orrs	r2, r3
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
    4486:	683b      	ldr	r3, [r7, #0]
    4488:	7c1b      	ldrb	r3, [r3, #16]
    448a:	03db      	lsls	r3, r3, #15
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
    448c:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
    448e:	683a      	ldr	r2, [r7, #0]
    4490:	7c52      	ldrb	r2, [r2, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
    4492:	4313      	orrs	r3, r2
    4494:	001a      	movs	r2, r3
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4496:	693b      	ldr	r3, [r7, #16]
    4498:	625a      	str	r2, [r3, #36]	; 0x24

	return STATUS_OK;
    449a:	2300      	movs	r3, #0
}
    449c:	0018      	movs	r0, r3
    449e:	46bd      	mov	sp, r7
    44a0:	b008      	add	sp, #32
    44a2:	bd80      	pop	{r7, pc}
    44a4:	00004309 	.word	0x00004309
    44a8:	00007845 	.word	0x00007845
    44ac:	000088d9 	.word	0x000088d9
    44b0:	00004331 	.word	0x00004331

000044b4 <i2c_slave_init>:
 */
enum status_code i2c_slave_init(
		struct i2c_slave_module *const module,
		Sercom *const hw,
		const struct i2c_slave_config *const config)
{
    44b4:	b590      	push	{r4, r7, lr}
    44b6:	b08b      	sub	sp, #44	; 0x2c
    44b8:	af00      	add	r7, sp, #0
    44ba:	60f8      	str	r0, [r7, #12]
    44bc:	60b9      	str	r1, [r7, #8]
    44be:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    44c0:	68fb      	ldr	r3, [r7, #12]
    44c2:	68ba      	ldr	r2, [r7, #8]
    44c4:	601a      	str	r2, [r3, #0]

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    44c6:	68fb      	ldr	r3, [r7, #12]
    44c8:	681b      	ldr	r3, [r3, #0]
    44ca:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check if module is enabled */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
    44cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    44ce:	681b      	ldr	r3, [r3, #0]
    44d0:	2202      	movs	r2, #2
    44d2:	4013      	ands	r3, r2
    44d4:	d001      	beq.n	44da <i2c_slave_init+0x26>
		return STATUS_ERR_DENIED;
    44d6:	231c      	movs	r3, #28
    44d8:	e069      	b.n	45ae <i2c_slave_init+0xfa>
	}

	/* Check if reset is in progress */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
    44da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    44dc:	681b      	ldr	r3, [r3, #0]
    44de:	2201      	movs	r2, #1
    44e0:	4013      	ands	r3, r2
    44e2:	d001      	beq.n	44e8 <i2c_slave_init+0x34>
		return STATUS_BUSY;
    44e4:	2305      	movs	r3, #5
    44e6:	e062      	b.n	45ae <i2c_slave_init+0xfa>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    44e8:	68fb      	ldr	r3, [r7, #12]
    44ea:	681b      	ldr	r3, [r3, #0]
    44ec:	0018      	movs	r0, r3
    44ee:	4b32      	ldr	r3, [pc, #200]	; (45b8 <i2c_slave_init+0x104>)
    44f0:	4798      	blx	r3
    44f2:	0003      	movs	r3, r0
    44f4:	623b      	str	r3, [r7, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    44f6:	6a3b      	ldr	r3, [r7, #32]
    44f8:	3302      	adds	r3, #2
    44fa:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    44fc:	6a3b      	ldr	r3, [r7, #32]
    44fe:	3314      	adds	r3, #20
    4500:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4502:	2201      	movs	r2, #1
    4504:	69fb      	ldr	r3, [r7, #28]
    4506:	409a      	lsls	r2, r3
    4508:	0013      	movs	r3, r2
    450a:	0019      	movs	r1, r3
    450c:	2002      	movs	r0, #2
    450e:	4b2b      	ldr	r3, [pc, #172]	; (45bc <i2c_slave_init+0x108>)
    4510:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    4512:	2314      	movs	r3, #20
    4514:	18fb      	adds	r3, r7, r3
    4516:	0018      	movs	r0, r3
    4518:	4b29      	ldr	r3, [pc, #164]	; (45c0 <i2c_slave_init+0x10c>)
    451a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    451c:	687b      	ldr	r3, [r7, #4]
    451e:	7e5a      	ldrb	r2, [r3, #25]
    4520:	2314      	movs	r3, #20
    4522:	18fb      	adds	r3, r7, r3
    4524:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4526:	69bb      	ldr	r3, [r7, #24]
    4528:	b2db      	uxtb	r3, r3
    452a:	2214      	movs	r2, #20
    452c:	18ba      	adds	r2, r7, r2
    452e:	0011      	movs	r1, r2
    4530:	0018      	movs	r0, r3
    4532:	4b24      	ldr	r3, [pc, #144]	; (45c4 <i2c_slave_init+0x110>)
    4534:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4536:	69bb      	ldr	r3, [r7, #24]
    4538:	b2db      	uxtb	r3, r3
    453a:	0018      	movs	r0, r3
    453c:	4b22      	ldr	r3, [pc, #136]	; (45c8 <i2c_slave_init+0x114>)
    453e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4540:	687b      	ldr	r3, [r7, #4]
    4542:	7e5b      	ldrb	r3, [r3, #25]
    4544:	2100      	movs	r1, #0
    4546:	0018      	movs	r0, r3
    4548:	4b20      	ldr	r3, [pc, #128]	; (45cc <i2c_slave_init+0x118>)
    454a:	4798      	blx	r3

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Get sercom instance index */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    454c:	68fb      	ldr	r3, [r7, #12]
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	2217      	movs	r2, #23
    4552:	18bc      	adds	r4, r7, r2
    4554:	0018      	movs	r0, r3
    4556:	4b18      	ldr	r3, [pc, #96]	; (45b8 <i2c_slave_init+0x104>)
    4558:	4798      	blx	r3
    455a:	0003      	movs	r3, r0
    455c:	7023      	strb	r3, [r4, #0]

	/* Save software module in interrupt handler */
	_sercom_set_handler(instance_index, _i2c_slave_interrupt_handler);
    455e:	4a1c      	ldr	r2, [pc, #112]	; (45d0 <i2c_slave_init+0x11c>)
    4560:	2317      	movs	r3, #23
    4562:	18fb      	adds	r3, r7, r3
    4564:	781b      	ldrb	r3, [r3, #0]
    4566:	0011      	movs	r1, r2
    4568:	0018      	movs	r0, r3
    456a:	4b1a      	ldr	r3, [pc, #104]	; (45d4 <i2c_slave_init+0x120>)
    456c:	4798      	blx	r3

	/* Save software module */
	_sercom_instances[instance_index] = module;
    456e:	2317      	movs	r3, #23
    4570:	18fb      	adds	r3, r7, r3
    4572:	781a      	ldrb	r2, [r3, #0]
    4574:	4b18      	ldr	r3, [pc, #96]	; (45d8 <i2c_slave_init+0x124>)
    4576:	0092      	lsls	r2, r2, #2
    4578:	68f9      	ldr	r1, [r7, #12]
    457a:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module */
	module->registered_callback = 0;
    457c:	68fb      	ldr	r3, [r7, #12]
    457e:	2224      	movs	r2, #36	; 0x24
    4580:	2100      	movs	r1, #0
    4582:	5499      	strb	r1, [r3, r2]
	module->enabled_callback = 0;
    4584:	68fb      	ldr	r3, [r7, #12]
    4586:	2225      	movs	r2, #37	; 0x25
    4588:	2100      	movs	r1, #0
    458a:	5499      	strb	r1, [r3, r2]
	module->buffer_length = 0;
    458c:	68fb      	ldr	r3, [r7, #12]
    458e:	2200      	movs	r2, #0
    4590:	84da      	strh	r2, [r3, #38]	; 0x26
	module->nack_on_address = config->enable_nack_on_address;
    4592:	687b      	ldr	r3, [r7, #4]
    4594:	7e1a      	ldrb	r2, [r3, #24]
    4596:	68fb      	ldr	r3, [r7, #12]
    4598:	725a      	strb	r2, [r3, #9]
#endif

	/* Set SERCOM module to operate in I2C slave mode */
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
    459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    459c:	2210      	movs	r2, #16
    459e:	601a      	str	r2, [r3, #0]

	/* Set config and return status */
	return _i2c_slave_set_config(module, config);
    45a0:	687a      	ldr	r2, [r7, #4]
    45a2:	68fb      	ldr	r3, [r7, #12]
    45a4:	0011      	movs	r1, r2
    45a6:	0018      	movs	r0, r3
    45a8:	4b0c      	ldr	r3, [pc, #48]	; (45dc <i2c_slave_init+0x128>)
    45aa:	4798      	blx	r3
    45ac:	0003      	movs	r3, r0
}
    45ae:	0018      	movs	r0, r3
    45b0:	46bd      	mov	sp, r7
    45b2:	b00b      	add	sp, #44	; 0x2c
    45b4:	bd90      	pop	{r4, r7, pc}
    45b6:	46c0      	nop			; (mov r8, r8)
    45b8:	00007a01 	.word	0x00007a01
    45bc:	000042ad 	.word	0x000042ad
    45c0:	00004295 	.word	0x00004295
    45c4:	000085ed 	.word	0x000085ed
    45c8:	00008631 	.word	0x00008631
    45cc:	000077b9 	.word	0x000077b9
    45d0:	000047d5 	.word	0x000047d5
    45d4:	00007a65 	.word	0x00007a65
    45d8:	2000055c 	.word	0x2000055c
    45dc:	00004351 	.word	0x00004351

000045e0 <system_interrupt_enter_critical_section>:
{
    45e0:	b580      	push	{r7, lr}
    45e2:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    45e4:	4b02      	ldr	r3, [pc, #8]	; (45f0 <system_interrupt_enter_critical_section+0x10>)
    45e6:	4798      	blx	r3
}
    45e8:	46c0      	nop			; (mov r8, r8)
    45ea:	46bd      	mov	sp, r7
    45ec:	bd80      	pop	{r7, pc}
    45ee:	46c0      	nop			; (mov r8, r8)
    45f0:	00007c39 	.word	0x00007c39

000045f4 <system_interrupt_leave_critical_section>:
{
    45f4:	b580      	push	{r7, lr}
    45f6:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    45f8:	4b02      	ldr	r3, [pc, #8]	; (4604 <system_interrupt_leave_critical_section+0x10>)
    45fa:	4798      	blx	r3
}
    45fc:	46c0      	nop			; (mov r8, r8)
    45fe:	46bd      	mov	sp, r7
    4600:	bd80      	pop	{r7, pc}
    4602:	46c0      	nop			; (mov r8, r8)
    4604:	00007c8d 	.word	0x00007c8d

00004608 <_i2c_slave_set_ctrlb_ackact>:
 * \param[in] send_ack true send ACK, false send NACK
 */
static inline void _i2c_slave_set_ctrlb_ackact(
		struct i2c_slave_module *const module,
		bool send_ack)
{
    4608:	b580      	push	{r7, lr}
    460a:	b084      	sub	sp, #16
    460c:	af00      	add	r7, sp, #0
    460e:	6078      	str	r0, [r7, #4]
    4610:	000a      	movs	r2, r1
    4612:	1cfb      	adds	r3, r7, #3
    4614:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    4616:	687b      	ldr	r3, [r7, #4]
    4618:	681b      	ldr	r3, [r3, #0]
    461a:	60fb      	str	r3, [r7, #12]

#if (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAML21 || SAMDA1 ||  \
		SAML22 || SAMC20 || SAMC21)
	/* Workaround, Following two write are atomic */
	system_interrupt_enter_critical_section();
    461c:	4b0b      	ldr	r3, [pc, #44]	; (464c <_i2c_slave_set_ctrlb_ackact+0x44>)
    461e:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
    4620:	68fb      	ldr	r3, [r7, #12]
    4622:	2200      	movs	r2, #0
    4624:	835a      	strh	r2, [r3, #26]

	if (send_ack == true) {
    4626:	1cfb      	adds	r3, r7, #3
    4628:	781b      	ldrb	r3, [r3, #0]
    462a:	2b00      	cmp	r3, #0
    462c:	d003      	beq.n	4636 <_i2c_slave_set_ctrlb_ackact+0x2e>
		i2c_hw->CTRLB.reg = 0;
    462e:	68fb      	ldr	r3, [r7, #12]
    4630:	2200      	movs	r2, #0
    4632:	605a      	str	r2, [r3, #4]
    4634:	e003      	b.n	463e <_i2c_slave_set_ctrlb_ackact+0x36>
	}
	else {
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
    4636:	68fb      	ldr	r3, [r7, #12]
    4638:	2280      	movs	r2, #128	; 0x80
    463a:	02d2      	lsls	r2, r2, #11
    463c:	605a      	str	r2, [r3, #4]
	}
	system_interrupt_leave_critical_section();
    463e:	4b04      	ldr	r3, [pc, #16]	; (4650 <_i2c_slave_set_ctrlb_ackact+0x48>)
    4640:	4798      	blx	r3
	}
	else {
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
	}
#endif
	return;
    4642:	46c0      	nop			; (mov r8, r8)
}
    4644:	46bd      	mov	sp, r7
    4646:	b004      	add	sp, #16
    4648:	bd80      	pop	{r7, pc}
    464a:	46c0      	nop			; (mov r8, r8)
    464c:	000045e1 	.word	0x000045e1
    4650:	000045f5 	.word	0x000045f5

00004654 <_i2c_slave_set_ctrlb_cmd3>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static inline void _i2c_slave_set_ctrlb_cmd3(
		struct i2c_slave_module *const module)
{
    4654:	b580      	push	{r7, lr}
    4656:	b084      	sub	sp, #16
    4658:	af00      	add	r7, sp, #0
    465a:	6078      	str	r0, [r7, #4]
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    465c:	687b      	ldr	r3, [r7, #4]
    465e:	681b      	ldr	r3, [r3, #0]
    4660:	60fb      	str	r3, [r7, #12]
	/*
	 * Below code instead i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
	 * CMD=0x3 clears all interrupts, so to keep the result similar
	 * PREC is cleared if it was set
	 */
	if (i2c_hw->INTFLAG.bit.PREC) {
    4662:	68fb      	ldr	r3, [r7, #12]
    4664:	7e1b      	ldrb	r3, [r3, #24]
    4666:	07db      	lsls	r3, r3, #31
    4668:	0fdb      	lsrs	r3, r3, #31
    466a:	b2db      	uxtb	r3, r3
    466c:	2b00      	cmp	r3, #0
    466e:	d002      	beq.n	4676 <_i2c_slave_set_ctrlb_cmd3+0x22>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
    4670:	68fb      	ldr	r3, [r7, #12]
    4672:	2201      	movs	r2, #1
    4674:	761a      	strb	r2, [r3, #24]
	}
	i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    4676:	68fb      	ldr	r3, [r7, #12]
    4678:	2202      	movs	r2, #2
    467a:	761a      	strb	r2, [r3, #24]
#else
	/* Normal operation */
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
#endif
	return;
    467c:	46c0      	nop			; (mov r8, r8)
}
    467e:	46bd      	mov	sp, r7
    4680:	b004      	add	sp, #16
    4682:	bd80      	pop	{r7, pc}

00004684 <_i2c_slave_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_slave_read(
		struct i2c_slave_module *const module)
{
    4684:	b580      	push	{r7, lr}
    4686:	b084      	sub	sp, #16
    4688:	af00      	add	r7, sp, #0
    468a:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    468c:	687b      	ldr	r3, [r7, #4]
    468e:	681b      	ldr	r3, [r3, #0]
    4690:	60fb      	str	r3, [r7, #12]

	/* Read byte from master and put in buffer. */
	*(module->buffer++) = i2c_hw->DATA.reg;
    4692:	687b      	ldr	r3, [r7, #4]
    4694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4696:	1c59      	adds	r1, r3, #1
    4698:	687a      	ldr	r2, [r7, #4]
    469a:	62d1      	str	r1, [r2, #44]	; 0x2c
    469c:	68fa      	ldr	r2, [r7, #12]
    469e:	2128      	movs	r1, #40	; 0x28
    46a0:	5c52      	ldrb	r2, [r2, r1]
    46a2:	b2d2      	uxtb	r2, r2
    46a4:	701a      	strb	r2, [r3, #0]

	/*Decrement remaining buffer length */
	module->buffer_remaining--;
    46a6:	687b      	ldr	r3, [r7, #4]
    46a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    46aa:	3b01      	subs	r3, #1
    46ac:	b29a      	uxth	r2, r3
    46ae:	687b      	ldr	r3, [r7, #4]
    46b0:	851a      	strh	r2, [r3, #40]	; 0x28
}
    46b2:	46c0      	nop			; (mov r8, r8)
    46b4:	46bd      	mov	sp, r7
    46b6:	b004      	add	sp, #16
    46b8:	bd80      	pop	{r7, pc}

000046ba <_i2c_slave_write>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_slave_write(
		struct i2c_slave_module *const module)
{
    46ba:	b580      	push	{r7, lr}
    46bc:	b084      	sub	sp, #16
    46be:	af00      	add	r7, sp, #0
    46c0:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    46c2:	687b      	ldr	r3, [r7, #4]
    46c4:	681b      	ldr	r3, [r3, #0]
    46c6:	60fb      	str	r3, [r7, #12]

	/* Write byte from buffer to master */
	i2c_hw->DATA.reg = *(module->buffer++);
    46c8:	687b      	ldr	r3, [r7, #4]
    46ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    46cc:	1c59      	adds	r1, r3, #1
    46ce:	687a      	ldr	r2, [r7, #4]
    46d0:	62d1      	str	r1, [r2, #44]	; 0x2c
    46d2:	781b      	ldrb	r3, [r3, #0]
    46d4:	b2d9      	uxtb	r1, r3
    46d6:	68fb      	ldr	r3, [r7, #12]
    46d8:	2228      	movs	r2, #40	; 0x28
    46da:	5499      	strb	r1, [r3, r2]

	/*Decrement remaining buffer length */
	module->buffer_remaining--;
    46dc:	687b      	ldr	r3, [r7, #4]
    46de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    46e0:	3b01      	subs	r3, #1
    46e2:	b29a      	uxth	r2, r3
    46e4:	687b      	ldr	r3, [r7, #4]
    46e6:	851a      	strh	r2, [r3, #40]	; 0x28
}
    46e8:	46c0      	nop			; (mov r8, r8)
    46ea:	46bd      	mov	sp, r7
    46ec:	b004      	add	sp, #16
    46ee:	bd80      	pop	{r7, pc}

000046f0 <i2c_slave_register_callback>:
 */
void i2c_slave_register_callback(
		struct i2c_slave_module *const module,
		i2c_slave_callback_t callback,
		enum i2c_slave_callback callback_type)
{
    46f0:	b580      	push	{r7, lr}
    46f2:	b084      	sub	sp, #16
    46f4:	af00      	add	r7, sp, #0
    46f6:	60f8      	str	r0, [r7, #12]
    46f8:	60b9      	str	r1, [r7, #8]
    46fa:	1dfb      	adds	r3, r7, #7
    46fc:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback. */
	module->callbacks[callback_type] = callback;
    46fe:	1dfb      	adds	r3, r7, #7
    4700:	781b      	ldrb	r3, [r3, #0]
    4702:	68fa      	ldr	r2, [r7, #12]
    4704:	3302      	adds	r3, #2
    4706:	009b      	lsls	r3, r3, #2
    4708:	18d3      	adds	r3, r2, r3
    470a:	3304      	adds	r3, #4
    470c:	68ba      	ldr	r2, [r7, #8]
    470e:	601a      	str	r2, [r3, #0]

	/* Set corresponding bit to set callback as initiated. */
	module->registered_callback |= (1 << callback_type);
    4710:	68fb      	ldr	r3, [r7, #12]
    4712:	2224      	movs	r2, #36	; 0x24
    4714:	5c9b      	ldrb	r3, [r3, r2]
    4716:	b2db      	uxtb	r3, r3
    4718:	b25a      	sxtb	r2, r3
    471a:	1dfb      	adds	r3, r7, #7
    471c:	781b      	ldrb	r3, [r3, #0]
    471e:	2101      	movs	r1, #1
    4720:	4099      	lsls	r1, r3
    4722:	000b      	movs	r3, r1
    4724:	b25b      	sxtb	r3, r3
    4726:	4313      	orrs	r3, r2
    4728:	b25b      	sxtb	r3, r3
    472a:	b2d9      	uxtb	r1, r3
    472c:	68fb      	ldr	r3, [r7, #12]
    472e:	2224      	movs	r2, #36	; 0x24
    4730:	5499      	strb	r1, [r3, r2]
}
    4732:	46c0      	nop			; (mov r8, r8)
    4734:	46bd      	mov	sp, r7
    4736:	b004      	add	sp, #16
    4738:	bd80      	pop	{r7, pc}

0000473a <i2c_slave_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_slave_read_packet_job(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
    473a:	b580      	push	{r7, lr}
    473c:	b084      	sub	sp, #16
    473e:	af00      	add	r7, sp, #0
    4740:	6078      	str	r0, [r7, #4]
    4742:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
    4744:	687b      	ldr	r3, [r7, #4]
    4746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4748:	2b00      	cmp	r3, #0
    474a:	d001      	beq.n	4750 <i2c_slave_read_packet_job+0x16>
		return STATUS_BUSY;
    474c:	2305      	movs	r3, #5
    474e:	e016      	b.n	477e <i2c_slave_read_packet_job+0x44>
	}

	/* Save packet to software module. */
	module->buffer           = packet->data;
    4750:	683b      	ldr	r3, [r7, #0]
    4752:	685a      	ldr	r2, [r3, #4]
    4754:	687b      	ldr	r3, [r7, #4]
    4756:	62da      	str	r2, [r3, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
    4758:	683b      	ldr	r3, [r7, #0]
    475a:	881a      	ldrh	r2, [r3, #0]
    475c:	687b      	ldr	r3, [r7, #4]
    475e:	851a      	strh	r2, [r3, #40]	; 0x28
	module->buffer_length    = packet->data_length;
    4760:	683b      	ldr	r3, [r7, #0]
    4762:	881a      	ldrh	r2, [r3, #0]
    4764:	687b      	ldr	r3, [r7, #4]
    4766:	84da      	strh	r2, [r3, #38]	; 0x26
	module->status           = STATUS_BUSY;
    4768:	687b      	ldr	r3, [r7, #4]
    476a:	2231      	movs	r2, #49	; 0x31
    476c:	2105      	movs	r1, #5
    476e:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    4770:	687b      	ldr	r3, [r7, #4]
    4772:	681b      	ldr	r3, [r3, #0]
    4774:	60fb      	str	r3, [r7, #12]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
    4776:	68fb      	ldr	r3, [r7, #12]
    4778:	2207      	movs	r2, #7
    477a:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	/* Read will begin when master initiates the transfer */
	return STATUS_OK;
    477c:	2300      	movs	r3, #0
}
    477e:	0018      	movs	r0, r3
    4780:	46bd      	mov	sp, r7
    4782:	b004      	add	sp, #16
    4784:	bd80      	pop	{r7, pc}

00004786 <i2c_slave_write_packet_job>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
enum status_code i2c_slave_write_packet_job(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
    4786:	b580      	push	{r7, lr}
    4788:	b084      	sub	sp, #16
    478a:	af00      	add	r7, sp, #0
    478c:	6078      	str	r0, [r7, #4]
    478e:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
    4790:	687b      	ldr	r3, [r7, #4]
    4792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4794:	2b00      	cmp	r3, #0
    4796:	d001      	beq.n	479c <i2c_slave_write_packet_job+0x16>
		return STATUS_BUSY;
    4798:	2305      	movs	r3, #5
    479a:	e016      	b.n	47ca <i2c_slave_write_packet_job+0x44>
	}

	/* Save packet to software module. */
	module->buffer           = packet->data;
    479c:	683b      	ldr	r3, [r7, #0]
    479e:	685a      	ldr	r2, [r3, #4]
    47a0:	687b      	ldr	r3, [r7, #4]
    47a2:	62da      	str	r2, [r3, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
    47a4:	683b      	ldr	r3, [r7, #0]
    47a6:	881a      	ldrh	r2, [r3, #0]
    47a8:	687b      	ldr	r3, [r7, #4]
    47aa:	851a      	strh	r2, [r3, #40]	; 0x28
	module->buffer_length    = packet->data_length;
    47ac:	683b      	ldr	r3, [r7, #0]
    47ae:	881a      	ldrh	r2, [r3, #0]
    47b0:	687b      	ldr	r3, [r7, #4]
    47b2:	84da      	strh	r2, [r3, #38]	; 0x26
	module->status           = STATUS_BUSY;
    47b4:	687b      	ldr	r3, [r7, #4]
    47b6:	2231      	movs	r2, #49	; 0x31
    47b8:	2105      	movs	r1, #5
    47ba:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    47bc:	687b      	ldr	r3, [r7, #4]
    47be:	681b      	ldr	r3, [r3, #0]
    47c0:	60fb      	str	r3, [r7, #12]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
    47c2:	68fb      	ldr	r3, [r7, #12]
    47c4:	2207      	movs	r2, #7
    47c6:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	return STATUS_OK;
    47c8:	2300      	movs	r3, #0
}
    47ca:	0018      	movs	r0, r3
    47cc:	46bd      	mov	sp, r7
    47ce:	b004      	add	sp, #16
    47d0:	bd80      	pop	{r7, pc}
	...

000047d4 <_i2c_slave_interrupt_handler>:
 *
 * \param[in] instance Sercom instance that triggered the interrupt
 */
void _i2c_slave_interrupt_handler(
		uint8_t instance)
{
    47d4:	b580      	push	{r7, lr}
    47d6:	b086      	sub	sp, #24
    47d8:	af00      	add	r7, sp, #0
    47da:	0002      	movs	r2, r0
    47dc:	1dfb      	adds	r3, r7, #7
    47de:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling. */
	struct i2c_slave_module *module =
			(struct i2c_slave_module*)_sercom_instances[instance];
    47e0:	1dfb      	adds	r3, r7, #7
    47e2:	781a      	ldrb	r2, [r3, #0]
	struct i2c_slave_module *module =
    47e4:	4bc6      	ldr	r3, [pc, #792]	; (4b00 <_i2c_slave_interrupt_handler+0x32c>)
    47e6:	0092      	lsls	r2, r2, #2
    47e8:	58d3      	ldr	r3, [r2, r3]
    47ea:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    47ec:	697b      	ldr	r3, [r7, #20]
    47ee:	681b      	ldr	r3, [r3, #0]
    47f0:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask = module->enabled_callback;
    47f2:	230f      	movs	r3, #15
    47f4:	18fb      	adds	r3, r7, r3
    47f6:	697a      	ldr	r2, [r7, #20]
    47f8:	2125      	movs	r1, #37	; 0x25
    47fa:	5c52      	ldrb	r2, [r2, r1]
    47fc:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    47fe:	697b      	ldr	r3, [r7, #20]
    4800:	2224      	movs	r2, #36	; 0x24
    4802:	5c9b      	ldrb	r3, [r3, r2]
    4804:	b2da      	uxtb	r2, r3
    4806:	230f      	movs	r3, #15
    4808:	18fb      	adds	r3, r7, r3
    480a:	210f      	movs	r1, #15
    480c:	1879      	adds	r1, r7, r1
    480e:	7809      	ldrb	r1, [r1, #0]
    4810:	400a      	ands	r2, r1
    4812:	701a      	strb	r2, [r3, #0]


	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
    4814:	693b      	ldr	r3, [r7, #16]
    4816:	7e1b      	ldrb	r3, [r3, #24]
    4818:	b2db      	uxtb	r3, r3
    481a:	001a      	movs	r2, r3
    481c:	2302      	movs	r3, #2
    481e:	4013      	ands	r3, r2
    4820:	d100      	bne.n	4824 <_i2c_slave_interrupt_handler+0x50>
    4822:	e0b4      	b.n	498e <_i2c_slave_interrupt_handler+0x1ba>
	/* Address match */
		/* Check if last transfer is done - repeated start */
		if (module->buffer_length != module->buffer_remaining &&
    4824:	697b      	ldr	r3, [r7, #20]
    4826:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4828:	b29a      	uxth	r2, r3
    482a:	697b      	ldr	r3, [r7, #20]
    482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    482e:	429a      	cmp	r2, r3
    4830:	d01b      	beq.n	486a <_i2c_slave_interrupt_handler+0x96>
				module->transfer_direction == I2C_TRANSFER_WRITE) {
    4832:	697b      	ldr	r3, [r7, #20]
    4834:	2230      	movs	r2, #48	; 0x30
    4836:	5c9b      	ldrb	r3, [r3, r2]
    4838:	b2db      	uxtb	r3, r3
		if (module->buffer_length != module->buffer_remaining &&
    483a:	2b00      	cmp	r3, #0
    483c:	d115      	bne.n	486a <_i2c_slave_interrupt_handler+0x96>

			module->status = STATUS_OK;
    483e:	697b      	ldr	r3, [r7, #20]
    4840:	2231      	movs	r2, #49	; 0x31
    4842:	2100      	movs	r1, #0
    4844:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    4846:	697b      	ldr	r3, [r7, #20]
    4848:	2200      	movs	r2, #0
    484a:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    484c:	697b      	ldr	r3, [r7, #20]
    484e:	2200      	movs	r2, #0
    4850:	851a      	strh	r2, [r3, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
    4852:	230f      	movs	r3, #15
    4854:	18fb      	adds	r3, r7, r3
    4856:	781b      	ldrb	r3, [r3, #0]
    4858:	2202      	movs	r2, #2
    485a:	4013      	ands	r3, r2
    485c:	d027      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
    485e:	697b      	ldr	r3, [r7, #20]
    4860:	691b      	ldr	r3, [r3, #16]
    4862:	697a      	ldr	r2, [r7, #20]
    4864:	0010      	movs	r0, r2
    4866:	4798      	blx	r3
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
    4868:	e021      	b.n	48ae <_i2c_slave_interrupt_handler+0xda>
			}
		} else if (module->buffer_length != module->buffer_remaining &&
    486a:	697b      	ldr	r3, [r7, #20]
    486c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    486e:	b29a      	uxth	r2, r3
    4870:	697b      	ldr	r3, [r7, #20]
    4872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4874:	429a      	cmp	r2, r3
    4876:	d01a      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->transfer_direction == I2C_TRANSFER_READ) {
    4878:	697b      	ldr	r3, [r7, #20]
    487a:	2230      	movs	r2, #48	; 0x30
    487c:	5c9b      	ldrb	r3, [r3, r2]
    487e:	b2db      	uxtb	r3, r3
		} else if (module->buffer_length != module->buffer_remaining &&
    4880:	2b01      	cmp	r3, #1
    4882:	d114      	bne.n	48ae <_i2c_slave_interrupt_handler+0xda>
			module->status = STATUS_OK;
    4884:	697b      	ldr	r3, [r7, #20]
    4886:	2231      	movs	r2, #49	; 0x31
    4888:	2100      	movs	r1, #0
    488a:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    488c:	697b      	ldr	r3, [r7, #20]
    488e:	2200      	movs	r2, #0
    4890:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    4892:	697b      	ldr	r3, [r7, #20]
    4894:	2200      	movs	r2, #0
    4896:	851a      	strh	r2, [r3, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
    4898:	230f      	movs	r3, #15
    489a:	18fb      	adds	r3, r7, r3
    489c:	781b      	ldrb	r3, [r3, #0]
    489e:	2201      	movs	r2, #1
    48a0:	4013      	ands	r3, r2
    48a2:	d004      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
    48a4:	697b      	ldr	r3, [r7, #20]
    48a6:	68db      	ldr	r3, [r3, #12]
    48a8:	697a      	ldr	r2, [r7, #20]
    48aa:	0010      	movs	r0, r2
    48ac:	4798      	blx	r3
			}
		}

		if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
    48ae:	693b      	ldr	r3, [r7, #16]
    48b0:	8b5b      	ldrh	r3, [r3, #26]
    48b2:	b29b      	uxth	r3, r3
    48b4:	001a      	movs	r2, r3
    48b6:	2343      	movs	r3, #67	; 0x43
    48b8:	4013      	ands	r3, r2
    48ba:	d00e      	beq.n	48da <_i2c_slave_interrupt_handler+0x106>
				SERCOM_I2CS_STATUS_COLL | SERCOM_I2CS_STATUS_LOWTOUT)) {
			/* An error occurred in last packet transfer */
			module->status = STATUS_ERR_IO;
    48bc:	697b      	ldr	r3, [r7, #20]
    48be:	2231      	movs	r2, #49	; 0x31
    48c0:	2110      	movs	r1, #16
    48c2:	5499      	strb	r1, [r3, r2]

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER))) {
    48c4:	230f      	movs	r3, #15
    48c6:	18fb      	adds	r3, r7, r3
    48c8:	781b      	ldrb	r3, [r3, #0]
    48ca:	2220      	movs	r2, #32
    48cc:	4013      	ands	r3, r2
    48ce:	d004      	beq.n	48da <_i2c_slave_interrupt_handler+0x106>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
    48d0:	697b      	ldr	r3, [r7, #20]
    48d2:	6a1b      	ldr	r3, [r3, #32]
    48d4:	697a      	ldr	r2, [r7, #20]
    48d6:	0010      	movs	r0, r2
    48d8:	4798      	blx	r3
			}
		}
		if (module->nack_on_address) {
    48da:	697b      	ldr	r3, [r7, #20]
    48dc:	7a5b      	ldrb	r3, [r3, #9]
    48de:	2b00      	cmp	r3, #0
    48e0:	d005      	beq.n	48ee <_i2c_slave_interrupt_handler+0x11a>
			/* NACK address, workaround 13574 */
			_i2c_slave_set_ctrlb_ackact(module, false);
    48e2:	697b      	ldr	r3, [r7, #20]
    48e4:	2100      	movs	r1, #0
    48e6:	0018      	movs	r0, r3
    48e8:	4b86      	ldr	r3, [pc, #536]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    48ea:	4798      	blx	r3
    48ec:	e045      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
		} else if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
    48ee:	693b      	ldr	r3, [r7, #16]
    48f0:	8b5b      	ldrh	r3, [r3, #26]
    48f2:	b29b      	uxth	r3, r3
    48f4:	001a      	movs	r2, r3
    48f6:	2308      	movs	r3, #8
    48f8:	4013      	ands	r3, r2
    48fa:	d01f      	beq.n	493c <_i2c_slave_interrupt_handler+0x168>
			/* Set transfer direction in module instance */
			module->transfer_direction = I2C_TRANSFER_READ;
    48fc:	697b      	ldr	r3, [r7, #20]
    48fe:	2230      	movs	r2, #48	; 0x30
    4900:	2101      	movs	r1, #1
    4902:	5499      	strb	r1, [r3, r2]

			/* Read request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST)) {
    4904:	230f      	movs	r3, #15
    4906:	18fb      	adds	r3, r7, r3
    4908:	781b      	ldrb	r3, [r3, #0]
    490a:	2204      	movs	r2, #4
    490c:	4013      	ands	r3, r2
    490e:	d004      	beq.n	491a <_i2c_slave_interrupt_handler+0x146>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
    4910:	697b      	ldr	r3, [r7, #20]
    4912:	695b      	ldr	r3, [r3, #20]
    4914:	697a      	ldr	r2, [r7, #20]
    4916:	0010      	movs	r0, r2
    4918:	4798      	blx	r3
			}

			if (module->buffer_length == 0) {
    491a:	697b      	ldr	r3, [r7, #20]
    491c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    491e:	b29b      	uxth	r3, r3
    4920:	2b00      	cmp	r3, #0
    4922:	d105      	bne.n	4930 <_i2c_slave_interrupt_handler+0x15c>
				/* Data buffer not set up, NACK address, workaround 13574*/
				_i2c_slave_set_ctrlb_ackact(module, false);
    4924:	697b      	ldr	r3, [r7, #20]
    4926:	2100      	movs	r1, #0
    4928:	0018      	movs	r0, r3
    492a:	4b76      	ldr	r3, [pc, #472]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    492c:	4798      	blx	r3
    492e:	e024      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			} else {
				/* ACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, true);
    4930:	697b      	ldr	r3, [r7, #20]
    4932:	2101      	movs	r1, #1
    4934:	0018      	movs	r0, r3
    4936:	4b73      	ldr	r3, [pc, #460]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4938:	4798      	blx	r3
    493a:	e01e      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			}
		} else {
			/* Set transfer direction in dev inst */
			module->transfer_direction = I2C_TRANSFER_WRITE;
    493c:	697b      	ldr	r3, [r7, #20]
    493e:	2230      	movs	r2, #48	; 0x30
    4940:	2100      	movs	r1, #0
    4942:	5499      	strb	r1, [r3, r2]

			/* Write request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)) {
    4944:	230f      	movs	r3, #15
    4946:	18fb      	adds	r3, r7, r3
    4948:	781b      	ldrb	r3, [r3, #0]
    494a:	2208      	movs	r2, #8
    494c:	4013      	ands	r3, r2
    494e:	d004      	beq.n	495a <_i2c_slave_interrupt_handler+0x186>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_REQUEST](module);
    4950:	697b      	ldr	r3, [r7, #20]
    4952:	699b      	ldr	r3, [r3, #24]
    4954:	697a      	ldr	r2, [r7, #20]
    4956:	0010      	movs	r0, r2
    4958:	4798      	blx	r3
			}

			if (module->buffer_length == 0) {
    495a:	697b      	ldr	r3, [r7, #20]
    495c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    495e:	b29b      	uxth	r3, r3
    4960:	2b00      	cmp	r3, #0
    4962:	d105      	bne.n	4970 <_i2c_slave_interrupt_handler+0x19c>
				/* Data buffer not set up, NACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, false);
    4964:	697b      	ldr	r3, [r7, #20]
    4966:	2100      	movs	r1, #0
    4968:	0018      	movs	r0, r3
    496a:	4b66      	ldr	r3, [pc, #408]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    496c:	4798      	blx	r3
    496e:	e004      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			} else {
				/* ACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, true);
    4970:	697b      	ldr	r3, [r7, #20]
    4972:	2101      	movs	r1, #1
    4974:	0018      	movs	r0, r3
    4976:	4b63      	ldr	r3, [pc, #396]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4978:	4798      	blx	r3
			}
		}

		/* ACK or NACK address, Workaround 13574 */
		_i2c_slave_set_ctrlb_cmd3(module);
    497a:	697b      	ldr	r3, [r7, #20]
    497c:	0018      	movs	r0, r3
    497e:	4b62      	ldr	r3, [pc, #392]	; (4b08 <_i2c_slave_interrupt_handler+0x334>)
    4980:	4798      	blx	r3

		/* ACK next incoming packet, workaround 13574 */
		_i2c_slave_set_ctrlb_ackact(module, true);
    4982:	697b      	ldr	r3, [r7, #20]
    4984:	2101      	movs	r1, #1
    4986:	0018      	movs	r0, r3
    4988:	4b5e      	ldr	r3, [pc, #376]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    498a:	4798      	blx	r3
			} else {
				_i2c_slave_write(module);
			}
		}
	}
}
    498c:	e0d8      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
    498e:	693b      	ldr	r3, [r7, #16]
    4990:	7e1b      	ldrb	r3, [r3, #24]
    4992:	b2db      	uxtb	r3, r3
    4994:	001a      	movs	r2, r3
    4996:	2301      	movs	r3, #1
    4998:	4013      	ands	r3, r2
    499a:	d054      	beq.n	4a46 <_i2c_slave_interrupt_handler+0x272>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
    499c:	693b      	ldr	r3, [r7, #16]
    499e:	2201      	movs	r2, #1
    49a0:	761a      	strb	r2, [r3, #24]
		i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_PREC | SERCOM_I2CS_INTFLAG_DRDY;
    49a2:	693b      	ldr	r3, [r7, #16]
    49a4:	2205      	movs	r2, #5
    49a6:	751a      	strb	r2, [r3, #20]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
    49a8:	697b      	ldr	r3, [r7, #20]
    49aa:	2225      	movs	r2, #37	; 0x25
    49ac:	5c9b      	ldrb	r3, [r3, r2]
    49ae:	b2db      	uxtb	r3, r3
    49b0:	001a      	movs	r2, r3
    49b2:	2304      	movs	r3, #4
    49b4:	4013      	ands	r3, r2
    49b6:	d108      	bne.n	49ca <_i2c_slave_interrupt_handler+0x1f6>
				|| (module->enabled_callback == (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)))) {
    49b8:	697b      	ldr	r3, [r7, #20]
    49ba:	2225      	movs	r2, #37	; 0x25
    49bc:	5c9b      	ldrb	r3, [r3, r2]
    49be:	b2db      	uxtb	r3, r3
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
    49c0:	2b08      	cmp	r3, #8
    49c2:	d002      	beq.n	49ca <_i2c_slave_interrupt_handler+0x1f6>
			i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    49c4:	693b      	ldr	r3, [r7, #16]
    49c6:	2202      	movs	r2, #2
    49c8:	751a      	strb	r2, [r3, #20]
		if (!(module->status == STATUS_ERR_OVERFLOW || module->status == STATUS_ERR_IO)) {
    49ca:	697b      	ldr	r3, [r7, #20]
    49cc:	2231      	movs	r2, #49	; 0x31
    49ce:	5c9b      	ldrb	r3, [r3, r2]
    49d0:	b2db      	uxtb	r3, r3
    49d2:	2b1e      	cmp	r3, #30
    49d4:	d100      	bne.n	49d8 <_i2c_slave_interrupt_handler+0x204>
    49d6:	e0b3      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
    49d8:	697b      	ldr	r3, [r7, #20]
    49da:	2231      	movs	r2, #49	; 0x31
    49dc:	5c9b      	ldrb	r3, [r3, r2]
    49de:	b2db      	uxtb	r3, r3
    49e0:	2b10      	cmp	r3, #16
    49e2:	d100      	bne.n	49e6 <_i2c_slave_interrupt_handler+0x212>
    49e4:	e0ac      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			module->status = STATUS_OK;
    49e6:	697b      	ldr	r3, [r7, #20]
    49e8:	2231      	movs	r2, #49	; 0x31
    49ea:	2100      	movs	r1, #0
    49ec:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    49ee:	697b      	ldr	r3, [r7, #20]
    49f0:	2200      	movs	r2, #0
    49f2:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    49f4:	697b      	ldr	r3, [r7, #20]
    49f6:	2200      	movs	r2, #0
    49f8:	851a      	strh	r2, [r3, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))
    49fa:	230f      	movs	r3, #15
    49fc:	18fb      	adds	r3, r7, r3
    49fe:	781b      	ldrb	r3, [r3, #0]
    4a00:	2202      	movs	r2, #2
    4a02:	4013      	ands	r3, r2
    4a04:	d00b      	beq.n	4a1e <_i2c_slave_interrupt_handler+0x24a>
					&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    4a06:	697b      	ldr	r3, [r7, #20]
    4a08:	2230      	movs	r2, #48	; 0x30
    4a0a:	5c9b      	ldrb	r3, [r3, r2]
    4a0c:	b2db      	uxtb	r3, r3
    4a0e:	2b00      	cmp	r3, #0
    4a10:	d105      	bne.n	4a1e <_i2c_slave_interrupt_handler+0x24a>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
    4a12:	697b      	ldr	r3, [r7, #20]
    4a14:	691b      	ldr	r3, [r3, #16]
    4a16:	697a      	ldr	r2, [r7, #20]
    4a18:	0010      	movs	r0, r2
    4a1a:	4798      	blx	r3
    4a1c:	e090      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			} else if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))
    4a1e:	230f      	movs	r3, #15
    4a20:	18fb      	adds	r3, r7, r3
    4a22:	781b      	ldrb	r3, [r3, #0]
    4a24:	2201      	movs	r2, #1
    4a26:	4013      	ands	r3, r2
    4a28:	d100      	bne.n	4a2c <_i2c_slave_interrupt_handler+0x258>
    4a2a:	e089      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
					&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    4a2c:	697b      	ldr	r3, [r7, #20]
    4a2e:	2230      	movs	r2, #48	; 0x30
    4a30:	5c9b      	ldrb	r3, [r3, r2]
    4a32:	b2db      	uxtb	r3, r3
    4a34:	2b01      	cmp	r3, #1
    4a36:	d000      	beq.n	4a3a <_i2c_slave_interrupt_handler+0x266>
    4a38:	e082      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
    4a3a:	697b      	ldr	r3, [r7, #20]
    4a3c:	68db      	ldr	r3, [r3, #12]
    4a3e:	697a      	ldr	r2, [r7, #20]
    4a40:	0010      	movs	r0, r2
    4a42:	4798      	blx	r3
}
    4a44:	e07c      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
    4a46:	693b      	ldr	r3, [r7, #16]
    4a48:	7e1b      	ldrb	r3, [r3, #24]
    4a4a:	b2db      	uxtb	r3, r3
    4a4c:	001a      	movs	r2, r3
    4a4e:	2304      	movs	r3, #4
    4a50:	4013      	ands	r3, r2
    4a52:	d100      	bne.n	4a56 <_i2c_slave_interrupt_handler+0x282>
    4a54:	e074      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
		if (module->buffer_remaining <= 0 ||
    4a56:	697b      	ldr	r3, [r7, #20]
    4a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4a5a:	2b00      	cmp	r3, #0
    4a5c:	d013      	beq.n	4a86 <_i2c_slave_interrupt_handler+0x2b2>
				(module->transfer_direction == I2C_TRANSFER_READ &&
    4a5e:	697b      	ldr	r3, [r7, #20]
    4a60:	2230      	movs	r2, #48	; 0x30
    4a62:	5c9b      	ldrb	r3, [r3, r2]
    4a64:	b2db      	uxtb	r3, r3
		if (module->buffer_remaining <= 0 ||
    4a66:	2b01      	cmp	r3, #1
    4a68:	d150      	bne.n	4b0c <_i2c_slave_interrupt_handler+0x338>
				(module->buffer_length > module->buffer_remaining) &&
    4a6a:	697b      	ldr	r3, [r7, #20]
    4a6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4a6e:	b29a      	uxth	r2, r3
    4a70:	697b      	ldr	r3, [r7, #20]
    4a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
				(module->transfer_direction == I2C_TRANSFER_READ &&
    4a74:	429a      	cmp	r2, r3
    4a76:	d949      	bls.n	4b0c <_i2c_slave_interrupt_handler+0x338>
				(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK))) {
    4a78:	693b      	ldr	r3, [r7, #16]
    4a7a:	8b5b      	ldrh	r3, [r3, #26]
    4a7c:	b29b      	uxth	r3, r3
    4a7e:	001a      	movs	r2, r3
    4a80:	2304      	movs	r3, #4
    4a82:	4013      	ands	r3, r2
				(module->buffer_length > module->buffer_remaining) &&
    4a84:	d042      	beq.n	4b0c <_i2c_slave_interrupt_handler+0x338>
			module->buffer_remaining = 0;
    4a86:	697b      	ldr	r3, [r7, #20]
    4a88:	2200      	movs	r2, #0
    4a8a:	851a      	strh	r2, [r3, #40]	; 0x28
			module->buffer_length = 0;
    4a8c:	697b      	ldr	r3, [r7, #20]
    4a8e:	2200      	movs	r2, #0
    4a90:	84da      	strh	r2, [r3, #38]	; 0x26
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4a92:	697b      	ldr	r3, [r7, #20]
    4a94:	2230      	movs	r2, #48	; 0x30
    4a96:	5c9b      	ldrb	r3, [r3, r2]
    4a98:	b2db      	uxtb	r3, r3
    4a9a:	2b00      	cmp	r3, #0
    4a9c:	d11b      	bne.n	4ad6 <_i2c_slave_interrupt_handler+0x302>
				_i2c_slave_set_ctrlb_ackact(module, false);
    4a9e:	697b      	ldr	r3, [r7, #20]
    4aa0:	2100      	movs	r1, #0
    4aa2:	0018      	movs	r0, r3
    4aa4:	4b17      	ldr	r3, [pc, #92]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4aa6:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
    4aa8:	693b      	ldr	r3, [r7, #16]
    4aaa:	685b      	ldr	r3, [r3, #4]
    4aac:	2280      	movs	r2, #128	; 0x80
    4aae:	0292      	lsls	r2, r2, #10
    4ab0:	431a      	orrs	r2, r3
    4ab2:	693b      	ldr	r3, [r7, #16]
    4ab4:	605a      	str	r2, [r3, #4]
				module->status = STATUS_ERR_OVERFLOW;
    4ab6:	697b      	ldr	r3, [r7, #20]
    4ab8:	2231      	movs	r2, #49	; 0x31
    4aba:	211e      	movs	r1, #30
    4abc:	5499      	strb	r1, [r3, r2]
				if (callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR)) {
    4abe:	230f      	movs	r3, #15
    4ac0:	18fb      	adds	r3, r7, r3
    4ac2:	781b      	ldrb	r3, [r3, #0]
    4ac4:	2210      	movs	r2, #16
    4ac6:	4013      	ands	r3, r2
    4ac8:	d039      	beq.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
					module->callbacks[I2C_SLAVE_CALLBACK_ERROR](module);
    4aca:	697b      	ldr	r3, [r7, #20]
    4acc:	69db      	ldr	r3, [r3, #28]
    4ace:	697a      	ldr	r2, [r7, #20]
    4ad0:	0010      	movs	r0, r2
    4ad2:	4798      	blx	r3
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4ad4:	e033      	b.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
				_i2c_slave_set_ctrlb_ackact(module, false);
    4ad6:	697b      	ldr	r3, [r7, #20]
    4ad8:	2100      	movs	r1, #0
    4ada:	0018      	movs	r0, r3
    4adc:	4b09      	ldr	r3, [pc, #36]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4ade:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
    4ae0:	693b      	ldr	r3, [r7, #16]
    4ae2:	685b      	ldr	r3, [r3, #4]
    4ae4:	2280      	movs	r2, #128	; 0x80
    4ae6:	0292      	lsls	r2, r2, #10
    4ae8:	431a      	orrs	r2, r3
    4aea:	693b      	ldr	r3, [r7, #16]
    4aec:	605a      	str	r2, [r3, #4]
				module->status = STATUS_OK;
    4aee:	697b      	ldr	r3, [r7, #20]
    4af0:	2231      	movs	r2, #49	; 0x31
    4af2:	2100      	movs	r1, #0
    4af4:	5499      	strb	r1, [r3, r2]
				i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_DRDY;
    4af6:	693b      	ldr	r3, [r7, #16]
    4af8:	2204      	movs	r2, #4
    4afa:	751a      	strb	r2, [r3, #20]
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4afc:	e01f      	b.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
    4afe:	46c0      	nop			; (mov r8, r8)
    4b00:	2000055c 	.word	0x2000055c
    4b04:	00004609 	.word	0x00004609
    4b08:	00004655 	.word	0x00004655
		} else if (module->buffer_length > 0 && module->buffer_remaining > 0) {
    4b0c:	697b      	ldr	r3, [r7, #20]
    4b0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4b10:	b29b      	uxth	r3, r3
    4b12:	2b00      	cmp	r3, #0
    4b14:	d014      	beq.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
    4b16:	697b      	ldr	r3, [r7, #20]
    4b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4b1a:	2b00      	cmp	r3, #0
    4b1c:	d010      	beq.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4b1e:	697b      	ldr	r3, [r7, #20]
    4b20:	2230      	movs	r2, #48	; 0x30
    4b22:	5c9b      	ldrb	r3, [r3, r2]
    4b24:	b2db      	uxtb	r3, r3
    4b26:	2b00      	cmp	r3, #0
    4b28:	d104      	bne.n	4b34 <_i2c_slave_interrupt_handler+0x360>
				_i2c_slave_read(module);
    4b2a:	697b      	ldr	r3, [r7, #20]
    4b2c:	0018      	movs	r0, r3
    4b2e:	4b06      	ldr	r3, [pc, #24]	; (4b48 <_i2c_slave_interrupt_handler+0x374>)
    4b30:	4798      	blx	r3
}
    4b32:	e005      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
				_i2c_slave_write(module);
    4b34:	697b      	ldr	r3, [r7, #20]
    4b36:	0018      	movs	r0, r3
    4b38:	4b04      	ldr	r3, [pc, #16]	; (4b4c <_i2c_slave_interrupt_handler+0x378>)
    4b3a:	4798      	blx	r3
}
    4b3c:	e000      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4b3e:	46c0      	nop			; (mov r8, r8)
}
    4b40:	46c0      	nop			; (mov r8, r8)
    4b42:	46bd      	mov	sp, r7
    4b44:	b006      	add	sp, #24
    4b46:	bd80      	pop	{r7, pc}
    4b48:	00004685 	.word	0x00004685
    4b4c:	000046bb 	.word	0x000046bb

00004b50 <system_gclk_chan_get_config_defaults>:
{
    4b50:	b580      	push	{r7, lr}
    4b52:	b082      	sub	sp, #8
    4b54:	af00      	add	r7, sp, #0
    4b56:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    4b58:	687b      	ldr	r3, [r7, #4]
    4b5a:	2200      	movs	r2, #0
    4b5c:	701a      	strb	r2, [r3, #0]
}
    4b5e:	46c0      	nop			; (mov r8, r8)
    4b60:	46bd      	mov	sp, r7
    4b62:	b002      	add	sp, #8
    4b64:	bd80      	pop	{r7, pc}
	...

00004b68 <system_apb_clock_set_mask>:
{
    4b68:	b580      	push	{r7, lr}
    4b6a:	b082      	sub	sp, #8
    4b6c:	af00      	add	r7, sp, #0
    4b6e:	0002      	movs	r2, r0
    4b70:	6039      	str	r1, [r7, #0]
    4b72:	1dfb      	adds	r3, r7, #7
    4b74:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    4b76:	1dfb      	adds	r3, r7, #7
    4b78:	781b      	ldrb	r3, [r3, #0]
    4b7a:	2b01      	cmp	r3, #1
    4b7c:	d00a      	beq.n	4b94 <system_apb_clock_set_mask+0x2c>
    4b7e:	2b02      	cmp	r3, #2
    4b80:	d00f      	beq.n	4ba2 <system_apb_clock_set_mask+0x3a>
    4b82:	2b00      	cmp	r3, #0
    4b84:	d114      	bne.n	4bb0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    4b86:	4b0e      	ldr	r3, [pc, #56]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b88:	4a0d      	ldr	r2, [pc, #52]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b8a:	6991      	ldr	r1, [r2, #24]
    4b8c:	683a      	ldr	r2, [r7, #0]
    4b8e:	430a      	orrs	r2, r1
    4b90:	619a      	str	r2, [r3, #24]
			break;
    4b92:	e00f      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    4b94:	4b0a      	ldr	r3, [pc, #40]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b96:	4a0a      	ldr	r2, [pc, #40]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b98:	69d1      	ldr	r1, [r2, #28]
    4b9a:	683a      	ldr	r2, [r7, #0]
    4b9c:	430a      	orrs	r2, r1
    4b9e:	61da      	str	r2, [r3, #28]
			break;
    4ba0:	e008      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    4ba2:	4b07      	ldr	r3, [pc, #28]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4ba4:	4a06      	ldr	r2, [pc, #24]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4ba6:	6a11      	ldr	r1, [r2, #32]
    4ba8:	683a      	ldr	r2, [r7, #0]
    4baa:	430a      	orrs	r2, r1
    4bac:	621a      	str	r2, [r3, #32]
			break;
    4bae:	e001      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    4bb0:	2317      	movs	r3, #23
    4bb2:	e000      	b.n	4bb6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    4bb4:	2300      	movs	r3, #0
}
    4bb6:	0018      	movs	r0, r3
    4bb8:	46bd      	mov	sp, r7
    4bba:	b002      	add	sp, #8
    4bbc:	bd80      	pop	{r7, pc}
    4bbe:	46c0      	nop			; (mov r8, r8)
    4bc0:	40000400 	.word	0x40000400

00004bc4 <system_pinmux_get_config_defaults>:
{
    4bc4:	b580      	push	{r7, lr}
    4bc6:	b082      	sub	sp, #8
    4bc8:	af00      	add	r7, sp, #0
    4bca:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4bcc:	687b      	ldr	r3, [r7, #4]
    4bce:	2280      	movs	r2, #128	; 0x80
    4bd0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4bd2:	687b      	ldr	r3, [r7, #4]
    4bd4:	2200      	movs	r2, #0
    4bd6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4bd8:	687b      	ldr	r3, [r7, #4]
    4bda:	2201      	movs	r2, #1
    4bdc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4bde:	687b      	ldr	r3, [r7, #4]
    4be0:	2200      	movs	r2, #0
    4be2:	70da      	strb	r2, [r3, #3]
}
    4be4:	46c0      	nop			; (mov r8, r8)
    4be6:	46bd      	mov	sp, r7
    4be8:	b002      	add	sp, #8
    4bea:	bd80      	pop	{r7, pc}

00004bec <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    4bec:	b580      	push	{r7, lr}
    4bee:	b084      	sub	sp, #16
    4bf0:	af00      	add	r7, sp, #0
    4bf2:	6078      	str	r0, [r7, #4]
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4bf4:	2300      	movs	r3, #0
    4bf6:	60fb      	str	r3, [r7, #12]
    4bf8:	e00c      	b.n	4c14 <_tcc_get_inst_index+0x28>
		if (hw == tcc_modules[i]) {
    4bfa:	4b0a      	ldr	r3, [pc, #40]	; (4c24 <_tcc_get_inst_index+0x38>)
    4bfc:	68fa      	ldr	r2, [r7, #12]
    4bfe:	0092      	lsls	r2, r2, #2
    4c00:	58d2      	ldr	r2, [r2, r3]
    4c02:	687b      	ldr	r3, [r7, #4]
    4c04:	429a      	cmp	r2, r3
    4c06:	d102      	bne.n	4c0e <_tcc_get_inst_index+0x22>
			return i;
    4c08:	68fb      	ldr	r3, [r7, #12]
    4c0a:	b2db      	uxtb	r3, r3
    4c0c:	e006      	b.n	4c1c <_tcc_get_inst_index+0x30>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4c0e:	68fb      	ldr	r3, [r7, #12]
    4c10:	3301      	adds	r3, #1
    4c12:	60fb      	str	r3, [r7, #12]
    4c14:	68fb      	ldr	r3, [r7, #12]
    4c16:	2b02      	cmp	r3, #2
    4c18:	d9ef      	bls.n	4bfa <_tcc_get_inst_index+0xe>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4c1a:	2300      	movs	r3, #0
}
    4c1c:	0018      	movs	r0, r3
    4c1e:	46bd      	mov	sp, r7
    4c20:	b004      	add	sp, #16
    4c22:	bd80      	pop	{r7, pc}
    4c24:	0001cdc4 	.word	0x0001cdc4

00004c28 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    4c28:	b590      	push	{r4, r7, lr}
    4c2a:	b085      	sub	sp, #20
    4c2c:	af00      	add	r7, sp, #0
    4c2e:	6078      	str	r0, [r7, #4]
    4c30:	6039      	str	r1, [r7, #0]
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4c32:	230f      	movs	r3, #15
    4c34:	18fc      	adds	r4, r7, r3
    4c36:	683b      	ldr	r3, [r7, #0]
    4c38:	0018      	movs	r0, r3
    4c3a:	4bad      	ldr	r3, [pc, #692]	; (4ef0 <tcc_get_config_defaults+0x2c8>)
    4c3c:	4798      	blx	r3
    4c3e:	0003      	movs	r3, r0
    4c40:	7023      	strb	r3, [r4, #0]

	/* Base counter defaults */
	config->counter.count                  = 0;
    4c42:	687b      	ldr	r3, [r7, #4]
    4c44:	2200      	movs	r2, #0
    4c46:	601a      	str	r2, [r3, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    4c48:	230f      	movs	r3, #15
    4c4a:	18fb      	adds	r3, r7, r3
    4c4c:	781a      	ldrb	r2, [r3, #0]
    4c4e:	4ba9      	ldr	r3, [pc, #676]	; (4ef4 <tcc_get_config_defaults+0x2cc>)
    4c50:	0092      	lsls	r2, r2, #2
    4c52:	58d2      	ldr	r2, [r2, r3]
    4c54:	687b      	ldr	r3, [r7, #4]
    4c56:	605a      	str	r2, [r3, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    4c58:	687b      	ldr	r3, [r7, #4]
    4c5a:	2200      	movs	r2, #0
    4c5c:	729a      	strb	r2, [r3, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    4c5e:	687b      	ldr	r3, [r7, #4]
    4c60:	2200      	movs	r2, #0
    4c62:	72da      	strb	r2, [r3, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    4c64:	687b      	ldr	r3, [r7, #4]
    4c66:	2200      	movs	r2, #0
    4c68:	731a      	strb	r2, [r3, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    4c6a:	687b      	ldr	r3, [r7, #4]
    4c6c:	2200      	movs	r2, #0
    4c6e:	725a      	strb	r2, [r3, #9]
	config->counter.oneshot                = false;
    4c70:	687b      	ldr	r3, [r7, #4]
    4c72:	2200      	movs	r2, #0
    4c74:	721a      	strb	r2, [r3, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c76:	687b      	ldr	r3, [r7, #4]
    4c78:	2200      	movs	r2, #0
    4c7a:	61da      	str	r2, [r3, #28]
    4c7c:	687b      	ldr	r3, [r7, #4]
    4c7e:	2200      	movs	r2, #0
    4c80:	621a      	str	r2, [r3, #32]
    4c82:	687b      	ldr	r3, [r7, #4]
    4c84:	2200      	movs	r2, #0
    4c86:	625a      	str	r2, [r3, #36]	; 0x24
    4c88:	687b      	ldr	r3, [r7, #4]
    4c8a:	2200      	movs	r2, #0
    4c8c:	629a      	str	r2, [r3, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c8e:	687b      	ldr	r3, [r7, #4]
    4c90:	2200      	movs	r2, #0
    4c92:	751a      	strb	r2, [r3, #20]
    4c94:	687b      	ldr	r3, [r7, #4]
    4c96:	2200      	movs	r2, #0
    4c98:	755a      	strb	r2, [r3, #21]
    4c9a:	687b      	ldr	r3, [r7, #4]
    4c9c:	2200      	movs	r2, #0
    4c9e:	759a      	strb	r2, [r3, #22]
    4ca0:	687b      	ldr	r3, [r7, #4]
    4ca2:	2200      	movs	r2, #0
    4ca4:	75da      	strb	r2, [r3, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    4ca6:	687b      	ldr	r3, [r7, #4]
    4ca8:	2200      	movs	r2, #0
    4caa:	761a      	strb	r2, [r3, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    4cac:	687b      	ldr	r3, [r7, #4]
    4cae:	2200      	movs	r2, #0
    4cb0:	765a      	strb	r2, [r3, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4cb2:	687b      	ldr	r3, [r7, #4]
    4cb4:	2200      	movs	r2, #0
    4cb6:	741a      	strb	r2, [r3, #16]
    4cb8:	687b      	ldr	r3, [r7, #4]
    4cba:	2200      	movs	r2, #0
    4cbc:	745a      	strb	r2, [r3, #17]
    4cbe:	687b      	ldr	r3, [r7, #4]
    4cc0:	2200      	movs	r2, #0
    4cc2:	749a      	strb	r2, [r3, #18]
    4cc4:	687b      	ldr	r3, [r7, #4]
    4cc6:	2200      	movs	r2, #0
    4cc8:	74da      	strb	r2, [r3, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    4cca:	687b      	ldr	r3, [r7, #4]
    4ccc:	222c      	movs	r2, #44	; 0x2c
    4cce:	2100      	movs	r1, #0
    4cd0:	5499      	strb	r1, [r3, r2]
    4cd2:	687b      	ldr	r3, [r7, #4]
    4cd4:	222d      	movs	r2, #45	; 0x2d
    4cd6:	2100      	movs	r1, #0
    4cd8:	5499      	strb	r1, [r3, r2]
    4cda:	687b      	ldr	r3, [r7, #4]
    4cdc:	222e      	movs	r2, #46	; 0x2e
    4cde:	2100      	movs	r1, #0
    4ce0:	5499      	strb	r1, [r3, r2]
    4ce2:	687b      	ldr	r3, [r7, #4]
    4ce4:	222f      	movs	r2, #47	; 0x2f
    4ce6:	2100      	movs	r1, #0
    4ce8:	5499      	strb	r1, [r3, r2]
    4cea:	687b      	ldr	r3, [r7, #4]
    4cec:	2230      	movs	r2, #48	; 0x30
    4cee:	2100      	movs	r1, #0
    4cf0:	5499      	strb	r1, [r3, r2]
    4cf2:	687b      	ldr	r3, [r7, #4]
    4cf4:	2231      	movs	r2, #49	; 0x31
    4cf6:	2100      	movs	r1, #0
    4cf8:	5499      	strb	r1, [r3, r2]
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	2232      	movs	r2, #50	; 0x32
    4cfe:	2100      	movs	r1, #0
    4d00:	5499      	strb	r1, [r3, r2]
    4d02:	687b      	ldr	r3, [r7, #4]
    4d04:	2233      	movs	r2, #51	; 0x33
    4d06:	2100      	movs	r1, #0
    4d08:	5499      	strb	r1, [r3, r2]
    4d0a:	687b      	ldr	r3, [r7, #4]
    4d0c:	2234      	movs	r2, #52	; 0x34
    4d0e:	2100      	movs	r1, #0
    4d10:	5499      	strb	r1, [r3, r2]
    4d12:	687b      	ldr	r3, [r7, #4]
    4d14:	2235      	movs	r2, #53	; 0x35
    4d16:	2100      	movs	r1, #0
    4d18:	5499      	strb	r1, [r3, r2]
    4d1a:	687b      	ldr	r3, [r7, #4]
    4d1c:	2236      	movs	r2, #54	; 0x36
    4d1e:	2100      	movs	r1, #0
    4d20:	5499      	strb	r1, [r3, r2]
    4d22:	687b      	ldr	r3, [r7, #4]
    4d24:	2237      	movs	r2, #55	; 0x37
    4d26:	2100      	movs	r1, #0
    4d28:	5499      	strb	r1, [r3, r2]
    4d2a:	687b      	ldr	r3, [r7, #4]
    4d2c:	2238      	movs	r2, #56	; 0x38
    4d2e:	2100      	movs	r1, #0
    4d30:	5499      	strb	r1, [r3, r2]
    4d32:	687b      	ldr	r3, [r7, #4]
    4d34:	2239      	movs	r2, #57	; 0x39
    4d36:	2100      	movs	r1, #0
    4d38:	5499      	strb	r1, [r3, r2]
    4d3a:	687b      	ldr	r3, [r7, #4]
    4d3c:	223a      	movs	r2, #58	; 0x3a
    4d3e:	2100      	movs	r1, #0
    4d40:	5499      	strb	r1, [r3, r2]
    4d42:	687b      	ldr	r3, [r7, #4]
    4d44:	223b      	movs	r2, #59	; 0x3b
    4d46:	2100      	movs	r1, #0
    4d48:	5499      	strb	r1, [r3, r2]
    4d4a:	687b      	ldr	r3, [r7, #4]
    4d4c:	223c      	movs	r2, #60	; 0x3c
    4d4e:	2100      	movs	r1, #0
    4d50:	5499      	strb	r1, [r3, r2]
    4d52:	687b      	ldr	r3, [r7, #4]
    4d54:	223d      	movs	r2, #61	; 0x3d
    4d56:	2100      	movs	r1, #0
    4d58:	5499      	strb	r1, [r3, r2]
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	223e      	movs	r2, #62	; 0x3e
    4d5e:	2100      	movs	r1, #0
    4d60:	5499      	strb	r1, [r3, r2]
    4d62:	687b      	ldr	r3, [r7, #4]
    4d64:	223f      	movs	r2, #63	; 0x3f
    4d66:	2100      	movs	r1, #0
    4d68:	5499      	strb	r1, [r3, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    4d6a:	687b      	ldr	r3, [r7, #4]
    4d6c:	2240      	movs	r2, #64	; 0x40
    4d6e:	2100      	movs	r1, #0
    4d70:	5499      	strb	r1, [r3, r2]
    4d72:	687b      	ldr	r3, [r7, #4]
    4d74:	2241      	movs	r2, #65	; 0x41
    4d76:	2100      	movs	r1, #0
    4d78:	5499      	strb	r1, [r3, r2]
    4d7a:	687b      	ldr	r3, [r7, #4]
    4d7c:	2242      	movs	r2, #66	; 0x42
    4d7e:	2100      	movs	r1, #0
    4d80:	5499      	strb	r1, [r3, r2]
    4d82:	687b      	ldr	r3, [r7, #4]
    4d84:	2243      	movs	r2, #67	; 0x43
    4d86:	2100      	movs	r1, #0
    4d88:	5499      	strb	r1, [r3, r2]
    4d8a:	687b      	ldr	r3, [r7, #4]
    4d8c:	2244      	movs	r2, #68	; 0x44
    4d8e:	2100      	movs	r1, #0
    4d90:	5499      	strb	r1, [r3, r2]
    4d92:	687b      	ldr	r3, [r7, #4]
    4d94:	2245      	movs	r2, #69	; 0x45
    4d96:	2100      	movs	r1, #0
    4d98:	5499      	strb	r1, [r3, r2]
    4d9a:	687b      	ldr	r3, [r7, #4]
    4d9c:	2246      	movs	r2, #70	; 0x46
    4d9e:	2100      	movs	r1, #0
    4da0:	5499      	strb	r1, [r3, r2]
    4da2:	687b      	ldr	r3, [r7, #4]
    4da4:	2247      	movs	r2, #71	; 0x47
    4da6:	2100      	movs	r1, #0
    4da8:	5499      	strb	r1, [r3, r2]
    4daa:	687b      	ldr	r3, [r7, #4]
    4dac:	2248      	movs	r2, #72	; 0x48
    4dae:	2100      	movs	r1, #0
    4db0:	5499      	strb	r1, [r3, r2]
    4db2:	687b      	ldr	r3, [r7, #4]
    4db4:	2249      	movs	r2, #73	; 0x49
    4db6:	2100      	movs	r1, #0
    4db8:	5499      	strb	r1, [r3, r2]
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	224a      	movs	r2, #74	; 0x4a
    4dbe:	2100      	movs	r1, #0
    4dc0:	5499      	strb	r1, [r3, r2]
    4dc2:	687b      	ldr	r3, [r7, #4]
    4dc4:	224b      	movs	r2, #75	; 0x4b
    4dc6:	2100      	movs	r1, #0
    4dc8:	5499      	strb	r1, [r3, r2]
    4dca:	687b      	ldr	r3, [r7, #4]
    4dcc:	224c      	movs	r2, #76	; 0x4c
    4dce:	2100      	movs	r1, #0
    4dd0:	5499      	strb	r1, [r3, r2]
    4dd2:	687b      	ldr	r3, [r7, #4]
    4dd4:	224d      	movs	r2, #77	; 0x4d
    4dd6:	2100      	movs	r1, #0
    4dd8:	5499      	strb	r1, [r3, r2]
    4dda:	687b      	ldr	r3, [r7, #4]
    4ddc:	224e      	movs	r2, #78	; 0x4e
    4dde:	2100      	movs	r1, #0
    4de0:	5499      	strb	r1, [r3, r2]
    4de2:	687b      	ldr	r3, [r7, #4]
    4de4:	224f      	movs	r2, #79	; 0x4f
    4de6:	2100      	movs	r1, #0
    4de8:	5499      	strb	r1, [r3, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    4dea:	687b      	ldr	r3, [r7, #4]
    4dec:	2250      	movs	r2, #80	; 0x50
    4dee:	2100      	movs	r1, #0
    4df0:	5499      	strb	r1, [r3, r2]
    4df2:	687b      	ldr	r3, [r7, #4]
    4df4:	2251      	movs	r2, #81	; 0x51
    4df6:	2100      	movs	r1, #0
    4df8:	5499      	strb	r1, [r3, r2]
    4dfa:	687b      	ldr	r3, [r7, #4]
    4dfc:	2252      	movs	r2, #82	; 0x52
    4dfe:	2100      	movs	r1, #0
    4e00:	5499      	strb	r1, [r3, r2]
    4e02:	687b      	ldr	r3, [r7, #4]
    4e04:	2253      	movs	r2, #83	; 0x53
    4e06:	2100      	movs	r1, #0
    4e08:	5499      	strb	r1, [r3, r2]
    4e0a:	687b      	ldr	r3, [r7, #4]
    4e0c:	2254      	movs	r2, #84	; 0x54
    4e0e:	2100      	movs	r1, #0
    4e10:	5499      	strb	r1, [r3, r2]
    4e12:	687b      	ldr	r3, [r7, #4]
    4e14:	2255      	movs	r2, #85	; 0x55
    4e16:	2100      	movs	r1, #0
    4e18:	5499      	strb	r1, [r3, r2]
    4e1a:	687b      	ldr	r3, [r7, #4]
    4e1c:	2256      	movs	r2, #86	; 0x56
    4e1e:	2100      	movs	r1, #0
    4e20:	5499      	strb	r1, [r3, r2]
    4e22:	687b      	ldr	r3, [r7, #4]
    4e24:	2257      	movs	r2, #87	; 0x57
    4e26:	2100      	movs	r1, #0
    4e28:	5499      	strb	r1, [r3, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    4e2a:	687b      	ldr	r3, [r7, #4]
    4e2c:	2298      	movs	r2, #152	; 0x98
    4e2e:	2100      	movs	r1, #0
    4e30:	5499      	strb	r1, [r3, r2]
    4e32:	687b      	ldr	r3, [r7, #4]
    4e34:	2200      	movs	r2, #0
    4e36:	659a      	str	r2, [r3, #88]	; 0x58
    4e38:	687b      	ldr	r3, [r7, #4]
    4e3a:	2200      	movs	r2, #0
    4e3c:	679a      	str	r2, [r3, #120]	; 0x78
    4e3e:	687b      	ldr	r3, [r7, #4]
    4e40:	2299      	movs	r2, #153	; 0x99
    4e42:	2100      	movs	r1, #0
    4e44:	5499      	strb	r1, [r3, r2]
    4e46:	687b      	ldr	r3, [r7, #4]
    4e48:	2200      	movs	r2, #0
    4e4a:	65da      	str	r2, [r3, #92]	; 0x5c
    4e4c:	687b      	ldr	r3, [r7, #4]
    4e4e:	2200      	movs	r2, #0
    4e50:	67da      	str	r2, [r3, #124]	; 0x7c
    4e52:	687b      	ldr	r3, [r7, #4]
    4e54:	229a      	movs	r2, #154	; 0x9a
    4e56:	2100      	movs	r1, #0
    4e58:	5499      	strb	r1, [r3, r2]
    4e5a:	687b      	ldr	r3, [r7, #4]
    4e5c:	2200      	movs	r2, #0
    4e5e:	661a      	str	r2, [r3, #96]	; 0x60
    4e60:	687b      	ldr	r3, [r7, #4]
    4e62:	2280      	movs	r2, #128	; 0x80
    4e64:	2100      	movs	r1, #0
    4e66:	5099      	str	r1, [r3, r2]
    4e68:	687b      	ldr	r3, [r7, #4]
    4e6a:	229b      	movs	r2, #155	; 0x9b
    4e6c:	2100      	movs	r1, #0
    4e6e:	5499      	strb	r1, [r3, r2]
    4e70:	687b      	ldr	r3, [r7, #4]
    4e72:	2200      	movs	r2, #0
    4e74:	665a      	str	r2, [r3, #100]	; 0x64
    4e76:	687b      	ldr	r3, [r7, #4]
    4e78:	2284      	movs	r2, #132	; 0x84
    4e7a:	2100      	movs	r1, #0
    4e7c:	5099      	str	r1, [r3, r2]
    4e7e:	687b      	ldr	r3, [r7, #4]
    4e80:	229c      	movs	r2, #156	; 0x9c
    4e82:	2100      	movs	r1, #0
    4e84:	5499      	strb	r1, [r3, r2]
    4e86:	687b      	ldr	r3, [r7, #4]
    4e88:	2200      	movs	r2, #0
    4e8a:	669a      	str	r2, [r3, #104]	; 0x68
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	2288      	movs	r2, #136	; 0x88
    4e90:	2100      	movs	r1, #0
    4e92:	5099      	str	r1, [r3, r2]
    4e94:	687b      	ldr	r3, [r7, #4]
    4e96:	229d      	movs	r2, #157	; 0x9d
    4e98:	2100      	movs	r1, #0
    4e9a:	5499      	strb	r1, [r3, r2]
    4e9c:	687b      	ldr	r3, [r7, #4]
    4e9e:	2200      	movs	r2, #0
    4ea0:	66da      	str	r2, [r3, #108]	; 0x6c
    4ea2:	687b      	ldr	r3, [r7, #4]
    4ea4:	228c      	movs	r2, #140	; 0x8c
    4ea6:	2100      	movs	r1, #0
    4ea8:	5099      	str	r1, [r3, r2]
    4eaa:	687b      	ldr	r3, [r7, #4]
    4eac:	229e      	movs	r2, #158	; 0x9e
    4eae:	2100      	movs	r1, #0
    4eb0:	5499      	strb	r1, [r3, r2]
    4eb2:	687b      	ldr	r3, [r7, #4]
    4eb4:	2200      	movs	r2, #0
    4eb6:	671a      	str	r2, [r3, #112]	; 0x70
    4eb8:	687b      	ldr	r3, [r7, #4]
    4eba:	2290      	movs	r2, #144	; 0x90
    4ebc:	2100      	movs	r1, #0
    4ebe:	5099      	str	r1, [r3, r2]
    4ec0:	687b      	ldr	r3, [r7, #4]
    4ec2:	229f      	movs	r2, #159	; 0x9f
    4ec4:	2100      	movs	r1, #0
    4ec6:	5499      	strb	r1, [r3, r2]
    4ec8:	687b      	ldr	r3, [r7, #4]
    4eca:	2200      	movs	r2, #0
    4ecc:	675a      	str	r2, [r3, #116]	; 0x74
    4ece:	687b      	ldr	r3, [r7, #4]
    4ed0:	2294      	movs	r2, #148	; 0x94
    4ed2:	2100      	movs	r1, #0
    4ed4:	5099      	str	r1, [r3, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    4ed6:	687b      	ldr	r3, [r7, #4]
    4ed8:	22a0      	movs	r2, #160	; 0xa0
    4eda:	2101      	movs	r1, #1
    4edc:	5499      	strb	r1, [r3, r2]
	config->run_in_standby            = false;
    4ede:	687b      	ldr	r3, [r7, #4]
    4ee0:	22a1      	movs	r2, #161	; 0xa1
    4ee2:	2100      	movs	r1, #0
    4ee4:	5499      	strb	r1, [r3, r2]
}
    4ee6:	46c0      	nop			; (mov r8, r8)
    4ee8:	46bd      	mov	sp, r7
    4eea:	b005      	add	sp, #20
    4eec:	bd90      	pop	{r4, r7, pc}
    4eee:	46c0      	nop			; (mov r8, r8)
    4ef0:	00004bed 	.word	0x00004bed
    4ef4:	0001cde0 	.word	0x0001cde0

00004ef8 <_tcc_build_ctrla>:
 */
static inline enum status_code _tcc_build_ctrla(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    4ef8:	b580      	push	{r7, lr}
    4efa:	b086      	sub	sp, #24
    4efc:	af00      	add	r7, sp, #0
    4efe:	60b9      	str	r1, [r7, #8]
    4f00:	607a      	str	r2, [r7, #4]
    4f02:	230f      	movs	r3, #15
    4f04:	18fb      	adds	r3, r7, r3
    4f06:	1c02      	adds	r2, r0, #0
    4f08:	701a      	strb	r2, [r3, #0]
	uint32_t ctrla = 0;
    4f0a:	2300      	movs	r3, #0
    4f0c:	617b      	str	r3, [r7, #20]

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4f0e:	2300      	movs	r3, #0
    4f10:	613b      	str	r3, [r7, #16]
    4f12:	e01d      	b.n	4f50 <_tcc_build_ctrla+0x58>
		if (config->capture.channel_function[i] ==
    4f14:	68ba      	ldr	r2, [r7, #8]
    4f16:	693b      	ldr	r3, [r7, #16]
    4f18:	18d3      	adds	r3, r2, r3
    4f1a:	3310      	adds	r3, #16
    4f1c:	781b      	ldrb	r3, [r3, #0]
    4f1e:	2b01      	cmp	r3, #1
    4f20:	d113      	bne.n	4f4a <_tcc_build_ctrla+0x52>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    4f22:	230f      	movs	r3, #15
    4f24:	18fb      	adds	r3, r7, r3
    4f26:	781b      	ldrb	r3, [r3, #0]
    4f28:	4a1b      	ldr	r2, [pc, #108]	; (4f98 <_tcc_build_ctrla+0xa0>)
    4f2a:	5cd3      	ldrb	r3, [r2, r3]
    4f2c:	001a      	movs	r2, r3
    4f2e:	693b      	ldr	r3, [r7, #16]
    4f30:	429a      	cmp	r2, r3
    4f32:	da01      	bge.n	4f38 <_tcc_build_ctrla+0x40>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    4f34:	2317      	movs	r3, #23
    4f36:	e02a      	b.n	4f8e <_tcc_build_ctrla+0x96>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4f38:	2380      	movs	r3, #128	; 0x80
    4f3a:	045a      	lsls	r2, r3, #17
    4f3c:	693b      	ldr	r3, [r7, #16]
    4f3e:	409a      	lsls	r2, r3
    4f40:	0013      	movs	r3, r2
    4f42:	001a      	movs	r2, r3
    4f44:	697b      	ldr	r3, [r7, #20]
    4f46:	4313      	orrs	r3, r2
    4f48:	617b      	str	r3, [r7, #20]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4f4a:	693b      	ldr	r3, [r7, #16]
    4f4c:	3301      	adds	r3, #1
    4f4e:	613b      	str	r3, [r7, #16]
    4f50:	693b      	ldr	r3, [r7, #16]
    4f52:	2b03      	cmp	r3, #3
    4f54:	ddde      	ble.n	4f14 <_tcc_build_ctrla+0x1c>
		}
	}

	if (config->run_in_standby) {
    4f56:	68bb      	ldr	r3, [r7, #8]
    4f58:	22a1      	movs	r2, #161	; 0xa1
    4f5a:	5c9b      	ldrb	r3, [r3, r2]
    4f5c:	2b00      	cmp	r3, #0
    4f5e:	d004      	beq.n	4f6a <_tcc_build_ctrla+0x72>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    4f60:	697b      	ldr	r3, [r7, #20]
    4f62:	2280      	movs	r2, #128	; 0x80
    4f64:	0112      	lsls	r2, r2, #4
    4f66:	4313      	orrs	r3, r2
    4f68:	617b      	str	r3, [r7, #20]
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    4f6a:	68bb      	ldr	r3, [r7, #8]
    4f6c:	7b1b      	ldrb	r3, [r3, #12]
    4f6e:	031b      	lsls	r3, r3, #12
    4f70:	001a      	movs	r2, r3
    4f72:	697b      	ldr	r3, [r7, #20]
    4f74:	4313      	orrs	r3, r2
    4f76:	617b      	str	r3, [r7, #20]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    4f78:	68bb      	ldr	r3, [r7, #8]
    4f7a:	7adb      	ldrb	r3, [r3, #11]
    4f7c:	021b      	lsls	r3, r3, #8
    4f7e:	001a      	movs	r2, r3
    4f80:	697b      	ldr	r3, [r7, #20]
    4f82:	4313      	orrs	r3, r2
    4f84:	617b      	str	r3, [r7, #20]

	*value_buffer = ctrla;
    4f86:	687b      	ldr	r3, [r7, #4]
    4f88:	697a      	ldr	r2, [r7, #20]
    4f8a:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    4f8c:	2300      	movs	r3, #0
}
    4f8e:	0018      	movs	r0, r3
    4f90:	46bd      	mov	sp, r7
    4f92:	b006      	add	sp, #24
    4f94:	bd80      	pop	{r7, pc}
    4f96:	46c0      	nop			; (mov r8, r8)
    4f98:	0001cdec 	.word	0x0001cdec

00004f9c <_tcc_build_ctrlb>:
 */
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
    4f9c:	b580      	push	{r7, lr}
    4f9e:	b086      	sub	sp, #24
    4fa0:	af00      	add	r7, sp, #0
    4fa2:	60b9      	str	r1, [r7, #8]
    4fa4:	607a      	str	r2, [r7, #4]
    4fa6:	230f      	movs	r3, #15
    4fa8:	18fb      	adds	r3, r7, r3
    4faa:	1c02      	adds	r2, r0, #0
    4fac:	701a      	strb	r2, [r3, #0]
	uint8_t ctrlb = 0;
    4fae:	2317      	movs	r3, #23
    4fb0:	18fb      	adds	r3, r7, r3
    4fb2:	2200      	movs	r2, #0
    4fb4:	701a      	strb	r2, [r3, #0]

	if (config->counter.oneshot) {
    4fb6:	68bb      	ldr	r3, [r7, #8]
    4fb8:	7a1b      	ldrb	r3, [r3, #8]
    4fba:	2b00      	cmp	r3, #0
    4fbc:	d007      	beq.n	4fce <_tcc_build_ctrlb+0x32>
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    4fbe:	2317      	movs	r3, #23
    4fc0:	18fb      	adds	r3, r7, r3
    4fc2:	2217      	movs	r2, #23
    4fc4:	18ba      	adds	r2, r7, r2
    4fc6:	7812      	ldrb	r2, [r2, #0]
    4fc8:	2104      	movs	r1, #4
    4fca:	430a      	orrs	r2, r1
    4fcc:	701a      	strb	r2, [r3, #0]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    4fce:	68bb      	ldr	r3, [r7, #8]
    4fd0:	7a5b      	ldrb	r3, [r3, #9]
    4fd2:	2b01      	cmp	r3, #1
    4fd4:	d107      	bne.n	4fe6 <_tcc_build_ctrlb+0x4a>
		ctrlb |= TCC_CTRLBSET_DIR;
    4fd6:	2317      	movs	r3, #23
    4fd8:	18fb      	adds	r3, r7, r3
    4fda:	2217      	movs	r2, #23
    4fdc:	18ba      	adds	r2, r7, r2
    4fde:	7812      	ldrb	r2, [r2, #0]
    4fe0:	2101      	movs	r1, #1
    4fe2:	430a      	orrs	r2, r1
    4fe4:	701a      	strb	r2, [r3, #0]
	}

	*value_buffer = ctrlb;
    4fe6:	687b      	ldr	r3, [r7, #4]
    4fe8:	2217      	movs	r2, #23
    4fea:	18ba      	adds	r2, r7, r2
    4fec:	7812      	ldrb	r2, [r2, #0]
    4fee:	701a      	strb	r2, [r3, #0]
}
    4ff0:	46c0      	nop			; (mov r8, r8)
    4ff2:	46bd      	mov	sp, r7
    4ff4:	b006      	add	sp, #24
    4ff6:	bd80      	pop	{r7, pc}

00004ff8 <_tcc_build_faults>:
 */
static inline enum status_code _tcc_build_faults(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    4ff8:	b580      	push	{r7, lr}
    4ffa:	b088      	sub	sp, #32
    4ffc:	af00      	add	r7, sp, #0
    4ffe:	60b9      	str	r1, [r7, #8]
    5000:	607a      	str	r2, [r7, #4]
    5002:	230f      	movs	r3, #15
    5004:	18fb      	adds	r3, r7, r3
    5006:	1c02      	adds	r2, r0, #0
    5008:	701a      	strb	r2, [r3, #0]
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    500a:	230f      	movs	r3, #15
    500c:	18fb      	adds	r3, r7, r3
    500e:	781a      	ldrb	r2, [r3, #0]
    5010:	231b      	movs	r3, #27
    5012:	18fb      	adds	r3, r7, r3
    5014:	493e      	ldr	r1, [pc, #248]	; (5110 <_tcc_build_faults+0x118>)
    5016:	5c8a      	ldrb	r2, [r1, r2]
    5018:	701a      	strb	r2, [r3, #0]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    501a:	2300      	movs	r3, #0
    501c:	61fb      	str	r3, [r7, #28]
    501e:	e06e      	b.n	50fe <_tcc_build_faults+0x106>
		cfg = (struct tcc_recoverable_fault_config *)
    5020:	69fa      	ldr	r2, [r7, #28]
    5022:	0013      	movs	r3, r2
    5024:	009b      	lsls	r3, r3, #2
    5026:	189b      	adds	r3, r3, r2
    5028:	005b      	lsls	r3, r3, #1
    502a:	3328      	adds	r3, #40	; 0x28
    502c:	68ba      	ldr	r2, [r7, #8]
    502e:	18d3      	adds	r3, r2, r3
    5030:	3304      	adds	r3, #4
    5032:	617b      	str	r3, [r7, #20]
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    5034:	697b      	ldr	r3, [r7, #20]
    5036:	7a5b      	ldrb	r3, [r3, #9]
    5038:	221b      	movs	r2, #27
    503a:	18ba      	adds	r2, r7, r2
    503c:	7812      	ldrb	r2, [r2, #0]
    503e:	429a      	cmp	r2, r3
    5040:	d801      	bhi.n	5046 <_tcc_build_faults+0x4e>
			return STATUS_ERR_INVALID_ARG;
    5042:	2317      	movs	r3, #23
    5044:	e05f      	b.n	5106 <_tcc_build_faults+0x10e>
		}
		if (cfg->filter_value > 0xF) {
    5046:	697b      	ldr	r3, [r7, #20]
    5048:	781b      	ldrb	r3, [r3, #0]
    504a:	2b0f      	cmp	r3, #15
    504c:	d901      	bls.n	5052 <_tcc_build_faults+0x5a>
			return STATUS_ERR_INVALID_ARG;
    504e:	2317      	movs	r3, #23
    5050:	e059      	b.n	5106 <_tcc_build_faults+0x10e>
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    5052:	697b      	ldr	r3, [r7, #20]
    5054:	781b      	ldrb	r3, [r3, #0]
    5056:	061b      	lsls	r3, r3, #24
    5058:	001a      	movs	r2, r3
    505a:	23f0      	movs	r3, #240	; 0xf0
    505c:	051b      	lsls	r3, r3, #20
    505e:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    5060:	697b      	ldr	r3, [r7, #20]
    5062:	785b      	ldrb	r3, [r3, #1]
    5064:	041b      	lsls	r3, r3, #16
    5066:	0019      	movs	r1, r3
    5068:	23ff      	movs	r3, #255	; 0xff
    506a:	041b      	lsls	r3, r3, #16
    506c:	400b      	ands	r3, r1
    506e:	431a      	orrs	r2, r3
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    5070:	697b      	ldr	r3, [r7, #20]
    5072:	789b      	ldrb	r3, [r3, #2]
    5074:	2b00      	cmp	r3, #0
    5076:	d001      	beq.n	507c <_tcc_build_faults+0x84>
    5078:	2380      	movs	r3, #128	; 0x80
    507a:	e000      	b.n	507e <_tcc_build_faults+0x86>
    507c:	2300      	movs	r3, #0
    507e:	431a      	orrs	r2, r3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    5080:	697b      	ldr	r3, [r7, #20]
    5082:	78db      	ldrb	r3, [r3, #3]
    5084:	2b00      	cmp	r3, #0
    5086:	d001      	beq.n	508c <_tcc_build_faults+0x94>
    5088:	2308      	movs	r3, #8
    508a:	e000      	b.n	508e <_tcc_build_faults+0x96>
    508c:	2300      	movs	r3, #0
    508e:	431a      	orrs	r2, r3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    5090:	697b      	ldr	r3, [r7, #20]
    5092:	791b      	ldrb	r3, [r3, #4]
    5094:	2b00      	cmp	r3, #0
    5096:	d001      	beq.n	509c <_tcc_build_faults+0xa4>
    5098:	2310      	movs	r3, #16
    509a:	e000      	b.n	509e <_tcc_build_faults+0xa6>
    509c:	2300      	movs	r3, #0
    509e:	431a      	orrs	r2, r3
				| TCC_FCTRLA_SRC(cfg->source)
    50a0:	697b      	ldr	r3, [r7, #20]
    50a2:	795b      	ldrb	r3, [r3, #5]
    50a4:	0019      	movs	r1, r3
    50a6:	2303      	movs	r3, #3
    50a8:	400b      	ands	r3, r1
    50aa:	431a      	orrs	r2, r3
				| TCC_FCTRLA_BLANK(cfg->blanking)
    50ac:	697b      	ldr	r3, [r7, #20]
    50ae:	799b      	ldrb	r3, [r3, #6]
    50b0:	015b      	lsls	r3, r3, #5
    50b2:	0019      	movs	r1, r3
    50b4:	2360      	movs	r3, #96	; 0x60
    50b6:	400b      	ands	r3, r1
    50b8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_HALT(cfg->halt_action)
    50ba:	697b      	ldr	r3, [r7, #20]
    50bc:	79db      	ldrb	r3, [r3, #7]
    50be:	021b      	lsls	r3, r3, #8
    50c0:	0019      	movs	r1, r3
    50c2:	23c0      	movs	r3, #192	; 0xc0
    50c4:	009b      	lsls	r3, r3, #2
    50c6:	400b      	ands	r3, r1
    50c8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    50ca:	697b      	ldr	r3, [r7, #20]
    50cc:	7a1b      	ldrb	r3, [r3, #8]
    50ce:	031b      	lsls	r3, r3, #12
    50d0:	0019      	movs	r1, r3
    50d2:	23e0      	movs	r3, #224	; 0xe0
    50d4:	01db      	lsls	r3, r3, #7
    50d6:	400b      	ands	r3, r1
    50d8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    50da:	697b      	ldr	r3, [r7, #20]
    50dc:	7a5b      	ldrb	r3, [r3, #9]
    50de:	029b      	lsls	r3, r3, #10
    50e0:	0019      	movs	r1, r3
    50e2:	23c0      	movs	r3, #192	; 0xc0
    50e4:	011b      	lsls	r3, r3, #4
    50e6:	400b      	ands	r3, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    50e8:	4313      	orrs	r3, r2
    50ea:	613b      	str	r3, [r7, #16]
		value_buffer[i] = fault;
    50ec:	69fb      	ldr	r3, [r7, #28]
    50ee:	009b      	lsls	r3, r3, #2
    50f0:	687a      	ldr	r2, [r7, #4]
    50f2:	18d3      	adds	r3, r2, r3
    50f4:	693a      	ldr	r2, [r7, #16]
    50f6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    50f8:	69fb      	ldr	r3, [r7, #28]
    50fa:	3301      	adds	r3, #1
    50fc:	61fb      	str	r3, [r7, #28]
    50fe:	69fb      	ldr	r3, [r7, #28]
    5100:	2b01      	cmp	r3, #1
    5102:	dd8d      	ble.n	5020 <_tcc_build_faults+0x28>
	}
	return STATUS_OK;
    5104:	2300      	movs	r3, #0
}
    5106:	0018      	movs	r0, r3
    5108:	46bd      	mov	sp, r7
    510a:	b008      	add	sp, #32
    510c:	bd80      	pop	{r7, pc}
    510e:	46c0      	nop			; (mov r8, r8)
    5110:	0001cdec 	.word	0x0001cdec

00005114 <_tcc_build_drvctrl>:
 */
static inline enum status_code _tcc_build_drvctrl(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    5114:	b580      	push	{r7, lr}
    5116:	b088      	sub	sp, #32
    5118:	af00      	add	r7, sp, #0
    511a:	60b9      	str	r1, [r7, #8]
    511c:	607a      	str	r2, [r7, #4]
    511e:	230f      	movs	r3, #15
    5120:	18fb      	adds	r3, r7, r3
    5122:	1c02      	adds	r2, r0, #0
    5124:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    5126:	230f      	movs	r3, #15
    5128:	18fb      	adds	r3, r7, r3
    512a:	781a      	ldrb	r2, [r3, #0]
    512c:	2317      	movs	r3, #23
    512e:	18fb      	adds	r3, r7, r3
    5130:	492d      	ldr	r1, [pc, #180]	; (51e8 <_tcc_build_drvctrl+0xd4>)
    5132:	5c8a      	ldrb	r2, [r1, r2]
    5134:	701a      	strb	r2, [r3, #0]
	uint32_t drvctrl;

	drvctrl = 0;
    5136:	2300      	movs	r3, #0
    5138:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    513a:	2300      	movs	r3, #0
    513c:	61fb      	str	r3, [r7, #28]
    513e:	e048      	b.n	51d2 <_tcc_build_drvctrl+0xbe>
		if (config->wave_ext.invert[i]) {
    5140:	68ba      	ldr	r2, [r7, #8]
    5142:	2150      	movs	r1, #80	; 0x50
    5144:	69fb      	ldr	r3, [r7, #28]
    5146:	18d3      	adds	r3, r2, r3
    5148:	185b      	adds	r3, r3, r1
    514a:	781b      	ldrb	r3, [r3, #0]
    514c:	2b00      	cmp	r3, #0
    514e:	d010      	beq.n	5172 <_tcc_build_drvctrl+0x5e>
			if (i >= ow_num) {
    5150:	2317      	movs	r3, #23
    5152:	18fb      	adds	r3, r7, r3
    5154:	781a      	ldrb	r2, [r3, #0]
    5156:	69fb      	ldr	r3, [r7, #28]
    5158:	429a      	cmp	r2, r3
    515a:	d801      	bhi.n	5160 <_tcc_build_drvctrl+0x4c>
				return STATUS_ERR_INVALID_ARG;
    515c:	2317      	movs	r3, #23
    515e:	e03f      	b.n	51e0 <_tcc_build_drvctrl+0xcc>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    5160:	2380      	movs	r3, #128	; 0x80
    5162:	025a      	lsls	r2, r3, #9
    5164:	69fb      	ldr	r3, [r7, #28]
    5166:	409a      	lsls	r2, r3
    5168:	0013      	movs	r3, r2
    516a:	001a      	movs	r2, r3
    516c:	69bb      	ldr	r3, [r7, #24]
    516e:	4313      	orrs	r3, r2
    5170:	61bb      	str	r3, [r7, #24]
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    5172:	68ba      	ldr	r2, [r7, #8]
    5174:	69fb      	ldr	r3, [r7, #28]
    5176:	331c      	adds	r3, #28
    5178:	005b      	lsls	r3, r3, #1
    517a:	18d3      	adds	r3, r2, r3
    517c:	3309      	adds	r3, #9
    517e:	781b      	ldrb	r3, [r3, #0]
    5180:	2b00      	cmp	r3, #0
    5182:	d023      	beq.n	51cc <_tcc_build_drvctrl+0xb8>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    5184:	2317      	movs	r3, #23
    5186:	18fb      	adds	r3, r7, r3
    5188:	781a      	ldrb	r2, [r3, #0]
    518a:	69fb      	ldr	r3, [r7, #28]
    518c:	429a      	cmp	r2, r3
    518e:	d801      	bhi.n	5194 <_tcc_build_drvctrl+0x80>
				return STATUS_ERR_INVALID_ARG;
    5190:	2317      	movs	r3, #23
    5192:	e025      	b.n	51e0 <_tcc_build_drvctrl+0xcc>
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    5194:	68ba      	ldr	r2, [r7, #8]
    5196:	69fb      	ldr	r3, [r7, #28]
    5198:	331c      	adds	r3, #28
    519a:	005b      	lsls	r3, r3, #1
    519c:	18d3      	adds	r3, r2, r3
    519e:	3309      	adds	r3, #9
    51a0:	781b      	ldrb	r3, [r3, #0]
    51a2:	2b02      	cmp	r3, #2
    51a4:	d10a      	bne.n	51bc <_tcc_build_drvctrl+0xa8>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    51a6:	2302      	movs	r3, #2
    51a8:	33ff      	adds	r3, #255	; 0xff
    51aa:	001a      	movs	r2, r3
    51ac:	69fb      	ldr	r3, [r7, #28]
    51ae:	409a      	lsls	r2, r3
    51b0:	0013      	movs	r3, r2
    51b2:	001a      	movs	r2, r3
    51b4:	69bb      	ldr	r3, [r7, #24]
    51b6:	4313      	orrs	r3, r2
    51b8:	61bb      	str	r3, [r7, #24]
    51ba:	e007      	b.n	51cc <_tcc_build_drvctrl+0xb8>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    51bc:	2201      	movs	r2, #1
    51be:	69fb      	ldr	r3, [r7, #28]
    51c0:	409a      	lsls	r2, r3
    51c2:	0013      	movs	r3, r2
    51c4:	001a      	movs	r2, r3
    51c6:	69bb      	ldr	r3, [r7, #24]
    51c8:	4313      	orrs	r3, r2
    51ca:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    51cc:	69fb      	ldr	r3, [r7, #28]
    51ce:	3301      	adds	r3, #1
    51d0:	61fb      	str	r3, [r7, #28]
    51d2:	69fb      	ldr	r3, [r7, #28]
    51d4:	2b07      	cmp	r3, #7
    51d6:	d9b3      	bls.n	5140 <_tcc_build_drvctrl+0x2c>
			}
		}
	}
	*value_buffer = drvctrl;
    51d8:	687b      	ldr	r3, [r7, #4]
    51da:	69ba      	ldr	r2, [r7, #24]
    51dc:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    51de:	2300      	movs	r3, #0
}
    51e0:	0018      	movs	r0, r3
    51e2:	46bd      	mov	sp, r7
    51e4:	b008      	add	sp, #32
    51e6:	bd80      	pop	{r7, pc}
    51e8:	0001cdf0 	.word	0x0001cdf0

000051ec <_tcc_build_waves>:
 */
static inline enum status_code _tcc_build_waves(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    51ec:	b580      	push	{r7, lr}
    51ee:	b088      	sub	sp, #32
    51f0:	af00      	add	r7, sp, #0
    51f2:	60b9      	str	r1, [r7, #8]
    51f4:	607a      	str	r2, [r7, #4]
    51f6:	230f      	movs	r3, #15
    51f8:	18fb      	adds	r3, r7, r3
    51fa:	1c02      	adds	r2, r0, #0
    51fc:	701a      	strb	r2, [r3, #0]
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    51fe:	230f      	movs	r3, #15
    5200:	18fb      	adds	r3, r7, r3
    5202:	781a      	ldrb	r2, [r3, #0]
    5204:	2317      	movs	r3, #23
    5206:	18fb      	adds	r3, r7, r3
    5208:	491d      	ldr	r1, [pc, #116]	; (5280 <_tcc_build_waves+0x94>)
    520a:	5c8a      	ldrb	r2, [r1, r2]
    520c:	701a      	strb	r2, [r3, #0]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;
    520e:	68bb      	ldr	r3, [r7, #8]
    5210:	3310      	adds	r3, #16
    5212:	613b      	str	r3, [r7, #16]

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    5214:	693b      	ldr	r3, [r7, #16]
    5216:	7a5b      	ldrb	r3, [r3, #9]
    5218:	011b      	lsls	r3, r3, #4
    521a:	001a      	movs	r2, r3
    521c:	2330      	movs	r3, #48	; 0x30
    521e:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    5220:	693b      	ldr	r3, [r7, #16]
    5222:	7a1b      	ldrb	r3, [r3, #8]
    5224:	0019      	movs	r1, r3
    5226:	2307      	movs	r3, #7
    5228:	400b      	ands	r3, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    522a:	4313      	orrs	r3, r2
    522c:	61bb      	str	r3, [r7, #24]

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    522e:	2300      	movs	r3, #0
    5230:	61fb      	str	r3, [r7, #28]
    5232:	e01a      	b.n	526a <_tcc_build_waves+0x7e>
		if (wav_cfg->wave_polarity[n]) {
    5234:	693a      	ldr	r2, [r7, #16]
    5236:	69fb      	ldr	r3, [r7, #28]
    5238:	18d3      	adds	r3, r2, r3
    523a:	3304      	adds	r3, #4
    523c:	781b      	ldrb	r3, [r3, #0]
    523e:	2b00      	cmp	r3, #0
    5240:	d010      	beq.n	5264 <_tcc_build_waves+0x78>
			if (n >= cc_num) {
    5242:	2317      	movs	r3, #23
    5244:	18fb      	adds	r3, r7, r3
    5246:	781a      	ldrb	r2, [r3, #0]
    5248:	69fb      	ldr	r3, [r7, #28]
    524a:	429a      	cmp	r2, r3
    524c:	dc01      	bgt.n	5252 <_tcc_build_waves+0x66>
				return STATUS_ERR_INVALID_ARG;
    524e:	2317      	movs	r3, #23
    5250:	e012      	b.n	5278 <_tcc_build_waves+0x8c>
			}
			wave |= (TCC_WAVE_POL0 << n);
    5252:	2380      	movs	r3, #128	; 0x80
    5254:	025a      	lsls	r2, r3, #9
    5256:	69fb      	ldr	r3, [r7, #28]
    5258:	409a      	lsls	r2, r3
    525a:	0013      	movs	r3, r2
    525c:	001a      	movs	r2, r3
    525e:	69bb      	ldr	r3, [r7, #24]
    5260:	4313      	orrs	r3, r2
    5262:	61bb      	str	r3, [r7, #24]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    5264:	69fb      	ldr	r3, [r7, #28]
    5266:	3301      	adds	r3, #1
    5268:	61fb      	str	r3, [r7, #28]
    526a:	69fb      	ldr	r3, [r7, #28]
    526c:	2b03      	cmp	r3, #3
    526e:	dde1      	ble.n	5234 <_tcc_build_waves+0x48>
		}
	}

	value_buffer[0] = wave;
    5270:	687b      	ldr	r3, [r7, #4]
    5272:	69ba      	ldr	r2, [r7, #24]
    5274:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    5276:	2300      	movs	r3, #0
}
    5278:	0018      	movs	r0, r3
    527a:	46bd      	mov	sp, r7
    527c:	b008      	add	sp, #32
    527e:	bd80      	pop	{r7, pc}
    5280:	0001cdec 	.word	0x0001cdec

00005284 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    5284:	b590      	push	{r4, r7, lr}
    5286:	b091      	sub	sp, #68	; 0x44
    5288:	af00      	add	r7, sp, #0
    528a:	60f8      	str	r0, [r7, #12]
    528c:	60b9      	str	r1, [r7, #8]
    528e:	607a      	str	r2, [r7, #4]
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    5290:	233b      	movs	r3, #59	; 0x3b
    5292:	18fc      	adds	r4, r7, r3
    5294:	68bb      	ldr	r3, [r7, #8]
    5296:	0018      	movs	r0, r3
    5298:	4bc4      	ldr	r3, [pc, #784]	; (55ac <tcc_init+0x328>)
    529a:	4798      	blx	r3
    529c:	0003      	movs	r3, r0
    529e:	7023      	strb	r3, [r4, #0]

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    52a0:	233b      	movs	r3, #59	; 0x3b
    52a2:	18fb      	adds	r3, r7, r3
    52a4:	781a      	ldrb	r2, [r3, #0]
    52a6:	4bc2      	ldr	r3, [pc, #776]	; (55b0 <tcc_init+0x32c>)
    52a8:	0092      	lsls	r2, r2, #2
    52aa:	58d3      	ldr	r3, [r2, r3]
    52ac:	0019      	movs	r1, r3
    52ae:	2002      	movs	r0, #2
    52b0:	4bc0      	ldr	r3, [pc, #768]	; (55b4 <tcc_init+0x330>)
    52b2:	4798      	blx	r3
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    52b4:	68bb      	ldr	r3, [r7, #8]
    52b6:	681b      	ldr	r3, [r3, #0]
    52b8:	2202      	movs	r2, #2
    52ba:	4013      	ands	r3, r2
    52bc:	d001      	beq.n	52c2 <tcc_init+0x3e>
		return STATUS_ERR_DENIED;
    52be:	231c      	movs	r3, #28
    52c0:	e1be      	b.n	5640 <tcc_init+0x3bc>
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    52c2:	68bb      	ldr	r3, [r7, #8]
    52c4:	681b      	ldr	r3, [r3, #0]
    52c6:	2201      	movs	r2, #1
    52c8:	4013      	ands	r3, r2
    52ca:	d001      	beq.n	52d0 <tcc_init+0x4c>
		return STATUS_ERR_DENIED;
    52cc:	231c      	movs	r3, #28
    52ce:	e1b7      	b.n	5640 <tcc_init+0x3bc>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    52d0:	233b      	movs	r3, #59	; 0x3b
    52d2:	18fb      	adds	r3, r7, r3
    52d4:	781a      	ldrb	r2, [r3, #0]
    52d6:	4bb8      	ldr	r3, [pc, #736]	; (55b8 <tcc_init+0x334>)
    52d8:	0092      	lsls	r2, r2, #2
    52da:	58d3      	ldr	r3, [r2, r3]
    52dc:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check all counter values */
	if ((config->counter.count > count_max)
    52de:	687b      	ldr	r3, [r7, #4]
    52e0:	681a      	ldr	r2, [r3, #0]
    52e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52e4:	429a      	cmp	r2, r3
    52e6:	d804      	bhi.n	52f2 <tcc_init+0x6e>
		|| (config->counter.period > count_max)
    52e8:	687b      	ldr	r3, [r7, #4]
    52ea:	685a      	ldr	r2, [r3, #4]
    52ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52ee:	429a      	cmp	r2, r3
    52f0:	d901      	bls.n	52f6 <tcc_init+0x72>
		) {
		return STATUS_ERR_INVALID_ARG;
    52f2:	2317      	movs	r3, #23
    52f4:	e1a4      	b.n	5640 <tcc_init+0x3bc>
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    52f6:	2300      	movs	r3, #0
    52f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    52fa:	e00e      	b.n	531a <tcc_init+0x96>
		if ((config->compare.match[i] > count_max)
    52fc:	687a      	ldr	r2, [r7, #4]
    52fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5300:	3306      	adds	r3, #6
    5302:	009b      	lsls	r3, r3, #2
    5304:	18d3      	adds	r3, r2, r3
    5306:	3304      	adds	r3, #4
    5308:	681a      	ldr	r2, [r3, #0]
    530a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    530c:	429a      	cmp	r2, r3
    530e:	d901      	bls.n	5314 <tcc_init+0x90>
			) {
			return STATUS_ERR_INVALID_ARG;
    5310:	2317      	movs	r3, #23
    5312:	e195      	b.n	5640 <tcc_init+0x3bc>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    5314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5316:	3301      	adds	r3, #1
    5318:	63fb      	str	r3, [r7, #60]	; 0x3c
    531a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    531c:	2b03      	cmp	r3, #3
    531e:	dded      	ble.n	52fc <tcc_init+0x78>
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    5320:	2300      	movs	r3, #0
    5322:	63fb      	str	r3, [r7, #60]	; 0x3c
    5324:	e019      	b.n	535a <tcc_init+0xd6>
		if (!config->pins.enable_wave_out_pin[i]) {
    5326:	687a      	ldr	r2, [r7, #4]
    5328:	2198      	movs	r1, #152	; 0x98
    532a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    532c:	18d3      	adds	r3, r2, r3
    532e:	185b      	adds	r3, r3, r1
    5330:	781b      	ldrb	r3, [r3, #0]
    5332:	2201      	movs	r2, #1
    5334:	4053      	eors	r3, r2
    5336:	b2db      	uxtb	r3, r3
    5338:	2b00      	cmp	r3, #0
    533a:	d10a      	bne.n	5352 <tcc_init+0xce>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    533c:	233b      	movs	r3, #59	; 0x3b
    533e:	18fb      	adds	r3, r7, r3
    5340:	781b      	ldrb	r3, [r3, #0]
    5342:	4a9e      	ldr	r2, [pc, #632]	; (55bc <tcc_init+0x338>)
    5344:	5cd3      	ldrb	r3, [r2, r3]
    5346:	001a      	movs	r2, r3
    5348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    534a:	429a      	cmp	r2, r3
    534c:	dc02      	bgt.n	5354 <tcc_init+0xd0>
			return STATUS_ERR_INVALID_ARG;
    534e:	2317      	movs	r3, #23
    5350:	e176      	b.n	5640 <tcc_init+0x3bc>
			continue;
    5352:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    5354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5356:	3301      	adds	r3, #1
    5358:	63fb      	str	r3, [r7, #60]	; 0x3c
    535a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    535c:	2b07      	cmp	r3, #7
    535e:	dde2      	ble.n	5326 <tcc_init+0xa2>
		}
	}

	/* CTRLA settings */
	uint32_t ctrla = 0;
    5360:	2300      	movs	r3, #0
    5362:	62fb      	str	r3, [r7, #44]	; 0x2c
	status = _tcc_build_ctrla(module_index, config, &ctrla);
    5364:	2333      	movs	r3, #51	; 0x33
    5366:	18fc      	adds	r4, r7, r3
    5368:	232c      	movs	r3, #44	; 0x2c
    536a:	18fa      	adds	r2, r7, r3
    536c:	6879      	ldr	r1, [r7, #4]
    536e:	233b      	movs	r3, #59	; 0x3b
    5370:	18fb      	adds	r3, r7, r3
    5372:	781b      	ldrb	r3, [r3, #0]
    5374:	0018      	movs	r0, r3
    5376:	4b92      	ldr	r3, [pc, #584]	; (55c0 <tcc_init+0x33c>)
    5378:	4798      	blx	r3
    537a:	0003      	movs	r3, r0
    537c:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    537e:	2333      	movs	r3, #51	; 0x33
    5380:	18fb      	adds	r3, r7, r3
    5382:	781b      	ldrb	r3, [r3, #0]
    5384:	2b00      	cmp	r3, #0
    5386:	d003      	beq.n	5390 <tcc_init+0x10c>
		return status;
    5388:	2333      	movs	r3, #51	; 0x33
    538a:	18fb      	adds	r3, r7, r3
    538c:	781b      	ldrb	r3, [r3, #0]
    538e:	e157      	b.n	5640 <tcc_init+0x3bc>
	}

	/* CTRLB settings */
	uint8_t ctrlb;
	_tcc_build_ctrlb(module_index, config, &ctrlb);
    5390:	232b      	movs	r3, #43	; 0x2b
    5392:	18fa      	adds	r2, r7, r3
    5394:	6879      	ldr	r1, [r7, #4]
    5396:	233b      	movs	r3, #59	; 0x3b
    5398:	18fb      	adds	r3, r7, r3
    539a:	781b      	ldrb	r3, [r3, #0]
    539c:	0018      	movs	r0, r3
    539e:	4b89      	ldr	r3, [pc, #548]	; (55c4 <tcc_init+0x340>)
    53a0:	4798      	blx	r3

	/* FAULTs settings */
	uint32_t faults[TCC_NUM_FAULTS];

	status = _tcc_build_faults(module_index, config, faults);
    53a2:	2333      	movs	r3, #51	; 0x33
    53a4:	18fc      	adds	r4, r7, r3
    53a6:	2320      	movs	r3, #32
    53a8:	18fa      	adds	r2, r7, r3
    53aa:	6879      	ldr	r1, [r7, #4]
    53ac:	233b      	movs	r3, #59	; 0x3b
    53ae:	18fb      	adds	r3, r7, r3
    53b0:	781b      	ldrb	r3, [r3, #0]
    53b2:	0018      	movs	r0, r3
    53b4:	4b84      	ldr	r3, [pc, #528]	; (55c8 <tcc_init+0x344>)
    53b6:	4798      	blx	r3
    53b8:	0003      	movs	r3, r0
    53ba:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    53bc:	2333      	movs	r3, #51	; 0x33
    53be:	18fb      	adds	r3, r7, r3
    53c0:	781b      	ldrb	r3, [r3, #0]
    53c2:	2b00      	cmp	r3, #0
    53c4:	d003      	beq.n	53ce <tcc_init+0x14a>
		return status;
    53c6:	2333      	movs	r3, #51	; 0x33
    53c8:	18fb      	adds	r3, r7, r3
    53ca:	781b      	ldrb	r3, [r3, #0]
    53cc:	e138      	b.n	5640 <tcc_init+0x3bc>
	}

	/* DRVCTRL */
	uint32_t drvctrl = 0;
    53ce:	2300      	movs	r3, #0
    53d0:	61fb      	str	r3, [r7, #28]

	status = _tcc_build_drvctrl(module_index, config, &drvctrl);
    53d2:	2333      	movs	r3, #51	; 0x33
    53d4:	18fc      	adds	r4, r7, r3
    53d6:	231c      	movs	r3, #28
    53d8:	18fa      	adds	r2, r7, r3
    53da:	6879      	ldr	r1, [r7, #4]
    53dc:	233b      	movs	r3, #59	; 0x3b
    53de:	18fb      	adds	r3, r7, r3
    53e0:	781b      	ldrb	r3, [r3, #0]
    53e2:	0018      	movs	r0, r3
    53e4:	4b79      	ldr	r3, [pc, #484]	; (55cc <tcc_init+0x348>)
    53e6:	4798      	blx	r3
    53e8:	0003      	movs	r3, r0
    53ea:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    53ec:	2333      	movs	r3, #51	; 0x33
    53ee:	18fb      	adds	r3, r7, r3
    53f0:	781b      	ldrb	r3, [r3, #0]
    53f2:	2b00      	cmp	r3, #0
    53f4:	d003      	beq.n	53fe <tcc_init+0x17a>
		return status;
    53f6:	2333      	movs	r3, #51	; 0x33
    53f8:	18fb      	adds	r3, r7, r3
    53fa:	781b      	ldrb	r3, [r3, #0]
    53fc:	e120      	b.n	5640 <tcc_init+0x3bc>
	}

	/* WAVE */
	uint32_t waves[1];

	status = _tcc_build_waves(module_index, config, waves);
    53fe:	2333      	movs	r3, #51	; 0x33
    5400:	18fc      	adds	r4, r7, r3
    5402:	2318      	movs	r3, #24
    5404:	18fa      	adds	r2, r7, r3
    5406:	6879      	ldr	r1, [r7, #4]
    5408:	233b      	movs	r3, #59	; 0x3b
    540a:	18fb      	adds	r3, r7, r3
    540c:	781b      	ldrb	r3, [r3, #0]
    540e:	0018      	movs	r0, r3
    5410:	4b6f      	ldr	r3, [pc, #444]	; (55d0 <tcc_init+0x34c>)
    5412:	4798      	blx	r3
    5414:	0003      	movs	r3, r0
    5416:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    5418:	2333      	movs	r3, #51	; 0x33
    541a:	18fb      	adds	r3, r7, r3
    541c:	781b      	ldrb	r3, [r3, #0]
    541e:	2b00      	cmp	r3, #0
    5420:	d003      	beq.n	542a <tcc_init+0x1a6>
		return status;
    5422:	2333      	movs	r3, #51	; 0x33
    5424:	18fb      	adds	r3, r7, r3
    5426:	781b      	ldrb	r3, [r3, #0]
    5428:	e10a      	b.n	5640 <tcc_init+0x3bc>
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    542a:	2300      	movs	r3, #0
    542c:	63fb      	str	r3, [r7, #60]	; 0x3c
    542e:	e009      	b.n	5444 <tcc_init+0x1c0>
		module_inst->callback[i] = NULL;
    5430:	68fa      	ldr	r2, [r7, #12]
    5432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5434:	009b      	lsls	r3, r3, #2
    5436:	18d3      	adds	r3, r2, r3
    5438:	3304      	adds	r3, #4
    543a:	2200      	movs	r2, #0
    543c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    543e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5440:	3301      	adds	r3, #1
    5442:	63fb      	str	r3, [r7, #60]	; 0x3c
    5444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5446:	2b0b      	cmp	r3, #11
    5448:	ddf2      	ble.n	5430 <tcc_init+0x1ac>
	}
	module_inst->register_callback_mask = 0;
    544a:	68fb      	ldr	r3, [r7, #12]
    544c:	2200      	movs	r2, #0
    544e:	635a      	str	r2, [r3, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    5450:	68fb      	ldr	r3, [r7, #12]
    5452:	2200      	movs	r2, #0
    5454:	639a      	str	r2, [r3, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    5456:	233b      	movs	r3, #59	; 0x3b
    5458:	18fb      	adds	r3, r7, r3
    545a:	781a      	ldrb	r2, [r3, #0]
    545c:	4b5d      	ldr	r3, [pc, #372]	; (55d4 <tcc_init+0x350>)
    545e:	0092      	lsls	r2, r2, #2
    5460:	68f9      	ldr	r1, [r7, #12]
    5462:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    5464:	68fb      	ldr	r3, [r7, #12]
    5466:	68ba      	ldr	r2, [r7, #8]
    5468:	601a      	str	r2, [r3, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    546a:	687b      	ldr	r3, [r7, #4]
    546c:	22a0      	movs	r2, #160	; 0xa0
    546e:	5c99      	ldrb	r1, [r3, r2]
    5470:	68fb      	ldr	r3, [r7, #12]
    5472:	223c      	movs	r2, #60	; 0x3c
    5474:	5499      	strb	r1, [r3, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    5476:	2314      	movs	r3, #20
    5478:	18fb      	adds	r3, r7, r3
    547a:	0018      	movs	r0, r3
    547c:	4b56      	ldr	r3, [pc, #344]	; (55d8 <tcc_init+0x354>)
    547e:	4798      	blx	r3
	gclk_chan_config.source_generator = config->counter.clock_source;
    5480:	687b      	ldr	r3, [r7, #4]
    5482:	7a9a      	ldrb	r2, [r3, #10]
    5484:	2314      	movs	r3, #20
    5486:	18fb      	adds	r3, r7, r3
    5488:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    548a:	233b      	movs	r3, #59	; 0x3b
    548c:	18fb      	adds	r3, r7, r3
    548e:	781b      	ldrb	r3, [r3, #0]
    5490:	4a52      	ldr	r2, [pc, #328]	; (55dc <tcc_init+0x358>)
    5492:	5cd3      	ldrb	r3, [r2, r3]
    5494:	2214      	movs	r2, #20
    5496:	18ba      	adds	r2, r7, r2
    5498:	0011      	movs	r1, r2
    549a:	0018      	movs	r0, r3
    549c:	4b50      	ldr	r3, [pc, #320]	; (55e0 <tcc_init+0x35c>)
    549e:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    54a0:	233b      	movs	r3, #59	; 0x3b
    54a2:	18fb      	adds	r3, r7, r3
    54a4:	781b      	ldrb	r3, [r3, #0]
    54a6:	4a4d      	ldr	r2, [pc, #308]	; (55dc <tcc_init+0x358>)
    54a8:	5cd3      	ldrb	r3, [r2, r3]
    54aa:	0018      	movs	r0, r3
    54ac:	4b4d      	ldr	r3, [pc, #308]	; (55e4 <tcc_init+0x360>)
    54ae:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    54b0:	2300      	movs	r3, #0
    54b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    54b4:	e02d      	b.n	5512 <tcc_init+0x28e>
		if (!config->pins.enable_wave_out_pin[i]) {
    54b6:	687a      	ldr	r2, [r7, #4]
    54b8:	2198      	movs	r1, #152	; 0x98
    54ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    54bc:	18d3      	adds	r3, r2, r3
    54be:	185b      	adds	r3, r3, r1
    54c0:	781b      	ldrb	r3, [r3, #0]
    54c2:	2201      	movs	r2, #1
    54c4:	4053      	eors	r3, r2
    54c6:	b2db      	uxtb	r3, r3
    54c8:	2b00      	cmp	r3, #0
    54ca:	d11e      	bne.n	550a <tcc_init+0x286>
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
    54cc:	2310      	movs	r3, #16
    54ce:	18fb      	adds	r3, r7, r3
    54d0:	0018      	movs	r0, r3
    54d2:	4b45      	ldr	r3, [pc, #276]	; (55e8 <tcc_init+0x364>)
    54d4:	4798      	blx	r3
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    54d6:	687b      	ldr	r3, [r7, #4]
    54d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    54da:	321e      	adds	r2, #30
    54dc:	0092      	lsls	r2, r2, #2
    54de:	58d3      	ldr	r3, [r2, r3]
    54e0:	b2da      	uxtb	r2, r3
    54e2:	2310      	movs	r3, #16
    54e4:	18fb      	adds	r3, r7, r3
    54e6:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    54e8:	2310      	movs	r3, #16
    54ea:	18fb      	adds	r3, r7, r3
    54ec:	2201      	movs	r2, #1
    54ee:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pins.wave_out_pin[i], &pin_config);
    54f0:	687b      	ldr	r3, [r7, #4]
    54f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    54f4:	3216      	adds	r2, #22
    54f6:	0092      	lsls	r2, r2, #2
    54f8:	58d3      	ldr	r3, [r2, r3]
		system_pinmux_pin_set_config(
    54fa:	b2db      	uxtb	r3, r3
    54fc:	2210      	movs	r2, #16
    54fe:	18ba      	adds	r2, r7, r2
    5500:	0011      	movs	r1, r2
    5502:	0018      	movs	r0, r3
    5504:	4b39      	ldr	r3, [pc, #228]	; (55ec <tcc_init+0x368>)
    5506:	4798      	blx	r3
    5508:	e000      	b.n	550c <tcc_init+0x288>
			continue;
    550a:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    550c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    550e:	3301      	adds	r3, #1
    5510:	63fb      	str	r3, [r7, #60]	; 0x3c
    5512:	233b      	movs	r3, #59	; 0x3b
    5514:	18fb      	adds	r3, r7, r3
    5516:	781b      	ldrb	r3, [r3, #0]
    5518:	4a28      	ldr	r2, [pc, #160]	; (55bc <tcc_init+0x338>)
    551a:	5cd3      	ldrb	r3, [r2, r3]
    551c:	001a      	movs	r2, r3
    551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5520:	429a      	cmp	r2, r3
    5522:	dcc8      	bgt.n	54b6 <tcc_init+0x232>
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    5524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    5526:	68bb      	ldr	r3, [r7, #8]
    5528:	601a      	str	r2, [r3, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    552a:	46c0      	nop			; (mov r8, r8)
    552c:	68bb      	ldr	r3, [r7, #8]
    552e:	689b      	ldr	r3, [r3, #8]
    5530:	2204      	movs	r2, #4
    5532:	4013      	ands	r3, r2
    5534:	d1fa      	bne.n	552c <tcc_init+0x2a8>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    5536:	68bb      	ldr	r3, [r7, #8]
    5538:	22ff      	movs	r2, #255	; 0xff
    553a:	711a      	strb	r2, [r3, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    553c:	46c0      	nop			; (mov r8, r8)
    553e:	68bb      	ldr	r3, [r7, #8]
    5540:	689b      	ldr	r3, [r3, #8]
    5542:	2204      	movs	r2, #4
    5544:	4013      	ands	r3, r2
    5546:	d1fa      	bne.n	553e <tcc_init+0x2ba>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    5548:	232b      	movs	r3, #43	; 0x2b
    554a:	18fb      	adds	r3, r7, r3
    554c:	781a      	ldrb	r2, [r3, #0]
    554e:	68bb      	ldr	r3, [r7, #8]
    5550:	715a      	strb	r2, [r3, #5]

	hw->FCTRLA.reg = faults[0];
    5552:	2320      	movs	r3, #32
    5554:	18fb      	adds	r3, r7, r3
    5556:	681a      	ldr	r2, [r3, #0]
    5558:	68bb      	ldr	r3, [r7, #8]
    555a:	60da      	str	r2, [r3, #12]
	hw->FCTRLB.reg = faults[1];
    555c:	2320      	movs	r3, #32
    555e:	18fb      	adds	r3, r7, r3
    5560:	685a      	ldr	r2, [r3, #4]
    5562:	68bb      	ldr	r3, [r7, #8]
    5564:	611a      	str	r2, [r3, #16]

	hw->DRVCTRL.reg = drvctrl;
    5566:	69fa      	ldr	r2, [r7, #28]
    5568:	68bb      	ldr	r3, [r7, #8]
    556a:	619a      	str	r2, [r3, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    556c:	46c0      	nop			; (mov r8, r8)
    556e:	68bb      	ldr	r3, [r7, #8]
    5570:	689b      	ldr	r3, [r3, #8]
    5572:	4a1f      	ldr	r2, [pc, #124]	; (55f0 <tcc_init+0x36c>)
    5574:	4013      	ands	r3, r2
    5576:	d1fa      	bne.n	556e <tcc_init+0x2ea>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    5578:	69ba      	ldr	r2, [r7, #24]
    557a:	68bb      	ldr	r3, [r7, #8]
    557c:	63da      	str	r2, [r3, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    557e:	46c0      	nop			; (mov r8, r8)
    5580:	68bb      	ldr	r3, [r7, #8]
    5582:	689b      	ldr	r3, [r3, #8]
    5584:	2210      	movs	r2, #16
    5586:	4013      	ands	r3, r2
    5588:	d1fa      	bne.n	5580 <tcc_init+0x2fc>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    558a:	687b      	ldr	r3, [r7, #4]
    558c:	681a      	ldr	r2, [r3, #0]
    558e:	68bb      	ldr	r3, [r7, #8]
    5590:	635a      	str	r2, [r3, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    5592:	46c0      	nop			; (mov r8, r8)
    5594:	68bb      	ldr	r3, [r7, #8]
    5596:	689b      	ldr	r3, [r3, #8]
    5598:	4a16      	ldr	r2, [pc, #88]	; (55f4 <tcc_init+0x370>)
    559a:	4013      	ands	r3, r2
    559c:	d1fa      	bne.n	5594 <tcc_init+0x310>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    559e:	687b      	ldr	r3, [r7, #4]
    55a0:	685a      	ldr	r2, [r3, #4]
    55a2:	68bb      	ldr	r3, [r7, #8]
    55a4:	641a      	str	r2, [r3, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    55a6:	2300      	movs	r3, #0
    55a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    55aa:	e03f      	b.n	562c <tcc_init+0x3a8>
    55ac:	00004bed 	.word	0x00004bed
    55b0:	0001cdd4 	.word	0x0001cdd4
    55b4:	00004b69 	.word	0x00004b69
    55b8:	0001cde0 	.word	0x0001cde0
    55bc:	0001cdf0 	.word	0x0001cdf0
    55c0:	00004ef9 	.word	0x00004ef9
    55c4:	00004f9d 	.word	0x00004f9d
    55c8:	00004ff9 	.word	0x00004ff9
    55cc:	00005115 	.word	0x00005115
    55d0:	000051ed 	.word	0x000051ed
    55d4:	20000540 	.word	0x20000540
    55d8:	00004b51 	.word	0x00004b51
    55dc:	0001cdd0 	.word	0x0001cdd0
    55e0:	000085ed 	.word	0x000085ed
    55e4:	00008631 	.word	0x00008631
    55e8:	00004bc5 	.word	0x00004bc5
    55ec:	000088d9 	.word	0x000088d9
    55f0:	00020040 	.word	0x00020040
    55f4:	00040080 	.word	0x00040080
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
		while (hw->SYNCBUSY.reg & (
    55f8:	46c0      	nop			; (mov r8, r8)
    55fa:	68bb      	ldr	r3, [r7, #8]
    55fc:	689b      	ldr	r3, [r3, #8]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    55fe:	4912      	ldr	r1, [pc, #72]	; (5648 <tcc_init+0x3c4>)
    5600:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    5602:	4091      	lsls	r1, r2
    5604:	000a      	movs	r2, r1
		while (hw->SYNCBUSY.reg & (
    5606:	4013      	ands	r3, r2
    5608:	d1f7      	bne.n	55fa <tcc_init+0x376>
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    560a:	687a      	ldr	r2, [r7, #4]
    560c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    560e:	3306      	adds	r3, #6
    5610:	009b      	lsls	r3, r3, #2
    5612:	18d3      	adds	r3, r2, r3
    5614:	3304      	adds	r3, #4
    5616:	681a      	ldr	r2, [r3, #0]
    5618:	68b9      	ldr	r1, [r7, #8]
    561a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    561c:	3310      	adds	r3, #16
    561e:	009b      	lsls	r3, r3, #2
    5620:	18cb      	adds	r3, r1, r3
    5622:	3304      	adds	r3, #4
    5624:	601a      	str	r2, [r3, #0]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    5626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5628:	3301      	adds	r3, #1
    562a:	63fb      	str	r3, [r7, #60]	; 0x3c
    562c:	233b      	movs	r3, #59	; 0x3b
    562e:	18fb      	adds	r3, r7, r3
    5630:	781b      	ldrb	r3, [r3, #0]
    5632:	4a06      	ldr	r2, [pc, #24]	; (564c <tcc_init+0x3c8>)
    5634:	5cd3      	ldrb	r3, [r2, r3]
    5636:	001a      	movs	r2, r3
    5638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    563a:	429a      	cmp	r2, r3
    563c:	dcdc      	bgt.n	55f8 <tcc_init+0x374>
	}

	return STATUS_OK;
    563e:	2300      	movs	r3, #0
}
    5640:	0018      	movs	r0, r3
    5642:	46bd      	mov	sp, r7
    5644:	b011      	add	sp, #68	; 0x44
    5646:	bd90      	pop	{r4, r7, pc}
    5648:	00080100 	.word	0x00080100
    564c:	0001cdec 	.word	0x0001cdec

00005650 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
    5650:	b590      	push	{r4, r7, lr}
    5652:	b089      	sub	sp, #36	; 0x24
    5654:	af00      	add	r7, sp, #0
    5656:	60f8      	str	r0, [r7, #12]
    5658:	0008      	movs	r0, r1
    565a:	607a      	str	r2, [r7, #4]
    565c:	0019      	movs	r1, r3
    565e:	230b      	movs	r3, #11
    5660:	18fb      	adds	r3, r7, r3
    5662:	1c02      	adds	r2, r0, #0
    5664:	701a      	strb	r2, [r3, #0]
    5666:	230a      	movs	r3, #10
    5668:	18fb      	adds	r3, r7, r3
    566a:	1c0a      	adds	r2, r1, #0
    566c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    566e:	68fb      	ldr	r3, [r7, #12]
    5670:	681b      	ldr	r3, [r3, #0]
    5672:	61fb      	str	r3, [r7, #28]
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);
    5674:	231b      	movs	r3, #27
    5676:	18fc      	adds	r4, r7, r3
    5678:	69fb      	ldr	r3, [r7, #28]
    567a:	0018      	movs	r0, r3
    567c:	4b28      	ldr	r3, [pc, #160]	; (5720 <_tcc_set_compare_value+0xd0>)
    567e:	4798      	blx	r3
    5680:	0003      	movs	r3, r0
    5682:	7023      	strb	r3, [r4, #0]

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
    5684:	231b      	movs	r3, #27
    5686:	18fb      	adds	r3, r7, r3
    5688:	781b      	ldrb	r3, [r3, #0]
    568a:	4a26      	ldr	r2, [pc, #152]	; (5724 <_tcc_set_compare_value+0xd4>)
    568c:	5cd3      	ldrb	r3, [r2, r3]
    568e:	220b      	movs	r2, #11
    5690:	18ba      	adds	r2, r7, r2
    5692:	7812      	ldrb	r2, [r2, #0]
    5694:	429a      	cmp	r2, r3
    5696:	d301      	bcc.n	569c <_tcc_set_compare_value+0x4c>
		return STATUS_ERR_INVALID_ARG;
    5698:	2317      	movs	r3, #23
    569a:	e03d      	b.n	5718 <_tcc_set_compare_value+0xc8>
	}

	uint32_t max_count = _tcc_maxs[module_index];
    569c:	231b      	movs	r3, #27
    569e:	18fb      	adds	r3, r7, r3
    56a0:	781a      	ldrb	r2, [r3, #0]
    56a2:	4b21      	ldr	r3, [pc, #132]	; (5728 <_tcc_set_compare_value+0xd8>)
    56a4:	0092      	lsls	r2, r2, #2
    56a6:	58d3      	ldr	r3, [r2, r3]
    56a8:	617b      	str	r3, [r7, #20]

	/* Check compare value */
	if (compare > max_count) {
    56aa:	687a      	ldr	r2, [r7, #4]
    56ac:	697b      	ldr	r3, [r7, #20]
    56ae:	429a      	cmp	r2, r3
    56b0:	d901      	bls.n	56b6 <_tcc_set_compare_value+0x66>
		return STATUS_ERR_INVALID_ARG;
    56b2:	2317      	movs	r3, #23
    56b4:	e030      	b.n	5718 <_tcc_set_compare_value+0xc8>
	}

	if (double_buffering_enabled) {
    56b6:	230a      	movs	r3, #10
    56b8:	18fb      	adds	r3, r7, r3
    56ba:	781b      	ldrb	r3, [r3, #0]
    56bc:	2b00      	cmp	r3, #0
    56be:	d014      	beq.n	56ea <_tcc_set_compare_value+0x9a>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->SYNCBUSY.reg  &
    56c0:	46c0      	nop			; (mov r8, r8)
    56c2:	69fb      	ldr	r3, [r7, #28]
    56c4:	689b      	ldr	r3, [r3, #8]
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    56c6:	220b      	movs	r2, #11
    56c8:	18ba      	adds	r2, r7, r2
    56ca:	7812      	ldrb	r2, [r2, #0]
    56cc:	2180      	movs	r1, #128	; 0x80
    56ce:	0309      	lsls	r1, r1, #12
    56d0:	4091      	lsls	r1, r2
    56d2:	000a      	movs	r2, r1
		while(tcc_module->SYNCBUSY.reg  &
    56d4:	4013      	ands	r3, r2
    56d6:	d1f4      	bne.n	56c2 <_tcc_set_compare_value+0x72>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    56d8:	230b      	movs	r3, #11
    56da:	18fb      	adds	r3, r7, r3
    56dc:	781a      	ldrb	r2, [r3, #0]
    56de:	69fb      	ldr	r3, [r7, #28]
    56e0:	321c      	adds	r2, #28
    56e2:	0092      	lsls	r2, r2, #2
    56e4:	6879      	ldr	r1, [r7, #4]
    56e6:	50d1      	str	r1, [r2, r3]
    56e8:	e015      	b.n	5716 <_tcc_set_compare_value+0xc6>
#endif
	} else {
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    56ea:	46c0      	nop			; (mov r8, r8)
    56ec:	69fb      	ldr	r3, [r7, #28]
    56ee:	689b      	ldr	r3, [r3, #8]
    56f0:	220b      	movs	r2, #11
    56f2:	18ba      	adds	r2, r7, r2
    56f4:	7812      	ldrb	r2, [r2, #0]
    56f6:	2180      	movs	r1, #128	; 0x80
    56f8:	0049      	lsls	r1, r1, #1
    56fa:	4091      	lsls	r1, r2
    56fc:	000a      	movs	r2, r1
    56fe:	4013      	ands	r3, r2
    5700:	d1f4      	bne.n	56ec <_tcc_set_compare_value+0x9c>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
    5702:	230b      	movs	r3, #11
    5704:	18fb      	adds	r3, r7, r3
    5706:	781b      	ldrb	r3, [r3, #0]
    5708:	69fa      	ldr	r2, [r7, #28]
    570a:	3310      	adds	r3, #16
    570c:	009b      	lsls	r3, r3, #2
    570e:	18d3      	adds	r3, r2, r3
    5710:	3304      	adds	r3, #4
    5712:	687a      	ldr	r2, [r7, #4]
    5714:	601a      	str	r2, [r3, #0]
	}
	return STATUS_OK;
    5716:	2300      	movs	r3, #0
}
    5718:	0018      	movs	r0, r3
    571a:	46bd      	mov	sp, r7
    571c:	b009      	add	sp, #36	; 0x24
    571e:	bd90      	pop	{r4, r7, pc}
    5720:	00004bed 	.word	0x00004bed
    5724:	0001cdec 	.word	0x0001cdec
    5728:	0001cde0 	.word	0x0001cde0

0000572c <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    572c:	b590      	push	{r4, r7, lr}
    572e:	b085      	sub	sp, #20
    5730:	af00      	add	r7, sp, #0
    5732:	60f8      	str	r0, [r7, #12]
    5734:	607a      	str	r2, [r7, #4]
    5736:	230b      	movs	r3, #11
    5738:	18fb      	adds	r3, r7, r3
    573a:	1c0a      	adds	r2, r1, #0
    573c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    573e:	68fb      	ldr	r3, [r7, #12]
    5740:	223c      	movs	r2, #60	; 0x3c
    5742:	5c9c      	ldrb	r4, [r3, r2]
    5744:	687a      	ldr	r2, [r7, #4]
    5746:	230b      	movs	r3, #11
    5748:	18fb      	adds	r3, r7, r3
    574a:	7819      	ldrb	r1, [r3, #0]
    574c:	68f8      	ldr	r0, [r7, #12]
    574e:	0023      	movs	r3, r4
    5750:	4c03      	ldr	r4, [pc, #12]	; (5760 <tcc_set_compare_value+0x34>)
    5752:	47a0      	blx	r4
    5754:	0003      	movs	r3, r0
			module_inst->double_buffering_enabled);
}
    5756:	0018      	movs	r0, r3
    5758:	46bd      	mov	sp, r7
    575a:	b005      	add	sp, #20
    575c:	bd90      	pop	{r4, r7, pc}
    575e:	46c0      	nop			; (mov r8, r8)
    5760:	00005651 	.word	0x00005651

00005764 <system_gclk_chan_get_config_defaults>:
{
    5764:	b580      	push	{r7, lr}
    5766:	b082      	sub	sp, #8
    5768:	af00      	add	r7, sp, #0
    576a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    576c:	687b      	ldr	r3, [r7, #4]
    576e:	2200      	movs	r2, #0
    5770:	701a      	strb	r2, [r3, #0]
}
    5772:	46c0      	nop			; (mov r8, r8)
    5774:	46bd      	mov	sp, r7
    5776:	b002      	add	sp, #8
    5778:	bd80      	pop	{r7, pc}
	...

0000577c <system_apb_clock_set_mask>:
{
    577c:	b580      	push	{r7, lr}
    577e:	b082      	sub	sp, #8
    5780:	af00      	add	r7, sp, #0
    5782:	0002      	movs	r2, r0
    5784:	6039      	str	r1, [r7, #0]
    5786:	1dfb      	adds	r3, r7, #7
    5788:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    578a:	1dfb      	adds	r3, r7, #7
    578c:	781b      	ldrb	r3, [r3, #0]
    578e:	2b01      	cmp	r3, #1
    5790:	d00a      	beq.n	57a8 <system_apb_clock_set_mask+0x2c>
    5792:	2b02      	cmp	r3, #2
    5794:	d00f      	beq.n	57b6 <system_apb_clock_set_mask+0x3a>
    5796:	2b00      	cmp	r3, #0
    5798:	d114      	bne.n	57c4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    579a:	4b0e      	ldr	r3, [pc, #56]	; (57d4 <system_apb_clock_set_mask+0x58>)
    579c:	4a0d      	ldr	r2, [pc, #52]	; (57d4 <system_apb_clock_set_mask+0x58>)
    579e:	6991      	ldr	r1, [r2, #24]
    57a0:	683a      	ldr	r2, [r7, #0]
    57a2:	430a      	orrs	r2, r1
    57a4:	619a      	str	r2, [r3, #24]
			break;
    57a6:	e00f      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    57a8:	4b0a      	ldr	r3, [pc, #40]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57aa:	4a0a      	ldr	r2, [pc, #40]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57ac:	69d1      	ldr	r1, [r2, #28]
    57ae:	683a      	ldr	r2, [r7, #0]
    57b0:	430a      	orrs	r2, r1
    57b2:	61da      	str	r2, [r3, #28]
			break;
    57b4:	e008      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    57b6:	4b07      	ldr	r3, [pc, #28]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57b8:	4a06      	ldr	r2, [pc, #24]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57ba:	6a11      	ldr	r1, [r2, #32]
    57bc:	683a      	ldr	r2, [r7, #0]
    57be:	430a      	orrs	r2, r1
    57c0:	621a      	str	r2, [r3, #32]
			break;
    57c2:	e001      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    57c4:	2317      	movs	r3, #23
    57c6:	e000      	b.n	57ca <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    57c8:	2300      	movs	r3, #0
}
    57ca:	0018      	movs	r0, r3
    57cc:	46bd      	mov	sp, r7
    57ce:	b002      	add	sp, #8
    57d0:	bd80      	pop	{r7, pc}
    57d2:	46c0      	nop			; (mov r8, r8)
    57d4:	40000400 	.word	0x40000400

000057d8 <system_pinmux_get_config_defaults>:
{
    57d8:	b580      	push	{r7, lr}
    57da:	b082      	sub	sp, #8
    57dc:	af00      	add	r7, sp, #0
    57de:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    57e0:	687b      	ldr	r3, [r7, #4]
    57e2:	2280      	movs	r2, #128	; 0x80
    57e4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    57e6:	687b      	ldr	r3, [r7, #4]
    57e8:	2200      	movs	r2, #0
    57ea:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    57ec:	687b      	ldr	r3, [r7, #4]
    57ee:	2201      	movs	r2, #1
    57f0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    57f2:	687b      	ldr	r3, [r7, #4]
    57f4:	2200      	movs	r2, #0
    57f6:	70da      	strb	r2, [r3, #3]
}
    57f8:	46c0      	nop			; (mov r8, r8)
    57fa:	46bd      	mov	sp, r7
    57fc:	b002      	add	sp, #8
    57fe:	bd80      	pop	{r7, pc}

00005800 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    5800:	b580      	push	{r7, lr}
    5802:	b084      	sub	sp, #16
    5804:	af00      	add	r7, sp, #0
    5806:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5808:	687b      	ldr	r3, [r7, #4]
    580a:	681b      	ldr	r3, [r3, #0]
    580c:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    580e:	68fb      	ldr	r3, [r7, #12]
    5810:	7bdb      	ldrb	r3, [r3, #15]
    5812:	b2db      	uxtb	r3, r3
    5814:	001a      	movs	r2, r3
    5816:	2380      	movs	r3, #128	; 0x80
    5818:	4013      	ands	r3, r2
    581a:	1e5a      	subs	r2, r3, #1
    581c:	4193      	sbcs	r3, r2
    581e:	b2db      	uxtb	r3, r3
#endif
}
    5820:	0018      	movs	r0, r3
    5822:	46bd      	mov	sp, r7
    5824:	b004      	add	sp, #16
    5826:	bd80      	pop	{r7, pc}

00005828 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    5828:	b590      	push	{r4, r7, lr}
    582a:	b087      	sub	sp, #28
    582c:	af00      	add	r7, sp, #0
    582e:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    5830:	2308      	movs	r3, #8
    5832:	18fb      	adds	r3, r7, r3
    5834:	4a0d      	ldr	r2, [pc, #52]	; (586c <_tc_get_inst_index+0x44>)
    5836:	ca13      	ldmia	r2!, {r0, r1, r4}
    5838:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    583a:	2300      	movs	r3, #0
    583c:	617b      	str	r3, [r7, #20]
    583e:	e00d      	b.n	585c <_tc_get_inst_index+0x34>
		if (hw == tc_modules[i]) {
    5840:	2308      	movs	r3, #8
    5842:	18fb      	adds	r3, r7, r3
    5844:	697a      	ldr	r2, [r7, #20]
    5846:	0092      	lsls	r2, r2, #2
    5848:	58d2      	ldr	r2, [r2, r3]
    584a:	687b      	ldr	r3, [r7, #4]
    584c:	429a      	cmp	r2, r3
    584e:	d102      	bne.n	5856 <_tc_get_inst_index+0x2e>
			return i;
    5850:	697b      	ldr	r3, [r7, #20]
    5852:	b2db      	uxtb	r3, r3
    5854:	e006      	b.n	5864 <_tc_get_inst_index+0x3c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    5856:	697b      	ldr	r3, [r7, #20]
    5858:	3301      	adds	r3, #1
    585a:	617b      	str	r3, [r7, #20]
    585c:	697b      	ldr	r3, [r7, #20]
    585e:	2b02      	cmp	r3, #2
    5860:	d9ee      	bls.n	5840 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    5862:	2300      	movs	r3, #0
}
    5864:	0018      	movs	r0, r3
    5866:	46bd      	mov	sp, r7
    5868:	b007      	add	sp, #28
    586a:	bd90      	pop	{r4, r7, pc}
    586c:	0001cdf4 	.word	0x0001cdf4

00005870 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    5870:	b590      	push	{r4, r7, lr}
    5872:	b08d      	sub	sp, #52	; 0x34
    5874:	af00      	add	r7, sp, #0
    5876:	60f8      	str	r0, [r7, #12]
    5878:	60b9      	str	r1, [r7, #8]
    587a:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(config);

	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
    587c:	232e      	movs	r3, #46	; 0x2e
    587e:	18fb      	adds	r3, r7, r3
    5880:	2200      	movs	r2, #0
    5882:	801a      	strh	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    5884:	232d      	movs	r3, #45	; 0x2d
    5886:	18fb      	adds	r3, r7, r3
    5888:	2200      	movs	r2, #0
    588a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
    588c:	232c      	movs	r3, #44	; 0x2c
    588e:	18fb      	adds	r3, r7, r3
    5890:	2200      	movs	r2, #0
    5892:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    5894:	2329      	movs	r3, #41	; 0x29
    5896:	18fc      	adds	r4, r7, r3
    5898:	68bb      	ldr	r3, [r7, #8]
    589a:	0018      	movs	r0, r3
    589c:	4bbd      	ldr	r3, [pc, #756]	; (5b94 <tc_init+0x324>)
    589e:	4798      	blx	r3
    58a0:	0003      	movs	r3, r0
    58a2:	7023      	strb	r3, [r4, #0]

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    58a4:	2324      	movs	r3, #36	; 0x24
    58a6:	18fb      	adds	r3, r7, r3
    58a8:	4abb      	ldr	r2, [pc, #748]	; (5b98 <tc_init+0x328>)
    58aa:	8811      	ldrh	r1, [r2, #0]
    58ac:	8019      	strh	r1, [r3, #0]
    58ae:	7892      	ldrb	r2, [r2, #2]
    58b0:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    58b2:	231c      	movs	r3, #28
    58b4:	18fb      	adds	r3, r7, r3
    58b6:	4ab9      	ldr	r2, [pc, #740]	; (5b9c <tc_init+0x32c>)
    58b8:	6811      	ldr	r1, [r2, #0]
    58ba:	6019      	str	r1, [r3, #0]
    58bc:	8892      	ldrh	r2, [r2, #4]
    58be:	809a      	strh	r2, [r3, #4]
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    58c0:	232b      	movs	r3, #43	; 0x2b
    58c2:	18fb      	adds	r3, r7, r3
    58c4:	2200      	movs	r2, #0
    58c6:	701a      	strb	r2, [r3, #0]
    58c8:	e00e      	b.n	58e8 <tc_init+0x78>
		module_inst->callback[i]        = NULL;
    58ca:	232b      	movs	r3, #43	; 0x2b
    58cc:	18fb      	adds	r3, r7, r3
    58ce:	781a      	ldrb	r2, [r3, #0]
    58d0:	68fb      	ldr	r3, [r7, #12]
    58d2:	3202      	adds	r2, #2
    58d4:	0092      	lsls	r2, r2, #2
    58d6:	2100      	movs	r1, #0
    58d8:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    58da:	232b      	movs	r3, #43	; 0x2b
    58dc:	18fb      	adds	r3, r7, r3
    58de:	781a      	ldrb	r2, [r3, #0]
    58e0:	232b      	movs	r3, #43	; 0x2b
    58e2:	18fb      	adds	r3, r7, r3
    58e4:	3201      	adds	r2, #1
    58e6:	701a      	strb	r2, [r3, #0]
    58e8:	232b      	movs	r3, #43	; 0x2b
    58ea:	18fb      	adds	r3, r7, r3
    58ec:	781b      	ldrb	r3, [r3, #0]
    58ee:	2b03      	cmp	r3, #3
    58f0:	d9eb      	bls.n	58ca <tc_init+0x5a>
	}
	module_inst->register_callback_mask     = 0x00;
    58f2:	68fb      	ldr	r3, [r7, #12]
    58f4:	2200      	movs	r2, #0
    58f6:	761a      	strb	r2, [r3, #24]
	module_inst->enable_callback_mask       = 0x00;
    58f8:	68fb      	ldr	r3, [r7, #12]
    58fa:	2200      	movs	r2, #0
    58fc:	765a      	strb	r2, [r3, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    58fe:	2329      	movs	r3, #41	; 0x29
    5900:	18fb      	adds	r3, r7, r3
    5902:	781a      	ldrb	r2, [r3, #0]
    5904:	4ba6      	ldr	r3, [pc, #664]	; (5ba0 <tc_init+0x330>)
    5906:	0092      	lsls	r2, r2, #2
    5908:	68f9      	ldr	r1, [r7, #12]
    590a:	50d1      	str	r1, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    590c:	68fb      	ldr	r3, [r7, #12]
    590e:	68ba      	ldr	r2, [r7, #8]
    5910:	601a      	str	r2, [r3, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5912:	687b      	ldr	r3, [r7, #4]
    5914:	789b      	ldrb	r3, [r3, #2]
    5916:	2b08      	cmp	r3, #8
    5918:	d108      	bne.n	592c <tc_init+0xbc>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
    591a:	2329      	movs	r3, #41	; 0x29
    591c:	18fb      	adds	r3, r7, r3
    591e:	781b      	ldrb	r3, [r3, #0]
    5920:	3303      	adds	r3, #3
    5922:	2201      	movs	r2, #1
    5924:	4013      	ands	r3, r2
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5926:	d001      	beq.n	592c <tc_init+0xbc>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5928:	2317      	movs	r3, #23
    592a:	e1c2      	b.n	5cb2 <tc_init+0x442>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    592c:	687b      	ldr	r3, [r7, #4]
    592e:	789a      	ldrb	r2, [r3, #2]
    5930:	68fb      	ldr	r3, [r7, #12]
    5932:	711a      	strb	r2, [r3, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    5934:	68bb      	ldr	r3, [r7, #8]
    5936:	881b      	ldrh	r3, [r3, #0]
    5938:	b29b      	uxth	r3, r3
    593a:	001a      	movs	r2, r3
    593c:	2301      	movs	r3, #1
    593e:	4013      	ands	r3, r2
    5940:	d001      	beq.n	5946 <tc_init+0xd6>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    5942:	2305      	movs	r3, #5
    5944:	e1b5      	b.n	5cb2 <tc_init+0x442>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    5946:	68bb      	ldr	r3, [r7, #8]
    5948:	7bdb      	ldrb	r3, [r3, #15]
    594a:	b2db      	uxtb	r3, r3
    594c:	001a      	movs	r2, r3
    594e:	2310      	movs	r3, #16
    5950:	4013      	ands	r3, r2
    5952:	d001      	beq.n	5958 <tc_init+0xe8>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    5954:	231c      	movs	r3, #28
    5956:	e1ac      	b.n	5cb2 <tc_init+0x442>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    5958:	68bb      	ldr	r3, [r7, #8]
    595a:	881b      	ldrh	r3, [r3, #0]
    595c:	b29b      	uxth	r3, r3
    595e:	001a      	movs	r2, r3
    5960:	2302      	movs	r3, #2
    5962:	4013      	ands	r3, r2
    5964:	d001      	beq.n	596a <tc_init+0xfa>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    5966:	231c      	movs	r3, #28
    5968:	e1a3      	b.n	5cb2 <tc_init+0x442>
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    596a:	687b      	ldr	r3, [r7, #4]
    596c:	7c1b      	ldrb	r3, [r3, #16]
    596e:	2b00      	cmp	r3, #0
    5970:	d017      	beq.n	59a2 <tc_init+0x132>
		system_pinmux_get_config_defaults(&pin_config);
    5972:	2318      	movs	r3, #24
    5974:	18fb      	adds	r3, r7, r3
    5976:	0018      	movs	r0, r3
    5978:	4b8a      	ldr	r3, [pc, #552]	; (5ba4 <tc_init+0x334>)
    597a:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    597c:	687b      	ldr	r3, [r7, #4]
    597e:	699b      	ldr	r3, [r3, #24]
    5980:	b2da      	uxtb	r2, r3
    5982:	2318      	movs	r3, #24
    5984:	18fb      	adds	r3, r7, r3
    5986:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5988:	2318      	movs	r3, #24
    598a:	18fb      	adds	r3, r7, r3
    598c:	2201      	movs	r2, #1
    598e:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[0].pin_out, &pin_config);
    5990:	687b      	ldr	r3, [r7, #4]
    5992:	695b      	ldr	r3, [r3, #20]
		system_pinmux_pin_set_config(
    5994:	b2db      	uxtb	r3, r3
    5996:	2218      	movs	r2, #24
    5998:	18ba      	adds	r2, r7, r2
    599a:	0011      	movs	r1, r2
    599c:	0018      	movs	r0, r3
    599e:	4b82      	ldr	r3, [pc, #520]	; (5ba8 <tc_init+0x338>)
    59a0:	4798      	blx	r3
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    59a2:	687b      	ldr	r3, [r7, #4]
    59a4:	7f1b      	ldrb	r3, [r3, #28]
    59a6:	2b00      	cmp	r3, #0
    59a8:	d017      	beq.n	59da <tc_init+0x16a>
		system_pinmux_get_config_defaults(&pin_config);
    59aa:	2318      	movs	r3, #24
    59ac:	18fb      	adds	r3, r7, r3
    59ae:	0018      	movs	r0, r3
    59b0:	4b7c      	ldr	r3, [pc, #496]	; (5ba4 <tc_init+0x334>)
    59b2:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    59b4:	687b      	ldr	r3, [r7, #4]
    59b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    59b8:	b2da      	uxtb	r2, r3
    59ba:	2318      	movs	r3, #24
    59bc:	18fb      	adds	r3, r7, r3
    59be:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    59c0:	2318      	movs	r3, #24
    59c2:	18fb      	adds	r3, r7, r3
    59c4:	2201      	movs	r2, #1
    59c6:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
    59c8:	687b      	ldr	r3, [r7, #4]
    59ca:	6a1b      	ldr	r3, [r3, #32]
		system_pinmux_pin_set_config(
    59cc:	b2db      	uxtb	r3, r3
    59ce:	2218      	movs	r2, #24
    59d0:	18ba      	adds	r2, r7, r2
    59d2:	0011      	movs	r1, r2
    59d4:	0018      	movs	r0, r3
    59d6:	4b74      	ldr	r3, [pc, #464]	; (5ba8 <tc_init+0x338>)
    59d8:	4798      	blx	r3
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    59da:	2329      	movs	r3, #41	; 0x29
    59dc:	18fb      	adds	r3, r7, r3
    59de:	781a      	ldrb	r2, [r3, #0]
    59e0:	231c      	movs	r3, #28
    59e2:	18fb      	adds	r3, r7, r3
    59e4:	0052      	lsls	r2, r2, #1
    59e6:	5ad3      	ldrh	r3, [r2, r3]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    59e8:	0019      	movs	r1, r3
    59ea:	2002      	movs	r0, #2
    59ec:	4b6f      	ldr	r3, [pc, #444]	; (5bac <tc_init+0x33c>)
    59ee:	4798      	blx	r3

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    59f0:	687b      	ldr	r3, [r7, #4]
    59f2:	789b      	ldrb	r3, [r3, #2]
    59f4:	2b08      	cmp	r3, #8
    59f6:	d10b      	bne.n	5a10 <tc_init+0x1a0>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    59f8:	2329      	movs	r3, #41	; 0x29
    59fa:	18fb      	adds	r3, r7, r3
    59fc:	781b      	ldrb	r3, [r3, #0]
    59fe:	1c5a      	adds	r2, r3, #1
    5a00:	231c      	movs	r3, #28
    5a02:	18fb      	adds	r3, r7, r3
    5a04:	0052      	lsls	r2, r2, #1
    5a06:	5ad3      	ldrh	r3, [r2, r3]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    5a08:	0019      	movs	r1, r3
    5a0a:	2002      	movs	r0, #2
    5a0c:	4b67      	ldr	r3, [pc, #412]	; (5bac <tc_init+0x33c>)
    5a0e:	4798      	blx	r3
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    5a10:	2314      	movs	r3, #20
    5a12:	18fb      	adds	r3, r7, r3
    5a14:	0018      	movs	r0, r3
    5a16:	4b66      	ldr	r3, [pc, #408]	; (5bb0 <tc_init+0x340>)
    5a18:	4798      	blx	r3
	gclk_chan_config.source_generator = config->clock_source;
    5a1a:	687b      	ldr	r3, [r7, #4]
    5a1c:	781a      	ldrb	r2, [r3, #0]
    5a1e:	2314      	movs	r3, #20
    5a20:	18fb      	adds	r3, r7, r3
    5a22:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    5a24:	2329      	movs	r3, #41	; 0x29
    5a26:	18fb      	adds	r3, r7, r3
    5a28:	781b      	ldrb	r3, [r3, #0]
    5a2a:	2224      	movs	r2, #36	; 0x24
    5a2c:	18ba      	adds	r2, r7, r2
    5a2e:	5cd3      	ldrb	r3, [r2, r3]
    5a30:	2214      	movs	r2, #20
    5a32:	18ba      	adds	r2, r7, r2
    5a34:	0011      	movs	r1, r2
    5a36:	0018      	movs	r0, r3
    5a38:	4b5e      	ldr	r3, [pc, #376]	; (5bb4 <tc_init+0x344>)
    5a3a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    5a3c:	2329      	movs	r3, #41	; 0x29
    5a3e:	18fb      	adds	r3, r7, r3
    5a40:	781b      	ldrb	r3, [r3, #0]
    5a42:	2224      	movs	r2, #36	; 0x24
    5a44:	18ba      	adds	r2, r7, r2
    5a46:	5cd3      	ldrb	r3, [r2, r3]
    5a48:	0018      	movs	r0, r3
    5a4a:	4b5b      	ldr	r3, [pc, #364]	; (5bb8 <tc_init+0x348>)
    5a4c:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
			(uint32_t)config->counter_size |
    5a4e:	687b      	ldr	r3, [r7, #4]
    5a50:	789a      	ldrb	r2, [r3, #2]
			(uint32_t)config->wave_generation |
    5a52:	687b      	ldr	r3, [r7, #4]
    5a54:	799b      	ldrb	r3, [r3, #6]
    5a56:	4313      	orrs	r3, r2
    5a58:	b2db      	uxtb	r3, r3
    5a5a:	b29a      	uxth	r2, r3
			(uint32_t)config->reload_action |
    5a5c:	687b      	ldr	r3, [r7, #4]
    5a5e:	891b      	ldrh	r3, [r3, #8]
			(uint32_t)config->wave_generation |
    5a60:	4313      	orrs	r3, r2
    5a62:	b299      	uxth	r1, r3
			(uint32_t)config->clock_prescaler;
    5a64:	687b      	ldr	r3, [r7, #4]
    5a66:	889a      	ldrh	r2, [r3, #4]
	ctrla_tmp =
    5a68:	232e      	movs	r3, #46	; 0x2e
    5a6a:	18fb      	adds	r3, r7, r3
    5a6c:	430a      	orrs	r2, r1
    5a6e:	801a      	strh	r2, [r3, #0]

	if (config->run_in_standby) {
    5a70:	687b      	ldr	r3, [r7, #4]
    5a72:	785b      	ldrb	r3, [r3, #1]
    5a74:	2b00      	cmp	r3, #0
    5a76:	d008      	beq.n	5a8a <tc_init+0x21a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    5a78:	232e      	movs	r3, #46	; 0x2e
    5a7a:	18fb      	adds	r3, r7, r3
    5a7c:	222e      	movs	r2, #46	; 0x2e
    5a7e:	18ba      	adds	r2, r7, r2
    5a80:	8812      	ldrh	r2, [r2, #0]
    5a82:	2180      	movs	r1, #128	; 0x80
    5a84:	0109      	lsls	r1, r1, #4
    5a86:	430a      	orrs	r2, r1
    5a88:	801a      	strh	r2, [r3, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5a8a:	46c0      	nop			; (mov r8, r8)
    5a8c:	68fb      	ldr	r3, [r7, #12]
    5a8e:	0018      	movs	r0, r3
    5a90:	4b4a      	ldr	r3, [pc, #296]	; (5bbc <tc_init+0x34c>)
    5a92:	4798      	blx	r3
    5a94:	1e03      	subs	r3, r0, #0
    5a96:	d1f9      	bne.n	5a8c <tc_init+0x21c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    5a98:	68bb      	ldr	r3, [r7, #8]
    5a9a:	222e      	movs	r2, #46	; 0x2e
    5a9c:	18ba      	adds	r2, r7, r2
    5a9e:	8812      	ldrh	r2, [r2, #0]
    5aa0:	801a      	strh	r2, [r3, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    5aa2:	687b      	ldr	r3, [r7, #4]
    5aa4:	7b5b      	ldrb	r3, [r3, #13]
    5aa6:	2b00      	cmp	r3, #0
    5aa8:	d003      	beq.n	5ab2 <tc_init+0x242>
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    5aaa:	232d      	movs	r3, #45	; 0x2d
    5aac:	18fb      	adds	r3, r7, r3
    5aae:	2204      	movs	r2, #4
    5ab0:	701a      	strb	r2, [r3, #0]
	}

	if (config->count_direction) {
    5ab2:	687b      	ldr	r3, [r7, #4]
    5ab4:	7b9b      	ldrb	r3, [r3, #14]
    5ab6:	2b00      	cmp	r3, #0
    5ab8:	d007      	beq.n	5aca <tc_init+0x25a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    5aba:	232d      	movs	r3, #45	; 0x2d
    5abc:	18fb      	adds	r3, r7, r3
    5abe:	222d      	movs	r2, #45	; 0x2d
    5ac0:	18ba      	adds	r2, r7, r2
    5ac2:	7812      	ldrb	r2, [r2, #0]
    5ac4:	2101      	movs	r1, #1
    5ac6:	430a      	orrs	r2, r1
    5ac8:	701a      	strb	r2, [r3, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    5aca:	46c0      	nop			; (mov r8, r8)
    5acc:	68fb      	ldr	r3, [r7, #12]
    5ace:	0018      	movs	r0, r3
    5ad0:	4b3a      	ldr	r3, [pc, #232]	; (5bbc <tc_init+0x34c>)
    5ad2:	4798      	blx	r3
    5ad4:	1e03      	subs	r3, r0, #0
    5ad6:	d1f9      	bne.n	5acc <tc_init+0x25c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    5ad8:	68bb      	ldr	r3, [r7, #8]
    5ada:	22ff      	movs	r2, #255	; 0xff
    5adc:	711a      	strb	r2, [r3, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    5ade:	232d      	movs	r3, #45	; 0x2d
    5ae0:	18fb      	adds	r3, r7, r3
    5ae2:	781b      	ldrb	r3, [r3, #0]
    5ae4:	2b00      	cmp	r3, #0
    5ae6:	d00b      	beq.n	5b00 <tc_init+0x290>
		while (tc_is_syncing(module_inst)) {
    5ae8:	46c0      	nop			; (mov r8, r8)
    5aea:	68fb      	ldr	r3, [r7, #12]
    5aec:	0018      	movs	r0, r3
    5aee:	4b33      	ldr	r3, [pc, #204]	; (5bbc <tc_init+0x34c>)
    5af0:	4798      	blx	r3
    5af2:	1e03      	subs	r3, r0, #0
    5af4:	d1f9      	bne.n	5aea <tc_init+0x27a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    5af6:	68bb      	ldr	r3, [r7, #8]
    5af8:	222d      	movs	r2, #45	; 0x2d
    5afa:	18ba      	adds	r2, r7, r2
    5afc:	7812      	ldrb	r2, [r2, #0]
    5afe:	715a      	strb	r2, [r3, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    5b00:	232c      	movs	r3, #44	; 0x2c
    5b02:	18fb      	adds	r3, r7, r3
    5b04:	687a      	ldr	r2, [r7, #4]
    5b06:	7a92      	ldrb	r2, [r2, #10]
    5b08:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    5b0a:	232a      	movs	r3, #42	; 0x2a
    5b0c:	18fb      	adds	r3, r7, r3
    5b0e:	2200      	movs	r2, #0
    5b10:	701a      	strb	r2, [r3, #0]
    5b12:	e01c      	b.n	5b4e <tc_init+0x2de>
		if (config->enable_capture_on_channel[i] == true) {
    5b14:	232a      	movs	r3, #42	; 0x2a
    5b16:	18fb      	adds	r3, r7, r3
    5b18:	781b      	ldrb	r3, [r3, #0]
    5b1a:	687a      	ldr	r2, [r7, #4]
    5b1c:	18d3      	adds	r3, r2, r3
    5b1e:	7adb      	ldrb	r3, [r3, #11]
    5b20:	2b00      	cmp	r3, #0
    5b22:	d00d      	beq.n	5b40 <tc_init+0x2d0>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5b24:	232a      	movs	r3, #42	; 0x2a
    5b26:	18fb      	adds	r3, r7, r3
    5b28:	781b      	ldrb	r3, [r3, #0]
    5b2a:	2210      	movs	r2, #16
    5b2c:	409a      	lsls	r2, r3
    5b2e:	0013      	movs	r3, r2
    5b30:	b2d9      	uxtb	r1, r3
    5b32:	232c      	movs	r3, #44	; 0x2c
    5b34:	18fb      	adds	r3, r7, r3
    5b36:	222c      	movs	r2, #44	; 0x2c
    5b38:	18ba      	adds	r2, r7, r2
    5b3a:	7812      	ldrb	r2, [r2, #0]
    5b3c:	430a      	orrs	r2, r1
    5b3e:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    5b40:	232a      	movs	r3, #42	; 0x2a
    5b42:	18fb      	adds	r3, r7, r3
    5b44:	781a      	ldrb	r2, [r3, #0]
    5b46:	232a      	movs	r3, #42	; 0x2a
    5b48:	18fb      	adds	r3, r7, r3
    5b4a:	3201      	adds	r2, #1
    5b4c:	701a      	strb	r2, [r3, #0]
    5b4e:	232a      	movs	r3, #42	; 0x2a
    5b50:	18fb      	adds	r3, r7, r3
    5b52:	781b      	ldrb	r3, [r3, #0]
    5b54:	2b01      	cmp	r3, #1
    5b56:	d9dd      	bls.n	5b14 <tc_init+0x2a4>
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5b58:	46c0      	nop			; (mov r8, r8)
    5b5a:	68fb      	ldr	r3, [r7, #12]
    5b5c:	0018      	movs	r0, r3
    5b5e:	4b17      	ldr	r3, [pc, #92]	; (5bbc <tc_init+0x34c>)
    5b60:	4798      	blx	r3
    5b62:	1e03      	subs	r3, r0, #0
    5b64:	d1f9      	bne.n	5b5a <tc_init+0x2ea>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    5b66:	68bb      	ldr	r3, [r7, #8]
    5b68:	222c      	movs	r2, #44	; 0x2c
    5b6a:	18ba      	adds	r2, r7, r2
    5b6c:	7812      	ldrb	r2, [r2, #0]
    5b6e:	719a      	strb	r2, [r3, #6]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5b70:	46c0      	nop			; (mov r8, r8)
    5b72:	68fb      	ldr	r3, [r7, #12]
    5b74:	0018      	movs	r0, r3
    5b76:	4b11      	ldr	r3, [pc, #68]	; (5bbc <tc_init+0x34c>)
    5b78:	4798      	blx	r3
    5b7a:	1e03      	subs	r3, r0, #0
    5b7c:	d1f9      	bne.n	5b72 <tc_init+0x302>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    5b7e:	68fb      	ldr	r3, [r7, #12]
    5b80:	791b      	ldrb	r3, [r3, #4]
    5b82:	2b04      	cmp	r3, #4
    5b84:	d01c      	beq.n	5bc0 <tc_init+0x350>
    5b86:	2b08      	cmp	r3, #8
    5b88:	d100      	bne.n	5b8c <tc_init+0x31c>
    5b8a:	e06e      	b.n	5c6a <tc_init+0x3fa>
    5b8c:	2b00      	cmp	r3, #0
    5b8e:	d049      	beq.n	5c24 <tc_init+0x3b4>
    5b90:	e08e      	b.n	5cb0 <tc_init+0x440>
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	00005829 	.word	0x00005829
    5b98:	0001ce00 	.word	0x0001ce00
    5b9c:	0001ce04 	.word	0x0001ce04
    5ba0:	2000054c 	.word	0x2000054c
    5ba4:	000057d9 	.word	0x000057d9
    5ba8:	000088d9 	.word	0x000088d9
    5bac:	0000577d 	.word	0x0000577d
    5bb0:	00005765 	.word	0x00005765
    5bb4:	000085ed 	.word	0x000085ed
    5bb8:	00008631 	.word	0x00008631
    5bbc:	00005801 	.word	0x00005801
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    5bc0:	46c0      	nop			; (mov r8, r8)
    5bc2:	68fb      	ldr	r3, [r7, #12]
    5bc4:	0018      	movs	r0, r3
    5bc6:	4b3d      	ldr	r3, [pc, #244]	; (5cbc <tc_init+0x44c>)
    5bc8:	4798      	blx	r3
    5bca:	1e03      	subs	r3, r0, #0
    5bcc:	d1f9      	bne.n	5bc2 <tc_init+0x352>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    5bce:	687b      	ldr	r3, [r7, #4]
    5bd0:	2228      	movs	r2, #40	; 0x28
    5bd2:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.COUNT.reg =
    5bd4:	68bb      	ldr	r3, [r7, #8]
    5bd6:	741a      	strb	r2, [r3, #16]


			while (tc_is_syncing(module_inst)) {
    5bd8:	46c0      	nop			; (mov r8, r8)
    5bda:	68fb      	ldr	r3, [r7, #12]
    5bdc:	0018      	movs	r0, r3
    5bde:	4b37      	ldr	r3, [pc, #220]	; (5cbc <tc_init+0x44c>)
    5be0:	4798      	blx	r3
    5be2:	1e03      	subs	r3, r0, #0
    5be4:	d1f9      	bne.n	5bda <tc_init+0x36a>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    5be6:	687b      	ldr	r3, [r7, #4]
    5be8:	2229      	movs	r2, #41	; 0x29
    5bea:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.PER.reg =
    5bec:	68bb      	ldr	r3, [r7, #8]
    5bee:	751a      	strb	r2, [r3, #20]

			while (tc_is_syncing(module_inst)) {
    5bf0:	46c0      	nop			; (mov r8, r8)
    5bf2:	68fb      	ldr	r3, [r7, #12]
    5bf4:	0018      	movs	r0, r3
    5bf6:	4b31      	ldr	r3, [pc, #196]	; (5cbc <tc_init+0x44c>)
    5bf8:	4798      	blx	r3
    5bfa:	1e03      	subs	r3, r0, #0
    5bfc:	d1f9      	bne.n	5bf2 <tc_init+0x382>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    5bfe:	687b      	ldr	r3, [r7, #4]
    5c00:	222a      	movs	r2, #42	; 0x2a
    5c02:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.CC[0].reg =
    5c04:	68bb      	ldr	r3, [r7, #8]
    5c06:	761a      	strb	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c08:	46c0      	nop			; (mov r8, r8)
    5c0a:	68fb      	ldr	r3, [r7, #12]
    5c0c:	0018      	movs	r0, r3
    5c0e:	4b2b      	ldr	r3, [pc, #172]	; (5cbc <tc_init+0x44c>)
    5c10:	4798      	blx	r3
    5c12:	1e03      	subs	r3, r0, #0
    5c14:	d1f9      	bne.n	5c0a <tc_init+0x39a>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    5c16:	687b      	ldr	r3, [r7, #4]
    5c18:	222b      	movs	r2, #43	; 0x2b
    5c1a:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.CC[1].reg =
    5c1c:	68bb      	ldr	r3, [r7, #8]
    5c1e:	765a      	strb	r2, [r3, #25]

			return STATUS_OK;
    5c20:	2300      	movs	r3, #0
    5c22:	e046      	b.n	5cb2 <tc_init+0x442>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    5c24:	46c0      	nop			; (mov r8, r8)
    5c26:	68fb      	ldr	r3, [r7, #12]
    5c28:	0018      	movs	r0, r3
    5c2a:	4b24      	ldr	r3, [pc, #144]	; (5cbc <tc_init+0x44c>)
    5c2c:	4798      	blx	r3
    5c2e:	1e03      	subs	r3, r0, #0
    5c30:	d1f9      	bne.n	5c26 <tc_init+0x3b6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    5c32:	687b      	ldr	r3, [r7, #4]
    5c34:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    5c36:	68bb      	ldr	r3, [r7, #8]
    5c38:	821a      	strh	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    5c3a:	46c0      	nop			; (mov r8, r8)
    5c3c:	68fb      	ldr	r3, [r7, #12]
    5c3e:	0018      	movs	r0, r3
    5c40:	4b1e      	ldr	r3, [pc, #120]	; (5cbc <tc_init+0x44c>)
    5c42:	4798      	blx	r3
    5c44:	1e03      	subs	r3, r0, #0
    5c46:	d1f9      	bne.n	5c3c <tc_init+0x3cc>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    5c48:	687b      	ldr	r3, [r7, #4]
    5c4a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5c4c:	68bb      	ldr	r3, [r7, #8]
    5c4e:	831a      	strh	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c50:	46c0      	nop			; (mov r8, r8)
    5c52:	68fb      	ldr	r3, [r7, #12]
    5c54:	0018      	movs	r0, r3
    5c56:	4b19      	ldr	r3, [pc, #100]	; (5cbc <tc_init+0x44c>)
    5c58:	4798      	blx	r3
    5c5a:	1e03      	subs	r3, r0, #0
    5c5c:	d1f9      	bne.n	5c52 <tc_init+0x3e2>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    5c5e:	687b      	ldr	r3, [r7, #4]
    5c60:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    5c62:	68bb      	ldr	r3, [r7, #8]
    5c64:	835a      	strh	r2, [r3, #26]

			return STATUS_OK;
    5c66:	2300      	movs	r3, #0
    5c68:	e023      	b.n	5cb2 <tc_init+0x442>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    5c6a:	46c0      	nop			; (mov r8, r8)
    5c6c:	68fb      	ldr	r3, [r7, #12]
    5c6e:	0018      	movs	r0, r3
    5c70:	4b12      	ldr	r3, [pc, #72]	; (5cbc <tc_init+0x44c>)
    5c72:	4798      	blx	r3
    5c74:	1e03      	subs	r3, r0, #0
    5c76:	d1f9      	bne.n	5c6c <tc_init+0x3fc>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    5c78:	687b      	ldr	r3, [r7, #4]
    5c7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5c7c:	68bb      	ldr	r3, [r7, #8]
    5c7e:	611a      	str	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    5c80:	46c0      	nop			; (mov r8, r8)
    5c82:	68fb      	ldr	r3, [r7, #12]
    5c84:	0018      	movs	r0, r3
    5c86:	4b0d      	ldr	r3, [pc, #52]	; (5cbc <tc_init+0x44c>)
    5c88:	4798      	blx	r3
    5c8a:	1e03      	subs	r3, r0, #0
    5c8c:	d1f9      	bne.n	5c82 <tc_init+0x412>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
					config->counter_32_bit.compare_capture_channel[0];
    5c8e:	687b      	ldr	r3, [r7, #4]
    5c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			hw->COUNT32.CC[0].reg =
    5c92:	68bb      	ldr	r3, [r7, #8]
    5c94:	619a      	str	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	68fb      	ldr	r3, [r7, #12]
    5c9a:	0018      	movs	r0, r3
    5c9c:	4b07      	ldr	r3, [pc, #28]	; (5cbc <tc_init+0x44c>)
    5c9e:	4798      	blx	r3
    5ca0:	1e03      	subs	r3, r0, #0
    5ca2:	d1f9      	bne.n	5c98 <tc_init+0x428>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    5ca4:	687b      	ldr	r3, [r7, #4]
    5ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5ca8:	68bb      	ldr	r3, [r7, #8]
    5caa:	61da      	str	r2, [r3, #28]

			return STATUS_OK;
    5cac:	2300      	movs	r3, #0
    5cae:	e000      	b.n	5cb2 <tc_init+0x442>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    5cb0:	2317      	movs	r3, #23
}
    5cb2:	0018      	movs	r0, r3
    5cb4:	46bd      	mov	sp, r7
    5cb6:	b00d      	add	sp, #52	; 0x34
    5cb8:	bd90      	pop	{r4, r7, pc}
    5cba:	46c0      	nop			; (mov r8, r8)
    5cbc:	00005801 	.word	0x00005801

00005cc0 <tc_get_count_value>:
 *
 * \return Count value of the specified TC module.
 */
uint32_t tc_get_count_value(
		const struct tc_module *const module_inst)
{
    5cc0:	b580      	push	{r7, lr}
    5cc2:	b084      	sub	sp, #16
    5cc4:	af00      	add	r7, sp, #0
    5cc6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5cc8:	687b      	ldr	r3, [r7, #4]
    5cca:	681b      	ldr	r3, [r3, #0]
    5ccc:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    5cce:	46c0      	nop			; (mov r8, r8)
    5cd0:	687b      	ldr	r3, [r7, #4]
    5cd2:	0018      	movs	r0, r3
    5cd4:	4b0e      	ldr	r3, [pc, #56]	; (5d10 <tc_get_count_value+0x50>)
    5cd6:	4798      	blx	r3
    5cd8:	1e03      	subs	r3, r0, #0
    5cda:	d1f9      	bne.n	5cd0 <tc_get_count_value+0x10>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5cdc:	687b      	ldr	r3, [r7, #4]
    5cde:	791b      	ldrb	r3, [r3, #4]
    5ce0:	2b04      	cmp	r3, #4
    5ce2:	d004      	beq.n	5cee <tc_get_count_value+0x2e>
    5ce4:	2b08      	cmp	r3, #8
    5ce6:	d00a      	beq.n	5cfe <tc_get_count_value+0x3e>
    5ce8:	2b00      	cmp	r3, #0
    5cea:	d004      	beq.n	5cf6 <tc_get_count_value+0x36>
    5cec:	e00a      	b.n	5d04 <tc_get_count_value+0x44>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5cee:	68fb      	ldr	r3, [r7, #12]
    5cf0:	7c1b      	ldrb	r3, [r3, #16]
    5cf2:	b2db      	uxtb	r3, r3
    5cf4:	e007      	b.n	5d06 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5cf6:	68fb      	ldr	r3, [r7, #12]
    5cf8:	8a1b      	ldrh	r3, [r3, #16]
    5cfa:	b29b      	uxth	r3, r3
    5cfc:	e003      	b.n	5d06 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    5cfe:	68fb      	ldr	r3, [r7, #12]
    5d00:	691b      	ldr	r3, [r3, #16]
    5d02:	e000      	b.n	5d06 <tc_get_count_value+0x46>
	}

	Assert(false);
	return 0;
    5d04:	2300      	movs	r3, #0
}
    5d06:	0018      	movs	r0, r3
    5d08:	46bd      	mov	sp, r7
    5d0a:	b004      	add	sp, #16
    5d0c:	bd80      	pop	{r7, pc}
    5d0e:	46c0      	nop			; (mov r8, r8)
    5d10:	00005801 	.word	0x00005801

00005d14 <system_gclk_chan_get_config_defaults>:
{
    5d14:	b580      	push	{r7, lr}
    5d16:	b082      	sub	sp, #8
    5d18:	af00      	add	r7, sp, #0
    5d1a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    5d1c:	687b      	ldr	r3, [r7, #4]
    5d1e:	2200      	movs	r2, #0
    5d20:	701a      	strb	r2, [r3, #0]
}
    5d22:	46c0      	nop			; (mov r8, r8)
    5d24:	46bd      	mov	sp, r7
    5d26:	b002      	add	sp, #8
    5d28:	bd80      	pop	{r7, pc}
	...

00005d2c <system_apb_clock_set_mask>:
{
    5d2c:	b580      	push	{r7, lr}
    5d2e:	b082      	sub	sp, #8
    5d30:	af00      	add	r7, sp, #0
    5d32:	0002      	movs	r2, r0
    5d34:	6039      	str	r1, [r7, #0]
    5d36:	1dfb      	adds	r3, r7, #7
    5d38:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    5d3a:	1dfb      	adds	r3, r7, #7
    5d3c:	781b      	ldrb	r3, [r3, #0]
    5d3e:	2b01      	cmp	r3, #1
    5d40:	d00a      	beq.n	5d58 <system_apb_clock_set_mask+0x2c>
    5d42:	2b02      	cmp	r3, #2
    5d44:	d00f      	beq.n	5d66 <system_apb_clock_set_mask+0x3a>
    5d46:	2b00      	cmp	r3, #0
    5d48:	d114      	bne.n	5d74 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    5d4a:	4b0e      	ldr	r3, [pc, #56]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d4c:	4a0d      	ldr	r2, [pc, #52]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d4e:	6991      	ldr	r1, [r2, #24]
    5d50:	683a      	ldr	r2, [r7, #0]
    5d52:	430a      	orrs	r2, r1
    5d54:	619a      	str	r2, [r3, #24]
			break;
    5d56:	e00f      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    5d58:	4b0a      	ldr	r3, [pc, #40]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d5a:	4a0a      	ldr	r2, [pc, #40]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d5c:	69d1      	ldr	r1, [r2, #28]
    5d5e:	683a      	ldr	r2, [r7, #0]
    5d60:	430a      	orrs	r2, r1
    5d62:	61da      	str	r2, [r3, #28]
			break;
    5d64:	e008      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    5d66:	4b07      	ldr	r3, [pc, #28]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d68:	4a06      	ldr	r2, [pc, #24]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d6a:	6a11      	ldr	r1, [r2, #32]
    5d6c:	683a      	ldr	r2, [r7, #0]
    5d6e:	430a      	orrs	r2, r1
    5d70:	621a      	str	r2, [r3, #32]
			break;
    5d72:	e001      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    5d74:	2317      	movs	r3, #23
    5d76:	e000      	b.n	5d7a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    5d78:	2300      	movs	r3, #0
}
    5d7a:	0018      	movs	r0, r3
    5d7c:	46bd      	mov	sp, r7
    5d7e:	b002      	add	sp, #8
    5d80:	bd80      	pop	{r7, pc}
    5d82:	46c0      	nop			; (mov r8, r8)
    5d84:	40000400 	.word	0x40000400

00005d88 <system_pinmux_get_config_defaults>:
{
    5d88:	b580      	push	{r7, lr}
    5d8a:	b082      	sub	sp, #8
    5d8c:	af00      	add	r7, sp, #0
    5d8e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5d90:	687b      	ldr	r3, [r7, #4]
    5d92:	2280      	movs	r2, #128	; 0x80
    5d94:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5d96:	687b      	ldr	r3, [r7, #4]
    5d98:	2200      	movs	r2, #0
    5d9a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5d9c:	687b      	ldr	r3, [r7, #4]
    5d9e:	2201      	movs	r2, #1
    5da0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    5da2:	687b      	ldr	r3, [r7, #4]
    5da4:	2200      	movs	r2, #0
    5da6:	70da      	strb	r2, [r3, #3]
}
    5da8:	46c0      	nop			; (mov r8, r8)
    5daa:	46bd      	mov	sp, r7
    5dac:	b002      	add	sp, #8
    5dae:	bd80      	pop	{r7, pc}

00005db0 <system_is_debugger_present>:
{
    5db0:	b580      	push	{r7, lr}
    5db2:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    5db4:	4b05      	ldr	r3, [pc, #20]	; (5dcc <system_is_debugger_present+0x1c>)
    5db6:	789b      	ldrb	r3, [r3, #2]
    5db8:	b2db      	uxtb	r3, r3
    5dba:	001a      	movs	r2, r3
    5dbc:	2302      	movs	r3, #2
    5dbe:	4013      	ands	r3, r2
    5dc0:	1e5a      	subs	r2, r3, #1
    5dc2:	4193      	sbcs	r3, r2
    5dc4:	b2db      	uxtb	r3, r3
}
    5dc6:	0018      	movs	r0, r3
    5dc8:	46bd      	mov	sp, r7
    5dca:	bd80      	pop	{r7, pc}
    5dcc:	41002000 	.word	0x41002000

00005dd0 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    5dd0:	b580      	push	{r7, lr}
    5dd2:	b084      	sub	sp, #16
    5dd4:	af00      	add	r7, sp, #0
    5dd6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    5dd8:	687b      	ldr	r3, [r7, #4]
    5dda:	681b      	ldr	r3, [r3, #0]
    5ddc:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5dde:	68fb      	ldr	r3, [r7, #12]
    5de0:	69db      	ldr	r3, [r3, #28]
    5de2:	1e5a      	subs	r2, r3, #1
    5de4:	4193      	sbcs	r3, r2
    5de6:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    5de8:	0018      	movs	r0, r3
    5dea:	46bd      	mov	sp, r7
    5dec:	b004      	add	sp, #16
    5dee:	bd80      	pop	{r7, pc}

00005df0 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    5df0:	b580      	push	{r7, lr}
    5df2:	b082      	sub	sp, #8
    5df4:	af00      	add	r7, sp, #0
    5df6:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5df8:	46c0      	nop			; (mov r8, r8)
    5dfa:	687b      	ldr	r3, [r7, #4]
    5dfc:	0018      	movs	r0, r3
    5dfe:	4b04      	ldr	r3, [pc, #16]	; (5e10 <_usart_wait_for_sync+0x20>)
    5e00:	4798      	blx	r3
    5e02:	1e03      	subs	r3, r0, #0
    5e04:	d1f9      	bne.n	5dfa <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    5e06:	46c0      	nop			; (mov r8, r8)
    5e08:	46bd      	mov	sp, r7
    5e0a:	b002      	add	sp, #8
    5e0c:	bd80      	pop	{r7, pc}
    5e0e:	46c0      	nop			; (mov r8, r8)
    5e10:	00005dd1 	.word	0x00005dd1

00005e14 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    5e14:	b5b0      	push	{r4, r5, r7, lr}
    5e16:	b08c      	sub	sp, #48	; 0x30
    5e18:	af02      	add	r7, sp, #8
    5e1a:	6078      	str	r0, [r7, #4]
    5e1c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5e1e:	687b      	ldr	r3, [r7, #4]
    5e20:	681b      	ldr	r3, [r3, #0]
    5e22:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5e24:	687b      	ldr	r3, [r7, #4]
    5e26:	681b      	ldr	r3, [r3, #0]
    5e28:	0018      	movs	r0, r3
    5e2a:	4ba8      	ldr	r3, [pc, #672]	; (60cc <_usart_set_config+0x2b8>)
    5e2c:	4798      	blx	r3
    5e2e:	0003      	movs	r3, r0
    5e30:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5e32:	697b      	ldr	r3, [r7, #20]
    5e34:	3314      	adds	r3, #20
    5e36:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    5e38:	2300      	movs	r3, #0
    5e3a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    5e3c:	2300      	movs	r3, #0
    5e3e:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    5e40:	230a      	movs	r3, #10
    5e42:	18fb      	adds	r3, r7, r3
    5e44:	2200      	movs	r2, #0
    5e46:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e48:	231f      	movs	r3, #31
    5e4a:	18fb      	adds	r3, r7, r3
    5e4c:	2200      	movs	r2, #0
    5e4e:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5e50:	231e      	movs	r3, #30
    5e52:	18fb      	adds	r3, r7, r3
    5e54:	2210      	movs	r2, #16
    5e56:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    5e58:	683b      	ldr	r3, [r7, #0]
    5e5a:	8a1b      	ldrh	r3, [r3, #16]
    5e5c:	2280      	movs	r2, #128	; 0x80
    5e5e:	01d2      	lsls	r2, r2, #7
    5e60:	4293      	cmp	r3, r2
    5e62:	d01c      	beq.n	5e9e <_usart_set_config+0x8a>
    5e64:	2280      	movs	r2, #128	; 0x80
    5e66:	01d2      	lsls	r2, r2, #7
    5e68:	4293      	cmp	r3, r2
    5e6a:	dc06      	bgt.n	5e7a <_usart_set_config+0x66>
    5e6c:	2b00      	cmp	r3, #0
    5e6e:	d00d      	beq.n	5e8c <_usart_set_config+0x78>
    5e70:	2280      	movs	r2, #128	; 0x80
    5e72:	0192      	lsls	r2, r2, #6
    5e74:	4293      	cmp	r3, r2
    5e76:	d024      	beq.n	5ec2 <_usart_set_config+0xae>
    5e78:	e035      	b.n	5ee6 <_usart_set_config+0xd2>
    5e7a:	22c0      	movs	r2, #192	; 0xc0
    5e7c:	01d2      	lsls	r2, r2, #7
    5e7e:	4293      	cmp	r3, r2
    5e80:	d028      	beq.n	5ed4 <_usart_set_config+0xc0>
    5e82:	2280      	movs	r2, #128	; 0x80
    5e84:	0212      	lsls	r2, r2, #8
    5e86:	4293      	cmp	r3, r2
    5e88:	d012      	beq.n	5eb0 <_usart_set_config+0x9c>
    5e8a:	e02c      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e8c:	231f      	movs	r3, #31
    5e8e:	18fb      	adds	r3, r7, r3
    5e90:	2200      	movs	r2, #0
    5e92:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5e94:	231e      	movs	r3, #30
    5e96:	18fb      	adds	r3, r7, r3
    5e98:	2210      	movs	r2, #16
    5e9a:	701a      	strb	r2, [r3, #0]
			break;
    5e9c:	e023      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e9e:	231f      	movs	r3, #31
    5ea0:	18fb      	adds	r3, r7, r3
    5ea2:	2200      	movs	r2, #0
    5ea4:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5ea6:	231e      	movs	r3, #30
    5ea8:	18fb      	adds	r3, r7, r3
    5eaa:	2208      	movs	r2, #8
    5eac:	701a      	strb	r2, [r3, #0]
			break;
    5eae:	e01a      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5eb0:	231f      	movs	r3, #31
    5eb2:	18fb      	adds	r3, r7, r3
    5eb4:	2200      	movs	r2, #0
    5eb6:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    5eb8:	231e      	movs	r3, #30
    5eba:	18fb      	adds	r3, r7, r3
    5ebc:	2203      	movs	r2, #3
    5ebe:	701a      	strb	r2, [r3, #0]
			break;
    5ec0:	e011      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ec2:	231f      	movs	r3, #31
    5ec4:	18fb      	adds	r3, r7, r3
    5ec6:	2201      	movs	r2, #1
    5ec8:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5eca:	231e      	movs	r3, #30
    5ecc:	18fb      	adds	r3, r7, r3
    5ece:	2210      	movs	r2, #16
    5ed0:	701a      	strb	r2, [r3, #0]
			break;
    5ed2:	e008      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ed4:	231f      	movs	r3, #31
    5ed6:	18fb      	adds	r3, r7, r3
    5ed8:	2201      	movs	r2, #1
    5eda:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5edc:	231e      	movs	r3, #30
    5ede:	18fb      	adds	r3, r7, r3
    5ee0:	2208      	movs	r2, #8
    5ee2:	701a      	strb	r2, [r3, #0]
			break;
    5ee4:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    5ee6:	683b      	ldr	r3, [r7, #0]
    5ee8:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    5eea:	683b      	ldr	r3, [r7, #0]
    5eec:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    5eee:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    5ef0:	683b      	ldr	r3, [r7, #0]
    5ef2:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    5ef4:	4313      	orrs	r3, r2
		config->sample_rate |
    5ef6:	683a      	ldr	r2, [r7, #0]
    5ef8:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    5efa:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5efc:	683a      	ldr	r2, [r7, #0]
    5efe:	7e12      	ldrb	r2, [r2, #24]
    5f00:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    5f02:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    5f04:	683a      	ldr	r2, [r7, #0]
    5f06:	2126      	movs	r1, #38	; 0x26
    5f08:	5c52      	ldrb	r2, [r2, r1]
    5f0a:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    5f0c:	4313      	orrs	r3, r2
    5f0e:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    5f10:	231d      	movs	r3, #29
    5f12:	18fb      	adds	r3, r7, r3
    5f14:	2200      	movs	r2, #0
    5f16:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    5f18:	683b      	ldr	r3, [r7, #0]
    5f1a:	685b      	ldr	r3, [r3, #4]
    5f1c:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    5f1e:	68fb      	ldr	r3, [r7, #12]
    5f20:	2b00      	cmp	r3, #0
    5f22:	d01e      	beq.n	5f62 <_usart_set_config+0x14e>
    5f24:	2280      	movs	r2, #128	; 0x80
    5f26:	0552      	lsls	r2, r2, #21
    5f28:	4293      	cmp	r3, r2
    5f2a:	d14f      	bne.n	5fcc <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    5f2c:	683b      	ldr	r3, [r7, #0]
    5f2e:	2227      	movs	r2, #39	; 0x27
    5f30:	5c9b      	ldrb	r3, [r3, r2]
    5f32:	2201      	movs	r2, #1
    5f34:	4053      	eors	r3, r2
    5f36:	b2db      	uxtb	r3, r3
    5f38:	2b00      	cmp	r3, #0
    5f3a:	d046      	beq.n	5fca <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    5f3c:	683b      	ldr	r3, [r7, #0]
    5f3e:	6a1d      	ldr	r5, [r3, #32]
    5f40:	693b      	ldr	r3, [r7, #16]
    5f42:	b2db      	uxtb	r3, r3
    5f44:	0018      	movs	r0, r3
    5f46:	4b62      	ldr	r3, [pc, #392]	; (60d0 <_usart_set_config+0x2bc>)
    5f48:	4798      	blx	r3
    5f4a:	0001      	movs	r1, r0
    5f4c:	231d      	movs	r3, #29
    5f4e:	18fc      	adds	r4, r7, r3
    5f50:	230a      	movs	r3, #10
    5f52:	18fb      	adds	r3, r7, r3
    5f54:	001a      	movs	r2, r3
    5f56:	0028      	movs	r0, r5
    5f58:	4b5e      	ldr	r3, [pc, #376]	; (60d4 <_usart_set_config+0x2c0>)
    5f5a:	4798      	blx	r3
    5f5c:	0003      	movs	r3, r0
    5f5e:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    5f60:	e033      	b.n	5fca <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    5f62:	683b      	ldr	r3, [r7, #0]
    5f64:	2227      	movs	r2, #39	; 0x27
    5f66:	5c9b      	ldrb	r3, [r3, r2]
    5f68:	2b00      	cmp	r3, #0
    5f6a:	d014      	beq.n	5f96 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    5f6c:	683b      	ldr	r3, [r7, #0]
    5f6e:	6a18      	ldr	r0, [r3, #32]
    5f70:	683b      	ldr	r3, [r7, #0]
    5f72:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    5f74:	231d      	movs	r3, #29
    5f76:	18fc      	adds	r4, r7, r3
    5f78:	231f      	movs	r3, #31
    5f7a:	18fb      	adds	r3, r7, r3
    5f7c:	781d      	ldrb	r5, [r3, #0]
    5f7e:	230a      	movs	r3, #10
    5f80:	18fa      	adds	r2, r7, r3
    5f82:	231e      	movs	r3, #30
    5f84:	18fb      	adds	r3, r7, r3
    5f86:	781b      	ldrb	r3, [r3, #0]
    5f88:	9300      	str	r3, [sp, #0]
    5f8a:	002b      	movs	r3, r5
    5f8c:	4d52      	ldr	r5, [pc, #328]	; (60d8 <_usart_set_config+0x2c4>)
    5f8e:	47a8      	blx	r5
    5f90:	0003      	movs	r3, r0
    5f92:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    5f94:	e01a      	b.n	5fcc <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    5f96:	683b      	ldr	r3, [r7, #0]
    5f98:	6a1d      	ldr	r5, [r3, #32]
    5f9a:	693b      	ldr	r3, [r7, #16]
    5f9c:	b2db      	uxtb	r3, r3
    5f9e:	0018      	movs	r0, r3
    5fa0:	4b4b      	ldr	r3, [pc, #300]	; (60d0 <_usart_set_config+0x2bc>)
    5fa2:	4798      	blx	r3
				status_code =
    5fa4:	231d      	movs	r3, #29
    5fa6:	18fc      	adds	r4, r7, r3
    5fa8:	231f      	movs	r3, #31
    5faa:	18fb      	adds	r3, r7, r3
    5fac:	7819      	ldrb	r1, [r3, #0]
    5fae:	230a      	movs	r3, #10
    5fb0:	18fa      	adds	r2, r7, r3
    5fb2:	231e      	movs	r3, #30
    5fb4:	18fb      	adds	r3, r7, r3
    5fb6:	781b      	ldrb	r3, [r3, #0]
    5fb8:	9300      	str	r3, [sp, #0]
    5fba:	000b      	movs	r3, r1
    5fbc:	0001      	movs	r1, r0
    5fbe:	0028      	movs	r0, r5
    5fc0:	4d45      	ldr	r5, [pc, #276]	; (60d8 <_usart_set_config+0x2c4>)
    5fc2:	47a8      	blx	r5
    5fc4:	0003      	movs	r3, r0
    5fc6:	7023      	strb	r3, [r4, #0]
			break;
    5fc8:	e000      	b.n	5fcc <_usart_set_config+0x1b8>
			break;
    5fca:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    5fcc:	231d      	movs	r3, #29
    5fce:	18fb      	adds	r3, r7, r3
    5fd0:	781b      	ldrb	r3, [r3, #0]
    5fd2:	2b00      	cmp	r3, #0
    5fd4:	d003      	beq.n	5fde <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    5fd6:	231d      	movs	r3, #29
    5fd8:	18fb      	adds	r3, r7, r3
    5fda:	781b      	ldrb	r3, [r3, #0]
    5fdc:	e071      	b.n	60c2 <_usart_set_config+0x2ae>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    5fde:	683b      	ldr	r3, [r7, #0]
    5fe0:	7e5b      	ldrb	r3, [r3, #25]
    5fe2:	2b00      	cmp	r3, #0
    5fe4:	d003      	beq.n	5fee <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    5fe6:	683b      	ldr	r3, [r7, #0]
    5fe8:	7e9a      	ldrb	r2, [r3, #26]
    5fea:	69bb      	ldr	r3, [r7, #24]
    5fec:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    5fee:	687b      	ldr	r3, [r7, #4]
    5ff0:	0018      	movs	r0, r3
    5ff2:	4b3a      	ldr	r3, [pc, #232]	; (60dc <_usart_set_config+0x2c8>)
    5ff4:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    5ff6:	230a      	movs	r3, #10
    5ff8:	18fb      	adds	r3, r7, r3
    5ffa:	881a      	ldrh	r2, [r3, #0]
    5ffc:	69bb      	ldr	r3, [r7, #24]
    5ffe:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    6000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6002:	68fb      	ldr	r3, [r7, #12]
    6004:	4313      	orrs	r3, r2
    6006:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    6008:	683b      	ldr	r3, [r7, #0]
    600a:	2227      	movs	r2, #39	; 0x27
    600c:	5c9b      	ldrb	r3, [r3, r2]
    600e:	2201      	movs	r2, #1
    6010:	4053      	eors	r3, r2
    6012:	b2db      	uxtb	r3, r3
    6014:	2b00      	cmp	r3, #0
    6016:	d003      	beq.n	6020 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    6018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    601a:	2204      	movs	r2, #4
    601c:	4313      	orrs	r3, r2
    601e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    6020:	683b      	ldr	r3, [r7, #0]
    6022:	7e5b      	ldrb	r3, [r3, #25]
    6024:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    6026:	683b      	ldr	r3, [r7, #0]
    6028:	7f1b      	ldrb	r3, [r3, #28]
    602a:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    602c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    602e:	683b      	ldr	r3, [r7, #0]
    6030:	7f5b      	ldrb	r3, [r3, #29]
    6032:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    6034:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    6036:	683b      	ldr	r3, [r7, #0]
    6038:	2124      	movs	r1, #36	; 0x24
    603a:	5c5b      	ldrb	r3, [r3, r1]
    603c:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    603e:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    6040:	683b      	ldr	r3, [r7, #0]
    6042:	2125      	movs	r1, #37	; 0x25
    6044:	5c5b      	ldrb	r3, [r3, r1]
    6046:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    6048:	4313      	orrs	r3, r2
	ctrlb =  
    604a:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    604c:	683b      	ldr	r3, [r7, #0]
    604e:	7adb      	ldrb	r3, [r3, #11]
    6050:	001a      	movs	r2, r3
    6052:	6a3b      	ldr	r3, [r7, #32]
    6054:	4313      	orrs	r3, r2
    6056:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    6058:	683b      	ldr	r3, [r7, #0]
    605a:	891b      	ldrh	r3, [r3, #8]
    605c:	2bff      	cmp	r3, #255	; 0xff
    605e:	d00b      	beq.n	6078 <_usart_set_config+0x264>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    6060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6062:	2280      	movs	r2, #128	; 0x80
    6064:	0452      	lsls	r2, r2, #17
    6066:	4313      	orrs	r3, r2
    6068:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    606a:	683b      	ldr	r3, [r7, #0]
    606c:	891b      	ldrh	r3, [r3, #8]
    606e:	001a      	movs	r2, r3
    6070:	6a3b      	ldr	r3, [r7, #32]
    6072:	4313      	orrs	r3, r2
    6074:	623b      	str	r3, [r7, #32]
    6076:	e008      	b.n	608a <_usart_set_config+0x276>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    6078:	683b      	ldr	r3, [r7, #0]
    607a:	7edb      	ldrb	r3, [r3, #27]
    607c:	2b00      	cmp	r3, #0
    607e:	d004      	beq.n	608a <_usart_set_config+0x276>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    6080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6082:	2280      	movs	r2, #128	; 0x80
    6084:	04d2      	lsls	r2, r2, #19
    6086:	4313      	orrs	r3, r2
    6088:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    608a:	683b      	ldr	r3, [r7, #0]
    608c:	222c      	movs	r2, #44	; 0x2c
    608e:	5c9b      	ldrb	r3, [r3, r2]
    6090:	2b00      	cmp	r3, #0
    6092:	d103      	bne.n	609c <_usart_set_config+0x288>
    6094:	4b12      	ldr	r3, [pc, #72]	; (60e0 <_usart_set_config+0x2cc>)
    6096:	4798      	blx	r3
    6098:	1e03      	subs	r3, r0, #0
    609a:	d003      	beq.n	60a4 <_usart_set_config+0x290>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    609e:	2280      	movs	r2, #128	; 0x80
    60a0:	4313      	orrs	r3, r2
    60a2:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    60a4:	687b      	ldr	r3, [r7, #4]
    60a6:	0018      	movs	r0, r3
    60a8:	4b0c      	ldr	r3, [pc, #48]	; (60dc <_usart_set_config+0x2c8>)
    60aa:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    60ac:	69bb      	ldr	r3, [r7, #24]
    60ae:	6a3a      	ldr	r2, [r7, #32]
    60b0:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    60b2:	687b      	ldr	r3, [r7, #4]
    60b4:	0018      	movs	r0, r3
    60b6:	4b09      	ldr	r3, [pc, #36]	; (60dc <_usart_set_config+0x2c8>)
    60b8:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    60ba:	69bb      	ldr	r3, [r7, #24]
    60bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    60be:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    60c0:	2300      	movs	r3, #0
}
    60c2:	0018      	movs	r0, r3
    60c4:	46bd      	mov	sp, r7
    60c6:	b00a      	add	sp, #40	; 0x28
    60c8:	bdb0      	pop	{r4, r5, r7, pc}
    60ca:	46c0      	nop			; (mov r8, r8)
    60cc:	00007a01 	.word	0x00007a01
    60d0:	00008711 	.word	0x00008711
    60d4:	0000754f 	.word	0x0000754f
    60d8:	000075cd 	.word	0x000075cd
    60dc:	00005df1 	.word	0x00005df1
    60e0:	00005db1 	.word	0x00005db1

000060e4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    60e4:	b590      	push	{r4, r7, lr}
    60e6:	b093      	sub	sp, #76	; 0x4c
    60e8:	af00      	add	r7, sp, #0
    60ea:	60f8      	str	r0, [r7, #12]
    60ec:	60b9      	str	r1, [r7, #8]
    60ee:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    60f0:	233b      	movs	r3, #59	; 0x3b
    60f2:	18fb      	adds	r3, r7, r3
    60f4:	2200      	movs	r2, #0
    60f6:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    60f8:	68fb      	ldr	r3, [r7, #12]
    60fa:	68ba      	ldr	r2, [r7, #8]
    60fc:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    60fe:	68fb      	ldr	r3, [r7, #12]
    6100:	681b      	ldr	r3, [r3, #0]
    6102:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    6104:	68fb      	ldr	r3, [r7, #12]
    6106:	681b      	ldr	r3, [r3, #0]
    6108:	0018      	movs	r0, r3
    610a:	4b86      	ldr	r3, [pc, #536]	; (6324 <usart_init+0x240>)
    610c:	4798      	blx	r3
    610e:	0003      	movs	r3, r0
    6110:	633b      	str	r3, [r7, #48]	; 0x30
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    6112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6114:	3302      	adds	r3, #2
    6116:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    6118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    611a:	3314      	adds	r3, #20
    611c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    611e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6120:	681b      	ldr	r3, [r3, #0]
    6122:	2201      	movs	r2, #1
    6124:	4013      	ands	r3, r2
    6126:	d001      	beq.n	612c <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    6128:	2305      	movs	r3, #5
    612a:	e0f6      	b.n	631a <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    612c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    612e:	681b      	ldr	r3, [r3, #0]
    6130:	2202      	movs	r2, #2
    6132:	4013      	ands	r3, r2
    6134:	d001      	beq.n	613a <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    6136:	231c      	movs	r3, #28
    6138:	e0ef      	b.n	631a <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    613a:	2201      	movs	r2, #1
    613c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    613e:	409a      	lsls	r2, r3
    6140:	0013      	movs	r3, r2
    6142:	0019      	movs	r1, r3
    6144:	2002      	movs	r0, #2
    6146:	4b78      	ldr	r3, [pc, #480]	; (6328 <usart_init+0x244>)
    6148:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    614a:	2324      	movs	r3, #36	; 0x24
    614c:	18fb      	adds	r3, r7, r3
    614e:	0018      	movs	r0, r3
    6150:	4b76      	ldr	r3, [pc, #472]	; (632c <usart_init+0x248>)
    6152:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    6154:	687b      	ldr	r3, [r7, #4]
    6156:	222d      	movs	r2, #45	; 0x2d
    6158:	5c9a      	ldrb	r2, [r3, r2]
    615a:	2324      	movs	r3, #36	; 0x24
    615c:	18fb      	adds	r3, r7, r3
    615e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    6160:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6162:	b2db      	uxtb	r3, r3
    6164:	2224      	movs	r2, #36	; 0x24
    6166:	18ba      	adds	r2, r7, r2
    6168:	0011      	movs	r1, r2
    616a:	0018      	movs	r0, r3
    616c:	4b70      	ldr	r3, [pc, #448]	; (6330 <usart_init+0x24c>)
    616e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    6170:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6172:	b2db      	uxtb	r3, r3
    6174:	0018      	movs	r0, r3
    6176:	4b6f      	ldr	r3, [pc, #444]	; (6334 <usart_init+0x250>)
    6178:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    617a:	687b      	ldr	r3, [r7, #4]
    617c:	222d      	movs	r2, #45	; 0x2d
    617e:	5c9b      	ldrb	r3, [r3, r2]
    6180:	2100      	movs	r1, #0
    6182:	0018      	movs	r0, r3
    6184:	4b6c      	ldr	r3, [pc, #432]	; (6338 <usart_init+0x254>)
    6186:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    6188:	687b      	ldr	r3, [r7, #4]
    618a:	7ada      	ldrb	r2, [r3, #11]
    618c:	68fb      	ldr	r3, [r7, #12]
    618e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    6190:	687b      	ldr	r3, [r7, #4]
    6192:	2224      	movs	r2, #36	; 0x24
    6194:	5c9a      	ldrb	r2, [r3, r2]
    6196:	68fb      	ldr	r3, [r7, #12]
    6198:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    619a:	687b      	ldr	r3, [r7, #4]
    619c:	2225      	movs	r2, #37	; 0x25
    619e:	5c9a      	ldrb	r2, [r3, r2]
    61a0:	68fb      	ldr	r3, [r7, #12]
    61a2:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    61a4:	687b      	ldr	r3, [r7, #4]
    61a6:	7eda      	ldrb	r2, [r3, #27]
    61a8:	68fb      	ldr	r3, [r7, #12]
    61aa:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    61ac:	687b      	ldr	r3, [r7, #4]
    61ae:	7f1a      	ldrb	r2, [r3, #28]
    61b0:	68fb      	ldr	r3, [r7, #12]
    61b2:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    61b4:	233b      	movs	r3, #59	; 0x3b
    61b6:	18fc      	adds	r4, r7, r3
    61b8:	687a      	ldr	r2, [r7, #4]
    61ba:	68fb      	ldr	r3, [r7, #12]
    61bc:	0011      	movs	r1, r2
    61be:	0018      	movs	r0, r3
    61c0:	4b5e      	ldr	r3, [pc, #376]	; (633c <usart_init+0x258>)
    61c2:	4798      	blx	r3
    61c4:	0003      	movs	r3, r0
    61c6:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    61c8:	233b      	movs	r3, #59	; 0x3b
    61ca:	18fb      	adds	r3, r7, r3
    61cc:	781b      	ldrb	r3, [r3, #0]
    61ce:	2b00      	cmp	r3, #0
    61d0:	d003      	beq.n	61da <usart_init+0xf6>
		return status_code;
    61d2:	233b      	movs	r3, #59	; 0x3b
    61d4:	18fb      	adds	r3, r7, r3
    61d6:	781b      	ldrb	r3, [r3, #0]
    61d8:	e09f      	b.n	631a <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    61da:	2320      	movs	r3, #32
    61dc:	18fb      	adds	r3, r7, r3
    61de:	0018      	movs	r0, r3
    61e0:	4b57      	ldr	r3, [pc, #348]	; (6340 <usart_init+0x25c>)
    61e2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    61e4:	2320      	movs	r3, #32
    61e6:	18fb      	adds	r3, r7, r3
    61e8:	2200      	movs	r2, #0
    61ea:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    61ec:	2320      	movs	r3, #32
    61ee:	18fb      	adds	r3, r7, r3
    61f0:	2200      	movs	r2, #0
    61f2:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    61f4:	687b      	ldr	r3, [r7, #4]
    61f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    61f8:	2310      	movs	r3, #16
    61fa:	18fb      	adds	r3, r7, r3
    61fc:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    61fe:	687b      	ldr	r3, [r7, #4]
    6200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    6202:	2310      	movs	r3, #16
    6204:	18fb      	adds	r3, r7, r3
    6206:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    6208:	687b      	ldr	r3, [r7, #4]
    620a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    620c:	2310      	movs	r3, #16
    620e:	18fb      	adds	r3, r7, r3
    6210:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    6212:	687b      	ldr	r3, [r7, #4]
    6214:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    6216:	2310      	movs	r3, #16
    6218:	18fb      	adds	r3, r7, r3
    621a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    621c:	2347      	movs	r3, #71	; 0x47
    621e:	18fb      	adds	r3, r7, r3
    6220:	2200      	movs	r2, #0
    6222:	701a      	strb	r2, [r3, #0]
    6224:	e02c      	b.n	6280 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    6226:	2347      	movs	r3, #71	; 0x47
    6228:	18fb      	adds	r3, r7, r3
    622a:	781a      	ldrb	r2, [r3, #0]
    622c:	2310      	movs	r3, #16
    622e:	18fb      	adds	r3, r7, r3
    6230:	0092      	lsls	r2, r2, #2
    6232:	58d3      	ldr	r3, [r2, r3]
    6234:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    6236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6238:	2b00      	cmp	r3, #0
    623a:	d109      	bne.n	6250 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    623c:	2347      	movs	r3, #71	; 0x47
    623e:	18fb      	adds	r3, r7, r3
    6240:	781a      	ldrb	r2, [r3, #0]
    6242:	68bb      	ldr	r3, [r7, #8]
    6244:	0011      	movs	r1, r2
    6246:	0018      	movs	r0, r3
    6248:	4b3e      	ldr	r3, [pc, #248]	; (6344 <usart_init+0x260>)
    624a:	4798      	blx	r3
    624c:	0003      	movs	r3, r0
    624e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    6250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6252:	3301      	adds	r3, #1
    6254:	d00d      	beq.n	6272 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    6256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6258:	b2da      	uxtb	r2, r3
    625a:	2320      	movs	r3, #32
    625c:	18fb      	adds	r3, r7, r3
    625e:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    6260:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6262:	0c1b      	lsrs	r3, r3, #16
    6264:	b2db      	uxtb	r3, r3
    6266:	2220      	movs	r2, #32
    6268:	18ba      	adds	r2, r7, r2
    626a:	0011      	movs	r1, r2
    626c:	0018      	movs	r0, r3
    626e:	4b36      	ldr	r3, [pc, #216]	; (6348 <usart_init+0x264>)
    6270:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    6272:	2347      	movs	r3, #71	; 0x47
    6274:	18fb      	adds	r3, r7, r3
    6276:	781a      	ldrb	r2, [r3, #0]
    6278:	2347      	movs	r3, #71	; 0x47
    627a:	18fb      	adds	r3, r7, r3
    627c:	3201      	adds	r2, #1
    627e:	701a      	strb	r2, [r3, #0]
    6280:	2347      	movs	r3, #71	; 0x47
    6282:	18fb      	adds	r3, r7, r3
    6284:	781b      	ldrb	r3, [r3, #0]
    6286:	2b03      	cmp	r3, #3
    6288:	d9cd      	bls.n	6226 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    628a:	2300      	movs	r3, #0
    628c:	63fb      	str	r3, [r7, #60]	; 0x3c
    628e:	e00a      	b.n	62a6 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    6290:	68fa      	ldr	r2, [r7, #12]
    6292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6294:	3302      	adds	r3, #2
    6296:	009b      	lsls	r3, r3, #2
    6298:	18d3      	adds	r3, r2, r3
    629a:	3304      	adds	r3, #4
    629c:	2200      	movs	r2, #0
    629e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    62a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    62a2:	3301      	adds	r3, #1
    62a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    62a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    62a8:	2b05      	cmp	r3, #5
    62aa:	d9f1      	bls.n	6290 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    62ac:	68fb      	ldr	r3, [r7, #12]
    62ae:	2200      	movs	r2, #0
    62b0:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    62b2:	68fb      	ldr	r3, [r7, #12]
    62b4:	2200      	movs	r2, #0
    62b6:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    62b8:	68fb      	ldr	r3, [r7, #12]
    62ba:	2200      	movs	r2, #0
    62bc:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    62be:	68fb      	ldr	r3, [r7, #12]
    62c0:	2200      	movs	r2, #0
    62c2:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    62c4:	68fb      	ldr	r3, [r7, #12]
    62c6:	2230      	movs	r2, #48	; 0x30
    62c8:	2100      	movs	r1, #0
    62ca:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    62cc:	68fb      	ldr	r3, [r7, #12]
    62ce:	2231      	movs	r2, #49	; 0x31
    62d0:	2100      	movs	r1, #0
    62d2:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    62d4:	68fb      	ldr	r3, [r7, #12]
    62d6:	2232      	movs	r2, #50	; 0x32
    62d8:	2100      	movs	r1, #0
    62da:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    62dc:	68fb      	ldr	r3, [r7, #12]
    62de:	2233      	movs	r2, #51	; 0x33
    62e0:	2100      	movs	r1, #0
    62e2:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    62e4:	68fb      	ldr	r3, [r7, #12]
    62e6:	681b      	ldr	r3, [r3, #0]
    62e8:	2227      	movs	r2, #39	; 0x27
    62ea:	18bc      	adds	r4, r7, r2
    62ec:	0018      	movs	r0, r3
    62ee:	4b0d      	ldr	r3, [pc, #52]	; (6324 <usart_init+0x240>)
    62f0:	4798      	blx	r3
    62f2:	0003      	movs	r3, r0
    62f4:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    62f6:	4a15      	ldr	r2, [pc, #84]	; (634c <usart_init+0x268>)
    62f8:	2327      	movs	r3, #39	; 0x27
    62fa:	18fb      	adds	r3, r7, r3
    62fc:	781b      	ldrb	r3, [r3, #0]
    62fe:	0011      	movs	r1, r2
    6300:	0018      	movs	r0, r3
    6302:	4b13      	ldr	r3, [pc, #76]	; (6350 <usart_init+0x26c>)
    6304:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    6306:	2327      	movs	r3, #39	; 0x27
    6308:	18fb      	adds	r3, r7, r3
    630a:	781a      	ldrb	r2, [r3, #0]
    630c:	4b11      	ldr	r3, [pc, #68]	; (6354 <usart_init+0x270>)
    630e:	0092      	lsls	r2, r2, #2
    6310:	68f9      	ldr	r1, [r7, #12]
    6312:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    6314:	233b      	movs	r3, #59	; 0x3b
    6316:	18fb      	adds	r3, r7, r3
    6318:	781b      	ldrb	r3, [r3, #0]
}
    631a:	0018      	movs	r0, r3
    631c:	46bd      	mov	sp, r7
    631e:	b013      	add	sp, #76	; 0x4c
    6320:	bd90      	pop	{r4, r7, pc}
    6322:	46c0      	nop			; (mov r8, r8)
    6324:	00007a01 	.word	0x00007a01
    6328:	00005d2d 	.word	0x00005d2d
    632c:	00005d15 	.word	0x00005d15
    6330:	000085ed 	.word	0x000085ed
    6334:	00008631 	.word	0x00008631
    6338:	000077b9 	.word	0x000077b9
    633c:	00005e15 	.word	0x00005e15
    6340:	00005d89 	.word	0x00005d89
    6344:	00007845 	.word	0x00007845
    6348:	000088d9 	.word	0x000088d9
    634c:	00006751 	.word	0x00006751
    6350:	00007a65 	.word	0x00007a65
    6354:	2000055c 	.word	0x2000055c

00006358 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    6358:	b580      	push	{r7, lr}
    635a:	b084      	sub	sp, #16
    635c:	af00      	add	r7, sp, #0
    635e:	6078      	str	r0, [r7, #4]
    6360:	000a      	movs	r2, r1
    6362:	1cbb      	adds	r3, r7, #2
    6364:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6366:	687b      	ldr	r3, [r7, #4]
    6368:	681b      	ldr	r3, [r3, #0]
    636a:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    636c:	687b      	ldr	r3, [r7, #4]
    636e:	79db      	ldrb	r3, [r3, #7]
    6370:	2201      	movs	r2, #1
    6372:	4053      	eors	r3, r2
    6374:	b2db      	uxtb	r3, r3
    6376:	2b00      	cmp	r3, #0
    6378:	d001      	beq.n	637e <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    637a:	231c      	movs	r3, #28
    637c:	e017      	b.n	63ae <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    637e:	687b      	ldr	r3, [r7, #4]
    6380:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6382:	b29b      	uxth	r3, r3
    6384:	2b00      	cmp	r3, #0
    6386:	d001      	beq.n	638c <usart_write_wait+0x34>
		return STATUS_BUSY;
    6388:	2305      	movs	r3, #5
    638a:	e010      	b.n	63ae <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    638c:	687b      	ldr	r3, [r7, #4]
    638e:	0018      	movs	r0, r3
    6390:	4b09      	ldr	r3, [pc, #36]	; (63b8 <usart_write_wait+0x60>)
    6392:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    6394:	68fb      	ldr	r3, [r7, #12]
    6396:	1cba      	adds	r2, r7, #2
    6398:	8812      	ldrh	r2, [r2, #0]
    639a:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    639c:	46c0      	nop			; (mov r8, r8)
    639e:	68fb      	ldr	r3, [r7, #12]
    63a0:	7e1b      	ldrb	r3, [r3, #24]
    63a2:	b2db      	uxtb	r3, r3
    63a4:	001a      	movs	r2, r3
    63a6:	2302      	movs	r3, #2
    63a8:	4013      	ands	r3, r2
    63aa:	d0f8      	beq.n	639e <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    63ac:	2300      	movs	r3, #0
}
    63ae:	0018      	movs	r0, r3
    63b0:	46bd      	mov	sp, r7
    63b2:	b004      	add	sp, #16
    63b4:	bd80      	pop	{r7, pc}
    63b6:	46c0      	nop			; (mov r8, r8)
    63b8:	00005df1 	.word	0x00005df1

000063bc <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    63bc:	b580      	push	{r7, lr}
    63be:	b08a      	sub	sp, #40	; 0x28
    63c0:	af00      	add	r7, sp, #0
    63c2:	60f8      	str	r0, [r7, #12]
    63c4:	60b9      	str	r1, [r7, #8]
    63c6:	1dbb      	adds	r3, r7, #6
    63c8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    63ca:	1dbb      	adds	r3, r7, #6
    63cc:	881b      	ldrh	r3, [r3, #0]
    63ce:	2b00      	cmp	r3, #0
    63d0:	d101      	bne.n	63d6 <usart_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    63d2:	2317      	movs	r3, #23
    63d4:	e07e      	b.n	64d4 <usart_write_buffer_wait+0x118>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    63d6:	68fb      	ldr	r3, [r7, #12]
    63d8:	79db      	ldrb	r3, [r3, #7]
    63da:	2201      	movs	r2, #1
    63dc:	4053      	eors	r3, r2
    63de:	b2db      	uxtb	r3, r3
    63e0:	2b00      	cmp	r3, #0
    63e2:	d001      	beq.n	63e8 <usart_write_buffer_wait+0x2c>
		return STATUS_ERR_DENIED;
    63e4:	231c      	movs	r3, #28
    63e6:	e075      	b.n	64d4 <usart_write_buffer_wait+0x118>
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    63e8:	68fb      	ldr	r3, [r7, #12]
    63ea:	681b      	ldr	r3, [r3, #0]
    63ec:	617b      	str	r3, [r7, #20]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    63ee:	68fb      	ldr	r3, [r7, #12]
    63f0:	0018      	movs	r0, r3
    63f2:	4b3a      	ldr	r3, [pc, #232]	; (64dc <usart_write_buffer_wait+0x120>)
    63f4:	4798      	blx	r3

	uint16_t tx_pos = 0;
    63f6:	2326      	movs	r3, #38	; 0x26
    63f8:	18fb      	adds	r3, r7, r3
    63fa:	2200      	movs	r2, #0
    63fc:	801a      	strh	r2, [r3, #0]

	/* Blocks while buffer is being transferred */
	while (length--) {
    63fe:	e048      	b.n	6492 <usart_write_buffer_wait+0xd6>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6400:	2300      	movs	r3, #0
    6402:	623b      	str	r3, [r7, #32]
    6404:	e00f      	b.n	6426 <usart_write_buffer_wait+0x6a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    6406:	697b      	ldr	r3, [r7, #20]
    6408:	7e1b      	ldrb	r3, [r3, #24]
    640a:	b2db      	uxtb	r3, r3
    640c:	001a      	movs	r2, r3
    640e:	2301      	movs	r3, #1
    6410:	4013      	ands	r3, r2
    6412:	d10d      	bne.n	6430 <usart_write_buffer_wait+0x74>
				break;
			} else if (i == USART_TIMEOUT) {
    6414:	6a3b      	ldr	r3, [r7, #32]
    6416:	4a32      	ldr	r2, [pc, #200]	; (64e0 <usart_write_buffer_wait+0x124>)
    6418:	4293      	cmp	r3, r2
    641a:	d101      	bne.n	6420 <usart_write_buffer_wait+0x64>
				return STATUS_ERR_TIMEOUT;
    641c:	2312      	movs	r3, #18
    641e:	e059      	b.n	64d4 <usart_write_buffer_wait+0x118>
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6420:	6a3b      	ldr	r3, [r7, #32]
    6422:	3301      	adds	r3, #1
    6424:	623b      	str	r3, [r7, #32]
    6426:	6a3b      	ldr	r3, [r7, #32]
    6428:	4a2d      	ldr	r2, [pc, #180]	; (64e0 <usart_write_buffer_wait+0x124>)
    642a:	4293      	cmp	r3, r2
    642c:	d9eb      	bls.n	6406 <usart_write_buffer_wait+0x4a>
    642e:	e000      	b.n	6432 <usart_write_buffer_wait+0x76>
				break;
    6430:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    6432:	2326      	movs	r3, #38	; 0x26
    6434:	18fb      	adds	r3, r7, r3
    6436:	881b      	ldrh	r3, [r3, #0]
    6438:	2226      	movs	r2, #38	; 0x26
    643a:	18ba      	adds	r2, r7, r2
    643c:	1c59      	adds	r1, r3, #1
    643e:	8011      	strh	r1, [r2, #0]
    6440:	001a      	movs	r2, r3
    6442:	68bb      	ldr	r3, [r7, #8]
    6444:	189b      	adds	r3, r3, r2
    6446:	781a      	ldrb	r2, [r3, #0]
    6448:	231e      	movs	r3, #30
    644a:	18fb      	adds	r3, r7, r3
    644c:	801a      	strh	r2, [r3, #0]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    644e:	68fb      	ldr	r3, [r7, #12]
    6450:	795b      	ldrb	r3, [r3, #5]
    6452:	2b01      	cmp	r3, #1
    6454:	d115      	bne.n	6482 <usart_write_buffer_wait+0xc6>
			data_to_send |= (tx_data[tx_pos++] << 8);
    6456:	2326      	movs	r3, #38	; 0x26
    6458:	18fb      	adds	r3, r7, r3
    645a:	881b      	ldrh	r3, [r3, #0]
    645c:	2226      	movs	r2, #38	; 0x26
    645e:	18ba      	adds	r2, r7, r2
    6460:	1c59      	adds	r1, r3, #1
    6462:	8011      	strh	r1, [r2, #0]
    6464:	001a      	movs	r2, r3
    6466:	68bb      	ldr	r3, [r7, #8]
    6468:	189b      	adds	r3, r3, r2
    646a:	781b      	ldrb	r3, [r3, #0]
    646c:	021b      	lsls	r3, r3, #8
    646e:	b21a      	sxth	r2, r3
    6470:	231e      	movs	r3, #30
    6472:	18fb      	adds	r3, r7, r3
    6474:	2100      	movs	r1, #0
    6476:	5e5b      	ldrsh	r3, [r3, r1]
    6478:	4313      	orrs	r3, r2
    647a:	b21a      	sxth	r2, r3
    647c:	231e      	movs	r3, #30
    647e:	18fb      	adds	r3, r7, r3
    6480:	801a      	strh	r2, [r3, #0]
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    6482:	231e      	movs	r3, #30
    6484:	18fb      	adds	r3, r7, r3
    6486:	881a      	ldrh	r2, [r3, #0]
    6488:	68fb      	ldr	r3, [r7, #12]
    648a:	0011      	movs	r1, r2
    648c:	0018      	movs	r0, r3
    648e:	4b15      	ldr	r3, [pc, #84]	; (64e4 <usart_write_buffer_wait+0x128>)
    6490:	4798      	blx	r3
	while (length--) {
    6492:	1dbb      	adds	r3, r7, #6
    6494:	881b      	ldrh	r3, [r3, #0]
    6496:	1dba      	adds	r2, r7, #6
    6498:	1e59      	subs	r1, r3, #1
    649a:	8011      	strh	r1, [r2, #0]
    649c:	2b00      	cmp	r3, #0
    649e:	d1af      	bne.n	6400 <usart_write_buffer_wait+0x44>
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    64a0:	2300      	movs	r3, #0
    64a2:	61bb      	str	r3, [r7, #24]
    64a4:	e00f      	b.n	64c6 <usart_write_buffer_wait+0x10a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    64a6:	697b      	ldr	r3, [r7, #20]
    64a8:	7e1b      	ldrb	r3, [r3, #24]
    64aa:	b2db      	uxtb	r3, r3
    64ac:	001a      	movs	r2, r3
    64ae:	2302      	movs	r3, #2
    64b0:	4013      	ands	r3, r2
    64b2:	d10d      	bne.n	64d0 <usart_write_buffer_wait+0x114>
			break;
		} else if (i == USART_TIMEOUT) {
    64b4:	69bb      	ldr	r3, [r7, #24]
    64b6:	4a0a      	ldr	r2, [pc, #40]	; (64e0 <usart_write_buffer_wait+0x124>)
    64b8:	4293      	cmp	r3, r2
    64ba:	d101      	bne.n	64c0 <usart_write_buffer_wait+0x104>
			return STATUS_ERR_TIMEOUT;
    64bc:	2312      	movs	r3, #18
    64be:	e009      	b.n	64d4 <usart_write_buffer_wait+0x118>
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    64c0:	69bb      	ldr	r3, [r7, #24]
    64c2:	3301      	adds	r3, #1
    64c4:	61bb      	str	r3, [r7, #24]
    64c6:	69bb      	ldr	r3, [r7, #24]
    64c8:	4a05      	ldr	r2, [pc, #20]	; (64e0 <usart_write_buffer_wait+0x124>)
    64ca:	4293      	cmp	r3, r2
    64cc:	d9eb      	bls.n	64a6 <usart_write_buffer_wait+0xea>
    64ce:	e000      	b.n	64d2 <usart_write_buffer_wait+0x116>
			break;
    64d0:	46c0      	nop			; (mov r8, r8)
		}
	}

	return STATUS_OK;
    64d2:	2300      	movs	r3, #0
}
    64d4:	0018      	movs	r0, r3
    64d6:	46bd      	mov	sp, r7
    64d8:	b00a      	add	sp, #40	; 0x28
    64da:	bd80      	pop	{r7, pc}
    64dc:	00005df1 	.word	0x00005df1
    64e0:	0000ffff 	.word	0x0000ffff
    64e4:	00006359 	.word	0x00006359

000064e8 <system_interrupt_enter_critical_section>:
{
    64e8:	b580      	push	{r7, lr}
    64ea:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    64ec:	4b02      	ldr	r3, [pc, #8]	; (64f8 <system_interrupt_enter_critical_section+0x10>)
    64ee:	4798      	blx	r3
}
    64f0:	46c0      	nop			; (mov r8, r8)
    64f2:	46bd      	mov	sp, r7
    64f4:	bd80      	pop	{r7, pc}
    64f6:	46c0      	nop			; (mov r8, r8)
    64f8:	00007c39 	.word	0x00007c39

000064fc <system_interrupt_leave_critical_section>:
{
    64fc:	b580      	push	{r7, lr}
    64fe:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    6500:	4b02      	ldr	r3, [pc, #8]	; (650c <system_interrupt_leave_critical_section+0x10>)
    6502:	4798      	blx	r3
}
    6504:	46c0      	nop			; (mov r8, r8)
    6506:	46bd      	mov	sp, r7
    6508:	bd80      	pop	{r7, pc}
    650a:	46c0      	nop			; (mov r8, r8)
    650c:	00007c8d 	.word	0x00007c8d

00006510 <usart_is_syncing>:
{
    6510:	b580      	push	{r7, lr}
    6512:	b084      	sub	sp, #16
    6514:	af00      	add	r7, sp, #0
    6516:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    6518:	687b      	ldr	r3, [r7, #4]
    651a:	681b      	ldr	r3, [r3, #0]
    651c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    651e:	68fb      	ldr	r3, [r7, #12]
    6520:	69db      	ldr	r3, [r3, #28]
    6522:	1e5a      	subs	r2, r3, #1
    6524:	4193      	sbcs	r3, r2
    6526:	b2db      	uxtb	r3, r3
}
    6528:	0018      	movs	r0, r3
    652a:	46bd      	mov	sp, r7
    652c:	b004      	add	sp, #16
    652e:	bd80      	pop	{r7, pc}

00006530 <_usart_wait_for_sync>:
{
    6530:	b580      	push	{r7, lr}
    6532:	b082      	sub	sp, #8
    6534:	af00      	add	r7, sp, #0
    6536:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    6538:	46c0      	nop			; (mov r8, r8)
    653a:	687b      	ldr	r3, [r7, #4]
    653c:	0018      	movs	r0, r3
    653e:	4b04      	ldr	r3, [pc, #16]	; (6550 <_usart_wait_for_sync+0x20>)
    6540:	4798      	blx	r3
    6542:	1e03      	subs	r3, r0, #0
    6544:	d1f9      	bne.n	653a <_usart_wait_for_sync+0xa>
}
    6546:	46c0      	nop			; (mov r8, r8)
    6548:	46bd      	mov	sp, r7
    654a:	b002      	add	sp, #8
    654c:	bd80      	pop	{r7, pc}
    654e:	46c0      	nop			; (mov r8, r8)
    6550:	00006511 	.word	0x00006511

00006554 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    6554:	b580      	push	{r7, lr}
    6556:	b086      	sub	sp, #24
    6558:	af00      	add	r7, sp, #0
    655a:	60f8      	str	r0, [r7, #12]
    655c:	60b9      	str	r1, [r7, #8]
    655e:	1dbb      	adds	r3, r7, #6
    6560:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6562:	68fb      	ldr	r3, [r7, #12]
    6564:	681b      	ldr	r3, [r3, #0]
    6566:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    6568:	4b0f      	ldr	r3, [pc, #60]	; (65a8 <_usart_write_buffer+0x54>)
    656a:	4798      	blx	r3

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    656c:	68fb      	ldr	r3, [r7, #12]
    656e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6570:	b29b      	uxth	r3, r3
    6572:	2b00      	cmp	r3, #0
    6574:	d003      	beq.n	657e <_usart_write_buffer+0x2a>
		system_interrupt_leave_critical_section();
    6576:	4b0d      	ldr	r3, [pc, #52]	; (65ac <_usart_write_buffer+0x58>)
    6578:	4798      	blx	r3
		return STATUS_BUSY;
    657a:	2305      	movs	r3, #5
    657c:	e010      	b.n	65a0 <_usart_write_buffer+0x4c>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    657e:	68fb      	ldr	r3, [r7, #12]
    6580:	1dba      	adds	r2, r7, #6
    6582:	8812      	ldrh	r2, [r2, #0]
    6584:	85da      	strh	r2, [r3, #46]	; 0x2e

	system_interrupt_leave_critical_section();
    6586:	4b09      	ldr	r3, [pc, #36]	; (65ac <_usart_write_buffer+0x58>)
    6588:	4798      	blx	r3

	module->tx_buffer_ptr              = tx_data;
    658a:	68fb      	ldr	r3, [r7, #12]
    658c:	68ba      	ldr	r2, [r7, #8]
    658e:	629a      	str	r2, [r3, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    6590:	68fb      	ldr	r3, [r7, #12]
    6592:	2233      	movs	r2, #51	; 0x33
    6594:	2105      	movs	r1, #5
    6596:	5499      	strb	r1, [r3, r2]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    6598:	697b      	ldr	r3, [r7, #20]
    659a:	2201      	movs	r2, #1
    659c:	759a      	strb	r2, [r3, #22]

	return STATUS_OK;
    659e:	2300      	movs	r3, #0
}
    65a0:	0018      	movs	r0, r3
    65a2:	46bd      	mov	sp, r7
    65a4:	b006      	add	sp, #24
    65a6:	bd80      	pop	{r7, pc}
    65a8:	000064e9 	.word	0x000064e9
    65ac:	000064fd 	.word	0x000064fd

000065b0 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    65b0:	b580      	push	{r7, lr}
    65b2:	b086      	sub	sp, #24
    65b4:	af00      	add	r7, sp, #0
    65b6:	60f8      	str	r0, [r7, #12]
    65b8:	60b9      	str	r1, [r7, #8]
    65ba:	1dbb      	adds	r3, r7, #6
    65bc:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    65be:	68fb      	ldr	r3, [r7, #12]
    65c0:	681b      	ldr	r3, [r3, #0]
    65c2:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    65c4:	4b16      	ldr	r3, [pc, #88]	; (6620 <_usart_read_buffer+0x70>)
    65c6:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    65c8:	68fb      	ldr	r3, [r7, #12]
    65ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    65cc:	b29b      	uxth	r3, r3
    65ce:	2b00      	cmp	r3, #0
    65d0:	d003      	beq.n	65da <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
    65d2:	4b14      	ldr	r3, [pc, #80]	; (6624 <_usart_read_buffer+0x74>)
    65d4:	4798      	blx	r3
		return STATUS_BUSY;
    65d6:	2305      	movs	r3, #5
    65d8:	e01e      	b.n	6618 <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    65da:	68fb      	ldr	r3, [r7, #12]
    65dc:	1dba      	adds	r2, r7, #6
    65de:	8812      	ldrh	r2, [r2, #0]
    65e0:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
    65e2:	4b10      	ldr	r3, [pc, #64]	; (6624 <_usart_read_buffer+0x74>)
    65e4:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
    65e6:	68fb      	ldr	r3, [r7, #12]
    65e8:	68ba      	ldr	r2, [r7, #8]
    65ea:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    65ec:	68fb      	ldr	r3, [r7, #12]
    65ee:	2232      	movs	r2, #50	; 0x32
    65f0:	2105      	movs	r1, #5
    65f2:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    65f4:	697b      	ldr	r3, [r7, #20]
    65f6:	2204      	movs	r2, #4
    65f8:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    65fa:	68fb      	ldr	r3, [r7, #12]
    65fc:	7a1b      	ldrb	r3, [r3, #8]
    65fe:	2b00      	cmp	r3, #0
    6600:	d002      	beq.n	6608 <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    6602:	697b      	ldr	r3, [r7, #20]
    6604:	2220      	movs	r2, #32
    6606:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    6608:	68fb      	ldr	r3, [r7, #12]
    660a:	7a5b      	ldrb	r3, [r3, #9]
    660c:	2b00      	cmp	r3, #0
    660e:	d002      	beq.n	6616 <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    6610:	697b      	ldr	r3, [r7, #20]
    6612:	2208      	movs	r2, #8
    6614:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
    6616:	2300      	movs	r3, #0
}
    6618:	0018      	movs	r0, r3
    661a:	46bd      	mov	sp, r7
    661c:	b006      	add	sp, #24
    661e:	bd80      	pop	{r7, pc}
    6620:	000064e9 	.word	0x000064e9
    6624:	000064fd 	.word	0x000064fd

00006628 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    6628:	b580      	push	{r7, lr}
    662a:	b084      	sub	sp, #16
    662c:	af00      	add	r7, sp, #0
    662e:	60f8      	str	r0, [r7, #12]
    6630:	60b9      	str	r1, [r7, #8]
    6632:	1dbb      	adds	r3, r7, #6
    6634:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    6636:	1dbb      	adds	r3, r7, #6
    6638:	881b      	ldrh	r3, [r3, #0]
    663a:	2b00      	cmp	r3, #0
    663c:	d101      	bne.n	6642 <usart_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    663e:	2317      	movs	r3, #23
    6640:	e010      	b.n	6664 <usart_write_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    6642:	68fb      	ldr	r3, [r7, #12]
    6644:	79db      	ldrb	r3, [r3, #7]
    6646:	2201      	movs	r2, #1
    6648:	4053      	eors	r3, r2
    664a:	b2db      	uxtb	r3, r3
    664c:	2b00      	cmp	r3, #0
    664e:	d001      	beq.n	6654 <usart_write_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    6650:	231c      	movs	r3, #28
    6652:	e007      	b.n	6664 <usart_write_buffer_job+0x3c>
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    6654:	1dbb      	adds	r3, r7, #6
    6656:	881a      	ldrh	r2, [r3, #0]
    6658:	68b9      	ldr	r1, [r7, #8]
    665a:	68fb      	ldr	r3, [r7, #12]
    665c:	0018      	movs	r0, r3
    665e:	4b03      	ldr	r3, [pc, #12]	; (666c <usart_write_buffer_job+0x44>)
    6660:	4798      	blx	r3
    6662:	0003      	movs	r3, r0
}
    6664:	0018      	movs	r0, r3
    6666:	46bd      	mov	sp, r7
    6668:	b004      	add	sp, #16
    666a:	bd80      	pop	{r7, pc}
    666c:	00006555 	.word	0x00006555

00006670 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    6670:	b580      	push	{r7, lr}
    6672:	b084      	sub	sp, #16
    6674:	af00      	add	r7, sp, #0
    6676:	60f8      	str	r0, [r7, #12]
    6678:	60b9      	str	r1, [r7, #8]
    667a:	1dbb      	adds	r3, r7, #6
    667c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    667e:	1dbb      	adds	r3, r7, #6
    6680:	881b      	ldrh	r3, [r3, #0]
    6682:	2b00      	cmp	r3, #0
    6684:	d101      	bne.n	668a <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    6686:	2317      	movs	r3, #23
    6688:	e010      	b.n	66ac <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    668a:	68fb      	ldr	r3, [r7, #12]
    668c:	799b      	ldrb	r3, [r3, #6]
    668e:	2201      	movs	r2, #1
    6690:	4053      	eors	r3, r2
    6692:	b2db      	uxtb	r3, r3
    6694:	2b00      	cmp	r3, #0
    6696:	d001      	beq.n	669c <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    6698:	231c      	movs	r3, #28
    669a:	e007      	b.n	66ac <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    669c:	1dbb      	adds	r3, r7, #6
    669e:	881a      	ldrh	r2, [r3, #0]
    66a0:	68b9      	ldr	r1, [r7, #8]
    66a2:	68fb      	ldr	r3, [r7, #12]
    66a4:	0018      	movs	r0, r3
    66a6:	4b03      	ldr	r3, [pc, #12]	; (66b4 <usart_read_buffer_job+0x44>)
    66a8:	4798      	blx	r3
    66aa:	0003      	movs	r3, r0
}
    66ac:	0018      	movs	r0, r3
    66ae:	46bd      	mov	sp, r7
    66b0:	b004      	add	sp, #16
    66b2:	bd80      	pop	{r7, pc}
    66b4:	000065b1 	.word	0x000065b1

000066b8 <usart_abort_job>:
 * \param[in]  transceiver_type  Transfer type to cancel
 */
void usart_abort_job(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
    66b8:	b580      	push	{r7, lr}
    66ba:	b084      	sub	sp, #16
    66bc:	af00      	add	r7, sp, #0
    66be:	6078      	str	r0, [r7, #4]
    66c0:	000a      	movs	r2, r1
    66c2:	1cfb      	adds	r3, r7, #3
    66c4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    66c6:	687b      	ldr	r3, [r7, #4]
    66c8:	681b      	ldr	r3, [r3, #0]
    66ca:	60fb      	str	r3, [r7, #12]

	switch(transceiver_type) {
    66cc:	1cfb      	adds	r3, r7, #3
    66ce:	781b      	ldrb	r3, [r3, #0]
    66d0:	2b00      	cmp	r3, #0
    66d2:	d002      	beq.n	66da <usart_abort_job+0x22>
    66d4:	2b01      	cmp	r3, #1
    66d6:	d007      	beq.n	66e8 <usart_abort_job+0x30>
			/* Clear the software reception buffer */
			module->remaining_tx_buffer_length = 0;

			break;
	}
}
    66d8:	e00d      	b.n	66f6 <usart_abort_job+0x3e>
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    66da:	68fb      	ldr	r3, [r7, #12]
    66dc:	2204      	movs	r2, #4
    66de:	761a      	strb	r2, [r3, #24]
			module->remaining_rx_buffer_length = 0;
    66e0:	687b      	ldr	r3, [r7, #4]
    66e2:	2200      	movs	r2, #0
    66e4:	859a      	strh	r2, [r3, #44]	; 0x2c
			break;
    66e6:	e006      	b.n	66f6 <usart_abort_job+0x3e>
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
    66e8:	68fb      	ldr	r3, [r7, #12]
    66ea:	2202      	movs	r2, #2
    66ec:	761a      	strb	r2, [r3, #24]
			module->remaining_tx_buffer_length = 0;
    66ee:	687b      	ldr	r3, [r7, #4]
    66f0:	2200      	movs	r2, #0
    66f2:	85da      	strh	r2, [r3, #46]	; 0x2e
			break;
    66f4:	46c0      	nop			; (mov r8, r8)
}
    66f6:	46c0      	nop			; (mov r8, r8)
    66f8:	46bd      	mov	sp, r7
    66fa:	b004      	add	sp, #16
    66fc:	bd80      	pop	{r7, pc}

000066fe <usart_get_job_status>:
 * \retval STATUS_ERR_INVALID_ARG  An invalid transceiver enum given
 */
enum status_code usart_get_job_status(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
    66fe:	b580      	push	{r7, lr}
    6700:	b084      	sub	sp, #16
    6702:	af00      	add	r7, sp, #0
    6704:	6078      	str	r0, [r7, #4]
    6706:	000a      	movs	r2, r1
    6708:	1cfb      	adds	r3, r7, #3
    670a:	701a      	strb	r2, [r3, #0]
	Assert(module);

	/* Variable for status code */
	enum status_code status_code;

	switch(transceiver_type) {
    670c:	1cfb      	adds	r3, r7, #3
    670e:	781b      	ldrb	r3, [r3, #0]
    6710:	2b00      	cmp	r3, #0
    6712:	d002      	beq.n	671a <usart_get_job_status+0x1c>
    6714:	2b01      	cmp	r3, #1
    6716:	d007      	beq.n	6728 <usart_get_job_status+0x2a>
    6718:	e00d      	b.n	6736 <usart_get_job_status+0x38>
	case USART_TRANSCEIVER_RX:
			status_code = module->rx_status;
    671a:	230f      	movs	r3, #15
    671c:	18fb      	adds	r3, r7, r3
    671e:	687a      	ldr	r2, [r7, #4]
    6720:	2132      	movs	r1, #50	; 0x32
    6722:	5c52      	ldrb	r2, [r2, r1]
    6724:	701a      	strb	r2, [r3, #0]
			break;
    6726:	e00b      	b.n	6740 <usart_get_job_status+0x42>

	case USART_TRANSCEIVER_TX:
			status_code = module->tx_status;
    6728:	230f      	movs	r3, #15
    672a:	18fb      	adds	r3, r7, r3
    672c:	687a      	ldr	r2, [r7, #4]
    672e:	2133      	movs	r1, #51	; 0x33
    6730:	5c52      	ldrb	r2, [r2, r1]
    6732:	701a      	strb	r2, [r3, #0]
			break;
    6734:	e004      	b.n	6740 <usart_get_job_status+0x42>

	default:
			status_code = STATUS_ERR_INVALID_ARG;
    6736:	230f      	movs	r3, #15
    6738:	18fb      	adds	r3, r7, r3
    673a:	2217      	movs	r2, #23
    673c:	701a      	strb	r2, [r3, #0]
			break;
    673e:	46c0      	nop			; (mov r8, r8)
	}

	return status_code;
    6740:	230f      	movs	r3, #15
    6742:	18fb      	adds	r3, r7, r3
    6744:	781b      	ldrb	r3, [r3, #0]
}
    6746:	0018      	movs	r0, r3
    6748:	46bd      	mov	sp, r7
    674a:	b004      	add	sp, #16
    674c:	bd80      	pop	{r7, pc}
	...

00006750 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    6750:	b580      	push	{r7, lr}
    6752:	b088      	sub	sp, #32
    6754:	af00      	add	r7, sp, #0
    6756:	0002      	movs	r2, r0
    6758:	1dfb      	adds	r3, r7, #7
    675a:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    675c:	1dfb      	adds	r3, r7, #7
    675e:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    6760:	4ba3      	ldr	r3, [pc, #652]	; (69f0 <_usart_interrupt_handler+0x2a0>)
    6762:	0092      	lsls	r2, r2, #2
    6764:	58d3      	ldr	r3, [r2, r3]
    6766:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    6768:	69bb      	ldr	r3, [r7, #24]
    676a:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    676c:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    676e:	69bb      	ldr	r3, [r7, #24]
    6770:	0018      	movs	r0, r3
    6772:	4ba0      	ldr	r3, [pc, #640]	; (69f4 <_usart_interrupt_handler+0x2a4>)
    6774:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    6776:	697b      	ldr	r3, [r7, #20]
    6778:	7e1b      	ldrb	r3, [r3, #24]
    677a:	b2da      	uxtb	r2, r3
    677c:	2312      	movs	r3, #18
    677e:	18fb      	adds	r3, r7, r3
    6780:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    6782:	697b      	ldr	r3, [r7, #20]
    6784:	7d9b      	ldrb	r3, [r3, #22]
    6786:	b2db      	uxtb	r3, r3
    6788:	b29a      	uxth	r2, r3
    678a:	2312      	movs	r3, #18
    678c:	18fb      	adds	r3, r7, r3
    678e:	2112      	movs	r1, #18
    6790:	1879      	adds	r1, r7, r1
    6792:	8809      	ldrh	r1, [r1, #0]
    6794:	400a      	ands	r2, r1
    6796:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    6798:	69bb      	ldr	r3, [r7, #24]
    679a:	2230      	movs	r2, #48	; 0x30
    679c:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    679e:	69ba      	ldr	r2, [r7, #24]
    67a0:	2131      	movs	r1, #49	; 0x31
    67a2:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    67a4:	4013      	ands	r3, r2
    67a6:	b2da      	uxtb	r2, r3
    67a8:	2310      	movs	r3, #16
    67aa:	18fb      	adds	r3, r7, r3
    67ac:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    67ae:	2312      	movs	r3, #18
    67b0:	18fb      	adds	r3, r7, r3
    67b2:	881b      	ldrh	r3, [r3, #0]
    67b4:	2201      	movs	r2, #1
    67b6:	4013      	ands	r3, r2
    67b8:	d044      	beq.n	6844 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    67ba:	69bb      	ldr	r3, [r7, #24]
    67bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    67be:	b29b      	uxth	r3, r3
    67c0:	2b00      	cmp	r3, #0
    67c2:	d03c      	beq.n	683e <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    67c4:	69bb      	ldr	r3, [r7, #24]
    67c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67c8:	781b      	ldrb	r3, [r3, #0]
    67ca:	b2da      	uxtb	r2, r3
    67cc:	231c      	movs	r3, #28
    67ce:	18fb      	adds	r3, r7, r3
    67d0:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    67d2:	69bb      	ldr	r3, [r7, #24]
    67d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67d6:	1c5a      	adds	r2, r3, #1
    67d8:	69bb      	ldr	r3, [r7, #24]
    67da:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    67dc:	69bb      	ldr	r3, [r7, #24]
    67de:	795b      	ldrb	r3, [r3, #5]
    67e0:	2b01      	cmp	r3, #1
    67e2:	d113      	bne.n	680c <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    67e4:	69bb      	ldr	r3, [r7, #24]
    67e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67e8:	781b      	ldrb	r3, [r3, #0]
    67ea:	b2db      	uxtb	r3, r3
    67ec:	021b      	lsls	r3, r3, #8
    67ee:	b21a      	sxth	r2, r3
    67f0:	231c      	movs	r3, #28
    67f2:	18fb      	adds	r3, r7, r3
    67f4:	2100      	movs	r1, #0
    67f6:	5e5b      	ldrsh	r3, [r3, r1]
    67f8:	4313      	orrs	r3, r2
    67fa:	b21a      	sxth	r2, r3
    67fc:	231c      	movs	r3, #28
    67fe:	18fb      	adds	r3, r7, r3
    6800:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    6802:	69bb      	ldr	r3, [r7, #24]
    6804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6806:	1c5a      	adds	r2, r3, #1
    6808:	69bb      	ldr	r3, [r7, #24]
    680a:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    680c:	231c      	movs	r3, #28
    680e:	18fb      	adds	r3, r7, r3
    6810:	881b      	ldrh	r3, [r3, #0]
    6812:	05db      	lsls	r3, r3, #23
    6814:	0ddb      	lsrs	r3, r3, #23
    6816:	b29a      	uxth	r2, r3
    6818:	697b      	ldr	r3, [r7, #20]
    681a:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    681c:	69bb      	ldr	r3, [r7, #24]
    681e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6820:	b29b      	uxth	r3, r3
    6822:	3b01      	subs	r3, #1
    6824:	b29b      	uxth	r3, r3
    6826:	69ba      	ldr	r2, [r7, #24]
    6828:	1c19      	adds	r1, r3, #0
    682a:	85d1      	strh	r1, [r2, #46]	; 0x2e
    682c:	2b00      	cmp	r3, #0
    682e:	d109      	bne.n	6844 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    6830:	697b      	ldr	r3, [r7, #20]
    6832:	2201      	movs	r2, #1
    6834:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    6836:	697b      	ldr	r3, [r7, #20]
    6838:	2202      	movs	r2, #2
    683a:	759a      	strb	r2, [r3, #22]
    683c:	e002      	b.n	6844 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    683e:	697b      	ldr	r3, [r7, #20]
    6840:	2201      	movs	r2, #1
    6842:	751a      	strb	r2, [r3, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    6844:	2312      	movs	r3, #18
    6846:	18fb      	adds	r3, r7, r3
    6848:	881b      	ldrh	r3, [r3, #0]
    684a:	2202      	movs	r2, #2
    684c:	4013      	ands	r3, r2
    684e:	d011      	beq.n	6874 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    6850:	697b      	ldr	r3, [r7, #20]
    6852:	2202      	movs	r2, #2
    6854:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    6856:	69bb      	ldr	r3, [r7, #24]
    6858:	2233      	movs	r2, #51	; 0x33
    685a:	2100      	movs	r1, #0
    685c:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    685e:	2310      	movs	r3, #16
    6860:	18fb      	adds	r3, r7, r3
    6862:	881b      	ldrh	r3, [r3, #0]
    6864:	2201      	movs	r2, #1
    6866:	4013      	ands	r3, r2
    6868:	d004      	beq.n	6874 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    686a:	69bb      	ldr	r3, [r7, #24]
    686c:	68db      	ldr	r3, [r3, #12]
    686e:	69ba      	ldr	r2, [r7, #24]
    6870:	0010      	movs	r0, r2
    6872:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    6874:	2312      	movs	r3, #18
    6876:	18fb      	adds	r3, r7, r3
    6878:	881b      	ldrh	r3, [r3, #0]
    687a:	2204      	movs	r2, #4
    687c:	4013      	ands	r3, r2
    687e:	d100      	bne.n	6882 <_usart_interrupt_handler+0x132>
    6880:	e0bd      	b.n	69fe <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    6882:	69bb      	ldr	r3, [r7, #24]
    6884:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    6886:	b29b      	uxth	r3, r3
    6888:	2b00      	cmp	r3, #0
    688a:	d100      	bne.n	688e <_usart_interrupt_handler+0x13e>
    688c:	e0b4      	b.n	69f8 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    688e:	697b      	ldr	r3, [r7, #20]
    6890:	8b5b      	ldrh	r3, [r3, #26]
    6892:	b29b      	uxth	r3, r3
    6894:	b2da      	uxtb	r2, r3
    6896:	231f      	movs	r3, #31
    6898:	18fb      	adds	r3, r7, r3
    689a:	213f      	movs	r1, #63	; 0x3f
    689c:	400a      	ands	r2, r1
    689e:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    68a0:	231f      	movs	r3, #31
    68a2:	18fb      	adds	r3, r7, r3
    68a4:	781b      	ldrb	r3, [r3, #0]
    68a6:	2208      	movs	r2, #8
    68a8:	4013      	ands	r3, r2
    68aa:	d007      	beq.n	68bc <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    68ac:	231f      	movs	r3, #31
    68ae:	18fb      	adds	r3, r7, r3
    68b0:	221f      	movs	r2, #31
    68b2:	18ba      	adds	r2, r7, r2
    68b4:	7812      	ldrb	r2, [r2, #0]
    68b6:	2108      	movs	r1, #8
    68b8:	438a      	bics	r2, r1
    68ba:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    68bc:	231f      	movs	r3, #31
    68be:	18fb      	adds	r3, r7, r3
    68c0:	781b      	ldrb	r3, [r3, #0]
    68c2:	2b00      	cmp	r3, #0
    68c4:	d050      	beq.n	6968 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    68c6:	231f      	movs	r3, #31
    68c8:	18fb      	adds	r3, r7, r3
    68ca:	781b      	ldrb	r3, [r3, #0]
    68cc:	2202      	movs	r2, #2
    68ce:	4013      	ands	r3, r2
    68d0:	d007      	beq.n	68e2 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    68d2:	69bb      	ldr	r3, [r7, #24]
    68d4:	2232      	movs	r2, #50	; 0x32
    68d6:	211a      	movs	r1, #26
    68d8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    68da:	697b      	ldr	r3, [r7, #20]
    68dc:	2202      	movs	r2, #2
    68de:	835a      	strh	r2, [r3, #26]
    68e0:	e036      	b.n	6950 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    68e2:	231f      	movs	r3, #31
    68e4:	18fb      	adds	r3, r7, r3
    68e6:	781b      	ldrb	r3, [r3, #0]
    68e8:	2204      	movs	r2, #4
    68ea:	4013      	ands	r3, r2
    68ec:	d007      	beq.n	68fe <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    68ee:	69bb      	ldr	r3, [r7, #24]
    68f0:	2232      	movs	r2, #50	; 0x32
    68f2:	211e      	movs	r1, #30
    68f4:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    68f6:	697b      	ldr	r3, [r7, #20]
    68f8:	2204      	movs	r2, #4
    68fa:	835a      	strh	r2, [r3, #26]
    68fc:	e028      	b.n	6950 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    68fe:	231f      	movs	r3, #31
    6900:	18fb      	adds	r3, r7, r3
    6902:	781b      	ldrb	r3, [r3, #0]
    6904:	2201      	movs	r2, #1
    6906:	4013      	ands	r3, r2
    6908:	d007      	beq.n	691a <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    690a:	69bb      	ldr	r3, [r7, #24]
    690c:	2232      	movs	r2, #50	; 0x32
    690e:	2113      	movs	r1, #19
    6910:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    6912:	697b      	ldr	r3, [r7, #20]
    6914:	2201      	movs	r2, #1
    6916:	835a      	strh	r2, [r3, #26]
    6918:	e01a      	b.n	6950 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    691a:	231f      	movs	r3, #31
    691c:	18fb      	adds	r3, r7, r3
    691e:	781b      	ldrb	r3, [r3, #0]
    6920:	2210      	movs	r2, #16
    6922:	4013      	ands	r3, r2
    6924:	d007      	beq.n	6936 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    6926:	69bb      	ldr	r3, [r7, #24]
    6928:	2232      	movs	r2, #50	; 0x32
    692a:	2142      	movs	r1, #66	; 0x42
    692c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    692e:	697b      	ldr	r3, [r7, #20]
    6930:	2210      	movs	r2, #16
    6932:	835a      	strh	r2, [r3, #26]
    6934:	e00c      	b.n	6950 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    6936:	231f      	movs	r3, #31
    6938:	18fb      	adds	r3, r7, r3
    693a:	781b      	ldrb	r3, [r3, #0]
    693c:	2220      	movs	r2, #32
    693e:	4013      	ands	r3, r2
    6940:	d006      	beq.n	6950 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    6942:	69bb      	ldr	r3, [r7, #24]
    6944:	2232      	movs	r2, #50	; 0x32
    6946:	2141      	movs	r1, #65	; 0x41
    6948:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    694a:	697b      	ldr	r3, [r7, #20]
    694c:	2220      	movs	r2, #32
    694e:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    6950:	2310      	movs	r3, #16
    6952:	18fb      	adds	r3, r7, r3
    6954:	881b      	ldrh	r3, [r3, #0]
    6956:	2204      	movs	r2, #4
    6958:	4013      	ands	r3, r2
				if (callback_status
    695a:	d050      	beq.n	69fe <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    695c:	69bb      	ldr	r3, [r7, #24]
    695e:	695b      	ldr	r3, [r3, #20]
    6960:	69ba      	ldr	r2, [r7, #24]
    6962:	0010      	movs	r0, r2
    6964:	4798      	blx	r3
    6966:	e04a      	b.n	69fe <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    6968:	697b      	ldr	r3, [r7, #20]
    696a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    696c:	b29a      	uxth	r2, r3
    696e:	230e      	movs	r3, #14
    6970:	18fb      	adds	r3, r7, r3
    6972:	05d2      	lsls	r2, r2, #23
    6974:	0dd2      	lsrs	r2, r2, #23
    6976:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    6978:	69bb      	ldr	r3, [r7, #24]
    697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    697c:	220e      	movs	r2, #14
    697e:	18ba      	adds	r2, r7, r2
    6980:	8812      	ldrh	r2, [r2, #0]
    6982:	b2d2      	uxtb	r2, r2
    6984:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    6986:	69bb      	ldr	r3, [r7, #24]
    6988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    698a:	1c5a      	adds	r2, r3, #1
    698c:	69bb      	ldr	r3, [r7, #24]
    698e:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    6990:	69bb      	ldr	r3, [r7, #24]
    6992:	795b      	ldrb	r3, [r3, #5]
    6994:	2b01      	cmp	r3, #1
    6996:	d10d      	bne.n	69b4 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    6998:	69bb      	ldr	r3, [r7, #24]
    699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    699c:	220e      	movs	r2, #14
    699e:	18ba      	adds	r2, r7, r2
    69a0:	8812      	ldrh	r2, [r2, #0]
    69a2:	0a12      	lsrs	r2, r2, #8
    69a4:	b292      	uxth	r2, r2
    69a6:	b2d2      	uxtb	r2, r2
    69a8:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    69aa:	69bb      	ldr	r3, [r7, #24]
    69ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    69ae:	1c5a      	adds	r2, r3, #1
    69b0:	69bb      	ldr	r3, [r7, #24]
    69b2:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    69b4:	69bb      	ldr	r3, [r7, #24]
    69b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    69b8:	b29b      	uxth	r3, r3
    69ba:	3b01      	subs	r3, #1
    69bc:	b29b      	uxth	r3, r3
    69be:	69ba      	ldr	r2, [r7, #24]
    69c0:	1c19      	adds	r1, r3, #0
    69c2:	8591      	strh	r1, [r2, #44]	; 0x2c
    69c4:	2b00      	cmp	r3, #0
    69c6:	d11a      	bne.n	69fe <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    69c8:	697b      	ldr	r3, [r7, #20]
    69ca:	2204      	movs	r2, #4
    69cc:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    69ce:	69bb      	ldr	r3, [r7, #24]
    69d0:	2232      	movs	r2, #50	; 0x32
    69d2:	2100      	movs	r1, #0
    69d4:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    69d6:	2310      	movs	r3, #16
    69d8:	18fb      	adds	r3, r7, r3
    69da:	881b      	ldrh	r3, [r3, #0]
    69dc:	2202      	movs	r2, #2
    69de:	4013      	ands	r3, r2
					if (callback_status
    69e0:	d00d      	beq.n	69fe <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    69e2:	69bb      	ldr	r3, [r7, #24]
    69e4:	691b      	ldr	r3, [r3, #16]
    69e6:	69ba      	ldr	r2, [r7, #24]
    69e8:	0010      	movs	r0, r2
    69ea:	4798      	blx	r3
    69ec:	e007      	b.n	69fe <_usart_interrupt_handler+0x2ae>
    69ee:	46c0      	nop			; (mov r8, r8)
    69f0:	2000055c 	.word	0x2000055c
    69f4:	00006531 	.word	0x00006531
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    69f8:	697b      	ldr	r3, [r7, #20]
    69fa:	2204      	movs	r2, #4
    69fc:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    69fe:	2312      	movs	r3, #18
    6a00:	18fb      	adds	r3, r7, r3
    6a02:	881b      	ldrh	r3, [r3, #0]
    6a04:	2210      	movs	r2, #16
    6a06:	4013      	ands	r3, r2
    6a08:	d010      	beq.n	6a2c <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    6a0a:	697b      	ldr	r3, [r7, #20]
    6a0c:	2210      	movs	r2, #16
    6a0e:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    6a10:	697b      	ldr	r3, [r7, #20]
    6a12:	2210      	movs	r2, #16
    6a14:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    6a16:	2310      	movs	r3, #16
    6a18:	18fb      	adds	r3, r7, r3
    6a1a:	881b      	ldrh	r3, [r3, #0]
    6a1c:	2210      	movs	r2, #16
    6a1e:	4013      	ands	r3, r2
    6a20:	d004      	beq.n	6a2c <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    6a22:	69bb      	ldr	r3, [r7, #24]
    6a24:	69db      	ldr	r3, [r3, #28]
    6a26:	69ba      	ldr	r2, [r7, #24]
    6a28:	0010      	movs	r0, r2
    6a2a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    6a2c:	2312      	movs	r3, #18
    6a2e:	18fb      	adds	r3, r7, r3
    6a30:	881b      	ldrh	r3, [r3, #0]
    6a32:	2220      	movs	r2, #32
    6a34:	4013      	ands	r3, r2
    6a36:	d010      	beq.n	6a5a <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    6a38:	697b      	ldr	r3, [r7, #20]
    6a3a:	2220      	movs	r2, #32
    6a3c:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    6a3e:	697b      	ldr	r3, [r7, #20]
    6a40:	2220      	movs	r2, #32
    6a42:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    6a44:	2310      	movs	r3, #16
    6a46:	18fb      	adds	r3, r7, r3
    6a48:	881b      	ldrh	r3, [r3, #0]
    6a4a:	2208      	movs	r2, #8
    6a4c:	4013      	ands	r3, r2
    6a4e:	d004      	beq.n	6a5a <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    6a50:	69bb      	ldr	r3, [r7, #24]
    6a52:	699b      	ldr	r3, [r3, #24]
    6a54:	69ba      	ldr	r2, [r7, #24]
    6a56:	0010      	movs	r0, r2
    6a58:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    6a5a:	2312      	movs	r3, #18
    6a5c:	18fb      	adds	r3, r7, r3
    6a5e:	881b      	ldrh	r3, [r3, #0]
    6a60:	2208      	movs	r2, #8
    6a62:	4013      	ands	r3, r2
    6a64:	d010      	beq.n	6a88 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    6a66:	697b      	ldr	r3, [r7, #20]
    6a68:	2208      	movs	r2, #8
    6a6a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    6a6c:	697b      	ldr	r3, [r7, #20]
    6a6e:	2208      	movs	r2, #8
    6a70:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    6a72:	2310      	movs	r3, #16
    6a74:	18fb      	adds	r3, r7, r3
    6a76:	881b      	ldrh	r3, [r3, #0]
    6a78:	2220      	movs	r2, #32
    6a7a:	4013      	ands	r3, r2
    6a7c:	d004      	beq.n	6a88 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    6a7e:	69bb      	ldr	r3, [r7, #24]
    6a80:	6a1b      	ldr	r3, [r3, #32]
    6a82:	69ba      	ldr	r2, [r7, #24]
    6a84:	0010      	movs	r0, r2
    6a86:	4798      	blx	r3
		}
	}
#endif
}
    6a88:	46c0      	nop			; (mov r8, r8)
    6a8a:	46bd      	mov	sp, r7
    6a8c:	b008      	add	sp, #32
    6a8e:	bd80      	pop	{r7, pc}

00006a90 <system_pinmux_get_config_defaults>:
{
    6a90:	b580      	push	{r7, lr}
    6a92:	b082      	sub	sp, #8
    6a94:	af00      	add	r7, sp, #0
    6a96:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    6a98:	687b      	ldr	r3, [r7, #4]
    6a9a:	2280      	movs	r2, #128	; 0x80
    6a9c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6a9e:	687b      	ldr	r3, [r7, #4]
    6aa0:	2200      	movs	r2, #0
    6aa2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    6aa4:	687b      	ldr	r3, [r7, #4]
    6aa6:	2201      	movs	r2, #1
    6aa8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    6aaa:	687b      	ldr	r3, [r7, #4]
    6aac:	2200      	movs	r2, #0
    6aae:	70da      	strb	r2, [r3, #3]
}
    6ab0:	46c0      	nop			; (mov r8, r8)
    6ab2:	46bd      	mov	sp, r7
    6ab4:	b002      	add	sp, #8
    6ab6:	bd80      	pop	{r7, pc}

00006ab8 <system_gclk_chan_get_config_defaults>:
{
    6ab8:	b580      	push	{r7, lr}
    6aba:	b082      	sub	sp, #8
    6abc:	af00      	add	r7, sp, #0
    6abe:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    6ac0:	687b      	ldr	r3, [r7, #4]
    6ac2:	2200      	movs	r2, #0
    6ac4:	701a      	strb	r2, [r3, #0]
}
    6ac6:	46c0      	nop			; (mov r8, r8)
    6ac8:	46bd      	mov	sp, r7
    6aca:	b002      	add	sp, #8
    6acc:	bd80      	pop	{r7, pc}
	...

00006ad0 <system_apb_clock_set_mask>:
{
    6ad0:	b580      	push	{r7, lr}
    6ad2:	b082      	sub	sp, #8
    6ad4:	af00      	add	r7, sp, #0
    6ad6:	0002      	movs	r2, r0
    6ad8:	6039      	str	r1, [r7, #0]
    6ada:	1dfb      	adds	r3, r7, #7
    6adc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    6ade:	1dfb      	adds	r3, r7, #7
    6ae0:	781b      	ldrb	r3, [r3, #0]
    6ae2:	2b01      	cmp	r3, #1
    6ae4:	d00a      	beq.n	6afc <system_apb_clock_set_mask+0x2c>
    6ae6:	2b02      	cmp	r3, #2
    6ae8:	d00f      	beq.n	6b0a <system_apb_clock_set_mask+0x3a>
    6aea:	2b00      	cmp	r3, #0
    6aec:	d114      	bne.n	6b18 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    6aee:	4b0e      	ldr	r3, [pc, #56]	; (6b28 <system_apb_clock_set_mask+0x58>)
    6af0:	4a0d      	ldr	r2, [pc, #52]	; (6b28 <system_apb_clock_set_mask+0x58>)
    6af2:	6991      	ldr	r1, [r2, #24]
    6af4:	683a      	ldr	r2, [r7, #0]
    6af6:	430a      	orrs	r2, r1
    6af8:	619a      	str	r2, [r3, #24]
			break;
    6afa:	e00f      	b.n	6b1c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    6afc:	4b0a      	ldr	r3, [pc, #40]	; (6b28 <system_apb_clock_set_mask+0x58>)
    6afe:	4a0a      	ldr	r2, [pc, #40]	; (6b28 <system_apb_clock_set_mask+0x58>)
    6b00:	69d1      	ldr	r1, [r2, #28]
    6b02:	683a      	ldr	r2, [r7, #0]
    6b04:	430a      	orrs	r2, r1
    6b06:	61da      	str	r2, [r3, #28]
			break;
    6b08:	e008      	b.n	6b1c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    6b0a:	4b07      	ldr	r3, [pc, #28]	; (6b28 <system_apb_clock_set_mask+0x58>)
    6b0c:	4a06      	ldr	r2, [pc, #24]	; (6b28 <system_apb_clock_set_mask+0x58>)
    6b0e:	6a11      	ldr	r1, [r2, #32]
    6b10:	683a      	ldr	r2, [r7, #0]
    6b12:	430a      	orrs	r2, r1
    6b14:	621a      	str	r2, [r3, #32]
			break;
    6b16:	e001      	b.n	6b1c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    6b18:	2317      	movs	r3, #23
    6b1a:	e000      	b.n	6b1e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    6b1c:	2300      	movs	r3, #0
}
    6b1e:	0018      	movs	r0, r3
    6b20:	46bd      	mov	sp, r7
    6b22:	b002      	add	sp, #8
    6b24:	bd80      	pop	{r7, pc}
    6b26:	46c0      	nop			; (mov r8, r8)
    6b28:	40000400 	.word	0x40000400

00006b2c <system_is_debugger_present>:
{
    6b2c:	b580      	push	{r7, lr}
    6b2e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    6b30:	4b05      	ldr	r3, [pc, #20]	; (6b48 <system_is_debugger_present+0x1c>)
    6b32:	789b      	ldrb	r3, [r3, #2]
    6b34:	b2db      	uxtb	r3, r3
    6b36:	001a      	movs	r2, r3
    6b38:	2302      	movs	r3, #2
    6b3a:	4013      	ands	r3, r2
    6b3c:	1e5a      	subs	r2, r3, #1
    6b3e:	4193      	sbcs	r3, r2
    6b40:	b2db      	uxtb	r3, r3
}
    6b42:	0018      	movs	r0, r3
    6b44:	46bd      	mov	sp, r7
    6b46:	bd80      	pop	{r7, pc}
    6b48:	41002000 	.word	0x41002000

00006b4c <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    6b4c:	b590      	push	{r4, r7, lr}
    6b4e:	b093      	sub	sp, #76	; 0x4c
    6b50:	af00      	add	r7, sp, #0
    6b52:	6078      	str	r0, [r7, #4]
    6b54:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    6b56:	687b      	ldr	r3, [r7, #4]
    6b58:	681b      	ldr	r3, [r3, #0]
    6b5a:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    6b5c:	687b      	ldr	r3, [r7, #4]
    6b5e:	681b      	ldr	r3, [r3, #0]
    6b60:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    6b62:	231c      	movs	r3, #28
    6b64:	18fb      	adds	r3, r7, r3
    6b66:	0018      	movs	r0, r3
    6b68:	4b85      	ldr	r3, [pc, #532]	; (6d80 <_spi_set_config+0x234>)
    6b6a:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6b6c:	231c      	movs	r3, #28
    6b6e:	18fb      	adds	r3, r7, r3
    6b70:	2200      	movs	r2, #0
    6b72:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    6b74:	683b      	ldr	r3, [r7, #0]
    6b76:	781b      	ldrb	r3, [r3, #0]
    6b78:	2b00      	cmp	r3, #0
    6b7a:	d103      	bne.n	6b84 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    6b7c:	231c      	movs	r3, #28
    6b7e:	18fb      	adds	r3, r7, r3
    6b80:	2200      	movs	r2, #0
    6b82:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    6b84:	683b      	ldr	r3, [r7, #0]
    6b86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
    6b88:	230c      	movs	r3, #12
    6b8a:	18fb      	adds	r3, r7, r3
    6b8c:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    6b8e:	683b      	ldr	r3, [r7, #0]
    6b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
    6b92:	230c      	movs	r3, #12
    6b94:	18fb      	adds	r3, r7, r3
    6b96:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    6b98:	683b      	ldr	r3, [r7, #0]
    6b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    6b9c:	230c      	movs	r3, #12
    6b9e:	18fb      	adds	r3, r7, r3
    6ba0:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    6ba2:	683b      	ldr	r3, [r7, #0]
    6ba4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    6ba6:	230c      	movs	r3, #12
    6ba8:	18fb      	adds	r3, r7, r3
    6baa:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    6bac:	2347      	movs	r3, #71	; 0x47
    6bae:	18fb      	adds	r3, r7, r3
    6bb0:	2200      	movs	r2, #0
    6bb2:	701a      	strb	r2, [r3, #0]
    6bb4:	e02c      	b.n	6c10 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    6bb6:	2347      	movs	r3, #71	; 0x47
    6bb8:	18fb      	adds	r3, r7, r3
    6bba:	781a      	ldrb	r2, [r3, #0]
    6bbc:	230c      	movs	r3, #12
    6bbe:	18fb      	adds	r3, r7, r3
    6bc0:	0092      	lsls	r2, r2, #2
    6bc2:	58d3      	ldr	r3, [r2, r3]
    6bc4:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    6bc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6bc8:	2b00      	cmp	r3, #0
    6bca:	d109      	bne.n	6be0 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    6bcc:	2347      	movs	r3, #71	; 0x47
    6bce:	18fb      	adds	r3, r7, r3
    6bd0:	781a      	ldrb	r2, [r3, #0]
    6bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6bd4:	0011      	movs	r1, r2
    6bd6:	0018      	movs	r0, r3
    6bd8:	4b6a      	ldr	r3, [pc, #424]	; (6d84 <_spi_set_config+0x238>)
    6bda:	4798      	blx	r3
    6bdc:	0003      	movs	r3, r0
    6bde:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    6be0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6be2:	3301      	adds	r3, #1
    6be4:	d00d      	beq.n	6c02 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    6be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6be8:	b2da      	uxtb	r2, r3
    6bea:	231c      	movs	r3, #28
    6bec:	18fb      	adds	r3, r7, r3
    6bee:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    6bf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6bf2:	0c1b      	lsrs	r3, r3, #16
    6bf4:	b2db      	uxtb	r3, r3
    6bf6:	221c      	movs	r2, #28
    6bf8:	18ba      	adds	r2, r7, r2
    6bfa:	0011      	movs	r1, r2
    6bfc:	0018      	movs	r0, r3
    6bfe:	4b62      	ldr	r3, [pc, #392]	; (6d88 <_spi_set_config+0x23c>)
    6c00:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    6c02:	2347      	movs	r3, #71	; 0x47
    6c04:	18fb      	adds	r3, r7, r3
    6c06:	781a      	ldrb	r2, [r3, #0]
    6c08:	2347      	movs	r3, #71	; 0x47
    6c0a:	18fb      	adds	r3, r7, r3
    6c0c:	3201      	adds	r2, #1
    6c0e:	701a      	strb	r2, [r3, #0]
    6c10:	2347      	movs	r3, #71	; 0x47
    6c12:	18fb      	adds	r3, r7, r3
    6c14:	781b      	ldrb	r3, [r3, #0]
    6c16:	2b03      	cmp	r3, #3
    6c18:	d9cd      	bls.n	6bb6 <_spi_set_config+0x6a>
		}
	}

	module->mode             = config->mode;
    6c1a:	683b      	ldr	r3, [r7, #0]
    6c1c:	781a      	ldrb	r2, [r3, #0]
    6c1e:	687b      	ldr	r3, [r7, #4]
    6c20:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    6c22:	683b      	ldr	r3, [r7, #0]
    6c24:	7c1a      	ldrb	r2, [r3, #16]
    6c26:	687b      	ldr	r3, [r7, #4]
    6c28:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    6c2a:	683b      	ldr	r3, [r7, #0]
    6c2c:	7c9a      	ldrb	r2, [r3, #18]
    6c2e:	687b      	ldr	r3, [r7, #4]
    6c30:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    6c32:	683b      	ldr	r3, [r7, #0]
    6c34:	7d1a      	ldrb	r2, [r3, #20]
    6c36:	687b      	ldr	r3, [r7, #4]
    6c38:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    6c3a:	230a      	movs	r3, #10
    6c3c:	18fb      	adds	r3, r7, r3
    6c3e:	2200      	movs	r2, #0
    6c40:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    6c42:	2300      	movs	r3, #0
    6c44:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    6c46:	2300      	movs	r3, #0
    6c48:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    6c4a:	683b      	ldr	r3, [r7, #0]
    6c4c:	781b      	ldrb	r3, [r3, #0]
    6c4e:	2b01      	cmp	r3, #1
    6c50:	d129      	bne.n	6ca6 <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    6c52:	687b      	ldr	r3, [r7, #4]
    6c54:	681b      	ldr	r3, [r3, #0]
    6c56:	0018      	movs	r0, r3
    6c58:	4b4c      	ldr	r3, [pc, #304]	; (6d8c <_spi_set_config+0x240>)
    6c5a:	4798      	blx	r3
    6c5c:	0003      	movs	r3, r0
    6c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    6c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6c62:	3314      	adds	r3, #20
    6c64:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    6c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6c68:	b2db      	uxtb	r3, r3
    6c6a:	0018      	movs	r0, r3
    6c6c:	4b48      	ldr	r3, [pc, #288]	; (6d90 <_spi_set_config+0x244>)
    6c6e:	4798      	blx	r3
    6c70:	0003      	movs	r3, r0
    6c72:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    6c74:	683b      	ldr	r3, [r7, #0]
    6c76:	699b      	ldr	r3, [r3, #24]
    6c78:	2223      	movs	r2, #35	; 0x23
    6c7a:	18bc      	adds	r4, r7, r2
    6c7c:	220a      	movs	r2, #10
    6c7e:	18ba      	adds	r2, r7, r2
    6c80:	6a79      	ldr	r1, [r7, #36]	; 0x24
    6c82:	0018      	movs	r0, r3
    6c84:	4b43      	ldr	r3, [pc, #268]	; (6d94 <_spi_set_config+0x248>)
    6c86:	4798      	blx	r3
    6c88:	0003      	movs	r3, r0
    6c8a:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    6c8c:	2323      	movs	r3, #35	; 0x23
    6c8e:	18fb      	adds	r3, r7, r3
    6c90:	781b      	ldrb	r3, [r3, #0]
    6c92:	2b00      	cmp	r3, #0
    6c94:	d001      	beq.n	6c9a <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    6c96:	2317      	movs	r3, #23
    6c98:	e06d      	b.n	6d76 <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    6c9a:	230a      	movs	r3, #10
    6c9c:	18fb      	adds	r3, r7, r3
    6c9e:	881b      	ldrh	r3, [r3, #0]
    6ca0:	b2da      	uxtb	r2, r3
    6ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6ca4:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    6ca6:	683b      	ldr	r3, [r7, #0]
    6ca8:	781b      	ldrb	r3, [r3, #0]
    6caa:	2b00      	cmp	r3, #0
    6cac:	d11a      	bne.n	6ce4 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    6cae:	683b      	ldr	r3, [r7, #0]
    6cb0:	699b      	ldr	r3, [r3, #24]
    6cb2:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    6cb4:	683b      	ldr	r3, [r7, #0]
    6cb6:	8b9b      	ldrh	r3, [r3, #28]
    6cb8:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    6cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    6cbe:	683a      	ldr	r2, [r7, #0]
    6cc0:	7f92      	ldrb	r2, [r2, #30]
    6cc2:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    6cc4:	683a      	ldr	r2, [r7, #0]
    6cc6:	7fd2      	ldrb	r2, [r2, #31]
    6cc8:	0412      	lsls	r2, r2, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    6cca:	430a      	orrs	r2, r1
		spi_module->ADDR.reg |=
    6ccc:	431a      	orrs	r2, r3
    6cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6cd0:	625a      	str	r2, [r3, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
    6cd2:	683b      	ldr	r3, [r7, #0]
    6cd4:	2220      	movs	r2, #32
    6cd6:	5c9b      	ldrb	r3, [r3, r2]
    6cd8:	2b00      	cmp	r3, #0
    6cda:	d003      	beq.n	6ce4 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    6cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6cde:	2240      	movs	r2, #64	; 0x40
    6ce0:	4313      	orrs	r3, r2
    6ce2:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    6ce4:	683b      	ldr	r3, [r7, #0]
    6ce6:	685b      	ldr	r3, [r3, #4]
    6ce8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6cea:	4313      	orrs	r3, r2
    6cec:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    6cee:	683b      	ldr	r3, [r7, #0]
    6cf0:	689b      	ldr	r3, [r3, #8]
    6cf2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6cf4:	4313      	orrs	r3, r2
    6cf6:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    6cf8:	683b      	ldr	r3, [r7, #0]
    6cfa:	68db      	ldr	r3, [r3, #12]
    6cfc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6cfe:	4313      	orrs	r3, r2
    6d00:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    6d02:	683b      	ldr	r3, [r7, #0]
    6d04:	7c1b      	ldrb	r3, [r3, #16]
    6d06:	001a      	movs	r2, r3
    6d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6d0a:	4313      	orrs	r3, r2
    6d0c:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    6d0e:	683b      	ldr	r3, [r7, #0]
    6d10:	7c5b      	ldrb	r3, [r3, #17]
    6d12:	2b00      	cmp	r3, #0
    6d14:	d103      	bne.n	6d1e <_spi_set_config+0x1d2>
    6d16:	4b20      	ldr	r3, [pc, #128]	; (6d98 <_spi_set_config+0x24c>)
    6d18:	4798      	blx	r3
    6d1a:	1e03      	subs	r3, r0, #0
    6d1c:	d003      	beq.n	6d26 <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    6d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6d20:	2280      	movs	r2, #128	; 0x80
    6d22:	4313      	orrs	r3, r2
    6d24:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    6d26:	683b      	ldr	r3, [r7, #0]
    6d28:	7c9b      	ldrb	r3, [r3, #18]
    6d2a:	2b00      	cmp	r3, #0
    6d2c:	d004      	beq.n	6d38 <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    6d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6d30:	2280      	movs	r2, #128	; 0x80
    6d32:	0292      	lsls	r2, r2, #10
    6d34:	4313      	orrs	r3, r2
    6d36:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    6d38:	683b      	ldr	r3, [r7, #0]
    6d3a:	7cdb      	ldrb	r3, [r3, #19]
    6d3c:	2b00      	cmp	r3, #0
    6d3e:	d004      	beq.n	6d4a <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    6d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6d42:	2280      	movs	r2, #128	; 0x80
    6d44:	0092      	lsls	r2, r2, #2
    6d46:	4313      	orrs	r3, r2
    6d48:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    6d4a:	683b      	ldr	r3, [r7, #0]
    6d4c:	7d1b      	ldrb	r3, [r3, #20]
    6d4e:	2b00      	cmp	r3, #0
    6d50:	d004      	beq.n	6d5c <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    6d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6d54:	2280      	movs	r2, #128	; 0x80
    6d56:	0192      	lsls	r2, r2, #6
    6d58:	4313      	orrs	r3, r2
    6d5a:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    6d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6d5e:	681a      	ldr	r2, [r3, #0]
    6d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6d62:	431a      	orrs	r2, r3
    6d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6d66:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    6d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6d6a:	685a      	ldr	r2, [r3, #4]
    6d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6d6e:	431a      	orrs	r2, r3
    6d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6d72:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    6d74:	2300      	movs	r3, #0
}
    6d76:	0018      	movs	r0, r3
    6d78:	46bd      	mov	sp, r7
    6d7a:	b013      	add	sp, #76	; 0x4c
    6d7c:	bd90      	pop	{r4, r7, pc}
    6d7e:	46c0      	nop			; (mov r8, r8)
    6d80:	00006a91 	.word	0x00006a91
    6d84:	00007845 	.word	0x00007845
    6d88:	000088d9 	.word	0x000088d9
    6d8c:	00007a01 	.word	0x00007a01
    6d90:	00008711 	.word	0x00008711
    6d94:	0000754f 	.word	0x0000754f
    6d98:	00006b2d 	.word	0x00006b2d

00006d9c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    6d9c:	b590      	push	{r4, r7, lr}
    6d9e:	b08b      	sub	sp, #44	; 0x2c
    6da0:	af00      	add	r7, sp, #0
    6da2:	60f8      	str	r0, [r7, #12]
    6da4:	60b9      	str	r1, [r7, #8]
    6da6:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    6da8:	68fb      	ldr	r3, [r7, #12]
    6daa:	68ba      	ldr	r2, [r7, #8]
    6dac:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    6dae:	68fb      	ldr	r3, [r7, #12]
    6db0:	681b      	ldr	r3, [r3, #0]
    6db2:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    6db4:	6a3b      	ldr	r3, [r7, #32]
    6db6:	681b      	ldr	r3, [r3, #0]
    6db8:	2202      	movs	r2, #2
    6dba:	4013      	ands	r3, r2
    6dbc:	d001      	beq.n	6dc2 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    6dbe:	231c      	movs	r3, #28
    6dc0:	e0a6      	b.n	6f10 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    6dc2:	6a3b      	ldr	r3, [r7, #32]
    6dc4:	681b      	ldr	r3, [r3, #0]
    6dc6:	2201      	movs	r2, #1
    6dc8:	4013      	ands	r3, r2
    6dca:	d001      	beq.n	6dd0 <spi_init+0x34>
		return STATUS_BUSY;
    6dcc:	2305      	movs	r3, #5
    6dce:	e09f      	b.n	6f10 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    6dd0:	68fb      	ldr	r3, [r7, #12]
    6dd2:	681b      	ldr	r3, [r3, #0]
    6dd4:	0018      	movs	r0, r3
    6dd6:	4b50      	ldr	r3, [pc, #320]	; (6f18 <spi_init+0x17c>)
    6dd8:	4798      	blx	r3
    6dda:	0003      	movs	r3, r0
    6ddc:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    6dde:	69fb      	ldr	r3, [r7, #28]
    6de0:	3302      	adds	r3, #2
    6de2:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    6de4:	69fb      	ldr	r3, [r7, #28]
    6de6:	3314      	adds	r3, #20
    6de8:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    6dea:	2201      	movs	r2, #1
    6dec:	69bb      	ldr	r3, [r7, #24]
    6dee:	409a      	lsls	r2, r3
    6df0:	0013      	movs	r3, r2
    6df2:	0019      	movs	r1, r3
    6df4:	2002      	movs	r0, #2
    6df6:	4b49      	ldr	r3, [pc, #292]	; (6f1c <spi_init+0x180>)
    6df8:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    6dfa:	2310      	movs	r3, #16
    6dfc:	18fb      	adds	r3, r7, r3
    6dfe:	0018      	movs	r0, r3
    6e00:	4b47      	ldr	r3, [pc, #284]	; (6f20 <spi_init+0x184>)
    6e02:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    6e04:	687b      	ldr	r3, [r7, #4]
    6e06:	2224      	movs	r2, #36	; 0x24
    6e08:	5c9a      	ldrb	r2, [r3, r2]
    6e0a:	2310      	movs	r3, #16
    6e0c:	18fb      	adds	r3, r7, r3
    6e0e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    6e10:	697b      	ldr	r3, [r7, #20]
    6e12:	b2db      	uxtb	r3, r3
    6e14:	2210      	movs	r2, #16
    6e16:	18ba      	adds	r2, r7, r2
    6e18:	0011      	movs	r1, r2
    6e1a:	0018      	movs	r0, r3
    6e1c:	4b41      	ldr	r3, [pc, #260]	; (6f24 <spi_init+0x188>)
    6e1e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    6e20:	697b      	ldr	r3, [r7, #20]
    6e22:	b2db      	uxtb	r3, r3
    6e24:	0018      	movs	r0, r3
    6e26:	4b40      	ldr	r3, [pc, #256]	; (6f28 <spi_init+0x18c>)
    6e28:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    6e2a:	687b      	ldr	r3, [r7, #4]
    6e2c:	2224      	movs	r2, #36	; 0x24
    6e2e:	5c9b      	ldrb	r3, [r3, r2]
    6e30:	2100      	movs	r1, #0
    6e32:	0018      	movs	r0, r3
    6e34:	4b3d      	ldr	r3, [pc, #244]	; (6f2c <spi_init+0x190>)
    6e36:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    6e38:	687b      	ldr	r3, [r7, #4]
    6e3a:	781b      	ldrb	r3, [r3, #0]
    6e3c:	2b01      	cmp	r3, #1
    6e3e:	d105      	bne.n	6e4c <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    6e40:	6a3b      	ldr	r3, [r7, #32]
    6e42:	681b      	ldr	r3, [r3, #0]
    6e44:	220c      	movs	r2, #12
    6e46:	431a      	orrs	r2, r3
    6e48:	6a3b      	ldr	r3, [r7, #32]
    6e4a:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    6e4c:	687b      	ldr	r3, [r7, #4]
    6e4e:	781b      	ldrb	r3, [r3, #0]
    6e50:	2b00      	cmp	r3, #0
    6e52:	d105      	bne.n	6e60 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    6e54:	6a3b      	ldr	r3, [r7, #32]
    6e56:	681b      	ldr	r3, [r3, #0]
    6e58:	2208      	movs	r2, #8
    6e5a:	431a      	orrs	r2, r3
    6e5c:	6a3b      	ldr	r3, [r7, #32]
    6e5e:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    6e60:	2327      	movs	r3, #39	; 0x27
    6e62:	18fb      	adds	r3, r7, r3
    6e64:	2200      	movs	r2, #0
    6e66:	701a      	strb	r2, [r3, #0]
    6e68:	e010      	b.n	6e8c <spi_init+0xf0>
		module->callback[i]        = NULL;
    6e6a:	2327      	movs	r3, #39	; 0x27
    6e6c:	18fb      	adds	r3, r7, r3
    6e6e:	781b      	ldrb	r3, [r3, #0]
    6e70:	68fa      	ldr	r2, [r7, #12]
    6e72:	3302      	adds	r3, #2
    6e74:	009b      	lsls	r3, r3, #2
    6e76:	18d3      	adds	r3, r2, r3
    6e78:	3304      	adds	r3, #4
    6e7a:	2200      	movs	r2, #0
    6e7c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    6e7e:	2327      	movs	r3, #39	; 0x27
    6e80:	18fb      	adds	r3, r7, r3
    6e82:	781a      	ldrb	r2, [r3, #0]
    6e84:	2327      	movs	r3, #39	; 0x27
    6e86:	18fb      	adds	r3, r7, r3
    6e88:	3201      	adds	r2, #1
    6e8a:	701a      	strb	r2, [r3, #0]
    6e8c:	2327      	movs	r3, #39	; 0x27
    6e8e:	18fb      	adds	r3, r7, r3
    6e90:	781b      	ldrb	r3, [r3, #0]
    6e92:	2b06      	cmp	r3, #6
    6e94:	d9e9      	bls.n	6e6a <spi_init+0xce>
	}
	module->tx_buffer_ptr              = NULL;
    6e96:	68fb      	ldr	r3, [r7, #12]
    6e98:	2200      	movs	r2, #0
    6e9a:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    6e9c:	68fb      	ldr	r3, [r7, #12]
    6e9e:	2200      	movs	r2, #0
    6ea0:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    6ea2:	68fb      	ldr	r3, [r7, #12]
    6ea4:	2200      	movs	r2, #0
    6ea6:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    6ea8:	68fb      	ldr	r3, [r7, #12]
    6eaa:	2200      	movs	r2, #0
    6eac:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    6eae:	68fb      	ldr	r3, [r7, #12]
    6eb0:	2236      	movs	r2, #54	; 0x36
    6eb2:	2100      	movs	r1, #0
    6eb4:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    6eb6:	68fb      	ldr	r3, [r7, #12]
    6eb8:	2237      	movs	r2, #55	; 0x37
    6eba:	2100      	movs	r1, #0
    6ebc:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    6ebe:	68fb      	ldr	r3, [r7, #12]
    6ec0:	2238      	movs	r2, #56	; 0x38
    6ec2:	2100      	movs	r1, #0
    6ec4:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    6ec6:	68fb      	ldr	r3, [r7, #12]
    6ec8:	2203      	movs	r2, #3
    6eca:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    6ecc:	68fb      	ldr	r3, [r7, #12]
    6ece:	2200      	movs	r2, #0
    6ed0:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    6ed2:	68fb      	ldr	r3, [r7, #12]
    6ed4:	681b      	ldr	r3, [r3, #0]
    6ed6:	2213      	movs	r2, #19
    6ed8:	18bc      	adds	r4, r7, r2
    6eda:	0018      	movs	r0, r3
    6edc:	4b0e      	ldr	r3, [pc, #56]	; (6f18 <spi_init+0x17c>)
    6ede:	4798      	blx	r3
    6ee0:	0003      	movs	r3, r0
    6ee2:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    6ee4:	4a12      	ldr	r2, [pc, #72]	; (6f30 <spi_init+0x194>)
    6ee6:	2313      	movs	r3, #19
    6ee8:	18fb      	adds	r3, r7, r3
    6eea:	781b      	ldrb	r3, [r3, #0]
    6eec:	0011      	movs	r1, r2
    6eee:	0018      	movs	r0, r3
    6ef0:	4b10      	ldr	r3, [pc, #64]	; (6f34 <spi_init+0x198>)
    6ef2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    6ef4:	2313      	movs	r3, #19
    6ef6:	18fb      	adds	r3, r7, r3
    6ef8:	781a      	ldrb	r2, [r3, #0]
    6efa:	4b0f      	ldr	r3, [pc, #60]	; (6f38 <spi_init+0x19c>)
    6efc:	0092      	lsls	r2, r2, #2
    6efe:	68f9      	ldr	r1, [r7, #12]
    6f00:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    6f02:	687a      	ldr	r2, [r7, #4]
    6f04:	68fb      	ldr	r3, [r7, #12]
    6f06:	0011      	movs	r1, r2
    6f08:	0018      	movs	r0, r3
    6f0a:	4b0c      	ldr	r3, [pc, #48]	; (6f3c <spi_init+0x1a0>)
    6f0c:	4798      	blx	r3
    6f0e:	0003      	movs	r3, r0
}
    6f10:	0018      	movs	r0, r3
    6f12:	46bd      	mov	sp, r7
    6f14:	b00b      	add	sp, #44	; 0x2c
    6f16:	bd90      	pop	{r4, r7, pc}
    6f18:	00007a01 	.word	0x00007a01
    6f1c:	00006ad1 	.word	0x00006ad1
    6f20:	00006ab9 	.word	0x00006ab9
    6f24:	000085ed 	.word	0x000085ed
    6f28:	00008631 	.word	0x00008631
    6f2c:	000077b9 	.word	0x000077b9
    6f30:	0000714d 	.word	0x0000714d
    6f34:	00007a65 	.word	0x00007a65
    6f38:	2000055c 	.word	0x2000055c
    6f3c:	00006b4d 	.word	0x00006b4d

00006f40 <_spi_write_buffer>:
 */
static void _spi_write_buffer(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    6f40:	b580      	push	{r7, lr}
    6f42:	b086      	sub	sp, #24
    6f44:	af00      	add	r7, sp, #0
    6f46:	60f8      	str	r0, [r7, #12]
    6f48:	60b9      	str	r1, [r7, #8]
    6f4a:	1dbb      	adds	r3, r7, #6
    6f4c:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    6f4e:	68fb      	ldr	r3, [r7, #12]
    6f50:	1dba      	adds	r2, r7, #6
    6f52:	8812      	ldrh	r2, [r2, #0]
    6f54:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
    6f56:	68fb      	ldr	r3, [r7, #12]
    6f58:	1dba      	adds	r2, r7, #6
    6f5a:	8812      	ldrh	r2, [r2, #0]
    6f5c:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
    6f5e:	68fb      	ldr	r3, [r7, #12]
    6f60:	68ba      	ldr	r2, [r7, #8]
    6f62:	62da      	str	r2, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    6f64:	68fb      	ldr	r3, [r7, #12]
    6f66:	2238      	movs	r2, #56	; 0x38
    6f68:	2105      	movs	r1, #5
    6f6a:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
    6f6c:	68fb      	ldr	r3, [r7, #12]
    6f6e:	2201      	movs	r2, #1
    6f70:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    6f72:	68fb      	ldr	r3, [r7, #12]
    6f74:	681b      	ldr	r3, [r3, #0]
    6f76:	617b      	str	r3, [r7, #20]

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    6f78:	68fb      	ldr	r3, [r7, #12]
    6f7a:	795b      	ldrb	r3, [r3, #5]
    6f7c:	2b00      	cmp	r3, #0
    6f7e:	d105      	bne.n	6f8c <_spi_write_buffer+0x4c>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    6f80:	697b      	ldr	r3, [r7, #20]
    6f82:	2202      	movs	r2, #2
    6f84:	761a      	strb	r2, [r3, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    6f86:	697b      	ldr	r3, [r7, #20]
    6f88:	2202      	movs	r2, #2
    6f8a:	759a      	strb	r2, [r3, #22]
	}
#  endif

	if (module->receiver_enabled) {
    6f8c:	68fb      	ldr	r3, [r7, #12]
    6f8e:	79db      	ldrb	r3, [r3, #7]
    6f90:	2b00      	cmp	r3, #0
    6f92:	d003      	beq.n	6f9c <_spi_write_buffer+0x5c>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    6f94:	697b      	ldr	r3, [r7, #20]
    6f96:	2205      	movs	r2, #5
    6f98:	759a      	strb	r2, [r3, #22]
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
	}
}
    6f9a:	e002      	b.n	6fa2 <_spi_write_buffer+0x62>
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    6f9c:	697b      	ldr	r3, [r7, #20]
    6f9e:	2201      	movs	r2, #1
    6fa0:	759a      	strb	r2, [r3, #22]
}
    6fa2:	46c0      	nop			; (mov r8, r8)
    6fa4:	46bd      	mov	sp, r7
    6fa6:	b006      	add	sp, #24
    6fa8:	bd80      	pop	{r7, pc}
	...

00006fac <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    6fac:	b580      	push	{r7, lr}
    6fae:	b084      	sub	sp, #16
    6fb0:	af00      	add	r7, sp, #0
    6fb2:	60f8      	str	r0, [r7, #12]
    6fb4:	60b9      	str	r1, [r7, #8]
    6fb6:	1dbb      	adds	r3, r7, #6
    6fb8:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    6fba:	1dbb      	adds	r3, r7, #6
    6fbc:	881b      	ldrh	r3, [r3, #0]
    6fbe:	2b00      	cmp	r3, #0
    6fc0:	d101      	bne.n	6fc6 <spi_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    6fc2:	2317      	movs	r3, #23
    6fc4:	e00f      	b.n	6fe6 <spi_write_buffer_job+0x3a>
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    6fc6:	68fb      	ldr	r3, [r7, #12]
    6fc8:	2238      	movs	r2, #56	; 0x38
    6fca:	5c9b      	ldrb	r3, [r3, r2]
    6fcc:	b2db      	uxtb	r3, r3
    6fce:	2b05      	cmp	r3, #5
    6fd0:	d101      	bne.n	6fd6 <spi_write_buffer_job+0x2a>
		return STATUS_BUSY;
    6fd2:	2305      	movs	r3, #5
    6fd4:	e007      	b.n	6fe6 <spi_write_buffer_job+0x3a>
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);
    6fd6:	1dbb      	adds	r3, r7, #6
    6fd8:	881a      	ldrh	r2, [r3, #0]
    6fda:	68b9      	ldr	r1, [r7, #8]
    6fdc:	68fb      	ldr	r3, [r7, #12]
    6fde:	0018      	movs	r0, r3
    6fe0:	4b03      	ldr	r3, [pc, #12]	; (6ff0 <spi_write_buffer_job+0x44>)
    6fe2:	4798      	blx	r3

	return STATUS_OK;
    6fe4:	2300      	movs	r3, #0
}
    6fe6:	0018      	movs	r0, r3
    6fe8:	46bd      	mov	sp, r7
    6fea:	b004      	add	sp, #16
    6fec:	bd80      	pop	{r7, pc}
    6fee:	46c0      	nop			; (mov r8, r8)
    6ff0:	00006f41 	.word	0x00006f41

00006ff4 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    6ff4:	b580      	push	{r7, lr}
    6ff6:	b084      	sub	sp, #16
    6ff8:	af00      	add	r7, sp, #0
    6ffa:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    6ffc:	687b      	ldr	r3, [r7, #4]
    6ffe:	681b      	ldr	r3, [r3, #0]
    7000:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    7002:	687b      	ldr	r3, [r7, #4]
    7004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7006:	781b      	ldrb	r3, [r3, #0]
    7008:	b2da      	uxtb	r2, r3
    700a:	230e      	movs	r3, #14
    700c:	18fb      	adds	r3, r7, r3
    700e:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    7010:	687b      	ldr	r3, [r7, #4]
    7012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7014:	1c5a      	adds	r2, r3, #1
    7016:	687b      	ldr	r3, [r7, #4]
    7018:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    701a:	687b      	ldr	r3, [r7, #4]
    701c:	799b      	ldrb	r3, [r3, #6]
    701e:	2b01      	cmp	r3, #1
    7020:	d113      	bne.n	704a <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    7022:	687b      	ldr	r3, [r7, #4]
    7024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7026:	781b      	ldrb	r3, [r3, #0]
    7028:	b2db      	uxtb	r3, r3
    702a:	021b      	lsls	r3, r3, #8
    702c:	b21a      	sxth	r2, r3
    702e:	230e      	movs	r3, #14
    7030:	18fb      	adds	r3, r7, r3
    7032:	2100      	movs	r1, #0
    7034:	5e5b      	ldrsh	r3, [r3, r1]
    7036:	4313      	orrs	r3, r2
    7038:	b21a      	sxth	r2, r3
    703a:	230e      	movs	r3, #14
    703c:	18fb      	adds	r3, r7, r3
    703e:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    7040:	687b      	ldr	r3, [r7, #4]
    7042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7044:	1c5a      	adds	r2, r3, #1
    7046:	687b      	ldr	r3, [r7, #4]
    7048:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    704a:	230e      	movs	r3, #14
    704c:	18fb      	adds	r3, r7, r3
    704e:	881b      	ldrh	r3, [r3, #0]
    7050:	05db      	lsls	r3, r3, #23
    7052:	0dda      	lsrs	r2, r3, #23
    7054:	68bb      	ldr	r3, [r7, #8]
    7056:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    7058:	687b      	ldr	r3, [r7, #4]
    705a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    705c:	b29b      	uxth	r3, r3
    705e:	3b01      	subs	r3, #1
    7060:	b29a      	uxth	r2, r3
    7062:	687b      	ldr	r3, [r7, #4]
    7064:	869a      	strh	r2, [r3, #52]	; 0x34
}
    7066:	46c0      	nop			; (mov r8, r8)
    7068:	46bd      	mov	sp, r7
    706a:	b004      	add	sp, #16
    706c:	bd80      	pop	{r7, pc}
	...

00007070 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    7070:	b580      	push	{r7, lr}
    7072:	b084      	sub	sp, #16
    7074:	af00      	add	r7, sp, #0
    7076:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    7078:	687b      	ldr	r3, [r7, #4]
    707a:	681b      	ldr	r3, [r3, #0]
    707c:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    707e:	4b08      	ldr	r3, [pc, #32]	; (70a0 <_spi_write_dummy+0x30>)
    7080:	881b      	ldrh	r3, [r3, #0]
    7082:	001a      	movs	r2, r3
    7084:	68fb      	ldr	r3, [r7, #12]
    7086:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    7088:	687b      	ldr	r3, [r7, #4]
    708a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    708c:	b29b      	uxth	r3, r3
    708e:	3b01      	subs	r3, #1
    7090:	b29a      	uxth	r2, r3
    7092:	687b      	ldr	r3, [r7, #4]
    7094:	865a      	strh	r2, [r3, #50]	; 0x32
}
    7096:	46c0      	nop			; (mov r8, r8)
    7098:	46bd      	mov	sp, r7
    709a:	b004      	add	sp, #16
    709c:	bd80      	pop	{r7, pc}
    709e:	46c0      	nop			; (mov r8, r8)
    70a0:	20000558 	.word	0x20000558

000070a4 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    70a4:	b580      	push	{r7, lr}
    70a6:	b084      	sub	sp, #16
    70a8:	af00      	add	r7, sp, #0
    70aa:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    70ac:	687b      	ldr	r3, [r7, #4]
    70ae:	681b      	ldr	r3, [r3, #0]
    70b0:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    70b2:	230a      	movs	r3, #10
    70b4:	18fb      	adds	r3, r7, r3
    70b6:	2200      	movs	r2, #0
    70b8:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    70ba:	68fb      	ldr	r3, [r7, #12]
    70bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    70be:	230a      	movs	r3, #10
    70c0:	18fb      	adds	r3, r7, r3
    70c2:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    70c4:	687b      	ldr	r3, [r7, #4]
    70c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    70c8:	b29b      	uxth	r3, r3
    70ca:	3b01      	subs	r3, #1
    70cc:	b29a      	uxth	r2, r3
    70ce:	687b      	ldr	r3, [r7, #4]
    70d0:	865a      	strh	r2, [r3, #50]	; 0x32
}
    70d2:	46c0      	nop			; (mov r8, r8)
    70d4:	46bd      	mov	sp, r7
    70d6:	b004      	add	sp, #16
    70d8:	bd80      	pop	{r7, pc}

000070da <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    70da:	b580      	push	{r7, lr}
    70dc:	b084      	sub	sp, #16
    70de:	af00      	add	r7, sp, #0
    70e0:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    70e2:	687b      	ldr	r3, [r7, #4]
    70e4:	681b      	ldr	r3, [r3, #0]
    70e6:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    70e8:	68fb      	ldr	r3, [r7, #12]
    70ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    70ec:	b29a      	uxth	r2, r3
    70ee:	230a      	movs	r3, #10
    70f0:	18fb      	adds	r3, r7, r3
    70f2:	05d2      	lsls	r2, r2, #23
    70f4:	0dd2      	lsrs	r2, r2, #23
    70f6:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    70f8:	687b      	ldr	r3, [r7, #4]
    70fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    70fc:	220a      	movs	r2, #10
    70fe:	18ba      	adds	r2, r7, r2
    7100:	8812      	ldrh	r2, [r2, #0]
    7102:	b2d2      	uxtb	r2, r2
    7104:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    7106:	687b      	ldr	r3, [r7, #4]
    7108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    710a:	1c5a      	adds	r2, r3, #1
    710c:	687b      	ldr	r3, [r7, #4]
    710e:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7110:	687b      	ldr	r3, [r7, #4]
    7112:	799b      	ldrb	r3, [r3, #6]
    7114:	2b01      	cmp	r3, #1
    7116:	d10d      	bne.n	7134 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    7118:	687b      	ldr	r3, [r7, #4]
    711a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    711c:	220a      	movs	r2, #10
    711e:	18ba      	adds	r2, r7, r2
    7120:	8812      	ldrh	r2, [r2, #0]
    7122:	0a12      	lsrs	r2, r2, #8
    7124:	b292      	uxth	r2, r2
    7126:	b2d2      	uxtb	r2, r2
    7128:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    712a:	687b      	ldr	r3, [r7, #4]
    712c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    712e:	1c5a      	adds	r2, r3, #1
    7130:	687b      	ldr	r3, [r7, #4]
    7132:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    7134:	687b      	ldr	r3, [r7, #4]
    7136:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    7138:	b29b      	uxth	r3, r3
    713a:	3b01      	subs	r3, #1
    713c:	b29a      	uxth	r2, r3
    713e:	687b      	ldr	r3, [r7, #4]
    7140:	861a      	strh	r2, [r3, #48]	; 0x30
}
    7142:	46c0      	nop			; (mov r8, r8)
    7144:	46bd      	mov	sp, r7
    7146:	b004      	add	sp, #16
    7148:	bd80      	pop	{r7, pc}
	...

0000714c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    714c:	b580      	push	{r7, lr}
    714e:	b086      	sub	sp, #24
    7150:	af00      	add	r7, sp, #0
    7152:	0002      	movs	r2, r0
    7154:	1dfb      	adds	r3, r7, #7
    7156:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    7158:	1dfb      	adds	r3, r7, #7
    715a:	781a      	ldrb	r2, [r3, #0]
	struct spi_module *module
    715c:	4bb9      	ldr	r3, [pc, #740]	; (7444 <_spi_interrupt_handler+0x2f8>)
    715e:	0092      	lsls	r2, r2, #2
    7160:	58d3      	ldr	r3, [r2, r3]
    7162:	617b      	str	r3, [r7, #20]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    7164:	697b      	ldr	r3, [r7, #20]
    7166:	681b      	ldr	r3, [r3, #0]
    7168:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    716a:	697b      	ldr	r3, [r7, #20]
    716c:	2237      	movs	r2, #55	; 0x37
    716e:	5c9a      	ldrb	r2, [r3, r2]
    7170:	697b      	ldr	r3, [r7, #20]
    7172:	2136      	movs	r1, #54	; 0x36
    7174:	5c59      	ldrb	r1, [r3, r1]
	uint8_t callback_mask =
    7176:	230f      	movs	r3, #15
    7178:	18fb      	adds	r3, r7, r3
    717a:	400a      	ands	r2, r1
    717c:	701a      	strb	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    717e:	693b      	ldr	r3, [r7, #16]
    7180:	7e1b      	ldrb	r3, [r3, #24]
    7182:	b2da      	uxtb	r2, r3
    7184:	230c      	movs	r3, #12
    7186:	18fb      	adds	r3, r7, r3
    7188:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    718a:	693b      	ldr	r3, [r7, #16]
    718c:	7d9b      	ldrb	r3, [r3, #22]
    718e:	b2db      	uxtb	r3, r3
    7190:	b29a      	uxth	r2, r3
    7192:	230c      	movs	r3, #12
    7194:	18fb      	adds	r3, r7, r3
    7196:	210c      	movs	r1, #12
    7198:	1879      	adds	r1, r7, r1
    719a:	8809      	ldrh	r1, [r1, #0]
    719c:	400a      	ands	r2, r1
    719e:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    71a0:	230c      	movs	r3, #12
    71a2:	18fb      	adds	r3, r7, r3
    71a4:	881b      	ldrh	r3, [r3, #0]
    71a6:	2201      	movs	r2, #1
    71a8:	4013      	ands	r3, r2
    71aa:	d041      	beq.n	7230 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    71ac:	697b      	ldr	r3, [r7, #20]
    71ae:	795b      	ldrb	r3, [r3, #5]
    71b0:	2b01      	cmp	r3, #1
    71b2:	d110      	bne.n	71d6 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    71b4:	697b      	ldr	r3, [r7, #20]
    71b6:	7a5b      	ldrb	r3, [r3, #9]
    71b8:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    71ba:	2b00      	cmp	r3, #0
    71bc:	d10b      	bne.n	71d6 <_spi_interrupt_handler+0x8a>
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    71be:	697b      	ldr	r3, [r7, #20]
    71c0:	0018      	movs	r0, r3
    71c2:	4ba1      	ldr	r3, [pc, #644]	; (7448 <_spi_interrupt_handler+0x2fc>)
    71c4:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    71c6:	697b      	ldr	r3, [r7, #20]
    71c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    71ca:	b29b      	uxth	r3, r3
    71cc:	2b00      	cmp	r3, #0
    71ce:	d102      	bne.n	71d6 <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    71d0:	693b      	ldr	r3, [r7, #16]
    71d2:	2201      	movs	r2, #1
    71d4:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    71d6:	697b      	ldr	r3, [r7, #20]
    71d8:	795b      	ldrb	r3, [r3, #5]
		if (0
    71da:	2b01      	cmp	r3, #1
    71dc:	d104      	bne.n	71e8 <_spi_interrupt_handler+0x9c>
			(module->dir != SPI_DIRECTION_READ))
    71de:	697b      	ldr	r3, [r7, #20]
    71e0:	7a5b      	ldrb	r3, [r3, #9]
    71e2:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_MASTER) &&
    71e4:	2b00      	cmp	r3, #0
    71e6:	d108      	bne.n	71fa <_spi_interrupt_handler+0xae>
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    71e8:	697b      	ldr	r3, [r7, #20]
    71ea:	795b      	ldrb	r3, [r3, #5]
    71ec:	2b00      	cmp	r3, #0
    71ee:	d11f      	bne.n	7230 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
    71f0:	697b      	ldr	r3, [r7, #20]
    71f2:	7a5b      	ldrb	r3, [r3, #9]
    71f4:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_SLAVE) &&
    71f6:	2b00      	cmp	r3, #0
    71f8:	d01a      	beq.n	7230 <_spi_interrupt_handler+0xe4>
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    71fa:	697b      	ldr	r3, [r7, #20]
    71fc:	0018      	movs	r0, r3
    71fe:	4b93      	ldr	r3, [pc, #588]	; (744c <_spi_interrupt_handler+0x300>)
    7200:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    7202:	697b      	ldr	r3, [r7, #20]
    7204:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    7206:	b29b      	uxth	r3, r3
    7208:	2b00      	cmp	r3, #0
    720a:	d111      	bne.n	7230 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    720c:	693b      	ldr	r3, [r7, #16]
    720e:	2201      	movs	r2, #1
    7210:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    7212:	697b      	ldr	r3, [r7, #20]
    7214:	7a5b      	ldrb	r3, [r3, #9]
    7216:	b2db      	uxtb	r3, r3
    7218:	2b01      	cmp	r3, #1
    721a:	d109      	bne.n	7230 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
    721c:	697b      	ldr	r3, [r7, #20]
    721e:	79db      	ldrb	r3, [r3, #7]
    7220:	2201      	movs	r2, #1
    7222:	4053      	eors	r3, r2
    7224:	b2db      	uxtb	r3, r3
				if (module->dir == SPI_DIRECTION_WRITE &&
    7226:	2b00      	cmp	r3, #0
    7228:	d002      	beq.n	7230 <_spi_interrupt_handler+0xe4>
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    722a:	693b      	ldr	r3, [r7, #16]
    722c:	2202      	movs	r2, #2
    722e:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    7230:	230c      	movs	r3, #12
    7232:	18fb      	adds	r3, r7, r3
    7234:	881b      	ldrh	r3, [r3, #0]
    7236:	2204      	movs	r2, #4
    7238:	4013      	ands	r3, r2
    723a:	d100      	bne.n	723e <_spi_interrupt_handler+0xf2>
    723c:	e07e      	b.n	733c <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    723e:	693b      	ldr	r3, [r7, #16]
    7240:	8b5b      	ldrh	r3, [r3, #26]
    7242:	b29b      	uxth	r3, r3
    7244:	001a      	movs	r2, r3
    7246:	2304      	movs	r3, #4
    7248:	4013      	ands	r3, r2
    724a:	d022      	beq.n	7292 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
    724c:	697b      	ldr	r3, [r7, #20]
    724e:	7a5b      	ldrb	r3, [r3, #9]
    7250:	b2db      	uxtb	r3, r3
    7252:	2b01      	cmp	r3, #1
    7254:	d014      	beq.n	7280 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    7256:	697b      	ldr	r3, [r7, #20]
    7258:	2238      	movs	r2, #56	; 0x38
    725a:	211e      	movs	r1, #30
    725c:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    725e:	697b      	ldr	r3, [r7, #20]
    7260:	2203      	movs	r2, #3
    7262:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    7264:	693b      	ldr	r3, [r7, #16]
    7266:	2205      	movs	r2, #5
    7268:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    726a:	230f      	movs	r3, #15
    726c:	18fb      	adds	r3, r7, r3
    726e:	781b      	ldrb	r3, [r3, #0]
    7270:	2208      	movs	r2, #8
    7272:	4013      	ands	r3, r2
    7274:	d004      	beq.n	7280 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    7276:	697b      	ldr	r3, [r7, #20]
    7278:	699b      	ldr	r3, [r3, #24]
    727a:	697a      	ldr	r2, [r7, #20]
    727c:	0010      	movs	r0, r2
    727e:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    7280:	693b      	ldr	r3, [r7, #16]
    7282:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7284:	230a      	movs	r3, #10
    7286:	18fb      	adds	r3, r7, r3
    7288:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    728a:	693b      	ldr	r3, [r7, #16]
    728c:	2204      	movs	r2, #4
    728e:	835a      	strh	r2, [r3, #26]
    7290:	e054      	b.n	733c <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    7292:	697b      	ldr	r3, [r7, #20]
    7294:	7a5b      	ldrb	r3, [r3, #9]
    7296:	b2db      	uxtb	r3, r3
    7298:	2b01      	cmp	r3, #1
    729a:	d11e      	bne.n	72da <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    729c:	697b      	ldr	r3, [r7, #20]
    729e:	0018      	movs	r0, r3
    72a0:	4b6b      	ldr	r3, [pc, #428]	; (7450 <_spi_interrupt_handler+0x304>)
    72a2:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    72a4:	697b      	ldr	r3, [r7, #20]
    72a6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    72a8:	b29b      	uxth	r3, r3
    72aa:	2b00      	cmp	r3, #0
    72ac:	d146      	bne.n	733c <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    72ae:	693b      	ldr	r3, [r7, #16]
    72b0:	2204      	movs	r2, #4
    72b2:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    72b4:	697b      	ldr	r3, [r7, #20]
    72b6:	2238      	movs	r2, #56	; 0x38
    72b8:	2100      	movs	r1, #0
    72ba:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    72bc:	697b      	ldr	r3, [r7, #20]
    72be:	2203      	movs	r2, #3
    72c0:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    72c2:	230f      	movs	r3, #15
    72c4:	18fb      	adds	r3, r7, r3
    72c6:	781b      	ldrb	r3, [r3, #0]
    72c8:	2201      	movs	r2, #1
    72ca:	4013      	ands	r3, r2
    72cc:	d036      	beq.n	733c <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    72ce:	697b      	ldr	r3, [r7, #20]
    72d0:	68db      	ldr	r3, [r3, #12]
    72d2:	697a      	ldr	r2, [r7, #20]
    72d4:	0010      	movs	r0, r2
    72d6:	4798      	blx	r3
    72d8:	e030      	b.n	733c <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    72da:	697b      	ldr	r3, [r7, #20]
    72dc:	0018      	movs	r0, r3
    72de:	4b5d      	ldr	r3, [pc, #372]	; (7454 <_spi_interrupt_handler+0x308>)
    72e0:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    72e2:	697b      	ldr	r3, [r7, #20]
    72e4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    72e6:	b29b      	uxth	r3, r3
    72e8:	2b00      	cmp	r3, #0
    72ea:	d127      	bne.n	733c <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
    72ec:	697b      	ldr	r3, [r7, #20]
    72ee:	2238      	movs	r2, #56	; 0x38
    72f0:	2100      	movs	r1, #0
    72f2:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    72f4:	693b      	ldr	r3, [r7, #16]
    72f6:	2204      	movs	r2, #4
    72f8:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    72fa:	697b      	ldr	r3, [r7, #20]
    72fc:	7a5b      	ldrb	r3, [r3, #9]
    72fe:	b2db      	uxtb	r3, r3
    7300:	2b02      	cmp	r3, #2
    7302:	d10b      	bne.n	731c <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    7304:	230f      	movs	r3, #15
    7306:	18fb      	adds	r3, r7, r3
    7308:	781b      	ldrb	r3, [r3, #0]
    730a:	2204      	movs	r2, #4
    730c:	4013      	ands	r3, r2
    730e:	d015      	beq.n	733c <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    7310:	697b      	ldr	r3, [r7, #20]
    7312:	695b      	ldr	r3, [r3, #20]
    7314:	697a      	ldr	r2, [r7, #20]
    7316:	0010      	movs	r0, r2
    7318:	4798      	blx	r3
    731a:	e00f      	b.n	733c <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    731c:	697b      	ldr	r3, [r7, #20]
    731e:	7a5b      	ldrb	r3, [r3, #9]
    7320:	b2db      	uxtb	r3, r3
    7322:	2b00      	cmp	r3, #0
    7324:	d10a      	bne.n	733c <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    7326:	230f      	movs	r3, #15
    7328:	18fb      	adds	r3, r7, r3
    732a:	781b      	ldrb	r3, [r3, #0]
    732c:	2202      	movs	r2, #2
    732e:	4013      	ands	r3, r2
    7330:	d004      	beq.n	733c <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    7332:	697b      	ldr	r3, [r7, #20]
    7334:	691b      	ldr	r3, [r3, #16]
    7336:	697a      	ldr	r2, [r7, #20]
    7338:	0010      	movs	r0, r2
    733a:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    733c:	230c      	movs	r3, #12
    733e:	18fb      	adds	r3, r7, r3
    7340:	881b      	ldrh	r3, [r3, #0]
    7342:	2202      	movs	r2, #2
    7344:	4013      	ands	r3, r2
    7346:	d046      	beq.n	73d6 <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    7348:	697b      	ldr	r3, [r7, #20]
    734a:	795b      	ldrb	r3, [r3, #5]
    734c:	2b00      	cmp	r3, #0
    734e:	d11d      	bne.n	738c <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    7350:	693b      	ldr	r3, [r7, #16]
    7352:	2207      	movs	r2, #7
    7354:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    7356:	693b      	ldr	r3, [r7, #16]
    7358:	2202      	movs	r2, #2
    735a:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    735c:	697b      	ldr	r3, [r7, #20]
    735e:	2203      	movs	r2, #3
    7360:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
    7362:	697b      	ldr	r3, [r7, #20]
    7364:	2200      	movs	r2, #0
    7366:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    7368:	697b      	ldr	r3, [r7, #20]
    736a:	2200      	movs	r2, #0
    736c:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
    736e:	697b      	ldr	r3, [r7, #20]
    7370:	2238      	movs	r2, #56	; 0x38
    7372:	2100      	movs	r1, #0
    7374:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
    7376:	230f      	movs	r3, #15
    7378:	18fb      	adds	r3, r7, r3
    737a:	781b      	ldrb	r3, [r3, #0]
    737c:	2210      	movs	r2, #16
    737e:	4013      	ands	r3, r2
    7380:	d004      	beq.n	738c <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    7382:	697b      	ldr	r3, [r7, #20]
    7384:	69db      	ldr	r3, [r3, #28]
    7386:	697a      	ldr	r2, [r7, #20]
    7388:	0010      	movs	r0, r2
    738a:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    738c:	697b      	ldr	r3, [r7, #20]
    738e:	795b      	ldrb	r3, [r3, #5]
    7390:	2b01      	cmp	r3, #1
    7392:	d120      	bne.n	73d6 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    7394:	697b      	ldr	r3, [r7, #20]
    7396:	7a5b      	ldrb	r3, [r3, #9]
    7398:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    739a:	2b01      	cmp	r3, #1
    739c:	d11b      	bne.n	73d6 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    739e:	697b      	ldr	r3, [r7, #20]
    73a0:	79db      	ldrb	r3, [r3, #7]
    73a2:	2201      	movs	r2, #1
    73a4:	4053      	eors	r3, r2
    73a6:	b2db      	uxtb	r3, r3
    73a8:	2b00      	cmp	r3, #0
    73aa:	d014      	beq.n	73d6 <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    73ac:	693b      	ldr	r3, [r7, #16]
    73ae:	2202      	movs	r2, #2
    73b0:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    73b2:	697b      	ldr	r3, [r7, #20]
    73b4:	2203      	movs	r2, #3
    73b6:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    73b8:	697b      	ldr	r3, [r7, #20]
    73ba:	2238      	movs	r2, #56	; 0x38
    73bc:	2100      	movs	r1, #0
    73be:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    73c0:	230f      	movs	r3, #15
    73c2:	18fb      	adds	r3, r7, r3
    73c4:	781b      	ldrb	r3, [r3, #0]
    73c6:	2201      	movs	r2, #1
    73c8:	4013      	ands	r3, r2
    73ca:	d004      	beq.n	73d6 <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    73cc:	697b      	ldr	r3, [r7, #20]
    73ce:	68db      	ldr	r3, [r3, #12]
    73d0:	697a      	ldr	r2, [r7, #20]
    73d2:	0010      	movs	r0, r2
    73d4:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    73d6:	230c      	movs	r3, #12
    73d8:	18fb      	adds	r3, r7, r3
    73da:	881b      	ldrh	r3, [r3, #0]
    73dc:	2208      	movs	r2, #8
    73de:	4013      	ands	r3, r2
    73e0:	d014      	beq.n	740c <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
    73e2:	697b      	ldr	r3, [r7, #20]
    73e4:	795b      	ldrb	r3, [r3, #5]
    73e6:	2b00      	cmp	r3, #0
    73e8:	d110      	bne.n	740c <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    73ea:	693b      	ldr	r3, [r7, #16]
    73ec:	2208      	movs	r2, #8
    73ee:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    73f0:	693b      	ldr	r3, [r7, #16]
    73f2:	2208      	movs	r2, #8
    73f4:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    73f6:	230f      	movs	r3, #15
    73f8:	18fb      	adds	r3, r7, r3
    73fa:	781b      	ldrb	r3, [r3, #0]
    73fc:	2220      	movs	r2, #32
    73fe:	4013      	ands	r3, r2
    7400:	d004      	beq.n	740c <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    7402:	697b      	ldr	r3, [r7, #20]
    7404:	6a1b      	ldr	r3, [r3, #32]
    7406:	697a      	ldr	r2, [r7, #20]
    7408:	0010      	movs	r0, r2
    740a:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    740c:	230c      	movs	r3, #12
    740e:	18fb      	adds	r3, r7, r3
    7410:	881b      	ldrh	r3, [r3, #0]
    7412:	2280      	movs	r2, #128	; 0x80
    7414:	4013      	ands	r3, r2
    7416:	d010      	beq.n	743a <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    7418:	693b      	ldr	r3, [r7, #16]
    741a:	2280      	movs	r2, #128	; 0x80
    741c:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    741e:	693b      	ldr	r3, [r7, #16]
    7420:	2280      	movs	r2, #128	; 0x80
    7422:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    7424:	230f      	movs	r3, #15
    7426:	18fb      	adds	r3, r7, r3
    7428:	781b      	ldrb	r3, [r3, #0]
    742a:	2240      	movs	r2, #64	; 0x40
    742c:	4013      	ands	r3, r2
    742e:	d004      	beq.n	743a <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    7430:	697b      	ldr	r3, [r7, #20]
    7432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7434:	697a      	ldr	r2, [r7, #20]
    7436:	0010      	movs	r0, r2
    7438:	4798      	blx	r3
		}
	}
#  endif
}
    743a:	46c0      	nop			; (mov r8, r8)
    743c:	46bd      	mov	sp, r7
    743e:	b006      	add	sp, #24
    7440:	bd80      	pop	{r7, pc}
    7442:	46c0      	nop			; (mov r8, r8)
    7444:	2000055c 	.word	0x2000055c
    7448:	00007071 	.word	0x00007071
    744c:	00006ff5 	.word	0x00006ff5
    7450:	000070a5 	.word	0x000070a5
    7454:	000070db 	.word	0x000070db

00007458 <system_gclk_chan_get_config_defaults>:
{
    7458:	b580      	push	{r7, lr}
    745a:	b082      	sub	sp, #8
    745c:	af00      	add	r7, sp, #0
    745e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    7460:	687b      	ldr	r3, [r7, #4]
    7462:	2200      	movs	r2, #0
    7464:	701a      	strb	r2, [r3, #0]
}
    7466:	46c0      	nop			; (mov r8, r8)
    7468:	46bd      	mov	sp, r7
    746a:	b002      	add	sp, #8
    746c:	bd80      	pop	{r7, pc}

0000746e <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    746e:	b5f0      	push	{r4, r5, r6, r7, lr}
    7470:	b08d      	sub	sp, #52	; 0x34
    7472:	af00      	add	r7, sp, #0
    7474:	60b8      	str	r0, [r7, #8]
    7476:	60f9      	str	r1, [r7, #12]
    7478:	603a      	str	r2, [r7, #0]
    747a:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    747c:	2300      	movs	r3, #0
    747e:	2400      	movs	r4, #0
    7480:	623b      	str	r3, [r7, #32]
    7482:	627c      	str	r4, [r7, #36]	; 0x24
    7484:	2300      	movs	r3, #0
    7486:	2400      	movs	r4, #0
    7488:	61bb      	str	r3, [r7, #24]
    748a:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    748c:	233f      	movs	r3, #63	; 0x3f
    748e:	62fb      	str	r3, [r7, #44]	; 0x2c
    7490:	e053      	b.n	753a <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    7492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7494:	3b20      	subs	r3, #32
    7496:	2b00      	cmp	r3, #0
    7498:	db04      	blt.n	74a4 <long_division+0x36>
    749a:	2201      	movs	r2, #1
    749c:	409a      	lsls	r2, r3
    749e:	0013      	movs	r3, r2
    74a0:	617b      	str	r3, [r7, #20]
    74a2:	e00b      	b.n	74bc <long_division+0x4e>
    74a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    74a6:	2220      	movs	r2, #32
    74a8:	1ad3      	subs	r3, r2, r3
    74aa:	2201      	movs	r2, #1
    74ac:	40da      	lsrs	r2, r3
    74ae:	0013      	movs	r3, r2
    74b0:	2100      	movs	r1, #0
    74b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    74b4:	4091      	lsls	r1, r2
    74b6:	000a      	movs	r2, r1
    74b8:	4313      	orrs	r3, r2
    74ba:	617b      	str	r3, [r7, #20]
    74bc:	2201      	movs	r2, #1
    74be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    74c0:	409a      	lsls	r2, r3
    74c2:	0013      	movs	r3, r2
    74c4:	613b      	str	r3, [r7, #16]

		r = r << 1;
    74c6:	69bb      	ldr	r3, [r7, #24]
    74c8:	69fc      	ldr	r4, [r7, #28]
    74ca:	18db      	adds	r3, r3, r3
    74cc:	4164      	adcs	r4, r4
    74ce:	61bb      	str	r3, [r7, #24]
    74d0:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    74d2:	68bb      	ldr	r3, [r7, #8]
    74d4:	693a      	ldr	r2, [r7, #16]
    74d6:	401a      	ands	r2, r3
    74d8:	0015      	movs	r5, r2
    74da:	68fb      	ldr	r3, [r7, #12]
    74dc:	697a      	ldr	r2, [r7, #20]
    74de:	401a      	ands	r2, r3
    74e0:	0016      	movs	r6, r2
    74e2:	002b      	movs	r3, r5
    74e4:	4333      	orrs	r3, r6
    74e6:	d007      	beq.n	74f8 <long_division+0x8a>
			r |= 0x01;
    74e8:	69bb      	ldr	r3, [r7, #24]
    74ea:	2201      	movs	r2, #1
    74ec:	4313      	orrs	r3, r2
    74ee:	61bb      	str	r3, [r7, #24]
    74f0:	69fb      	ldr	r3, [r7, #28]
    74f2:	2200      	movs	r2, #0
    74f4:	4313      	orrs	r3, r2
    74f6:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    74f8:	687a      	ldr	r2, [r7, #4]
    74fa:	69fb      	ldr	r3, [r7, #28]
    74fc:	429a      	cmp	r2, r3
    74fe:	d819      	bhi.n	7534 <long_division+0xc6>
    7500:	687a      	ldr	r2, [r7, #4]
    7502:	69fb      	ldr	r3, [r7, #28]
    7504:	429a      	cmp	r2, r3
    7506:	d103      	bne.n	7510 <long_division+0xa2>
    7508:	683a      	ldr	r2, [r7, #0]
    750a:	69bb      	ldr	r3, [r7, #24]
    750c:	429a      	cmp	r2, r3
    750e:	d811      	bhi.n	7534 <long_division+0xc6>
			r = r - d;
    7510:	69b9      	ldr	r1, [r7, #24]
    7512:	69fa      	ldr	r2, [r7, #28]
    7514:	683b      	ldr	r3, [r7, #0]
    7516:	687c      	ldr	r4, [r7, #4]
    7518:	1ac9      	subs	r1, r1, r3
    751a:	41a2      	sbcs	r2, r4
    751c:	000b      	movs	r3, r1
    751e:	0014      	movs	r4, r2
    7520:	61bb      	str	r3, [r7, #24]
    7522:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    7524:	6a3a      	ldr	r2, [r7, #32]
    7526:	693b      	ldr	r3, [r7, #16]
    7528:	4313      	orrs	r3, r2
    752a:	623b      	str	r3, [r7, #32]
    752c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    752e:	697b      	ldr	r3, [r7, #20]
    7530:	4313      	orrs	r3, r2
    7532:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    7534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7536:	3b01      	subs	r3, #1
    7538:	62fb      	str	r3, [r7, #44]	; 0x2c
    753a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    753c:	2b00      	cmp	r3, #0
    753e:	daa8      	bge.n	7492 <long_division+0x24>
		}
	}

	return q;
    7540:	6a3b      	ldr	r3, [r7, #32]
    7542:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    7544:	0018      	movs	r0, r3
    7546:	0021      	movs	r1, r4
    7548:	46bd      	mov	sp, r7
    754a:	b00d      	add	sp, #52	; 0x34
    754c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000754e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    754e:	b580      	push	{r7, lr}
    7550:	b086      	sub	sp, #24
    7552:	af00      	add	r7, sp, #0
    7554:	60f8      	str	r0, [r7, #12]
    7556:	60b9      	str	r1, [r7, #8]
    7558:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    755a:	2316      	movs	r3, #22
    755c:	18fb      	adds	r3, r7, r3
    755e:	2200      	movs	r2, #0
    7560:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    7562:	68bb      	ldr	r3, [r7, #8]
    7564:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    7566:	68bb      	ldr	r3, [r7, #8]
    7568:	085a      	lsrs	r2, r3, #1
    756a:	68fb      	ldr	r3, [r7, #12]
    756c:	429a      	cmp	r2, r3
    756e:	d201      	bcs.n	7574 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7570:	2340      	movs	r3, #64	; 0x40
    7572:	e026      	b.n	75c2 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    7574:	68bb      	ldr	r3, [r7, #8]
    7576:	085b      	lsrs	r3, r3, #1
    7578:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    757a:	e00a      	b.n	7592 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    757c:	693a      	ldr	r2, [r7, #16]
    757e:	68fb      	ldr	r3, [r7, #12]
    7580:	1ad3      	subs	r3, r2, r3
    7582:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    7584:	2316      	movs	r3, #22
    7586:	18fb      	adds	r3, r7, r3
    7588:	881a      	ldrh	r2, [r3, #0]
    758a:	2316      	movs	r3, #22
    758c:	18fb      	adds	r3, r7, r3
    758e:	3201      	adds	r2, #1
    7590:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    7592:	693a      	ldr	r2, [r7, #16]
    7594:	68fb      	ldr	r3, [r7, #12]
    7596:	429a      	cmp	r2, r3
    7598:	d2f0      	bcs.n	757c <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    759a:	2316      	movs	r3, #22
    759c:	18fb      	adds	r3, r7, r3
    759e:	2216      	movs	r2, #22
    75a0:	18ba      	adds	r2, r7, r2
    75a2:	8812      	ldrh	r2, [r2, #0]
    75a4:	3a01      	subs	r2, #1
    75a6:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    75a8:	2316      	movs	r3, #22
    75aa:	18fb      	adds	r3, r7, r3
    75ac:	881b      	ldrh	r3, [r3, #0]
    75ae:	2bff      	cmp	r3, #255	; 0xff
    75b0:	d901      	bls.n	75b6 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    75b2:	2340      	movs	r3, #64	; 0x40
    75b4:	e005      	b.n	75c2 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    75b6:	687b      	ldr	r3, [r7, #4]
    75b8:	2216      	movs	r2, #22
    75ba:	18ba      	adds	r2, r7, r2
    75bc:	8812      	ldrh	r2, [r2, #0]
    75be:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    75c0:	2300      	movs	r3, #0
	}
}
    75c2:	0018      	movs	r0, r3
    75c4:	46bd      	mov	sp, r7
    75c6:	b006      	add	sp, #24
    75c8:	bd80      	pop	{r7, pc}
	...

000075cc <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    75cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    75ce:	b09d      	sub	sp, #116	; 0x74
    75d0:	af00      	add	r7, sp, #0
    75d2:	63f8      	str	r0, [r7, #60]	; 0x3c
    75d4:	63b9      	str	r1, [r7, #56]	; 0x38
    75d6:	637a      	str	r2, [r7, #52]	; 0x34
    75d8:	2233      	movs	r2, #51	; 0x33
    75da:	18ba      	adds	r2, r7, r2
    75dc:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    75de:	2300      	movs	r3, #0
    75e0:	2400      	movs	r4, #0
    75e2:	65bb      	str	r3, [r7, #88]	; 0x58
    75e4:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
    75e6:	2300      	movs	r3, #0
    75e8:	2400      	movs	r4, #0
    75ea:	653b      	str	r3, [r7, #80]	; 0x50
    75ec:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
    75ee:	2300      	movs	r3, #0
    75f0:	2400      	movs	r4, #0
    75f2:	66bb      	str	r3, [r7, #104]	; 0x68
    75f4:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    75f6:	2300      	movs	r3, #0
    75f8:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    75fa:	2358      	movs	r3, #88	; 0x58
    75fc:	2230      	movs	r2, #48	; 0x30
    75fe:	4694      	mov	ip, r2
    7600:	44bc      	add	ip, r7
    7602:	4463      	add	r3, ip
    7604:	781a      	ldrb	r2, [r3, #0]
    7606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    7608:	435a      	muls	r2, r3
    760a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    760c:	429a      	cmp	r2, r3
    760e:	d901      	bls.n	7614 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7610:	2340      	movs	r3, #64	; 0x40
    7612:	e0c6      	b.n	77a2 <_sercom_get_async_baud_val+0x1d6>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    7614:	2333      	movs	r3, #51	; 0x33
    7616:	18fb      	adds	r3, r7, r3
    7618:	781b      	ldrb	r3, [r3, #0]
    761a:	2b00      	cmp	r3, #0
    761c:	d13d      	bne.n	769a <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    761e:	2358      	movs	r3, #88	; 0x58
    7620:	2230      	movs	r2, #48	; 0x30
    7622:	4694      	mov	ip, r2
    7624:	44bc      	add	ip, r7
    7626:	4463      	add	r3, ip
    7628:	781b      	ldrb	r3, [r3, #0]
    762a:	b2db      	uxtb	r3, r3
    762c:	613b      	str	r3, [r7, #16]
    762e:	2300      	movs	r3, #0
    7630:	617b      	str	r3, [r7, #20]
    7632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    7634:	60bb      	str	r3, [r7, #8]
    7636:	2300      	movs	r3, #0
    7638:	60fb      	str	r3, [r7, #12]
    763a:	4c5c      	ldr	r4, [pc, #368]	; (77ac <_sercom_get_async_baud_val+0x1e0>)
    763c:	68ba      	ldr	r2, [r7, #8]
    763e:	68fb      	ldr	r3, [r7, #12]
    7640:	6938      	ldr	r0, [r7, #16]
    7642:	6979      	ldr	r1, [r7, #20]
    7644:	47a0      	blx	r4
    7646:	0003      	movs	r3, r0
    7648:	000c      	movs	r4, r1
    764a:	001b      	movs	r3, r3
    764c:	64fb      	str	r3, [r7, #76]	; 0x4c
    764e:	2300      	movs	r3, #0
    7650:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
    7652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7654:	603b      	str	r3, [r7, #0]
    7656:	2300      	movs	r3, #0
    7658:	607b      	str	r3, [r7, #4]
    765a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    765c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    765e:	683a      	ldr	r2, [r7, #0]
    7660:	687b      	ldr	r3, [r7, #4]
    7662:	4c53      	ldr	r4, [pc, #332]	; (77b0 <_sercom_get_async_baud_val+0x1e4>)
    7664:	47a0      	blx	r4
    7666:	0003      	movs	r3, r0
    7668:	000c      	movs	r4, r1
    766a:	65bb      	str	r3, [r7, #88]	; 0x58
    766c:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
    766e:	2100      	movs	r1, #0
    7670:	2201      	movs	r2, #1
    7672:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    7674:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    7676:	1ac9      	subs	r1, r1, r3
    7678:	41a2      	sbcs	r2, r4
    767a:	000b      	movs	r3, r1
    767c:	0014      	movs	r4, r2
    767e:	653b      	str	r3, [r7, #80]	; 0x50
    7680:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
    7682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    7684:	0c1b      	lsrs	r3, r3, #16
    7686:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    7688:	0416      	lsls	r6, r2, #16
    768a:	431e      	orrs	r6, r3
    768c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    768e:	041d      	lsls	r5, r3, #16
    7690:	0033      	movs	r3, r6
    7692:	66bb      	str	r3, [r7, #104]	; 0x68
    7694:	2300      	movs	r3, #0
    7696:	66fb      	str	r3, [r7, #108]	; 0x6c
    7698:	e07d      	b.n	7796 <_sercom_get_async_baud_val+0x1ca>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    769a:	2333      	movs	r3, #51	; 0x33
    769c:	18fb      	adds	r3, r7, r3
    769e:	781b      	ldrb	r3, [r3, #0]
    76a0:	2b01      	cmp	r3, #1
    76a2:	d000      	beq.n	76a6 <_sercom_get_async_baud_val+0xda>
    76a4:	e077      	b.n	7796 <_sercom_get_async_baud_val+0x1ca>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    76a6:	2337      	movs	r3, #55	; 0x37
    76a8:	2230      	movs	r2, #48	; 0x30
    76aa:	4694      	mov	ip, r2
    76ac:	44bc      	add	ip, r7
    76ae:	4463      	add	r3, ip
    76b0:	2200      	movs	r2, #0
    76b2:	701a      	strb	r2, [r3, #0]
    76b4:	e04e      	b.n	7754 <_sercom_get_async_baud_val+0x188>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    76b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    76b8:	62bb      	str	r3, [r7, #40]	; 0x28
    76ba:	2300      	movs	r3, #0
    76bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    76be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    76c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    76c2:	0003      	movs	r3, r0
    76c4:	0f5b      	lsrs	r3, r3, #29
    76c6:	000a      	movs	r2, r1
    76c8:	00d2      	lsls	r2, r2, #3
    76ca:	4313      	orrs	r3, r2
    76cc:	64fb      	str	r3, [r7, #76]	; 0x4c
    76ce:	0003      	movs	r3, r0
    76d0:	00db      	lsls	r3, r3, #3
    76d2:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
    76d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    76d6:	623b      	str	r3, [r7, #32]
    76d8:	2300      	movs	r3, #0
    76da:	627b      	str	r3, [r7, #36]	; 0x24
    76dc:	2358      	movs	r3, #88	; 0x58
    76de:	2230      	movs	r2, #48	; 0x30
    76e0:	4694      	mov	ip, r2
    76e2:	44bc      	add	ip, r7
    76e4:	4463      	add	r3, ip
    76e6:	781b      	ldrb	r3, [r3, #0]
    76e8:	b2db      	uxtb	r3, r3
    76ea:	61bb      	str	r3, [r7, #24]
    76ec:	2300      	movs	r3, #0
    76ee:	61fb      	str	r3, [r7, #28]
    76f0:	4c2e      	ldr	r4, [pc, #184]	; (77ac <_sercom_get_async_baud_val+0x1e0>)
    76f2:	69ba      	ldr	r2, [r7, #24]
    76f4:	69fb      	ldr	r3, [r7, #28]
    76f6:	6a38      	ldr	r0, [r7, #32]
    76f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
    76fa:	47a0      	blx	r4
    76fc:	0003      	movs	r3, r0
    76fe:	000c      	movs	r4, r1
    7700:	643b      	str	r3, [r7, #64]	; 0x40
    7702:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
    7704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    7706:	6c7c      	ldr	r4, [r7, #68]	; 0x44
    7708:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    770a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    770c:	001a      	movs	r2, r3
    770e:	0023      	movs	r3, r4
    7710:	4c27      	ldr	r4, [pc, #156]	; (77b0 <_sercom_get_async_baud_val+0x1e4>)
    7712:	47a0      	blx	r4
    7714:	0003      	movs	r3, r0
    7716:	000c      	movs	r4, r1
    7718:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
    771a:	2337      	movs	r3, #55	; 0x37
    771c:	2230      	movs	r2, #48	; 0x30
    771e:	4694      	mov	ip, r2
    7720:	44bc      	add	ip, r7
    7722:	4463      	add	r3, ip
    7724:	781b      	ldrb	r3, [r3, #0]
    7726:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    7728:	1ad3      	subs	r3, r2, r3
    772a:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
    772c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    772e:	08db      	lsrs	r3, r3, #3
    7730:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
    7732:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    7734:	4a1f      	ldr	r2, [pc, #124]	; (77b4 <_sercom_get_async_baud_val+0x1e8>)
    7736:	4293      	cmp	r3, r2
    7738:	d915      	bls.n	7766 <_sercom_get_async_baud_val+0x19a>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    773a:	2337      	movs	r3, #55	; 0x37
    773c:	2230      	movs	r2, #48	; 0x30
    773e:	4694      	mov	ip, r2
    7740:	44bc      	add	ip, r7
    7742:	4463      	add	r3, ip
    7744:	781a      	ldrb	r2, [r3, #0]
    7746:	2337      	movs	r3, #55	; 0x37
    7748:	2130      	movs	r1, #48	; 0x30
    774a:	468c      	mov	ip, r1
    774c:	44bc      	add	ip, r7
    774e:	4463      	add	r3, ip
    7750:	3201      	adds	r2, #1
    7752:	701a      	strb	r2, [r3, #0]
    7754:	2337      	movs	r3, #55	; 0x37
    7756:	2230      	movs	r2, #48	; 0x30
    7758:	4694      	mov	ip, r2
    775a:	44bc      	add	ip, r7
    775c:	4463      	add	r3, ip
    775e:	781b      	ldrb	r3, [r3, #0]
    7760:	2b07      	cmp	r3, #7
    7762:	d9a8      	bls.n	76b6 <_sercom_get_async_baud_val+0xea>
    7764:	e000      	b.n	7768 <_sercom_get_async_baud_val+0x19c>
				break;
    7766:	46c0      	nop			; (mov r8, r8)
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    7768:	2337      	movs	r3, #55	; 0x37
    776a:	2230      	movs	r2, #48	; 0x30
    776c:	4694      	mov	ip, r2
    776e:	44bc      	add	ip, r7
    7770:	4463      	add	r3, ip
    7772:	781b      	ldrb	r3, [r3, #0]
    7774:	2b08      	cmp	r3, #8
    7776:	d101      	bne.n	777c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7778:	2340      	movs	r3, #64	; 0x40
    777a:	e012      	b.n	77a2 <_sercom_get_async_baud_val+0x1d6>
		}
		baud_calculated = baud_int | (baud_fp << 13);
    777c:	2337      	movs	r3, #55	; 0x37
    777e:	2230      	movs	r2, #48	; 0x30
    7780:	4694      	mov	ip, r2
    7782:	44bc      	add	ip, r7
    7784:	4463      	add	r3, ip
    7786:	781b      	ldrb	r3, [r3, #0]
    7788:	035b      	lsls	r3, r3, #13
    778a:	001a      	movs	r2, r3
    778c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    778e:	4313      	orrs	r3, r2
    7790:	66bb      	str	r3, [r7, #104]	; 0x68
    7792:	2300      	movs	r3, #0
    7794:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
    7796:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    7798:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    779a:	b29a      	uxth	r2, r3
    779c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    779e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    77a0:	2300      	movs	r3, #0
}
    77a2:	0018      	movs	r0, r3
    77a4:	46bd      	mov	sp, r7
    77a6:	b01d      	add	sp, #116	; 0x74
    77a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    77aa:	46c0      	nop			; (mov r8, r8)
    77ac:	00019da1 	.word	0x00019da1
    77b0:	0000746f 	.word	0x0000746f
    77b4:	00001fff 	.word	0x00001fff

000077b8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    77b8:	b580      	push	{r7, lr}
    77ba:	b084      	sub	sp, #16
    77bc:	af00      	add	r7, sp, #0
    77be:	0002      	movs	r2, r0
    77c0:	1dfb      	adds	r3, r7, #7
    77c2:	701a      	strb	r2, [r3, #0]
    77c4:	1dbb      	adds	r3, r7, #6
    77c6:	1c0a      	adds	r2, r1, #0
    77c8:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    77ca:	4b1a      	ldr	r3, [pc, #104]	; (7834 <sercom_set_gclk_generator+0x7c>)
    77cc:	781b      	ldrb	r3, [r3, #0]
    77ce:	2201      	movs	r2, #1
    77d0:	4053      	eors	r3, r2
    77d2:	b2db      	uxtb	r3, r3
    77d4:	2b00      	cmp	r3, #0
    77d6:	d103      	bne.n	77e0 <sercom_set_gclk_generator+0x28>
    77d8:	1dbb      	adds	r3, r7, #6
    77da:	781b      	ldrb	r3, [r3, #0]
    77dc:	2b00      	cmp	r3, #0
    77de:	d01b      	beq.n	7818 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    77e0:	230c      	movs	r3, #12
    77e2:	18fb      	adds	r3, r7, r3
    77e4:	0018      	movs	r0, r3
    77e6:	4b14      	ldr	r3, [pc, #80]	; (7838 <sercom_set_gclk_generator+0x80>)
    77e8:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    77ea:	230c      	movs	r3, #12
    77ec:	18fb      	adds	r3, r7, r3
    77ee:	1dfa      	adds	r2, r7, #7
    77f0:	7812      	ldrb	r2, [r2, #0]
    77f2:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    77f4:	230c      	movs	r3, #12
    77f6:	18fb      	adds	r3, r7, r3
    77f8:	0019      	movs	r1, r3
    77fa:	2013      	movs	r0, #19
    77fc:	4b0f      	ldr	r3, [pc, #60]	; (783c <sercom_set_gclk_generator+0x84>)
    77fe:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    7800:	2013      	movs	r0, #19
    7802:	4b0f      	ldr	r3, [pc, #60]	; (7840 <sercom_set_gclk_generator+0x88>)
    7804:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    7806:	4b0b      	ldr	r3, [pc, #44]	; (7834 <sercom_set_gclk_generator+0x7c>)
    7808:	1dfa      	adds	r2, r7, #7
    780a:	7812      	ldrb	r2, [r2, #0]
    780c:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    780e:	4b09      	ldr	r3, [pc, #36]	; (7834 <sercom_set_gclk_generator+0x7c>)
    7810:	2201      	movs	r2, #1
    7812:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    7814:	2300      	movs	r3, #0
    7816:	e008      	b.n	782a <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    7818:	4b06      	ldr	r3, [pc, #24]	; (7834 <sercom_set_gclk_generator+0x7c>)
    781a:	785b      	ldrb	r3, [r3, #1]
    781c:	1dfa      	adds	r2, r7, #7
    781e:	7812      	ldrb	r2, [r2, #0]
    7820:	429a      	cmp	r2, r3
    7822:	d101      	bne.n	7828 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    7824:	2300      	movs	r3, #0
    7826:	e000      	b.n	782a <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    7828:	231d      	movs	r3, #29
}
    782a:	0018      	movs	r0, r3
    782c:	46bd      	mov	sp, r7
    782e:	b004      	add	sp, #16
    7830:	bd80      	pop	{r7, pc}
    7832:	46c0      	nop			; (mov r8, r8)
    7834:	2000020c 	.word	0x2000020c
    7838:	00007459 	.word	0x00007459
    783c:	000085ed 	.word	0x000085ed
    7840:	00008631 	.word	0x00008631

00007844 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    7844:	b580      	push	{r7, lr}
    7846:	b082      	sub	sp, #8
    7848:	af00      	add	r7, sp, #0
    784a:	6078      	str	r0, [r7, #4]
    784c:	000a      	movs	r2, r1
    784e:	1cfb      	adds	r3, r7, #3
    7850:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    7852:	687b      	ldr	r3, [r7, #4]
    7854:	4a4d      	ldr	r2, [pc, #308]	; (798c <_sercom_get_default_pad+0x148>)
    7856:	4293      	cmp	r3, r2
    7858:	d03f      	beq.n	78da <_sercom_get_default_pad+0x96>
    785a:	4a4c      	ldr	r2, [pc, #304]	; (798c <_sercom_get_default_pad+0x148>)
    785c:	4293      	cmp	r3, r2
    785e:	d806      	bhi.n	786e <_sercom_get_default_pad+0x2a>
    7860:	4a4b      	ldr	r2, [pc, #300]	; (7990 <_sercom_get_default_pad+0x14c>)
    7862:	4293      	cmp	r3, r2
    7864:	d00f      	beq.n	7886 <_sercom_get_default_pad+0x42>
    7866:	4a4b      	ldr	r2, [pc, #300]	; (7994 <_sercom_get_default_pad+0x150>)
    7868:	4293      	cmp	r3, r2
    786a:	d021      	beq.n	78b0 <_sercom_get_default_pad+0x6c>
    786c:	e089      	b.n	7982 <_sercom_get_default_pad+0x13e>
    786e:	4a4a      	ldr	r2, [pc, #296]	; (7998 <_sercom_get_default_pad+0x154>)
    7870:	4293      	cmp	r3, r2
    7872:	d100      	bne.n	7876 <_sercom_get_default_pad+0x32>
    7874:	e05b      	b.n	792e <_sercom_get_default_pad+0xea>
    7876:	4a49      	ldr	r2, [pc, #292]	; (799c <_sercom_get_default_pad+0x158>)
    7878:	4293      	cmp	r3, r2
    787a:	d100      	bne.n	787e <_sercom_get_default_pad+0x3a>
    787c:	e06c      	b.n	7958 <_sercom_get_default_pad+0x114>
    787e:	4a48      	ldr	r2, [pc, #288]	; (79a0 <_sercom_get_default_pad+0x15c>)
    7880:	4293      	cmp	r3, r2
    7882:	d03f      	beq.n	7904 <_sercom_get_default_pad+0xc0>
    7884:	e07d      	b.n	7982 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7886:	1cfb      	adds	r3, r7, #3
    7888:	781b      	ldrb	r3, [r3, #0]
    788a:	2b01      	cmp	r3, #1
    788c:	d00a      	beq.n	78a4 <_sercom_get_default_pad+0x60>
    788e:	dc02      	bgt.n	7896 <_sercom_get_default_pad+0x52>
    7890:	2b00      	cmp	r3, #0
    7892:	d005      	beq.n	78a0 <_sercom_get_default_pad+0x5c>
    7894:	e075      	b.n	7982 <_sercom_get_default_pad+0x13e>
    7896:	2b02      	cmp	r3, #2
    7898:	d006      	beq.n	78a8 <_sercom_get_default_pad+0x64>
    789a:	2b03      	cmp	r3, #3
    789c:	d006      	beq.n	78ac <_sercom_get_default_pad+0x68>
    789e:	e070      	b.n	7982 <_sercom_get_default_pad+0x13e>
    78a0:	4b40      	ldr	r3, [pc, #256]	; (79a4 <_sercom_get_default_pad+0x160>)
    78a2:	e06f      	b.n	7984 <_sercom_get_default_pad+0x140>
    78a4:	4b40      	ldr	r3, [pc, #256]	; (79a8 <_sercom_get_default_pad+0x164>)
    78a6:	e06d      	b.n	7984 <_sercom_get_default_pad+0x140>
    78a8:	4b40      	ldr	r3, [pc, #256]	; (79ac <_sercom_get_default_pad+0x168>)
    78aa:	e06b      	b.n	7984 <_sercom_get_default_pad+0x140>
    78ac:	4b40      	ldr	r3, [pc, #256]	; (79b0 <_sercom_get_default_pad+0x16c>)
    78ae:	e069      	b.n	7984 <_sercom_get_default_pad+0x140>
    78b0:	1cfb      	adds	r3, r7, #3
    78b2:	781b      	ldrb	r3, [r3, #0]
    78b4:	2b01      	cmp	r3, #1
    78b6:	d00a      	beq.n	78ce <_sercom_get_default_pad+0x8a>
    78b8:	dc02      	bgt.n	78c0 <_sercom_get_default_pad+0x7c>
    78ba:	2b00      	cmp	r3, #0
    78bc:	d005      	beq.n	78ca <_sercom_get_default_pad+0x86>
    78be:	e060      	b.n	7982 <_sercom_get_default_pad+0x13e>
    78c0:	2b02      	cmp	r3, #2
    78c2:	d006      	beq.n	78d2 <_sercom_get_default_pad+0x8e>
    78c4:	2b03      	cmp	r3, #3
    78c6:	d006      	beq.n	78d6 <_sercom_get_default_pad+0x92>
    78c8:	e05b      	b.n	7982 <_sercom_get_default_pad+0x13e>
    78ca:	2303      	movs	r3, #3
    78cc:	e05a      	b.n	7984 <_sercom_get_default_pad+0x140>
    78ce:	4b39      	ldr	r3, [pc, #228]	; (79b4 <_sercom_get_default_pad+0x170>)
    78d0:	e058      	b.n	7984 <_sercom_get_default_pad+0x140>
    78d2:	4b39      	ldr	r3, [pc, #228]	; (79b8 <_sercom_get_default_pad+0x174>)
    78d4:	e056      	b.n	7984 <_sercom_get_default_pad+0x140>
    78d6:	4b39      	ldr	r3, [pc, #228]	; (79bc <_sercom_get_default_pad+0x178>)
    78d8:	e054      	b.n	7984 <_sercom_get_default_pad+0x140>
    78da:	1cfb      	adds	r3, r7, #3
    78dc:	781b      	ldrb	r3, [r3, #0]
    78de:	2b01      	cmp	r3, #1
    78e0:	d00a      	beq.n	78f8 <_sercom_get_default_pad+0xb4>
    78e2:	dc02      	bgt.n	78ea <_sercom_get_default_pad+0xa6>
    78e4:	2b00      	cmp	r3, #0
    78e6:	d005      	beq.n	78f4 <_sercom_get_default_pad+0xb0>
    78e8:	e04b      	b.n	7982 <_sercom_get_default_pad+0x13e>
    78ea:	2b02      	cmp	r3, #2
    78ec:	d006      	beq.n	78fc <_sercom_get_default_pad+0xb8>
    78ee:	2b03      	cmp	r3, #3
    78f0:	d006      	beq.n	7900 <_sercom_get_default_pad+0xbc>
    78f2:	e046      	b.n	7982 <_sercom_get_default_pad+0x13e>
    78f4:	4b32      	ldr	r3, [pc, #200]	; (79c0 <_sercom_get_default_pad+0x17c>)
    78f6:	e045      	b.n	7984 <_sercom_get_default_pad+0x140>
    78f8:	4b32      	ldr	r3, [pc, #200]	; (79c4 <_sercom_get_default_pad+0x180>)
    78fa:	e043      	b.n	7984 <_sercom_get_default_pad+0x140>
    78fc:	4b32      	ldr	r3, [pc, #200]	; (79c8 <_sercom_get_default_pad+0x184>)
    78fe:	e041      	b.n	7984 <_sercom_get_default_pad+0x140>
    7900:	4b32      	ldr	r3, [pc, #200]	; (79cc <_sercom_get_default_pad+0x188>)
    7902:	e03f      	b.n	7984 <_sercom_get_default_pad+0x140>
    7904:	1cfb      	adds	r3, r7, #3
    7906:	781b      	ldrb	r3, [r3, #0]
    7908:	2b01      	cmp	r3, #1
    790a:	d00a      	beq.n	7922 <_sercom_get_default_pad+0xde>
    790c:	dc02      	bgt.n	7914 <_sercom_get_default_pad+0xd0>
    790e:	2b00      	cmp	r3, #0
    7910:	d005      	beq.n	791e <_sercom_get_default_pad+0xda>
    7912:	e036      	b.n	7982 <_sercom_get_default_pad+0x13e>
    7914:	2b02      	cmp	r3, #2
    7916:	d006      	beq.n	7926 <_sercom_get_default_pad+0xe2>
    7918:	2b03      	cmp	r3, #3
    791a:	d006      	beq.n	792a <_sercom_get_default_pad+0xe6>
    791c:	e031      	b.n	7982 <_sercom_get_default_pad+0x13e>
    791e:	4b2c      	ldr	r3, [pc, #176]	; (79d0 <_sercom_get_default_pad+0x18c>)
    7920:	e030      	b.n	7984 <_sercom_get_default_pad+0x140>
    7922:	4b2c      	ldr	r3, [pc, #176]	; (79d4 <_sercom_get_default_pad+0x190>)
    7924:	e02e      	b.n	7984 <_sercom_get_default_pad+0x140>
    7926:	4b2c      	ldr	r3, [pc, #176]	; (79d8 <_sercom_get_default_pad+0x194>)
    7928:	e02c      	b.n	7984 <_sercom_get_default_pad+0x140>
    792a:	4b2c      	ldr	r3, [pc, #176]	; (79dc <_sercom_get_default_pad+0x198>)
    792c:	e02a      	b.n	7984 <_sercom_get_default_pad+0x140>
    792e:	1cfb      	adds	r3, r7, #3
    7930:	781b      	ldrb	r3, [r3, #0]
    7932:	2b01      	cmp	r3, #1
    7934:	d00a      	beq.n	794c <_sercom_get_default_pad+0x108>
    7936:	dc02      	bgt.n	793e <_sercom_get_default_pad+0xfa>
    7938:	2b00      	cmp	r3, #0
    793a:	d005      	beq.n	7948 <_sercom_get_default_pad+0x104>
    793c:	e021      	b.n	7982 <_sercom_get_default_pad+0x13e>
    793e:	2b02      	cmp	r3, #2
    7940:	d006      	beq.n	7950 <_sercom_get_default_pad+0x10c>
    7942:	2b03      	cmp	r3, #3
    7944:	d006      	beq.n	7954 <_sercom_get_default_pad+0x110>
    7946:	e01c      	b.n	7982 <_sercom_get_default_pad+0x13e>
    7948:	4b25      	ldr	r3, [pc, #148]	; (79e0 <_sercom_get_default_pad+0x19c>)
    794a:	e01b      	b.n	7984 <_sercom_get_default_pad+0x140>
    794c:	4b25      	ldr	r3, [pc, #148]	; (79e4 <_sercom_get_default_pad+0x1a0>)
    794e:	e019      	b.n	7984 <_sercom_get_default_pad+0x140>
    7950:	4b25      	ldr	r3, [pc, #148]	; (79e8 <_sercom_get_default_pad+0x1a4>)
    7952:	e017      	b.n	7984 <_sercom_get_default_pad+0x140>
    7954:	4b25      	ldr	r3, [pc, #148]	; (79ec <_sercom_get_default_pad+0x1a8>)
    7956:	e015      	b.n	7984 <_sercom_get_default_pad+0x140>
    7958:	1cfb      	adds	r3, r7, #3
    795a:	781b      	ldrb	r3, [r3, #0]
    795c:	2b01      	cmp	r3, #1
    795e:	d00a      	beq.n	7976 <_sercom_get_default_pad+0x132>
    7960:	dc02      	bgt.n	7968 <_sercom_get_default_pad+0x124>
    7962:	2b00      	cmp	r3, #0
    7964:	d005      	beq.n	7972 <_sercom_get_default_pad+0x12e>
    7966:	e00c      	b.n	7982 <_sercom_get_default_pad+0x13e>
    7968:	2b02      	cmp	r3, #2
    796a:	d006      	beq.n	797a <_sercom_get_default_pad+0x136>
    796c:	2b03      	cmp	r3, #3
    796e:	d006      	beq.n	797e <_sercom_get_default_pad+0x13a>
    7970:	e007      	b.n	7982 <_sercom_get_default_pad+0x13e>
    7972:	4b1f      	ldr	r3, [pc, #124]	; (79f0 <_sercom_get_default_pad+0x1ac>)
    7974:	e006      	b.n	7984 <_sercom_get_default_pad+0x140>
    7976:	4b1f      	ldr	r3, [pc, #124]	; (79f4 <_sercom_get_default_pad+0x1b0>)
    7978:	e004      	b.n	7984 <_sercom_get_default_pad+0x140>
    797a:	4b1f      	ldr	r3, [pc, #124]	; (79f8 <_sercom_get_default_pad+0x1b4>)
    797c:	e002      	b.n	7984 <_sercom_get_default_pad+0x140>
    797e:	4b1f      	ldr	r3, [pc, #124]	; (79fc <_sercom_get_default_pad+0x1b8>)
    7980:	e000      	b.n	7984 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    7982:	2300      	movs	r3, #0
}
    7984:	0018      	movs	r0, r3
    7986:	46bd      	mov	sp, r7
    7988:	b002      	add	sp, #8
    798a:	bd80      	pop	{r7, pc}
    798c:	42001000 	.word	0x42001000
    7990:	42000800 	.word	0x42000800
    7994:	42000c00 	.word	0x42000c00
    7998:	42001800 	.word	0x42001800
    799c:	42001c00 	.word	0x42001c00
    79a0:	42001400 	.word	0x42001400
    79a4:	00040003 	.word	0x00040003
    79a8:	00050003 	.word	0x00050003
    79ac:	00060003 	.word	0x00060003
    79b0:	00070003 	.word	0x00070003
    79b4:	00010003 	.word	0x00010003
    79b8:	001e0003 	.word	0x001e0003
    79bc:	001f0003 	.word	0x001f0003
    79c0:	00080003 	.word	0x00080003
    79c4:	00090003 	.word	0x00090003
    79c8:	000a0003 	.word	0x000a0003
    79cc:	000b0003 	.word	0x000b0003
    79d0:	00100003 	.word	0x00100003
    79d4:	00110003 	.word	0x00110003
    79d8:	00120003 	.word	0x00120003
    79dc:	00130003 	.word	0x00130003
    79e0:	000c0003 	.word	0x000c0003
    79e4:	000d0003 	.word	0x000d0003
    79e8:	000e0003 	.word	0x000e0003
    79ec:	000f0003 	.word	0x000f0003
    79f0:	00160003 	.word	0x00160003
    79f4:	00170003 	.word	0x00170003
    79f8:	00180003 	.word	0x00180003
    79fc:	00190003 	.word	0x00190003

00007a00 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    7a00:	b590      	push	{r4, r7, lr}
    7a02:	b08b      	sub	sp, #44	; 0x2c
    7a04:	af00      	add	r7, sp, #0
    7a06:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    7a08:	230c      	movs	r3, #12
    7a0a:	18fb      	adds	r3, r7, r3
    7a0c:	4a0f      	ldr	r2, [pc, #60]	; (7a4c <_sercom_get_sercom_inst_index+0x4c>)
    7a0e:	ca13      	ldmia	r2!, {r0, r1, r4}
    7a10:	c313      	stmia	r3!, {r0, r1, r4}
    7a12:	ca13      	ldmia	r2!, {r0, r1, r4}
    7a14:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7a16:	2300      	movs	r3, #0
    7a18:	627b      	str	r3, [r7, #36]	; 0x24
    7a1a:	e00e      	b.n	7a3a <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    7a1c:	230c      	movs	r3, #12
    7a1e:	18fb      	adds	r3, r7, r3
    7a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7a22:	0092      	lsls	r2, r2, #2
    7a24:	58d3      	ldr	r3, [r2, r3]
    7a26:	001a      	movs	r2, r3
    7a28:	687b      	ldr	r3, [r7, #4]
    7a2a:	429a      	cmp	r2, r3
    7a2c:	d102      	bne.n	7a34 <_sercom_get_sercom_inst_index+0x34>
			return i;
    7a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a30:	b2db      	uxtb	r3, r3
    7a32:	e006      	b.n	7a42 <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a36:	3301      	adds	r3, #1
    7a38:	627b      	str	r3, [r7, #36]	; 0x24
    7a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a3c:	2b05      	cmp	r3, #5
    7a3e:	d9ed      	bls.n	7a1c <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    7a40:	2300      	movs	r3, #0
}
    7a42:	0018      	movs	r0, r3
    7a44:	46bd      	mov	sp, r7
    7a46:	b00b      	add	sp, #44	; 0x2c
    7a48:	bd90      	pop	{r4, r7, pc}
    7a4a:	46c0      	nop			; (mov r8, r8)
    7a4c:	0001ce0c 	.word	0x0001ce0c

00007a50 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    7a50:	b580      	push	{r7, lr}
    7a52:	b082      	sub	sp, #8
    7a54:	af00      	add	r7, sp, #0
    7a56:	0002      	movs	r2, r0
    7a58:	1dfb      	adds	r3, r7, #7
    7a5a:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    7a5c:	46c0      	nop			; (mov r8, r8)
    7a5e:	46bd      	mov	sp, r7
    7a60:	b002      	add	sp, #8
    7a62:	bd80      	pop	{r7, pc}

00007a64 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    7a64:	b580      	push	{r7, lr}
    7a66:	b084      	sub	sp, #16
    7a68:	af00      	add	r7, sp, #0
    7a6a:	0002      	movs	r2, r0
    7a6c:	6039      	str	r1, [r7, #0]
    7a6e:	1dfb      	adds	r3, r7, #7
    7a70:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    7a72:	4b13      	ldr	r3, [pc, #76]	; (7ac0 <_sercom_set_handler+0x5c>)
    7a74:	781b      	ldrb	r3, [r3, #0]
    7a76:	2201      	movs	r2, #1
    7a78:	4053      	eors	r3, r2
    7a7a:	b2db      	uxtb	r3, r3
    7a7c:	2b00      	cmp	r3, #0
    7a7e:	d015      	beq.n	7aac <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7a80:	2300      	movs	r3, #0
    7a82:	60fb      	str	r3, [r7, #12]
    7a84:	e00c      	b.n	7aa0 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    7a86:	4b0f      	ldr	r3, [pc, #60]	; (7ac4 <_sercom_set_handler+0x60>)
    7a88:	68fa      	ldr	r2, [r7, #12]
    7a8a:	0092      	lsls	r2, r2, #2
    7a8c:	490e      	ldr	r1, [pc, #56]	; (7ac8 <_sercom_set_handler+0x64>)
    7a8e:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    7a90:	4b0e      	ldr	r3, [pc, #56]	; (7acc <_sercom_set_handler+0x68>)
    7a92:	68fa      	ldr	r2, [r7, #12]
    7a94:	0092      	lsls	r2, r2, #2
    7a96:	2100      	movs	r1, #0
    7a98:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7a9a:	68fb      	ldr	r3, [r7, #12]
    7a9c:	3301      	adds	r3, #1
    7a9e:	60fb      	str	r3, [r7, #12]
    7aa0:	68fb      	ldr	r3, [r7, #12]
    7aa2:	2b05      	cmp	r3, #5
    7aa4:	d9ef      	bls.n	7a86 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    7aa6:	4b06      	ldr	r3, [pc, #24]	; (7ac0 <_sercom_set_handler+0x5c>)
    7aa8:	2201      	movs	r2, #1
    7aaa:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    7aac:	1dfb      	adds	r3, r7, #7
    7aae:	781a      	ldrb	r2, [r3, #0]
    7ab0:	4b04      	ldr	r3, [pc, #16]	; (7ac4 <_sercom_set_handler+0x60>)
    7ab2:	0092      	lsls	r2, r2, #2
    7ab4:	6839      	ldr	r1, [r7, #0]
    7ab6:	50d1      	str	r1, [r2, r3]
}
    7ab8:	46c0      	nop			; (mov r8, r8)
    7aba:	46bd      	mov	sp, r7
    7abc:	b004      	add	sp, #16
    7abe:	bd80      	pop	{r7, pc}
    7ac0:	2000020e 	.word	0x2000020e
    7ac4:	20000210 	.word	0x20000210
    7ac8:	00007a51 	.word	0x00007a51
    7acc:	2000055c 	.word	0x2000055c

00007ad0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    7ad0:	b590      	push	{r4, r7, lr}
    7ad2:	b085      	sub	sp, #20
    7ad4:	af00      	add	r7, sp, #0
    7ad6:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    7ad8:	2308      	movs	r3, #8
    7ada:	18fb      	adds	r3, r7, r3
    7adc:	4a0b      	ldr	r2, [pc, #44]	; (7b0c <_sercom_get_interrupt_vector+0x3c>)
    7ade:	6811      	ldr	r1, [r2, #0]
    7ae0:	6019      	str	r1, [r3, #0]
    7ae2:	8892      	ldrh	r2, [r2, #4]
    7ae4:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    7ae6:	230f      	movs	r3, #15
    7ae8:	18fc      	adds	r4, r7, r3
    7aea:	687b      	ldr	r3, [r7, #4]
    7aec:	0018      	movs	r0, r3
    7aee:	4b08      	ldr	r3, [pc, #32]	; (7b10 <_sercom_get_interrupt_vector+0x40>)
    7af0:	4798      	blx	r3
    7af2:	0003      	movs	r3, r0
    7af4:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    7af6:	230f      	movs	r3, #15
    7af8:	18fb      	adds	r3, r7, r3
    7afa:	781b      	ldrb	r3, [r3, #0]
    7afc:	2208      	movs	r2, #8
    7afe:	18ba      	adds	r2, r7, r2
    7b00:	5cd3      	ldrb	r3, [r2, r3]
    7b02:	b25b      	sxtb	r3, r3
}
    7b04:	0018      	movs	r0, r3
    7b06:	46bd      	mov	sp, r7
    7b08:	b005      	add	sp, #20
    7b0a:	bd90      	pop	{r4, r7, pc}
    7b0c:	0001ce24 	.word	0x0001ce24
    7b10:	00007a01 	.word	0x00007a01

00007b14 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    7b14:	b580      	push	{r7, lr}
    7b16:	af00      	add	r7, sp, #0
    7b18:	4b03      	ldr	r3, [pc, #12]	; (7b28 <SERCOM0_Handler+0x14>)
    7b1a:	681b      	ldr	r3, [r3, #0]
    7b1c:	2000      	movs	r0, #0
    7b1e:	4798      	blx	r3
    7b20:	46c0      	nop			; (mov r8, r8)
    7b22:	46bd      	mov	sp, r7
    7b24:	bd80      	pop	{r7, pc}
    7b26:	46c0      	nop			; (mov r8, r8)
    7b28:	20000210 	.word	0x20000210

00007b2c <SERCOM1_Handler>:
    7b2c:	b580      	push	{r7, lr}
    7b2e:	af00      	add	r7, sp, #0
    7b30:	4b03      	ldr	r3, [pc, #12]	; (7b40 <SERCOM1_Handler+0x14>)
    7b32:	685b      	ldr	r3, [r3, #4]
    7b34:	2001      	movs	r0, #1
    7b36:	4798      	blx	r3
    7b38:	46c0      	nop			; (mov r8, r8)
    7b3a:	46bd      	mov	sp, r7
    7b3c:	bd80      	pop	{r7, pc}
    7b3e:	46c0      	nop			; (mov r8, r8)
    7b40:	20000210 	.word	0x20000210

00007b44 <SERCOM2_Handler>:
    7b44:	b580      	push	{r7, lr}
    7b46:	af00      	add	r7, sp, #0
    7b48:	4b03      	ldr	r3, [pc, #12]	; (7b58 <SERCOM2_Handler+0x14>)
    7b4a:	689b      	ldr	r3, [r3, #8]
    7b4c:	2002      	movs	r0, #2
    7b4e:	4798      	blx	r3
    7b50:	46c0      	nop			; (mov r8, r8)
    7b52:	46bd      	mov	sp, r7
    7b54:	bd80      	pop	{r7, pc}
    7b56:	46c0      	nop			; (mov r8, r8)
    7b58:	20000210 	.word	0x20000210

00007b5c <SERCOM3_Handler>:
    7b5c:	b580      	push	{r7, lr}
    7b5e:	af00      	add	r7, sp, #0
    7b60:	4b03      	ldr	r3, [pc, #12]	; (7b70 <SERCOM3_Handler+0x14>)
    7b62:	68db      	ldr	r3, [r3, #12]
    7b64:	2003      	movs	r0, #3
    7b66:	4798      	blx	r3
    7b68:	46c0      	nop			; (mov r8, r8)
    7b6a:	46bd      	mov	sp, r7
    7b6c:	bd80      	pop	{r7, pc}
    7b6e:	46c0      	nop			; (mov r8, r8)
    7b70:	20000210 	.word	0x20000210

00007b74 <SERCOM4_Handler>:
    7b74:	b580      	push	{r7, lr}
    7b76:	af00      	add	r7, sp, #0
    7b78:	4b03      	ldr	r3, [pc, #12]	; (7b88 <SERCOM4_Handler+0x14>)
    7b7a:	691b      	ldr	r3, [r3, #16]
    7b7c:	2004      	movs	r0, #4
    7b7e:	4798      	blx	r3
    7b80:	46c0      	nop			; (mov r8, r8)
    7b82:	46bd      	mov	sp, r7
    7b84:	bd80      	pop	{r7, pc}
    7b86:	46c0      	nop			; (mov r8, r8)
    7b88:	20000210 	.word	0x20000210

00007b8c <SERCOM5_Handler>:
    7b8c:	b580      	push	{r7, lr}
    7b8e:	af00      	add	r7, sp, #0
    7b90:	4b03      	ldr	r3, [pc, #12]	; (7ba0 <SERCOM5_Handler+0x14>)
    7b92:	695b      	ldr	r3, [r3, #20]
    7b94:	2005      	movs	r0, #5
    7b96:	4798      	blx	r3
    7b98:	46c0      	nop			; (mov r8, r8)
    7b9a:	46bd      	mov	sp, r7
    7b9c:	bd80      	pop	{r7, pc}
    7b9e:	46c0      	nop			; (mov r8, r8)
    7ba0:	20000210 	.word	0x20000210

00007ba4 <system_pinmux_get_config_defaults>:
{
    7ba4:	b580      	push	{r7, lr}
    7ba6:	b082      	sub	sp, #8
    7ba8:	af00      	add	r7, sp, #0
    7baa:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7bac:	687b      	ldr	r3, [r7, #4]
    7bae:	2280      	movs	r2, #128	; 0x80
    7bb0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7bb2:	687b      	ldr	r3, [r7, #4]
    7bb4:	2200      	movs	r2, #0
    7bb6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    7bb8:	687b      	ldr	r3, [r7, #4]
    7bba:	2201      	movs	r2, #1
    7bbc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    7bbe:	687b      	ldr	r3, [r7, #4]
    7bc0:	2200      	movs	r2, #0
    7bc2:	70da      	strb	r2, [r3, #3]
}
    7bc4:	46c0      	nop			; (mov r8, r8)
    7bc6:	46bd      	mov	sp, r7
    7bc8:	b002      	add	sp, #8
    7bca:	bd80      	pop	{r7, pc}

00007bcc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    7bcc:	b580      	push	{r7, lr}
    7bce:	b084      	sub	sp, #16
    7bd0:	af00      	add	r7, sp, #0
    7bd2:	0002      	movs	r2, r0
    7bd4:	6039      	str	r1, [r7, #0]
    7bd6:	1dfb      	adds	r3, r7, #7
    7bd8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    7bda:	230c      	movs	r3, #12
    7bdc:	18fb      	adds	r3, r7, r3
    7bde:	0018      	movs	r0, r3
    7be0:	4b10      	ldr	r3, [pc, #64]	; (7c24 <port_pin_set_config+0x58>)
    7be2:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    7be4:	230c      	movs	r3, #12
    7be6:	18fb      	adds	r3, r7, r3
    7be8:	2280      	movs	r2, #128	; 0x80
    7bea:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    7bec:	683b      	ldr	r3, [r7, #0]
    7bee:	781a      	ldrb	r2, [r3, #0]
    7bf0:	230c      	movs	r3, #12
    7bf2:	18fb      	adds	r3, r7, r3
    7bf4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    7bf6:	683b      	ldr	r3, [r7, #0]
    7bf8:	785a      	ldrb	r2, [r3, #1]
    7bfa:	230c      	movs	r3, #12
    7bfc:	18fb      	adds	r3, r7, r3
    7bfe:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    7c00:	683b      	ldr	r3, [r7, #0]
    7c02:	789a      	ldrb	r2, [r3, #2]
    7c04:	230c      	movs	r3, #12
    7c06:	18fb      	adds	r3, r7, r3
    7c08:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    7c0a:	230c      	movs	r3, #12
    7c0c:	18fa      	adds	r2, r7, r3
    7c0e:	1dfb      	adds	r3, r7, #7
    7c10:	781b      	ldrb	r3, [r3, #0]
    7c12:	0011      	movs	r1, r2
    7c14:	0018      	movs	r0, r3
    7c16:	4b04      	ldr	r3, [pc, #16]	; (7c28 <port_pin_set_config+0x5c>)
    7c18:	4798      	blx	r3
}
    7c1a:	46c0      	nop			; (mov r8, r8)
    7c1c:	46bd      	mov	sp, r7
    7c1e:	b004      	add	sp, #16
    7c20:	bd80      	pop	{r7, pc}
    7c22:	46c0      	nop			; (mov r8, r8)
    7c24:	00007ba5 	.word	0x00007ba5
    7c28:	000088d9 	.word	0x000088d9

00007c2c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    7c2c:	b580      	push	{r7, lr}
    7c2e:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    7c30:	46c0      	nop			; (mov r8, r8)
    7c32:	46bd      	mov	sp, r7
    7c34:	bd80      	pop	{r7, pc}
	...

00007c38 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    7c38:	b580      	push	{r7, lr}
    7c3a:	b082      	sub	sp, #8
    7c3c:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    7c3e:	4b10      	ldr	r3, [pc, #64]	; (7c80 <cpu_irq_enter_critical+0x48>)
    7c40:	681b      	ldr	r3, [r3, #0]
    7c42:	2b00      	cmp	r3, #0
    7c44:	d112      	bne.n	7c6c <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7c46:	f3ef 8310 	mrs	r3, PRIMASK
    7c4a:	607b      	str	r3, [r7, #4]
  return(result);
    7c4c:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    7c4e:	2b00      	cmp	r3, #0
    7c50:	d109      	bne.n	7c66 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    7c52:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    7c54:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    7c58:	4b0a      	ldr	r3, [pc, #40]	; (7c84 <cpu_irq_enter_critical+0x4c>)
    7c5a:	2200      	movs	r2, #0
    7c5c:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    7c5e:	4b0a      	ldr	r3, [pc, #40]	; (7c88 <cpu_irq_enter_critical+0x50>)
    7c60:	2201      	movs	r2, #1
    7c62:	701a      	strb	r2, [r3, #0]
    7c64:	e002      	b.n	7c6c <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    7c66:	4b08      	ldr	r3, [pc, #32]	; (7c88 <cpu_irq_enter_critical+0x50>)
    7c68:	2200      	movs	r2, #0
    7c6a:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    7c6c:	4b04      	ldr	r3, [pc, #16]	; (7c80 <cpu_irq_enter_critical+0x48>)
    7c6e:	681b      	ldr	r3, [r3, #0]
    7c70:	1c5a      	adds	r2, r3, #1
    7c72:	4b03      	ldr	r3, [pc, #12]	; (7c80 <cpu_irq_enter_critical+0x48>)
    7c74:	601a      	str	r2, [r3, #0]
}
    7c76:	46c0      	nop			; (mov r8, r8)
    7c78:	46bd      	mov	sp, r7
    7c7a:	b002      	add	sp, #8
    7c7c:	bd80      	pop	{r7, pc}
    7c7e:	46c0      	nop			; (mov r8, r8)
    7c80:	20000228 	.word	0x20000228
    7c84:	20000000 	.word	0x20000000
    7c88:	2000022c 	.word	0x2000022c

00007c8c <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    7c8c:	b580      	push	{r7, lr}
    7c8e:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    7c90:	4b0b      	ldr	r3, [pc, #44]	; (7cc0 <cpu_irq_leave_critical+0x34>)
    7c92:	681b      	ldr	r3, [r3, #0]
    7c94:	1e5a      	subs	r2, r3, #1
    7c96:	4b0a      	ldr	r3, [pc, #40]	; (7cc0 <cpu_irq_leave_critical+0x34>)
    7c98:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    7c9a:	4b09      	ldr	r3, [pc, #36]	; (7cc0 <cpu_irq_leave_critical+0x34>)
    7c9c:	681b      	ldr	r3, [r3, #0]
    7c9e:	2b00      	cmp	r3, #0
    7ca0:	d10a      	bne.n	7cb8 <cpu_irq_leave_critical+0x2c>
    7ca2:	4b08      	ldr	r3, [pc, #32]	; (7cc4 <cpu_irq_leave_critical+0x38>)
    7ca4:	781b      	ldrb	r3, [r3, #0]
    7ca6:	b2db      	uxtb	r3, r3
    7ca8:	2b00      	cmp	r3, #0
    7caa:	d005      	beq.n	7cb8 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    7cac:	4b06      	ldr	r3, [pc, #24]	; (7cc8 <cpu_irq_leave_critical+0x3c>)
    7cae:	2201      	movs	r2, #1
    7cb0:	701a      	strb	r2, [r3, #0]
    7cb2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7cb6:	b662      	cpsie	i
	}
}
    7cb8:	46c0      	nop			; (mov r8, r8)
    7cba:	46bd      	mov	sp, r7
    7cbc:	bd80      	pop	{r7, pc}
    7cbe:	46c0      	nop			; (mov r8, r8)
    7cc0:	20000228 	.word	0x20000228
    7cc4:	2000022c 	.word	0x2000022c
    7cc8:	20000000 	.word	0x20000000

00007ccc <system_gclk_gen_get_config_defaults>:
{
    7ccc:	b580      	push	{r7, lr}
    7cce:	b082      	sub	sp, #8
    7cd0:	af00      	add	r7, sp, #0
    7cd2:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    7cd4:	687b      	ldr	r3, [r7, #4]
    7cd6:	2201      	movs	r2, #1
    7cd8:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    7cda:	687b      	ldr	r3, [r7, #4]
    7cdc:	2200      	movs	r2, #0
    7cde:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    7ce0:	687b      	ldr	r3, [r7, #4]
    7ce2:	2206      	movs	r2, #6
    7ce4:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    7ce6:	687b      	ldr	r3, [r7, #4]
    7ce8:	2200      	movs	r2, #0
    7cea:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    7cec:	687b      	ldr	r3, [r7, #4]
    7cee:	2200      	movs	r2, #0
    7cf0:	725a      	strb	r2, [r3, #9]
}
    7cf2:	46c0      	nop			; (mov r8, r8)
    7cf4:	46bd      	mov	sp, r7
    7cf6:	b002      	add	sp, #8
    7cf8:	bd80      	pop	{r7, pc}

00007cfa <system_clock_source_osc32k_get_config_defaults>:
{
    7cfa:	b580      	push	{r7, lr}
    7cfc:	b082      	sub	sp, #8
    7cfe:	af00      	add	r7, sp, #0
    7d00:	6078      	str	r0, [r7, #4]
	config->enable_1khz_output  = true;
    7d02:	687b      	ldr	r3, [r7, #4]
    7d04:	2201      	movs	r2, #1
    7d06:	705a      	strb	r2, [r3, #1]
	config->enable_32khz_output = true;
    7d08:	687b      	ldr	r3, [r7, #4]
    7d0a:	2201      	movs	r2, #1
    7d0c:	709a      	strb	r2, [r3, #2]
	config->run_in_standby      = false;
    7d0e:	687b      	ldr	r3, [r7, #4]
    7d10:	2200      	movs	r2, #0
    7d12:	70da      	strb	r2, [r3, #3]
	config->on_demand           = true;
    7d14:	687b      	ldr	r3, [r7, #4]
    7d16:	2201      	movs	r2, #1
    7d18:	711a      	strb	r2, [r3, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    7d1a:	687b      	ldr	r3, [r7, #4]
    7d1c:	2207      	movs	r2, #7
    7d1e:	701a      	strb	r2, [r3, #0]
	config->write_once          = false;
    7d20:	687b      	ldr	r3, [r7, #4]
    7d22:	2200      	movs	r2, #0
    7d24:	715a      	strb	r2, [r3, #5]
}
    7d26:	46c0      	nop			; (mov r8, r8)
    7d28:	46bd      	mov	sp, r7
    7d2a:	b002      	add	sp, #8
    7d2c:	bd80      	pop	{r7, pc}

00007d2e <system_clock_source_osc8m_get_config_defaults>:
{
    7d2e:	b580      	push	{r7, lr}
    7d30:	b082      	sub	sp, #8
    7d32:	af00      	add	r7, sp, #0
    7d34:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    7d36:	687b      	ldr	r3, [r7, #4]
    7d38:	2203      	movs	r2, #3
    7d3a:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    7d3c:	687b      	ldr	r3, [r7, #4]
    7d3e:	2200      	movs	r2, #0
    7d40:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    7d42:	687b      	ldr	r3, [r7, #4]
    7d44:	2201      	movs	r2, #1
    7d46:	709a      	strb	r2, [r3, #2]
}
    7d48:	46c0      	nop			; (mov r8, r8)
    7d4a:	46bd      	mov	sp, r7
    7d4c:	b002      	add	sp, #8
    7d4e:	bd80      	pop	{r7, pc}

00007d50 <system_cpu_clock_set_divider>:
{
    7d50:	b580      	push	{r7, lr}
    7d52:	b082      	sub	sp, #8
    7d54:	af00      	add	r7, sp, #0
    7d56:	0002      	movs	r2, r0
    7d58:	1dfb      	adds	r3, r7, #7
    7d5a:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    7d5c:	4a03      	ldr	r2, [pc, #12]	; (7d6c <system_cpu_clock_set_divider+0x1c>)
    7d5e:	1dfb      	adds	r3, r7, #7
    7d60:	781b      	ldrb	r3, [r3, #0]
    7d62:	7213      	strb	r3, [r2, #8]
}
    7d64:	46c0      	nop			; (mov r8, r8)
    7d66:	46bd      	mov	sp, r7
    7d68:	b002      	add	sp, #8
    7d6a:	bd80      	pop	{r7, pc}
    7d6c:	40000400 	.word	0x40000400

00007d70 <system_apb_clock_set_divider>:
{
    7d70:	b580      	push	{r7, lr}
    7d72:	b082      	sub	sp, #8
    7d74:	af00      	add	r7, sp, #0
    7d76:	0002      	movs	r2, r0
    7d78:	1dfb      	adds	r3, r7, #7
    7d7a:	701a      	strb	r2, [r3, #0]
    7d7c:	1dbb      	adds	r3, r7, #6
    7d7e:	1c0a      	adds	r2, r1, #0
    7d80:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    7d82:	1dfb      	adds	r3, r7, #7
    7d84:	781b      	ldrb	r3, [r3, #0]
    7d86:	2b01      	cmp	r3, #1
    7d88:	d008      	beq.n	7d9c <system_apb_clock_set_divider+0x2c>
    7d8a:	2b02      	cmp	r3, #2
    7d8c:	d00b      	beq.n	7da6 <system_apb_clock_set_divider+0x36>
    7d8e:	2b00      	cmp	r3, #0
    7d90:	d10e      	bne.n	7db0 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    7d92:	4a0b      	ldr	r2, [pc, #44]	; (7dc0 <system_apb_clock_set_divider+0x50>)
    7d94:	1dbb      	adds	r3, r7, #6
    7d96:	781b      	ldrb	r3, [r3, #0]
    7d98:	7253      	strb	r3, [r2, #9]
			break;
    7d9a:	e00b      	b.n	7db4 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    7d9c:	4a08      	ldr	r2, [pc, #32]	; (7dc0 <system_apb_clock_set_divider+0x50>)
    7d9e:	1dbb      	adds	r3, r7, #6
    7da0:	781b      	ldrb	r3, [r3, #0]
    7da2:	7293      	strb	r3, [r2, #10]
			break;
    7da4:	e006      	b.n	7db4 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    7da6:	4a06      	ldr	r2, [pc, #24]	; (7dc0 <system_apb_clock_set_divider+0x50>)
    7da8:	1dbb      	adds	r3, r7, #6
    7daa:	781b      	ldrb	r3, [r3, #0]
    7dac:	72d3      	strb	r3, [r2, #11]
			break;
    7dae:	e001      	b.n	7db4 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    7db0:	2317      	movs	r3, #23
    7db2:	e000      	b.n	7db6 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    7db4:	2300      	movs	r3, #0
}
    7db6:	0018      	movs	r0, r3
    7db8:	46bd      	mov	sp, r7
    7dba:	b002      	add	sp, #8
    7dbc:	bd80      	pop	{r7, pc}
    7dbe:	46c0      	nop			; (mov r8, r8)
    7dc0:	40000400 	.word	0x40000400

00007dc4 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    7dc4:	b580      	push	{r7, lr}
    7dc6:	b082      	sub	sp, #8
    7dc8:	af00      	add	r7, sp, #0
    7dca:	0002      	movs	r2, r0
    7dcc:	1dfb      	adds	r3, r7, #7
    7dce:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    7dd0:	4a08      	ldr	r2, [pc, #32]	; (7df4 <system_flash_set_waitstates+0x30>)
    7dd2:	1dfb      	adds	r3, r7, #7
    7dd4:	781b      	ldrb	r3, [r3, #0]
    7dd6:	210f      	movs	r1, #15
    7dd8:	400b      	ands	r3, r1
    7dda:	b2d9      	uxtb	r1, r3
    7ddc:	6853      	ldr	r3, [r2, #4]
    7dde:	200f      	movs	r0, #15
    7de0:	4001      	ands	r1, r0
    7de2:	0049      	lsls	r1, r1, #1
    7de4:	201e      	movs	r0, #30
    7de6:	4383      	bics	r3, r0
    7de8:	430b      	orrs	r3, r1
    7dea:	6053      	str	r3, [r2, #4]
}
    7dec:	46c0      	nop			; (mov r8, r8)
    7dee:	46bd      	mov	sp, r7
    7df0:	b002      	add	sp, #8
    7df2:	bd80      	pop	{r7, pc}
    7df4:	41004000 	.word	0x41004000

00007df8 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    7df8:	b580      	push	{r7, lr}
    7dfa:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    7dfc:	46c0      	nop			; (mov r8, r8)
    7dfe:	4b04      	ldr	r3, [pc, #16]	; (7e10 <_system_dfll_wait_for_sync+0x18>)
    7e00:	68db      	ldr	r3, [r3, #12]
    7e02:	2210      	movs	r2, #16
    7e04:	4013      	ands	r3, r2
    7e06:	d0fa      	beq.n	7dfe <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    7e08:	46c0      	nop			; (mov r8, r8)
    7e0a:	46bd      	mov	sp, r7
    7e0c:	bd80      	pop	{r7, pc}
    7e0e:	46c0      	nop			; (mov r8, r8)
    7e10:	40000800 	.word	0x40000800

00007e14 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    7e14:	b580      	push	{r7, lr}
    7e16:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    7e18:	4b0c      	ldr	r3, [pc, #48]	; (7e4c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7e1a:	2202      	movs	r2, #2
    7e1c:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    7e1e:	4b0c      	ldr	r3, [pc, #48]	; (7e50 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    7e20:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    7e22:	4a0a      	ldr	r2, [pc, #40]	; (7e4c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7e24:	4b0b      	ldr	r3, [pc, #44]	; (7e54 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    7e26:	689b      	ldr	r3, [r3, #8]
    7e28:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    7e2a:	4a08      	ldr	r2, [pc, #32]	; (7e4c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7e2c:	4b09      	ldr	r3, [pc, #36]	; (7e54 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    7e2e:	685b      	ldr	r3, [r3, #4]
    7e30:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    7e32:	4b06      	ldr	r3, [pc, #24]	; (7e4c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7e34:	2200      	movs	r2, #0
    7e36:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    7e38:	4b05      	ldr	r3, [pc, #20]	; (7e50 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    7e3a:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    7e3c:	4a03      	ldr	r2, [pc, #12]	; (7e4c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7e3e:	4b05      	ldr	r3, [pc, #20]	; (7e54 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    7e40:	681b      	ldr	r3, [r3, #0]
    7e42:	b29b      	uxth	r3, r3
    7e44:	8493      	strh	r3, [r2, #36]	; 0x24
}
    7e46:	46c0      	nop			; (mov r8, r8)
    7e48:	46bd      	mov	sp, r7
    7e4a:	bd80      	pop	{r7, pc}
    7e4c:	40000800 	.word	0x40000800
    7e50:	00007df9 	.word	0x00007df9
    7e54:	20000230 	.word	0x20000230

00007e58 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    7e58:	b580      	push	{r7, lr}
    7e5a:	b082      	sub	sp, #8
    7e5c:	af00      	add	r7, sp, #0
    7e5e:	0002      	movs	r2, r0
    7e60:	1dfb      	adds	r3, r7, #7
    7e62:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    7e64:	1dfb      	adds	r3, r7, #7
    7e66:	781b      	ldrb	r3, [r3, #0]
    7e68:	2b08      	cmp	r3, #8
    7e6a:	d840      	bhi.n	7eee <system_clock_source_get_hz+0x96>
    7e6c:	009a      	lsls	r2, r3, #2
    7e6e:	4b22      	ldr	r3, [pc, #136]	; (7ef8 <system_clock_source_get_hz+0xa0>)
    7e70:	18d3      	adds	r3, r2, r3
    7e72:	681b      	ldr	r3, [r3, #0]
    7e74:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    7e76:	4b21      	ldr	r3, [pc, #132]	; (7efc <system_clock_source_get_hz+0xa4>)
    7e78:	691b      	ldr	r3, [r3, #16]
    7e7a:	e039      	b.n	7ef0 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    7e7c:	4b20      	ldr	r3, [pc, #128]	; (7f00 <system_clock_source_get_hz+0xa8>)
    7e7e:	6a1b      	ldr	r3, [r3, #32]
    7e80:	059b      	lsls	r3, r3, #22
    7e82:	0f9b      	lsrs	r3, r3, #30
    7e84:	b2db      	uxtb	r3, r3
    7e86:	001a      	movs	r2, r3
    7e88:	4b1e      	ldr	r3, [pc, #120]	; (7f04 <system_clock_source_get_hz+0xac>)
    7e8a:	40d3      	lsrs	r3, r2
    7e8c:	e030      	b.n	7ef0 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    7e8e:	2380      	movs	r3, #128	; 0x80
    7e90:	021b      	lsls	r3, r3, #8
    7e92:	e02d      	b.n	7ef0 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    7e94:	2380      	movs	r3, #128	; 0x80
    7e96:	021b      	lsls	r3, r3, #8
    7e98:	e02a      	b.n	7ef0 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    7e9a:	4b18      	ldr	r3, [pc, #96]	; (7efc <system_clock_source_get_hz+0xa4>)
    7e9c:	695b      	ldr	r3, [r3, #20]
    7e9e:	e027      	b.n	7ef0 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    7ea0:	4b16      	ldr	r3, [pc, #88]	; (7efc <system_clock_source_get_hz+0xa4>)
    7ea2:	681b      	ldr	r3, [r3, #0]
    7ea4:	2202      	movs	r2, #2
    7ea6:	4013      	ands	r3, r2
    7ea8:	d101      	bne.n	7eae <system_clock_source_get_hz+0x56>
			return 0;
    7eaa:	2300      	movs	r3, #0
    7eac:	e020      	b.n	7ef0 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    7eae:	4b16      	ldr	r3, [pc, #88]	; (7f08 <system_clock_source_get_hz+0xb0>)
    7eb0:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    7eb2:	4b12      	ldr	r3, [pc, #72]	; (7efc <system_clock_source_get_hz+0xa4>)
    7eb4:	681b      	ldr	r3, [r3, #0]
    7eb6:	2204      	movs	r2, #4
    7eb8:	4013      	ands	r3, r2
    7eba:	d009      	beq.n	7ed0 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7ebc:	2000      	movs	r0, #0
    7ebe:	4b13      	ldr	r3, [pc, #76]	; (7f0c <system_clock_source_get_hz+0xb4>)
    7ec0:	4798      	blx	r3
    7ec2:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    7ec4:	4b0d      	ldr	r3, [pc, #52]	; (7efc <system_clock_source_get_hz+0xa4>)
    7ec6:	689b      	ldr	r3, [r3, #8]
    7ec8:	041b      	lsls	r3, r3, #16
    7eca:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7ecc:	4353      	muls	r3, r2
    7ece:	e00f      	b.n	7ef0 <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    7ed0:	4b0f      	ldr	r3, [pc, #60]	; (7f10 <system_clock_source_get_hz+0xb8>)
    7ed2:	e00d      	b.n	7ef0 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    7ed4:	4a0a      	ldr	r2, [pc, #40]	; (7f00 <system_clock_source_get_hz+0xa8>)
    7ed6:	2350      	movs	r3, #80	; 0x50
    7ed8:	5cd3      	ldrb	r3, [r2, r3]
    7eda:	b2db      	uxtb	r3, r3
    7edc:	001a      	movs	r2, r3
    7ede:	2304      	movs	r3, #4
    7ee0:	4013      	ands	r3, r2
    7ee2:	d101      	bne.n	7ee8 <system_clock_source_get_hz+0x90>
			return 0;
    7ee4:	2300      	movs	r3, #0
    7ee6:	e003      	b.n	7ef0 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    7ee8:	4b04      	ldr	r3, [pc, #16]	; (7efc <system_clock_source_get_hz+0xa4>)
    7eea:	68db      	ldr	r3, [r3, #12]
    7eec:	e000      	b.n	7ef0 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    7eee:	2300      	movs	r3, #0
	}
}
    7ef0:	0018      	movs	r0, r3
    7ef2:	46bd      	mov	sp, r7
    7ef4:	b002      	add	sp, #8
    7ef6:	bd80      	pop	{r7, pc}
    7ef8:	0001ce2c 	.word	0x0001ce2c
    7efc:	20000230 	.word	0x20000230
    7f00:	40000800 	.word	0x40000800
    7f04:	007a1200 	.word	0x007a1200
    7f08:	00007df9 	.word	0x00007df9
    7f0c:	00008711 	.word	0x00008711
    7f10:	02dc6c00 	.word	0x02dc6c00

00007f14 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    7f14:	b580      	push	{r7, lr}
    7f16:	b084      	sub	sp, #16
    7f18:	af00      	add	r7, sp, #0
    7f1a:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    7f1c:	4b1a      	ldr	r3, [pc, #104]	; (7f88 <system_clock_source_osc8m_set_config+0x74>)
    7f1e:	6a1b      	ldr	r3, [r3, #32]
    7f20:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    7f22:	687b      	ldr	r3, [r7, #4]
    7f24:	781b      	ldrb	r3, [r3, #0]
    7f26:	1c1a      	adds	r2, r3, #0
    7f28:	2303      	movs	r3, #3
    7f2a:	4013      	ands	r3, r2
    7f2c:	b2da      	uxtb	r2, r3
    7f2e:	230d      	movs	r3, #13
    7f30:	18fb      	adds	r3, r7, r3
    7f32:	2103      	movs	r1, #3
    7f34:	400a      	ands	r2, r1
    7f36:	0010      	movs	r0, r2
    7f38:	781a      	ldrb	r2, [r3, #0]
    7f3a:	2103      	movs	r1, #3
    7f3c:	438a      	bics	r2, r1
    7f3e:	1c11      	adds	r1, r2, #0
    7f40:	1c02      	adds	r2, r0, #0
    7f42:	430a      	orrs	r2, r1
    7f44:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    7f46:	687b      	ldr	r3, [r7, #4]
    7f48:	789a      	ldrb	r2, [r3, #2]
    7f4a:	230c      	movs	r3, #12
    7f4c:	18fb      	adds	r3, r7, r3
    7f4e:	01d0      	lsls	r0, r2, #7
    7f50:	781a      	ldrb	r2, [r3, #0]
    7f52:	217f      	movs	r1, #127	; 0x7f
    7f54:	400a      	ands	r2, r1
    7f56:	1c11      	adds	r1, r2, #0
    7f58:	1c02      	adds	r2, r0, #0
    7f5a:	430a      	orrs	r2, r1
    7f5c:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    7f5e:	687b      	ldr	r3, [r7, #4]
    7f60:	785a      	ldrb	r2, [r3, #1]
    7f62:	230c      	movs	r3, #12
    7f64:	18fb      	adds	r3, r7, r3
    7f66:	2101      	movs	r1, #1
    7f68:	400a      	ands	r2, r1
    7f6a:	0190      	lsls	r0, r2, #6
    7f6c:	781a      	ldrb	r2, [r3, #0]
    7f6e:	2140      	movs	r1, #64	; 0x40
    7f70:	438a      	bics	r2, r1
    7f72:	1c11      	adds	r1, r2, #0
    7f74:	1c02      	adds	r2, r0, #0
    7f76:	430a      	orrs	r2, r1
    7f78:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    7f7a:	4b03      	ldr	r3, [pc, #12]	; (7f88 <system_clock_source_osc8m_set_config+0x74>)
    7f7c:	68fa      	ldr	r2, [r7, #12]
    7f7e:	621a      	str	r2, [r3, #32]
}
    7f80:	46c0      	nop			; (mov r8, r8)
    7f82:	46bd      	mov	sp, r7
    7f84:	b004      	add	sp, #16
    7f86:	bd80      	pop	{r7, pc}
    7f88:	40000800 	.word	0x40000800

00007f8c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    7f8c:	b580      	push	{r7, lr}
    7f8e:	b084      	sub	sp, #16
    7f90:	af00      	add	r7, sp, #0
    7f92:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    7f94:	4b2f      	ldr	r3, [pc, #188]	; (8054 <system_clock_source_osc32k_set_config+0xc8>)
    7f96:	699b      	ldr	r3, [r3, #24]
    7f98:	60fb      	str	r3, [r7, #12]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    7f9a:	687b      	ldr	r3, [r7, #4]
    7f9c:	785a      	ldrb	r2, [r3, #1]
    7f9e:	230c      	movs	r3, #12
    7fa0:	18fb      	adds	r3, r7, r3
    7fa2:	2101      	movs	r1, #1
    7fa4:	400a      	ands	r2, r1
    7fa6:	00d0      	lsls	r0, r2, #3
    7fa8:	781a      	ldrb	r2, [r3, #0]
    7faa:	2108      	movs	r1, #8
    7fac:	438a      	bics	r2, r1
    7fae:	1c11      	adds	r1, r2, #0
    7fb0:	1c02      	adds	r2, r0, #0
    7fb2:	430a      	orrs	r2, r1
    7fb4:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K    = config->enable_32khz_output;
    7fb6:	687b      	ldr	r3, [r7, #4]
    7fb8:	789a      	ldrb	r2, [r3, #2]
    7fba:	230c      	movs	r3, #12
    7fbc:	18fb      	adds	r3, r7, r3
    7fbe:	2101      	movs	r1, #1
    7fc0:	400a      	ands	r2, r1
    7fc2:	0090      	lsls	r0, r2, #2
    7fc4:	781a      	ldrb	r2, [r3, #0]
    7fc6:	2104      	movs	r1, #4
    7fc8:	438a      	bics	r2, r1
    7fca:	1c11      	adds	r1, r2, #0
    7fcc:	1c02      	adds	r2, r0, #0
    7fce:	430a      	orrs	r2, r1
    7fd0:	701a      	strb	r2, [r3, #0]
	temp.bit.STARTUP  = config->startup_time;
    7fd2:	687b      	ldr	r3, [r7, #4]
    7fd4:	781b      	ldrb	r3, [r3, #0]
    7fd6:	1c1a      	adds	r2, r3, #0
    7fd8:	2307      	movs	r3, #7
    7fda:	4013      	ands	r3, r2
    7fdc:	b2da      	uxtb	r2, r3
    7fde:	230d      	movs	r3, #13
    7fe0:	18fb      	adds	r3, r7, r3
    7fe2:	2107      	movs	r1, #7
    7fe4:	400a      	ands	r2, r1
    7fe6:	0010      	movs	r0, r2
    7fe8:	781a      	ldrb	r2, [r3, #0]
    7fea:	2107      	movs	r1, #7
    7fec:	438a      	bics	r2, r1
    7fee:	1c11      	adds	r1, r2, #0
    7ff0:	1c02      	adds	r2, r0, #0
    7ff2:	430a      	orrs	r2, r1
    7ff4:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    7ff6:	687b      	ldr	r3, [r7, #4]
    7ff8:	791a      	ldrb	r2, [r3, #4]
    7ffa:	230c      	movs	r3, #12
    7ffc:	18fb      	adds	r3, r7, r3
    7ffe:	01d0      	lsls	r0, r2, #7
    8000:	781a      	ldrb	r2, [r3, #0]
    8002:	217f      	movs	r1, #127	; 0x7f
    8004:	400a      	ands	r2, r1
    8006:	1c11      	adds	r1, r2, #0
    8008:	1c02      	adds	r2, r0, #0
    800a:	430a      	orrs	r2, r1
    800c:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    800e:	687b      	ldr	r3, [r7, #4]
    8010:	78da      	ldrb	r2, [r3, #3]
    8012:	230c      	movs	r3, #12
    8014:	18fb      	adds	r3, r7, r3
    8016:	2101      	movs	r1, #1
    8018:	400a      	ands	r2, r1
    801a:	0190      	lsls	r0, r2, #6
    801c:	781a      	ldrb	r2, [r3, #0]
    801e:	2140      	movs	r1, #64	; 0x40
    8020:	438a      	bics	r2, r1
    8022:	1c11      	adds	r1, r2, #0
    8024:	1c02      	adds	r2, r0, #0
    8026:	430a      	orrs	r2, r1
    8028:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    802a:	687b      	ldr	r3, [r7, #4]
    802c:	795a      	ldrb	r2, [r3, #5]
    802e:	230d      	movs	r3, #13
    8030:	18fb      	adds	r3, r7, r3
    8032:	2101      	movs	r1, #1
    8034:	400a      	ands	r2, r1
    8036:	0110      	lsls	r0, r2, #4
    8038:	781a      	ldrb	r2, [r3, #0]
    803a:	2110      	movs	r1, #16
    803c:	438a      	bics	r2, r1
    803e:	1c11      	adds	r1, r2, #0
    8040:	1c02      	adds	r2, r0, #0
    8042:	430a      	orrs	r2, r1
    8044:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC32K  = temp;
    8046:	4b03      	ldr	r3, [pc, #12]	; (8054 <system_clock_source_osc32k_set_config+0xc8>)
    8048:	68fa      	ldr	r2, [r7, #12]
    804a:	619a      	str	r2, [r3, #24]
}
    804c:	46c0      	nop			; (mov r8, r8)
    804e:	46bd      	mov	sp, r7
    8050:	b004      	add	sp, #16
    8052:	bd80      	pop	{r7, pc}
    8054:	40000800 	.word	0x40000800

00008058 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    8058:	b580      	push	{r7, lr}
    805a:	b082      	sub	sp, #8
    805c:	af00      	add	r7, sp, #0
    805e:	0002      	movs	r2, r0
    8060:	1dfb      	adds	r3, r7, #7
    8062:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    8064:	1dfb      	adds	r3, r7, #7
    8066:	781b      	ldrb	r3, [r3, #0]
    8068:	2b08      	cmp	r3, #8
    806a:	d83b      	bhi.n	80e4 <system_clock_source_enable+0x8c>
    806c:	009a      	lsls	r2, r3, #2
    806e:	4b21      	ldr	r3, [pc, #132]	; (80f4 <system_clock_source_enable+0x9c>)
    8070:	18d3      	adds	r3, r2, r3
    8072:	681b      	ldr	r3, [r3, #0]
    8074:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    8076:	4b20      	ldr	r3, [pc, #128]	; (80f8 <system_clock_source_enable+0xa0>)
    8078:	4a1f      	ldr	r2, [pc, #124]	; (80f8 <system_clock_source_enable+0xa0>)
    807a:	6a12      	ldr	r2, [r2, #32]
    807c:	2102      	movs	r1, #2
    807e:	430a      	orrs	r2, r1
    8080:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    8082:	2300      	movs	r3, #0
    8084:	e031      	b.n	80ea <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    8086:	4b1c      	ldr	r3, [pc, #112]	; (80f8 <system_clock_source_enable+0xa0>)
    8088:	4a1b      	ldr	r2, [pc, #108]	; (80f8 <system_clock_source_enable+0xa0>)
    808a:	6992      	ldr	r2, [r2, #24]
    808c:	2102      	movs	r1, #2
    808e:	430a      	orrs	r2, r1
    8090:	619a      	str	r2, [r3, #24]
		break;
    8092:	e029      	b.n	80e8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    8094:	4a18      	ldr	r2, [pc, #96]	; (80f8 <system_clock_source_enable+0xa0>)
    8096:	4b18      	ldr	r3, [pc, #96]	; (80f8 <system_clock_source_enable+0xa0>)
    8098:	8a1b      	ldrh	r3, [r3, #16]
    809a:	b29b      	uxth	r3, r3
    809c:	2102      	movs	r1, #2
    809e:	430b      	orrs	r3, r1
    80a0:	b29b      	uxth	r3, r3
    80a2:	8213      	strh	r3, [r2, #16]
		break;
    80a4:	e020      	b.n	80e8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    80a6:	4a14      	ldr	r2, [pc, #80]	; (80f8 <system_clock_source_enable+0xa0>)
    80a8:	4b13      	ldr	r3, [pc, #76]	; (80f8 <system_clock_source_enable+0xa0>)
    80aa:	8a9b      	ldrh	r3, [r3, #20]
    80ac:	b29b      	uxth	r3, r3
    80ae:	2102      	movs	r1, #2
    80b0:	430b      	orrs	r3, r1
    80b2:	b29b      	uxth	r3, r3
    80b4:	8293      	strh	r3, [r2, #20]
		break;
    80b6:	e017      	b.n	80e8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    80b8:	4b10      	ldr	r3, [pc, #64]	; (80fc <system_clock_source_enable+0xa4>)
    80ba:	681b      	ldr	r3, [r3, #0]
    80bc:	2202      	movs	r2, #2
    80be:	431a      	orrs	r2, r3
    80c0:	4b0e      	ldr	r3, [pc, #56]	; (80fc <system_clock_source_enable+0xa4>)
    80c2:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    80c4:	4b0e      	ldr	r3, [pc, #56]	; (8100 <system_clock_source_enable+0xa8>)
    80c6:	4798      	blx	r3
		break;
    80c8:	e00e      	b.n	80e8 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    80ca:	4a0b      	ldr	r2, [pc, #44]	; (80f8 <system_clock_source_enable+0xa0>)
    80cc:	490a      	ldr	r1, [pc, #40]	; (80f8 <system_clock_source_enable+0xa0>)
    80ce:	2344      	movs	r3, #68	; 0x44
    80d0:	5ccb      	ldrb	r3, [r1, r3]
    80d2:	b2db      	uxtb	r3, r3
    80d4:	2102      	movs	r1, #2
    80d6:	430b      	orrs	r3, r1
    80d8:	b2d9      	uxtb	r1, r3
    80da:	2344      	movs	r3, #68	; 0x44
    80dc:	54d1      	strb	r1, [r2, r3]
		break;
    80de:	e003      	b.n	80e8 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    80e0:	2300      	movs	r3, #0
    80e2:	e002      	b.n	80ea <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    80e4:	2317      	movs	r3, #23
    80e6:	e000      	b.n	80ea <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    80e8:	2300      	movs	r3, #0
}
    80ea:	0018      	movs	r0, r3
    80ec:	46bd      	mov	sp, r7
    80ee:	b002      	add	sp, #8
    80f0:	bd80      	pop	{r7, pc}
    80f2:	46c0      	nop			; (mov r8, r8)
    80f4:	0001ce50 	.word	0x0001ce50
    80f8:	40000800 	.word	0x40000800
    80fc:	20000230 	.word	0x20000230
    8100:	00007e15 	.word	0x00007e15

00008104 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    8104:	b580      	push	{r7, lr}
    8106:	b082      	sub	sp, #8
    8108:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    810a:	003b      	movs	r3, r7
    810c:	2201      	movs	r2, #1
    810e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    8110:	2300      	movs	r3, #0
    8112:	607b      	str	r3, [r7, #4]
    8114:	e009      	b.n	812a <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    8116:	687b      	ldr	r3, [r7, #4]
    8118:	b2db      	uxtb	r3, r3
    811a:	003a      	movs	r2, r7
    811c:	0011      	movs	r1, r2
    811e:	0018      	movs	r0, r3
    8120:	4b05      	ldr	r3, [pc, #20]	; (8138 <_switch_peripheral_gclk+0x34>)
    8122:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    8124:	687b      	ldr	r3, [r7, #4]
    8126:	3301      	adds	r3, #1
    8128:	607b      	str	r3, [r7, #4]
    812a:	687b      	ldr	r3, [r7, #4]
    812c:	2b24      	cmp	r3, #36	; 0x24
    812e:	d9f2      	bls.n	8116 <_switch_peripheral_gclk+0x12>
	}
}
    8130:	46c0      	nop			; (mov r8, r8)
    8132:	46bd      	mov	sp, r7
    8134:	b002      	add	sp, #8
    8136:	bd80      	pop	{r7, pc}
    8138:	000085ed 	.word	0x000085ed

0000813c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    813c:	b580      	push	{r7, lr}
    813e:	b0a2      	sub	sp, #136	; 0x88
    8140:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    8142:	4b4f      	ldr	r3, [pc, #316]	; (8280 <system_clock_init+0x144>)
    8144:	22c2      	movs	r2, #194	; 0xc2
    8146:	00d2      	lsls	r2, r2, #3
    8148:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    814a:	2000      	movs	r0, #0
    814c:	4b4d      	ldr	r3, [pc, #308]	; (8284 <system_clock_init+0x148>)
    814e:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    8150:	4b4d      	ldr	r3, [pc, #308]	; (8288 <system_clock_init+0x14c>)
    8152:	4798      	blx	r3
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    8154:	4a4a      	ldr	r2, [pc, #296]	; (8280 <system_clock_init+0x144>)
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    8156:	4b4d      	ldr	r3, [pc, #308]	; (828c <system_clock_init+0x150>)
    8158:	681b      	ldr	r3, [r3, #0]
    815a:	099b      	lsrs	r3, r3, #6
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    815c:	b2db      	uxtb	r3, r3
    815e:	1c19      	adds	r1, r3, #0
    8160:	237f      	movs	r3, #127	; 0x7f
    8162:	400b      	ands	r3, r1
    8164:	b2d9      	uxtb	r1, r3
	SYSCTRL->OSC32K.bit.CALIB =
    8166:	6993      	ldr	r3, [r2, #24]
    8168:	207f      	movs	r0, #127	; 0x7f
    816a:	4001      	ands	r1, r0
    816c:	0409      	lsls	r1, r1, #16
    816e:	4848      	ldr	r0, [pc, #288]	; (8290 <system_clock_init+0x154>)
    8170:	4003      	ands	r3, r0
    8172:	430b      	orrs	r3, r1
    8174:	6193      	str	r3, [r2, #24]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);
    8176:	2380      	movs	r3, #128	; 0x80
    8178:	18fb      	adds	r3, r7, r3
    817a:	0018      	movs	r0, r3
    817c:	4b45      	ldr	r3, [pc, #276]	; (8294 <system_clock_init+0x158>)
    817e:	4798      	blx	r3

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
    8180:	2380      	movs	r3, #128	; 0x80
    8182:	18fb      	adds	r3, r7, r3
    8184:	2207      	movs	r2, #7
    8186:	701a      	strb	r2, [r3, #0]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    8188:	2380      	movs	r3, #128	; 0x80
    818a:	18fb      	adds	r3, r7, r3
    818c:	2201      	movs	r2, #1
    818e:	705a      	strb	r2, [r3, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
    8190:	2380      	movs	r3, #128	; 0x80
    8192:	18fb      	adds	r3, r7, r3
    8194:	2201      	movs	r2, #1
    8196:	709a      	strb	r2, [r3, #2]
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    8198:	2380      	movs	r3, #128	; 0x80
    819a:	18fb      	adds	r3, r7, r3
    819c:	2201      	movs	r2, #1
    819e:	711a      	strb	r2, [r3, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    81a0:	2380      	movs	r3, #128	; 0x80
    81a2:	18fb      	adds	r3, r7, r3
    81a4:	2200      	movs	r2, #0
    81a6:	70da      	strb	r2, [r3, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    81a8:	2380      	movs	r3, #128	; 0x80
    81aa:	18fb      	adds	r3, r7, r3
    81ac:	0018      	movs	r0, r3
    81ae:	4b3a      	ldr	r3, [pc, #232]	; (8298 <system_clock_init+0x15c>)
    81b0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    81b2:	2004      	movs	r0, #4
    81b4:	4b39      	ldr	r3, [pc, #228]	; (829c <system_clock_init+0x160>)
    81b6:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    81b8:	237c      	movs	r3, #124	; 0x7c
    81ba:	18fb      	adds	r3, r7, r3
    81bc:	0018      	movs	r0, r3
    81be:	4b38      	ldr	r3, [pc, #224]	; (82a0 <system_clock_init+0x164>)
    81c0:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    81c2:	237c      	movs	r3, #124	; 0x7c
    81c4:	18fb      	adds	r3, r7, r3
    81c6:	2200      	movs	r2, #0
    81c8:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    81ca:	237c      	movs	r3, #124	; 0x7c
    81cc:	18fb      	adds	r3, r7, r3
    81ce:	2201      	movs	r2, #1
    81d0:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    81d2:	237c      	movs	r3, #124	; 0x7c
    81d4:	18fb      	adds	r3, r7, r3
    81d6:	2200      	movs	r2, #0
    81d8:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    81da:	237c      	movs	r3, #124	; 0x7c
    81dc:	18fb      	adds	r3, r7, r3
    81de:	0018      	movs	r0, r3
    81e0:	4b30      	ldr	r3, [pc, #192]	; (82a4 <system_clock_init+0x168>)
    81e2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    81e4:	2006      	movs	r0, #6
    81e6:	4b2d      	ldr	r3, [pc, #180]	; (829c <system_clock_init+0x160>)
    81e8:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    81ea:	4b2f      	ldr	r3, [pc, #188]	; (82a8 <system_clock_init+0x16c>)
    81ec:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    81ee:	2358      	movs	r3, #88	; 0x58
    81f0:	18fb      	adds	r3, r7, r3
    81f2:	0018      	movs	r0, r3
    81f4:	4b2d      	ldr	r3, [pc, #180]	; (82ac <system_clock_init+0x170>)
    81f6:	4798      	blx	r3
    81f8:	2358      	movs	r3, #88	; 0x58
    81fa:	18fb      	adds	r3, r7, r3
    81fc:	2204      	movs	r2, #4
    81fe:	701a      	strb	r2, [r3, #0]
    8200:	2358      	movs	r3, #88	; 0x58
    8202:	18fb      	adds	r3, r7, r3
    8204:	2220      	movs	r2, #32
    8206:	605a      	str	r2, [r3, #4]
    8208:	2358      	movs	r3, #88	; 0x58
    820a:	18fb      	adds	r3, r7, r3
    820c:	2200      	movs	r2, #0
    820e:	721a      	strb	r2, [r3, #8]
    8210:	2358      	movs	r3, #88	; 0x58
    8212:	18fb      	adds	r3, r7, r3
    8214:	2200      	movs	r2, #0
    8216:	725a      	strb	r2, [r3, #9]
    8218:	2358      	movs	r3, #88	; 0x58
    821a:	18fb      	adds	r3, r7, r3
    821c:	0019      	movs	r1, r3
    821e:	2002      	movs	r0, #2
    8220:	4b23      	ldr	r3, [pc, #140]	; (82b0 <system_clock_init+0x174>)
    8222:	4798      	blx	r3
    8224:	2002      	movs	r0, #2
    8226:	4b23      	ldr	r3, [pc, #140]	; (82b4 <system_clock_init+0x178>)
    8228:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    822a:	2000      	movs	r0, #0
    822c:	4b22      	ldr	r3, [pc, #136]	; (82b8 <system_clock_init+0x17c>)
    822e:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    8230:	2100      	movs	r1, #0
    8232:	2000      	movs	r0, #0
    8234:	4b21      	ldr	r3, [pc, #132]	; (82bc <system_clock_init+0x180>)
    8236:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    8238:	2100      	movs	r1, #0
    823a:	2001      	movs	r0, #1
    823c:	4b1f      	ldr	r3, [pc, #124]	; (82bc <system_clock_init+0x180>)
    823e:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    8240:	2100      	movs	r1, #0
    8242:	2002      	movs	r0, #2
    8244:	4b1d      	ldr	r3, [pc, #116]	; (82bc <system_clock_init+0x180>)
    8246:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    8248:	1d3b      	adds	r3, r7, #4
    824a:	0018      	movs	r0, r3
    824c:	4b17      	ldr	r3, [pc, #92]	; (82ac <system_clock_init+0x170>)
    824e:	4798      	blx	r3
    8250:	1d3b      	adds	r3, r7, #4
    8252:	2206      	movs	r2, #6
    8254:	701a      	strb	r2, [r3, #0]
    8256:	1d3b      	adds	r3, r7, #4
    8258:	2201      	movs	r2, #1
    825a:	605a      	str	r2, [r3, #4]
    825c:	1d3b      	adds	r3, r7, #4
    825e:	2200      	movs	r2, #0
    8260:	721a      	strb	r2, [r3, #8]
    8262:	1d3b      	adds	r3, r7, #4
    8264:	2200      	movs	r2, #0
    8266:	725a      	strb	r2, [r3, #9]
    8268:	1d3b      	adds	r3, r7, #4
    826a:	0019      	movs	r1, r3
    826c:	2000      	movs	r0, #0
    826e:	4b10      	ldr	r3, [pc, #64]	; (82b0 <system_clock_init+0x174>)
    8270:	4798      	blx	r3
    8272:	2000      	movs	r0, #0
    8274:	4b0f      	ldr	r3, [pc, #60]	; (82b4 <system_clock_init+0x178>)
    8276:	4798      	blx	r3
#endif
}
    8278:	46c0      	nop			; (mov r8, r8)
    827a:	46bd      	mov	sp, r7
    827c:	b022      	add	sp, #136	; 0x88
    827e:	bd80      	pop	{r7, pc}
    8280:	40000800 	.word	0x40000800
    8284:	00007dc5 	.word	0x00007dc5
    8288:	00008105 	.word	0x00008105
    828c:	00806024 	.word	0x00806024
    8290:	ff80ffff 	.word	0xff80ffff
    8294:	00007cfb 	.word	0x00007cfb
    8298:	00007f8d 	.word	0x00007f8d
    829c:	00008059 	.word	0x00008059
    82a0:	00007d2f 	.word	0x00007d2f
    82a4:	00007f15 	.word	0x00007f15
    82a8:	00008365 	.word	0x00008365
    82ac:	00007ccd 	.word	0x00007ccd
    82b0:	00008395 	.word	0x00008395
    82b4:	000084b9 	.word	0x000084b9
    82b8:	00007d51 	.word	0x00007d51
    82bc:	00007d71 	.word	0x00007d71

000082c0 <system_apb_clock_set_mask>:
{
    82c0:	b580      	push	{r7, lr}
    82c2:	b082      	sub	sp, #8
    82c4:	af00      	add	r7, sp, #0
    82c6:	0002      	movs	r2, r0
    82c8:	6039      	str	r1, [r7, #0]
    82ca:	1dfb      	adds	r3, r7, #7
    82cc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    82ce:	1dfb      	adds	r3, r7, #7
    82d0:	781b      	ldrb	r3, [r3, #0]
    82d2:	2b01      	cmp	r3, #1
    82d4:	d00a      	beq.n	82ec <system_apb_clock_set_mask+0x2c>
    82d6:	2b02      	cmp	r3, #2
    82d8:	d00f      	beq.n	82fa <system_apb_clock_set_mask+0x3a>
    82da:	2b00      	cmp	r3, #0
    82dc:	d114      	bne.n	8308 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    82de:	4b0e      	ldr	r3, [pc, #56]	; (8318 <system_apb_clock_set_mask+0x58>)
    82e0:	4a0d      	ldr	r2, [pc, #52]	; (8318 <system_apb_clock_set_mask+0x58>)
    82e2:	6991      	ldr	r1, [r2, #24]
    82e4:	683a      	ldr	r2, [r7, #0]
    82e6:	430a      	orrs	r2, r1
    82e8:	619a      	str	r2, [r3, #24]
			break;
    82ea:	e00f      	b.n	830c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    82ec:	4b0a      	ldr	r3, [pc, #40]	; (8318 <system_apb_clock_set_mask+0x58>)
    82ee:	4a0a      	ldr	r2, [pc, #40]	; (8318 <system_apb_clock_set_mask+0x58>)
    82f0:	69d1      	ldr	r1, [r2, #28]
    82f2:	683a      	ldr	r2, [r7, #0]
    82f4:	430a      	orrs	r2, r1
    82f6:	61da      	str	r2, [r3, #28]
			break;
    82f8:	e008      	b.n	830c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    82fa:	4b07      	ldr	r3, [pc, #28]	; (8318 <system_apb_clock_set_mask+0x58>)
    82fc:	4a06      	ldr	r2, [pc, #24]	; (8318 <system_apb_clock_set_mask+0x58>)
    82fe:	6a11      	ldr	r1, [r2, #32]
    8300:	683a      	ldr	r2, [r7, #0]
    8302:	430a      	orrs	r2, r1
    8304:	621a      	str	r2, [r3, #32]
			break;
    8306:	e001      	b.n	830c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    8308:	2317      	movs	r3, #23
    830a:	e000      	b.n	830e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    830c:	2300      	movs	r3, #0
}
    830e:	0018      	movs	r0, r3
    8310:	46bd      	mov	sp, r7
    8312:	b002      	add	sp, #8
    8314:	bd80      	pop	{r7, pc}
    8316:	46c0      	nop			; (mov r8, r8)
    8318:	40000400 	.word	0x40000400

0000831c <system_interrupt_enter_critical_section>:
{
    831c:	b580      	push	{r7, lr}
    831e:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    8320:	4b02      	ldr	r3, [pc, #8]	; (832c <system_interrupt_enter_critical_section+0x10>)
    8322:	4798      	blx	r3
}
    8324:	46c0      	nop			; (mov r8, r8)
    8326:	46bd      	mov	sp, r7
    8328:	bd80      	pop	{r7, pc}
    832a:	46c0      	nop			; (mov r8, r8)
    832c:	00007c39 	.word	0x00007c39

00008330 <system_interrupt_leave_critical_section>:
{
    8330:	b580      	push	{r7, lr}
    8332:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    8334:	4b02      	ldr	r3, [pc, #8]	; (8340 <system_interrupt_leave_critical_section+0x10>)
    8336:	4798      	blx	r3
}
    8338:	46c0      	nop			; (mov r8, r8)
    833a:	46bd      	mov	sp, r7
    833c:	bd80      	pop	{r7, pc}
    833e:	46c0      	nop			; (mov r8, r8)
    8340:	00007c8d 	.word	0x00007c8d

00008344 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    8344:	b580      	push	{r7, lr}
    8346:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    8348:	4b05      	ldr	r3, [pc, #20]	; (8360 <system_gclk_is_syncing+0x1c>)
    834a:	785b      	ldrb	r3, [r3, #1]
    834c:	b2db      	uxtb	r3, r3
    834e:	b25b      	sxtb	r3, r3
    8350:	2b00      	cmp	r3, #0
    8352:	da01      	bge.n	8358 <system_gclk_is_syncing+0x14>
		return true;
    8354:	2301      	movs	r3, #1
    8356:	e000      	b.n	835a <system_gclk_is_syncing+0x16>
	}

	return false;
    8358:	2300      	movs	r3, #0
}
    835a:	0018      	movs	r0, r3
    835c:	46bd      	mov	sp, r7
    835e:	bd80      	pop	{r7, pc}
    8360:	40000c00 	.word	0x40000c00

00008364 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    8364:	b580      	push	{r7, lr}
    8366:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    8368:	2108      	movs	r1, #8
    836a:	2000      	movs	r0, #0
    836c:	4b07      	ldr	r3, [pc, #28]	; (838c <system_gclk_init+0x28>)
    836e:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    8370:	4b07      	ldr	r3, [pc, #28]	; (8390 <system_gclk_init+0x2c>)
    8372:	2201      	movs	r2, #1
    8374:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    8376:	46c0      	nop			; (mov r8, r8)
    8378:	4b05      	ldr	r3, [pc, #20]	; (8390 <system_gclk_init+0x2c>)
    837a:	781b      	ldrb	r3, [r3, #0]
    837c:	b2db      	uxtb	r3, r3
    837e:	001a      	movs	r2, r3
    8380:	2301      	movs	r3, #1
    8382:	4013      	ands	r3, r2
    8384:	d1f8      	bne.n	8378 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    8386:	46c0      	nop			; (mov r8, r8)
    8388:	46bd      	mov	sp, r7
    838a:	bd80      	pop	{r7, pc}
    838c:	000082c1 	.word	0x000082c1
    8390:	40000c00 	.word	0x40000c00

00008394 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    8394:	b580      	push	{r7, lr}
    8396:	b086      	sub	sp, #24
    8398:	af00      	add	r7, sp, #0
    839a:	0002      	movs	r2, r0
    839c:	6039      	str	r1, [r7, #0]
    839e:	1dfb      	adds	r3, r7, #7
    83a0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    83a2:	1dfb      	adds	r3, r7, #7
    83a4:	781b      	ldrb	r3, [r3, #0]
    83a6:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    83a8:	1dfb      	adds	r3, r7, #7
    83aa:	781b      	ldrb	r3, [r3, #0]
    83ac:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    83ae:	683b      	ldr	r3, [r7, #0]
    83b0:	781b      	ldrb	r3, [r3, #0]
    83b2:	021b      	lsls	r3, r3, #8
    83b4:	001a      	movs	r2, r3
    83b6:	697b      	ldr	r3, [r7, #20]
    83b8:	4313      	orrs	r3, r2
    83ba:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    83bc:	683b      	ldr	r3, [r7, #0]
    83be:	785b      	ldrb	r3, [r3, #1]
    83c0:	2b00      	cmp	r3, #0
    83c2:	d004      	beq.n	83ce <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    83c4:	697b      	ldr	r3, [r7, #20]
    83c6:	2280      	movs	r2, #128	; 0x80
    83c8:	02d2      	lsls	r2, r2, #11
    83ca:	4313      	orrs	r3, r2
    83cc:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    83ce:	683b      	ldr	r3, [r7, #0]
    83d0:	7a5b      	ldrb	r3, [r3, #9]
    83d2:	2b00      	cmp	r3, #0
    83d4:	d004      	beq.n	83e0 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    83d6:	697b      	ldr	r3, [r7, #20]
    83d8:	2280      	movs	r2, #128	; 0x80
    83da:	0312      	lsls	r2, r2, #12
    83dc:	4313      	orrs	r3, r2
    83de:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    83e0:	683b      	ldr	r3, [r7, #0]
    83e2:	685b      	ldr	r3, [r3, #4]
    83e4:	2b01      	cmp	r3, #1
    83e6:	d92c      	bls.n	8442 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    83e8:	683b      	ldr	r3, [r7, #0]
    83ea:	685a      	ldr	r2, [r3, #4]
    83ec:	683b      	ldr	r3, [r7, #0]
    83ee:	685b      	ldr	r3, [r3, #4]
    83f0:	3b01      	subs	r3, #1
    83f2:	4013      	ands	r3, r2
    83f4:	d11a      	bne.n	842c <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    83f6:	2300      	movs	r3, #0
    83f8:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    83fa:	2302      	movs	r3, #2
    83fc:	60bb      	str	r3, [r7, #8]
    83fe:	e005      	b.n	840c <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    8400:	68fb      	ldr	r3, [r7, #12]
    8402:	3301      	adds	r3, #1
    8404:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    8406:	68bb      	ldr	r3, [r7, #8]
    8408:	005b      	lsls	r3, r3, #1
    840a:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    840c:	683b      	ldr	r3, [r7, #0]
    840e:	685a      	ldr	r2, [r3, #4]
    8410:	68bb      	ldr	r3, [r7, #8]
    8412:	429a      	cmp	r2, r3
    8414:	d8f4      	bhi.n	8400 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    8416:	68fb      	ldr	r3, [r7, #12]
    8418:	021b      	lsls	r3, r3, #8
    841a:	693a      	ldr	r2, [r7, #16]
    841c:	4313      	orrs	r3, r2
    841e:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    8420:	697b      	ldr	r3, [r7, #20]
    8422:	2280      	movs	r2, #128	; 0x80
    8424:	0352      	lsls	r2, r2, #13
    8426:	4313      	orrs	r3, r2
    8428:	617b      	str	r3, [r7, #20]
    842a:	e00a      	b.n	8442 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    842c:	683b      	ldr	r3, [r7, #0]
    842e:	685b      	ldr	r3, [r3, #4]
    8430:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    8432:	693a      	ldr	r2, [r7, #16]
    8434:	4313      	orrs	r3, r2
    8436:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    8438:	697b      	ldr	r3, [r7, #20]
    843a:	2280      	movs	r2, #128	; 0x80
    843c:	0292      	lsls	r2, r2, #10
    843e:	4313      	orrs	r3, r2
    8440:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    8442:	683b      	ldr	r3, [r7, #0]
    8444:	7a1b      	ldrb	r3, [r3, #8]
    8446:	2b00      	cmp	r3, #0
    8448:	d004      	beq.n	8454 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    844a:	697b      	ldr	r3, [r7, #20]
    844c:	2280      	movs	r2, #128	; 0x80
    844e:	0392      	lsls	r2, r2, #14
    8450:	4313      	orrs	r3, r2
    8452:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    8454:	46c0      	nop			; (mov r8, r8)
    8456:	4b13      	ldr	r3, [pc, #76]	; (84a4 <system_gclk_gen_set_config+0x110>)
    8458:	4798      	blx	r3
    845a:	1e03      	subs	r3, r0, #0
    845c:	d1fb      	bne.n	8456 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    845e:	4b12      	ldr	r3, [pc, #72]	; (84a8 <system_gclk_gen_set_config+0x114>)
    8460:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    8462:	4a12      	ldr	r2, [pc, #72]	; (84ac <system_gclk_gen_set_config+0x118>)
    8464:	1dfb      	adds	r3, r7, #7
    8466:	781b      	ldrb	r3, [r3, #0]
    8468:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    846a:	46c0      	nop			; (mov r8, r8)
    846c:	4b0d      	ldr	r3, [pc, #52]	; (84a4 <system_gclk_gen_set_config+0x110>)
    846e:	4798      	blx	r3
    8470:	1e03      	subs	r3, r0, #0
    8472:	d1fb      	bne.n	846c <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    8474:	4b0e      	ldr	r3, [pc, #56]	; (84b0 <system_gclk_gen_set_config+0x11c>)
    8476:	693a      	ldr	r2, [r7, #16]
    8478:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    847a:	46c0      	nop			; (mov r8, r8)
    847c:	4b09      	ldr	r3, [pc, #36]	; (84a4 <system_gclk_gen_set_config+0x110>)
    847e:	4798      	blx	r3
    8480:	1e03      	subs	r3, r0, #0
    8482:	d1fb      	bne.n	847c <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    8484:	4b0a      	ldr	r3, [pc, #40]	; (84b0 <system_gclk_gen_set_config+0x11c>)
    8486:	4a0a      	ldr	r2, [pc, #40]	; (84b0 <system_gclk_gen_set_config+0x11c>)
    8488:	6851      	ldr	r1, [r2, #4]
    848a:	2280      	movs	r2, #128	; 0x80
    848c:	0252      	lsls	r2, r2, #9
    848e:	4011      	ands	r1, r2
    8490:	697a      	ldr	r2, [r7, #20]
    8492:	430a      	orrs	r2, r1
    8494:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    8496:	4b07      	ldr	r3, [pc, #28]	; (84b4 <system_gclk_gen_set_config+0x120>)
    8498:	4798      	blx	r3
}
    849a:	46c0      	nop			; (mov r8, r8)
    849c:	46bd      	mov	sp, r7
    849e:	b006      	add	sp, #24
    84a0:	bd80      	pop	{r7, pc}
    84a2:	46c0      	nop			; (mov r8, r8)
    84a4:	00008345 	.word	0x00008345
    84a8:	0000831d 	.word	0x0000831d
    84ac:	40000c08 	.word	0x40000c08
    84b0:	40000c00 	.word	0x40000c00
    84b4:	00008331 	.word	0x00008331

000084b8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    84b8:	b580      	push	{r7, lr}
    84ba:	b082      	sub	sp, #8
    84bc:	af00      	add	r7, sp, #0
    84be:	0002      	movs	r2, r0
    84c0:	1dfb      	adds	r3, r7, #7
    84c2:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    84c4:	46c0      	nop			; (mov r8, r8)
    84c6:	4b0e      	ldr	r3, [pc, #56]	; (8500 <system_gclk_gen_enable+0x48>)
    84c8:	4798      	blx	r3
    84ca:	1e03      	subs	r3, r0, #0
    84cc:	d1fb      	bne.n	84c6 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    84ce:	4b0d      	ldr	r3, [pc, #52]	; (8504 <system_gclk_gen_enable+0x4c>)
    84d0:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    84d2:	4a0d      	ldr	r2, [pc, #52]	; (8508 <system_gclk_gen_enable+0x50>)
    84d4:	1dfb      	adds	r3, r7, #7
    84d6:	781b      	ldrb	r3, [r3, #0]
    84d8:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    84da:	46c0      	nop			; (mov r8, r8)
    84dc:	4b08      	ldr	r3, [pc, #32]	; (8500 <system_gclk_gen_enable+0x48>)
    84de:	4798      	blx	r3
    84e0:	1e03      	subs	r3, r0, #0
    84e2:	d1fb      	bne.n	84dc <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    84e4:	4b09      	ldr	r3, [pc, #36]	; (850c <system_gclk_gen_enable+0x54>)
    84e6:	4a09      	ldr	r2, [pc, #36]	; (850c <system_gclk_gen_enable+0x54>)
    84e8:	6852      	ldr	r2, [r2, #4]
    84ea:	2180      	movs	r1, #128	; 0x80
    84ec:	0249      	lsls	r1, r1, #9
    84ee:	430a      	orrs	r2, r1
    84f0:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    84f2:	4b07      	ldr	r3, [pc, #28]	; (8510 <system_gclk_gen_enable+0x58>)
    84f4:	4798      	blx	r3
}
    84f6:	46c0      	nop			; (mov r8, r8)
    84f8:	46bd      	mov	sp, r7
    84fa:	b002      	add	sp, #8
    84fc:	bd80      	pop	{r7, pc}
    84fe:	46c0      	nop			; (mov r8, r8)
    8500:	00008345 	.word	0x00008345
    8504:	0000831d 	.word	0x0000831d
    8508:	40000c04 	.word	0x40000c04
    850c:	40000c00 	.word	0x40000c00
    8510:	00008331 	.word	0x00008331

00008514 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    8514:	b580      	push	{r7, lr}
    8516:	b086      	sub	sp, #24
    8518:	af00      	add	r7, sp, #0
    851a:	0002      	movs	r2, r0
    851c:	1dfb      	adds	r3, r7, #7
    851e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    8520:	46c0      	nop			; (mov r8, r8)
    8522:	4b2a      	ldr	r3, [pc, #168]	; (85cc <system_gclk_gen_get_hz+0xb8>)
    8524:	4798      	blx	r3
    8526:	1e03      	subs	r3, r0, #0
    8528:	d1fb      	bne.n	8522 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    852a:	4b29      	ldr	r3, [pc, #164]	; (85d0 <system_gclk_gen_get_hz+0xbc>)
    852c:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    852e:	4a29      	ldr	r2, [pc, #164]	; (85d4 <system_gclk_gen_get_hz+0xc0>)
    8530:	1dfb      	adds	r3, r7, #7
    8532:	781b      	ldrb	r3, [r3, #0]
    8534:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    8536:	46c0      	nop			; (mov r8, r8)
    8538:	4b24      	ldr	r3, [pc, #144]	; (85cc <system_gclk_gen_get_hz+0xb8>)
    853a:	4798      	blx	r3
    853c:	1e03      	subs	r3, r0, #0
    853e:	d1fb      	bne.n	8538 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    8540:	4b25      	ldr	r3, [pc, #148]	; (85d8 <system_gclk_gen_get_hz+0xc4>)
    8542:	685b      	ldr	r3, [r3, #4]
    8544:	04db      	lsls	r3, r3, #19
    8546:	0edb      	lsrs	r3, r3, #27
    8548:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    854a:	0018      	movs	r0, r3
    854c:	4b23      	ldr	r3, [pc, #140]	; (85dc <system_gclk_gen_get_hz+0xc8>)
    854e:	4798      	blx	r3
    8550:	0003      	movs	r3, r0
    8552:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    8554:	4a1f      	ldr	r2, [pc, #124]	; (85d4 <system_gclk_gen_get_hz+0xc0>)
    8556:	1dfb      	adds	r3, r7, #7
    8558:	781b      	ldrb	r3, [r3, #0]
    855a:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    855c:	4b1e      	ldr	r3, [pc, #120]	; (85d8 <system_gclk_gen_get_hz+0xc4>)
    855e:	685b      	ldr	r3, [r3, #4]
    8560:	02db      	lsls	r3, r3, #11
    8562:	0fdb      	lsrs	r3, r3, #31
    8564:	b2da      	uxtb	r2, r3
    8566:	2313      	movs	r3, #19
    8568:	18fb      	adds	r3, r7, r3
    856a:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    856c:	4a1c      	ldr	r2, [pc, #112]	; (85e0 <system_gclk_gen_get_hz+0xcc>)
    856e:	1dfb      	adds	r3, r7, #7
    8570:	781b      	ldrb	r3, [r3, #0]
    8572:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    8574:	46c0      	nop			; (mov r8, r8)
    8576:	4b15      	ldr	r3, [pc, #84]	; (85cc <system_gclk_gen_get_hz+0xb8>)
    8578:	4798      	blx	r3
    857a:	1e03      	subs	r3, r0, #0
    857c:	d1fb      	bne.n	8576 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    857e:	4b16      	ldr	r3, [pc, #88]	; (85d8 <system_gclk_gen_get_hz+0xc4>)
    8580:	689b      	ldr	r3, [r3, #8]
    8582:	021b      	lsls	r3, r3, #8
    8584:	0c1b      	lsrs	r3, r3, #16
    8586:	b29b      	uxth	r3, r3
    8588:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    858a:	4b16      	ldr	r3, [pc, #88]	; (85e4 <system_gclk_gen_get_hz+0xd0>)
    858c:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    858e:	2313      	movs	r3, #19
    8590:	18fb      	adds	r3, r7, r3
    8592:	781b      	ldrb	r3, [r3, #0]
    8594:	2b00      	cmp	r3, #0
    8596:	d109      	bne.n	85ac <system_gclk_gen_get_hz+0x98>
    8598:	68fb      	ldr	r3, [r7, #12]
    859a:	2b01      	cmp	r3, #1
    859c:	d906      	bls.n	85ac <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    859e:	4b12      	ldr	r3, [pc, #72]	; (85e8 <system_gclk_gen_get_hz+0xd4>)
    85a0:	68f9      	ldr	r1, [r7, #12]
    85a2:	6978      	ldr	r0, [r7, #20]
    85a4:	4798      	blx	r3
    85a6:	0003      	movs	r3, r0
    85a8:	617b      	str	r3, [r7, #20]
    85aa:	e00a      	b.n	85c2 <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    85ac:	2313      	movs	r3, #19
    85ae:	18fb      	adds	r3, r7, r3
    85b0:	781b      	ldrb	r3, [r3, #0]
    85b2:	2b00      	cmp	r3, #0
    85b4:	d005      	beq.n	85c2 <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    85b6:	68fb      	ldr	r3, [r7, #12]
    85b8:	3301      	adds	r3, #1
    85ba:	697a      	ldr	r2, [r7, #20]
    85bc:	40da      	lsrs	r2, r3
    85be:	0013      	movs	r3, r2
    85c0:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    85c2:	697b      	ldr	r3, [r7, #20]
}
    85c4:	0018      	movs	r0, r3
    85c6:	46bd      	mov	sp, r7
    85c8:	b006      	add	sp, #24
    85ca:	bd80      	pop	{r7, pc}
    85cc:	00008345 	.word	0x00008345
    85d0:	0000831d 	.word	0x0000831d
    85d4:	40000c04 	.word	0x40000c04
    85d8:	40000c00 	.word	0x40000c00
    85dc:	00007e59 	.word	0x00007e59
    85e0:	40000c08 	.word	0x40000c08
    85e4:	00008331 	.word	0x00008331
    85e8:	000199c5 	.word	0x000199c5

000085ec <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    85ec:	b580      	push	{r7, lr}
    85ee:	b084      	sub	sp, #16
    85f0:	af00      	add	r7, sp, #0
    85f2:	0002      	movs	r2, r0
    85f4:	6039      	str	r1, [r7, #0]
    85f6:	1dfb      	adds	r3, r7, #7
    85f8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    85fa:	1dfb      	adds	r3, r7, #7
    85fc:	781b      	ldrb	r3, [r3, #0]
    85fe:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    8600:	683b      	ldr	r3, [r7, #0]
    8602:	781b      	ldrb	r3, [r3, #0]
    8604:	021b      	lsls	r3, r3, #8
    8606:	001a      	movs	r2, r3
    8608:	68fb      	ldr	r3, [r7, #12]
    860a:	4313      	orrs	r3, r2
    860c:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    860e:	1dfb      	adds	r3, r7, #7
    8610:	781b      	ldrb	r3, [r3, #0]
    8612:	0018      	movs	r0, r3
    8614:	4b04      	ldr	r3, [pc, #16]	; (8628 <system_gclk_chan_set_config+0x3c>)
    8616:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    8618:	4b04      	ldr	r3, [pc, #16]	; (862c <system_gclk_chan_set_config+0x40>)
    861a:	68fa      	ldr	r2, [r7, #12]
    861c:	b292      	uxth	r2, r2
    861e:	805a      	strh	r2, [r3, #2]
}
    8620:	46c0      	nop			; (mov r8, r8)
    8622:	46bd      	mov	sp, r7
    8624:	b004      	add	sp, #16
    8626:	bd80      	pop	{r7, pc}
    8628:	00008679 	.word	0x00008679
    862c:	40000c00 	.word	0x40000c00

00008630 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    8630:	b580      	push	{r7, lr}
    8632:	b082      	sub	sp, #8
    8634:	af00      	add	r7, sp, #0
    8636:	0002      	movs	r2, r0
    8638:	1dfb      	adds	r3, r7, #7
    863a:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    863c:	4b0a      	ldr	r3, [pc, #40]	; (8668 <system_gclk_chan_enable+0x38>)
    863e:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    8640:	4a0a      	ldr	r2, [pc, #40]	; (866c <system_gclk_chan_enable+0x3c>)
    8642:	1dfb      	adds	r3, r7, #7
    8644:	781b      	ldrb	r3, [r3, #0]
    8646:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    8648:	4909      	ldr	r1, [pc, #36]	; (8670 <system_gclk_chan_enable+0x40>)
    864a:	4b09      	ldr	r3, [pc, #36]	; (8670 <system_gclk_chan_enable+0x40>)
    864c:	885b      	ldrh	r3, [r3, #2]
    864e:	b29b      	uxth	r3, r3
    8650:	2280      	movs	r2, #128	; 0x80
    8652:	01d2      	lsls	r2, r2, #7
    8654:	4313      	orrs	r3, r2
    8656:	b29b      	uxth	r3, r3
    8658:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    865a:	4b06      	ldr	r3, [pc, #24]	; (8674 <system_gclk_chan_enable+0x44>)
    865c:	4798      	blx	r3
}
    865e:	46c0      	nop			; (mov r8, r8)
    8660:	46bd      	mov	sp, r7
    8662:	b002      	add	sp, #8
    8664:	bd80      	pop	{r7, pc}
    8666:	46c0      	nop			; (mov r8, r8)
    8668:	0000831d 	.word	0x0000831d
    866c:	40000c02 	.word	0x40000c02
    8670:	40000c00 	.word	0x40000c00
    8674:	00008331 	.word	0x00008331

00008678 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    8678:	b580      	push	{r7, lr}
    867a:	b084      	sub	sp, #16
    867c:	af00      	add	r7, sp, #0
    867e:	0002      	movs	r2, r0
    8680:	1dfb      	adds	r3, r7, #7
    8682:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    8684:	4b1c      	ldr	r3, [pc, #112]	; (86f8 <system_gclk_chan_disable+0x80>)
    8686:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    8688:	4a1c      	ldr	r2, [pc, #112]	; (86fc <system_gclk_chan_disable+0x84>)
    868a:	1dfb      	adds	r3, r7, #7
    868c:	781b      	ldrb	r3, [r3, #0]
    868e:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    8690:	4b1b      	ldr	r3, [pc, #108]	; (8700 <system_gclk_chan_disable+0x88>)
    8692:	885b      	ldrh	r3, [r3, #2]
    8694:	051b      	lsls	r3, r3, #20
    8696:	0f1b      	lsrs	r3, r3, #28
    8698:	b2db      	uxtb	r3, r3
    869a:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    869c:	4a18      	ldr	r2, [pc, #96]	; (8700 <system_gclk_chan_disable+0x88>)
    869e:	8853      	ldrh	r3, [r2, #2]
    86a0:	4918      	ldr	r1, [pc, #96]	; (8704 <system_gclk_chan_disable+0x8c>)
    86a2:	400b      	ands	r3, r1
    86a4:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    86a6:	4a16      	ldr	r2, [pc, #88]	; (8700 <system_gclk_chan_disable+0x88>)
    86a8:	4b15      	ldr	r3, [pc, #84]	; (8700 <system_gclk_chan_disable+0x88>)
    86aa:	885b      	ldrh	r3, [r3, #2]
    86ac:	b29b      	uxth	r3, r3
    86ae:	4916      	ldr	r1, [pc, #88]	; (8708 <system_gclk_chan_disable+0x90>)
    86b0:	400b      	ands	r3, r1
    86b2:	b29b      	uxth	r3, r3
    86b4:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    86b6:	46c0      	nop			; (mov r8, r8)
    86b8:	4b11      	ldr	r3, [pc, #68]	; (8700 <system_gclk_chan_disable+0x88>)
    86ba:	885b      	ldrh	r3, [r3, #2]
    86bc:	b29b      	uxth	r3, r3
    86be:	001a      	movs	r2, r3
    86c0:	2380      	movs	r3, #128	; 0x80
    86c2:	01db      	lsls	r3, r3, #7
    86c4:	4013      	ands	r3, r2
    86c6:	d1f7      	bne.n	86b8 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    86c8:	4a0d      	ldr	r2, [pc, #52]	; (8700 <system_gclk_chan_disable+0x88>)
    86ca:	68fb      	ldr	r3, [r7, #12]
    86cc:	b2db      	uxtb	r3, r3
    86ce:	1c19      	adds	r1, r3, #0
    86d0:	230f      	movs	r3, #15
    86d2:	400b      	ands	r3, r1
    86d4:	b2d9      	uxtb	r1, r3
    86d6:	8853      	ldrh	r3, [r2, #2]
    86d8:	1c08      	adds	r0, r1, #0
    86da:	210f      	movs	r1, #15
    86dc:	4001      	ands	r1, r0
    86de:	0208      	lsls	r0, r1, #8
    86e0:	4908      	ldr	r1, [pc, #32]	; (8704 <system_gclk_chan_disable+0x8c>)
    86e2:	400b      	ands	r3, r1
    86e4:	1c19      	adds	r1, r3, #0
    86e6:	1c03      	adds	r3, r0, #0
    86e8:	430b      	orrs	r3, r1
    86ea:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    86ec:	4b07      	ldr	r3, [pc, #28]	; (870c <system_gclk_chan_disable+0x94>)
    86ee:	4798      	blx	r3
}
    86f0:	46c0      	nop			; (mov r8, r8)
    86f2:	46bd      	mov	sp, r7
    86f4:	b004      	add	sp, #16
    86f6:	bd80      	pop	{r7, pc}
    86f8:	0000831d 	.word	0x0000831d
    86fc:	40000c02 	.word	0x40000c02
    8700:	40000c00 	.word	0x40000c00
    8704:	fffff0ff 	.word	0xfffff0ff
    8708:	ffffbfff 	.word	0xffffbfff
    870c:	00008331 	.word	0x00008331

00008710 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    8710:	b580      	push	{r7, lr}
    8712:	b084      	sub	sp, #16
    8714:	af00      	add	r7, sp, #0
    8716:	0002      	movs	r2, r0
    8718:	1dfb      	adds	r3, r7, #7
    871a:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    871c:	4b0d      	ldr	r3, [pc, #52]	; (8754 <system_gclk_chan_get_hz+0x44>)
    871e:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    8720:	4a0d      	ldr	r2, [pc, #52]	; (8758 <system_gclk_chan_get_hz+0x48>)
    8722:	1dfb      	adds	r3, r7, #7
    8724:	781b      	ldrb	r3, [r3, #0]
    8726:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    8728:	4b0c      	ldr	r3, [pc, #48]	; (875c <system_gclk_chan_get_hz+0x4c>)
    872a:	885b      	ldrh	r3, [r3, #2]
    872c:	051b      	lsls	r3, r3, #20
    872e:	0f1b      	lsrs	r3, r3, #28
    8730:	b2da      	uxtb	r2, r3
    8732:	230f      	movs	r3, #15
    8734:	18fb      	adds	r3, r7, r3
    8736:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    8738:	4b09      	ldr	r3, [pc, #36]	; (8760 <system_gclk_chan_get_hz+0x50>)
    873a:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    873c:	230f      	movs	r3, #15
    873e:	18fb      	adds	r3, r7, r3
    8740:	781b      	ldrb	r3, [r3, #0]
    8742:	0018      	movs	r0, r3
    8744:	4b07      	ldr	r3, [pc, #28]	; (8764 <system_gclk_chan_get_hz+0x54>)
    8746:	4798      	blx	r3
    8748:	0003      	movs	r3, r0
}
    874a:	0018      	movs	r0, r3
    874c:	46bd      	mov	sp, r7
    874e:	b004      	add	sp, #16
    8750:	bd80      	pop	{r7, pc}
    8752:	46c0      	nop			; (mov r8, r8)
    8754:	0000831d 	.word	0x0000831d
    8758:	40000c02 	.word	0x40000c02
    875c:	40000c00 	.word	0x40000c00
    8760:	00008331 	.word	0x00008331
    8764:	00008515 	.word	0x00008515

00008768 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8768:	b580      	push	{r7, lr}
    876a:	b084      	sub	sp, #16
    876c:	af00      	add	r7, sp, #0
    876e:	0002      	movs	r2, r0
    8770:	1dfb      	adds	r3, r7, #7
    8772:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8774:	230f      	movs	r3, #15
    8776:	18fb      	adds	r3, r7, r3
    8778:	1dfa      	adds	r2, r7, #7
    877a:	7812      	ldrb	r2, [r2, #0]
    877c:	09d2      	lsrs	r2, r2, #7
    877e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8780:	230e      	movs	r3, #14
    8782:	18fb      	adds	r3, r7, r3
    8784:	1dfa      	adds	r2, r7, #7
    8786:	7812      	ldrb	r2, [r2, #0]
    8788:	0952      	lsrs	r2, r2, #5
    878a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    878c:	4b0d      	ldr	r3, [pc, #52]	; (87c4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    878e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    8790:	230f      	movs	r3, #15
    8792:	18fb      	adds	r3, r7, r3
    8794:	781b      	ldrb	r3, [r3, #0]
    8796:	2b00      	cmp	r3, #0
    8798:	d10f      	bne.n	87ba <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    879a:	230f      	movs	r3, #15
    879c:	18fb      	adds	r3, r7, r3
    879e:	781b      	ldrb	r3, [r3, #0]
    87a0:	009b      	lsls	r3, r3, #2
    87a2:	2210      	movs	r2, #16
    87a4:	4694      	mov	ip, r2
    87a6:	44bc      	add	ip, r7
    87a8:	4463      	add	r3, ip
    87aa:	3b08      	subs	r3, #8
    87ac:	681a      	ldr	r2, [r3, #0]
    87ae:	230e      	movs	r3, #14
    87b0:	18fb      	adds	r3, r7, r3
    87b2:	781b      	ldrb	r3, [r3, #0]
    87b4:	01db      	lsls	r3, r3, #7
    87b6:	18d3      	adds	r3, r2, r3
    87b8:	e000      	b.n	87bc <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    87ba:	2300      	movs	r3, #0
	}
}
    87bc:	0018      	movs	r0, r3
    87be:	46bd      	mov	sp, r7
    87c0:	b004      	add	sp, #16
    87c2:	bd80      	pop	{r7, pc}
    87c4:	41004400 	.word	0x41004400

000087c8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    87c8:	b580      	push	{r7, lr}
    87ca:	b088      	sub	sp, #32
    87cc:	af00      	add	r7, sp, #0
    87ce:	60f8      	str	r0, [r7, #12]
    87d0:	60b9      	str	r1, [r7, #8]
    87d2:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    87d4:	2300      	movs	r3, #0
    87d6:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    87d8:	687b      	ldr	r3, [r7, #4]
    87da:	78db      	ldrb	r3, [r3, #3]
    87dc:	2201      	movs	r2, #1
    87de:	4053      	eors	r3, r2
    87e0:	b2db      	uxtb	r3, r3
    87e2:	2b00      	cmp	r3, #0
    87e4:	d035      	beq.n	8852 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    87e6:	687b      	ldr	r3, [r7, #4]
    87e8:	781b      	ldrb	r3, [r3, #0]
    87ea:	2b80      	cmp	r3, #128	; 0x80
    87ec:	d00b      	beq.n	8806 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    87ee:	69fb      	ldr	r3, [r7, #28]
    87f0:	2280      	movs	r2, #128	; 0x80
    87f2:	0252      	lsls	r2, r2, #9
    87f4:	4313      	orrs	r3, r2
    87f6:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    87f8:	687b      	ldr	r3, [r7, #4]
    87fa:	781b      	ldrb	r3, [r3, #0]
    87fc:	061b      	lsls	r3, r3, #24
    87fe:	001a      	movs	r2, r3
    8800:	69fb      	ldr	r3, [r7, #28]
    8802:	4313      	orrs	r3, r2
    8804:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    8806:	687b      	ldr	r3, [r7, #4]
    8808:	785b      	ldrb	r3, [r3, #1]
    880a:	2b00      	cmp	r3, #0
    880c:	d003      	beq.n	8816 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    880e:	687b      	ldr	r3, [r7, #4]
    8810:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    8812:	2b02      	cmp	r3, #2
    8814:	d110      	bne.n	8838 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    8816:	69fb      	ldr	r3, [r7, #28]
    8818:	2280      	movs	r2, #128	; 0x80
    881a:	0292      	lsls	r2, r2, #10
    881c:	4313      	orrs	r3, r2
    881e:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    8820:	687b      	ldr	r3, [r7, #4]
    8822:	789b      	ldrb	r3, [r3, #2]
    8824:	2b00      	cmp	r3, #0
    8826:	d004      	beq.n	8832 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    8828:	69fb      	ldr	r3, [r7, #28]
    882a:	2280      	movs	r2, #128	; 0x80
    882c:	02d2      	lsls	r2, r2, #11
    882e:	4313      	orrs	r3, r2
    8830:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    8832:	68fb      	ldr	r3, [r7, #12]
    8834:	68ba      	ldr	r2, [r7, #8]
    8836:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    8838:	687b      	ldr	r3, [r7, #4]
    883a:	785b      	ldrb	r3, [r3, #1]
    883c:	2b01      	cmp	r3, #1
    883e:	d003      	beq.n	8848 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    8840:	687b      	ldr	r3, [r7, #4]
    8842:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    8844:	2b02      	cmp	r3, #2
    8846:	d107      	bne.n	8858 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    8848:	69fb      	ldr	r3, [r7, #28]
    884a:	4a22      	ldr	r2, [pc, #136]	; (88d4 <_system_pinmux_config+0x10c>)
    884c:	4013      	ands	r3, r2
    884e:	61fb      	str	r3, [r7, #28]
    8850:	e002      	b.n	8858 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    8852:	68fb      	ldr	r3, [r7, #12]
    8854:	68ba      	ldr	r2, [r7, #8]
    8856:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    8858:	68bb      	ldr	r3, [r7, #8]
    885a:	041b      	lsls	r3, r3, #16
    885c:	0c1b      	lsrs	r3, r3, #16
    885e:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    8860:	68bb      	ldr	r3, [r7, #8]
    8862:	0c1b      	lsrs	r3, r3, #16
    8864:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8866:	69ba      	ldr	r2, [r7, #24]
    8868:	69fb      	ldr	r3, [r7, #28]
    886a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    886c:	22a0      	movs	r2, #160	; 0xa0
    886e:	05d2      	lsls	r2, r2, #23
    8870:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8872:	68fb      	ldr	r3, [r7, #12]
    8874:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8876:	697a      	ldr	r2, [r7, #20]
    8878:	69fb      	ldr	r3, [r7, #28]
    887a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    887c:	22d0      	movs	r2, #208	; 0xd0
    887e:	0612      	lsls	r2, r2, #24
    8880:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8882:	68fb      	ldr	r3, [r7, #12]
    8884:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    8886:	687b      	ldr	r3, [r7, #4]
    8888:	78db      	ldrb	r3, [r3, #3]
    888a:	2201      	movs	r2, #1
    888c:	4053      	eors	r3, r2
    888e:	b2db      	uxtb	r3, r3
    8890:	2b00      	cmp	r3, #0
    8892:	d01a      	beq.n	88ca <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    8894:	69fa      	ldr	r2, [r7, #28]
    8896:	2380      	movs	r3, #128	; 0x80
    8898:	02db      	lsls	r3, r3, #11
    889a:	4013      	ands	r3, r2
    889c:	d00a      	beq.n	88b4 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    889e:	687b      	ldr	r3, [r7, #4]
    88a0:	789b      	ldrb	r3, [r3, #2]
    88a2:	2b01      	cmp	r3, #1
    88a4:	d103      	bne.n	88ae <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    88a6:	68fb      	ldr	r3, [r7, #12]
    88a8:	68ba      	ldr	r2, [r7, #8]
    88aa:	619a      	str	r2, [r3, #24]
    88ac:	e002      	b.n	88b4 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    88ae:	68fb      	ldr	r3, [r7, #12]
    88b0:	68ba      	ldr	r2, [r7, #8]
    88b2:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    88b4:	687b      	ldr	r3, [r7, #4]
    88b6:	785b      	ldrb	r3, [r3, #1]
    88b8:	2b01      	cmp	r3, #1
    88ba:	d003      	beq.n	88c4 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    88bc:	687b      	ldr	r3, [r7, #4]
    88be:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    88c0:	2b02      	cmp	r3, #2
    88c2:	d102      	bne.n	88ca <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    88c4:	68fb      	ldr	r3, [r7, #12]
    88c6:	68ba      	ldr	r2, [r7, #8]
    88c8:	609a      	str	r2, [r3, #8]
		}
	}
}
    88ca:	46c0      	nop			; (mov r8, r8)
    88cc:	46bd      	mov	sp, r7
    88ce:	b008      	add	sp, #32
    88d0:	bd80      	pop	{r7, pc}
    88d2:	46c0      	nop			; (mov r8, r8)
    88d4:	fffbffff 	.word	0xfffbffff

000088d8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    88d8:	b580      	push	{r7, lr}
    88da:	b084      	sub	sp, #16
    88dc:	af00      	add	r7, sp, #0
    88de:	0002      	movs	r2, r0
    88e0:	6039      	str	r1, [r7, #0]
    88e2:	1dfb      	adds	r3, r7, #7
    88e4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    88e6:	1dfb      	adds	r3, r7, #7
    88e8:	781b      	ldrb	r3, [r3, #0]
    88ea:	0018      	movs	r0, r3
    88ec:	4b0a      	ldr	r3, [pc, #40]	; (8918 <system_pinmux_pin_set_config+0x40>)
    88ee:	4798      	blx	r3
    88f0:	0003      	movs	r3, r0
    88f2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    88f4:	1dfb      	adds	r3, r7, #7
    88f6:	781b      	ldrb	r3, [r3, #0]
    88f8:	221f      	movs	r2, #31
    88fa:	4013      	ands	r3, r2
    88fc:	2201      	movs	r2, #1
    88fe:	409a      	lsls	r2, r3
    8900:	0013      	movs	r3, r2
    8902:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    8904:	683a      	ldr	r2, [r7, #0]
    8906:	68b9      	ldr	r1, [r7, #8]
    8908:	68fb      	ldr	r3, [r7, #12]
    890a:	0018      	movs	r0, r3
    890c:	4b03      	ldr	r3, [pc, #12]	; (891c <system_pinmux_pin_set_config+0x44>)
    890e:	4798      	blx	r3
}
    8910:	46c0      	nop			; (mov r8, r8)
    8912:	46bd      	mov	sp, r7
    8914:	b004      	add	sp, #16
    8916:	bd80      	pop	{r7, pc}
    8918:	00008769 	.word	0x00008769
    891c:	000087c9 	.word	0x000087c9

00008920 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    8920:	b580      	push	{r7, lr}
    8922:	af00      	add	r7, sp, #0
	return;
    8924:	46c0      	nop			; (mov r8, r8)
}
    8926:	46bd      	mov	sp, r7
    8928:	bd80      	pop	{r7, pc}
	...

0000892c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    892c:	b580      	push	{r7, lr}
    892e:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    8930:	4b06      	ldr	r3, [pc, #24]	; (894c <system_init+0x20>)
    8932:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    8934:	4b06      	ldr	r3, [pc, #24]	; (8950 <system_init+0x24>)
    8936:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    8938:	4b06      	ldr	r3, [pc, #24]	; (8954 <system_init+0x28>)
    893a:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    893c:	4b06      	ldr	r3, [pc, #24]	; (8958 <system_init+0x2c>)
    893e:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    8940:	4b06      	ldr	r3, [pc, #24]	; (895c <system_init+0x30>)
    8942:	4798      	blx	r3
}
    8944:	46c0      	nop			; (mov r8, r8)
    8946:	46bd      	mov	sp, r7
    8948:	bd80      	pop	{r7, pc}
    894a:	46c0      	nop			; (mov r8, r8)
    894c:	0000813d 	.word	0x0000813d
    8950:	00007c2d 	.word	0x00007c2d
    8954:	00008921 	.word	0x00008921
    8958:	00008921 	.word	0x00008921
    895c:	00008921 	.word	0x00008921

00008960 <nvm_get_config_defaults>:
{
    8960:	b580      	push	{r7, lr}
    8962:	b082      	sub	sp, #8
    8964:	af00      	add	r7, sp, #0
    8966:	6078      	str	r0, [r7, #4]
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    8968:	687b      	ldr	r3, [r7, #4]
    896a:	2200      	movs	r2, #0
    896c:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
    896e:	687b      	ldr	r3, [r7, #4]
    8970:	2201      	movs	r2, #1
    8972:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    8974:	4b08      	ldr	r3, [pc, #32]	; (8998 <nvm_get_config_defaults+0x38>)
    8976:	685b      	ldr	r3, [r3, #4]
    8978:	06db      	lsls	r3, r3, #27
    897a:	0f1b      	lsrs	r3, r3, #28
    897c:	b2db      	uxtb	r3, r3
    897e:	001a      	movs	r2, r3
    8980:	687b      	ldr	r3, [r7, #4]
    8982:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
    8984:	687b      	ldr	r3, [r7, #4]
    8986:	2200      	movs	r2, #0
    8988:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    898a:	687b      	ldr	r3, [r7, #4]
    898c:	2200      	movs	r2, #0
    898e:	711a      	strb	r2, [r3, #4]
}
    8990:	46c0      	nop			; (mov r8, r8)
    8992:	46bd      	mov	sp, r7
    8994:	b002      	add	sp, #8
    8996:	bd80      	pop	{r7, pc}
    8998:	41004000 	.word	0x41004000

0000899c <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    899c:	b590      	push	{r4, r7, lr}
    899e:	b085      	sub	sp, #20
    89a0:	af00      	add	r7, sp, #0
    89a2:	0002      	movs	r2, r0
    89a4:	1dfb      	adds	r3, r7, #7
    89a6:	701a      	strb	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    89a8:	230f      	movs	r3, #15
    89aa:	18fb      	adds	r3, r7, r3
    89ac:	2200      	movs	r2, #0
    89ae:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    89b0:	4b0a      	ldr	r3, [pc, #40]	; (89dc <_eeprom_emulator_nvm_erase_row+0x40>)
    89b2:	685b      	ldr	r3, [r3, #4]
    89b4:	1dfa      	adds	r2, r7, #7
    89b6:	7812      	ldrb	r2, [r2, #0]
    89b8:	0212      	lsls	r2, r2, #8
    89ba:	189b      	adds	r3, r3, r2
		error_code = nvm_erase_row(
    89bc:	220f      	movs	r2, #15
    89be:	18bc      	adds	r4, r7, r2
    89c0:	0018      	movs	r0, r3
    89c2:	4b07      	ldr	r3, [pc, #28]	; (89e0 <_eeprom_emulator_nvm_erase_row+0x44>)
    89c4:	4798      	blx	r3
    89c6:	0003      	movs	r3, r0
    89c8:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    89ca:	230f      	movs	r3, #15
    89cc:	18fb      	adds	r3, r7, r3
    89ce:	781b      	ldrb	r3, [r3, #0]
    89d0:	2b05      	cmp	r3, #5
    89d2:	d0ed      	beq.n	89b0 <_eeprom_emulator_nvm_erase_row+0x14>
}
    89d4:	46c0      	nop			; (mov r8, r8)
    89d6:	46bd      	mov	sp, r7
    89d8:	b005      	add	sp, #20
    89da:	bd90      	pop	{r4, r7, pc}
    89dc:	20000248 	.word	0x20000248
    89e0:	00002f0d 	.word	0x00002f0d

000089e4 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    89e4:	b590      	push	{r4, r7, lr}
    89e6:	b085      	sub	sp, #20
    89e8:	af00      	add	r7, sp, #0
    89ea:	0002      	movs	r2, r0
    89ec:	6039      	str	r1, [r7, #0]
    89ee:	1dbb      	adds	r3, r7, #6
    89f0:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    89f2:	230f      	movs	r3, #15
    89f4:	18fb      	adds	r3, r7, r3
    89f6:	2200      	movs	r2, #0
    89f8:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    89fa:	4b0c      	ldr	r3, [pc, #48]	; (8a2c <_eeprom_emulator_nvm_fill_cache+0x48>)
    89fc:	685a      	ldr	r2, [r3, #4]
    89fe:	1dbb      	adds	r3, r7, #6
    8a00:	881b      	ldrh	r3, [r3, #0]
    8a02:	019b      	lsls	r3, r3, #6
    8a04:	18d3      	adds	r3, r2, r3
		error_code = nvm_write_buffer(
    8a06:	0018      	movs	r0, r3
    8a08:	230f      	movs	r3, #15
    8a0a:	18fc      	adds	r4, r7, r3
    8a0c:	683b      	ldr	r3, [r7, #0]
    8a0e:	2240      	movs	r2, #64	; 0x40
    8a10:	0019      	movs	r1, r3
    8a12:	4b07      	ldr	r3, [pc, #28]	; (8a30 <_eeprom_emulator_nvm_fill_cache+0x4c>)
    8a14:	4798      	blx	r3
    8a16:	0003      	movs	r3, r0
    8a18:	7023      	strb	r3, [r4, #0]
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    8a1a:	230f      	movs	r3, #15
    8a1c:	18fb      	adds	r3, r7, r3
    8a1e:	781b      	ldrb	r3, [r3, #0]
    8a20:	2b05      	cmp	r3, #5
    8a22:	d0ea      	beq.n	89fa <_eeprom_emulator_nvm_fill_cache+0x16>
}
    8a24:	46c0      	nop			; (mov r8, r8)
    8a26:	46bd      	mov	sp, r7
    8a28:	b005      	add	sp, #20
    8a2a:	bd90      	pop	{r4, r7, pc}
    8a2c:	20000248 	.word	0x20000248
    8a30:	00002cc5 	.word	0x00002cc5

00008a34 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    8a34:	b590      	push	{r4, r7, lr}
    8a36:	b085      	sub	sp, #20
    8a38:	af00      	add	r7, sp, #0
    8a3a:	0002      	movs	r2, r0
    8a3c:	1dbb      	adds	r3, r7, #6
    8a3e:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    8a40:	230f      	movs	r3, #15
    8a42:	18fb      	adds	r3, r7, r3
    8a44:	2200      	movs	r2, #0
    8a46:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    8a48:	4b0b      	ldr	r3, [pc, #44]	; (8a78 <_eeprom_emulator_nvm_commit_cache+0x44>)
    8a4a:	685a      	ldr	r2, [r3, #4]
    8a4c:	1dbb      	adds	r3, r7, #6
    8a4e:	881b      	ldrh	r3, [r3, #0]
    8a50:	019b      	lsls	r3, r3, #6
    8a52:	18d3      	adds	r3, r2, r3
		error_code = nvm_execute_command(
    8a54:	220f      	movs	r2, #15
    8a56:	18bc      	adds	r4, r7, r2
    8a58:	2200      	movs	r2, #0
    8a5a:	0019      	movs	r1, r3
    8a5c:	2004      	movs	r0, #4
    8a5e:	4b07      	ldr	r3, [pc, #28]	; (8a7c <_eeprom_emulator_nvm_commit_cache+0x48>)
    8a60:	4798      	blx	r3
    8a62:	0003      	movs	r3, r0
    8a64:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    8a66:	230f      	movs	r3, #15
    8a68:	18fb      	adds	r3, r7, r3
    8a6a:	781b      	ldrb	r3, [r3, #0]
    8a6c:	2b05      	cmp	r3, #5
    8a6e:	d0eb      	beq.n	8a48 <_eeprom_emulator_nvm_commit_cache+0x14>
}
    8a70:	46c0      	nop			; (mov r8, r8)
    8a72:	46bd      	mov	sp, r7
    8a74:	b005      	add	sp, #20
    8a76:	bd90      	pop	{r4, r7, pc}
    8a78:	20000248 	.word	0x20000248
    8a7c:	00002bad 	.word	0x00002bad

00008a80 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    8a80:	b590      	push	{r4, r7, lr}
    8a82:	b085      	sub	sp, #20
    8a84:	af00      	add	r7, sp, #0
    8a86:	0002      	movs	r2, r0
    8a88:	6039      	str	r1, [r7, #0]
    8a8a:	1dbb      	adds	r3, r7, #6
    8a8c:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    8a8e:	230f      	movs	r3, #15
    8a90:	18fb      	adds	r3, r7, r3
    8a92:	2200      	movs	r2, #0
    8a94:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    8a96:	4b0c      	ldr	r3, [pc, #48]	; (8ac8 <_eeprom_emulator_nvm_read_page+0x48>)
    8a98:	685a      	ldr	r2, [r3, #4]
    8a9a:	1dbb      	adds	r3, r7, #6
    8a9c:	881b      	ldrh	r3, [r3, #0]
    8a9e:	019b      	lsls	r3, r3, #6
    8aa0:	18d3      	adds	r3, r2, r3
		error_code = nvm_read_buffer(
    8aa2:	0018      	movs	r0, r3
    8aa4:	230f      	movs	r3, #15
    8aa6:	18fc      	adds	r4, r7, r3
    8aa8:	683b      	ldr	r3, [r7, #0]
    8aaa:	2240      	movs	r2, #64	; 0x40
    8aac:	0019      	movs	r1, r3
    8aae:	4b07      	ldr	r3, [pc, #28]	; (8acc <_eeprom_emulator_nvm_read_page+0x4c>)
    8ab0:	4798      	blx	r3
    8ab2:	0003      	movs	r3, r0
    8ab4:	7023      	strb	r3, [r4, #0]
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    8ab6:	230f      	movs	r3, #15
    8ab8:	18fb      	adds	r3, r7, r3
    8aba:	781b      	ldrb	r3, [r3, #0]
    8abc:	2b05      	cmp	r3, #5
    8abe:	d0ea      	beq.n	8a96 <_eeprom_emulator_nvm_read_page+0x16>
}
    8ac0:	46c0      	nop			; (mov r8, r8)
    8ac2:	46bd      	mov	sp, r7
    8ac4:	b005      	add	sp, #20
    8ac6:	bd90      	pop	{r4, r7, pc}
    8ac8:	20000248 	.word	0x20000248
    8acc:	00002e11 	.word	0x00002e11

00008ad0 <_eeprom_emulator_format_memory>:

/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
    8ad0:	b580      	push	{r7, lr}
    8ad2:	b092      	sub	sp, #72	; 0x48
    8ad4:	af00      	add	r7, sp, #0
	uint16_t logical_page = 0;
    8ad6:	2346      	movs	r3, #70	; 0x46
    8ad8:	18fb      	adds	r3, r7, r3
    8ada:	2200      	movs	r2, #0
    8adc:	801a      	strh	r2, [r3, #0]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    8ade:	4b32      	ldr	r3, [pc, #200]	; (8ba8 <_eeprom_emulator_format_memory+0xd8>)
    8ae0:	2287      	movs	r2, #135	; 0x87
    8ae2:	2100      	movs	r1, #0
    8ae4:	5499      	strb	r1, [r3, r2]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    8ae6:	4b30      	ldr	r3, [pc, #192]	; (8ba8 <_eeprom_emulator_format_memory+0xd8>)
    8ae8:	2287      	movs	r2, #135	; 0x87
    8aea:	5c9b      	ldrb	r3, [r3, r2]
    8aec:	0018      	movs	r0, r3
    8aee:	4b2f      	ldr	r3, [pc, #188]	; (8bac <_eeprom_emulator_format_memory+0xdc>)
    8af0:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    8af2:	2344      	movs	r3, #68	; 0x44
    8af4:	18fb      	adds	r3, r7, r3
    8af6:	2204      	movs	r2, #4
    8af8:	801a      	strh	r2, [r3, #0]
    8afa:	e04a      	b.n	8b92 <_eeprom_emulator_format_memory+0xc2>
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    8afc:	2344      	movs	r3, #68	; 0x44
    8afe:	18fb      	adds	r3, r7, r3
    8b00:	881a      	ldrh	r2, [r3, #0]
    8b02:	4b29      	ldr	r3, [pc, #164]	; (8ba8 <_eeprom_emulator_format_memory+0xd8>)
    8b04:	891b      	ldrh	r3, [r3, #8]
    8b06:	3b01      	subs	r3, #1
    8b08:	429a      	cmp	r2, r3
    8b0a:	d03a      	beq.n	8b82 <_eeprom_emulator_format_memory+0xb2>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    8b0c:	2344      	movs	r3, #68	; 0x44
    8b0e:	18fb      	adds	r3, r7, r3
    8b10:	881b      	ldrh	r3, [r3, #0]
    8b12:	2203      	movs	r2, #3
    8b14:	4013      	ands	r3, r2
    8b16:	b29b      	uxth	r3, r3
    8b18:	2b00      	cmp	r3, #0
    8b1a:	d108      	bne.n	8b2e <_eeprom_emulator_format_memory+0x5e>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    8b1c:	2344      	movs	r3, #68	; 0x44
    8b1e:	18fb      	adds	r3, r7, r3
    8b20:	881b      	ldrh	r3, [r3, #0]
    8b22:	089b      	lsrs	r3, r3, #2
    8b24:	b29b      	uxth	r3, r3
    8b26:	b2db      	uxtb	r3, r3
    8b28:	0018      	movs	r0, r3
    8b2a:	4b20      	ldr	r3, [pc, #128]	; (8bac <_eeprom_emulator_format_memory+0xdc>)
    8b2c:	4798      	blx	r3
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    8b2e:	2344      	movs	r3, #68	; 0x44
    8b30:	18fb      	adds	r3, r7, r3
    8b32:	881b      	ldrh	r3, [r3, #0]
    8b34:	2203      	movs	r2, #3
    8b36:	4013      	ands	r3, r2
    8b38:	b29b      	uxth	r3, r3
    8b3a:	2b01      	cmp	r3, #1
    8b3c:	d822      	bhi.n	8b84 <_eeprom_emulator_format_memory+0xb4>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    8b3e:	1d3b      	adds	r3, r7, #4
    8b40:	2240      	movs	r2, #64	; 0x40
    8b42:	21ff      	movs	r1, #255	; 0xff
    8b44:	0018      	movs	r0, r3
    8b46:	4b1a      	ldr	r3, [pc, #104]	; (8bb0 <_eeprom_emulator_format_memory+0xe0>)
    8b48:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    8b4a:	2346      	movs	r3, #70	; 0x46
    8b4c:	18fb      	adds	r3, r7, r3
    8b4e:	881b      	ldrh	r3, [r3, #0]
    8b50:	b2da      	uxtb	r2, r3
    8b52:	1d3b      	adds	r3, r7, #4
    8b54:	701a      	strb	r2, [r3, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    8b56:	1d3a      	adds	r2, r7, #4
    8b58:	2344      	movs	r3, #68	; 0x44
    8b5a:	18fb      	adds	r3, r7, r3
    8b5c:	881b      	ldrh	r3, [r3, #0]
    8b5e:	0011      	movs	r1, r2
    8b60:	0018      	movs	r0, r3
    8b62:	4b14      	ldr	r3, [pc, #80]	; (8bb4 <_eeprom_emulator_format_memory+0xe4>)
    8b64:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    8b66:	2344      	movs	r3, #68	; 0x44
    8b68:	18fb      	adds	r3, r7, r3
    8b6a:	881b      	ldrh	r3, [r3, #0]
    8b6c:	0018      	movs	r0, r3
    8b6e:	4b12      	ldr	r3, [pc, #72]	; (8bb8 <_eeprom_emulator_format_memory+0xe8>)
    8b70:	4798      	blx	r3

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    8b72:	2346      	movs	r3, #70	; 0x46
    8b74:	18fb      	adds	r3, r7, r3
    8b76:	881a      	ldrh	r2, [r3, #0]
    8b78:	2346      	movs	r3, #70	; 0x46
    8b7a:	18fb      	adds	r3, r7, r3
    8b7c:	3201      	adds	r2, #1
    8b7e:	801a      	strh	r2, [r3, #0]
    8b80:	e000      	b.n	8b84 <_eeprom_emulator_format_memory+0xb4>
			continue;
    8b82:	46c0      	nop			; (mov r8, r8)
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    8b84:	2344      	movs	r3, #68	; 0x44
    8b86:	18fb      	adds	r3, r7, r3
    8b88:	881a      	ldrh	r2, [r3, #0]
    8b8a:	2344      	movs	r3, #68	; 0x44
    8b8c:	18fb      	adds	r3, r7, r3
    8b8e:	3201      	adds	r2, #1
    8b90:	801a      	strh	r2, [r3, #0]
    8b92:	4b05      	ldr	r3, [pc, #20]	; (8ba8 <_eeprom_emulator_format_memory+0xd8>)
    8b94:	891b      	ldrh	r3, [r3, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    8b96:	2244      	movs	r2, #68	; 0x44
    8b98:	18ba      	adds	r2, r7, r2
    8b9a:	8812      	ldrh	r2, [r2, #0]
    8b9c:	429a      	cmp	r2, r3
    8b9e:	d3ad      	bcc.n	8afc <_eeprom_emulator_format_memory+0x2c>
		}
	}
}
    8ba0:	46c0      	nop			; (mov r8, r8)
    8ba2:	46bd      	mov	sp, r7
    8ba4:	b012      	add	sp, #72	; 0x48
    8ba6:	bd80      	pop	{r7, pc}
    8ba8:	20000248 	.word	0x20000248
    8bac:	0000899d 	.word	0x0000899d
    8bb0:	0001c9d7 	.word	0x0001c9d7
    8bb4:	000089e5 	.word	0x000089e5
    8bb8:	00008a35 	.word	0x00008a35

00008bbc <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages.
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    8bbc:	b580      	push	{r7, lr}
    8bbe:	b084      	sub	sp, #16
    8bc0:	af00      	add	r7, sp, #0
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    8bc2:	230e      	movs	r3, #14
    8bc4:	18fb      	adds	r3, r7, r3
    8bc6:	2200      	movs	r2, #0
    8bc8:	801a      	strh	r2, [r3, #0]
    8bca:	e033      	b.n	8c34 <_eeprom_emulator_update_page_mapping+0x78>
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    8bcc:	230e      	movs	r3, #14
    8bce:	18fb      	adds	r3, r7, r3
    8bd0:	881a      	ldrh	r2, [r3, #0]
    8bd2:	4b4c      	ldr	r3, [pc, #304]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8bd4:	891b      	ldrh	r3, [r3, #8]
    8bd6:	3b01      	subs	r3, #1
    8bd8:	429a      	cmp	r2, r3
    8bda:	d023      	beq.n	8c24 <_eeprom_emulator_update_page_mapping+0x68>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    8bdc:	4b49      	ldr	r3, [pc, #292]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8bde:	685a      	ldr	r2, [r3, #4]
    8be0:	230e      	movs	r3, #14
    8be2:	18fb      	adds	r3, r7, r3
    8be4:	881b      	ldrh	r3, [r3, #0]
    8be6:	019b      	lsls	r3, r3, #6
    8be8:	18d3      	adds	r3, r2, r3
    8bea:	781a      	ldrb	r2, [r3, #0]
    8bec:	2308      	movs	r3, #8
    8bee:	18fb      	adds	r3, r7, r3
    8bf0:	801a      	strh	r2, [r3, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    8bf2:	2308      	movs	r3, #8
    8bf4:	18fb      	adds	r3, r7, r3
    8bf6:	881b      	ldrh	r3, [r3, #0]
    8bf8:	2bff      	cmp	r3, #255	; 0xff
    8bfa:	d014      	beq.n	8c26 <_eeprom_emulator_update_page_mapping+0x6a>
				(logical_page < _eeprom_instance.logical_pages)) {
    8bfc:	4b41      	ldr	r3, [pc, #260]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8bfe:	7a9b      	ldrb	r3, [r3, #10]
    8c00:	b29b      	uxth	r3, r3
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    8c02:	2208      	movs	r2, #8
    8c04:	18ba      	adds	r2, r7, r2
    8c06:	8812      	ldrh	r2, [r2, #0]
    8c08:	429a      	cmp	r2, r3
    8c0a:	d20c      	bcs.n	8c26 <_eeprom_emulator_update_page_mapping+0x6a>
			_eeprom_instance.page_map[logical_page] = c;
    8c0c:	2308      	movs	r3, #8
    8c0e:	18fb      	adds	r3, r7, r3
    8c10:	881b      	ldrh	r3, [r3, #0]
    8c12:	220e      	movs	r2, #14
    8c14:	18ba      	adds	r2, r7, r2
    8c16:	8812      	ldrh	r2, [r2, #0]
    8c18:	b2d1      	uxtb	r1, r2
    8c1a:	4a3a      	ldr	r2, [pc, #232]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8c1c:	18d3      	adds	r3, r2, r3
    8c1e:	1c0a      	adds	r2, r1, #0
    8c20:	72da      	strb	r2, [r3, #11]
    8c22:	e000      	b.n	8c26 <_eeprom_emulator_update_page_mapping+0x6a>
			continue;
    8c24:	46c0      	nop			; (mov r8, r8)
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    8c26:	230e      	movs	r3, #14
    8c28:	18fb      	adds	r3, r7, r3
    8c2a:	881a      	ldrh	r2, [r3, #0]
    8c2c:	230e      	movs	r3, #14
    8c2e:	18fb      	adds	r3, r7, r3
    8c30:	3201      	adds	r2, #1
    8c32:	801a      	strh	r2, [r3, #0]
    8c34:	4b33      	ldr	r3, [pc, #204]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8c36:	891b      	ldrh	r3, [r3, #8]
    8c38:	220e      	movs	r2, #14
    8c3a:	18ba      	adds	r2, r7, r2
    8c3c:	8812      	ldrh	r2, [r2, #0]
    8c3e:	429a      	cmp	r2, r3
    8c40:	d3c4      	bcc.n	8bcc <_eeprom_emulator_update_page_mapping+0x10>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    8c42:	4b30      	ldr	r3, [pc, #192]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8c44:	2287      	movs	r2, #135	; 0x87
    8c46:	213f      	movs	r1, #63	; 0x3f
    8c48:	5499      	strb	r1, [r3, r2]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    8c4a:	230c      	movs	r3, #12
    8c4c:	18fb      	adds	r3, r7, r3
    8c4e:	2200      	movs	r2, #0
    8c50:	801a      	strh	r2, [r3, #0]
    8c52:	e04a      	b.n	8cea <_eeprom_emulator_update_page_mapping+0x12e>
		bool spare_row_found = true;
    8c54:	230b      	movs	r3, #11
    8c56:	18fb      	adds	r3, r7, r3
    8c58:	2201      	movs	r2, #1
    8c5a:	701a      	strb	r2, [r3, #0]

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8c5c:	230a      	movs	r3, #10
    8c5e:	18fb      	adds	r3, r7, r3
    8c60:	2200      	movs	r2, #0
    8c62:	701a      	strb	r2, [r3, #0]
    8c64:	e028      	b.n	8cb8 <_eeprom_emulator_update_page_mapping+0xfc>
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    8c66:	230c      	movs	r3, #12
    8c68:	18fb      	adds	r3, r7, r3
    8c6a:	881b      	ldrh	r3, [r3, #0]
    8c6c:	009b      	lsls	r3, r3, #2
    8c6e:	b299      	uxth	r1, r3
    8c70:	230a      	movs	r3, #10
    8c72:	18fb      	adds	r3, r7, r3
    8c74:	781b      	ldrb	r3, [r3, #0]
    8c76:	b29a      	uxth	r2, r3
    8c78:	1dbb      	adds	r3, r7, #6
    8c7a:	188a      	adds	r2, r1, r2
    8c7c:	801a      	strh	r2, [r3, #0]

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    8c7e:	1dbb      	adds	r3, r7, #6
    8c80:	881a      	ldrh	r2, [r3, #0]
    8c82:	4b20      	ldr	r3, [pc, #128]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8c84:	891b      	ldrh	r3, [r3, #8]
    8c86:	3b01      	subs	r3, #1
    8c88:	429a      	cmp	r2, r3
    8c8a:	d00d      	beq.n	8ca8 <_eeprom_emulator_update_page_mapping+0xec>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    8c8c:	4b1d      	ldr	r3, [pc, #116]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8c8e:	685a      	ldr	r2, [r3, #4]
    8c90:	1dbb      	adds	r3, r7, #6
    8c92:	881b      	ldrh	r3, [r3, #0]
    8c94:	019b      	lsls	r3, r3, #6
    8c96:	18d3      	adds	r3, r2, r3
    8c98:	781b      	ldrb	r3, [r3, #0]
    8c9a:	2bff      	cmp	r3, #255	; 0xff
    8c9c:	d005      	beq.n	8caa <_eeprom_emulator_update_page_mapping+0xee>
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    8c9e:	230b      	movs	r3, #11
    8ca0:	18fb      	adds	r3, r7, r3
    8ca2:	2200      	movs	r2, #0
    8ca4:	701a      	strb	r2, [r3, #0]
    8ca6:	e000      	b.n	8caa <_eeprom_emulator_update_page_mapping+0xee>
				continue;
    8ca8:	46c0      	nop			; (mov r8, r8)
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8caa:	230a      	movs	r3, #10
    8cac:	18fb      	adds	r3, r7, r3
    8cae:	781a      	ldrb	r2, [r3, #0]
    8cb0:	230a      	movs	r3, #10
    8cb2:	18fb      	adds	r3, r7, r3
    8cb4:	3201      	adds	r2, #1
    8cb6:	701a      	strb	r2, [r3, #0]
    8cb8:	230a      	movs	r3, #10
    8cba:	18fb      	adds	r3, r7, r3
    8cbc:	781b      	ldrb	r3, [r3, #0]
    8cbe:	2b03      	cmp	r3, #3
    8cc0:	d9d1      	bls.n	8c66 <_eeprom_emulator_update_page_mapping+0xaa>
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    8cc2:	230b      	movs	r3, #11
    8cc4:	18fb      	adds	r3, r7, r3
    8cc6:	781b      	ldrb	r3, [r3, #0]
    8cc8:	2b00      	cmp	r3, #0
    8cca:	d007      	beq.n	8cdc <_eeprom_emulator_update_page_mapping+0x120>
			_eeprom_instance.spare_row = c;
    8ccc:	230c      	movs	r3, #12
    8cce:	18fb      	adds	r3, r7, r3
    8cd0:	881b      	ldrh	r3, [r3, #0]
    8cd2:	b2d9      	uxtb	r1, r3
    8cd4:	4b0b      	ldr	r3, [pc, #44]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8cd6:	2287      	movs	r2, #135	; 0x87
    8cd8:	5499      	strb	r1, [r3, r2]
			break;
    8cda:	e00f      	b.n	8cfc <_eeprom_emulator_update_page_mapping+0x140>
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    8cdc:	230c      	movs	r3, #12
    8cde:	18fb      	adds	r3, r7, r3
    8ce0:	881a      	ldrh	r2, [r3, #0]
    8ce2:	230c      	movs	r3, #12
    8ce4:	18fb      	adds	r3, r7, r3
    8ce6:	3201      	adds	r2, #1
    8ce8:	801a      	strh	r2, [r3, #0]
    8cea:	4b06      	ldr	r3, [pc, #24]	; (8d04 <_eeprom_emulator_update_page_mapping+0x148>)
    8cec:	891b      	ldrh	r3, [r3, #8]
    8cee:	089b      	lsrs	r3, r3, #2
    8cf0:	b29b      	uxth	r3, r3
    8cf2:	220c      	movs	r2, #12
    8cf4:	18ba      	adds	r2, r7, r2
    8cf6:	8812      	ldrh	r2, [r2, #0]
    8cf8:	429a      	cmp	r2, r3
    8cfa:	d3ab      	bcc.n	8c54 <_eeprom_emulator_update_page_mapping+0x98>
		}
	}
}
    8cfc:	46c0      	nop			; (mov r8, r8)
    8cfe:	46bd      	mov	sp, r7
    8d00:	b004      	add	sp, #16
    8d02:	bd80      	pop	{r7, pc}
    8d04:	20000248 	.word	0x20000248

00008d08 <_eeprom_emulator_is_page_free_on_row>:
 * \retval \c false  If the specified row was full and needs an erase
 */
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
    8d08:	b580      	push	{r7, lr}
    8d0a:	b084      	sub	sp, #16
    8d0c:	af00      	add	r7, sp, #0
    8d0e:	0002      	movs	r2, r0
    8d10:	6039      	str	r1, [r7, #0]
    8d12:	1dfb      	adds	r3, r7, #7
    8d14:	701a      	strb	r2, [r3, #0]
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    8d16:	230e      	movs	r3, #14
    8d18:	18fb      	adds	r3, r7, r3
    8d1a:	1dfa      	adds	r2, r7, #7
    8d1c:	7812      	ldrb	r2, [r2, #0]
    8d1e:	0892      	lsrs	r2, r2, #2
    8d20:	701a      	strb	r2, [r3, #0]
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    8d22:	230d      	movs	r3, #13
    8d24:	18fb      	adds	r3, r7, r3
    8d26:	1dfa      	adds	r2, r7, #7
    8d28:	7812      	ldrb	r2, [r2, #0]
    8d2a:	2103      	movs	r1, #3
    8d2c:	400a      	ands	r2, r1
    8d2e:	701a      	strb	r2, [r3, #0]

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    8d30:	230f      	movs	r3, #15
    8d32:	18fb      	adds	r3, r7, r3
    8d34:	220d      	movs	r2, #13
    8d36:	18ba      	adds	r2, r7, r2
    8d38:	7812      	ldrb	r2, [r2, #0]
    8d3a:	701a      	strb	r2, [r3, #0]
    8d3c:	e023      	b.n	8d86 <_eeprom_emulator_is_page_free_on_row+0x7e>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    8d3e:	230e      	movs	r3, #14
    8d40:	18fb      	adds	r3, r7, r3
    8d42:	781b      	ldrb	r3, [r3, #0]
    8d44:	009b      	lsls	r3, r3, #2
    8d46:	b2d9      	uxtb	r1, r3
    8d48:	230c      	movs	r3, #12
    8d4a:	18fb      	adds	r3, r7, r3
    8d4c:	220f      	movs	r2, #15
    8d4e:	18ba      	adds	r2, r7, r2
    8d50:	7812      	ldrb	r2, [r2, #0]
    8d52:	188a      	adds	r2, r1, r2
    8d54:	701a      	strb	r2, [r3, #0]

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    8d56:	4b11      	ldr	r3, [pc, #68]	; (8d9c <_eeprom_emulator_is_page_free_on_row+0x94>)
    8d58:	685a      	ldr	r2, [r3, #4]
    8d5a:	230c      	movs	r3, #12
    8d5c:	18fb      	adds	r3, r7, r3
    8d5e:	781b      	ldrb	r3, [r3, #0]
    8d60:	019b      	lsls	r3, r3, #6
    8d62:	18d3      	adds	r3, r2, r3
    8d64:	781b      	ldrb	r3, [r3, #0]
    8d66:	2bff      	cmp	r3, #255	; 0xff
    8d68:	d106      	bne.n	8d78 <_eeprom_emulator_is_page_free_on_row+0x70>
				EEPROM_INVALID_PAGE_NUMBER) {
			*free_physical_page = page;
    8d6a:	683b      	ldr	r3, [r7, #0]
    8d6c:	220c      	movs	r2, #12
    8d6e:	18ba      	adds	r2, r7, r2
    8d70:	7812      	ldrb	r2, [r2, #0]
    8d72:	701a      	strb	r2, [r3, #0]
			return true;
    8d74:	2301      	movs	r3, #1
    8d76:	e00c      	b.n	8d92 <_eeprom_emulator_is_page_free_on_row+0x8a>
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    8d78:	230f      	movs	r3, #15
    8d7a:	18fb      	adds	r3, r7, r3
    8d7c:	781a      	ldrb	r2, [r3, #0]
    8d7e:	230f      	movs	r3, #15
    8d80:	18fb      	adds	r3, r7, r3
    8d82:	3201      	adds	r2, #1
    8d84:	701a      	strb	r2, [r3, #0]
    8d86:	230f      	movs	r3, #15
    8d88:	18fb      	adds	r3, r7, r3
    8d8a:	781b      	ldrb	r3, [r3, #0]
    8d8c:	2b03      	cmp	r3, #3
    8d8e:	d9d6      	bls.n	8d3e <_eeprom_emulator_is_page_free_on_row+0x36>
		}
	}

	/* No free page in the current row was found */
	return false;
    8d90:	2300      	movs	r3, #0
}
    8d92:	0018      	movs	r0, r3
    8d94:	46bd      	mov	sp, r7
    8d96:	b004      	add	sp, #16
    8d98:	bd80      	pop	{r7, pc}
    8d9a:	46c0      	nop			; (mov r8, r8)
    8d9c:	20000248 	.word	0x20000248

00008da0 <_eeprom_emulator_move_data_to_spare>:
 */
static enum status_code _eeprom_emulator_move_data_to_spare(
		const uint8_t row_number,
		const uint8_t logical_page,
		const uint8_t *const data)
{
    8da0:	b580      	push	{r7, lr}
    8da2:	b086      	sub	sp, #24
    8da4:	af00      	add	r7, sp, #0
    8da6:	603a      	str	r2, [r7, #0]
    8da8:	1dfb      	adds	r3, r7, #7
    8daa:	1c02      	adds	r2, r0, #0
    8dac:	701a      	strb	r2, [r3, #0]
    8dae:	1dbb      	adds	r3, r7, #6
    8db0:	1c0a      	adds	r2, r1, #0
    8db2:	701a      	strb	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    8db4:	2314      	movs	r3, #20
    8db6:	18fb      	adds	r3, r7, r3
    8db8:	2200      	movs	r2, #0
    8dba:	701a      	strb	r2, [r3, #0]
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    8dbc:	4b69      	ldr	r3, [pc, #420]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8dbe:	685b      	ldr	r3, [r3, #4]
    8dc0:	1dfa      	adds	r2, r7, #7
    8dc2:	7812      	ldrb	r2, [r2, #0]
    8dc4:	0212      	lsls	r2, r2, #8
	const struct _eeprom_page *row_data =
    8dc6:	189b      	adds	r3, r3, r2
    8dc8:	613b      	str	r3, [r7, #16]

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    8dca:	693b      	ldr	r3, [r7, #16]
    8dcc:	781a      	ldrb	r2, [r3, #0]
    8dce:	2308      	movs	r3, #8
    8dd0:	18fb      	adds	r3, r7, r3
    8dd2:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    8dd4:	1dfb      	adds	r3, r7, #7
    8dd6:	781b      	ldrb	r3, [r3, #0]
    8dd8:	009b      	lsls	r3, r3, #2
    8dda:	b2da      	uxtb	r2, r3
    8ddc:	2308      	movs	r3, #8
    8dde:	18fb      	adds	r3, r7, r3
    8de0:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    8de2:	693b      	ldr	r3, [r7, #16]
    8de4:	3340      	adds	r3, #64	; 0x40
    8de6:	781a      	ldrb	r2, [r3, #0]
    8de8:	2308      	movs	r3, #8
    8dea:	18fb      	adds	r3, r7, r3
    8dec:	709a      	strb	r2, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    8dee:	1dfb      	adds	r3, r7, #7
    8df0:	781b      	ldrb	r3, [r3, #0]
    8df2:	009b      	lsls	r3, r3, #2
    8df4:	b2db      	uxtb	r3, r3
    8df6:	3301      	adds	r3, #1
    8df8:	b2da      	uxtb	r2, r3
    8dfa:	2308      	movs	r3, #8
    8dfc:	18fb      	adds	r3, r7, r3
    8dfe:	70da      	strb	r2, [r3, #3]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    8e00:	2317      	movs	r3, #23
    8e02:	18fb      	adds	r3, r7, r3
    8e04:	2200      	movs	r2, #0
    8e06:	701a      	strb	r2, [r3, #0]
    8e08:	e03a      	b.n	8e80 <_eeprom_emulator_move_data_to_spare+0xe0>
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8e0a:	2316      	movs	r3, #22
    8e0c:	18fb      	adds	r3, r7, r3
    8e0e:	2202      	movs	r2, #2
    8e10:	701a      	strb	r2, [r3, #0]
    8e12:	e029      	b.n	8e68 <_eeprom_emulator_move_data_to_spare+0xc8>
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    8e14:	2317      	movs	r3, #23
    8e16:	18fb      	adds	r3, r7, r3
    8e18:	781a      	ldrb	r2, [r3, #0]
    8e1a:	2308      	movs	r3, #8
    8e1c:	18fb      	adds	r3, r7, r3
    8e1e:	0052      	lsls	r2, r2, #1
    8e20:	5cd2      	ldrb	r2, [r2, r3]
    8e22:	2316      	movs	r3, #22
    8e24:	18fb      	adds	r3, r7, r3
    8e26:	781b      	ldrb	r3, [r3, #0]
    8e28:	019b      	lsls	r3, r3, #6
    8e2a:	6939      	ldr	r1, [r7, #16]
    8e2c:	18cb      	adds	r3, r1, r3
    8e2e:	781b      	ldrb	r3, [r3, #0]
    8e30:	429a      	cmp	r2, r3
    8e32:	d112      	bne.n	8e5a <_eeprom_emulator_move_data_to_spare+0xba>
				page_trans[c].physical_page =
    8e34:	2317      	movs	r3, #23
    8e36:	18fb      	adds	r3, r7, r3
    8e38:	781b      	ldrb	r3, [r3, #0]
						(row_number * NVMCTRL_ROW_PAGES) + c2;
    8e3a:	1dfa      	adds	r2, r7, #7
    8e3c:	7812      	ldrb	r2, [r2, #0]
    8e3e:	0092      	lsls	r2, r2, #2
    8e40:	b2d1      	uxtb	r1, r2
    8e42:	2216      	movs	r2, #22
    8e44:	18ba      	adds	r2, r7, r2
    8e46:	7812      	ldrb	r2, [r2, #0]
    8e48:	188a      	adds	r2, r1, r2
    8e4a:	b2d1      	uxtb	r1, r2
				page_trans[c].physical_page =
    8e4c:	2208      	movs	r2, #8
    8e4e:	18ba      	adds	r2, r7, r2
    8e50:	005b      	lsls	r3, r3, #1
    8e52:	18d3      	adds	r3, r2, r3
    8e54:	3301      	adds	r3, #1
    8e56:	1c0a      	adds	r2, r1, #0
    8e58:	701a      	strb	r2, [r3, #0]
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8e5a:	2316      	movs	r3, #22
    8e5c:	18fb      	adds	r3, r7, r3
    8e5e:	781a      	ldrb	r2, [r3, #0]
    8e60:	2316      	movs	r3, #22
    8e62:	18fb      	adds	r3, r7, r3
    8e64:	3201      	adds	r2, #1
    8e66:	701a      	strb	r2, [r3, #0]
    8e68:	2316      	movs	r3, #22
    8e6a:	18fb      	adds	r3, r7, r3
    8e6c:	781b      	ldrb	r3, [r3, #0]
    8e6e:	2b03      	cmp	r3, #3
    8e70:	d9d0      	bls.n	8e14 <_eeprom_emulator_move_data_to_spare+0x74>
	for (uint8_t c = 0; c < 2; c++) {
    8e72:	2317      	movs	r3, #23
    8e74:	18fb      	adds	r3, r7, r3
    8e76:	781a      	ldrb	r2, [r3, #0]
    8e78:	2317      	movs	r3, #23
    8e7a:	18fb      	adds	r3, r7, r3
    8e7c:	3201      	adds	r2, #1
    8e7e:	701a      	strb	r2, [r3, #0]
    8e80:	2317      	movs	r3, #23
    8e82:	18fb      	adds	r3, r7, r3
    8e84:	781b      	ldrb	r3, [r3, #0]
    8e86:	2b01      	cmp	r3, #1
    8e88:	d9bf      	bls.n	8e0a <_eeprom_emulator_move_data_to_spare+0x6a>
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    8e8a:	2315      	movs	r3, #21
    8e8c:	18fb      	adds	r3, r7, r3
    8e8e:	2200      	movs	r2, #0
    8e90:	701a      	strb	r2, [r3, #0]
    8e92:	e051      	b.n	8f38 <_eeprom_emulator_move_data_to_spare+0x198>
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    8e94:	4b33      	ldr	r3, [pc, #204]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8e96:	2287      	movs	r2, #135	; 0x87
    8e98:	5c9b      	ldrb	r3, [r3, r2]
    8e9a:	009a      	lsls	r2, r3, #2
    8e9c:	2315      	movs	r3, #21
    8e9e:	18fb      	adds	r3, r7, r3
    8ea0:	781b      	ldrb	r3, [r3, #0]
    8ea2:	18d3      	adds	r3, r2, r3
		uint32_t new_page =
    8ea4:	60fb      	str	r3, [r7, #12]

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    8ea6:	4b30      	ldr	r3, [pc, #192]	; (8f68 <_eeprom_emulator_move_data_to_spare+0x1c8>)
    8ea8:	4798      	blx	r3

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    8eaa:	2315      	movs	r3, #21
    8eac:	18fb      	adds	r3, r7, r3
    8eae:	781a      	ldrb	r2, [r3, #0]
    8eb0:	2308      	movs	r3, #8
    8eb2:	18fb      	adds	r3, r7, r3
    8eb4:	0052      	lsls	r2, r2, #1
    8eb6:	5cd3      	ldrb	r3, [r2, r3]
    8eb8:	1dba      	adds	r2, r7, #6
    8eba:	7812      	ldrb	r2, [r2, #0]
    8ebc:	429a      	cmp	r2, r3
    8ebe:	d10d      	bne.n	8edc <_eeprom_emulator_move_data_to_spare+0x13c>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    8ec0:	4b28      	ldr	r3, [pc, #160]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8ec2:	1dba      	adds	r2, r7, #6
    8ec4:	2188      	movs	r1, #136	; 0x88
    8ec6:	7812      	ldrb	r2, [r2, #0]
    8ec8:	545a      	strb	r2, [r3, r1]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    8eca:	4b26      	ldr	r3, [pc, #152]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8ecc:	228c      	movs	r2, #140	; 0x8c
    8ece:	6839      	ldr	r1, [r7, #0]
    8ed0:	189b      	adds	r3, r3, r2
    8ed2:	223c      	movs	r2, #60	; 0x3c
    8ed4:	0018      	movs	r0, r3
    8ed6:	4b25      	ldr	r3, [pc, #148]	; (8f6c <_eeprom_emulator_move_data_to_spare+0x1cc>)
    8ed8:	4798      	blx	r3
    8eda:	e00e      	b.n	8efa <_eeprom_emulator_move_data_to_spare+0x15a>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
					page_trans[c].physical_page, &_eeprom_instance.cache);
    8edc:	2315      	movs	r3, #21
    8ede:	18fb      	adds	r3, r7, r3
    8ee0:	781b      	ldrb	r3, [r3, #0]
    8ee2:	2208      	movs	r2, #8
    8ee4:	18ba      	adds	r2, r7, r2
    8ee6:	005b      	lsls	r3, r3, #1
    8ee8:	18d3      	adds	r3, r2, r3
    8eea:	3301      	adds	r3, #1
    8eec:	781b      	ldrb	r3, [r3, #0]
			_eeprom_emulator_nvm_read_page(
    8eee:	b29b      	uxth	r3, r3
    8ef0:	4a1f      	ldr	r2, [pc, #124]	; (8f70 <_eeprom_emulator_move_data_to_spare+0x1d0>)
    8ef2:	0011      	movs	r1, r2
    8ef4:	0018      	movs	r0, r3
    8ef6:	4b1f      	ldr	r3, [pc, #124]	; (8f74 <_eeprom_emulator_move_data_to_spare+0x1d4>)
    8ef8:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    8efa:	68fb      	ldr	r3, [r7, #12]
    8efc:	b29b      	uxth	r3, r3
    8efe:	4a1c      	ldr	r2, [pc, #112]	; (8f70 <_eeprom_emulator_move_data_to_spare+0x1d0>)
    8f00:	0011      	movs	r1, r2
    8f02:	0018      	movs	r0, r3
    8f04:	4b1c      	ldr	r3, [pc, #112]	; (8f78 <_eeprom_emulator_move_data_to_spare+0x1d8>)
    8f06:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    8f08:	2315      	movs	r3, #21
    8f0a:	18fb      	adds	r3, r7, r3
    8f0c:	781a      	ldrb	r2, [r3, #0]
    8f0e:	2308      	movs	r3, #8
    8f10:	18fb      	adds	r3, r7, r3
    8f12:	0052      	lsls	r2, r2, #1
    8f14:	5cd3      	ldrb	r3, [r2, r3]
    8f16:	0019      	movs	r1, r3
    8f18:	68fb      	ldr	r3, [r7, #12]
    8f1a:	b2da      	uxtb	r2, r3
    8f1c:	4b11      	ldr	r3, [pc, #68]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8f1e:	185b      	adds	r3, r3, r1
    8f20:	72da      	strb	r2, [r3, #11]
		_eeprom_instance.cache_active = true;
    8f22:	4b10      	ldr	r3, [pc, #64]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8f24:	22c8      	movs	r2, #200	; 0xc8
    8f26:	2101      	movs	r1, #1
    8f28:	5499      	strb	r1, [r3, r2]
	for (uint8_t c = 0; c < 2; c++) {
    8f2a:	2315      	movs	r3, #21
    8f2c:	18fb      	adds	r3, r7, r3
    8f2e:	781a      	ldrb	r2, [r3, #0]
    8f30:	2315      	movs	r3, #21
    8f32:	18fb      	adds	r3, r7, r3
    8f34:	3201      	adds	r2, #1
    8f36:	701a      	strb	r2, [r3, #0]
    8f38:	2315      	movs	r3, #21
    8f3a:	18fb      	adds	r3, r7, r3
    8f3c:	781b      	ldrb	r3, [r3, #0]
    8f3e:	2b01      	cmp	r3, #1
    8f40:	d9a8      	bls.n	8e94 <_eeprom_emulator_move_data_to_spare+0xf4>
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    8f42:	1dfb      	adds	r3, r7, #7
    8f44:	781b      	ldrb	r3, [r3, #0]
    8f46:	0018      	movs	r0, r3
    8f48:	4b0c      	ldr	r3, [pc, #48]	; (8f7c <_eeprom_emulator_move_data_to_spare+0x1dc>)
    8f4a:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    8f4c:	4b05      	ldr	r3, [pc, #20]	; (8f64 <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8f4e:	1dfa      	adds	r2, r7, #7
    8f50:	2187      	movs	r1, #135	; 0x87
    8f52:	7812      	ldrb	r2, [r2, #0]
    8f54:	545a      	strb	r2, [r3, r1]

	return error_code;
    8f56:	2314      	movs	r3, #20
    8f58:	18fb      	adds	r3, r7, r3
    8f5a:	781b      	ldrb	r3, [r3, #0]
}
    8f5c:	0018      	movs	r0, r3
    8f5e:	46bd      	mov	sp, r7
    8f60:	b006      	add	sp, #24
    8f62:	bd80      	pop	{r7, pc}
    8f64:	20000248 	.word	0x20000248
    8f68:	0000939d 	.word	0x0000939d
    8f6c:	0001c9a1 	.word	0x0001c9a1
    8f70:	200002d0 	.word	0x200002d0
    8f74:	00008a81 	.word	0x00008a81
    8f78:	000089e5 	.word	0x000089e5
    8f7c:	0000899d 	.word	0x0000899d

00008f80 <_eeprom_emulator_create_master_page>:
 *
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
    8f80:	b590      	push	{r4, r7, lr}
    8f82:	b095      	sub	sp, #84	; 0x54
    8f84:	af00      	add	r7, sp, #0
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    8f86:	2340      	movs	r3, #64	; 0x40
    8f88:	18fb      	adds	r3, r7, r3
    8f8a:	4a29      	ldr	r2, [pc, #164]	; (9030 <_eeprom_emulator_create_master_page+0xb0>)
    8f8c:	ca13      	ldmia	r2!, {r0, r1, r4}
    8f8e:	c313      	stmia	r3!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    8f90:	003b      	movs	r3, r7
    8f92:	2240      	movs	r2, #64	; 0x40
    8f94:	21ff      	movs	r1, #255	; 0xff
    8f96:	0018      	movs	r0, r3
    8f98:	4b26      	ldr	r3, [pc, #152]	; (9034 <_eeprom_emulator_create_master_page+0xb4>)
    8f9a:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    8f9c:	234f      	movs	r3, #79	; 0x4f
    8f9e:	18fb      	adds	r3, r7, r3
    8fa0:	2200      	movs	r2, #0
    8fa2:	701a      	strb	r2, [r3, #0]
    8fa4:	e013      	b.n	8fce <_eeprom_emulator_create_master_page+0x4e>
		master_page.magic_key[c] = magic_key[c];
    8fa6:	234f      	movs	r3, #79	; 0x4f
    8fa8:	18fb      	adds	r3, r7, r3
    8faa:	781a      	ldrb	r2, [r3, #0]
    8fac:	234f      	movs	r3, #79	; 0x4f
    8fae:	18fb      	adds	r3, r7, r3
    8fb0:	7819      	ldrb	r1, [r3, #0]
    8fb2:	2340      	movs	r3, #64	; 0x40
    8fb4:	18fb      	adds	r3, r7, r3
    8fb6:	0089      	lsls	r1, r1, #2
    8fb8:	58c9      	ldr	r1, [r1, r3]
    8fba:	003b      	movs	r3, r7
    8fbc:	0092      	lsls	r2, r2, #2
    8fbe:	50d1      	str	r1, [r2, r3]
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    8fc0:	234f      	movs	r3, #79	; 0x4f
    8fc2:	18fb      	adds	r3, r7, r3
    8fc4:	781a      	ldrb	r2, [r3, #0]
    8fc6:	234f      	movs	r3, #79	; 0x4f
    8fc8:	18fb      	adds	r3, r7, r3
    8fca:	3201      	adds	r2, #1
    8fcc:	701a      	strb	r2, [r3, #0]
    8fce:	234f      	movs	r3, #79	; 0x4f
    8fd0:	18fb      	adds	r3, r7, r3
    8fd2:	781b      	ldrb	r3, [r3, #0]
    8fd4:	2b02      	cmp	r3, #2
    8fd6:	d9e6      	bls.n	8fa6 <_eeprom_emulator_create_master_page+0x26>
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    8fd8:	003b      	movs	r3, r7
    8fda:	2201      	movs	r2, #1
    8fdc:	73da      	strb	r2, [r3, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    8fde:	003b      	movs	r3, r7
    8fe0:	2201      	movs	r2, #1
    8fe2:	731a      	strb	r2, [r3, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    8fe4:	003b      	movs	r3, r7
    8fe6:	2200      	movs	r2, #0
    8fe8:	735a      	strb	r2, [r3, #13]
	master_page.revision      = EEPROM_REVISION;
    8fea:	003b      	movs	r3, r7
    8fec:	2200      	movs	r2, #0
    8fee:	739a      	strb	r2, [r3, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    8ff0:	4b11      	ldr	r3, [pc, #68]	; (9038 <_eeprom_emulator_create_master_page+0xb8>)
    8ff2:	891b      	ldrh	r3, [r3, #8]
    8ff4:	3b01      	subs	r3, #1
    8ff6:	2b00      	cmp	r3, #0
    8ff8:	da00      	bge.n	8ffc <_eeprom_emulator_create_master_page+0x7c>
    8ffa:	3303      	adds	r3, #3
    8ffc:	109b      	asrs	r3, r3, #2
	_eeprom_emulator_nvm_erase_row(
    8ffe:	b2db      	uxtb	r3, r3
    9000:	0018      	movs	r0, r3
    9002:	4b0e      	ldr	r3, [pc, #56]	; (903c <_eeprom_emulator_create_master_page+0xbc>)
    9004:	4798      	blx	r3

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    9006:	4b0c      	ldr	r3, [pc, #48]	; (9038 <_eeprom_emulator_create_master_page+0xb8>)
    9008:	891b      	ldrh	r3, [r3, #8]
    900a:	3b01      	subs	r3, #1
    900c:	b29b      	uxth	r3, r3
    900e:	003a      	movs	r2, r7
    9010:	0011      	movs	r1, r2
    9012:	0018      	movs	r0, r3
    9014:	4b0a      	ldr	r3, [pc, #40]	; (9040 <_eeprom_emulator_create_master_page+0xc0>)
    9016:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    9018:	4b07      	ldr	r3, [pc, #28]	; (9038 <_eeprom_emulator_create_master_page+0xb8>)
    901a:	891b      	ldrh	r3, [r3, #8]
    901c:	3b01      	subs	r3, #1
    901e:	b29b      	uxth	r3, r3
    9020:	0018      	movs	r0, r3
    9022:	4b08      	ldr	r3, [pc, #32]	; (9044 <_eeprom_emulator_create_master_page+0xc4>)
    9024:	4798      	blx	r3
}
    9026:	46c0      	nop			; (mov r8, r8)
    9028:	46bd      	mov	sp, r7
    902a:	b015      	add	sp, #84	; 0x54
    902c:	bd90      	pop	{r4, r7, pc}
    902e:	46c0      	nop			; (mov r8, r8)
    9030:	0001ce74 	.word	0x0001ce74
    9034:	0001c9d7 	.word	0x0001c9d7
    9038:	20000248 	.word	0x20000248
    903c:	0000899d 	.word	0x0000899d
    9040:	000089e5 	.word	0x000089e5
    9044:	00008a35 	.word	0x00008a35

00009048 <_eeprom_emulator_verify_master_page>:
 * \retval STATUS_ERR_BAD_FORMAT  Master page contents was invalid
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
    9048:	b590      	push	{r4, r7, lr}
    904a:	b095      	sub	sp, #84	; 0x54
    904c:	af00      	add	r7, sp, #0
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    904e:	2340      	movs	r3, #64	; 0x40
    9050:	18fb      	adds	r3, r7, r3
    9052:	4a22      	ldr	r2, [pc, #136]	; (90dc <_eeprom_emulator_verify_master_page+0x94>)
    9054:	ca13      	ldmia	r2!, {r0, r1, r4}
    9056:	c313      	stmia	r3!, {r0, r1, r4}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    9058:	4b21      	ldr	r3, [pc, #132]	; (90e0 <_eeprom_emulator_verify_master_page+0x98>)
    905a:	891b      	ldrh	r3, [r3, #8]
    905c:	3b01      	subs	r3, #1
    905e:	b29b      	uxth	r3, r3
    9060:	003a      	movs	r2, r7
    9062:	0011      	movs	r1, r2
    9064:	0018      	movs	r0, r3
    9066:	4b1f      	ldr	r3, [pc, #124]	; (90e4 <_eeprom_emulator_verify_master_page+0x9c>)
    9068:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    906a:	234f      	movs	r3, #79	; 0x4f
    906c:	18fb      	adds	r3, r7, r3
    906e:	2200      	movs	r2, #0
    9070:	701a      	strb	r2, [r3, #0]
    9072:	e017      	b.n	90a4 <_eeprom_emulator_verify_master_page+0x5c>
		if (master_page.magic_key[c] != magic_key[c]) {
    9074:	234f      	movs	r3, #79	; 0x4f
    9076:	18fb      	adds	r3, r7, r3
    9078:	781a      	ldrb	r2, [r3, #0]
    907a:	003b      	movs	r3, r7
    907c:	0092      	lsls	r2, r2, #2
    907e:	58d2      	ldr	r2, [r2, r3]
    9080:	234f      	movs	r3, #79	; 0x4f
    9082:	18fb      	adds	r3, r7, r3
    9084:	7819      	ldrb	r1, [r3, #0]
    9086:	2340      	movs	r3, #64	; 0x40
    9088:	18fb      	adds	r3, r7, r3
    908a:	0089      	lsls	r1, r1, #2
    908c:	58cb      	ldr	r3, [r1, r3]
    908e:	429a      	cmp	r2, r3
    9090:	d001      	beq.n	9096 <_eeprom_emulator_verify_master_page+0x4e>
			return STATUS_ERR_BAD_FORMAT;
    9092:	231a      	movs	r3, #26
    9094:	e01e      	b.n	90d4 <_eeprom_emulator_verify_master_page+0x8c>
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    9096:	234f      	movs	r3, #79	; 0x4f
    9098:	18fb      	adds	r3, r7, r3
    909a:	781a      	ldrb	r2, [r3, #0]
    909c:	234f      	movs	r3, #79	; 0x4f
    909e:	18fb      	adds	r3, r7, r3
    90a0:	3201      	adds	r2, #1
    90a2:	701a      	strb	r2, [r3, #0]
    90a4:	234f      	movs	r3, #79	; 0x4f
    90a6:	18fb      	adds	r3, r7, r3
    90a8:	781b      	ldrb	r3, [r3, #0]
    90aa:	2b02      	cmp	r3, #2
    90ac:	d9e2      	bls.n	9074 <_eeprom_emulator_verify_master_page+0x2c>
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    90ae:	003b      	movs	r3, r7
    90b0:	7bdb      	ldrb	r3, [r3, #15]
    90b2:	2b01      	cmp	r3, #1
    90b4:	d001      	beq.n	90ba <_eeprom_emulator_verify_master_page+0x72>
		return STATUS_ERR_IO;
    90b6:	2310      	movs	r3, #16
    90b8:	e00c      	b.n	90d4 <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    90ba:	003b      	movs	r3, r7
    90bc:	7b1b      	ldrb	r3, [r3, #12]
    90be:	2b01      	cmp	r3, #1
    90c0:	d001      	beq.n	90c6 <_eeprom_emulator_verify_master_page+0x7e>
		return STATUS_ERR_IO;
    90c2:	2310      	movs	r3, #16
    90c4:	e006      	b.n	90d4 <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    90c6:	003b      	movs	r3, r7
    90c8:	7b5b      	ldrb	r3, [r3, #13]
    90ca:	2b00      	cmp	r3, #0
    90cc:	d001      	beq.n	90d2 <_eeprom_emulator_verify_master_page+0x8a>
		return STATUS_ERR_IO;
    90ce:	2310      	movs	r3, #16
    90d0:	e000      	b.n	90d4 <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Don't verify revision number - same major/minor is considered enough
	 * to ensure the stored data is compatible. */

	return STATUS_OK;
    90d2:	2300      	movs	r3, #0
}
    90d4:	0018      	movs	r0, r3
    90d6:	46bd      	mov	sp, r7
    90d8:	b015      	add	sp, #84	; 0x54
    90da:	bd90      	pop	{r4, r7, pc}
    90dc:	0001ce74 	.word	0x0001ce74
    90e0:	20000248 	.word	0x20000248
    90e4:	00008a81 	.word	0x00008a81

000090e8 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    90e8:	b590      	push	{r4, r7, lr}
    90ea:	b087      	sub	sp, #28
    90ec:	af00      	add	r7, sp, #0
	enum status_code error_code = STATUS_OK;
    90ee:	2317      	movs	r3, #23
    90f0:	18fb      	adds	r3, r7, r3
    90f2:	2200      	movs	r2, #0
    90f4:	701a      	strb	r2, [r3, #0]
	struct nvm_parameters parameters;

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
    90f6:	2310      	movs	r3, #16
    90f8:	18fb      	adds	r3, r7, r3
    90fa:	0018      	movs	r0, r3
    90fc:	4b2e      	ldr	r3, [pc, #184]	; (91b8 <eeprom_emulator_init+0xd0>)
    90fe:	4798      	blx	r3
	config.manual_page_write = true;
    9100:	2310      	movs	r3, #16
    9102:	18fb      	adds	r3, r7, r3
    9104:	2201      	movs	r2, #1
    9106:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    9108:	2317      	movs	r3, #23
    910a:	18fc      	adds	r4, r7, r3
    910c:	2310      	movs	r3, #16
    910e:	18fb      	adds	r3, r7, r3
    9110:	0018      	movs	r0, r3
    9112:	4b2a      	ldr	r3, [pc, #168]	; (91bc <eeprom_emulator_init+0xd4>)
    9114:	4798      	blx	r3
    9116:	0003      	movs	r3, r0
    9118:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    911a:	2317      	movs	r3, #23
    911c:	18fb      	adds	r3, r7, r3
    911e:	781b      	ldrb	r3, [r3, #0]
    9120:	2b05      	cmp	r3, #5
    9122:	d0f1      	beq.n	9108 <eeprom_emulator_init+0x20>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    9124:	1d3b      	adds	r3, r7, #4
    9126:	0018      	movs	r0, r3
    9128:	4b25      	ldr	r3, [pc, #148]	; (91c0 <eeprom_emulator_init+0xd8>)
    912a:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    912c:	1d3b      	adds	r3, r7, #4
    912e:	685b      	ldr	r3, [r3, #4]
    9130:	2b0b      	cmp	r3, #11
    9132:	d801      	bhi.n	9138 <eeprom_emulator_init+0x50>
		return STATUS_ERR_NO_MEMORY;
    9134:	2316      	movs	r3, #22
    9136:	e03b      	b.n	91b0 <eeprom_emulator_init+0xc8>
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
    9138:	1d3b      	adds	r3, r7, #4
    913a:	685b      	ldr	r3, [r3, #4]
	_eeprom_instance.physical_pages =
    913c:	b29a      	uxth	r2, r3
    913e:	4b21      	ldr	r3, [pc, #132]	; (91c4 <eeprom_emulator_init+0xdc>)
    9140:	811a      	strh	r2, [r3, #8]
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    9142:	1d3b      	adds	r3, r7, #4
    9144:	685b      	ldr	r3, [r3, #4]
    9146:	3b08      	subs	r3, #8
    9148:	085b      	lsrs	r3, r3, #1
	_eeprom_instance.logical_pages  =
    914a:	b2da      	uxtb	r2, r3
    914c:	4b1d      	ldr	r3, [pc, #116]	; (91c4 <eeprom_emulator_init+0xdc>)
    914e:	729a      	strb	r2, [r3, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    9150:	4b1c      	ldr	r3, [pc, #112]	; (91c4 <eeprom_emulator_init+0xdc>)
    9152:	891b      	ldrh	r3, [r3, #8]
    9154:	001a      	movs	r2, r3
			(void*)(FLASH_SIZE -
    9156:	0013      	movs	r3, r2
    9158:	069b      	lsls	r3, r3, #26
    915a:	1a9b      	subs	r3, r3, r2
    915c:	019b      	lsls	r3, r3, #6
    915e:	2280      	movs	r2, #128	; 0x80
    9160:	02d2      	lsls	r2, r2, #11
    9162:	4694      	mov	ip, r2
    9164:	4463      	add	r3, ip
    9166:	001a      	movs	r2, r3
	_eeprom_instance.flash =
    9168:	4b16      	ldr	r3, [pc, #88]	; (91c4 <eeprom_emulator_init+0xdc>)
    916a:	605a      	str	r2, [r3, #4]

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    916c:	4b15      	ldr	r3, [pc, #84]	; (91c4 <eeprom_emulator_init+0xdc>)
    916e:	22c8      	movs	r2, #200	; 0xc8
    9170:	2100      	movs	r1, #0
    9172:	5499      	strb	r1, [r3, r2]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    9174:	4b14      	ldr	r3, [pc, #80]	; (91c8 <eeprom_emulator_init+0xe0>)
    9176:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    9178:	4b12      	ldr	r3, [pc, #72]	; (91c4 <eeprom_emulator_init+0xdc>)
    917a:	2287      	movs	r2, #135	; 0x87
    917c:	5c9b      	ldrb	r3, [r3, r2]
    917e:	2b3f      	cmp	r3, #63	; 0x3f
    9180:	d101      	bne.n	9186 <eeprom_emulator_init+0x9e>
		return STATUS_ERR_BAD_FORMAT;
    9182:	231a      	movs	r3, #26
    9184:	e014      	b.n	91b0 <eeprom_emulator_init+0xc8>
	}

	/* Verify that the master page contains valid data for this service */
	error_code = _eeprom_emulator_verify_master_page();
    9186:	2317      	movs	r3, #23
    9188:	18fc      	adds	r4, r7, r3
    918a:	4b10      	ldr	r3, [pc, #64]	; (91cc <eeprom_emulator_init+0xe4>)
    918c:	4798      	blx	r3
    918e:	0003      	movs	r3, r0
    9190:	7023      	strb	r3, [r4, #0]
	if (error_code != STATUS_OK) {
    9192:	2317      	movs	r3, #23
    9194:	18fb      	adds	r3, r7, r3
    9196:	781b      	ldrb	r3, [r3, #0]
    9198:	2b00      	cmp	r3, #0
    919a:	d003      	beq.n	91a4 <eeprom_emulator_init+0xbc>
		return error_code;
    919c:	2317      	movs	r3, #23
    919e:	18fb      	adds	r3, r7, r3
    91a0:	781b      	ldrb	r3, [r3, #0]
    91a2:	e005      	b.n	91b0 <eeprom_emulator_init+0xc8>
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    91a4:	4b07      	ldr	r3, [pc, #28]	; (91c4 <eeprom_emulator_init+0xdc>)
    91a6:	2201      	movs	r2, #1
    91a8:	701a      	strb	r2, [r3, #0]

	return error_code;
    91aa:	2317      	movs	r3, #23
    91ac:	18fb      	adds	r3, r7, r3
    91ae:	781b      	ldrb	r3, [r3, #0]
}
    91b0:	0018      	movs	r0, r3
    91b2:	46bd      	mov	sp, r7
    91b4:	b007      	add	sp, #28
    91b6:	bd90      	pop	{r4, r7, pc}
    91b8:	00008961 	.word	0x00008961
    91bc:	00002ad5 	.word	0x00002ad5
    91c0:	00002fa1 	.word	0x00002fa1
    91c4:	20000248 	.word	0x20000248
    91c8:	00008bbd 	.word	0x00008bbd
    91cc:	00009049 	.word	0x00009049

000091d0 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    91d0:	b580      	push	{r7, lr}
    91d2:	af00      	add	r7, sp, #0
	/* Create new EEPROM memory block in EEPROM emulation section */
	_eeprom_emulator_format_memory();
    91d4:	4b04      	ldr	r3, [pc, #16]	; (91e8 <eeprom_emulator_erase_memory+0x18>)
    91d6:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();
    91d8:	4b04      	ldr	r3, [pc, #16]	; (91ec <eeprom_emulator_erase_memory+0x1c>)
    91da:	4798      	blx	r3

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    91dc:	4b04      	ldr	r3, [pc, #16]	; (91f0 <eeprom_emulator_erase_memory+0x20>)
    91de:	4798      	blx	r3
}
    91e0:	46c0      	nop			; (mov r8, r8)
    91e2:	46bd      	mov	sp, r7
    91e4:	bd80      	pop	{r7, pc}
    91e6:	46c0      	nop			; (mov r8, r8)
    91e8:	00008ad1 	.word	0x00008ad1
    91ec:	00008f81 	.word	0x00008f81
    91f0:	00008bbd 	.word	0x00008bbd

000091f4 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    91f4:	b590      	push	{r4, r7, lr}
    91f6:	b085      	sub	sp, #20
    91f8:	af00      	add	r7, sp, #0
    91fa:	0002      	movs	r2, r0
    91fc:	6039      	str	r1, [r7, #0]
    91fe:	1dfb      	adds	r3, r7, #7
    9200:	701a      	strb	r2, [r3, #0]
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    9202:	4b38      	ldr	r3, [pc, #224]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    9204:	781b      	ldrb	r3, [r3, #0]
    9206:	2201      	movs	r2, #1
    9208:	4053      	eors	r3, r2
    920a:	b2db      	uxtb	r3, r3
    920c:	2b00      	cmp	r3, #0
    920e:	d001      	beq.n	9214 <eeprom_emulator_write_page+0x20>
		return STATUS_ERR_NOT_INITIALIZED;
    9210:	231f      	movs	r3, #31
    9212:	e063      	b.n	92dc <eeprom_emulator_write_page+0xe8>
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    9214:	4b33      	ldr	r3, [pc, #204]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    9216:	7a9b      	ldrb	r3, [r3, #10]
    9218:	1dfa      	adds	r2, r7, #7
    921a:	7812      	ldrb	r2, [r2, #0]
    921c:	429a      	cmp	r2, r3
    921e:	d301      	bcc.n	9224 <eeprom_emulator_write_page+0x30>
		return STATUS_ERR_BAD_ADDRESS;
    9220:	2318      	movs	r3, #24
    9222:	e05b      	b.n	92dc <eeprom_emulator_write_page+0xe8>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    9224:	4b2f      	ldr	r3, [pc, #188]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    9226:	22c8      	movs	r2, #200	; 0xc8
    9228:	5c9b      	ldrb	r3, [r3, r2]
    922a:	2b00      	cmp	r3, #0
    922c:	d008      	beq.n	9240 <eeprom_emulator_write_page+0x4c>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    922e:	4b2d      	ldr	r3, [pc, #180]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    9230:	2288      	movs	r2, #136	; 0x88
    9232:	5c9b      	ldrb	r3, [r3, r2]
	if ((_eeprom_instance.cache_active == true) &&
    9234:	1dfa      	adds	r2, r7, #7
    9236:	7812      	ldrb	r2, [r2, #0]
    9238:	429a      	cmp	r2, r3
    923a:	d001      	beq.n	9240 <eeprom_emulator_write_page+0x4c>
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    923c:	4b2a      	ldr	r3, [pc, #168]	; (92e8 <eeprom_emulator_write_page+0xf4>)
    923e:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
    9240:	230e      	movs	r3, #14
    9242:	18fb      	adds	r3, r7, r3
    9244:	2200      	movs	r2, #0
    9246:	701a      	strb	r2, [r3, #0]
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    9248:	1dfb      	adds	r3, r7, #7
    924a:	781b      	ldrb	r3, [r3, #0]
    924c:	4a25      	ldr	r2, [pc, #148]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    924e:	18d3      	adds	r3, r2, r3
    9250:	7adb      	ldrb	r3, [r3, #11]
    9252:	220f      	movs	r2, #15
    9254:	18bc      	adds	r4, r7, r2
    9256:	220e      	movs	r2, #14
    9258:	18ba      	adds	r2, r7, r2
    925a:	0011      	movs	r1, r2
    925c:	0018      	movs	r0, r3
    925e:	4b23      	ldr	r3, [pc, #140]	; (92ec <eeprom_emulator_write_page+0xf8>)
    9260:	4798      	blx	r3
    9262:	0003      	movs	r3, r0
    9264:	7023      	strb	r3, [r4, #0]
			_eeprom_instance.page_map[logical_page], &new_page);

	/* Check if the current row is full, and we need to swap it out with a
	 * spare row */
	if (page_spare == false) {
    9266:	230f      	movs	r3, #15
    9268:	18fb      	adds	r3, r7, r3
    926a:	781b      	ldrb	r3, [r3, #0]
    926c:	2201      	movs	r2, #1
    926e:	4053      	eors	r3, r2
    9270:	b2db      	uxtb	r3, r3
    9272:	2b00      	cmp	r3, #0
    9274:	d00e      	beq.n	9294 <eeprom_emulator_write_page+0xa0>
		/* Move the other page we aren't writing that is stored in the same
		 * page to the new row, and replace the old current page with the
		 * new page contents (cache is updated to match) */
		_eeprom_emulator_move_data_to_spare(
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
    9276:	1dfb      	adds	r3, r7, #7
    9278:	781b      	ldrb	r3, [r3, #0]
    927a:	4a1a      	ldr	r2, [pc, #104]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    927c:	18d3      	adds	r3, r2, r3
    927e:	7adb      	ldrb	r3, [r3, #11]
		_eeprom_emulator_move_data_to_spare(
    9280:	089b      	lsrs	r3, r3, #2
    9282:	b2d8      	uxtb	r0, r3
    9284:	683a      	ldr	r2, [r7, #0]
    9286:	1dfb      	adds	r3, r7, #7
    9288:	781b      	ldrb	r3, [r3, #0]
    928a:	0019      	movs	r1, r3
    928c:	4b18      	ldr	r3, [pc, #96]	; (92f0 <eeprom_emulator_write_page+0xfc>)
    928e:	4798      	blx	r3
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    9290:	2300      	movs	r3, #0
    9292:	e023      	b.n	92dc <eeprom_emulator_write_page+0xe8>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    9294:	4b13      	ldr	r3, [pc, #76]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    9296:	1dfa      	adds	r2, r7, #7
    9298:	2188      	movs	r1, #136	; 0x88
    929a:	7812      	ldrb	r2, [r2, #0]
    929c:	545a      	strb	r2, [r3, r1]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    929e:	4b11      	ldr	r3, [pc, #68]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    92a0:	228c      	movs	r2, #140	; 0x8c
    92a2:	6839      	ldr	r1, [r7, #0]
    92a4:	189b      	adds	r3, r3, r2
    92a6:	223c      	movs	r2, #60	; 0x3c
    92a8:	0018      	movs	r0, r3
    92aa:	4b12      	ldr	r3, [pc, #72]	; (92f4 <eeprom_emulator_write_page+0x100>)
    92ac:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    92ae:	230e      	movs	r3, #14
    92b0:	18fb      	adds	r3, r7, r3
    92b2:	781b      	ldrb	r3, [r3, #0]
    92b4:	b29b      	uxth	r3, r3
    92b6:	4a10      	ldr	r2, [pc, #64]	; (92f8 <eeprom_emulator_write_page+0x104>)
    92b8:	0011      	movs	r1, r2
    92ba:	0018      	movs	r0, r3
    92bc:	4b0f      	ldr	r3, [pc, #60]	; (92fc <eeprom_emulator_write_page+0x108>)
    92be:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    92c0:	1dfb      	adds	r3, r7, #7
    92c2:	781b      	ldrb	r3, [r3, #0]
    92c4:	220e      	movs	r2, #14
    92c6:	18ba      	adds	r2, r7, r2
    92c8:	7811      	ldrb	r1, [r2, #0]
    92ca:	4a06      	ldr	r2, [pc, #24]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    92cc:	18d3      	adds	r3, r2, r3
    92ce:	1c0a      	adds	r2, r1, #0
    92d0:	72da      	strb	r2, [r3, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    92d2:	4b04      	ldr	r3, [pc, #16]	; (92e4 <eeprom_emulator_write_page+0xf0>)
    92d4:	22c8      	movs	r2, #200	; 0xc8
    92d6:	2101      	movs	r1, #1
    92d8:	5499      	strb	r1, [r3, r2]

	return STATUS_OK;
    92da:	2300      	movs	r3, #0
}
    92dc:	0018      	movs	r0, r3
    92de:	46bd      	mov	sp, r7
    92e0:	b005      	add	sp, #20
    92e2:	bd90      	pop	{r4, r7, pc}
    92e4:	20000248 	.word	0x20000248
    92e8:	0000939d 	.word	0x0000939d
    92ec:	00008d09 	.word	0x00008d09
    92f0:	00008da1 	.word	0x00008da1
    92f4:	0001c9a1 	.word	0x0001c9a1
    92f8:	200002d0 	.word	0x200002d0
    92fc:	000089e5 	.word	0x000089e5

00009300 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    9300:	b580      	push	{r7, lr}
    9302:	b092      	sub	sp, #72	; 0x48
    9304:	af00      	add	r7, sp, #0
    9306:	0002      	movs	r2, r0
    9308:	6039      	str	r1, [r7, #0]
    930a:	1dfb      	adds	r3, r7, #7
    930c:	701a      	strb	r2, [r3, #0]
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    930e:	4b20      	ldr	r3, [pc, #128]	; (9390 <eeprom_emulator_read_page+0x90>)
    9310:	781b      	ldrb	r3, [r3, #0]
    9312:	2201      	movs	r2, #1
    9314:	4053      	eors	r3, r2
    9316:	b2db      	uxtb	r3, r3
    9318:	2b00      	cmp	r3, #0
    931a:	d001      	beq.n	9320 <eeprom_emulator_read_page+0x20>
		return STATUS_ERR_NOT_INITIALIZED;
    931c:	231f      	movs	r3, #31
    931e:	e033      	b.n	9388 <eeprom_emulator_read_page+0x88>
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    9320:	4b1b      	ldr	r3, [pc, #108]	; (9390 <eeprom_emulator_read_page+0x90>)
    9322:	7a9b      	ldrb	r3, [r3, #10]
    9324:	1dfa      	adds	r2, r7, #7
    9326:	7812      	ldrb	r2, [r2, #0]
    9328:	429a      	cmp	r2, r3
    932a:	d301      	bcc.n	9330 <eeprom_emulator_read_page+0x30>
		return STATUS_ERR_BAD_ADDRESS;
    932c:	2318      	movs	r3, #24
    932e:	e02b      	b.n	9388 <eeprom_emulator_read_page+0x88>
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    9330:	4b17      	ldr	r3, [pc, #92]	; (9390 <eeprom_emulator_read_page+0x90>)
    9332:	22c8      	movs	r2, #200	; 0xc8
    9334:	5c9b      	ldrb	r3, [r3, r2]
    9336:	2b00      	cmp	r3, #0
    9338:	d010      	beq.n	935c <eeprom_emulator_read_page+0x5c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    933a:	4b15      	ldr	r3, [pc, #84]	; (9390 <eeprom_emulator_read_page+0x90>)
    933c:	2288      	movs	r2, #136	; 0x88
    933e:	5c9b      	ldrb	r3, [r3, r2]
	if ((_eeprom_instance.cache_active == true) &&
    9340:	1dfa      	adds	r2, r7, #7
    9342:	7812      	ldrb	r2, [r2, #0]
    9344:	429a      	cmp	r2, r3
    9346:	d109      	bne.n	935c <eeprom_emulator_read_page+0x5c>
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    9348:	6839      	ldr	r1, [r7, #0]
    934a:	4b11      	ldr	r3, [pc, #68]	; (9390 <eeprom_emulator_read_page+0x90>)
    934c:	228c      	movs	r2, #140	; 0x8c
    934e:	0008      	movs	r0, r1
    9350:	189b      	adds	r3, r3, r2
    9352:	223c      	movs	r2, #60	; 0x3c
    9354:	0019      	movs	r1, r3
    9356:	4b0f      	ldr	r3, [pc, #60]	; (9394 <eeprom_emulator_read_page+0x94>)
    9358:	4798      	blx	r3
    935a:	e014      	b.n	9386 <eeprom_emulator_read_page+0x86>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    935c:	1dfb      	adds	r3, r7, #7
    935e:	781b      	ldrb	r3, [r3, #0]
    9360:	4a0b      	ldr	r2, [pc, #44]	; (9390 <eeprom_emulator_read_page+0x90>)
    9362:	18d3      	adds	r3, r2, r3
    9364:	7adb      	ldrb	r3, [r3, #11]
		_eeprom_emulator_nvm_read_page(
    9366:	b29b      	uxth	r3, r3
    9368:	2208      	movs	r2, #8
    936a:	18ba      	adds	r2, r7, r2
    936c:	0011      	movs	r1, r2
    936e:	0018      	movs	r0, r3
    9370:	4b09      	ldr	r3, [pc, #36]	; (9398 <eeprom_emulator_read_page+0x98>)
    9372:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    9374:	683a      	ldr	r2, [r7, #0]
    9376:	2308      	movs	r3, #8
    9378:	18fb      	adds	r3, r7, r3
    937a:	0010      	movs	r0, r2
    937c:	3304      	adds	r3, #4
    937e:	223c      	movs	r2, #60	; 0x3c
    9380:	0019      	movs	r1, r3
    9382:	4b04      	ldr	r3, [pc, #16]	; (9394 <eeprom_emulator_read_page+0x94>)
    9384:	4798      	blx	r3
	}

	return STATUS_OK;
    9386:	2300      	movs	r3, #0
}
    9388:	0018      	movs	r0, r3
    938a:	46bd      	mov	sp, r7
    938c:	b012      	add	sp, #72	; 0x48
    938e:	bd80      	pop	{r7, pc}
    9390:	20000248 	.word	0x20000248
    9394:	0001c9a1 	.word	0x0001c9a1
    9398:	00008a81 	.word	0x00008a81

0000939c <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    939c:	b580      	push	{r7, lr}
    939e:	b082      	sub	sp, #8
    93a0:	af00      	add	r7, sp, #0
	enum status_code error_code = STATUS_OK;
    93a2:	1dfb      	adds	r3, r7, #7
    93a4:	2200      	movs	r2, #0
    93a6:	701a      	strb	r2, [r3, #0]

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    93a8:	4b10      	ldr	r3, [pc, #64]	; (93ec <eeprom_emulator_commit_page_buffer+0x50>)
    93aa:	22c8      	movs	r2, #200	; 0xc8
    93ac:	5c9b      	ldrb	r3, [r3, r2]
    93ae:	2201      	movs	r2, #1
    93b0:	4053      	eors	r3, r2
    93b2:	b2db      	uxtb	r3, r3
    93b4:	2b00      	cmp	r3, #0
    93b6:	d001      	beq.n	93bc <eeprom_emulator_commit_page_buffer+0x20>
		return STATUS_OK;
    93b8:	2300      	movs	r3, #0
    93ba:	e013      	b.n	93e4 <eeprom_emulator_commit_page_buffer+0x48>
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    93bc:	1dbb      	adds	r3, r7, #6
    93be:	4a0b      	ldr	r2, [pc, #44]	; (93ec <eeprom_emulator_commit_page_buffer+0x50>)
    93c0:	2188      	movs	r1, #136	; 0x88
    93c2:	5c52      	ldrb	r2, [r2, r1]
    93c4:	701a      	strb	r2, [r3, #0]

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    93c6:	1dbb      	adds	r3, r7, #6
    93c8:	781b      	ldrb	r3, [r3, #0]
    93ca:	4a08      	ldr	r2, [pc, #32]	; (93ec <eeprom_emulator_commit_page_buffer+0x50>)
    93cc:	18d3      	adds	r3, r2, r3
    93ce:	7adb      	ldrb	r3, [r3, #11]
	_eeprom_emulator_nvm_commit_cache(
    93d0:	b29b      	uxth	r3, r3
    93d2:	0018      	movs	r0, r3
    93d4:	4b06      	ldr	r3, [pc, #24]	; (93f0 <eeprom_emulator_commit_page_buffer+0x54>)
    93d6:	4798      	blx	r3

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    93d8:	4b04      	ldr	r3, [pc, #16]	; (93ec <eeprom_emulator_commit_page_buffer+0x50>)
    93da:	22c8      	movs	r2, #200	; 0xc8
    93dc:	2100      	movs	r1, #0
    93de:	5499      	strb	r1, [r3, r2]

	return error_code;
    93e0:	1dfb      	adds	r3, r7, #7
    93e2:	781b      	ldrb	r3, [r3, #0]
}
    93e4:	0018      	movs	r0, r3
    93e6:	46bd      	mov	sp, r7
    93e8:	b002      	add	sp, #8
    93ea:	bd80      	pop	{r7, pc}
    93ec:	20000248 	.word	0x20000248
    93f0:	00008a35 	.word	0x00008a35

000093f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    93f4:	b580      	push	{r7, lr}
    93f6:	b082      	sub	sp, #8
    93f8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    93fa:	4b2f      	ldr	r3, [pc, #188]	; (94b8 <Reset_Handler+0xc4>)
    93fc:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    93fe:	4b2f      	ldr	r3, [pc, #188]	; (94bc <Reset_Handler+0xc8>)
    9400:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    9402:	687a      	ldr	r2, [r7, #4]
    9404:	683b      	ldr	r3, [r7, #0]
    9406:	429a      	cmp	r2, r3
    9408:	d00c      	beq.n	9424 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    940a:	e007      	b.n	941c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    940c:	683b      	ldr	r3, [r7, #0]
    940e:	1d1a      	adds	r2, r3, #4
    9410:	603a      	str	r2, [r7, #0]
    9412:	687a      	ldr	r2, [r7, #4]
    9414:	1d11      	adds	r1, r2, #4
    9416:	6079      	str	r1, [r7, #4]
    9418:	6812      	ldr	r2, [r2, #0]
    941a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    941c:	683a      	ldr	r2, [r7, #0]
    941e:	4b28      	ldr	r3, [pc, #160]	; (94c0 <Reset_Handler+0xcc>)
    9420:	429a      	cmp	r2, r3
    9422:	d3f3      	bcc.n	940c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9424:	4b27      	ldr	r3, [pc, #156]	; (94c4 <Reset_Handler+0xd0>)
    9426:	603b      	str	r3, [r7, #0]
    9428:	e004      	b.n	9434 <Reset_Handler+0x40>
                *pDest++ = 0;
    942a:	683b      	ldr	r3, [r7, #0]
    942c:	1d1a      	adds	r2, r3, #4
    942e:	603a      	str	r2, [r7, #0]
    9430:	2200      	movs	r2, #0
    9432:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    9434:	683a      	ldr	r2, [r7, #0]
    9436:	4b24      	ldr	r3, [pc, #144]	; (94c8 <Reset_Handler+0xd4>)
    9438:	429a      	cmp	r2, r3
    943a:	d3f6      	bcc.n	942a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    943c:	4b23      	ldr	r3, [pc, #140]	; (94cc <Reset_Handler+0xd8>)
    943e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    9440:	4b23      	ldr	r3, [pc, #140]	; (94d0 <Reset_Handler+0xdc>)
    9442:	687a      	ldr	r2, [r7, #4]
    9444:	21ff      	movs	r1, #255	; 0xff
    9446:	438a      	bics	r2, r1
    9448:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    944a:	4a22      	ldr	r2, [pc, #136]	; (94d4 <Reset_Handler+0xe0>)
    944c:	2390      	movs	r3, #144	; 0x90
    944e:	005b      	lsls	r3, r3, #1
    9450:	2102      	movs	r1, #2
    9452:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    9454:	4a20      	ldr	r2, [pc, #128]	; (94d8 <Reset_Handler+0xe4>)
    9456:	78d3      	ldrb	r3, [r2, #3]
    9458:	2103      	movs	r1, #3
    945a:	438b      	bics	r3, r1
    945c:	1c19      	adds	r1, r3, #0
    945e:	2302      	movs	r3, #2
    9460:	430b      	orrs	r3, r1
    9462:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    9464:	4a1c      	ldr	r2, [pc, #112]	; (94d8 <Reset_Handler+0xe4>)
    9466:	78d3      	ldrb	r3, [r2, #3]
    9468:	210c      	movs	r1, #12
    946a:	438b      	bics	r3, r1
    946c:	1c19      	adds	r1, r3, #0
    946e:	2308      	movs	r3, #8
    9470:	430b      	orrs	r3, r1
    9472:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    9474:	4a19      	ldr	r2, [pc, #100]	; (94dc <Reset_Handler+0xe8>)
    9476:	7b93      	ldrb	r3, [r2, #14]
    9478:	2130      	movs	r1, #48	; 0x30
    947a:	438b      	bics	r3, r1
    947c:	1c19      	adds	r1, r3, #0
    947e:	2320      	movs	r3, #32
    9480:	430b      	orrs	r3, r1
    9482:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    9484:	4a15      	ldr	r2, [pc, #84]	; (94dc <Reset_Handler+0xe8>)
    9486:	7b93      	ldrb	r3, [r2, #14]
    9488:	210c      	movs	r1, #12
    948a:	438b      	bics	r3, r1
    948c:	1c19      	adds	r1, r3, #0
    948e:	2308      	movs	r3, #8
    9490:	430b      	orrs	r3, r1
    9492:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    9494:	4a11      	ldr	r2, [pc, #68]	; (94dc <Reset_Handler+0xe8>)
    9496:	7b93      	ldrb	r3, [r2, #14]
    9498:	2103      	movs	r1, #3
    949a:	438b      	bics	r3, r1
    949c:	1c19      	adds	r1, r3, #0
    949e:	2302      	movs	r3, #2
    94a0:	430b      	orrs	r3, r1
    94a2:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    94a4:	4a0e      	ldr	r2, [pc, #56]	; (94e0 <Reset_Handler+0xec>)
    94a6:	6853      	ldr	r3, [r2, #4]
    94a8:	2180      	movs	r1, #128	; 0x80
    94aa:	430b      	orrs	r3, r1
    94ac:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    94ae:	4b0d      	ldr	r3, [pc, #52]	; (94e4 <Reset_Handler+0xf0>)
    94b0:	4798      	blx	r3

        /* Branch to main function */
        main();
    94b2:	4b0d      	ldr	r3, [pc, #52]	; (94e8 <Reset_Handler+0xf4>)
    94b4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    94b6:	e7fe      	b.n	94b6 <Reset_Handler+0xc2>
    94b8:	0001d5c8 	.word	0x0001d5c8
    94bc:	20000000 	.word	0x20000000
    94c0:	2000017c 	.word	0x2000017c
    94c4:	20000180 	.word	0x20000180
    94c8:	20001b8c 	.word	0x20001b8c
    94cc:	00002000 	.word	0x00002000
    94d0:	e000ed00 	.word	0xe000ed00
    94d4:	41007000 	.word	0x41007000
    94d8:	41005000 	.word	0x41005000
    94dc:	41004800 	.word	0x41004800
    94e0:	41004000 	.word	0x41004000
    94e4:	0001c959 	.word	0x0001c959
    94e8:	00017bb9 	.word	0x00017bb9

000094ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    94ec:	b580      	push	{r7, lr}
    94ee:	af00      	add	r7, sp, #0
        while (1) {
    94f0:	e7fe      	b.n	94f0 <Dummy_Handler+0x4>
	...

000094f4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    94f4:	b580      	push	{r7, lr}
    94f6:	b084      	sub	sp, #16
    94f8:	af00      	add	r7, sp, #0
    94fa:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    94fc:	4b0a      	ldr	r3, [pc, #40]	; (9528 <_sbrk+0x34>)
    94fe:	681b      	ldr	r3, [r3, #0]
    9500:	2b00      	cmp	r3, #0
    9502:	d102      	bne.n	950a <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    9504:	4b08      	ldr	r3, [pc, #32]	; (9528 <_sbrk+0x34>)
    9506:	4a09      	ldr	r2, [pc, #36]	; (952c <_sbrk+0x38>)
    9508:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    950a:	4b07      	ldr	r3, [pc, #28]	; (9528 <_sbrk+0x34>)
    950c:	681b      	ldr	r3, [r3, #0]
    950e:	60fb      	str	r3, [r7, #12]

	heap += incr;
    9510:	4b05      	ldr	r3, [pc, #20]	; (9528 <_sbrk+0x34>)
    9512:	681a      	ldr	r2, [r3, #0]
    9514:	687b      	ldr	r3, [r7, #4]
    9516:	18d2      	adds	r2, r2, r3
    9518:	4b03      	ldr	r3, [pc, #12]	; (9528 <_sbrk+0x34>)
    951a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    951c:	68fb      	ldr	r3, [r7, #12]
}
    951e:	0018      	movs	r0, r3
    9520:	46bd      	mov	sp, r7
    9522:	b004      	add	sp, #16
    9524:	bd80      	pop	{r7, pc}
    9526:	46c0      	nop			; (mov r8, r8)
    9528:	20000314 	.word	0x20000314
    952c:	20003b90 	.word	0x20003b90

00009530 <NVIC_SystemReset>:
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
    9530:	b580      	push	{r7, lr}
    9532:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
    9534:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    9538:	4b02      	ldr	r3, [pc, #8]	; (9544 <NVIC_SystemReset+0x14>)
    953a:	4a03      	ldr	r2, [pc, #12]	; (9548 <NVIC_SystemReset+0x18>)
    953c:	60da      	str	r2, [r3, #12]
    953e:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
    9542:	e7fe      	b.n	9542 <NVIC_SystemReset+0x12>
    9544:	e000ed00 	.word	0xe000ed00
    9548:	05fa0004 	.word	0x05fa0004

0000954c <system_pinmux_get_group_from_gpio_pin>:
{
    954c:	b580      	push	{r7, lr}
    954e:	b084      	sub	sp, #16
    9550:	af00      	add	r7, sp, #0
    9552:	0002      	movs	r2, r0
    9554:	1dfb      	adds	r3, r7, #7
    9556:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    9558:	230f      	movs	r3, #15
    955a:	18fb      	adds	r3, r7, r3
    955c:	1dfa      	adds	r2, r7, #7
    955e:	7812      	ldrb	r2, [r2, #0]
    9560:	09d2      	lsrs	r2, r2, #7
    9562:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    9564:	230e      	movs	r3, #14
    9566:	18fb      	adds	r3, r7, r3
    9568:	1dfa      	adds	r2, r7, #7
    956a:	7812      	ldrb	r2, [r2, #0]
    956c:	0952      	lsrs	r2, r2, #5
    956e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    9570:	4b0d      	ldr	r3, [pc, #52]	; (95a8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    9572:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    9574:	230f      	movs	r3, #15
    9576:	18fb      	adds	r3, r7, r3
    9578:	781b      	ldrb	r3, [r3, #0]
    957a:	2b00      	cmp	r3, #0
    957c:	d10f      	bne.n	959e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    957e:	230f      	movs	r3, #15
    9580:	18fb      	adds	r3, r7, r3
    9582:	781b      	ldrb	r3, [r3, #0]
    9584:	009b      	lsls	r3, r3, #2
    9586:	2210      	movs	r2, #16
    9588:	4694      	mov	ip, r2
    958a:	44bc      	add	ip, r7
    958c:	4463      	add	r3, ip
    958e:	3b08      	subs	r3, #8
    9590:	681a      	ldr	r2, [r3, #0]
    9592:	230e      	movs	r3, #14
    9594:	18fb      	adds	r3, r7, r3
    9596:	781b      	ldrb	r3, [r3, #0]
    9598:	01db      	lsls	r3, r3, #7
    959a:	18d3      	adds	r3, r2, r3
    959c:	e000      	b.n	95a0 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    959e:	2300      	movs	r3, #0
}
    95a0:	0018      	movs	r0, r3
    95a2:	46bd      	mov	sp, r7
    95a4:	b004      	add	sp, #16
    95a6:	bd80      	pop	{r7, pc}
    95a8:	41004400 	.word	0x41004400

000095ac <adc_is_syncing>:
{
    95ac:	b580      	push	{r7, lr}
    95ae:	b084      	sub	sp, #16
    95b0:	af00      	add	r7, sp, #0
    95b2:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    95b4:	687b      	ldr	r3, [r7, #4]
    95b6:	681b      	ldr	r3, [r3, #0]
    95b8:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    95ba:	68fb      	ldr	r3, [r7, #12]
    95bc:	7e5b      	ldrb	r3, [r3, #25]
    95be:	b2db      	uxtb	r3, r3
    95c0:	b25b      	sxtb	r3, r3
    95c2:	2b00      	cmp	r3, #0
    95c4:	da01      	bge.n	95ca <adc_is_syncing+0x1e>
		return true;
    95c6:	2301      	movs	r3, #1
    95c8:	e000      	b.n	95cc <adc_is_syncing+0x20>
	return false;
    95ca:	2300      	movs	r3, #0
}
    95cc:	0018      	movs	r0, r3
    95ce:	46bd      	mov	sp, r7
    95d0:	b004      	add	sp, #16
    95d2:	bd80      	pop	{r7, pc}

000095d4 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    95d4:	b580      	push	{r7, lr}
    95d6:	b086      	sub	sp, #24
    95d8:	af00      	add	r7, sp, #0
    95da:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    95dc:	687b      	ldr	r3, [r7, #4]
    95de:	681b      	ldr	r3, [r3, #0]
    95e0:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    95e2:	693b      	ldr	r3, [r7, #16]
    95e4:	7e1b      	ldrb	r3, [r3, #24]
    95e6:	b2db      	uxtb	r3, r3
    95e8:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    95ea:	2300      	movs	r3, #0
    95ec:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    95ee:	68fb      	ldr	r3, [r7, #12]
    95f0:	2201      	movs	r2, #1
    95f2:	4013      	ands	r3, r2
    95f4:	d003      	beq.n	95fe <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    95f6:	697b      	ldr	r3, [r7, #20]
    95f8:	2201      	movs	r2, #1
    95fa:	4313      	orrs	r3, r2
    95fc:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    95fe:	68fb      	ldr	r3, [r7, #12]
    9600:	2204      	movs	r2, #4
    9602:	4013      	ands	r3, r2
    9604:	d003      	beq.n	960e <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    9606:	697b      	ldr	r3, [r7, #20]
    9608:	2202      	movs	r2, #2
    960a:	4313      	orrs	r3, r2
    960c:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    960e:	68fb      	ldr	r3, [r7, #12]
    9610:	2202      	movs	r2, #2
    9612:	4013      	ands	r3, r2
    9614:	d003      	beq.n	961e <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    9616:	697b      	ldr	r3, [r7, #20]
    9618:	2204      	movs	r2, #4
    961a:	4313      	orrs	r3, r2
    961c:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    961e:	697b      	ldr	r3, [r7, #20]
}
    9620:	0018      	movs	r0, r3
    9622:	46bd      	mov	sp, r7
    9624:	b006      	add	sp, #24
    9626:	bd80      	pop	{r7, pc}

00009628 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    9628:	b580      	push	{r7, lr}
    962a:	b084      	sub	sp, #16
    962c:	af00      	add	r7, sp, #0
    962e:	6078      	str	r0, [r7, #4]
    9630:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    9632:	687b      	ldr	r3, [r7, #4]
    9634:	681b      	ldr	r3, [r3, #0]
    9636:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    9638:	2300      	movs	r3, #0
    963a:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    963c:	683b      	ldr	r3, [r7, #0]
    963e:	2201      	movs	r2, #1
    9640:	4013      	ands	r3, r2
    9642:	d003      	beq.n	964c <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    9644:	68fb      	ldr	r3, [r7, #12]
    9646:	2201      	movs	r2, #1
    9648:	4313      	orrs	r3, r2
    964a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    964c:	683b      	ldr	r3, [r7, #0]
    964e:	2202      	movs	r2, #2
    9650:	4013      	ands	r3, r2
    9652:	d003      	beq.n	965c <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    9654:	68fb      	ldr	r3, [r7, #12]
    9656:	2204      	movs	r2, #4
    9658:	4313      	orrs	r3, r2
    965a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    965c:	683b      	ldr	r3, [r7, #0]
    965e:	2204      	movs	r2, #4
    9660:	4013      	ands	r3, r2
    9662:	d003      	beq.n	966c <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    9664:	68fb      	ldr	r3, [r7, #12]
    9666:	2202      	movs	r2, #2
    9668:	4313      	orrs	r3, r2
    966a:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    966c:	68fb      	ldr	r3, [r7, #12]
    966e:	b2da      	uxtb	r2, r3
    9670:	68bb      	ldr	r3, [r7, #8]
    9672:	761a      	strb	r2, [r3, #24]
}
    9674:	46c0      	nop			; (mov r8, r8)
    9676:	46bd      	mov	sp, r7
    9678:	b004      	add	sp, #16
    967a:	bd80      	pop	{r7, pc}

0000967c <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    967c:	b580      	push	{r7, lr}
    967e:	b084      	sub	sp, #16
    9680:	af00      	add	r7, sp, #0
    9682:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    9684:	687b      	ldr	r3, [r7, #4]
    9686:	681b      	ldr	r3, [r3, #0]
    9688:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    968a:	46c0      	nop			; (mov r8, r8)
    968c:	687b      	ldr	r3, [r7, #4]
    968e:	0018      	movs	r0, r3
    9690:	4b0b      	ldr	r3, [pc, #44]	; (96c0 <adc_enable+0x44>)
    9692:	4798      	blx	r3
    9694:	1e03      	subs	r3, r0, #0
    9696:	d1f9      	bne.n	968c <adc_enable+0x10>
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    9698:	68fb      	ldr	r3, [r7, #12]
    969a:	781b      	ldrb	r3, [r3, #0]
    969c:	b2db      	uxtb	r3, r3
    969e:	2202      	movs	r2, #2
    96a0:	4313      	orrs	r3, r2
    96a2:	b2da      	uxtb	r2, r3
    96a4:	68fb      	ldr	r3, [r7, #12]
    96a6:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    96a8:	46c0      	nop			; (mov r8, r8)
    96aa:	687b      	ldr	r3, [r7, #4]
    96ac:	0018      	movs	r0, r3
    96ae:	4b04      	ldr	r3, [pc, #16]	; (96c0 <adc_enable+0x44>)
    96b0:	4798      	blx	r3
    96b2:	1e03      	subs	r3, r0, #0
    96b4:	d1f9      	bne.n	96aa <adc_enable+0x2e>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    96b6:	2300      	movs	r3, #0
}
    96b8:	0018      	movs	r0, r3
    96ba:	46bd      	mov	sp, r7
    96bc:	b004      	add	sp, #16
    96be:	bd80      	pop	{r7, pc}
    96c0:	000095ad 	.word	0x000095ad

000096c4 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    96c4:	b580      	push	{r7, lr}
    96c6:	b084      	sub	sp, #16
    96c8:	af00      	add	r7, sp, #0
    96ca:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    96cc:	687b      	ldr	r3, [r7, #4]
    96ce:	681b      	ldr	r3, [r3, #0]
    96d0:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    96d2:	46c0      	nop			; (mov r8, r8)
    96d4:	687b      	ldr	r3, [r7, #4]
    96d6:	0018      	movs	r0, r3
    96d8:	4b0b      	ldr	r3, [pc, #44]	; (9708 <adc_start_conversion+0x44>)
    96da:	4798      	blx	r3
    96dc:	1e03      	subs	r3, r0, #0
    96de:	d1f9      	bne.n	96d4 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    96e0:	68fb      	ldr	r3, [r7, #12]
    96e2:	7b1b      	ldrb	r3, [r3, #12]
    96e4:	b2db      	uxtb	r3, r3
    96e6:	2202      	movs	r2, #2
    96e8:	4313      	orrs	r3, r2
    96ea:	b2da      	uxtb	r2, r3
    96ec:	68fb      	ldr	r3, [r7, #12]
    96ee:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    96f0:	46c0      	nop			; (mov r8, r8)
    96f2:	687b      	ldr	r3, [r7, #4]
    96f4:	0018      	movs	r0, r3
    96f6:	4b04      	ldr	r3, [pc, #16]	; (9708 <adc_start_conversion+0x44>)
    96f8:	4798      	blx	r3
    96fa:	1e03      	subs	r3, r0, #0
    96fc:	d1f9      	bne.n	96f2 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    96fe:	46c0      	nop			; (mov r8, r8)
    9700:	46bd      	mov	sp, r7
    9702:	b004      	add	sp, #16
    9704:	bd80      	pop	{r7, pc}
    9706:	46c0      	nop			; (mov r8, r8)
    9708:	000095ad 	.word	0x000095ad

0000970c <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    970c:	b580      	push	{r7, lr}
    970e:	b084      	sub	sp, #16
    9710:	af00      	add	r7, sp, #0
    9712:	6078      	str	r0, [r7, #4]
    9714:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    9716:	687b      	ldr	r3, [r7, #4]
    9718:	0018      	movs	r0, r3
    971a:	4b18      	ldr	r3, [pc, #96]	; (977c <adc_read+0x70>)
    971c:	4798      	blx	r3
    971e:	0002      	movs	r2, r0
    9720:	2301      	movs	r3, #1
    9722:	4013      	ands	r3, r2
    9724:	d101      	bne.n	972a <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    9726:	2305      	movs	r3, #5
    9728:	e023      	b.n	9772 <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    972a:	687b      	ldr	r3, [r7, #4]
    972c:	681b      	ldr	r3, [r3, #0]
    972e:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    9730:	46c0      	nop			; (mov r8, r8)
    9732:	687b      	ldr	r3, [r7, #4]
    9734:	0018      	movs	r0, r3
    9736:	4b12      	ldr	r3, [pc, #72]	; (9780 <adc_read+0x74>)
    9738:	4798      	blx	r3
    973a:	1e03      	subs	r3, r0, #0
    973c:	d1f9      	bne.n	9732 <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    973e:	68fb      	ldr	r3, [r7, #12]
    9740:	8b5b      	ldrh	r3, [r3, #26]
    9742:	b29a      	uxth	r2, r3
    9744:	683b      	ldr	r3, [r7, #0]
    9746:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    9748:	687b      	ldr	r3, [r7, #4]
    974a:	2101      	movs	r1, #1
    974c:	0018      	movs	r0, r3
    974e:	4b0d      	ldr	r3, [pc, #52]	; (9784 <adc_read+0x78>)
    9750:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    9752:	687b      	ldr	r3, [r7, #4]
    9754:	0018      	movs	r0, r3
    9756:	4b09      	ldr	r3, [pc, #36]	; (977c <adc_read+0x70>)
    9758:	4798      	blx	r3
    975a:	0002      	movs	r2, r0
    975c:	2304      	movs	r3, #4
    975e:	4013      	ands	r3, r2
    9760:	d006      	beq.n	9770 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    9762:	687b      	ldr	r3, [r7, #4]
    9764:	2104      	movs	r1, #4
    9766:	0018      	movs	r0, r3
    9768:	4b06      	ldr	r3, [pc, #24]	; (9784 <adc_read+0x78>)
    976a:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    976c:	231e      	movs	r3, #30
    976e:	e000      	b.n	9772 <adc_read+0x66>
	}

	return STATUS_OK;
    9770:	2300      	movs	r3, #0
}
    9772:	0018      	movs	r0, r3
    9774:	46bd      	mov	sp, r7
    9776:	b004      	add	sp, #16
    9778:	bd80      	pop	{r7, pc}
    977a:	46c0      	nop			; (mov r8, r8)
    977c:	000095d5 	.word	0x000095d5
    9780:	000095ad 	.word	0x000095ad
    9784:	00009629 	.word	0x00009629

00009788 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    9788:	b580      	push	{r7, lr}
    978a:	b082      	sub	sp, #8
    978c:	af00      	add	r7, sp, #0
    978e:	0002      	movs	r2, r0
    9790:	1dfb      	adds	r3, r7, #7
    9792:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    9794:	1dfb      	adds	r3, r7, #7
    9796:	781b      	ldrb	r3, [r3, #0]
    9798:	0018      	movs	r0, r3
    979a:	4b03      	ldr	r3, [pc, #12]	; (97a8 <port_get_group_from_gpio_pin+0x20>)
    979c:	4798      	blx	r3
    979e:	0003      	movs	r3, r0
}
    97a0:	0018      	movs	r0, r3
    97a2:	46bd      	mov	sp, r7
    97a4:	b002      	add	sp, #8
    97a6:	bd80      	pop	{r7, pc}
    97a8:	0000954d 	.word	0x0000954d

000097ac <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    97ac:	b580      	push	{r7, lr}
    97ae:	b082      	sub	sp, #8
    97b0:	af00      	add	r7, sp, #0
    97b2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    97b4:	687b      	ldr	r3, [r7, #4]
    97b6:	2200      	movs	r2, #0
    97b8:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    97ba:	687b      	ldr	r3, [r7, #4]
    97bc:	2201      	movs	r2, #1
    97be:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    97c0:	687b      	ldr	r3, [r7, #4]
    97c2:	2200      	movs	r2, #0
    97c4:	709a      	strb	r2, [r3, #2]
}
    97c6:	46c0      	nop			; (mov r8, r8)
    97c8:	46bd      	mov	sp, r7
    97ca:	b002      	add	sp, #8
    97cc:	bd80      	pop	{r7, pc}
	...

000097d0 <port_pin_get_input_level>:
 *
 *  \return Status of the port pin's input buffer.
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
    97d0:	b580      	push	{r7, lr}
    97d2:	b084      	sub	sp, #16
    97d4:	af00      	add	r7, sp, #0
    97d6:	0002      	movs	r2, r0
    97d8:	1dfb      	adds	r3, r7, #7
    97da:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    97dc:	1dfb      	adds	r3, r7, #7
    97de:	781b      	ldrb	r3, [r3, #0]
    97e0:	0018      	movs	r0, r3
    97e2:	4b0b      	ldr	r3, [pc, #44]	; (9810 <port_pin_get_input_level+0x40>)
    97e4:	4798      	blx	r3
    97e6:	0003      	movs	r3, r0
    97e8:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    97ea:	1dfb      	adds	r3, r7, #7
    97ec:	781b      	ldrb	r3, [r3, #0]
    97ee:	221f      	movs	r2, #31
    97f0:	4013      	ands	r3, r2
    97f2:	2201      	movs	r2, #1
    97f4:	409a      	lsls	r2, r3
    97f6:	0013      	movs	r3, r2
    97f8:	60bb      	str	r3, [r7, #8]

	return (port_base->IN.reg & pin_mask);
    97fa:	68fb      	ldr	r3, [r7, #12]
    97fc:	6a1b      	ldr	r3, [r3, #32]
    97fe:	68ba      	ldr	r2, [r7, #8]
    9800:	4013      	ands	r3, r2
    9802:	1e5a      	subs	r2, r3, #1
    9804:	4193      	sbcs	r3, r2
    9806:	b2db      	uxtb	r3, r3
}
    9808:	0018      	movs	r0, r3
    980a:	46bd      	mov	sp, r7
    980c:	b004      	add	sp, #16
    980e:	bd80      	pop	{r7, pc}
    9810:	00009789 	.word	0x00009789

00009814 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    9814:	b580      	push	{r7, lr}
    9816:	b084      	sub	sp, #16
    9818:	af00      	add	r7, sp, #0
    981a:	0002      	movs	r2, r0
    981c:	1dfb      	adds	r3, r7, #7
    981e:	701a      	strb	r2, [r3, #0]
    9820:	1dbb      	adds	r3, r7, #6
    9822:	1c0a      	adds	r2, r1, #0
    9824:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    9826:	1dfb      	adds	r3, r7, #7
    9828:	781b      	ldrb	r3, [r3, #0]
    982a:	0018      	movs	r0, r3
    982c:	4b0d      	ldr	r3, [pc, #52]	; (9864 <port_pin_set_output_level+0x50>)
    982e:	4798      	blx	r3
    9830:	0003      	movs	r3, r0
    9832:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9834:	1dfb      	adds	r3, r7, #7
    9836:	781b      	ldrb	r3, [r3, #0]
    9838:	221f      	movs	r2, #31
    983a:	4013      	ands	r3, r2
    983c:	2201      	movs	r2, #1
    983e:	409a      	lsls	r2, r3
    9840:	0013      	movs	r3, r2
    9842:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    9844:	1dbb      	adds	r3, r7, #6
    9846:	781b      	ldrb	r3, [r3, #0]
    9848:	2b00      	cmp	r3, #0
    984a:	d003      	beq.n	9854 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    984c:	68fb      	ldr	r3, [r7, #12]
    984e:	68ba      	ldr	r2, [r7, #8]
    9850:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    9852:	e002      	b.n	985a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    9854:	68fb      	ldr	r3, [r7, #12]
    9856:	68ba      	ldr	r2, [r7, #8]
    9858:	615a      	str	r2, [r3, #20]
}
    985a:	46c0      	nop			; (mov r8, r8)
    985c:	46bd      	mov	sp, r7
    985e:	b004      	add	sp, #16
    9860:	bd80      	pop	{r7, pc}
    9862:	46c0      	nop			; (mov r8, r8)
    9864:	00009789 	.word	0x00009789

00009868 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    9868:	b580      	push	{r7, lr}
    986a:	b082      	sub	sp, #8
    986c:	af00      	add	r7, sp, #0
    986e:	0002      	movs	r2, r0
    9870:	1dfb      	adds	r3, r7, #7
    9872:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    9874:	4b06      	ldr	r3, [pc, #24]	; (9890 <system_interrupt_enable+0x28>)
    9876:	1dfa      	adds	r2, r7, #7
    9878:	7812      	ldrb	r2, [r2, #0]
    987a:	0011      	movs	r1, r2
    987c:	221f      	movs	r2, #31
    987e:	400a      	ands	r2, r1
    9880:	2101      	movs	r1, #1
    9882:	4091      	lsls	r1, r2
    9884:	000a      	movs	r2, r1
    9886:	601a      	str	r2, [r3, #0]
}
    9888:	46c0      	nop			; (mov r8, r8)
    988a:	46bd      	mov	sp, r7
    988c:	b002      	add	sp, #8
    988e:	bd80      	pop	{r7, pc}
    9890:	e000e100 	.word	0xe000e100

00009894 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    9894:	b580      	push	{r7, lr}
    9896:	b082      	sub	sp, #8
    9898:	af00      	add	r7, sp, #0
    989a:	0002      	movs	r2, r0
    989c:	1dfb      	adds	r3, r7, #7
    989e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    98a0:	4a07      	ldr	r2, [pc, #28]	; (98c0 <system_interrupt_disable+0x2c>)
    98a2:	1dfb      	adds	r3, r7, #7
    98a4:	781b      	ldrb	r3, [r3, #0]
    98a6:	0019      	movs	r1, r3
    98a8:	231f      	movs	r3, #31
    98aa:	400b      	ands	r3, r1
    98ac:	2101      	movs	r1, #1
    98ae:	4099      	lsls	r1, r3
    98b0:	000b      	movs	r3, r1
    98b2:	0019      	movs	r1, r3
    98b4:	2380      	movs	r3, #128	; 0x80
    98b6:	50d1      	str	r1, [r2, r3]
}
    98b8:	46c0      	nop			; (mov r8, r8)
    98ba:	46bd      	mov	sp, r7
    98bc:	b002      	add	sp, #8
    98be:	bd80      	pop	{r7, pc}
    98c0:	e000e100 	.word	0xe000e100

000098c4 <i2c_master_is_syncing>:
{
    98c4:	b580      	push	{r7, lr}
    98c6:	b084      	sub	sp, #16
    98c8:	af00      	add	r7, sp, #0
    98ca:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    98cc:	687b      	ldr	r3, [r7, #4]
    98ce:	681b      	ldr	r3, [r3, #0]
    98d0:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    98d2:	68fb      	ldr	r3, [r7, #12]
    98d4:	69db      	ldr	r3, [r3, #28]
    98d6:	2207      	movs	r2, #7
    98d8:	4013      	ands	r3, r2
    98da:	1e5a      	subs	r2, r3, #1
    98dc:	4193      	sbcs	r3, r2
    98de:	b2db      	uxtb	r3, r3
}
    98e0:	0018      	movs	r0, r3
    98e2:	46bd      	mov	sp, r7
    98e4:	b004      	add	sp, #16
    98e6:	bd80      	pop	{r7, pc}

000098e8 <_i2c_master_wait_for_sync>:
{
    98e8:	b580      	push	{r7, lr}
    98ea:	b082      	sub	sp, #8
    98ec:	af00      	add	r7, sp, #0
    98ee:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    98f0:	46c0      	nop			; (mov r8, r8)
    98f2:	687b      	ldr	r3, [r7, #4]
    98f4:	0018      	movs	r0, r3
    98f6:	4b04      	ldr	r3, [pc, #16]	; (9908 <_i2c_master_wait_for_sync+0x20>)
    98f8:	4798      	blx	r3
    98fa:	1e03      	subs	r3, r0, #0
    98fc:	d1f9      	bne.n	98f2 <_i2c_master_wait_for_sync+0xa>
}
    98fe:	46c0      	nop			; (mov r8, r8)
    9900:	46bd      	mov	sp, r7
    9902:	b002      	add	sp, #8
    9904:	bd80      	pop	{r7, pc}
    9906:	46c0      	nop			; (mov r8, r8)
    9908:	000098c5 	.word	0x000098c5

0000990c <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    990c:	b580      	push	{r7, lr}
    990e:	b082      	sub	sp, #8
    9910:	af00      	add	r7, sp, #0
    9912:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    9914:	687b      	ldr	r3, [r7, #4]
    9916:	2264      	movs	r2, #100	; 0x64
    9918:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    991a:	687b      	ldr	r3, [r7, #4]
    991c:	4a1b      	ldr	r2, [pc, #108]	; (998c <i2c_master_get_config_defaults+0x80>)
    991e:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    9920:	687b      	ldr	r3, [r7, #4]
    9922:	2200      	movs	r2, #0
    9924:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    9926:	687b      	ldr	r3, [r7, #4]
    9928:	2200      	movs	r2, #0
    992a:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    992c:	687b      	ldr	r3, [r7, #4]
    992e:	2200      	movs	r2, #0
    9930:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    9932:	687b      	ldr	r3, [r7, #4]
    9934:	2280      	movs	r2, #128	; 0x80
    9936:	0392      	lsls	r2, r2, #14
    9938:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    993a:	687b      	ldr	r3, [r7, #4]
    993c:	2201      	movs	r2, #1
    993e:	4252      	negs	r2, r2
    9940:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    9942:	687b      	ldr	r3, [r7, #4]
    9944:	2201      	movs	r2, #1
    9946:	4252      	negs	r2, r2
    9948:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    994a:	687b      	ldr	r3, [r7, #4]
    994c:	2200      	movs	r2, #0
    994e:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    9950:	687b      	ldr	r3, [r7, #4]
    9952:	2200      	movs	r2, #0
    9954:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    9956:	687b      	ldr	r3, [r7, #4]
    9958:	2224      	movs	r2, #36	; 0x24
    995a:	2100      	movs	r1, #0
    995c:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    995e:	687b      	ldr	r3, [r7, #4]
    9960:	2200      	movs	r2, #0
    9962:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    9964:	687b      	ldr	r3, [r7, #4]
    9966:	222c      	movs	r2, #44	; 0x2c
    9968:	2100      	movs	r1, #0
    996a:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    996c:	687b      	ldr	r3, [r7, #4]
    996e:	222d      	movs	r2, #45	; 0x2d
    9970:	2100      	movs	r1, #0
    9972:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    9974:	687b      	ldr	r3, [r7, #4]
    9976:	222e      	movs	r2, #46	; 0x2e
    9978:	2100      	movs	r1, #0
    997a:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    997c:	687b      	ldr	r3, [r7, #4]
    997e:	22d7      	movs	r2, #215	; 0xd7
    9980:	861a      	strh	r2, [r3, #48]	; 0x30
}
    9982:	46c0      	nop			; (mov r8, r8)
    9984:	46bd      	mov	sp, r7
    9986:	b002      	add	sp, #8
    9988:	bd80      	pop	{r7, pc}
    998a:	46c0      	nop			; (mov r8, r8)
    998c:	00000d48 	.word	0x00000d48

00009990 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    9990:	b580      	push	{r7, lr}
    9992:	b084      	sub	sp, #16
    9994:	af00      	add	r7, sp, #0
    9996:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    9998:	687b      	ldr	r3, [r7, #4]
    999a:	681b      	ldr	r3, [r3, #0]
    999c:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    999e:	2300      	movs	r3, #0
    99a0:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    99a2:	687b      	ldr	r3, [r7, #4]
    99a4:	0018      	movs	r0, r3
    99a6:	4b14      	ldr	r3, [pc, #80]	; (99f8 <i2c_master_enable+0x68>)
    99a8:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    99aa:	68bb      	ldr	r3, [r7, #8]
    99ac:	681b      	ldr	r3, [r3, #0]
    99ae:	2202      	movs	r2, #2
    99b0:	431a      	orrs	r2, r3
    99b2:	68bb      	ldr	r3, [r7, #8]
    99b4:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    99b6:	687b      	ldr	r3, [r7, #4]
    99b8:	681b      	ldr	r3, [r3, #0]
    99ba:	0018      	movs	r0, r3
    99bc:	4b0f      	ldr	r3, [pc, #60]	; (99fc <i2c_master_enable+0x6c>)
    99be:	4798      	blx	r3
    99c0:	0003      	movs	r3, r0
    99c2:	0018      	movs	r0, r3
    99c4:	4b0e      	ldr	r3, [pc, #56]	; (9a00 <i2c_master_enable+0x70>)
    99c6:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    99c8:	e00c      	b.n	99e4 <i2c_master_enable+0x54>
		timeout_counter++;
    99ca:	68fb      	ldr	r3, [r7, #12]
    99cc:	3301      	adds	r3, #1
    99ce:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    99d0:	687b      	ldr	r3, [r7, #4]
    99d2:	88db      	ldrh	r3, [r3, #6]
    99d4:	001a      	movs	r2, r3
    99d6:	68fb      	ldr	r3, [r7, #12]
    99d8:	429a      	cmp	r2, r3
    99da:	d803      	bhi.n	99e4 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    99dc:	68bb      	ldr	r3, [r7, #8]
    99de:	2210      	movs	r2, #16
    99e0:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    99e2:	e006      	b.n	99f2 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    99e4:	68bb      	ldr	r3, [r7, #8]
    99e6:	8b5b      	ldrh	r3, [r3, #26]
    99e8:	b29b      	uxth	r3, r3
    99ea:	001a      	movs	r2, r3
    99ec:	2310      	movs	r3, #16
    99ee:	4013      	ands	r3, r2
    99f0:	d0eb      	beq.n	99ca <i2c_master_enable+0x3a>
		}
	}
}
    99f2:	46bd      	mov	sp, r7
    99f4:	b004      	add	sp, #16
    99f6:	bd80      	pop	{r7, pc}
    99f8:	000098e9 	.word	0x000098e9
    99fc:	00007ad1 	.word	0x00007ad1
    9a00:	00009869 	.word	0x00009869

00009a04 <i2c_slave_is_syncing>:
{
    9a04:	b580      	push	{r7, lr}
    9a06:	b084      	sub	sp, #16
    9a08:	af00      	add	r7, sp, #0
    9a0a:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    9a0c:	687b      	ldr	r3, [r7, #4]
    9a0e:	681b      	ldr	r3, [r3, #0]
    9a10:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    9a12:	68fb      	ldr	r3, [r7, #12]
    9a14:	69db      	ldr	r3, [r3, #28]
    9a16:	2203      	movs	r2, #3
    9a18:	4013      	ands	r3, r2
    9a1a:	1e5a      	subs	r2, r3, #1
    9a1c:	4193      	sbcs	r3, r2
    9a1e:	b2db      	uxtb	r3, r3
}
    9a20:	0018      	movs	r0, r3
    9a22:	46bd      	mov	sp, r7
    9a24:	b004      	add	sp, #16
    9a26:	bd80      	pop	{r7, pc}

00009a28 <_i2c_slave_wait_for_sync>:
{
    9a28:	b580      	push	{r7, lr}
    9a2a:	b082      	sub	sp, #8
    9a2c:	af00      	add	r7, sp, #0
    9a2e:	6078      	str	r0, [r7, #4]
	while (i2c_slave_is_syncing(module)) {
    9a30:	46c0      	nop			; (mov r8, r8)
    9a32:	687b      	ldr	r3, [r7, #4]
    9a34:	0018      	movs	r0, r3
    9a36:	4b04      	ldr	r3, [pc, #16]	; (9a48 <_i2c_slave_wait_for_sync+0x20>)
    9a38:	4798      	blx	r3
    9a3a:	1e03      	subs	r3, r0, #0
    9a3c:	d1f9      	bne.n	9a32 <_i2c_slave_wait_for_sync+0xa>
}
    9a3e:	46c0      	nop			; (mov r8, r8)
    9a40:	46bd      	mov	sp, r7
    9a42:	b002      	add	sp, #8
    9a44:	bd80      	pop	{r7, pc}
    9a46:	46c0      	nop			; (mov r8, r8)
    9a48:	00009a05 	.word	0x00009a05

00009a4c <i2c_slave_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initialized
 */
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
    9a4c:	b580      	push	{r7, lr}
    9a4e:	b082      	sub	sp, #8
    9a50:	af00      	add	r7, sp, #0
    9a52:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
    9a54:	687b      	ldr	r3, [r7, #4]
    9a56:	2200      	movs	r2, #0
    9a58:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    9a5a:	687b      	ldr	r3, [r7, #4]
    9a5c:	2280      	movs	r2, #128	; 0x80
    9a5e:	0392      	lsls	r2, r2, #14
    9a60:	605a      	str	r2, [r3, #4]
	config->buffer_timeout = 65535;
    9a62:	687b      	ldr	r3, [r7, #4]
    9a64:	2201      	movs	r2, #1
    9a66:	4252      	negs	r2, r2
    9a68:	811a      	strh	r2, [r3, #8]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    9a6a:	687b      	ldr	r3, [r7, #4]
    9a6c:	2200      	movs	r2, #0
    9a6e:	815a      	strh	r2, [r3, #10]
	config->address = 0;
    9a70:	687b      	ldr	r3, [r7, #4]
    9a72:	2200      	movs	r2, #0
    9a74:	819a      	strh	r2, [r3, #12]
	config->address_mask = 0;
    9a76:	687b      	ldr	r3, [r7, #4]
    9a78:	2200      	movs	r2, #0
    9a7a:	81da      	strh	r2, [r3, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
    9a7c:	687b      	ldr	r3, [r7, #4]
    9a7e:	2200      	movs	r2, #0
    9a80:	741a      	strb	r2, [r3, #16]
#endif
	config->enable_general_call_address = false;
    9a82:	687b      	ldr	r3, [r7, #4]
    9a84:	2200      	movs	r2, #0
    9a86:	745a      	strb	r2, [r3, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    9a88:	687b      	ldr	r3, [r7, #4]
    9a8a:	2200      	movs	r2, #0
    9a8c:	615a      	str	r2, [r3, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
    9a8e:	687b      	ldr	r3, [r7, #4]
    9a90:	2200      	movs	r2, #0
    9a92:	761a      	strb	r2, [r3, #24]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    9a94:	687b      	ldr	r3, [r7, #4]
    9a96:	2200      	movs	r2, #0
    9a98:	765a      	strb	r2, [r3, #25]
	config->run_in_standby = false;
    9a9a:	687b      	ldr	r3, [r7, #4]
    9a9c:	2200      	movs	r2, #0
    9a9e:	769a      	strb	r2, [r3, #26]
	config->pinmux_pad0 = PINMUX_DEFAULT;
    9aa0:	687b      	ldr	r3, [r7, #4]
    9aa2:	2200      	movs	r2, #0
    9aa4:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1 = PINMUX_DEFAULT;
    9aa6:	687b      	ldr	r3, [r7, #4]
    9aa8:	2200      	movs	r2, #0
    9aaa:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    9aac:	687b      	ldr	r3, [r7, #4]
    9aae:	2224      	movs	r2, #36	; 0x24
    9ab0:	2100      	movs	r1, #0
    9ab2:	5499      	strb	r1, [r3, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    9ab4:	687b      	ldr	r3, [r7, #4]
    9ab6:	2225      	movs	r2, #37	; 0x25
    9ab8:	2100      	movs	r1, #0
    9aba:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    9abc:	687b      	ldr	r3, [r7, #4]
    9abe:	2226      	movs	r2, #38	; 0x26
    9ac0:	2100      	movs	r1, #0
    9ac2:	5499      	strb	r1, [r3, r2]
#endif
}
    9ac4:	46c0      	nop			; (mov r8, r8)
    9ac6:	46bd      	mov	sp, r7
    9ac8:	b002      	add	sp, #8
    9aca:	bd80      	pop	{r7, pc}

00009acc <i2c_slave_enable>:
 *
 * \param[in]  module Pointer to the software module struct
 */
static inline void i2c_slave_enable(
		const struct i2c_slave_module *const module)
{
    9acc:	b580      	push	{r7, lr}
    9ace:	b084      	sub	sp, #16
    9ad0:	af00      	add	r7, sp, #0
    9ad2:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    9ad4:	687b      	ldr	r3, [r7, #4]
    9ad6:	681b      	ldr	r3, [r3, #0]
    9ad8:	60fb      	str	r3, [r7, #12]

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Enable global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    9ada:	687b      	ldr	r3, [r7, #4]
    9adc:	681b      	ldr	r3, [r3, #0]
    9ade:	0018      	movs	r0, r3
    9ae0:	4b09      	ldr	r3, [pc, #36]	; (9b08 <i2c_slave_enable+0x3c>)
    9ae2:	4798      	blx	r3
    9ae4:	0003      	movs	r3, r0
    9ae6:	0018      	movs	r0, r3
    9ae8:	4b08      	ldr	r3, [pc, #32]	; (9b0c <i2c_slave_enable+0x40>)
    9aea:	4798      	blx	r3
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
    9aec:	687b      	ldr	r3, [r7, #4]
    9aee:	0018      	movs	r0, r3
    9af0:	4b07      	ldr	r3, [pc, #28]	; (9b10 <i2c_slave_enable+0x44>)
    9af2:	4798      	blx	r3

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    9af4:	68fb      	ldr	r3, [r7, #12]
    9af6:	681b      	ldr	r3, [r3, #0]
    9af8:	2202      	movs	r2, #2
    9afa:	431a      	orrs	r2, r3
    9afc:	68fb      	ldr	r3, [r7, #12]
    9afe:	601a      	str	r2, [r3, #0]
}
    9b00:	46c0      	nop			; (mov r8, r8)
    9b02:	46bd      	mov	sp, r7
    9b04:	b004      	add	sp, #16
    9b06:	bd80      	pop	{r7, pc}
    9b08:	00007ad1 	.word	0x00007ad1
    9b0c:	00009869 	.word	0x00009869
    9b10:	00009a29 	.word	0x00009a29

00009b14 <i2c_slave_enable_callback>:
 * \param[in]      callback_type  Callback type to enable
 */
static inline void i2c_slave_enable_callback(
		struct i2c_slave_module *const module,
		enum i2c_slave_callback callback_type)
{
    9b14:	b580      	push	{r7, lr}
    9b16:	b084      	sub	sp, #16
    9b18:	af00      	add	r7, sp, #0
    9b1a:	6078      	str	r0, [r7, #4]
    9b1c:	000a      	movs	r2, r1
    9b1e:	1cfb      	adds	r3, r7, #3
    9b20:	701a      	strb	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    9b22:	687b      	ldr	r3, [r7, #4]
    9b24:	2225      	movs	r2, #37	; 0x25
    9b26:	5c9b      	ldrb	r3, [r3, r2]
    9b28:	b2db      	uxtb	r3, r3
    9b2a:	b25a      	sxtb	r2, r3
    9b2c:	1cfb      	adds	r3, r7, #3
    9b2e:	781b      	ldrb	r3, [r3, #0]
    9b30:	2101      	movs	r1, #1
    9b32:	4099      	lsls	r1, r3
    9b34:	000b      	movs	r3, r1
    9b36:	b25b      	sxtb	r3, r3
    9b38:	4313      	orrs	r3, r2
    9b3a:	b25b      	sxtb	r3, r3
    9b3c:	b2d9      	uxtb	r1, r3
    9b3e:	687b      	ldr	r3, [r7, #4]
    9b40:	2225      	movs	r2, #37	; 0x25
    9b42:	5499      	strb	r1, [r3, r2]

	/* Enable address callback */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    9b44:	687b      	ldr	r3, [r7, #4]
    9b46:	681b      	ldr	r3, [r3, #0]
    9b48:	60fb      	str	r3, [r7, #12]
	if (callback_type == I2C_SLAVE_CALLBACK_READ_REQUEST ||
    9b4a:	1cfb      	adds	r3, r7, #3
    9b4c:	781b      	ldrb	r3, [r3, #0]
    9b4e:	2b02      	cmp	r3, #2
    9b50:	d003      	beq.n	9b5a <i2c_slave_enable_callback+0x46>
    9b52:	1cfb      	adds	r3, r7, #3
    9b54:	781b      	ldrb	r3, [r3, #0]
    9b56:	2b03      	cmp	r3, #3
    9b58:	d102      	bne.n	9b60 <i2c_slave_enable_callback+0x4c>
			callback_type == I2C_SLAVE_CALLBACK_WRITE_REQUEST) {
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    9b5a:	68fb      	ldr	r3, [r7, #12]
    9b5c:	2202      	movs	r2, #2
    9b5e:	759a      	strb	r2, [r3, #22]
	}
}
    9b60:	46c0      	nop			; (mov r8, r8)
    9b62:	46bd      	mov	sp, r7
    9b64:	b004      	add	sp, #16
    9b66:	bd80      	pop	{r7, pc}

00009b68 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    9b68:	b580      	push	{r7, lr}
    9b6a:	b084      	sub	sp, #16
    9b6c:	af00      	add	r7, sp, #0
    9b6e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9b70:	687b      	ldr	r3, [r7, #4]
    9b72:	681b      	ldr	r3, [r3, #0]
    9b74:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    9b76:	68fb      	ldr	r3, [r7, #12]
    9b78:	69db      	ldr	r3, [r3, #28]
    9b7a:	1e5a      	subs	r2, r3, #1
    9b7c:	4193      	sbcs	r3, r2
    9b7e:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    9b80:	0018      	movs	r0, r3
    9b82:	46bd      	mov	sp, r7
    9b84:	b004      	add	sp, #16
    9b86:	bd80      	pop	{r7, pc}

00009b88 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    9b88:	b580      	push	{r7, lr}
    9b8a:	b082      	sub	sp, #8
    9b8c:	af00      	add	r7, sp, #0
    9b8e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    9b90:	687b      	ldr	r3, [r7, #4]
    9b92:	2201      	movs	r2, #1
    9b94:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    9b96:	687b      	ldr	r3, [r7, #4]
    9b98:	2200      	movs	r2, #0
    9b9a:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    9b9c:	687b      	ldr	r3, [r7, #4]
    9b9e:	2200      	movs	r2, #0
    9ba0:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    9ba2:	687b      	ldr	r3, [r7, #4]
    9ba4:	22c0      	movs	r2, #192	; 0xc0
    9ba6:	0392      	lsls	r2, r2, #14
    9ba8:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    9baa:	687b      	ldr	r3, [r7, #4]
    9bac:	2200      	movs	r2, #0
    9bae:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    9bb0:	687b      	ldr	r3, [r7, #4]
    9bb2:	2200      	movs	r2, #0
    9bb4:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    9bb6:	687b      	ldr	r3, [r7, #4]
    9bb8:	2201      	movs	r2, #1
    9bba:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    9bbc:	687b      	ldr	r3, [r7, #4]
    9bbe:	2201      	movs	r2, #1
    9bc0:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    9bc2:	687b      	ldr	r3, [r7, #4]
    9bc4:	2200      	movs	r2, #0
    9bc6:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    9bc8:	687b      	ldr	r3, [r7, #4]
    9bca:	2224      	movs	r2, #36	; 0x24
    9bcc:	2100      	movs	r1, #0
    9bce:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    9bd0:	687b      	ldr	r3, [r7, #4]
    9bd2:	3318      	adds	r3, #24
    9bd4:	220c      	movs	r2, #12
    9bd6:	2100      	movs	r1, #0
    9bd8:	0018      	movs	r0, r3
    9bda:	4b0a      	ldr	r3, [pc, #40]	; (9c04 <spi_get_config_defaults+0x7c>)
    9bdc:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    9bde:	687b      	ldr	r3, [r7, #4]
    9be0:	4a09      	ldr	r2, [pc, #36]	; (9c08 <spi_get_config_defaults+0x80>)
    9be2:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    9be4:	687b      	ldr	r3, [r7, #4]
    9be6:	2200      	movs	r2, #0
    9be8:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    9bea:	687b      	ldr	r3, [r7, #4]
    9bec:	2200      	movs	r2, #0
    9bee:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    9bf0:	687b      	ldr	r3, [r7, #4]
    9bf2:	2200      	movs	r2, #0
    9bf4:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    9bf6:	687b      	ldr	r3, [r7, #4]
    9bf8:	2200      	movs	r2, #0
    9bfa:	635a      	str	r2, [r3, #52]	; 0x34

};
    9bfc:	46c0      	nop			; (mov r8, r8)
    9bfe:	46bd      	mov	sp, r7
    9c00:	b002      	add	sp, #8
    9c02:	bd80      	pop	{r7, pc}
    9c04:	0001c9d7 	.word	0x0001c9d7
    9c08:	000186a0 	.word	0x000186a0

00009c0c <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    9c0c:	b580      	push	{r7, lr}
    9c0e:	b084      	sub	sp, #16
    9c10:	af00      	add	r7, sp, #0
    9c12:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9c14:	687b      	ldr	r3, [r7, #4]
    9c16:	681b      	ldr	r3, [r3, #0]
    9c18:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    9c1a:	687b      	ldr	r3, [r7, #4]
    9c1c:	681b      	ldr	r3, [r3, #0]
    9c1e:	0018      	movs	r0, r3
    9c20:	4b0b      	ldr	r3, [pc, #44]	; (9c50 <spi_enable+0x44>)
    9c22:	4798      	blx	r3
    9c24:	0003      	movs	r3, r0
    9c26:	0018      	movs	r0, r3
    9c28:	4b0a      	ldr	r3, [pc, #40]	; (9c54 <spi_enable+0x48>)
    9c2a:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    9c2c:	46c0      	nop			; (mov r8, r8)
    9c2e:	687b      	ldr	r3, [r7, #4]
    9c30:	0018      	movs	r0, r3
    9c32:	4b09      	ldr	r3, [pc, #36]	; (9c58 <spi_enable+0x4c>)
    9c34:	4798      	blx	r3
    9c36:	1e03      	subs	r3, r0, #0
    9c38:	d1f9      	bne.n	9c2e <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    9c3a:	68fb      	ldr	r3, [r7, #12]
    9c3c:	681b      	ldr	r3, [r3, #0]
    9c3e:	2202      	movs	r2, #2
    9c40:	431a      	orrs	r2, r3
    9c42:	68fb      	ldr	r3, [r7, #12]
    9c44:	601a      	str	r2, [r3, #0]
}
    9c46:	46c0      	nop			; (mov r8, r8)
    9c48:	46bd      	mov	sp, r7
    9c4a:	b004      	add	sp, #16
    9c4c:	bd80      	pop	{r7, pc}
    9c4e:	46c0      	nop			; (mov r8, r8)
    9c50:	00007ad1 	.word	0x00007ad1
    9c54:	00009869 	.word	0x00009869
    9c58:	00009b69 	.word	0x00009b69

00009c5c <usart_is_syncing>:
{
    9c5c:	b580      	push	{r7, lr}
    9c5e:	b084      	sub	sp, #16
    9c60:	af00      	add	r7, sp, #0
    9c62:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    9c64:	687b      	ldr	r3, [r7, #4]
    9c66:	681b      	ldr	r3, [r3, #0]
    9c68:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    9c6a:	68fb      	ldr	r3, [r7, #12]
    9c6c:	69db      	ldr	r3, [r3, #28]
    9c6e:	1e5a      	subs	r2, r3, #1
    9c70:	4193      	sbcs	r3, r2
    9c72:	b2db      	uxtb	r3, r3
}
    9c74:	0018      	movs	r0, r3
    9c76:	46bd      	mov	sp, r7
    9c78:	b004      	add	sp, #16
    9c7a:	bd80      	pop	{r7, pc}

00009c7c <_usart_wait_for_sync>:
{
    9c7c:	b580      	push	{r7, lr}
    9c7e:	b082      	sub	sp, #8
    9c80:	af00      	add	r7, sp, #0
    9c82:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    9c84:	46c0      	nop			; (mov r8, r8)
    9c86:	687b      	ldr	r3, [r7, #4]
    9c88:	0018      	movs	r0, r3
    9c8a:	4b04      	ldr	r3, [pc, #16]	; (9c9c <_usart_wait_for_sync+0x20>)
    9c8c:	4798      	blx	r3
    9c8e:	1e03      	subs	r3, r0, #0
    9c90:	d1f9      	bne.n	9c86 <_usart_wait_for_sync+0xa>
}
    9c92:	46c0      	nop			; (mov r8, r8)
    9c94:	46bd      	mov	sp, r7
    9c96:	b002      	add	sp, #8
    9c98:	bd80      	pop	{r7, pc}
    9c9a:	46c0      	nop			; (mov r8, r8)
    9c9c:	00009c5d 	.word	0x00009c5d

00009ca0 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    9ca0:	b580      	push	{r7, lr}
    9ca2:	b082      	sub	sp, #8
    9ca4:	af00      	add	r7, sp, #0
    9ca6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    9ca8:	687b      	ldr	r3, [r7, #4]
    9caa:	2280      	movs	r2, #128	; 0x80
    9cac:	05d2      	lsls	r2, r2, #23
    9cae:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    9cb0:	687b      	ldr	r3, [r7, #4]
    9cb2:	2200      	movs	r2, #0
    9cb4:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    9cb6:	687b      	ldr	r3, [r7, #4]
    9cb8:	22ff      	movs	r2, #255	; 0xff
    9cba:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    9cbc:	687b      	ldr	r3, [r7, #4]
    9cbe:	2200      	movs	r2, #0
    9cc0:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    9cc2:	687b      	ldr	r3, [r7, #4]
    9cc4:	2200      	movs	r2, #0
    9cc6:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    9cc8:	687b      	ldr	r3, [r7, #4]
    9cca:	2296      	movs	r2, #150	; 0x96
    9ccc:	0192      	lsls	r2, r2, #6
    9cce:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    9cd0:	687b      	ldr	r3, [r7, #4]
    9cd2:	2224      	movs	r2, #36	; 0x24
    9cd4:	2101      	movs	r1, #1
    9cd6:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    9cd8:	687b      	ldr	r3, [r7, #4]
    9cda:	2225      	movs	r2, #37	; 0x25
    9cdc:	2101      	movs	r1, #1
    9cde:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    9ce0:	687b      	ldr	r3, [r7, #4]
    9ce2:	2226      	movs	r2, #38	; 0x26
    9ce4:	2100      	movs	r1, #0
    9ce6:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    9ce8:	687b      	ldr	r3, [r7, #4]
    9cea:	2227      	movs	r2, #39	; 0x27
    9cec:	2100      	movs	r1, #0
    9cee:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    9cf0:	687b      	ldr	r3, [r7, #4]
    9cf2:	2200      	movs	r2, #0
    9cf4:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    9cf6:	687b      	ldr	r3, [r7, #4]
    9cf8:	2288      	movs	r2, #136	; 0x88
    9cfa:	0352      	lsls	r2, r2, #13
    9cfc:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    9cfe:	687b      	ldr	r3, [r7, #4]
    9d00:	222c      	movs	r2, #44	; 0x2c
    9d02:	2100      	movs	r1, #0
    9d04:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    9d06:	687b      	ldr	r3, [r7, #4]
    9d08:	222d      	movs	r2, #45	; 0x2d
    9d0a:	2100      	movs	r1, #0
    9d0c:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    9d0e:	687b      	ldr	r3, [r7, #4]
    9d10:	2200      	movs	r2, #0
    9d12:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    9d14:	687b      	ldr	r3, [r7, #4]
    9d16:	2200      	movs	r2, #0
    9d18:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    9d1a:	687b      	ldr	r3, [r7, #4]
    9d1c:	2200      	movs	r2, #0
    9d1e:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    9d20:	687b      	ldr	r3, [r7, #4]
    9d22:	2200      	movs	r2, #0
    9d24:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    9d26:	687b      	ldr	r3, [r7, #4]
    9d28:	2200      	movs	r2, #0
    9d2a:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    9d2c:	687b      	ldr	r3, [r7, #4]
    9d2e:	2200      	movs	r2, #0
    9d30:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    9d32:	687b      	ldr	r3, [r7, #4]
    9d34:	2200      	movs	r2, #0
    9d36:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    9d38:	687b      	ldr	r3, [r7, #4]
    9d3a:	2200      	movs	r2, #0
    9d3c:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    9d3e:	687b      	ldr	r3, [r7, #4]
    9d40:	2200      	movs	r2, #0
    9d42:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    9d44:	687b      	ldr	r3, [r7, #4]
    9d46:	2200      	movs	r2, #0
    9d48:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    9d4a:	687b      	ldr	r3, [r7, #4]
    9d4c:	2213      	movs	r2, #19
    9d4e:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    9d50:	687b      	ldr	r3, [r7, #4]
    9d52:	2200      	movs	r2, #0
    9d54:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    9d56:	46c0      	nop			; (mov r8, r8)
    9d58:	46bd      	mov	sp, r7
    9d5a:	b002      	add	sp, #8
    9d5c:	bd80      	pop	{r7, pc}
	...

00009d60 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    9d60:	b580      	push	{r7, lr}
    9d62:	b084      	sub	sp, #16
    9d64:	af00      	add	r7, sp, #0
    9d66:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    9d68:	687b      	ldr	r3, [r7, #4]
    9d6a:	681b      	ldr	r3, [r3, #0]
    9d6c:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    9d6e:	687b      	ldr	r3, [r7, #4]
    9d70:	681b      	ldr	r3, [r3, #0]
    9d72:	0018      	movs	r0, r3
    9d74:	4b09      	ldr	r3, [pc, #36]	; (9d9c <usart_enable+0x3c>)
    9d76:	4798      	blx	r3
    9d78:	0003      	movs	r3, r0
    9d7a:	0018      	movs	r0, r3
    9d7c:	4b08      	ldr	r3, [pc, #32]	; (9da0 <usart_enable+0x40>)
    9d7e:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    9d80:	687b      	ldr	r3, [r7, #4]
    9d82:	0018      	movs	r0, r3
    9d84:	4b07      	ldr	r3, [pc, #28]	; (9da4 <usart_enable+0x44>)
    9d86:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    9d88:	68fb      	ldr	r3, [r7, #12]
    9d8a:	681b      	ldr	r3, [r3, #0]
    9d8c:	2202      	movs	r2, #2
    9d8e:	431a      	orrs	r2, r3
    9d90:	68fb      	ldr	r3, [r7, #12]
    9d92:	601a      	str	r2, [r3, #0]
}
    9d94:	46c0      	nop			; (mov r8, r8)
    9d96:	46bd      	mov	sp, r7
    9d98:	b004      	add	sp, #16
    9d9a:	bd80      	pop	{r7, pc}
    9d9c:	00007ad1 	.word	0x00007ad1
    9da0:	00009869 	.word	0x00009869
    9da4:	00009c7d 	.word	0x00009c7d

00009da8 <usart_disable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_disable(
		const struct usart_module *const module)
{
    9da8:	b580      	push	{r7, lr}
    9daa:	b084      	sub	sp, #16
    9dac:	af00      	add	r7, sp, #0
    9dae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    9db0:	687b      	ldr	r3, [r7, #4]
    9db2:	681b      	ldr	r3, [r3, #0]
    9db4:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    9db6:	687b      	ldr	r3, [r7, #4]
    9db8:	681b      	ldr	r3, [r3, #0]
    9dba:	0018      	movs	r0, r3
    9dbc:	4b0a      	ldr	r3, [pc, #40]	; (9de8 <usart_disable+0x40>)
    9dbe:	4798      	blx	r3
    9dc0:	0003      	movs	r3, r0
    9dc2:	0018      	movs	r0, r3
    9dc4:	4b09      	ldr	r3, [pc, #36]	; (9dec <usart_disable+0x44>)
    9dc6:	4798      	blx	r3
#endif
	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    9dc8:	687b      	ldr	r3, [r7, #4]
    9dca:	0018      	movs	r0, r3
    9dcc:	4b08      	ldr	r3, [pc, #32]	; (9df0 <usart_disable+0x48>)
    9dce:	4798      	blx	r3

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    9dd0:	68fb      	ldr	r3, [r7, #12]
    9dd2:	681b      	ldr	r3, [r3, #0]
    9dd4:	2202      	movs	r2, #2
    9dd6:	4393      	bics	r3, r2
    9dd8:	001a      	movs	r2, r3
    9dda:	68fb      	ldr	r3, [r7, #12]
    9ddc:	601a      	str	r2, [r3, #0]
}
    9dde:	46c0      	nop			; (mov r8, r8)
    9de0:	46bd      	mov	sp, r7
    9de2:	b004      	add	sp, #16
    9de4:	bd80      	pop	{r7, pc}
    9de6:	46c0      	nop			; (mov r8, r8)
    9de8:	00007ad1 	.word	0x00007ad1
    9dec:	00009895 	.word	0x00009895
    9df0:	00009c7d 	.word	0x00009c7d

00009df4 <tc_is_syncing>:
{
    9df4:	b580      	push	{r7, lr}
    9df6:	b084      	sub	sp, #16
    9df8:	af00      	add	r7, sp, #0
    9dfa:	6078      	str	r0, [r7, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    9dfc:	687b      	ldr	r3, [r7, #4]
    9dfe:	681b      	ldr	r3, [r3, #0]
    9e00:	60fb      	str	r3, [r7, #12]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    9e02:	68fb      	ldr	r3, [r7, #12]
    9e04:	7bdb      	ldrb	r3, [r3, #15]
    9e06:	b2db      	uxtb	r3, r3
    9e08:	001a      	movs	r2, r3
    9e0a:	2380      	movs	r3, #128	; 0x80
    9e0c:	4013      	ands	r3, r2
    9e0e:	1e5a      	subs	r2, r3, #1
    9e10:	4193      	sbcs	r3, r2
    9e12:	b2db      	uxtb	r3, r3
}
    9e14:	0018      	movs	r0, r3
    9e16:	46bd      	mov	sp, r7
    9e18:	b004      	add	sp, #16
    9e1a:	bd80      	pop	{r7, pc}

00009e1c <tc_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TC module configuration structure to set
 */
static inline void tc_get_config_defaults(
		struct tc_config *const config)
{
    9e1c:	b580      	push	{r7, lr}
    9e1e:	b082      	sub	sp, #8
    9e20:	af00      	add	r7, sp, #0
    9e22:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    9e24:	687b      	ldr	r3, [r7, #4]
    9e26:	2200      	movs	r2, #0
    9e28:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    9e2a:	687b      	ldr	r3, [r7, #4]
    9e2c:	2200      	movs	r2, #0
    9e2e:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    9e30:	687b      	ldr	r3, [r7, #4]
    9e32:	2200      	movs	r2, #0
    9e34:	809a      	strh	r2, [r3, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    9e36:	687b      	ldr	r3, [r7, #4]
    9e38:	2200      	movs	r2, #0
    9e3a:	719a      	strb	r2, [r3, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    9e3c:	687b      	ldr	r3, [r7, #4]
    9e3e:	2200      	movs	r2, #0
    9e40:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    9e42:	687b      	ldr	r3, [r7, #4]
    9e44:	2200      	movs	r2, #0
    9e46:	705a      	strb	r2, [r3, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    9e48:	687b      	ldr	r3, [r7, #4]
    9e4a:	2200      	movs	r2, #0
    9e4c:	729a      	strb	r2, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    9e4e:	687b      	ldr	r3, [r7, #4]
    9e50:	2200      	movs	r2, #0
    9e52:	72da      	strb	r2, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9e54:	687b      	ldr	r3, [r7, #4]
    9e56:	2200      	movs	r2, #0
    9e58:	731a      	strb	r2, [r3, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    9e5a:	687b      	ldr	r3, [r7, #4]
    9e5c:	2200      	movs	r2, #0
    9e5e:	739a      	strb	r2, [r3, #14]
	config->oneshot                    = false;
    9e60:	687b      	ldr	r3, [r7, #4]
    9e62:	2200      	movs	r2, #0
    9e64:	735a      	strb	r2, [r3, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    9e66:	687b      	ldr	r3, [r7, #4]
    9e68:	2200      	movs	r2, #0
    9e6a:	741a      	strb	r2, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    9e6c:	687b      	ldr	r3, [r7, #4]
    9e6e:	2200      	movs	r2, #0
    9e70:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    9e72:	687b      	ldr	r3, [r7, #4]
    9e74:	2200      	movs	r2, #0
    9e76:	619a      	str	r2, [r3, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    9e78:	687b      	ldr	r3, [r7, #4]
    9e7a:	2200      	movs	r2, #0
    9e7c:	771a      	strb	r2, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    9e7e:	687b      	ldr	r3, [r7, #4]
    9e80:	2200      	movs	r2, #0
    9e82:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    9e84:	687b      	ldr	r3, [r7, #4]
    9e86:	2200      	movs	r2, #0
    9e88:	625a      	str	r2, [r3, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    9e8a:	687b      	ldr	r3, [r7, #4]
    9e8c:	2200      	movs	r2, #0
    9e8e:	851a      	strh	r2, [r3, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    9e90:	687b      	ldr	r3, [r7, #4]
    9e92:	2200      	movs	r2, #0
    9e94:	855a      	strh	r2, [r3, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    9e96:	687b      	ldr	r3, [r7, #4]
    9e98:	2200      	movs	r2, #0
    9e9a:	859a      	strh	r2, [r3, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
#endif

}
    9e9c:	46c0      	nop			; (mov r8, r8)
    9e9e:	46bd      	mov	sp, r7
    9ea0:	b002      	add	sp, #8
    9ea2:	bd80      	pop	{r7, pc}

00009ea4 <tc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_enable(
		const struct tc_module *const module_inst)
{
    9ea4:	b580      	push	{r7, lr}
    9ea6:	b084      	sub	sp, #16
    9ea8:	af00      	add	r7, sp, #0
    9eaa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    9eac:	687b      	ldr	r3, [r7, #4]
    9eae:	681b      	ldr	r3, [r3, #0]
    9eb0:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    9eb2:	46c0      	nop			; (mov r8, r8)
    9eb4:	687b      	ldr	r3, [r7, #4]
    9eb6:	0018      	movs	r0, r3
    9eb8:	4b07      	ldr	r3, [pc, #28]	; (9ed8 <tc_enable+0x34>)
    9eba:	4798      	blx	r3
    9ebc:	1e03      	subs	r3, r0, #0
    9ebe:	d1f9      	bne.n	9eb4 <tc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    9ec0:	68fb      	ldr	r3, [r7, #12]
    9ec2:	881b      	ldrh	r3, [r3, #0]
    9ec4:	b29b      	uxth	r3, r3
    9ec6:	2202      	movs	r2, #2
    9ec8:	4313      	orrs	r3, r2
    9eca:	b29a      	uxth	r2, r3
    9ecc:	68fb      	ldr	r3, [r7, #12]
    9ece:	801a      	strh	r2, [r3, #0]
}
    9ed0:	46c0      	nop			; (mov r8, r8)
    9ed2:	46bd      	mov	sp, r7
    9ed4:	b004      	add	sp, #16
    9ed6:	bd80      	pop	{r7, pc}
    9ed8:	00009df5 	.word	0x00009df5

00009edc <tcc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tcc_enable(
		const struct tcc_module *const module_inst)
{
    9edc:	b580      	push	{r7, lr}
    9ede:	b084      	sub	sp, #16
    9ee0:	af00      	add	r7, sp, #0
    9ee2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    9ee4:	687b      	ldr	r3, [r7, #4]
    9ee6:	681b      	ldr	r3, [r3, #0]
    9ee8:	60fb      	str	r3, [r7, #12]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    9eea:	46c0      	nop			; (mov r8, r8)
    9eec:	68fb      	ldr	r3, [r7, #12]
    9eee:	689b      	ldr	r3, [r3, #8]
    9ef0:	2202      	movs	r2, #2
    9ef2:	4013      	ands	r3, r2
    9ef4:	d1fa      	bne.n	9eec <tcc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    9ef6:	68fb      	ldr	r3, [r7, #12]
    9ef8:	681b      	ldr	r3, [r3, #0]
    9efa:	2202      	movs	r2, #2
    9efc:	431a      	orrs	r2, r3
    9efe:	68fb      	ldr	r3, [r7, #12]
    9f00:	601a      	str	r2, [r3, #0]
}
    9f02:	46c0      	nop			; (mov r8, r8)
    9f04:	46bd      	mov	sp, r7
    9f06:	b004      	add	sp, #16
    9f08:	bd80      	pop	{r7, pc}
	...

00009f0c <configure_tc>:
void check_time(uint32_t* time_var);
void check_time_micros(uint32_t* time_var);
bool check_timer_expired(uint32_t* time_var, uint32_t dur);

void configure_tc(void)
{
    9f0c:	b580      	push	{r7, lr}
    9f0e:	b08e      	sub	sp, #56	; 0x38
    9f10:	af00      	add	r7, sp, #0
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
    9f12:	1d3b      	adds	r3, r7, #4
    9f14:	0018      	movs	r0, r3
    9f16:	4b0e      	ldr	r3, [pc, #56]	; (9f50 <configure_tc+0x44>)
    9f18:	4798      	blx	r3
	
	config_tc.counter_size = TC_COUNTER_SIZE_32BIT;
    9f1a:	1d3b      	adds	r3, r7, #4
    9f1c:	2208      	movs	r2, #8
    9f1e:	709a      	strb	r2, [r3, #2]
	config_tc.count_direction = TC_COUNT_DIRECTION_UP;
    9f20:	1d3b      	adds	r3, r7, #4
    9f22:	2200      	movs	r2, #0
    9f24:	739a      	strb	r2, [r3, #14]
	config_tc.clock_source =  GCLK_CLKCTRL_GEN_GCLK0;
    9f26:	1d3b      	adds	r3, r7, #4
    9f28:	2200      	movs	r2, #0
    9f2a:	701a      	strb	r2, [r3, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
    9f2c:	1d3b      	adds	r3, r7, #4
    9f2e:	2200      	movs	r2, #0
    9f30:	809a      	strh	r2, [r3, #4]

	tc_init(&tc0, TC4, &config_tc);
    9f32:	1d3a      	adds	r2, r7, #4
    9f34:	4907      	ldr	r1, [pc, #28]	; (9f54 <configure_tc+0x48>)
    9f36:	4b08      	ldr	r3, [pc, #32]	; (9f58 <configure_tc+0x4c>)
    9f38:	0018      	movs	r0, r3
    9f3a:	4b08      	ldr	r3, [pc, #32]	; (9f5c <configure_tc+0x50>)
    9f3c:	4798      	blx	r3
	tc_enable(&tc0);
    9f3e:	4b06      	ldr	r3, [pc, #24]	; (9f58 <configure_tc+0x4c>)
    9f40:	0018      	movs	r0, r3
    9f42:	4b07      	ldr	r3, [pc, #28]	; (9f60 <configure_tc+0x54>)
    9f44:	4798      	blx	r3
}
    9f46:	46c0      	nop			; (mov r8, r8)
    9f48:	46bd      	mov	sp, r7
    9f4a:	b00e      	add	sp, #56	; 0x38
    9f4c:	bd80      	pop	{r7, pc}
    9f4e:	46c0      	nop			; (mov r8, r8)
    9f50:	00009e1d 	.word	0x00009e1d
    9f54:	42003000 	.word	0x42003000
    9f58:	20000bb0 	.word	0x20000bb0
    9f5c:	00005871 	.word	0x00005871
    9f60:	00009ea5 	.word	0x00009ea5

00009f64 <millis>:



uint32_t millis()
{
    9f64:	b580      	push	{r7, lr}
    9f66:	af00      	add	r7, sp, #0
	return (tc_get_count_value(&tc0)/7500); //Overflows every 9.5m
    9f68:	4b06      	ldr	r3, [pc, #24]	; (9f84 <millis+0x20>)
    9f6a:	0018      	movs	r0, r3
    9f6c:	4b06      	ldr	r3, [pc, #24]	; (9f88 <millis+0x24>)
    9f6e:	4798      	blx	r3
    9f70:	0002      	movs	r2, r0
    9f72:	4b06      	ldr	r3, [pc, #24]	; (9f8c <millis+0x28>)
    9f74:	4906      	ldr	r1, [pc, #24]	; (9f90 <millis+0x2c>)
    9f76:	0010      	movs	r0, r2
    9f78:	4798      	blx	r3
    9f7a:	0003      	movs	r3, r0
}
    9f7c:	0018      	movs	r0, r3
    9f7e:	46bd      	mov	sp, r7
    9f80:	bd80      	pop	{r7, pc}
    9f82:	46c0      	nop			; (mov r8, r8)
    9f84:	20000bb0 	.word	0x20000bb0
    9f88:	00005cc1 	.word	0x00005cc1
    9f8c:	000199c5 	.word	0x000199c5
    9f90:	00001d4c 	.word	0x00001d4c

00009f94 <check_time>:
uint32_t micros()
{
	return (tc_get_count_value(&tc0)/7.5);
}

void check_time(uint32_t* time_var){
    9f94:	b590      	push	{r4, r7, lr}
    9f96:	b083      	sub	sp, #12
    9f98:	af00      	add	r7, sp, #0
    9f9a:	6078      	str	r0, [r7, #4]
	if(*time_var > millis())
    9f9c:	687b      	ldr	r3, [r7, #4]
    9f9e:	681c      	ldr	r4, [r3, #0]
    9fa0:	4b05      	ldr	r3, [pc, #20]	; (9fb8 <check_time+0x24>)
    9fa2:	4798      	blx	r3
    9fa4:	0003      	movs	r3, r0
    9fa6:	429c      	cmp	r4, r3
    9fa8:	d902      	bls.n	9fb0 <check_time+0x1c>
		*time_var = 0;
    9faa:	687b      	ldr	r3, [r7, #4]
    9fac:	2200      	movs	r2, #0
    9fae:	601a      	str	r2, [r3, #0]
}
    9fb0:	46c0      	nop			; (mov r8, r8)
    9fb2:	46bd      	mov	sp, r7
    9fb4:	b003      	add	sp, #12
    9fb6:	bd90      	pop	{r4, r7, pc}
    9fb8:	00009f65 	.word	0x00009f65

00009fbc <check_timer_expired>:
void check_time_micros(uint32_t* time_var){
	if(*time_var > micros())
	*time_var = 0;
}

bool check_timer_expired(uint32_t* time_var, uint32_t dur){
    9fbc:	b580      	push	{r7, lr}
    9fbe:	b082      	sub	sp, #8
    9fc0:	af00      	add	r7, sp, #0
    9fc2:	6078      	str	r0, [r7, #4]
    9fc4:	6039      	str	r1, [r7, #0]
	check_time(time_var);
    9fc6:	687b      	ldr	r3, [r7, #4]
    9fc8:	0018      	movs	r0, r3
    9fca:	4b08      	ldr	r3, [pc, #32]	; (9fec <check_timer_expired+0x30>)
    9fcc:	4798      	blx	r3
	return (millis() - *time_var) > dur;
    9fce:	4b08      	ldr	r3, [pc, #32]	; (9ff0 <check_timer_expired+0x34>)
    9fd0:	4798      	blx	r3
    9fd2:	0002      	movs	r2, r0
    9fd4:	687b      	ldr	r3, [r7, #4]
    9fd6:	681b      	ldr	r3, [r3, #0]
    9fd8:	1ad3      	subs	r3, r2, r3
    9fda:	683a      	ldr	r2, [r7, #0]
    9fdc:	429a      	cmp	r2, r3
    9fde:	419b      	sbcs	r3, r3
    9fe0:	425b      	negs	r3, r3
    9fe2:	b2db      	uxtb	r3, r3
}
    9fe4:	0018      	movs	r0, r3
    9fe6:	46bd      	mov	sp, r7
    9fe8:	b002      	add	sp, #8
    9fea:	bd80      	pop	{r7, pc}
    9fec:	00009f95 	.word	0x00009f95
    9ff0:	00009f65 	.word	0x00009f65

00009ff4 <configure_APA_SPI>:
void configure_APA_SPI(void);
enum status_code L_APA_BUSY(void);
enum status_code R_APA_BUSY(void);

void configure_APA_SPI(void)
{
    9ff4:	b580      	push	{r7, lr}
    9ff6:	b090      	sub	sp, #64	; 0x40
    9ff8:	af00      	add	r7, sp, #0
    struct spi_config config_spi_master;
	
	/* Configure, initialize and enable Left APA SPI module (SERCOM4)*/
	spi_get_config_defaults(&config_spi_master);
    9ffa:	003b      	movs	r3, r7
    9ffc:	0018      	movs	r0, r3
    9ffe:	4b51      	ldr	r3, [pc, #324]	; (a144 <configure_APA_SPI+0x150>)
    a000:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = APA_BAUD;
    a002:	003b      	movs	r3, r7
    a004:	4a50      	ldr	r2, [pc, #320]	; (a148 <configure_APA_SPI+0x154>)
    a006:	619a      	str	r2, [r3, #24]
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    a008:	003b      	movs	r3, r7
    a00a:	2280      	movs	r2, #128	; 0x80
    a00c:	0292      	lsls	r2, r2, #10
    a00e:	60da      	str	r2, [r3, #12]
	config_spi_master.pinmux_pad0 = PINMUX_PA13D_SERCOM4_PAD1; //CLK
    a010:	003b      	movs	r3, r7
    a012:	4a4e      	ldr	r2, [pc, #312]	; (a14c <configure_APA_SPI+0x158>)
    a014:	629a      	str	r2, [r3, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    a016:	003b      	movs	r3, r7
    a018:	2201      	movs	r2, #1
    a01a:	4252      	negs	r2, r2
    a01c:	62da      	str	r2, [r3, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = PINMUX_PB11D_SERCOM4_PAD3; //DATA
    a01e:	003b      	movs	r3, r7
    a020:	4a4b      	ldr	r2, [pc, #300]	; (a150 <configure_APA_SPI+0x15c>)
    a022:	631a      	str	r2, [r3, #48]	; 0x30
	config_spi_master.pinmux_pad3 = PINMUX_UNUSED;
    a024:	003b      	movs	r3, r7
    a026:	2201      	movs	r2, #1
    a028:	4252      	negs	r2, r2
    a02a:	635a      	str	r2, [r3, #52]	; 0x34
	spi_init(&L_LED_SPI_instance, SERCOM4, &config_spi_master);
    a02c:	003a      	movs	r2, r7
    a02e:	4949      	ldr	r1, [pc, #292]	; (a154 <configure_APA_SPI+0x160>)
    a030:	4b49      	ldr	r3, [pc, #292]	; (a158 <configure_APA_SPI+0x164>)
    a032:	0018      	movs	r0, r3
    a034:	4b49      	ldr	r3, [pc, #292]	; (a15c <configure_APA_SPI+0x168>)
    a036:	4798      	blx	r3
	spi_enable(&L_LED_SPI_instance);
    a038:	4b47      	ldr	r3, [pc, #284]	; (a158 <configure_APA_SPI+0x164>)
    a03a:	0018      	movs	r0, r3
    a03c:	4b48      	ldr	r3, [pc, #288]	; (a160 <configure_APA_SPI+0x16c>)
    a03e:	4798      	blx	r3

    /* Configure, initialize and enable Right APA SPI module (SERCOM0)*/
    spi_get_config_defaults(&config_spi_master);
    a040:	003b      	movs	r3, r7
    a042:	0018      	movs	r0, r3
    a044:	4b3f      	ldr	r3, [pc, #252]	; (a144 <configure_APA_SPI+0x150>)
    a046:	4798      	blx	r3
    config_spi_master.mode_specific.master.baudrate = APA_BAUD;
    a048:	003b      	movs	r3, r7
    a04a:	4a3f      	ldr	r2, [pc, #252]	; (a148 <configure_APA_SPI+0x154>)
    a04c:	619a      	str	r2, [r3, #24]
    config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_F;
    a04e:	003b      	movs	r3, r7
    a050:	2288      	movs	r2, #136	; 0x88
    a052:	0352      	lsls	r2, r2, #13
    a054:	60da      	str	r2, [r3, #12]
    config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    a056:	003b      	movs	r3, r7
    a058:	2201      	movs	r2, #1
    a05a:	4252      	negs	r2, r2
    a05c:	629a      	str	r2, [r3, #40]	; 0x28
    config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    a05e:	003b      	movs	r3, r7
    a060:	2201      	movs	r2, #1
    a062:	4252      	negs	r2, r2
    a064:	62da      	str	r2, [r3, #44]	; 0x2c
    config_spi_master.pinmux_pad2 = PINMUX_PA10D_SERCOM2_PAD2; //DATA
    a066:	003b      	movs	r3, r7
    a068:	4a3e      	ldr	r2, [pc, #248]	; (a164 <configure_APA_SPI+0x170>)
    a06a:	631a      	str	r2, [r3, #48]	; 0x30
    config_spi_master.pinmux_pad3 = PINMUX_PA11D_SERCOM2_PAD3; //CLK
    a06c:	003b      	movs	r3, r7
    a06e:	4a3e      	ldr	r2, [pc, #248]	; (a168 <configure_APA_SPI+0x174>)
    a070:	635a      	str	r2, [r3, #52]	; 0x34
    spi_init(&R_LED_SPI_instance, SERCOM2, &config_spi_master);
    a072:	003a      	movs	r2, r7
    a074:	493d      	ldr	r1, [pc, #244]	; (a16c <configure_APA_SPI+0x178>)
    a076:	4b3e      	ldr	r3, [pc, #248]	; (a170 <configure_APA_SPI+0x17c>)
    a078:	0018      	movs	r0, r3
    a07a:	4b38      	ldr	r3, [pc, #224]	; (a15c <configure_APA_SPI+0x168>)
    a07c:	4798      	blx	r3
    spi_enable(&R_LED_SPI_instance);
    a07e:	4b3c      	ldr	r3, [pc, #240]	; (a170 <configure_APA_SPI+0x17c>)
    a080:	0018      	movs	r0, r3
    a082:	4b37      	ldr	r3, [pc, #220]	; (a160 <configure_APA_SPI+0x16c>)
    a084:	4798      	blx	r3

	// TODO: Replace with memcpy
	for(int i = 0; i < MAX_LEDCOUNT; i++){
    a086:	2300      	movs	r3, #0
    a088:	63fb      	str	r3, [r7, #60]	; 0x3c
    a08a:	e01a      	b.n	a0c2 <configure_APA_SPI+0xce>
		L_SPI_send_buf[(i*4)+4] = (0b11100000 | 0x0A);
    a08c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a08e:	3301      	adds	r3, #1
    a090:	009b      	lsls	r3, r3, #2
    a092:	4a38      	ldr	r2, [pc, #224]	; (a174 <configure_APA_SPI+0x180>)
    a094:	21ea      	movs	r1, #234	; 0xea
    a096:	54d1      	strb	r1, [r2, r3]
		L_SPI_send_buf[(i*4)+5] = 0x00;
    a098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a09a:	009b      	lsls	r3, r3, #2
    a09c:	3305      	adds	r3, #5
    a09e:	4a35      	ldr	r2, [pc, #212]	; (a174 <configure_APA_SPI+0x180>)
    a0a0:	2100      	movs	r1, #0
    a0a2:	54d1      	strb	r1, [r2, r3]
		L_SPI_send_buf[(i*4)+6] = 0x00;
    a0a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a0a6:	009b      	lsls	r3, r3, #2
    a0a8:	3306      	adds	r3, #6
    a0aa:	4a32      	ldr	r2, [pc, #200]	; (a174 <configure_APA_SPI+0x180>)
    a0ac:	2100      	movs	r1, #0
    a0ae:	54d1      	strb	r1, [r2, r3]
		L_SPI_send_buf[(i*4)+7] = 0x00;
    a0b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a0b2:	009b      	lsls	r3, r3, #2
    a0b4:	3307      	adds	r3, #7
    a0b6:	4a2f      	ldr	r2, [pc, #188]	; (a174 <configure_APA_SPI+0x180>)
    a0b8:	2100      	movs	r1, #0
    a0ba:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < MAX_LEDCOUNT; i++){
    a0bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a0be:	3301      	adds	r3, #1
    a0c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    a0c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a0c4:	2b47      	cmp	r3, #71	; 0x47
    a0c6:	dde1      	ble.n	a08c <configure_APA_SPI+0x98>
	}

	
	// TODO: Replace with memcpy
	for(int i = 0; i < MAX_LEDCOUNT; i++){
    a0c8:	2300      	movs	r3, #0
    a0ca:	63bb      	str	r3, [r7, #56]	; 0x38
    a0cc:	e01a      	b.n	a104 <configure_APA_SPI+0x110>
		R_SPI_send_buf[(i*4)+4] = (0b11100000 | 0x0A);
    a0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a0d0:	3301      	adds	r3, #1
    a0d2:	009b      	lsls	r3, r3, #2
    a0d4:	4a28      	ldr	r2, [pc, #160]	; (a178 <configure_APA_SPI+0x184>)
    a0d6:	21ea      	movs	r1, #234	; 0xea
    a0d8:	54d1      	strb	r1, [r2, r3]
		R_SPI_send_buf[(i*4)+5] = 0x00;
    a0da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a0dc:	009b      	lsls	r3, r3, #2
    a0de:	3305      	adds	r3, #5
    a0e0:	4a25      	ldr	r2, [pc, #148]	; (a178 <configure_APA_SPI+0x184>)
    a0e2:	2100      	movs	r1, #0
    a0e4:	54d1      	strb	r1, [r2, r3]
		R_SPI_send_buf[(i*4)+6] = 0x00;
    a0e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a0e8:	009b      	lsls	r3, r3, #2
    a0ea:	3306      	adds	r3, #6
    a0ec:	4a22      	ldr	r2, [pc, #136]	; (a178 <configure_APA_SPI+0x184>)
    a0ee:	2100      	movs	r1, #0
    a0f0:	54d1      	strb	r1, [r2, r3]
		R_SPI_send_buf[(i*4)+7] = 0x00;
    a0f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a0f4:	009b      	lsls	r3, r3, #2
    a0f6:	3307      	adds	r3, #7
    a0f8:	4a1f      	ldr	r2, [pc, #124]	; (a178 <configure_APA_SPI+0x184>)
    a0fa:	2100      	movs	r1, #0
    a0fc:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < MAX_LEDCOUNT; i++){
    a0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a100:	3301      	adds	r3, #1
    a102:	63bb      	str	r3, [r7, #56]	; 0x38
    a104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a106:	2b47      	cmp	r3, #71	; 0x47
    a108:	dde1      	ble.n	a0ce <configure_APA_SPI+0xda>
	}
	
	// TODO: Replace with memcpy
	L_SPI_send_buf[0] = 0x00;
    a10a:	4b1a      	ldr	r3, [pc, #104]	; (a174 <configure_APA_SPI+0x180>)
    a10c:	2200      	movs	r2, #0
    a10e:	701a      	strb	r2, [r3, #0]
	L_SPI_send_buf[1] = 0x00;
    a110:	4b18      	ldr	r3, [pc, #96]	; (a174 <configure_APA_SPI+0x180>)
    a112:	2200      	movs	r2, #0
    a114:	705a      	strb	r2, [r3, #1]
	L_SPI_send_buf[2] = 0x00;
    a116:	4b17      	ldr	r3, [pc, #92]	; (a174 <configure_APA_SPI+0x180>)
    a118:	2200      	movs	r2, #0
    a11a:	709a      	strb	r2, [r3, #2]
	L_SPI_send_buf[3] = 0x00;
    a11c:	4b15      	ldr	r3, [pc, #84]	; (a174 <configure_APA_SPI+0x180>)
    a11e:	2200      	movs	r2, #0
    a120:	70da      	strb	r2, [r3, #3]
	R_SPI_send_buf[0] = 0x00;
    a122:	4b15      	ldr	r3, [pc, #84]	; (a178 <configure_APA_SPI+0x184>)
    a124:	2200      	movs	r2, #0
    a126:	701a      	strb	r2, [r3, #0]
	R_SPI_send_buf[1] = 0x00;
    a128:	4b13      	ldr	r3, [pc, #76]	; (a178 <configure_APA_SPI+0x184>)
    a12a:	2200      	movs	r2, #0
    a12c:	705a      	strb	r2, [r3, #1]
	R_SPI_send_buf[2] = 0x00;
    a12e:	4b12      	ldr	r3, [pc, #72]	; (a178 <configure_APA_SPI+0x184>)
    a130:	2200      	movs	r2, #0
    a132:	709a      	strb	r2, [r3, #2]
	R_SPI_send_buf[3] = 0x00;
    a134:	4b10      	ldr	r3, [pc, #64]	; (a178 <configure_APA_SPI+0x184>)
    a136:	2200      	movs	r2, #0
    a138:	70da      	strb	r2, [r3, #3]
}
    a13a:	46c0      	nop			; (mov r8, r8)
    a13c:	46bd      	mov	sp, r7
    a13e:	b010      	add	sp, #64	; 0x40
    a140:	bd80      	pop	{r7, pc}
    a142:	46c0      	nop			; (mov r8, r8)
    a144:	00009b89 	.word	0x00009b89
    a148:	00027100 	.word	0x00027100
    a14c:	000d0003 	.word	0x000d0003
    a150:	002b0003 	.word	0x002b0003
    a154:	42001800 	.word	0x42001800
    a158:	20001030 	.word	0x20001030
    a15c:	00006d9d 	.word	0x00006d9d
    a160:	00009c0d 	.word	0x00009c0d
    a164:	000a0003 	.word	0x000a0003
    a168:	000b0003 	.word	0x000b0003
    a16c:	42001000 	.word	0x42001000
    a170:	20000574 	.word	0x20000574
    a174:	2000148c 	.word	0x2000148c
    a178:	200005c8 	.word	0x200005c8

0000a17c <set_left_gnd>:
void set_left_gnd(void);
void set_right_gnd(void);
void L_APA_write(uint16_t count);
void R_APA_write(uint16_t count);

void set_left_gnd(void){
    a17c:	b580      	push	{r7, lr}
    a17e:	af00      	add	r7, sp, #0
	port_pin_set_output_level(L_GND,1);
    a180:	2101      	movs	r1, #1
    a182:	2007      	movs	r0, #7
    a184:	4b02      	ldr	r3, [pc, #8]	; (a190 <set_left_gnd+0x14>)
    a186:	4798      	blx	r3
}
    a188:	46c0      	nop			; (mov r8, r8)
    a18a:	46bd      	mov	sp, r7
    a18c:	bd80      	pop	{r7, pc}
    a18e:	46c0      	nop			; (mov r8, r8)
    a190:	00009815 	.word	0x00009815

0000a194 <set_right_gnd>:

void set_right_gnd(void){
    a194:	b580      	push	{r7, lr}
    a196:	af00      	add	r7, sp, #0
	port_pin_set_output_level(R_GND,1);
    a198:	2101      	movs	r1, #1
    a19a:	200e      	movs	r0, #14
    a19c:	4b02      	ldr	r3, [pc, #8]	; (a1a8 <set_right_gnd+0x14>)
    a19e:	4798      	blx	r3
}
    a1a0:	46c0      	nop			; (mov r8, r8)
    a1a2:	46bd      	mov	sp, r7
    a1a4:	bd80      	pop	{r7, pc}
    a1a6:	46c0      	nop			; (mov r8, r8)
    a1a8:	00009815 	.word	0x00009815

0000a1ac <L_APA_write>:

void L_APA_write(uint16_t count)
{
    a1ac:	b580      	push	{r7, lr}
    a1ae:	b082      	sub	sp, #8
    a1b0:	af00      	add	r7, sp, #0
    a1b2:	0002      	movs	r2, r0
    a1b4:	1dbb      	adds	r3, r7, #6
    a1b6:	801a      	strh	r2, [r3, #0]
	// Set the stop frame
	L_SPI_send_buf[count*4+4] = 0xFF;
    a1b8:	1dbb      	adds	r3, r7, #6
    a1ba:	881b      	ldrh	r3, [r3, #0]
    a1bc:	3301      	adds	r3, #1
    a1be:	009b      	lsls	r3, r3, #2
    a1c0:	4a13      	ldr	r2, [pc, #76]	; (a210 <L_APA_write+0x64>)
    a1c2:	21ff      	movs	r1, #255	; 0xff
    a1c4:	54d1      	strb	r1, [r2, r3]
	L_SPI_send_buf[count*4+5] = 0xFF;
    a1c6:	1dbb      	adds	r3, r7, #6
    a1c8:	881b      	ldrh	r3, [r3, #0]
    a1ca:	009b      	lsls	r3, r3, #2
    a1cc:	3305      	adds	r3, #5
    a1ce:	4a10      	ldr	r2, [pc, #64]	; (a210 <L_APA_write+0x64>)
    a1d0:	21ff      	movs	r1, #255	; 0xff
    a1d2:	54d1      	strb	r1, [r2, r3]
	L_SPI_send_buf[count*4+6] = 0xFF;
    a1d4:	1dbb      	adds	r3, r7, #6
    a1d6:	881b      	ldrh	r3, [r3, #0]
    a1d8:	009b      	lsls	r3, r3, #2
    a1da:	3306      	adds	r3, #6
    a1dc:	4a0c      	ldr	r2, [pc, #48]	; (a210 <L_APA_write+0x64>)
    a1de:	21ff      	movs	r1, #255	; 0xff
    a1e0:	54d1      	strb	r1, [r2, r3]
	L_SPI_send_buf[count*4+7] = 0xFF;
    a1e2:	1dbb      	adds	r3, r7, #6
    a1e4:	881b      	ldrh	r3, [r3, #0]
    a1e6:	009b      	lsls	r3, r3, #2
    a1e8:	3307      	adds	r3, #7
    a1ea:	4a09      	ldr	r2, [pc, #36]	; (a210 <L_APA_write+0x64>)
    a1ec:	21ff      	movs	r1, #255	; 0xff
    a1ee:	54d1      	strb	r1, [r2, r3]
	spi_write_buffer_job(&L_LED_SPI_instance, L_SPI_send_buf, (count*4)+8);
    a1f0:	1dbb      	adds	r3, r7, #6
    a1f2:	881b      	ldrh	r3, [r3, #0]
    a1f4:	3302      	adds	r3, #2
    a1f6:	b29b      	uxth	r3, r3
    a1f8:	009b      	lsls	r3, r3, #2
    a1fa:	b29a      	uxth	r2, r3
    a1fc:	4904      	ldr	r1, [pc, #16]	; (a210 <L_APA_write+0x64>)
    a1fe:	4b05      	ldr	r3, [pc, #20]	; (a214 <L_APA_write+0x68>)
    a200:	0018      	movs	r0, r3
    a202:	4b05      	ldr	r3, [pc, #20]	; (a218 <L_APA_write+0x6c>)
    a204:	4798      	blx	r3
}
    a206:	46c0      	nop			; (mov r8, r8)
    a208:	46bd      	mov	sp, r7
    a20a:	b002      	add	sp, #8
    a20c:	bd80      	pop	{r7, pc}
    a20e:	46c0      	nop			; (mov r8, r8)
    a210:	2000148c 	.word	0x2000148c
    a214:	20001030 	.word	0x20001030
    a218:	00006fad 	.word	0x00006fad

0000a21c <R_APA_write>:
enum status_code L_APA_BUSY(){
	return spi_get_job_status(&L_LED_SPI_instance);
}

void R_APA_write(uint16_t count)
{
    a21c:	b580      	push	{r7, lr}
    a21e:	b082      	sub	sp, #8
    a220:	af00      	add	r7, sp, #0
    a222:	0002      	movs	r2, r0
    a224:	1dbb      	adds	r3, r7, #6
    a226:	801a      	strh	r2, [r3, #0]
	// Set the stop frame
	R_SPI_send_buf[count*4+4] = 0xFF;
    a228:	1dbb      	adds	r3, r7, #6
    a22a:	881b      	ldrh	r3, [r3, #0]
    a22c:	3301      	adds	r3, #1
    a22e:	009b      	lsls	r3, r3, #2
    a230:	4a13      	ldr	r2, [pc, #76]	; (a280 <R_APA_write+0x64>)
    a232:	21ff      	movs	r1, #255	; 0xff
    a234:	54d1      	strb	r1, [r2, r3]
	R_SPI_send_buf[count*4+5] = 0xFF;
    a236:	1dbb      	adds	r3, r7, #6
    a238:	881b      	ldrh	r3, [r3, #0]
    a23a:	009b      	lsls	r3, r3, #2
    a23c:	3305      	adds	r3, #5
    a23e:	4a10      	ldr	r2, [pc, #64]	; (a280 <R_APA_write+0x64>)
    a240:	21ff      	movs	r1, #255	; 0xff
    a242:	54d1      	strb	r1, [r2, r3]
	R_SPI_send_buf[count*4+6] = 0xFF;
    a244:	1dbb      	adds	r3, r7, #6
    a246:	881b      	ldrh	r3, [r3, #0]
    a248:	009b      	lsls	r3, r3, #2
    a24a:	3306      	adds	r3, #6
    a24c:	4a0c      	ldr	r2, [pc, #48]	; (a280 <R_APA_write+0x64>)
    a24e:	21ff      	movs	r1, #255	; 0xff
    a250:	54d1      	strb	r1, [r2, r3]
	R_SPI_send_buf[count*4+7] = 0xFF;
    a252:	1dbb      	adds	r3, r7, #6
    a254:	881b      	ldrh	r3, [r3, #0]
    a256:	009b      	lsls	r3, r3, #2
    a258:	3307      	adds	r3, #7
    a25a:	4a09      	ldr	r2, [pc, #36]	; (a280 <R_APA_write+0x64>)
    a25c:	21ff      	movs	r1, #255	; 0xff
    a25e:	54d1      	strb	r1, [r2, r3]
	spi_write_buffer_job(&R_LED_SPI_instance, R_SPI_send_buf, (count*4)+8);
    a260:	1dbb      	adds	r3, r7, #6
    a262:	881b      	ldrh	r3, [r3, #0]
    a264:	3302      	adds	r3, #2
    a266:	b29b      	uxth	r3, r3
    a268:	009b      	lsls	r3, r3, #2
    a26a:	b29a      	uxth	r2, r3
    a26c:	4904      	ldr	r1, [pc, #16]	; (a280 <R_APA_write+0x64>)
    a26e:	4b05      	ldr	r3, [pc, #20]	; (a284 <R_APA_write+0x68>)
    a270:	0018      	movs	r0, r3
    a272:	4b05      	ldr	r3, [pc, #20]	; (a288 <R_APA_write+0x6c>)
    a274:	4798      	blx	r3
}
    a276:	46c0      	nop			; (mov r8, r8)
    a278:	46bd      	mov	sp, r7
    a27a:	b002      	add	sp, #8
    a27c:	bd80      	pop	{r7, pc}
    a27e:	46c0      	nop			; (mov r8, r8)
    a280:	200005c8 	.word	0x200005c8
    a284:	20000574 	.word	0x20000574
    a288:	00006fad 	.word	0x00006fad

0000a28c <configure_LED_PWM>:



// Configure all of the LED ports as PWM outputs
void configure_LED_PWM(void)
{
    a28c:	b580      	push	{r7, lr}
    a28e:	b0aa      	sub	sp, #168	; 0xa8
    a290:	af00      	add	r7, sp, #0
	struct tcc_config config_tcc;
	tcc_get_config_defaults(&config_tcc, TCC0);
    a292:	4a5e      	ldr	r2, [pc, #376]	; (a40c <configure_LED_PWM+0x180>)
    a294:	1d3b      	adds	r3, r7, #4
    a296:	0011      	movs	r1, r2
    a298:	0018      	movs	r0, r3
    a29a:	4b5d      	ldr	r3, [pc, #372]	; (a410 <configure_LED_PWM+0x184>)
    a29c:	4798      	blx	r3
	config_tcc.counter.period = 0xFFFF;
    a29e:	1d3b      	adds	r3, r7, #4
    a2a0:	4a5c      	ldr	r2, [pc, #368]	; (a414 <configure_LED_PWM+0x188>)
    a2a2:	605a      	str	r2, [r3, #4]
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    a2a4:	1d3b      	adds	r3, r7, #4
    a2a6:	2202      	movs	r2, #2
    a2a8:	761a      	strb	r2, [r3, #24]

	if(RGB_led_type == RGB_ANALOG){
    a2aa:	4b5b      	ldr	r3, [pc, #364]	; (a418 <configure_LED_PWM+0x18c>)
    a2ac:	781b      	ldrb	r3, [r3, #0]
    a2ae:	2b00      	cmp	r3, #0
    a2b0:	d13f      	bne.n	a332 <configure_LED_PWM+0xa6>
		config_tcc.compare.match[0] = 0;
    a2b2:	1d3b      	adds	r3, r7, #4
    a2b4:	2200      	movs	r2, #0
    a2b6:	61da      	str	r2, [r3, #28]
		config_tcc.compare.match[1] = 0;
    a2b8:	1d3b      	adds	r3, r7, #4
    a2ba:	2200      	movs	r2, #0
    a2bc:	621a      	str	r2, [r3, #32]
		config_tcc.compare.match[2] = 0;
    a2be:	1d3b      	adds	r3, r7, #4
    a2c0:	2200      	movs	r2, #0
    a2c2:	625a      	str	r2, [r3, #36]	; 0x24
		config_tcc.compare.match[3] = 0;
    a2c4:	1d3b      	adds	r3, r7, #4
    a2c6:	2200      	movs	r2, #0
    a2c8:	629a      	str	r2, [r3, #40]	; 0x28
		config_tcc.pins.enable_wave_out_pin[0] = true;
    a2ca:	1d3b      	adds	r3, r7, #4
    a2cc:	2298      	movs	r2, #152	; 0x98
    a2ce:	2101      	movs	r1, #1
    a2d0:	5499      	strb	r1, [r3, r2]
		config_tcc.pins.enable_wave_out_pin[1] = true;
    a2d2:	1d3b      	adds	r3, r7, #4
    a2d4:	2299      	movs	r2, #153	; 0x99
    a2d6:	2101      	movs	r1, #1
    a2d8:	5499      	strb	r1, [r3, r2]
		config_tcc.pins.enable_wave_out_pin[2] = true;
    a2da:	1d3b      	adds	r3, r7, #4
    a2dc:	229a      	movs	r2, #154	; 0x9a
    a2de:	2101      	movs	r1, #1
    a2e0:	5499      	strb	r1, [r3, r2]
		config_tcc.pins.enable_wave_out_pin[3] = true;
    a2e2:	1d3b      	adds	r3, r7, #4
    a2e4:	229b      	movs	r2, #155	; 0x9b
    a2e6:	2101      	movs	r1, #1
    a2e8:	5499      	strb	r1, [r3, r2]
		config_tcc.pins.wave_out_pin[0]        = PIN_PA14F_TCC0_WO4;
    a2ea:	1d3b      	adds	r3, r7, #4
    a2ec:	220e      	movs	r2, #14
    a2ee:	659a      	str	r2, [r3, #88]	; 0x58
		config_tcc.pins.wave_out_pin[1]        = PIN_PB11F_TCC0_WO5;
    a2f0:	1d3b      	adds	r3, r7, #4
    a2f2:	222b      	movs	r2, #43	; 0x2b
    a2f4:	65da      	str	r2, [r3, #92]	; 0x5c
		config_tcc.pins.wave_out_pin[2]        = PIN_PA10F_TCC0_WO2;
    a2f6:	1d3b      	adds	r3, r7, #4
    a2f8:	220a      	movs	r2, #10
    a2fa:	661a      	str	r2, [r3, #96]	; 0x60
		config_tcc.pins.wave_out_pin[3]        = PIN_PA11F_TCC0_WO3;
    a2fc:	1d3b      	adds	r3, r7, #4
    a2fe:	220b      	movs	r2, #11
    a300:	665a      	str	r2, [r3, #100]	; 0x64
		config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA14F_TCC0_WO4;
    a302:	1d3b      	adds	r3, r7, #4
    a304:	2205      	movs	r2, #5
    a306:	679a      	str	r2, [r3, #120]	; 0x78
		config_tcc.pins.wave_out_pin_mux[1]    = MUX_PB11F_TCC0_WO5;
    a308:	1d3b      	adds	r3, r7, #4
    a30a:	2205      	movs	r2, #5
    a30c:	67da      	str	r2, [r3, #124]	; 0x7c
		config_tcc.pins.wave_out_pin_mux[2]    = MUX_PA10F_TCC0_WO2;
    a30e:	1d3b      	adds	r3, r7, #4
    a310:	2280      	movs	r2, #128	; 0x80
    a312:	2105      	movs	r1, #5
    a314:	5099      	str	r1, [r3, r2]
		config_tcc.pins.wave_out_pin_mux[3]    = MUX_PA11F_TCC0_WO3;
    a316:	1d3b      	adds	r3, r7, #4
    a318:	2284      	movs	r2, #132	; 0x84
    a31a:	2105      	movs	r1, #5
    a31c:	5099      	str	r1, [r3, r2]
		tcc_init(&tcc0, TCC0, &config_tcc);
    a31e:	1d3a      	adds	r2, r7, #4
    a320:	493a      	ldr	r1, [pc, #232]	; (a40c <configure_LED_PWM+0x180>)
    a322:	4b3e      	ldr	r3, [pc, #248]	; (a41c <configure_LED_PWM+0x190>)
    a324:	0018      	movs	r0, r3
    a326:	4b3e      	ldr	r3, [pc, #248]	; (a420 <configure_LED_PWM+0x194>)
    a328:	4798      	blx	r3
		tcc_enable(&tcc0);
    a32a:	4b3c      	ldr	r3, [pc, #240]	; (a41c <configure_LED_PWM+0x190>)
    a32c:	0018      	movs	r0, r3
    a32e:	4b3d      	ldr	r3, [pc, #244]	; (a424 <configure_LED_PWM+0x198>)
    a330:	4798      	blx	r3
	}

	tcc_get_config_defaults(&config_tcc, TCC1);
    a332:	4a3d      	ldr	r2, [pc, #244]	; (a428 <configure_LED_PWM+0x19c>)
    a334:	1d3b      	adds	r3, r7, #4
    a336:	0011      	movs	r1, r2
    a338:	0018      	movs	r0, r3
    a33a:	4b35      	ldr	r3, [pc, #212]	; (a410 <configure_LED_PWM+0x184>)
    a33c:	4798      	blx	r3
	config_tcc.counter.period = 0xFFFF;
    a33e:	1d3b      	adds	r3, r7, #4
    a340:	4a34      	ldr	r2, [pc, #208]	; (a414 <configure_LED_PWM+0x188>)
    a342:	605a      	str	r2, [r3, #4]
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    a344:	1d3b      	adds	r3, r7, #4
    a346:	2202      	movs	r2, #2
    a348:	761a      	strb	r2, [r3, #24]
	config_tcc.compare.match[0] = 0;
    a34a:	1d3b      	adds	r3, r7, #4
    a34c:	2200      	movs	r2, #0
    a34e:	61da      	str	r2, [r3, #28]
	config_tcc.pins.enable_wave_out_pin[0] = true;
    a350:	1d3b      	adds	r3, r7, #4
    a352:	2298      	movs	r2, #152	; 0x98
    a354:	2101      	movs	r1, #1
    a356:	5499      	strb	r1, [r3, r2]
	config_tcc.pins.wave_out_pin[0]        = PIN_PA06E_TCC1_WO0;
    a358:	1d3b      	adds	r3, r7, #4
    a35a:	2206      	movs	r2, #6
    a35c:	659a      	str	r2, [r3, #88]	; 0x58
	config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA06E_TCC1_WO0;
    a35e:	1d3b      	adds	r3, r7, #4
    a360:	2204      	movs	r2, #4
    a362:	679a      	str	r2, [r3, #120]	; 0x78
	if(RGB_led_type == RGB_ANALOG){
    a364:	4b2c      	ldr	r3, [pc, #176]	; (a418 <configure_LED_PWM+0x18c>)
    a366:	781b      	ldrb	r3, [r3, #0]
    a368:	2b00      	cmp	r3, #0
    a36a:	d10c      	bne.n	a386 <configure_LED_PWM+0xfa>
		config_tcc.compare.match[1] = 0;
    a36c:	1d3b      	adds	r3, r7, #4
    a36e:	2200      	movs	r2, #0
    a370:	621a      	str	r2, [r3, #32]
		config_tcc.pins.enable_wave_out_pin[1] = true;
    a372:	1d3b      	adds	r3, r7, #4
    a374:	2299      	movs	r2, #153	; 0x99
    a376:	2101      	movs	r1, #1
    a378:	5499      	strb	r1, [r3, r2]
		config_tcc.pins.wave_out_pin[1]        = PIN_PA07E_TCC1_WO1;
    a37a:	1d3b      	adds	r3, r7, #4
    a37c:	2207      	movs	r2, #7
    a37e:	65da      	str	r2, [r3, #92]	; 0x5c
		config_tcc.pins.wave_out_pin_mux[1]    = MUX_PA07E_TCC1_WO1;
    a380:	1d3b      	adds	r3, r7, #4
    a382:	2204      	movs	r2, #4
    a384:	67da      	str	r2, [r3, #124]	; 0x7c
	}
	tcc_init(&tcc1, TCC1, &config_tcc);
    a386:	1d3a      	adds	r2, r7, #4
    a388:	4927      	ldr	r1, [pc, #156]	; (a428 <configure_LED_PWM+0x19c>)
    a38a:	4b28      	ldr	r3, [pc, #160]	; (a42c <configure_LED_PWM+0x1a0>)
    a38c:	0018      	movs	r0, r3
    a38e:	4b24      	ldr	r3, [pc, #144]	; (a420 <configure_LED_PWM+0x194>)
    a390:	4798      	blx	r3
	tcc_enable(&tcc1);
    a392:	4b26      	ldr	r3, [pc, #152]	; (a42c <configure_LED_PWM+0x1a0>)
    a394:	0018      	movs	r0, r3
    a396:	4b23      	ldr	r3, [pc, #140]	; (a424 <configure_LED_PWM+0x198>)
    a398:	4798      	blx	r3


	tcc_get_config_defaults(&config_tcc, TCC2);
    a39a:	4a25      	ldr	r2, [pc, #148]	; (a430 <configure_LED_PWM+0x1a4>)
    a39c:	1d3b      	adds	r3, r7, #4
    a39e:	0011      	movs	r1, r2
    a3a0:	0018      	movs	r0, r3
    a3a2:	4b1b      	ldr	r3, [pc, #108]	; (a410 <configure_LED_PWM+0x184>)
    a3a4:	4798      	blx	r3
	config_tcc.counter.period = 0xFFFF;
    a3a6:	1d3b      	adds	r3, r7, #4
    a3a8:	4a1a      	ldr	r2, [pc, #104]	; (a414 <configure_LED_PWM+0x188>)
    a3aa:	605a      	str	r2, [r3, #4]
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    a3ac:	1d3b      	adds	r3, r7, #4
    a3ae:	2202      	movs	r2, #2
    a3b0:	761a      	strb	r2, [r3, #24]

	config_tcc.compare.match[0] = 0;
    a3b2:	1d3b      	adds	r3, r7, #4
    a3b4:	2200      	movs	r2, #0
    a3b6:	61da      	str	r2, [r3, #28]
	config_tcc.pins.enable_wave_out_pin[0] = true;
    a3b8:	1d3b      	adds	r3, r7, #4
    a3ba:	2298      	movs	r2, #152	; 0x98
    a3bc:	2101      	movs	r1, #1
    a3be:	5499      	strb	r1, [r3, r2]
	config_tcc.pins.wave_out_pin[0]        = PIN_PA12E_TCC2_WO0;
    a3c0:	1d3b      	adds	r3, r7, #4
    a3c2:	220c      	movs	r2, #12
    a3c4:	659a      	str	r2, [r3, #88]	; 0x58
	config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA12E_TCC2_WO0;
    a3c6:	1d3b      	adds	r3, r7, #4
    a3c8:	2204      	movs	r2, #4
    a3ca:	679a      	str	r2, [r3, #120]	; 0x78
	if(RGB_led_type == RGB_ANALOG){
    a3cc:	4b12      	ldr	r3, [pc, #72]	; (a418 <configure_LED_PWM+0x18c>)
    a3ce:	781b      	ldrb	r3, [r3, #0]
    a3d0:	2b00      	cmp	r3, #0
    a3d2:	d10c      	bne.n	a3ee <configure_LED_PWM+0x162>
		config_tcc.pins.enable_wave_out_pin[1] = true;
    a3d4:	1d3b      	adds	r3, r7, #4
    a3d6:	2299      	movs	r2, #153	; 0x99
    a3d8:	2101      	movs	r1, #1
    a3da:	5499      	strb	r1, [r3, r2]
		config_tcc.compare.match[1] = 0;
    a3dc:	1d3b      	adds	r3, r7, #4
    a3de:	2200      	movs	r2, #0
    a3e0:	621a      	str	r2, [r3, #32]
		config_tcc.pins.wave_out_pin[1]        = PIN_PA13E_TCC2_WO1;
    a3e2:	1d3b      	adds	r3, r7, #4
    a3e4:	220d      	movs	r2, #13
    a3e6:	65da      	str	r2, [r3, #92]	; 0x5c
		config_tcc.pins.wave_out_pin_mux[1]    = MUX_PA13E_TCC2_WO1;
    a3e8:	1d3b      	adds	r3, r7, #4
    a3ea:	2204      	movs	r2, #4
    a3ec:	67da      	str	r2, [r3, #124]	; 0x7c
	}
	tcc_init(&tcc2, TCC2, &config_tcc);
    a3ee:	1d3a      	adds	r2, r7, #4
    a3f0:	490f      	ldr	r1, [pc, #60]	; (a430 <configure_LED_PWM+0x1a4>)
    a3f2:	4b10      	ldr	r3, [pc, #64]	; (a434 <configure_LED_PWM+0x1a8>)
    a3f4:	0018      	movs	r0, r3
    a3f6:	4b0a      	ldr	r3, [pc, #40]	; (a420 <configure_LED_PWM+0x194>)
    a3f8:	4798      	blx	r3
	tcc_enable(&tcc2);
    a3fa:	4b0e      	ldr	r3, [pc, #56]	; (a434 <configure_LED_PWM+0x1a8>)
    a3fc:	0018      	movs	r0, r3
    a3fe:	4b09      	ldr	r3, [pc, #36]	; (a424 <configure_LED_PWM+0x198>)
    a400:	4798      	blx	r3
}
    a402:	46c0      	nop			; (mov r8, r8)
    a404:	46bd      	mov	sp, r7
    a406:	b02a      	add	sp, #168	; 0xa8
    a408:	bd80      	pop	{r7, pc}
    a40a:	46c0      	nop			; (mov r8, r8)
    a40c:	42002000 	.word	0x42002000
    a410:	00004c29 	.word	0x00004c29
    a414:	0000ffff 	.word	0x0000ffff
    a418:	20001ad4 	.word	0x20001ad4
    a41c:	20000b70 	.word	0x20000b70
    a420:	00005285 	.word	0x00005285
    a424:	00009edd 	.word	0x00009edd
    a428:	42002400 	.word	0x42002400
    a42c:	20001a5c 	.word	0x20001a5c
    a430:	42002800 	.word	0x42002800
    a434:	20001944 	.word	0x20001944

0000a438 <setLeftRGB>:

void setLeftRGB(uint16_t red, uint16_t green, uint16_t blue) {
    a438:	b590      	push	{r4, r7, lr}
    a43a:	b083      	sub	sp, #12
    a43c:	af00      	add	r7, sp, #0
    a43e:	0004      	movs	r4, r0
    a440:	0008      	movs	r0, r1
    a442:	0011      	movs	r1, r2
    a444:	1dbb      	adds	r3, r7, #6
    a446:	1c22      	adds	r2, r4, #0
    a448:	801a      	strh	r2, [r3, #0]
    a44a:	1d3b      	adds	r3, r7, #4
    a44c:	1c02      	adds	r2, r0, #0
    a44e:	801a      	strh	r2, [r3, #0]
    a450:	1cbb      	adds	r3, r7, #2
    a452:	1c0a      	adds	r2, r1, #0
    a454:	801a      	strh	r2, [r3, #0]
	RGB_Ouptut.LB = blue;
    a456:	4b12      	ldr	r3, [pc, #72]	; (a4a0 <setLeftRGB+0x68>)
    a458:	1cba      	adds	r2, r7, #2
    a45a:	8812      	ldrh	r2, [r2, #0]
    a45c:	809a      	strh	r2, [r3, #4]
	RGB_Ouptut.LG = green;
    a45e:	4b10      	ldr	r3, [pc, #64]	; (a4a0 <setLeftRGB+0x68>)
    a460:	1d3a      	adds	r2, r7, #4
    a462:	8812      	ldrh	r2, [r2, #0]
    a464:	805a      	strh	r2, [r3, #2]
	RGB_Ouptut.LR = red;
    a466:	4b0e      	ldr	r3, [pc, #56]	; (a4a0 <setLeftRGB+0x68>)
    a468:	1dba      	adds	r2, r7, #6
    a46a:	8812      	ldrh	r2, [r2, #0]
    a46c:	801a      	strh	r2, [r3, #0]
#if defined(HW_3v4) || defined(HW_4v0)
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (0), red);
    a46e:	1dbb      	adds	r3, r7, #6
    a470:	881a      	ldrh	r2, [r3, #0]
    a472:	4b0c      	ldr	r3, [pc, #48]	; (a4a4 <setLeftRGB+0x6c>)
    a474:	2100      	movs	r1, #0
    a476:	0018      	movs	r0, r3
    a478:	4b0b      	ldr	r3, [pc, #44]	; (a4a8 <setLeftRGB+0x70>)
    a47a:	4798      	blx	r3
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (1), green);
    a47c:	1d3b      	adds	r3, r7, #4
    a47e:	881a      	ldrh	r2, [r3, #0]
    a480:	4b0a      	ldr	r3, [pc, #40]	; (a4ac <setLeftRGB+0x74>)
    a482:	2101      	movs	r1, #1
    a484:	0018      	movs	r0, r3
    a486:	4b08      	ldr	r3, [pc, #32]	; (a4a8 <setLeftRGB+0x70>)
    a488:	4798      	blx	r3
	tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (1), blue);
    a48a:	1cbb      	adds	r3, r7, #2
    a48c:	881a      	ldrh	r2, [r3, #0]
    a48e:	4b08      	ldr	r3, [pc, #32]	; (a4b0 <setLeftRGB+0x78>)
    a490:	2101      	movs	r1, #1
    a492:	0018      	movs	r0, r3
    a494:	4b04      	ldr	r3, [pc, #16]	; (a4a8 <setLeftRGB+0x70>)
    a496:	4798      	blx	r3
#if defined(HW_4v1)
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (1), red); 
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (1), green);
	tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (1), blue);
#endif
}
    a498:	46c0      	nop			; (mov r8, r8)
    a49a:	46bd      	mov	sp, r7
    a49c:	b003      	add	sp, #12
    a49e:	bd90      	pop	{r4, r7, pc}
    a4a0:	20000394 	.word	0x20000394
    a4a4:	20000b70 	.word	0x20000b70
    a4a8:	0000572d 	.word	0x0000572d
    a4ac:	20001944 	.word	0x20001944
    a4b0:	20001a5c 	.word	0x20001a5c

0000a4b4 <setRightRGB>:

void setRightRGB(uint16_t red, uint16_t green, uint16_t blue) {
    a4b4:	b590      	push	{r4, r7, lr}
    a4b6:	b083      	sub	sp, #12
    a4b8:	af00      	add	r7, sp, #0
    a4ba:	0004      	movs	r4, r0
    a4bc:	0008      	movs	r0, r1
    a4be:	0011      	movs	r1, r2
    a4c0:	1dbb      	adds	r3, r7, #6
    a4c2:	1c22      	adds	r2, r4, #0
    a4c4:	801a      	strh	r2, [r3, #0]
    a4c6:	1d3b      	adds	r3, r7, #4
    a4c8:	1c02      	adds	r2, r0, #0
    a4ca:	801a      	strh	r2, [r3, #0]
    a4cc:	1cbb      	adds	r3, r7, #2
    a4ce:	1c0a      	adds	r2, r1, #0
    a4d0:	801a      	strh	r2, [r3, #0]
	RGB_Ouptut.RB = blue;
    a4d2:	4b12      	ldr	r3, [pc, #72]	; (a51c <setRightRGB+0x68>)
    a4d4:	1cba      	adds	r2, r7, #2
    a4d6:	8812      	ldrh	r2, [r2, #0]
    a4d8:	815a      	strh	r2, [r3, #10]
	RGB_Ouptut.RG = green;
    a4da:	4b10      	ldr	r3, [pc, #64]	; (a51c <setRightRGB+0x68>)
    a4dc:	1d3a      	adds	r2, r7, #4
    a4de:	8812      	ldrh	r2, [r2, #0]
    a4e0:	811a      	strh	r2, [r3, #8]
	RGB_Ouptut.RR = red;
    a4e2:	4b0e      	ldr	r3, [pc, #56]	; (a51c <setRightRGB+0x68>)
    a4e4:	1dba      	adds	r2, r7, #6
    a4e6:	8812      	ldrh	r2, [r2, #0]
    a4e8:	80da      	strh	r2, [r3, #6]
#if defined(HW_3v4) || defined(HW_4v0)
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (3), red);
    a4ea:	1dbb      	adds	r3, r7, #6
    a4ec:	881a      	ldrh	r2, [r3, #0]
    a4ee:	4b0c      	ldr	r3, [pc, #48]	; (a520 <setRightRGB+0x6c>)
    a4f0:	2103      	movs	r1, #3
    a4f2:	0018      	movs	r0, r3
    a4f4:	4b0b      	ldr	r3, [pc, #44]	; (a524 <setRightRGB+0x70>)
    a4f6:	4798      	blx	r3
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (1), green);
    a4f8:	1d3b      	adds	r3, r7, #4
    a4fa:	881a      	ldrh	r2, [r3, #0]
    a4fc:	4b08      	ldr	r3, [pc, #32]	; (a520 <setRightRGB+0x6c>)
    a4fe:	2101      	movs	r1, #1
    a500:	0018      	movs	r0, r3
    a502:	4b08      	ldr	r3, [pc, #32]	; (a524 <setRightRGB+0x70>)
    a504:	4798      	blx	r3
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (2), blue);
    a506:	1cbb      	adds	r3, r7, #2
    a508:	881a      	ldrh	r2, [r3, #0]
    a50a:	4b05      	ldr	r3, [pc, #20]	; (a520 <setRightRGB+0x6c>)
    a50c:	2102      	movs	r1, #2
    a50e:	0018      	movs	r0, r3
    a510:	4b04      	ldr	r3, [pc, #16]	; (a524 <setRightRGB+0x70>)
    a512:	4798      	blx	r3
#if defined(HW_4v1)
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (2), red);
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (3), green);
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (0), blue);
#endif
}
    a514:	46c0      	nop			; (mov r8, r8)
    a516:	46bd      	mov	sp, r7
    a518:	b003      	add	sp, #12
    a51a:	bd90      	pop	{r4, r7, pc}
    a51c:	20000394 	.word	0x20000394
    a520:	20000b70 	.word	0x20000b70
    a524:	0000572d 	.word	0x0000572d

0000a528 <setWhite>:

void setWhite(uint16_t white) {
    a528:	b580      	push	{r7, lr}
    a52a:	b082      	sub	sp, #8
    a52c:	af00      	add	r7, sp, #0
    a52e:	0002      	movs	r2, r0
    a530:	1dbb      	adds	r3, r7, #6
    a532:	801a      	strh	r2, [r3, #0]
	head = white;
    a534:	4b07      	ldr	r3, [pc, #28]	; (a554 <setWhite+0x2c>)
    a536:	1dba      	adds	r2, r7, #6
    a538:	8812      	ldrh	r2, [r2, #0]
    a53a:	801a      	strh	r2, [r3, #0]
	tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (0), white);
    a53c:	1dbb      	adds	r3, r7, #6
    a53e:	881a      	ldrh	r2, [r3, #0]
    a540:	4b05      	ldr	r3, [pc, #20]	; (a558 <setWhite+0x30>)
    a542:	2100      	movs	r1, #0
    a544:	0018      	movs	r0, r3
    a546:	4b05      	ldr	r3, [pc, #20]	; (a55c <setWhite+0x34>)
    a548:	4798      	blx	r3
}
    a54a:	46c0      	nop			; (mov r8, r8)
    a54c:	46bd      	mov	sp, r7
    a54e:	b002      	add	sp, #8
    a550:	bd80      	pop	{r7, pc}
    a552:	46c0      	nop			; (mov r8, r8)
    a554:	20000ffe 	.word	0x20000ffe
    a558:	20001a5c 	.word	0x20001a5c
    a55c:	0000572d 	.word	0x0000572d

0000a560 <setRed>:

void setRed(uint16_t red) {
    a560:	b580      	push	{r7, lr}
    a562:	b082      	sub	sp, #8
    a564:	af00      	add	r7, sp, #0
    a566:	0002      	movs	r2, r0
    a568:	1dbb      	adds	r3, r7, #6
    a56a:	801a      	strh	r2, [r3, #0]
	brake = red;
    a56c:	4b07      	ldr	r3, [pc, #28]	; (a58c <setRed+0x2c>)
    a56e:	1dba      	adds	r2, r7, #6
    a570:	8812      	ldrh	r2, [r2, #0]
    a572:	801a      	strh	r2, [r3, #0]
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (0), red);
    a574:	1dbb      	adds	r3, r7, #6
    a576:	881a      	ldrh	r2, [r3, #0]
    a578:	4b05      	ldr	r3, [pc, #20]	; (a590 <setRed+0x30>)
    a57a:	2100      	movs	r1, #0
    a57c:	0018      	movs	r0, r3
    a57e:	4b05      	ldr	r3, [pc, #20]	; (a594 <setRed+0x34>)
    a580:	4798      	blx	r3
}
    a582:	46c0      	nop			; (mov r8, r8)
    a584:	46bd      	mov	sp, r7
    a586:	b002      	add	sp, #8
    a588:	bd80      	pop	{r7, pc}
    a58a:	46c0      	nop			; (mov r8, r8)
    a58c:	20000392 	.word	0x20000392
    a590:	20001944 	.word	0x20001944
    a594:	0000572d 	.word	0x0000572d

0000a598 <setAux>:

void setAux(bool aux) {
    a598:	b580      	push	{r7, lr}
    a59a:	b082      	sub	sp, #8
    a59c:	af00      	add	r7, sp, #0
    a59e:	0002      	movs	r2, r0
    a5a0:	1dfb      	adds	r3, r7, #7
    a5a2:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(HORN_PIN,!aux);
    a5a4:	1dfb      	adds	r3, r7, #7
    a5a6:	781b      	ldrb	r3, [r3, #0]
    a5a8:	1e5a      	subs	r2, r3, #1
    a5aa:	4193      	sbcs	r3, r2
    a5ac:	b2db      	uxtb	r3, r3
    a5ae:	2201      	movs	r2, #1
    a5b0:	4053      	eors	r3, r2
    a5b2:	b2db      	uxtb	r3, r3
    a5b4:	1c1a      	adds	r2, r3, #0
    a5b6:	2301      	movs	r3, #1
    a5b8:	4013      	ands	r3, r2
    a5ba:	b2db      	uxtb	r3, r3
    a5bc:	0019      	movs	r1, r3
    a5be:	2008      	movs	r0, #8
    a5c0:	4b02      	ldr	r3, [pc, #8]	; (a5cc <setAux+0x34>)
    a5c2:	4798      	blx	r3
}
    a5c4:	46c0      	nop			; (mov r8, r8)
    a5c6:	46bd      	mov	sp, r7
    a5c8:	b002      	add	sp, #8
    a5ca:	bd80      	pop	{r7, pc}
    a5cc:	00009815 	.word	0x00009815

0000a5d0 <setCycleColor>:

struct RGB_Vals setCycleColor(uint16_t _upColor, uint16_t _downColor, int _cycle){
    a5d0:	b580      	push	{r7, lr}
    a5d2:	b088      	sub	sp, #32
    a5d4:	af00      	add	r7, sp, #0
    a5d6:	60f8      	str	r0, [r7, #12]
    a5d8:	0008      	movs	r0, r1
    a5da:	0011      	movs	r1, r2
    a5dc:	607b      	str	r3, [r7, #4]
    a5de:	230a      	movs	r3, #10
    a5e0:	18fb      	adds	r3, r7, r3
    a5e2:	1c02      	adds	r2, r0, #0
    a5e4:	801a      	strh	r2, [r3, #0]
    a5e6:	2308      	movs	r3, #8
    a5e8:	18fb      	adds	r3, r7, r3
    a5ea:	1c0a      	adds	r2, r1, #0
    a5ec:	801a      	strh	r2, [r3, #0]
	struct RGB_Vals color;
	if(_cycle == 0){
    a5ee:	687b      	ldr	r3, [r7, #4]
    a5f0:	2b00      	cmp	r3, #0
    a5f2:	d11f      	bne.n	a634 <setCycleColor+0x64>
		color.LR=_upColor;
    a5f4:	2314      	movs	r3, #20
    a5f6:	18fb      	adds	r3, r7, r3
    a5f8:	220a      	movs	r2, #10
    a5fa:	18ba      	adds	r2, r7, r2
    a5fc:	8812      	ldrh	r2, [r2, #0]
    a5fe:	801a      	strh	r2, [r3, #0]
		color.LG = 0;
    a600:	2314      	movs	r3, #20
    a602:	18fb      	adds	r3, r7, r3
    a604:	2200      	movs	r2, #0
    a606:	805a      	strh	r2, [r3, #2]
		color.LB = _downColor;
    a608:	2314      	movs	r3, #20
    a60a:	18fb      	adds	r3, r7, r3
    a60c:	2208      	movs	r2, #8
    a60e:	18ba      	adds	r2, r7, r2
    a610:	8812      	ldrh	r2, [r2, #0]
    a612:	809a      	strh	r2, [r3, #4]
		color.RR=_upColor;
    a614:	2314      	movs	r3, #20
    a616:	18fb      	adds	r3, r7, r3
    a618:	220a      	movs	r2, #10
    a61a:	18ba      	adds	r2, r7, r2
    a61c:	8812      	ldrh	r2, [r2, #0]
    a61e:	80da      	strh	r2, [r3, #6]
		color.RG = 0;
    a620:	2314      	movs	r3, #20
    a622:	18fb      	adds	r3, r7, r3
    a624:	2200      	movs	r2, #0
    a626:	811a      	strh	r2, [r3, #8]
		color.RB = _downColor;
    a628:	2314      	movs	r3, #20
    a62a:	18fb      	adds	r3, r7, r3
    a62c:	2208      	movs	r2, #8
    a62e:	18ba      	adds	r2, r7, r2
    a630:	8812      	ldrh	r2, [r2, #0]
    a632:	815a      	strh	r2, [r3, #10]
	}
	if(_cycle == 1){
    a634:	687b      	ldr	r3, [r7, #4]
    a636:	2b01      	cmp	r3, #1
    a638:	d11f      	bne.n	a67a <setCycleColor+0xaa>
		color.LR=_downColor;
    a63a:	2314      	movs	r3, #20
    a63c:	18fb      	adds	r3, r7, r3
    a63e:	2208      	movs	r2, #8
    a640:	18ba      	adds	r2, r7, r2
    a642:	8812      	ldrh	r2, [r2, #0]
    a644:	801a      	strh	r2, [r3, #0]
		color.LG = _upColor;
    a646:	2314      	movs	r3, #20
    a648:	18fb      	adds	r3, r7, r3
    a64a:	220a      	movs	r2, #10
    a64c:	18ba      	adds	r2, r7, r2
    a64e:	8812      	ldrh	r2, [r2, #0]
    a650:	805a      	strh	r2, [r3, #2]
		color.LB = 0;
    a652:	2314      	movs	r3, #20
    a654:	18fb      	adds	r3, r7, r3
    a656:	2200      	movs	r2, #0
    a658:	809a      	strh	r2, [r3, #4]
		color.RR=_downColor;
    a65a:	2314      	movs	r3, #20
    a65c:	18fb      	adds	r3, r7, r3
    a65e:	2208      	movs	r2, #8
    a660:	18ba      	adds	r2, r7, r2
    a662:	8812      	ldrh	r2, [r2, #0]
    a664:	80da      	strh	r2, [r3, #6]
		color.RG = _upColor;
    a666:	2314      	movs	r3, #20
    a668:	18fb      	adds	r3, r7, r3
    a66a:	220a      	movs	r2, #10
    a66c:	18ba      	adds	r2, r7, r2
    a66e:	8812      	ldrh	r2, [r2, #0]
    a670:	811a      	strh	r2, [r3, #8]
		color.RB = 0;
    a672:	2314      	movs	r3, #20
    a674:	18fb      	adds	r3, r7, r3
    a676:	2200      	movs	r2, #0
    a678:	815a      	strh	r2, [r3, #10]
	}
	if(_cycle == 2){
    a67a:	687b      	ldr	r3, [r7, #4]
    a67c:	2b02      	cmp	r3, #2
    a67e:	d11f      	bne.n	a6c0 <setCycleColor+0xf0>
		color.LR=0;
    a680:	2314      	movs	r3, #20
    a682:	18fb      	adds	r3, r7, r3
    a684:	2200      	movs	r2, #0
    a686:	801a      	strh	r2, [r3, #0]
		color.LG = _downColor;
    a688:	2314      	movs	r3, #20
    a68a:	18fb      	adds	r3, r7, r3
    a68c:	2208      	movs	r2, #8
    a68e:	18ba      	adds	r2, r7, r2
    a690:	8812      	ldrh	r2, [r2, #0]
    a692:	805a      	strh	r2, [r3, #2]
		color.LB = _upColor;
    a694:	2314      	movs	r3, #20
    a696:	18fb      	adds	r3, r7, r3
    a698:	220a      	movs	r2, #10
    a69a:	18ba      	adds	r2, r7, r2
    a69c:	8812      	ldrh	r2, [r2, #0]
    a69e:	809a      	strh	r2, [r3, #4]
		color.RR=0;
    a6a0:	2314      	movs	r3, #20
    a6a2:	18fb      	adds	r3, r7, r3
    a6a4:	2200      	movs	r2, #0
    a6a6:	80da      	strh	r2, [r3, #6]
		color.RG = _downColor;
    a6a8:	2314      	movs	r3, #20
    a6aa:	18fb      	adds	r3, r7, r3
    a6ac:	2208      	movs	r2, #8
    a6ae:	18ba      	adds	r2, r7, r2
    a6b0:	8812      	ldrh	r2, [r2, #0]
    a6b2:	811a      	strh	r2, [r3, #8]
		color.RB = _upColor;
    a6b4:	2314      	movs	r3, #20
    a6b6:	18fb      	adds	r3, r7, r3
    a6b8:	220a      	movs	r2, #10
    a6ba:	18ba      	adds	r2, r7, r2
    a6bc:	8812      	ldrh	r2, [r2, #0]
    a6be:	815a      	strh	r2, [r3, #10]
	}
	return color;
    a6c0:	68fa      	ldr	r2, [r7, #12]
    a6c2:	2314      	movs	r3, #20
    a6c4:	18fb      	adds	r3, r7, r3
    a6c6:	0010      	movs	r0, r2
    a6c8:	0019      	movs	r1, r3
    a6ca:	230c      	movs	r3, #12
    a6cc:	001a      	movs	r2, r3
    a6ce:	4b03      	ldr	r3, [pc, #12]	; (a6dc <setCycleColor+0x10c>)
    a6d0:	4798      	blx	r3
}
    a6d2:	68f8      	ldr	r0, [r7, #12]
    a6d4:	46bd      	mov	sp, r7
    a6d6:	b008      	add	sp, #32
    a6d8:	bd80      	pop	{r7, pc}
    a6da:	46c0      	nop			; (mov r8, r8)
    a6dc:	0001c9a1 	.word	0x0001c9a1

0000a6e0 <setConstBases>:

void setConstBases(){
    a6e0:	b580      	push	{r7, lr}
    a6e2:	af00      	add	r7, sp, #0
	ColorBase[MODE_ANALOG_STATIC] = COLOR_STATIC;
    a6e4:	4b25      	ldr	r3, [pc, #148]	; (a77c <setConstBases+0x9c>)
    a6e6:	2200      	movs	r2, #0
    a6e8:	701a      	strb	r2, [r3, #0]
	RateBase[MODE_ANALOG_STATIC] = RATE_STATIC;
    a6ea:	4b25      	ldr	r3, [pc, #148]	; (a780 <setConstBases+0xa0>)
    a6ec:	2200      	movs	r2, #0
    a6ee:	701a      	strb	r2, [r3, #0]
	BrightBase[MODE_ANALOG_STATIC] = BRIGHT_STATIC;
    a6f0:	4b24      	ldr	r3, [pc, #144]	; (a784 <setConstBases+0xa4>)
    a6f2:	2200      	movs	r2, #0
    a6f4:	701a      	strb	r2, [r3, #0]
	
	ColorBase[MODE_ANALOG_COLOR_CYCLE] = COLOR_COLOR_CYCLE;
    a6f6:	4b21      	ldr	r3, [pc, #132]	; (a77c <setConstBases+0x9c>)
    a6f8:	2201      	movs	r2, #1
    a6fa:	705a      	strb	r2, [r3, #1]
	RateBase[MODE_ANALOG_COLOR_CYCLE] = RATE_STATIC;
    a6fc:	4b20      	ldr	r3, [pc, #128]	; (a780 <setConstBases+0xa0>)
    a6fe:	2200      	movs	r2, #0
    a700:	705a      	strb	r2, [r3, #1]
	BrightBase[MODE_ANALOG_COLOR_CYCLE] = BRIGHT_STATIC;
    a702:	4b20      	ldr	r3, [pc, #128]	; (a784 <setConstBases+0xa4>)
    a704:	2200      	movs	r2, #0
    a706:	705a      	strb	r2, [r3, #1]
	
	ColorBase[MODE_ANALOG_COMPASS_CYCLE] = COLOR_COMPASS;
    a708:	4b1c      	ldr	r3, [pc, #112]	; (a77c <setConstBases+0x9c>)
    a70a:	2202      	movs	r2, #2
    a70c:	709a      	strb	r2, [r3, #2]
	RateBase[MODE_ANALOG_COMPASS_CYCLE] = RATE_STATIC;
    a70e:	4b1c      	ldr	r3, [pc, #112]	; (a780 <setConstBases+0xa0>)
    a710:	2200      	movs	r2, #0
    a712:	709a      	strb	r2, [r3, #2]
	BrightBase[MODE_ANALOG_COMPASS_CYCLE] = BRIGHT_STATIC;
    a714:	4b1b      	ldr	r3, [pc, #108]	; (a784 <setConstBases+0xa4>)
    a716:	2200      	movs	r2, #0
    a718:	709a      	strb	r2, [r3, #2]
	
	ColorBase[MODE_ANALOG_THROTTLE] = COLOR_THROTTLE;
    a71a:	4b18      	ldr	r3, [pc, #96]	; (a77c <setConstBases+0x9c>)
    a71c:	2206      	movs	r2, #6
    a71e:	70da      	strb	r2, [r3, #3]
	RateBase[MODE_ANALOG_THROTTLE] = RATE_STATIC;
    a720:	4b17      	ldr	r3, [pc, #92]	; (a780 <setConstBases+0xa0>)
    a722:	2200      	movs	r2, #0
    a724:	70da      	strb	r2, [r3, #3]
	BrightBase[MODE_ANALOG_THROTTLE] = BRIGHT_STATIC;
    a726:	4b17      	ldr	r3, [pc, #92]	; (a784 <setConstBases+0xa4>)
    a728:	2200      	movs	r2, #0
    a72a:	70da      	strb	r2, [r3, #3]
	
	ColorBase[MODE_ANALOG_RPM_CYCLE] = COLOR_COLOR_CYCLE;
    a72c:	4b13      	ldr	r3, [pc, #76]	; (a77c <setConstBases+0x9c>)
    a72e:	2201      	movs	r2, #1
    a730:	711a      	strb	r2, [r3, #4]
	RateBase[MODE_ANALOG_RPM_CYCLE] = RATE_RPM;
    a732:	4b13      	ldr	r3, [pc, #76]	; (a780 <setConstBases+0xa0>)
    a734:	2203      	movs	r2, #3
    a736:	711a      	strb	r2, [r3, #4]
	BrightBase[MODE_ANALOG_RPM_CYCLE] = BRIGHT_RPM;
    a738:	4b12      	ldr	r3, [pc, #72]	; (a784 <setConstBases+0xa4>)
    a73a:	2203      	movs	r2, #3
    a73c:	711a      	strb	r2, [r3, #4]
	
	ColorBase[MODE_ANALOG_RPM_THROTTLE] = COLOR_THROTTLE;
    a73e:	4b0f      	ldr	r3, [pc, #60]	; (a77c <setConstBases+0x9c>)
    a740:	2206      	movs	r2, #6
    a742:	715a      	strb	r2, [r3, #5]
	RateBase[MODE_ANALOG_RPM_THROTTLE] = RATE_STATIC;
    a744:	4b0e      	ldr	r3, [pc, #56]	; (a780 <setConstBases+0xa0>)
    a746:	2200      	movs	r2, #0
    a748:	715a      	strb	r2, [r3, #5]
	BrightBase[MODE_ANALOG_RPM_THROTTLE] = BRIGHT_RPM;
    a74a:	4b0e      	ldr	r3, [pc, #56]	; (a784 <setConstBases+0xa4>)
    a74c:	2203      	movs	r2, #3
    a74e:	715a      	strb	r2, [r3, #5]
	
	ColorBase[MODE_ANALOG_X_ACCEL] = COLOR_COLOR_CYCLE;
    a750:	4b0a      	ldr	r3, [pc, #40]	; (a77c <setConstBases+0x9c>)
    a752:	2201      	movs	r2, #1
    a754:	719a      	strb	r2, [r3, #6]
	RateBase[MODE_ANALOG_X_ACCEL] = RATE_STATIC;
    a756:	4b0a      	ldr	r3, [pc, #40]	; (a780 <setConstBases+0xa0>)
    a758:	2200      	movs	r2, #0
    a75a:	719a      	strb	r2, [r3, #6]
	BrightBase[MODE_ANALOG_X_ACCEL] = BRIGHT_X_ACCEL;
    a75c:	4b09      	ldr	r3, [pc, #36]	; (a784 <setConstBases+0xa4>)
    a75e:	2205      	movs	r2, #5
    a760:	719a      	strb	r2, [r3, #6]
	
	ColorBase[MODE_ANALOG_Y_ACCEL] = COLOR_Y_ACCEL;
    a762:	4b06      	ldr	r3, [pc, #24]	; (a77c <setConstBases+0x9c>)
    a764:	2209      	movs	r2, #9
    a766:	71da      	strb	r2, [r3, #7]
	RateBase[MODE_ANALOG_Y_ACCEL] = RATE_STATIC;
    a768:	4b05      	ldr	r3, [pc, #20]	; (a780 <setConstBases+0xa0>)
    a76a:	2200      	movs	r2, #0
    a76c:	71da      	strb	r2, [r3, #7]
	BrightBase[MODE_ANALOG_Y_ACCEL] = BRIGHT_STATIC;
    a76e:	4b05      	ldr	r3, [pc, #20]	; (a784 <setConstBases+0xa4>)
    a770:	2200      	movs	r2, #0
    a772:	71da      	strb	r2, [r3, #7]
}
    a774:	46c0      	nop			; (mov r8, r8)
    a776:	46bd      	mov	sp, r7
    a778:	bd80      	pop	{r7, pc}
    a77a:	46c0      	nop			; (mov r8, r8)
    a77c:	20000094 	.word	0x20000094
    a780:	200000ac 	.word	0x200000ac
    a784:	200000a0 	.word	0x200000a0

0000a788 <ERROR_LEDs>:

// Flash the side LEDs red until restart
// 0: Red, 1: Blue, 2:Green, 3: Teal, 4: Yellow, 5:Purple
void ERROR_LEDs(uint8_t error_type, uint8_t duration){
    a788:	b590      	push	{r4, r7, lr}
    a78a:	b08b      	sub	sp, #44	; 0x2c
    a78c:	af02      	add	r7, sp, #8
    a78e:	0002      	movs	r2, r0
    a790:	1dfb      	adds	r3, r7, #7
    a792:	701a      	strb	r2, [r3, #0]
    a794:	1dbb      	adds	r3, r7, #6
    a796:	1c0a      	adds	r2, r1, #0
    a798:	701a      	strb	r2, [r3, #0]
	uint32_t error_timer = millis();
    a79a:	4b92      	ldr	r3, [pc, #584]	; (a9e4 <ERROR_LEDs+0x25c>)
    a79c:	4798      	blx	r3
    a79e:	0003      	movs	r3, r0
    a7a0:	613b      	str	r3, [r7, #16]
	uint32_t flash_timer = millis();
    a7a2:	4b90      	ldr	r3, [pc, #576]	; (a9e4 <ERROR_LEDs+0x25c>)
    a7a4:	4798      	blx	r3
    a7a6:	0003      	movs	r3, r0
    a7a8:	60fb      	str	r3, [r7, #12]
	uint32_t dur;
	switch(duration){
    a7aa:	1dbb      	adds	r3, r7, #6
    a7ac:	781b      	ldrb	r3, [r3, #0]
    a7ae:	2b01      	cmp	r3, #1
    a7b0:	d007      	beq.n	a7c2 <ERROR_LEDs+0x3a>
    a7b2:	2b02      	cmp	r3, #2
    a7b4:	d008      	beq.n	a7c8 <ERROR_LEDs+0x40>
    a7b6:	2b00      	cmp	r3, #0
    a7b8:	d10a      	bne.n	a7d0 <ERROR_LEDs+0x48>
		case SHORT_ERROR:
			dur = 2000;
    a7ba:	23fa      	movs	r3, #250	; 0xfa
    a7bc:	00db      	lsls	r3, r3, #3
    a7be:	61fb      	str	r3, [r7, #28]
			break;
    a7c0:	e006      	b.n	a7d0 <ERROR_LEDs+0x48>
		case LONG_ERROR:
			dur = 5000;
    a7c2:	4b89      	ldr	r3, [pc, #548]	; (a9e8 <ERROR_LEDs+0x260>)
    a7c4:	61fb      	str	r3, [r7, #28]
			break;
    a7c6:	e003      	b.n	a7d0 <ERROR_LEDs+0x48>
		case PERMINENT_ERROR:
			dur = UINT32_MAX;
    a7c8:	2301      	movs	r3, #1
    a7ca:	425b      	negs	r3, r3
    a7cc:	61fb      	str	r3, [r7, #28]
			break;
    a7ce:	46c0      	nop			; (mov r8, r8)
	}

	uint16_t tempR = 0, tempG = 0, tempB = 0;
    a7d0:	231a      	movs	r3, #26
    a7d2:	18fb      	adds	r3, r7, r3
    a7d4:	2200      	movs	r2, #0
    a7d6:	801a      	strh	r2, [r3, #0]
    a7d8:	2318      	movs	r3, #24
    a7da:	18fb      	adds	r3, r7, r3
    a7dc:	2200      	movs	r2, #0
    a7de:	801a      	strh	r2, [r3, #0]
    a7e0:	2316      	movs	r3, #22
    a7e2:	18fb      	adds	r3, r7, r3
    a7e4:	2200      	movs	r2, #0
    a7e6:	801a      	strh	r2, [r3, #0]
	if(error_type == 0 || error_type == 4  || error_type == 5)
    a7e8:	1dfb      	adds	r3, r7, #7
    a7ea:	781b      	ldrb	r3, [r3, #0]
    a7ec:	2b00      	cmp	r3, #0
    a7ee:	d007      	beq.n	a800 <ERROR_LEDs+0x78>
    a7f0:	1dfb      	adds	r3, r7, #7
    a7f2:	781b      	ldrb	r3, [r3, #0]
    a7f4:	2b04      	cmp	r3, #4
    a7f6:	d003      	beq.n	a800 <ERROR_LEDs+0x78>
    a7f8:	1dfb      	adds	r3, r7, #7
    a7fa:	781b      	ldrb	r3, [r3, #0]
    a7fc:	2b05      	cmp	r3, #5
    a7fe:	d104      	bne.n	a80a <ERROR_LEDs+0x82>
		tempR = 0xFFFF;
    a800:	231a      	movs	r3, #26
    a802:	18fb      	adds	r3, r7, r3
    a804:	2201      	movs	r2, #1
    a806:	4252      	negs	r2, r2
    a808:	801a      	strh	r2, [r3, #0]
	if(error_type >= 2 && error_type <= 4)
    a80a:	1dfb      	adds	r3, r7, #7
    a80c:	781b      	ldrb	r3, [r3, #0]
    a80e:	2b01      	cmp	r3, #1
    a810:	d908      	bls.n	a824 <ERROR_LEDs+0x9c>
    a812:	1dfb      	adds	r3, r7, #7
    a814:	781b      	ldrb	r3, [r3, #0]
    a816:	2b04      	cmp	r3, #4
    a818:	d804      	bhi.n	a824 <ERROR_LEDs+0x9c>
		tempG = 0xFFFF;
    a81a:	2318      	movs	r3, #24
    a81c:	18fb      	adds	r3, r7, r3
    a81e:	2201      	movs	r2, #1
    a820:	4252      	negs	r2, r2
    a822:	801a      	strh	r2, [r3, #0]
	if(error_type == 1 || error_type == 3 || error_type == 5)
    a824:	1dfb      	adds	r3, r7, #7
    a826:	781b      	ldrb	r3, [r3, #0]
    a828:	2b01      	cmp	r3, #1
    a82a:	d008      	beq.n	a83e <ERROR_LEDs+0xb6>
    a82c:	1dfb      	adds	r3, r7, #7
    a82e:	781b      	ldrb	r3, [r3, #0]
    a830:	2b03      	cmp	r3, #3
    a832:	d004      	beq.n	a83e <ERROR_LEDs+0xb6>
    a834:	1dfb      	adds	r3, r7, #7
    a836:	781b      	ldrb	r3, [r3, #0]
    a838:	2b05      	cmp	r3, #5
    a83a:	d000      	beq.n	a83e <ERROR_LEDs+0xb6>
    a83c:	e0be      	b.n	a9bc <ERROR_LEDs+0x234>
		tempB = 0xFFFF;
    a83e:	2316      	movs	r3, #22
    a840:	18fb      	adds	r3, r7, r3
    a842:	2201      	movs	r2, #1
    a844:	4252      	negs	r2, r2
    a846:	801a      	strh	r2, [r3, #0]

	while(!check_timer_expired(&error_timer, dur)){
    a848:	e0b8      	b.n	a9bc <ERROR_LEDs+0x234>
		if(configured_RGB_led_type == RGB_ANALOG){
    a84a:	4b68      	ldr	r3, [pc, #416]	; (a9ec <ERROR_LEDs+0x264>)
    a84c:	781b      	ldrb	r3, [r3, #0]
    a84e:	2b00      	cmp	r3, #0
    a850:	d10a      	bne.n	a868 <ERROR_LEDs+0xe0>
			setLeftRGB(0,0,0);
    a852:	2200      	movs	r2, #0
    a854:	2100      	movs	r1, #0
    a856:	2000      	movs	r0, #0
    a858:	4b65      	ldr	r3, [pc, #404]	; (a9f0 <ERROR_LEDs+0x268>)
    a85a:	4798      	blx	r3
			setRightRGB(0,0,0);
    a85c:	2200      	movs	r2, #0
    a85e:	2100      	movs	r1, #0
    a860:	2000      	movs	r0, #0
    a862:	4b64      	ldr	r3, [pc, #400]	; (a9f4 <ERROR_LEDs+0x26c>)
    a864:	4798      	blx	r3
    a866:	e017      	b.n	a898 <ERROR_LEDs+0x110>
		} else {
			setDigitalHue(0,10,0,0,0);
    a868:	2300      	movs	r3, #0
    a86a:	9300      	str	r3, [sp, #0]
    a86c:	2300      	movs	r3, #0
    a86e:	2200      	movs	r2, #0
    a870:	210a      	movs	r1, #10
    a872:	2000      	movs	r0, #0
    a874:	4c60      	ldr	r4, [pc, #384]	; (a9f8 <ERROR_LEDs+0x270>)
    a876:	47a0      	blx	r4
			set_left_gnd();
    a878:	4b60      	ldr	r3, [pc, #384]	; (a9fc <ERROR_LEDs+0x274>)
    a87a:	4798      	blx	r3
			set_right_gnd();
    a87c:	4b60      	ldr	r3, [pc, #384]	; (aa00 <ERROR_LEDs+0x278>)
    a87e:	4798      	blx	r3
			L_digital_write(led_num);
    a880:	4b60      	ldr	r3, [pc, #384]	; (aa04 <ERROR_LEDs+0x27c>)
    a882:	781b      	ldrb	r3, [r3, #0]
    a884:	b29b      	uxth	r3, r3
    a886:	0018      	movs	r0, r3
    a888:	4b5f      	ldr	r3, [pc, #380]	; (aa08 <ERROR_LEDs+0x280>)
    a88a:	4798      	blx	r3
			L_digital_write(led_num);
    a88c:	4b5d      	ldr	r3, [pc, #372]	; (aa04 <ERROR_LEDs+0x27c>)
    a88e:	781b      	ldrb	r3, [r3, #0]
    a890:	b29b      	uxth	r3, r3
    a892:	0018      	movs	r0, r3
    a894:	4b5c      	ldr	r3, [pc, #368]	; (aa08 <ERROR_LEDs+0x280>)
    a896:	4798      	blx	r3
		//setWhite(0);
#if  defined(HW_4v0) || defined(HW_4v1)
		port_pin_set_output_level(STAT_LED, false);
#endif

		while(!check_timer_expired(&flash_timer, 500)) {}
    a898:	46c0      	nop			; (mov r8, r8)
    a89a:	23fa      	movs	r3, #250	; 0xfa
    a89c:	005a      	lsls	r2, r3, #1
    a89e:	230c      	movs	r3, #12
    a8a0:	18fb      	adds	r3, r7, r3
    a8a2:	0011      	movs	r1, r2
    a8a4:	0018      	movs	r0, r3
    a8a6:	4b59      	ldr	r3, [pc, #356]	; (aa0c <ERROR_LEDs+0x284>)
    a8a8:	4798      	blx	r3
    a8aa:	0003      	movs	r3, r0
    a8ac:	001a      	movs	r2, r3
    a8ae:	2301      	movs	r3, #1
    a8b0:	4053      	eors	r3, r2
    a8b2:	b2db      	uxtb	r3, r3
    a8b4:	2b00      	cmp	r3, #0
    a8b6:	d1f0      	bne.n	a89a <ERROR_LEDs+0x112>
		flash_timer = millis();
    a8b8:	4b4a      	ldr	r3, [pc, #296]	; (a9e4 <ERROR_LEDs+0x25c>)
    a8ba:	4798      	blx	r3
    a8bc:	0003      	movs	r3, r0
    a8be:	60fb      	str	r3, [r7, #12]
		
		if(configured_RGB_led_type == RGB_ANALOG){
    a8c0:	4b4a      	ldr	r3, [pc, #296]	; (a9ec <ERROR_LEDs+0x264>)
    a8c2:	781b      	ldrb	r3, [r3, #0]
    a8c4:	2b00      	cmp	r3, #0
    a8c6:	d118      	bne.n	a8fa <ERROR_LEDs+0x172>
			setLeftRGB(tempR,tempG,tempB);
    a8c8:	2316      	movs	r3, #22
    a8ca:	18fb      	adds	r3, r7, r3
    a8cc:	881a      	ldrh	r2, [r3, #0]
    a8ce:	2318      	movs	r3, #24
    a8d0:	18fb      	adds	r3, r7, r3
    a8d2:	8819      	ldrh	r1, [r3, #0]
    a8d4:	231a      	movs	r3, #26
    a8d6:	18fb      	adds	r3, r7, r3
    a8d8:	881b      	ldrh	r3, [r3, #0]
    a8da:	0018      	movs	r0, r3
    a8dc:	4b44      	ldr	r3, [pc, #272]	; (a9f0 <ERROR_LEDs+0x268>)
    a8de:	4798      	blx	r3
			setRightRGB(tempR,tempG,tempB);
    a8e0:	2316      	movs	r3, #22
    a8e2:	18fb      	adds	r3, r7, r3
    a8e4:	881a      	ldrh	r2, [r3, #0]
    a8e6:	2318      	movs	r3, #24
    a8e8:	18fb      	adds	r3, r7, r3
    a8ea:	8819      	ldrh	r1, [r3, #0]
    a8ec:	231a      	movs	r3, #26
    a8ee:	18fb      	adds	r3, r7, r3
    a8f0:	881b      	ldrh	r3, [r3, #0]
    a8f2:	0018      	movs	r0, r3
    a8f4:	4b3f      	ldr	r3, [pc, #252]	; (a9f4 <ERROR_LEDs+0x26c>)
    a8f6:	4798      	blx	r3
    a8f8:	e04e      	b.n	a998 <ERROR_LEDs+0x210>
		} else {
			switch(error_type){
    a8fa:	1dfb      	adds	r3, r7, #7
    a8fc:	781b      	ldrb	r3, [r3, #0]
    a8fe:	2b05      	cmp	r3, #5
    a900:	d83a      	bhi.n	a978 <ERROR_LEDs+0x1f0>
    a902:	009a      	lsls	r2, r3, #2
    a904:	4b42      	ldr	r3, [pc, #264]	; (aa10 <ERROR_LEDs+0x288>)
    a906:	18d3      	adds	r3, r2, r3
    a908:	681b      	ldr	r3, [r3, #0]
    a90a:	469f      	mov	pc, r3
				case 2:
					setDigitalHue(0,15,0,31,0);// Green
    a90c:	2300      	movs	r3, #0
    a90e:	9300      	str	r3, [sp, #0]
    a910:	231f      	movs	r3, #31
    a912:	2200      	movs	r2, #0
    a914:	210f      	movs	r1, #15
    a916:	2000      	movs	r0, #0
    a918:	4c37      	ldr	r4, [pc, #220]	; (a9f8 <ERROR_LEDs+0x270>)
    a91a:	47a0      	blx	r4
					break;
    a91c:	e02c      	b.n	a978 <ERROR_LEDs+0x1f0>
				case 4:
					setDigitalHue(1910,15,0,31,0);// Yellow
    a91e:	483d      	ldr	r0, [pc, #244]	; (aa14 <ERROR_LEDs+0x28c>)
    a920:	2300      	movs	r3, #0
    a922:	9300      	str	r3, [sp, #0]
    a924:	231f      	movs	r3, #31
    a926:	2200      	movs	r2, #0
    a928:	210f      	movs	r1, #15
    a92a:	4c33      	ldr	r4, [pc, #204]	; (a9f8 <ERROR_LEDs+0x270>)
    a92c:	47a0      	blx	r4
					break;
    a92e:	e023      	b.n	a978 <ERROR_LEDs+0x1f0>
				case 0:
					setDigitalHue(3820,15,0,31,0);// Red
    a930:	4839      	ldr	r0, [pc, #228]	; (aa18 <ERROR_LEDs+0x290>)
    a932:	2300      	movs	r3, #0
    a934:	9300      	str	r3, [sp, #0]
    a936:	231f      	movs	r3, #31
    a938:	2200      	movs	r2, #0
    a93a:	210f      	movs	r1, #15
    a93c:	4c2e      	ldr	r4, [pc, #184]	; (a9f8 <ERROR_LEDs+0x270>)
    a93e:	47a0      	blx	r4
					break;
    a940:	e01a      	b.n	a978 <ERROR_LEDs+0x1f0>
				case 5:
					setDigitalHue(5730,15,0,31,0);// Purple
    a942:	4836      	ldr	r0, [pc, #216]	; (aa1c <ERROR_LEDs+0x294>)
    a944:	2300      	movs	r3, #0
    a946:	9300      	str	r3, [sp, #0]
    a948:	231f      	movs	r3, #31
    a94a:	2200      	movs	r2, #0
    a94c:	210f      	movs	r1, #15
    a94e:	4c2a      	ldr	r4, [pc, #168]	; (a9f8 <ERROR_LEDs+0x270>)
    a950:	47a0      	blx	r4
					break;
    a952:	e011      	b.n	a978 <ERROR_LEDs+0x1f0>
				case 1:
					setDigitalHue(7640,15,0,31,0);// Blue
    a954:	4832      	ldr	r0, [pc, #200]	; (aa20 <ERROR_LEDs+0x298>)
    a956:	2300      	movs	r3, #0
    a958:	9300      	str	r3, [sp, #0]
    a95a:	231f      	movs	r3, #31
    a95c:	2200      	movs	r2, #0
    a95e:	210f      	movs	r1, #15
    a960:	4c25      	ldr	r4, [pc, #148]	; (a9f8 <ERROR_LEDs+0x270>)
    a962:	47a0      	blx	r4
					break;
    a964:	e008      	b.n	a978 <ERROR_LEDs+0x1f0>
				case 3:
					setDigitalHue(9550,15,0,31,0);// Teal
    a966:	482f      	ldr	r0, [pc, #188]	; (aa24 <ERROR_LEDs+0x29c>)
    a968:	2300      	movs	r3, #0
    a96a:	9300      	str	r3, [sp, #0]
    a96c:	231f      	movs	r3, #31
    a96e:	2200      	movs	r2, #0
    a970:	210f      	movs	r1, #15
    a972:	4c21      	ldr	r4, [pc, #132]	; (a9f8 <ERROR_LEDs+0x270>)
    a974:	47a0      	blx	r4
					break;
    a976:	46c0      	nop			; (mov r8, r8)
	}
		set_left_gnd();
    a978:	4b20      	ldr	r3, [pc, #128]	; (a9fc <ERROR_LEDs+0x274>)
    a97a:	4798      	blx	r3
		set_right_gnd();
    a97c:	4b20      	ldr	r3, [pc, #128]	; (aa00 <ERROR_LEDs+0x278>)
    a97e:	4798      	blx	r3
		L_digital_write(led_num);
    a980:	4b20      	ldr	r3, [pc, #128]	; (aa04 <ERROR_LEDs+0x27c>)
    a982:	781b      	ldrb	r3, [r3, #0]
    a984:	b29b      	uxth	r3, r3
    a986:	0018      	movs	r0, r3
    a988:	4b1f      	ldr	r3, [pc, #124]	; (aa08 <ERROR_LEDs+0x280>)
    a98a:	4798      	blx	r3
		R_digital_write(led_num);
    a98c:	4b1d      	ldr	r3, [pc, #116]	; (aa04 <ERROR_LEDs+0x27c>)
    a98e:	781b      	ldrb	r3, [r3, #0]
    a990:	b29b      	uxth	r3, r3
    a992:	0018      	movs	r0, r3
    a994:	4b24      	ldr	r3, [pc, #144]	; (aa28 <ERROR_LEDs+0x2a0>)
    a996:	4798      	blx	r3
		//setWhite(0xFFFF);
#if  defined(HW_4v0) || defined(HW_4v1)
		port_pin_set_output_level(STAT_LED, true);
#endif

		while(!check_timer_expired(&flash_timer, 250)) {}
    a998:	46c0      	nop			; (mov r8, r8)
    a99a:	230c      	movs	r3, #12
    a99c:	18fb      	adds	r3, r7, r3
    a99e:	21fa      	movs	r1, #250	; 0xfa
    a9a0:	0018      	movs	r0, r3
    a9a2:	4b1a      	ldr	r3, [pc, #104]	; (aa0c <ERROR_LEDs+0x284>)
    a9a4:	4798      	blx	r3
    a9a6:	0003      	movs	r3, r0
    a9a8:	001a      	movs	r2, r3
    a9aa:	2301      	movs	r3, #1
    a9ac:	4053      	eors	r3, r2
    a9ae:	b2db      	uxtb	r3, r3
    a9b0:	2b00      	cmp	r3, #0
    a9b2:	d1f2      	bne.n	a99a <ERROR_LEDs+0x212>
		flash_timer = millis();
    a9b4:	4b0b      	ldr	r3, [pc, #44]	; (a9e4 <ERROR_LEDs+0x25c>)
    a9b6:	4798      	blx	r3
    a9b8:	0003      	movs	r3, r0
    a9ba:	60fb      	str	r3, [r7, #12]
	while(!check_timer_expired(&error_timer, dur)){
    a9bc:	69fa      	ldr	r2, [r7, #28]
    a9be:	2310      	movs	r3, #16
    a9c0:	18fb      	adds	r3, r7, r3
    a9c2:	0011      	movs	r1, r2
    a9c4:	0018      	movs	r0, r3
    a9c6:	4b11      	ldr	r3, [pc, #68]	; (aa0c <ERROR_LEDs+0x284>)
    a9c8:	4798      	blx	r3
    a9ca:	0003      	movs	r3, r0
    a9cc:	001a      	movs	r2, r3
    a9ce:	2301      	movs	r3, #1
    a9d0:	4053      	eors	r3, r2
    a9d2:	b2db      	uxtb	r3, r3
    a9d4:	2b00      	cmp	r3, #0
    a9d6:	d000      	beq.n	a9da <ERROR_LEDs+0x252>
    a9d8:	e737      	b.n	a84a <ERROR_LEDs+0xc2>
	}
}
    a9da:	46c0      	nop			; (mov r8, r8)
    a9dc:	46bd      	mov	sp, r7
    a9de:	b009      	add	sp, #36	; 0x24
    a9e0:	bd90      	pop	{r4, r7, pc}
    a9e2:	46c0      	nop			; (mov r8, r8)
    a9e4:	00009f65 	.word	0x00009f65
    a9e8:	00001388 	.word	0x00001388
    a9ec:	200006f0 	.word	0x200006f0
    a9f0:	0000a439 	.word	0x0000a439
    a9f4:	0000a4b5 	.word	0x0000a4b5
    a9f8:	0000e07d 	.word	0x0000e07d
    a9fc:	0000a17d 	.word	0x0000a17d
    aa00:	0000a195 	.word	0x0000a195
    aa04:	200000e0 	.word	0x200000e0
    aa08:	0000e671 	.word	0x0000e671
    aa0c:	00009fbd 	.word	0x00009fbd
    aa10:	0001ce80 	.word	0x0001ce80
    aa14:	00000776 	.word	0x00000776
    aa18:	00000eec 	.word	0x00000eec
    aa1c:	00001662 	.word	0x00001662
    aa20:	00001dd8 	.word	0x00001dd8
    aa24:	0000254e 	.word	0x0000254e
    aa28:	0000e6a1 	.word	0x0000e6a1

0000aa2c <BlinkTail>:

//brightnes: 0 - 0xFFFF
//rate: 1-10
uint32_t blink_off_time = 0;
uint32_t blink_on_time = 0;
void BlinkTail(uint16_t tail_brightness, float rate){
    aa2c:	b580      	push	{r7, lr}
    aa2e:	b082      	sub	sp, #8
    aa30:	af00      	add	r7, sp, #0
    aa32:	0002      	movs	r2, r0
    aa34:	6039      	str	r1, [r7, #0]
    aa36:	1dbb      	adds	r3, r7, #6
    aa38:	801a      	strh	r2, [r3, #0]
	blink_off_time = 300/(rate/3);
    aa3a:	4b32      	ldr	r3, [pc, #200]	; (ab04 <BlinkTail+0xd8>)
    aa3c:	4932      	ldr	r1, [pc, #200]	; (ab08 <BlinkTail+0xdc>)
    aa3e:	6838      	ldr	r0, [r7, #0]
    aa40:	4798      	blx	r3
    aa42:	1c03      	adds	r3, r0, #0
    aa44:	1c1a      	adds	r2, r3, #0
    aa46:	4b2f      	ldr	r3, [pc, #188]	; (ab04 <BlinkTail+0xd8>)
    aa48:	1c11      	adds	r1, r2, #0
    aa4a:	4830      	ldr	r0, [pc, #192]	; (ab0c <BlinkTail+0xe0>)
    aa4c:	4798      	blx	r3
    aa4e:	1c03      	adds	r3, r0, #0
    aa50:	1c1a      	adds	r2, r3, #0
    aa52:	4b2f      	ldr	r3, [pc, #188]	; (ab10 <BlinkTail+0xe4>)
    aa54:	1c10      	adds	r0, r2, #0
    aa56:	4798      	blx	r3
    aa58:	0002      	movs	r2, r0
    aa5a:	4b2e      	ldr	r3, [pc, #184]	; (ab14 <BlinkTail+0xe8>)
    aa5c:	601a      	str	r2, [r3, #0]
	blink_on_time = 100/(rate/3);
    aa5e:	4b29      	ldr	r3, [pc, #164]	; (ab04 <BlinkTail+0xd8>)
    aa60:	4929      	ldr	r1, [pc, #164]	; (ab08 <BlinkTail+0xdc>)
    aa62:	6838      	ldr	r0, [r7, #0]
    aa64:	4798      	blx	r3
    aa66:	1c03      	adds	r3, r0, #0
    aa68:	1c1a      	adds	r2, r3, #0
    aa6a:	4b26      	ldr	r3, [pc, #152]	; (ab04 <BlinkTail+0xd8>)
    aa6c:	1c11      	adds	r1, r2, #0
    aa6e:	482a      	ldr	r0, [pc, #168]	; (ab18 <BlinkTail+0xec>)
    aa70:	4798      	blx	r3
    aa72:	1c03      	adds	r3, r0, #0
    aa74:	1c1a      	adds	r2, r3, #0
    aa76:	4b26      	ldr	r3, [pc, #152]	; (ab10 <BlinkTail+0xe4>)
    aa78:	1c10      	adds	r0, r2, #0
    aa7a:	4798      	blx	r3
    aa7c:	0002      	movs	r2, r0
    aa7e:	4b27      	ldr	r3, [pc, #156]	; (ab1c <BlinkTail+0xf0>)
    aa80:	601a      	str	r2, [r3, #0]
	static bool tail_on = false;
	static uint32_t timer = 0;
	if((tail_on && check_timer_expired(&timer, blink_on_time)) ||
    aa82:	4b27      	ldr	r3, [pc, #156]	; (ab20 <BlinkTail+0xf4>)
    aa84:	781b      	ldrb	r3, [r3, #0]
    aa86:	2b00      	cmp	r3, #0
    aa88:	d008      	beq.n	aa9c <BlinkTail+0x70>
    aa8a:	4b24      	ldr	r3, [pc, #144]	; (ab1c <BlinkTail+0xf0>)
    aa8c:	681a      	ldr	r2, [r3, #0]
    aa8e:	4b25      	ldr	r3, [pc, #148]	; (ab24 <BlinkTail+0xf8>)
    aa90:	0011      	movs	r1, r2
    aa92:	0018      	movs	r0, r3
    aa94:	4b24      	ldr	r3, [pc, #144]	; (ab28 <BlinkTail+0xfc>)
    aa96:	4798      	blx	r3
    aa98:	1e03      	subs	r3, r0, #0
    aa9a:	d10f      	bne.n	aabc <BlinkTail+0x90>
		(!tail_on && check_timer_expired(&timer, blink_off_time))){
    aa9c:	4b20      	ldr	r3, [pc, #128]	; (ab20 <BlinkTail+0xf4>)
    aa9e:	781b      	ldrb	r3, [r3, #0]
    aaa0:	2201      	movs	r2, #1
    aaa2:	4053      	eors	r3, r2
    aaa4:	b2db      	uxtb	r3, r3
	if((tail_on && check_timer_expired(&timer, blink_on_time)) ||
    aaa6:	2b00      	cmp	r3, #0
    aaa8:	d01b      	beq.n	aae2 <BlinkTail+0xb6>
		(!tail_on && check_timer_expired(&timer, blink_off_time))){
    aaaa:	4b1a      	ldr	r3, [pc, #104]	; (ab14 <BlinkTail+0xe8>)
    aaac:	681a      	ldr	r2, [r3, #0]
    aaae:	4b1d      	ldr	r3, [pc, #116]	; (ab24 <BlinkTail+0xf8>)
    aab0:	0011      	movs	r1, r2
    aab2:	0018      	movs	r0, r3
    aab4:	4b1c      	ldr	r3, [pc, #112]	; (ab28 <BlinkTail+0xfc>)
    aab6:	4798      	blx	r3
    aab8:	1e03      	subs	r3, r0, #0
    aaba:	d012      	beq.n	aae2 <BlinkTail+0xb6>
		tail_on = !tail_on;
    aabc:	4b18      	ldr	r3, [pc, #96]	; (ab20 <BlinkTail+0xf4>)
    aabe:	781b      	ldrb	r3, [r3, #0]
    aac0:	1e5a      	subs	r2, r3, #1
    aac2:	4193      	sbcs	r3, r2
    aac4:	b2db      	uxtb	r3, r3
    aac6:	2201      	movs	r2, #1
    aac8:	4053      	eors	r3, r2
    aaca:	b2db      	uxtb	r3, r3
    aacc:	1c1a      	adds	r2, r3, #0
    aace:	2301      	movs	r3, #1
    aad0:	4013      	ands	r3, r2
    aad2:	b2da      	uxtb	r2, r3
    aad4:	4b12      	ldr	r3, [pc, #72]	; (ab20 <BlinkTail+0xf4>)
    aad6:	701a      	strb	r2, [r3, #0]
		timer = millis();
    aad8:	4b14      	ldr	r3, [pc, #80]	; (ab2c <BlinkTail+0x100>)
    aada:	4798      	blx	r3
    aadc:	0002      	movs	r2, r0
    aade:	4b11      	ldr	r3, [pc, #68]	; (ab24 <BlinkTail+0xf8>)
    aae0:	601a      	str	r2, [r3, #0]
	}

	if(tail_on){
    aae2:	4b0f      	ldr	r3, [pc, #60]	; (ab20 <BlinkTail+0xf4>)
    aae4:	781b      	ldrb	r3, [r3, #0]
    aae6:	2b00      	cmp	r3, #0
    aae8:	d005      	beq.n	aaf6 <BlinkTail+0xca>
		setRed(tail_brightness);
    aaea:	1dbb      	adds	r3, r7, #6
    aaec:	881b      	ldrh	r3, [r3, #0]
    aaee:	0018      	movs	r0, r3
    aaf0:	4b0f      	ldr	r3, [pc, #60]	; (ab30 <BlinkTail+0x104>)
    aaf2:	4798      	blx	r3
	}else{
		setRed(0);
	}
}
    aaf4:	e002      	b.n	aafc <BlinkTail+0xd0>
		setRed(0);
    aaf6:	2000      	movs	r0, #0
    aaf8:	4b0d      	ldr	r3, [pc, #52]	; (ab30 <BlinkTail+0x104>)
    aafa:	4798      	blx	r3
}
    aafc:	46c0      	nop			; (mov r8, r8)
    aafe:	46bd      	mov	sp, r7
    ab00:	b002      	add	sp, #8
    ab02:	bd80      	pop	{r7, pc}
    ab04:	0001a185 	.word	0x0001a185
    ab08:	40400000 	.word	0x40400000
    ab0c:	43960000 	.word	0x43960000
    ab10:	00019df5 	.word	0x00019df5
    ab14:	200003dc 	.word	0x200003dc
    ab18:	42c80000 	.word	0x42c80000
    ab1c:	200003e0 	.word	0x200003e0
    ab20:	20000465 	.word	0x20000465
    ab24:	20000468 	.word	0x20000468
    ab28:	00009fbd 	.word	0x00009fbd
    ab2c:	00009f65 	.word	0x00009f65
    ab30:	0000a561 	.word	0x0000a561

0000ab34 <AnalogSideLights>:

void AnalogSideLights(){
    ab34:	b5f0      	push	{r4, r5, r6, r7, lr}
    ab36:	b087      	sub	sp, #28
    ab38:	af00      	add	r7, sp, #0
	// brightness is a value from 0 to 1
	static float output_brightness = 0;

	// Variable for controlling the rate or sensitivity in applicable modes
	// brightness is a value from 0 to 1
	float output_rate_sens = 0;
    ab3a:	2300      	movs	r3, #0
    ab3c:	617b      	str	r3, [r7, #20]

	switch(RateBase[light_mode]){ // Set the value to be used for rate or sensitivity in the side LED algorithm
    ab3e:	4bd7      	ldr	r3, [pc, #860]	; (ae9c <AnalogSideLights+0x368>)
    ab40:	781b      	ldrb	r3, [r3, #0]
    ab42:	001a      	movs	r2, r3
    ab44:	4bd6      	ldr	r3, [pc, #856]	; (aea0 <AnalogSideLights+0x36c>)
    ab46:	5c9b      	ldrb	r3, [r3, r2]
    ab48:	2b07      	cmp	r3, #7
    ab4a:	d900      	bls.n	ab4e <AnalogSideLights+0x1a>
    ab4c:	e0c0      	b.n	acd0 <AnalogSideLights+0x19c>
    ab4e:	009a      	lsls	r2, r3, #2
    ab50:	4bd4      	ldr	r3, [pc, #848]	; (aea4 <AnalogSideLights+0x370>)
    ab52:	18d3      	adds	r3, r2, r3
    ab54:	681b      	ldr	r3, [r3, #0]
    ab56:	469f      	mov	pc, r3
		case RATE_STATIC:
		{
			output_rate_sens = RateSens[light_mode];
    ab58:	4bd0      	ldr	r3, [pc, #832]	; (ae9c <AnalogSideLights+0x368>)
    ab5a:	781b      	ldrb	r3, [r3, #0]
    ab5c:	001a      	movs	r2, r3
    ab5e:	4bd2      	ldr	r3, [pc, #840]	; (aea8 <AnalogSideLights+0x374>)
    ab60:	0092      	lsls	r2, r2, #2
    ab62:	58d3      	ldr	r3, [r2, r3]
    ab64:	617b      	str	r3, [r7, #20]
			break;
    ab66:	e0b3      	b.n	acd0 <AnalogSideLights+0x19c>
		}
		case RATE_YAW_RATE:
		{
			if(gzKalman < 0)
    ab68:	4bd0      	ldr	r3, [pc, #832]	; (aeac <AnalogSideLights+0x378>)
    ab6a:	681a      	ldr	r2, [r3, #0]
    ab6c:	4bd0      	ldr	r3, [pc, #832]	; (aeb0 <AnalogSideLights+0x37c>)
    ab6e:	2100      	movs	r1, #0
    ab70:	1c10      	adds	r0, r2, #0
    ab72:	4798      	blx	r3
    ab74:	1e03      	subs	r3, r0, #0
    ab76:	d009      	beq.n	ab8c <AnalogSideLights+0x58>
			output_rate_sens = gzKalman/kalmanGZ_min;
    ab78:	4bcc      	ldr	r3, [pc, #816]	; (aeac <AnalogSideLights+0x378>)
    ab7a:	681a      	ldr	r2, [r3, #0]
    ab7c:	4bcd      	ldr	r3, [pc, #820]	; (aeb4 <AnalogSideLights+0x380>)
    ab7e:	6819      	ldr	r1, [r3, #0]
    ab80:	4bcd      	ldr	r3, [pc, #820]	; (aeb8 <AnalogSideLights+0x384>)
    ab82:	1c10      	adds	r0, r2, #0
    ab84:	4798      	blx	r3
    ab86:	1c03      	adds	r3, r0, #0
    ab88:	617b      	str	r3, [r7, #20]
			else
			output_rate_sens = gzKalman/kalmanGZ_max;
			break;
    ab8a:	e0a1      	b.n	acd0 <AnalogSideLights+0x19c>
			output_rate_sens = gzKalman/kalmanGZ_max;
    ab8c:	4bc7      	ldr	r3, [pc, #796]	; (aeac <AnalogSideLights+0x378>)
    ab8e:	681a      	ldr	r2, [r3, #0]
    ab90:	4bca      	ldr	r3, [pc, #808]	; (aebc <AnalogSideLights+0x388>)
    ab92:	6819      	ldr	r1, [r3, #0]
    ab94:	4bc8      	ldr	r3, [pc, #800]	; (aeb8 <AnalogSideLights+0x384>)
    ab96:	1c10      	adds	r0, r2, #0
    ab98:	4798      	blx	r3
    ab9a:	1c03      	adds	r3, r0, #0
    ab9c:	617b      	str	r3, [r7, #20]
			break;
    ab9e:	e097      	b.n	acd0 <AnalogSideLights+0x19c>
		}
		case RATE_ROLL_RATE:
		{
			if(gyKalman < 0)
    aba0:	4bc7      	ldr	r3, [pc, #796]	; (aec0 <AnalogSideLights+0x38c>)
    aba2:	681a      	ldr	r2, [r3, #0]
    aba4:	4bc2      	ldr	r3, [pc, #776]	; (aeb0 <AnalogSideLights+0x37c>)
    aba6:	2100      	movs	r1, #0
    aba8:	1c10      	adds	r0, r2, #0
    abaa:	4798      	blx	r3
    abac:	1e03      	subs	r3, r0, #0
    abae:	d009      	beq.n	abc4 <AnalogSideLights+0x90>
			output_rate_sens = gyKalman/kalmanGY_min;
    abb0:	4bc3      	ldr	r3, [pc, #780]	; (aec0 <AnalogSideLights+0x38c>)
    abb2:	681a      	ldr	r2, [r3, #0]
    abb4:	4bc3      	ldr	r3, [pc, #780]	; (aec4 <AnalogSideLights+0x390>)
    abb6:	6819      	ldr	r1, [r3, #0]
    abb8:	4bbf      	ldr	r3, [pc, #764]	; (aeb8 <AnalogSideLights+0x384>)
    abba:	1c10      	adds	r0, r2, #0
    abbc:	4798      	blx	r3
    abbe:	1c03      	adds	r3, r0, #0
    abc0:	617b      	str	r3, [r7, #20]
			else
			output_rate_sens = gyKalman/kalmanGY_max;
			break;
    abc2:	e085      	b.n	acd0 <AnalogSideLights+0x19c>
			output_rate_sens = gyKalman/kalmanGY_max;
    abc4:	4bbe      	ldr	r3, [pc, #760]	; (aec0 <AnalogSideLights+0x38c>)
    abc6:	681a      	ldr	r2, [r3, #0]
    abc8:	4bbf      	ldr	r3, [pc, #764]	; (aec8 <AnalogSideLights+0x394>)
    abca:	6819      	ldr	r1, [r3, #0]
    abcc:	4bba      	ldr	r3, [pc, #744]	; (aeb8 <AnalogSideLights+0x384>)
    abce:	1c10      	adds	r0, r2, #0
    abd0:	4798      	blx	r3
    abd2:	1c03      	adds	r3, r0, #0
    abd4:	617b      	str	r3, [r7, #20]
			break;
    abd6:	e07b      	b.n	acd0 <AnalogSideLights+0x19c>
		}
		case RATE_RPM:
		{
			output_rate_sens = (((float)latest_vesc_vals.rpm)/mcconf_limits.max_erpm);
    abd8:	4bbc      	ldr	r3, [pc, #752]	; (aecc <AnalogSideLights+0x398>)
    abda:	691a      	ldr	r2, [r3, #16]
    abdc:	4bbc      	ldr	r3, [pc, #752]	; (aed0 <AnalogSideLights+0x39c>)
    abde:	0010      	movs	r0, r2
    abe0:	4798      	blx	r3
    abe2:	1c04      	adds	r4, r0, #0
    abe4:	4bbb      	ldr	r3, [pc, #748]	; (aed4 <AnalogSideLights+0x3a0>)
    abe6:	699a      	ldr	r2, [r3, #24]
    abe8:	4bb9      	ldr	r3, [pc, #740]	; (aed0 <AnalogSideLights+0x39c>)
    abea:	0010      	movs	r0, r2
    abec:	4798      	blx	r3
    abee:	1c02      	adds	r2, r0, #0
    abf0:	4bb1      	ldr	r3, [pc, #708]	; (aeb8 <AnalogSideLights+0x384>)
    abf2:	1c11      	adds	r1, r2, #0
    abf4:	1c20      	adds	r0, r4, #0
    abf6:	4798      	blx	r3
    abf8:	1c03      	adds	r3, r0, #0
    abfa:	617b      	str	r3, [r7, #20]
			break;
    abfc:	e068      	b.n	acd0 <AnalogSideLights+0x19c>
		}
		case RATE_THROTTLE:
		{
			output_rate_sens = remote_y/255.0;
    abfe:	4bb6      	ldr	r3, [pc, #728]	; (aed8 <AnalogSideLights+0x3a4>)
    ac00:	781b      	ldrb	r3, [r3, #0]
    ac02:	001a      	movs	r2, r3
    ac04:	4bb5      	ldr	r3, [pc, #724]	; (aedc <AnalogSideLights+0x3a8>)
    ac06:	0010      	movs	r0, r2
    ac08:	4798      	blx	r3
    ac0a:	4cb5      	ldr	r4, [pc, #724]	; (aee0 <AnalogSideLights+0x3ac>)
    ac0c:	2200      	movs	r2, #0
    ac0e:	4bb5      	ldr	r3, [pc, #724]	; (aee4 <AnalogSideLights+0x3b0>)
    ac10:	47a0      	blx	r4
    ac12:	0003      	movs	r3, r0
    ac14:	000c      	movs	r4, r1
    ac16:	0019      	movs	r1, r3
    ac18:	0022      	movs	r2, r4
    ac1a:	4bb3      	ldr	r3, [pc, #716]	; (aee8 <AnalogSideLights+0x3b4>)
    ac1c:	0008      	movs	r0, r1
    ac1e:	0011      	movs	r1, r2
    ac20:	4798      	blx	r3
    ac22:	1c03      	adds	r3, r0, #0
    ac24:	617b      	str	r3, [r7, #20]
		}
		break;
    ac26:	e053      	b.n	acd0 <AnalogSideLights+0x19c>
		case RATE_X_ACCEL:
		{
			if(axKalman < 0)
    ac28:	4bb0      	ldr	r3, [pc, #704]	; (aeec <AnalogSideLights+0x3b8>)
    ac2a:	681a      	ldr	r2, [r3, #0]
    ac2c:	4ba0      	ldr	r3, [pc, #640]	; (aeb0 <AnalogSideLights+0x37c>)
    ac2e:	2100      	movs	r1, #0
    ac30:	1c10      	adds	r0, r2, #0
    ac32:	4798      	blx	r3
    ac34:	1e03      	subs	r3, r0, #0
    ac36:	d009      	beq.n	ac4c <AnalogSideLights+0x118>
			output_rate_sens = axKalman/kalmanAX_min;
    ac38:	4bac      	ldr	r3, [pc, #688]	; (aeec <AnalogSideLights+0x3b8>)
    ac3a:	681a      	ldr	r2, [r3, #0]
    ac3c:	4bac      	ldr	r3, [pc, #688]	; (aef0 <AnalogSideLights+0x3bc>)
    ac3e:	6819      	ldr	r1, [r3, #0]
    ac40:	4b9d      	ldr	r3, [pc, #628]	; (aeb8 <AnalogSideLights+0x384>)
    ac42:	1c10      	adds	r0, r2, #0
    ac44:	4798      	blx	r3
    ac46:	1c03      	adds	r3, r0, #0
    ac48:	617b      	str	r3, [r7, #20]
			else
			output_rate_sens = axKalman/kalmanAX_max;
			break;
    ac4a:	e041      	b.n	acd0 <AnalogSideLights+0x19c>
			output_rate_sens = axKalman/kalmanAX_max;
    ac4c:	4ba7      	ldr	r3, [pc, #668]	; (aeec <AnalogSideLights+0x3b8>)
    ac4e:	681a      	ldr	r2, [r3, #0]
    ac50:	4ba8      	ldr	r3, [pc, #672]	; (aef4 <AnalogSideLights+0x3c0>)
    ac52:	6819      	ldr	r1, [r3, #0]
    ac54:	4b98      	ldr	r3, [pc, #608]	; (aeb8 <AnalogSideLights+0x384>)
    ac56:	1c10      	adds	r0, r2, #0
    ac58:	4798      	blx	r3
    ac5a:	1c03      	adds	r3, r0, #0
    ac5c:	617b      	str	r3, [r7, #20]
			break;
    ac5e:	e037      	b.n	acd0 <AnalogSideLights+0x19c>
		}
		case RATE_Y_ACCEL:
		{
			if(ayKalman < 0)
    ac60:	4ba5      	ldr	r3, [pc, #660]	; (aef8 <AnalogSideLights+0x3c4>)
    ac62:	681a      	ldr	r2, [r3, #0]
    ac64:	4b92      	ldr	r3, [pc, #584]	; (aeb0 <AnalogSideLights+0x37c>)
    ac66:	2100      	movs	r1, #0
    ac68:	1c10      	adds	r0, r2, #0
    ac6a:	4798      	blx	r3
    ac6c:	1e03      	subs	r3, r0, #0
    ac6e:	d009      	beq.n	ac84 <AnalogSideLights+0x150>
			output_rate_sens = ayKalman/kalmanAY_min;
    ac70:	4ba1      	ldr	r3, [pc, #644]	; (aef8 <AnalogSideLights+0x3c4>)
    ac72:	681a      	ldr	r2, [r3, #0]
    ac74:	4ba1      	ldr	r3, [pc, #644]	; (aefc <AnalogSideLights+0x3c8>)
    ac76:	6819      	ldr	r1, [r3, #0]
    ac78:	4b8f      	ldr	r3, [pc, #572]	; (aeb8 <AnalogSideLights+0x384>)
    ac7a:	1c10      	adds	r0, r2, #0
    ac7c:	4798      	blx	r3
    ac7e:	1c03      	adds	r3, r0, #0
    ac80:	617b      	str	r3, [r7, #20]
			else
			output_rate_sens = ayKalman/kalmanAY_max;
			break;
    ac82:	e025      	b.n	acd0 <AnalogSideLights+0x19c>
			output_rate_sens = ayKalman/kalmanAY_max;
    ac84:	4b9c      	ldr	r3, [pc, #624]	; (aef8 <AnalogSideLights+0x3c4>)
    ac86:	681a      	ldr	r2, [r3, #0]
    ac88:	4b9d      	ldr	r3, [pc, #628]	; (af00 <AnalogSideLights+0x3cc>)
    ac8a:	6819      	ldr	r1, [r3, #0]
    ac8c:	4b8a      	ldr	r3, [pc, #552]	; (aeb8 <AnalogSideLights+0x384>)
    ac8e:	1c10      	adds	r0, r2, #0
    ac90:	4798      	blx	r3
    ac92:	1c03      	adds	r3, r0, #0
    ac94:	617b      	str	r3, [r7, #20]
			break;
    ac96:	e01b      	b.n	acd0 <AnalogSideLights+0x19c>
		}
		case RATE_Z_ACCEL:
		{
			if(azKalman < 0)
    ac98:	4b9a      	ldr	r3, [pc, #616]	; (af04 <AnalogSideLights+0x3d0>)
    ac9a:	681a      	ldr	r2, [r3, #0]
    ac9c:	4b84      	ldr	r3, [pc, #528]	; (aeb0 <AnalogSideLights+0x37c>)
    ac9e:	2100      	movs	r1, #0
    aca0:	1c10      	adds	r0, r2, #0
    aca2:	4798      	blx	r3
    aca4:	1e03      	subs	r3, r0, #0
    aca6:	d009      	beq.n	acbc <AnalogSideLights+0x188>
			output_rate_sens = azKalman/kalmanAZ_min;
    aca8:	4b96      	ldr	r3, [pc, #600]	; (af04 <AnalogSideLights+0x3d0>)
    acaa:	681a      	ldr	r2, [r3, #0]
    acac:	4b96      	ldr	r3, [pc, #600]	; (af08 <AnalogSideLights+0x3d4>)
    acae:	6819      	ldr	r1, [r3, #0]
    acb0:	4b81      	ldr	r3, [pc, #516]	; (aeb8 <AnalogSideLights+0x384>)
    acb2:	1c10      	adds	r0, r2, #0
    acb4:	4798      	blx	r3
    acb6:	1c03      	adds	r3, r0, #0
    acb8:	617b      	str	r3, [r7, #20]
			else
			output_rate_sens = azKalman/kalmanAZ_max;
			break;
    acba:	e008      	b.n	acce <AnalogSideLights+0x19a>
			output_rate_sens = azKalman/kalmanAZ_max;
    acbc:	4b91      	ldr	r3, [pc, #580]	; (af04 <AnalogSideLights+0x3d0>)
    acbe:	681a      	ldr	r2, [r3, #0]
    acc0:	4b92      	ldr	r3, [pc, #584]	; (af0c <AnalogSideLights+0x3d8>)
    acc2:	6819      	ldr	r1, [r3, #0]
    acc4:	4b7c      	ldr	r3, [pc, #496]	; (aeb8 <AnalogSideLights+0x384>)
    acc6:	1c10      	adds	r0, r2, #0
    acc8:	4798      	blx	r3
    acca:	1c03      	adds	r3, r0, #0
    accc:	617b      	str	r3, [r7, #20]
			break;
    acce:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	if(output_rate_sens < 0)
    acd0:	4b77      	ldr	r3, [pc, #476]	; (aeb0 <AnalogSideLights+0x37c>)
    acd2:	2100      	movs	r1, #0
    acd4:	6978      	ldr	r0, [r7, #20]
    acd6:	4798      	blx	r3
    acd8:	1e03      	subs	r3, r0, #0
    acda:	d002      	beq.n	ace2 <AnalogSideLights+0x1ae>
	output_rate_sens = 0;
    acdc:	2300      	movs	r3, #0
    acde:	617b      	str	r3, [r7, #20]
    ace0:	e009      	b.n	acf6 <AnalogSideLights+0x1c2>
	else if(output_rate_sens > 1)
    ace2:	4b8b      	ldr	r3, [pc, #556]	; (af10 <AnalogSideLights+0x3dc>)
    ace4:	21fe      	movs	r1, #254	; 0xfe
    ace6:	0589      	lsls	r1, r1, #22
    ace8:	6978      	ldr	r0, [r7, #20]
    acea:	4798      	blx	r3
    acec:	1e03      	subs	r3, r0, #0
    acee:	d002      	beq.n	acf6 <AnalogSideLights+0x1c2>
	output_rate_sens = 1;
    acf0:	23fe      	movs	r3, #254	; 0xfe
    acf2:	059b      	lsls	r3, r3, #22
    acf4:	617b      	str	r3, [r7, #20]

	switch(BrightBase[light_mode]){ // Set the Brightness of the side LEDs
    acf6:	4b69      	ldr	r3, [pc, #420]	; (ae9c <AnalogSideLights+0x368>)
    acf8:	781b      	ldrb	r3, [r3, #0]
    acfa:	001a      	movs	r2, r3
    acfc:	4b85      	ldr	r3, [pc, #532]	; (af14 <AnalogSideLights+0x3e0>)
    acfe:	5c9b      	ldrb	r3, [r3, r2]
    ad00:	2b08      	cmp	r3, #8
    ad02:	d900      	bls.n	ad06 <AnalogSideLights+0x1d2>
    ad04:	e16b      	b.n	afde <AnalogSideLights+0x4aa>
    ad06:	009a      	lsls	r2, r3, #2
    ad08:	4b83      	ldr	r3, [pc, #524]	; (af18 <AnalogSideLights+0x3e4>)
    ad0a:	18d3      	adds	r3, r2, r3
    ad0c:	681b      	ldr	r3, [r3, #0]
    ad0e:	469f      	mov	pc, r3
		case BRIGHT_STATIC:
		{
			output_brightness = Brightness[light_mode];
    ad10:	4b62      	ldr	r3, [pc, #392]	; (ae9c <AnalogSideLights+0x368>)
    ad12:	781b      	ldrb	r3, [r3, #0]
    ad14:	001a      	movs	r2, r3
    ad16:	4b81      	ldr	r3, [pc, #516]	; (af1c <AnalogSideLights+0x3e8>)
    ad18:	0092      	lsls	r2, r2, #2
    ad1a:	58d2      	ldr	r2, [r2, r3]
    ad1c:	4b80      	ldr	r3, [pc, #512]	; (af20 <AnalogSideLights+0x3ec>)
    ad1e:	601a      	str	r2, [r3, #0]
			break;
    ad20:	e15d      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_YAW_RATE:
		{
			if(gzKalman < 0)
    ad22:	4b62      	ldr	r3, [pc, #392]	; (aeac <AnalogSideLights+0x378>)
    ad24:	681a      	ldr	r2, [r3, #0]
    ad26:	4b62      	ldr	r3, [pc, #392]	; (aeb0 <AnalogSideLights+0x37c>)
    ad28:	2100      	movs	r1, #0
    ad2a:	1c10      	adds	r0, r2, #0
    ad2c:	4798      	blx	r3
    ad2e:	1e03      	subs	r3, r0, #0
    ad30:	d00b      	beq.n	ad4a <AnalogSideLights+0x216>
			output_brightness = gzKalman/kalmanGZ_min;
    ad32:	4b5e      	ldr	r3, [pc, #376]	; (aeac <AnalogSideLights+0x378>)
    ad34:	681a      	ldr	r2, [r3, #0]
    ad36:	4b5f      	ldr	r3, [pc, #380]	; (aeb4 <AnalogSideLights+0x380>)
    ad38:	6819      	ldr	r1, [r3, #0]
    ad3a:	4b5f      	ldr	r3, [pc, #380]	; (aeb8 <AnalogSideLights+0x384>)
    ad3c:	1c10      	adds	r0, r2, #0
    ad3e:	4798      	blx	r3
    ad40:	1c03      	adds	r3, r0, #0
    ad42:	1c1a      	adds	r2, r3, #0
    ad44:	4b76      	ldr	r3, [pc, #472]	; (af20 <AnalogSideLights+0x3ec>)
    ad46:	601a      	str	r2, [r3, #0]
			else
			output_brightness = gzKalman/kalmanGZ_max;
			break;
    ad48:	e149      	b.n	afde <AnalogSideLights+0x4aa>
			output_brightness = gzKalman/kalmanGZ_max;
    ad4a:	4b58      	ldr	r3, [pc, #352]	; (aeac <AnalogSideLights+0x378>)
    ad4c:	681a      	ldr	r2, [r3, #0]
    ad4e:	4b5b      	ldr	r3, [pc, #364]	; (aebc <AnalogSideLights+0x388>)
    ad50:	6819      	ldr	r1, [r3, #0]
    ad52:	4b59      	ldr	r3, [pc, #356]	; (aeb8 <AnalogSideLights+0x384>)
    ad54:	1c10      	adds	r0, r2, #0
    ad56:	4798      	blx	r3
    ad58:	1c03      	adds	r3, r0, #0
    ad5a:	1c1a      	adds	r2, r3, #0
    ad5c:	4b70      	ldr	r3, [pc, #448]	; (af20 <AnalogSideLights+0x3ec>)
    ad5e:	601a      	str	r2, [r3, #0]
			break;
    ad60:	e13d      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_ROLL_RATE:
		{
			if(gyKalman < 0)
    ad62:	4b57      	ldr	r3, [pc, #348]	; (aec0 <AnalogSideLights+0x38c>)
    ad64:	681a      	ldr	r2, [r3, #0]
    ad66:	4b52      	ldr	r3, [pc, #328]	; (aeb0 <AnalogSideLights+0x37c>)
    ad68:	2100      	movs	r1, #0
    ad6a:	1c10      	adds	r0, r2, #0
    ad6c:	4798      	blx	r3
    ad6e:	1e03      	subs	r3, r0, #0
    ad70:	d00b      	beq.n	ad8a <AnalogSideLights+0x256>
			output_brightness = gyKalman/kalmanGY_min;
    ad72:	4b53      	ldr	r3, [pc, #332]	; (aec0 <AnalogSideLights+0x38c>)
    ad74:	681a      	ldr	r2, [r3, #0]
    ad76:	4b53      	ldr	r3, [pc, #332]	; (aec4 <AnalogSideLights+0x390>)
    ad78:	6819      	ldr	r1, [r3, #0]
    ad7a:	4b4f      	ldr	r3, [pc, #316]	; (aeb8 <AnalogSideLights+0x384>)
    ad7c:	1c10      	adds	r0, r2, #0
    ad7e:	4798      	blx	r3
    ad80:	1c03      	adds	r3, r0, #0
    ad82:	1c1a      	adds	r2, r3, #0
    ad84:	4b66      	ldr	r3, [pc, #408]	; (af20 <AnalogSideLights+0x3ec>)
    ad86:	601a      	str	r2, [r3, #0]
			else
			output_brightness = gyKalman/kalmanGY_max;
			break;
    ad88:	e129      	b.n	afde <AnalogSideLights+0x4aa>
			output_brightness = gyKalman/kalmanGY_max;
    ad8a:	4b4d      	ldr	r3, [pc, #308]	; (aec0 <AnalogSideLights+0x38c>)
    ad8c:	681a      	ldr	r2, [r3, #0]
    ad8e:	4b4e      	ldr	r3, [pc, #312]	; (aec8 <AnalogSideLights+0x394>)
    ad90:	6819      	ldr	r1, [r3, #0]
    ad92:	4b49      	ldr	r3, [pc, #292]	; (aeb8 <AnalogSideLights+0x384>)
    ad94:	1c10      	adds	r0, r2, #0
    ad96:	4798      	blx	r3
    ad98:	1c03      	adds	r3, r0, #0
    ad9a:	1c1a      	adds	r2, r3, #0
    ad9c:	4b60      	ldr	r3, [pc, #384]	; (af20 <AnalogSideLights+0x3ec>)
    ad9e:	601a      	str	r2, [r3, #0]
			break;
    ada0:	e11d      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_RPM:
		{
			if(latest_vesc_vals.rpm != 0)
    ada2:	4b4a      	ldr	r3, [pc, #296]	; (aecc <AnalogSideLights+0x398>)
    ada4:	691b      	ldr	r3, [r3, #16]
    ada6:	2b00      	cmp	r3, #0
    ada8:	d017      	beq.n	adda <AnalogSideLights+0x2a6>
			output_brightness = ((float)abs(latest_vesc_vals.rpm))/(float)mcconf_limits.max_erpm;
    adaa:	4b48      	ldr	r3, [pc, #288]	; (aecc <AnalogSideLights+0x398>)
    adac:	691b      	ldr	r3, [r3, #16]
    adae:	17d9      	asrs	r1, r3, #31
    adb0:	185a      	adds	r2, r3, r1
    adb2:	404a      	eors	r2, r1
    adb4:	4b46      	ldr	r3, [pc, #280]	; (aed0 <AnalogSideLights+0x39c>)
    adb6:	0010      	movs	r0, r2
    adb8:	4798      	blx	r3
    adba:	1c04      	adds	r4, r0, #0
    adbc:	4b45      	ldr	r3, [pc, #276]	; (aed4 <AnalogSideLights+0x3a0>)
    adbe:	699a      	ldr	r2, [r3, #24]
    adc0:	4b43      	ldr	r3, [pc, #268]	; (aed0 <AnalogSideLights+0x39c>)
    adc2:	0010      	movs	r0, r2
    adc4:	4798      	blx	r3
    adc6:	1c02      	adds	r2, r0, #0
    adc8:	4b3b      	ldr	r3, [pc, #236]	; (aeb8 <AnalogSideLights+0x384>)
    adca:	1c11      	adds	r1, r2, #0
    adcc:	1c20      	adds	r0, r4, #0
    adce:	4798      	blx	r3
    add0:	1c03      	adds	r3, r0, #0
    add2:	1c1a      	adds	r2, r3, #0
    add4:	4b52      	ldr	r3, [pc, #328]	; (af20 <AnalogSideLights+0x3ec>)
    add6:	601a      	str	r2, [r3, #0]
			else
			output_brightness = 0;
			break;
    add8:	e101      	b.n	afde <AnalogSideLights+0x4aa>
			output_brightness = 0;
    adda:	4b51      	ldr	r3, [pc, #324]	; (af20 <AnalogSideLights+0x3ec>)
    addc:	2200      	movs	r2, #0
    adde:	601a      	str	r2, [r3, #0]
			break;
    ade0:	e0fd      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_THROTTLE:
		{
			output_brightness = remote_y/255.0;
    ade2:	4b3d      	ldr	r3, [pc, #244]	; (aed8 <AnalogSideLights+0x3a4>)
    ade4:	781b      	ldrb	r3, [r3, #0]
    ade6:	001a      	movs	r2, r3
    ade8:	4b3c      	ldr	r3, [pc, #240]	; (aedc <AnalogSideLights+0x3a8>)
    adea:	0010      	movs	r0, r2
    adec:	4798      	blx	r3
    adee:	4c3c      	ldr	r4, [pc, #240]	; (aee0 <AnalogSideLights+0x3ac>)
    adf0:	2200      	movs	r2, #0
    adf2:	4b3c      	ldr	r3, [pc, #240]	; (aee4 <AnalogSideLights+0x3b0>)
    adf4:	47a0      	blx	r4
    adf6:	0003      	movs	r3, r0
    adf8:	000c      	movs	r4, r1
    adfa:	0019      	movs	r1, r3
    adfc:	0022      	movs	r2, r4
    adfe:	4b3a      	ldr	r3, [pc, #232]	; (aee8 <AnalogSideLights+0x3b4>)
    ae00:	0008      	movs	r0, r1
    ae02:	0011      	movs	r1, r2
    ae04:	4798      	blx	r3
    ae06:	1c02      	adds	r2, r0, #0
    ae08:	4b45      	ldr	r3, [pc, #276]	; (af20 <AnalogSideLights+0x3ec>)
    ae0a:	601a      	str	r2, [r3, #0]
			break;
    ae0c:	e0e7      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_X_ACCEL:
		{
			if(axKalman < 0){
    ae0e:	4b37      	ldr	r3, [pc, #220]	; (aeec <AnalogSideLights+0x3b8>)
    ae10:	681a      	ldr	r2, [r3, #0]
    ae12:	4b27      	ldr	r3, [pc, #156]	; (aeb0 <AnalogSideLights+0x37c>)
    ae14:	2100      	movs	r1, #0
    ae16:	1c10      	adds	r0, r2, #0
    ae18:	4798      	blx	r3
    ae1a:	1e03      	subs	r3, r0, #0
    ae1c:	d00e      	beq.n	ae3c <AnalogSideLights+0x308>
				output_brightness = axKalman/kalmanAX_min;
    ae1e:	4b33      	ldr	r3, [pc, #204]	; (aeec <AnalogSideLights+0x3b8>)
    ae20:	681a      	ldr	r2, [r3, #0]
    ae22:	4b33      	ldr	r3, [pc, #204]	; (aef0 <AnalogSideLights+0x3bc>)
    ae24:	6819      	ldr	r1, [r3, #0]
    ae26:	4b24      	ldr	r3, [pc, #144]	; (aeb8 <AnalogSideLights+0x384>)
    ae28:	1c10      	adds	r0, r2, #0
    ae2a:	4798      	blx	r3
    ae2c:	1c03      	adds	r3, r0, #0
    ae2e:	1c1a      	adds	r2, r3, #0
    ae30:	4b3b      	ldr	r3, [pc, #236]	; (af20 <AnalogSideLights+0x3ec>)
    ae32:	601a      	str	r2, [r3, #0]
				SUPRESS_RIGHT_RGB = true;
    ae34:	4b3b      	ldr	r3, [pc, #236]	; (af24 <AnalogSideLights+0x3f0>)
    ae36:	2201      	movs	r2, #1
    ae38:	701a      	strb	r2, [r3, #0]
				} else{
				output_brightness = axKalman/kalmanAX_max;
				SUPRESS_LEFT_RGB = true;
			}
			break;
    ae3a:	e0d0      	b.n	afde <AnalogSideLights+0x4aa>
				output_brightness = axKalman/kalmanAX_max;
    ae3c:	4b2b      	ldr	r3, [pc, #172]	; (aeec <AnalogSideLights+0x3b8>)
    ae3e:	681a      	ldr	r2, [r3, #0]
    ae40:	4b2c      	ldr	r3, [pc, #176]	; (aef4 <AnalogSideLights+0x3c0>)
    ae42:	6819      	ldr	r1, [r3, #0]
    ae44:	4b1c      	ldr	r3, [pc, #112]	; (aeb8 <AnalogSideLights+0x384>)
    ae46:	1c10      	adds	r0, r2, #0
    ae48:	4798      	blx	r3
    ae4a:	1c03      	adds	r3, r0, #0
    ae4c:	1c1a      	adds	r2, r3, #0
    ae4e:	4b34      	ldr	r3, [pc, #208]	; (af20 <AnalogSideLights+0x3ec>)
    ae50:	601a      	str	r2, [r3, #0]
				SUPRESS_LEFT_RGB = true;
    ae52:	4b35      	ldr	r3, [pc, #212]	; (af28 <AnalogSideLights+0x3f4>)
    ae54:	2201      	movs	r2, #1
    ae56:	701a      	strb	r2, [r3, #0]
			break;
    ae58:	e0c1      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_Y_ACCEL:
		{
			if(ayKalman < 0)
    ae5a:	4b27      	ldr	r3, [pc, #156]	; (aef8 <AnalogSideLights+0x3c4>)
    ae5c:	681a      	ldr	r2, [r3, #0]
    ae5e:	4b14      	ldr	r3, [pc, #80]	; (aeb0 <AnalogSideLights+0x37c>)
    ae60:	2100      	movs	r1, #0
    ae62:	1c10      	adds	r0, r2, #0
    ae64:	4798      	blx	r3
    ae66:	1e03      	subs	r3, r0, #0
    ae68:	d00b      	beq.n	ae82 <AnalogSideLights+0x34e>
			output_brightness = ayKalman/kalmanAY_min;
    ae6a:	4b23      	ldr	r3, [pc, #140]	; (aef8 <AnalogSideLights+0x3c4>)
    ae6c:	681a      	ldr	r2, [r3, #0]
    ae6e:	4b23      	ldr	r3, [pc, #140]	; (aefc <AnalogSideLights+0x3c8>)
    ae70:	6819      	ldr	r1, [r3, #0]
    ae72:	4b11      	ldr	r3, [pc, #68]	; (aeb8 <AnalogSideLights+0x384>)
    ae74:	1c10      	adds	r0, r2, #0
    ae76:	4798      	blx	r3
    ae78:	1c03      	adds	r3, r0, #0
    ae7a:	1c1a      	adds	r2, r3, #0
    ae7c:	4b28      	ldr	r3, [pc, #160]	; (af20 <AnalogSideLights+0x3ec>)
    ae7e:	601a      	str	r2, [r3, #0]
			else
			output_brightness = ayKalman/kalmanAY_max;
			break;
    ae80:	e0ad      	b.n	afde <AnalogSideLights+0x4aa>
			output_brightness = ayKalman/kalmanAY_max;
    ae82:	4b1d      	ldr	r3, [pc, #116]	; (aef8 <AnalogSideLights+0x3c4>)
    ae84:	681a      	ldr	r2, [r3, #0]
    ae86:	4b1e      	ldr	r3, [pc, #120]	; (af00 <AnalogSideLights+0x3cc>)
    ae88:	6819      	ldr	r1, [r3, #0]
    ae8a:	4b0b      	ldr	r3, [pc, #44]	; (aeb8 <AnalogSideLights+0x384>)
    ae8c:	1c10      	adds	r0, r2, #0
    ae8e:	4798      	blx	r3
    ae90:	1c03      	adds	r3, r0, #0
    ae92:	1c1a      	adds	r2, r3, #0
    ae94:	4b22      	ldr	r3, [pc, #136]	; (af20 <AnalogSideLights+0x3ec>)
    ae96:	601a      	str	r2, [r3, #0]
			break;
    ae98:	e0a1      	b.n	afde <AnalogSideLights+0x4aa>
    ae9a:	46c0      	nop			; (mov r8, r8)
    ae9c:	2000003d 	.word	0x2000003d
    aea0:	200000ac 	.word	0x200000ac
    aea4:	0001ce98 	.word	0x0001ce98
    aea8:	2000004c 	.word	0x2000004c
    aeac:	20000380 	.word	0x20000380
    aeb0:	00019d51 	.word	0x00019d51
    aeb4:	20000034 	.word	0x20000034
    aeb8:	0001a185 	.word	0x0001a185
    aebc:	20000038 	.word	0x20000038
    aec0:	2000037c 	.word	0x2000037c
    aec4:	2000002c 	.word	0x2000002c
    aec8:	20000030 	.word	0x20000030
    aecc:	20000e7c 	.word	0x20000e7c
    aed0:	0001ab1d 	.word	0x0001ab1d
    aed4:	20001ad8 	.word	0x20001ad8
    aed8:	200003d3 	.word	0x200003d3
    aedc:	0001c665 	.word	0x0001c665
    aee0:	0001b269 	.word	0x0001b269
    aee4:	406fe000 	.word	0x406fe000
    aee8:	0001c7fd 	.word	0x0001c7fd
    aeec:	2000036c 	.word	0x2000036c
    aef0:	2000000c 	.word	0x2000000c
    aef4:	20000010 	.word	0x20000010
    aef8:	20000370 	.word	0x20000370
    aefc:	20000014 	.word	0x20000014
    af00:	20000018 	.word	0x20000018
    af04:	20000374 	.word	0x20000374
    af08:	2000001c 	.word	0x2000001c
    af0c:	20000020 	.word	0x20000020
    af10:	00019d79 	.word	0x00019d79
    af14:	200000a0 	.word	0x200000a0
    af18:	0001ceb8 	.word	0x0001ceb8
    af1c:	20000070 	.word	0x20000070
    af20:	2000046c 	.word	0x2000046c
    af24:	200003a1 	.word	0x200003a1
    af28:	200003a0 	.word	0x200003a0
		}
		case BRIGHT_Z_ACCEL:
		{
			if(azKalman < 0)
    af2c:	4bb8      	ldr	r3, [pc, #736]	; (b210 <AnalogSideLights+0x6dc>)
    af2e:	681a      	ldr	r2, [r3, #0]
    af30:	4bb8      	ldr	r3, [pc, #736]	; (b214 <AnalogSideLights+0x6e0>)
    af32:	2100      	movs	r1, #0
    af34:	1c10      	adds	r0, r2, #0
    af36:	4798      	blx	r3
    af38:	1e03      	subs	r3, r0, #0
    af3a:	d00b      	beq.n	af54 <AnalogSideLights+0x420>
			output_brightness = azKalman/kalmanAZ_min;
    af3c:	4bb4      	ldr	r3, [pc, #720]	; (b210 <AnalogSideLights+0x6dc>)
    af3e:	681a      	ldr	r2, [r3, #0]
    af40:	4bb5      	ldr	r3, [pc, #724]	; (b218 <AnalogSideLights+0x6e4>)
    af42:	6819      	ldr	r1, [r3, #0]
    af44:	4bb5      	ldr	r3, [pc, #724]	; (b21c <AnalogSideLights+0x6e8>)
    af46:	1c10      	adds	r0, r2, #0
    af48:	4798      	blx	r3
    af4a:	1c03      	adds	r3, r0, #0
    af4c:	1c1a      	adds	r2, r3, #0
    af4e:	4bb4      	ldr	r3, [pc, #720]	; (b220 <AnalogSideLights+0x6ec>)
    af50:	601a      	str	r2, [r3, #0]
			else
			output_brightness = azKalman/kalmanAZ_max;
			break;
    af52:	e044      	b.n	afde <AnalogSideLights+0x4aa>
			output_brightness = azKalman/kalmanAZ_max;
    af54:	4bae      	ldr	r3, [pc, #696]	; (b210 <AnalogSideLights+0x6dc>)
    af56:	681a      	ldr	r2, [r3, #0]
    af58:	4bb2      	ldr	r3, [pc, #712]	; (b224 <AnalogSideLights+0x6f0>)
    af5a:	6819      	ldr	r1, [r3, #0]
    af5c:	4baf      	ldr	r3, [pc, #700]	; (b21c <AnalogSideLights+0x6e8>)
    af5e:	1c10      	adds	r0, r2, #0
    af60:	4798      	blx	r3
    af62:	1c03      	adds	r3, r0, #0
    af64:	1c1a      	adds	r2, r3, #0
    af66:	4bae      	ldr	r3, [pc, #696]	; (b220 <AnalogSideLights+0x6ec>)
    af68:	601a      	str	r2, [r3, #0]
			break;
    af6a:	e038      	b.n	afde <AnalogSideLights+0x4aa>
		}
		case BRIGHT_STROBE:
		{
			if(output_brightness == 0.0 && check_timer_expired(&strobe_time, strobe_off_dur)){
    af6c:	4bac      	ldr	r3, [pc, #688]	; (b220 <AnalogSideLights+0x6ec>)
    af6e:	681a      	ldr	r2, [r3, #0]
    af70:	4bad      	ldr	r3, [pc, #692]	; (b228 <AnalogSideLights+0x6f4>)
    af72:	2100      	movs	r1, #0
    af74:	1c10      	adds	r0, r2, #0
    af76:	4798      	blx	r3
    af78:	1e03      	subs	r3, r0, #0
    af7a:	d013      	beq.n	afa4 <AnalogSideLights+0x470>
    af7c:	4bab      	ldr	r3, [pc, #684]	; (b22c <AnalogSideLights+0x6f8>)
    af7e:	881b      	ldrh	r3, [r3, #0]
    af80:	001a      	movs	r2, r3
    af82:	4bab      	ldr	r3, [pc, #684]	; (b230 <AnalogSideLights+0x6fc>)
    af84:	0011      	movs	r1, r2
    af86:	0018      	movs	r0, r3
    af88:	4baa      	ldr	r3, [pc, #680]	; (b234 <AnalogSideLights+0x700>)
    af8a:	4798      	blx	r3
    af8c:	1e03      	subs	r3, r0, #0
    af8e:	d009      	beq.n	afa4 <AnalogSideLights+0x470>
				output_brightness = 1.0;
    af90:	4ba3      	ldr	r3, [pc, #652]	; (b220 <AnalogSideLights+0x6ec>)
    af92:	22fe      	movs	r2, #254	; 0xfe
    af94:	0592      	lsls	r2, r2, #22
    af96:	601a      	str	r2, [r3, #0]
				strobe_time = millis();
    af98:	4ba7      	ldr	r3, [pc, #668]	; (b238 <AnalogSideLights+0x704>)
    af9a:	4798      	blx	r3
    af9c:	0002      	movs	r2, r0
    af9e:	4ba4      	ldr	r3, [pc, #656]	; (b230 <AnalogSideLights+0x6fc>)
    afa0:	601a      	str	r2, [r3, #0]
			}
			else if(output_brightness == 1.0 && check_timer_expired(&strobe_time, strobe_on_dur)){
				output_brightness = 0.0;
				strobe_time = millis();
			}
			break;
    afa2:	e01b      	b.n	afdc <AnalogSideLights+0x4a8>
			else if(output_brightness == 1.0 && check_timer_expired(&strobe_time, strobe_on_dur)){
    afa4:	4b9e      	ldr	r3, [pc, #632]	; (b220 <AnalogSideLights+0x6ec>)
    afa6:	681a      	ldr	r2, [r3, #0]
    afa8:	4b9f      	ldr	r3, [pc, #636]	; (b228 <AnalogSideLights+0x6f4>)
    afaa:	21fe      	movs	r1, #254	; 0xfe
    afac:	0589      	lsls	r1, r1, #22
    afae:	1c10      	adds	r0, r2, #0
    afb0:	4798      	blx	r3
    afb2:	1e03      	subs	r3, r0, #0
    afb4:	d100      	bne.n	afb8 <AnalogSideLights+0x484>
			break;
    afb6:	e011      	b.n	afdc <AnalogSideLights+0x4a8>
			else if(output_brightness == 1.0 && check_timer_expired(&strobe_time, strobe_on_dur)){
    afb8:	4ba0      	ldr	r3, [pc, #640]	; (b23c <AnalogSideLights+0x708>)
    afba:	881b      	ldrh	r3, [r3, #0]
    afbc:	001a      	movs	r2, r3
    afbe:	4b9c      	ldr	r3, [pc, #624]	; (b230 <AnalogSideLights+0x6fc>)
    afc0:	0011      	movs	r1, r2
    afc2:	0018      	movs	r0, r3
    afc4:	4b9b      	ldr	r3, [pc, #620]	; (b234 <AnalogSideLights+0x700>)
    afc6:	4798      	blx	r3
    afc8:	1e03      	subs	r3, r0, #0
    afca:	d007      	beq.n	afdc <AnalogSideLights+0x4a8>
				output_brightness = 0.0;
    afcc:	4b94      	ldr	r3, [pc, #592]	; (b220 <AnalogSideLights+0x6ec>)
    afce:	2200      	movs	r2, #0
    afd0:	601a      	str	r2, [r3, #0]
				strobe_time = millis();
    afd2:	4b99      	ldr	r3, [pc, #612]	; (b238 <AnalogSideLights+0x704>)
    afd4:	4798      	blx	r3
    afd6:	0002      	movs	r2, r0
    afd8:	4b95      	ldr	r3, [pc, #596]	; (b230 <AnalogSideLights+0x6fc>)
    afda:	601a      	str	r2, [r3, #0]
			break;
    afdc:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	if(output_brightness < 0)
    afde:	4b90      	ldr	r3, [pc, #576]	; (b220 <AnalogSideLights+0x6ec>)
    afe0:	681a      	ldr	r2, [r3, #0]
    afe2:	4b8c      	ldr	r3, [pc, #560]	; (b214 <AnalogSideLights+0x6e0>)
    afe4:	2100      	movs	r1, #0
    afe6:	1c10      	adds	r0, r2, #0
    afe8:	4798      	blx	r3
    afea:	1e03      	subs	r3, r0, #0
    afec:	d003      	beq.n	aff6 <AnalogSideLights+0x4c2>
	output_brightness = 0;
    afee:	4b8c      	ldr	r3, [pc, #560]	; (b220 <AnalogSideLights+0x6ec>)
    aff0:	2200      	movs	r2, #0
    aff2:	601a      	str	r2, [r3, #0]
    aff4:	e00c      	b.n	b010 <AnalogSideLights+0x4dc>
	else if(output_brightness > 1)
    aff6:	4b8a      	ldr	r3, [pc, #552]	; (b220 <AnalogSideLights+0x6ec>)
    aff8:	681a      	ldr	r2, [r3, #0]
    affa:	4b91      	ldr	r3, [pc, #580]	; (b240 <AnalogSideLights+0x70c>)
    affc:	21fe      	movs	r1, #254	; 0xfe
    affe:	0589      	lsls	r1, r1, #22
    b000:	1c10      	adds	r0, r2, #0
    b002:	4798      	blx	r3
    b004:	1e03      	subs	r3, r0, #0
    b006:	d003      	beq.n	b010 <AnalogSideLights+0x4dc>
	output_brightness = 1;
    b008:	4b85      	ldr	r3, [pc, #532]	; (b220 <AnalogSideLights+0x6ec>)
    b00a:	22fe      	movs	r2, #254	; 0xfe
    b00c:	0592      	lsls	r2, r2, #22
    b00e:	601a      	str	r2, [r3, #0]

	switch(ColorBase[light_mode]){ // Set the color of the side LEDs
    b010:	4b8c      	ldr	r3, [pc, #560]	; (b244 <AnalogSideLights+0x710>)
    b012:	781b      	ldrb	r3, [r3, #0]
    b014:	001a      	movs	r2, r3
    b016:	4b8c      	ldr	r3, [pc, #560]	; (b248 <AnalogSideLights+0x714>)
    b018:	5c9b      	ldrb	r3, [r3, r2]
    b01a:	2b0a      	cmp	r3, #10
    b01c:	d901      	bls.n	b022 <AnalogSideLights+0x4ee>
    b01e:	f001 f8a3 	bl	c168 <AnalogSideLights+0x1634>
    b022:	009a      	lsls	r2, r3, #2
    b024:	4b89      	ldr	r3, [pc, #548]	; (b24c <AnalogSideLights+0x718>)
    b026:	18d3      	adds	r3, r2, r3
    b028:	681b      	ldr	r3, [r3, #0]
    b02a:	469f      	mov	pc, r3
		case COLOR_STATIC:
		{
			if(light_mode == MODE_ANALOG_STATIC)
    b02c:	4b85      	ldr	r3, [pc, #532]	; (b244 <AnalogSideLights+0x710>)
    b02e:	781b      	ldrb	r3, [r3, #0]
    b030:	2b00      	cmp	r3, #0
    b032:	d105      	bne.n	b040 <AnalogSideLights+0x50c>
			RGB_Ouptut = Static_RGB;
    b034:	4b86      	ldr	r3, [pc, #536]	; (b250 <AnalogSideLights+0x71c>)
    b036:	4a87      	ldr	r2, [pc, #540]	; (b254 <AnalogSideLights+0x720>)
    b038:	ca13      	ldmia	r2!, {r0, r1, r4}
    b03a:	c313      	stmia	r3!, {r0, r1, r4}
			else if(light_mode == MODE_ANALOG_CUSTOM)
			RGB_Ouptut = Custom_RGB;
			break;
    b03c:	f001 f891 	bl	c162 <AnalogSideLights+0x162e>
			else if(light_mode == MODE_ANALOG_CUSTOM)
    b040:	4b80      	ldr	r3, [pc, #512]	; (b244 <AnalogSideLights+0x710>)
    b042:	781b      	ldrb	r3, [r3, #0]
    b044:	2b08      	cmp	r3, #8
    b046:	d001      	beq.n	b04c <AnalogSideLights+0x518>
    b048:	f001 f88b 	bl	c162 <AnalogSideLights+0x162e>
			RGB_Ouptut = Custom_RGB;
    b04c:	4b80      	ldr	r3, [pc, #512]	; (b250 <AnalogSideLights+0x71c>)
    b04e:	4a82      	ldr	r2, [pc, #520]	; (b258 <AnalogSideLights+0x724>)
    b050:	ca13      	ldmia	r2!, {r0, r1, r4}
    b052:	c313      	stmia	r3!, {r0, r1, r4}
			break;
    b054:	f001 f885 	bl	c162 <AnalogSideLights+0x162e>
		}
		case COLOR_COLOR_CYCLE:
		{
			upColor = cycle_index * output_brightness;
    b058:	4b80      	ldr	r3, [pc, #512]	; (b25c <AnalogSideLights+0x728>)
    b05a:	681a      	ldr	r2, [r3, #0]
    b05c:	4b80      	ldr	r3, [pc, #512]	; (b260 <AnalogSideLights+0x72c>)
    b05e:	0010      	movs	r0, r2
    b060:	4798      	blx	r3
    b062:	4b6f      	ldr	r3, [pc, #444]	; (b220 <AnalogSideLights+0x6ec>)
    b064:	681a      	ldr	r2, [r3, #0]
    b066:	4b7f      	ldr	r3, [pc, #508]	; (b264 <AnalogSideLights+0x730>)
    b068:	1c11      	adds	r1, r2, #0
    b06a:	4798      	blx	r3
    b06c:	1c03      	adds	r3, r0, #0
    b06e:	1c1a      	adds	r2, r3, #0
    b070:	4b7d      	ldr	r3, [pc, #500]	; (b268 <AnalogSideLights+0x734>)
    b072:	1c10      	adds	r0, r2, #0
    b074:	4798      	blx	r3
    b076:	0003      	movs	r3, r0
    b078:	b29a      	uxth	r2, r3
    b07a:	4b7c      	ldr	r3, [pc, #496]	; (b26c <AnalogSideLights+0x738>)
    b07c:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    b07e:	4b77      	ldr	r3, [pc, #476]	; (b25c <AnalogSideLights+0x728>)
    b080:	681b      	ldr	r3, [r3, #0]
    b082:	4a7b      	ldr	r2, [pc, #492]	; (b270 <AnalogSideLights+0x73c>)
    b084:	1ad2      	subs	r2, r2, r3
    b086:	4b76      	ldr	r3, [pc, #472]	; (b260 <AnalogSideLights+0x72c>)
    b088:	0010      	movs	r0, r2
    b08a:	4798      	blx	r3
    b08c:	4b64      	ldr	r3, [pc, #400]	; (b220 <AnalogSideLights+0x6ec>)
    b08e:	681a      	ldr	r2, [r3, #0]
    b090:	4b74      	ldr	r3, [pc, #464]	; (b264 <AnalogSideLights+0x730>)
    b092:	1c11      	adds	r1, r2, #0
    b094:	4798      	blx	r3
    b096:	1c03      	adds	r3, r0, #0
    b098:	1c1a      	adds	r2, r3, #0
    b09a:	4b73      	ldr	r3, [pc, #460]	; (b268 <AnalogSideLights+0x734>)
    b09c:	1c10      	adds	r0, r2, #0
    b09e:	4798      	blx	r3
    b0a0:	0003      	movs	r3, r0
    b0a2:	b29a      	uxth	r2, r3
    b0a4:	4b73      	ldr	r3, [pc, #460]	; (b274 <AnalogSideLights+0x740>)
    b0a6:	801a      	strh	r2, [r3, #0]
			
			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    b0a8:	4b70      	ldr	r3, [pc, #448]	; (b26c <AnalogSideLights+0x738>)
    b0aa:	8819      	ldrh	r1, [r3, #0]
    b0ac:	4b71      	ldr	r3, [pc, #452]	; (b274 <AnalogSideLights+0x740>)
    b0ae:	881a      	ldrh	r2, [r3, #0]
    b0b0:	4b71      	ldr	r3, [pc, #452]	; (b278 <AnalogSideLights+0x744>)
    b0b2:	781b      	ldrb	r3, [r3, #0]
    b0b4:	4d66      	ldr	r5, [pc, #408]	; (b250 <AnalogSideLights+0x71c>)
    b0b6:	0038      	movs	r0, r7
    b0b8:	4c70      	ldr	r4, [pc, #448]	; (b27c <AnalogSideLights+0x748>)
    b0ba:	47a0      	blx	r4
    b0bc:	003b      	movs	r3, r7
    b0be:	0028      	movs	r0, r5
    b0c0:	0019      	movs	r1, r3
    b0c2:	230c      	movs	r3, #12
    b0c4:	001a      	movs	r2, r3
    b0c6:	4b6e      	ldr	r3, [pc, #440]	; (b280 <AnalogSideLights+0x74c>)
    b0c8:	4798      	blx	r3

			cycle_index += output_rate_sens*max_cycle_rate;
    b0ca:	4b64      	ldr	r3, [pc, #400]	; (b25c <AnalogSideLights+0x728>)
    b0cc:	681a      	ldr	r2, [r3, #0]
    b0ce:	4b64      	ldr	r3, [pc, #400]	; (b260 <AnalogSideLights+0x72c>)
    b0d0:	0010      	movs	r0, r2
    b0d2:	4798      	blx	r3
    b0d4:	1c04      	adds	r4, r0, #0
    b0d6:	4b6b      	ldr	r3, [pc, #428]	; (b284 <AnalogSideLights+0x750>)
    b0d8:	681a      	ldr	r2, [r3, #0]
    b0da:	4b62      	ldr	r3, [pc, #392]	; (b264 <AnalogSideLights+0x730>)
    b0dc:	6979      	ldr	r1, [r7, #20]
    b0de:	1c10      	adds	r0, r2, #0
    b0e0:	4798      	blx	r3
    b0e2:	1c03      	adds	r3, r0, #0
    b0e4:	1c1a      	adds	r2, r3, #0
    b0e6:	4b68      	ldr	r3, [pc, #416]	; (b288 <AnalogSideLights+0x754>)
    b0e8:	1c11      	adds	r1, r2, #0
    b0ea:	1c20      	adds	r0, r4, #0
    b0ec:	4798      	blx	r3
    b0ee:	1c03      	adds	r3, r0, #0
    b0f0:	1c1a      	adds	r2, r3, #0
    b0f2:	4b5d      	ldr	r3, [pc, #372]	; (b268 <AnalogSideLights+0x734>)
    b0f4:	1c10      	adds	r0, r2, #0
    b0f6:	4798      	blx	r3
    b0f8:	0002      	movs	r2, r0
    b0fa:	4b58      	ldr	r3, [pc, #352]	; (b25c <AnalogSideLights+0x728>)
    b0fc:	601a      	str	r2, [r3, #0]
			if(cycle_index >= 0x0FFFF){
    b0fe:	4b57      	ldr	r3, [pc, #348]	; (b25c <AnalogSideLights+0x728>)
    b100:	681b      	ldr	r3, [r3, #0]
    b102:	4a62      	ldr	r2, [pc, #392]	; (b28c <AnalogSideLights+0x758>)
    b104:	4293      	cmp	r3, r2
    b106:	d801      	bhi.n	b10c <AnalogSideLights+0x5d8>
    b108:	f001 f82d 	bl	c166 <AnalogSideLights+0x1632>
				cycle_index = 0;
    b10c:	4b53      	ldr	r3, [pc, #332]	; (b25c <AnalogSideLights+0x728>)
    b10e:	2200      	movs	r2, #0
    b110:	601a      	str	r2, [r3, #0]
				cycle += 1;
    b112:	4b59      	ldr	r3, [pc, #356]	; (b278 <AnalogSideLights+0x744>)
    b114:	781b      	ldrb	r3, [r3, #0]
    b116:	3301      	adds	r3, #1
    b118:	b2da      	uxtb	r2, r3
    b11a:	4b57      	ldr	r3, [pc, #348]	; (b278 <AnalogSideLights+0x744>)
    b11c:	701a      	strb	r2, [r3, #0]
				if(cycle == 3)
    b11e:	4b56      	ldr	r3, [pc, #344]	; (b278 <AnalogSideLights+0x744>)
    b120:	781b      	ldrb	r3, [r3, #0]
    b122:	2b03      	cmp	r3, #3
    b124:	d001      	beq.n	b12a <AnalogSideLights+0x5f6>
    b126:	f001 f81e 	bl	c166 <AnalogSideLights+0x1632>
				cycle = 0;
    b12a:	4b53      	ldr	r3, [pc, #332]	; (b278 <AnalogSideLights+0x744>)
    b12c:	2200      	movs	r2, #0
    b12e:	701a      	strb	r2, [r3, #0]
			}
			break;
    b130:	f001 f819 	bl	c166 <AnalogSideLights+0x1632>
		}
		case COLOR_COMPASS:
		{
			cycle_index = (int)(((((float)0x0FFFF) * 6) / 360) *heading) % 0x0FFFF;
    b134:	4b56      	ldr	r3, [pc, #344]	; (b290 <AnalogSideLights+0x75c>)
    b136:	681a      	ldr	r2, [r3, #0]
    b138:	4b4a      	ldr	r3, [pc, #296]	; (b264 <AnalogSideLights+0x730>)
    b13a:	4956      	ldr	r1, [pc, #344]	; (b294 <AnalogSideLights+0x760>)
    b13c:	1c10      	adds	r0, r2, #0
    b13e:	4798      	blx	r3
    b140:	1c03      	adds	r3, r0, #0
    b142:	1c1a      	adds	r2, r3, #0
    b144:	4b54      	ldr	r3, [pc, #336]	; (b298 <AnalogSideLights+0x764>)
    b146:	1c10      	adds	r0, r2, #0
    b148:	4798      	blx	r3
    b14a:	0002      	movs	r2, r0
    b14c:	4b53      	ldr	r3, [pc, #332]	; (b29c <AnalogSideLights+0x768>)
    b14e:	4948      	ldr	r1, [pc, #288]	; (b270 <AnalogSideLights+0x73c>)
    b150:	0010      	movs	r0, r2
    b152:	4798      	blx	r3
    b154:	000b      	movs	r3, r1
    b156:	001a      	movs	r2, r3
    b158:	4b40      	ldr	r3, [pc, #256]	; (b25c <AnalogSideLights+0x728>)
    b15a:	601a      	str	r2, [r3, #0]
			cycle = (int)(((((float)0x0FFFF) * 6) / 360) *heading) / 0x0FFFF;
    b15c:	4b4c      	ldr	r3, [pc, #304]	; (b290 <AnalogSideLights+0x75c>)
    b15e:	681a      	ldr	r2, [r3, #0]
    b160:	4b40      	ldr	r3, [pc, #256]	; (b264 <AnalogSideLights+0x730>)
    b162:	494c      	ldr	r1, [pc, #304]	; (b294 <AnalogSideLights+0x760>)
    b164:	1c10      	adds	r0, r2, #0
    b166:	4798      	blx	r3
    b168:	1c03      	adds	r3, r0, #0
    b16a:	1c1a      	adds	r2, r3, #0
    b16c:	4b4a      	ldr	r3, [pc, #296]	; (b298 <AnalogSideLights+0x764>)
    b16e:	1c10      	adds	r0, r2, #0
    b170:	4798      	blx	r3
    b172:	0002      	movs	r2, r0
    b174:	4b4a      	ldr	r3, [pc, #296]	; (b2a0 <AnalogSideLights+0x76c>)
    b176:	493e      	ldr	r1, [pc, #248]	; (b270 <AnalogSideLights+0x73c>)
    b178:	0010      	movs	r0, r2
    b17a:	4798      	blx	r3
    b17c:	0003      	movs	r3, r0
    b17e:	b2da      	uxtb	r2, r3
    b180:	4b3d      	ldr	r3, [pc, #244]	; (b278 <AnalogSideLights+0x744>)
    b182:	701a      	strb	r2, [r3, #0]
			upColor = cycle_index * output_brightness;
    b184:	4b35      	ldr	r3, [pc, #212]	; (b25c <AnalogSideLights+0x728>)
    b186:	681a      	ldr	r2, [r3, #0]
    b188:	4b35      	ldr	r3, [pc, #212]	; (b260 <AnalogSideLights+0x72c>)
    b18a:	0010      	movs	r0, r2
    b18c:	4798      	blx	r3
    b18e:	4b24      	ldr	r3, [pc, #144]	; (b220 <AnalogSideLights+0x6ec>)
    b190:	681a      	ldr	r2, [r3, #0]
    b192:	4b34      	ldr	r3, [pc, #208]	; (b264 <AnalogSideLights+0x730>)
    b194:	1c11      	adds	r1, r2, #0
    b196:	4798      	blx	r3
    b198:	1c03      	adds	r3, r0, #0
    b19a:	1c1a      	adds	r2, r3, #0
    b19c:	4b32      	ldr	r3, [pc, #200]	; (b268 <AnalogSideLights+0x734>)
    b19e:	1c10      	adds	r0, r2, #0
    b1a0:	4798      	blx	r3
    b1a2:	0003      	movs	r3, r0
    b1a4:	b29a      	uxth	r2, r3
    b1a6:	4b31      	ldr	r3, [pc, #196]	; (b26c <AnalogSideLights+0x738>)
    b1a8:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    b1aa:	4b2c      	ldr	r3, [pc, #176]	; (b25c <AnalogSideLights+0x728>)
    b1ac:	681b      	ldr	r3, [r3, #0]
    b1ae:	4a30      	ldr	r2, [pc, #192]	; (b270 <AnalogSideLights+0x73c>)
    b1b0:	1ad2      	subs	r2, r2, r3
    b1b2:	4b2b      	ldr	r3, [pc, #172]	; (b260 <AnalogSideLights+0x72c>)
    b1b4:	0010      	movs	r0, r2
    b1b6:	4798      	blx	r3
    b1b8:	4b19      	ldr	r3, [pc, #100]	; (b220 <AnalogSideLights+0x6ec>)
    b1ba:	681a      	ldr	r2, [r3, #0]
    b1bc:	4b29      	ldr	r3, [pc, #164]	; (b264 <AnalogSideLights+0x730>)
    b1be:	1c11      	adds	r1, r2, #0
    b1c0:	4798      	blx	r3
    b1c2:	1c03      	adds	r3, r0, #0
    b1c4:	1c1a      	adds	r2, r3, #0
    b1c6:	4b28      	ldr	r3, [pc, #160]	; (b268 <AnalogSideLights+0x734>)
    b1c8:	1c10      	adds	r0, r2, #0
    b1ca:	4798      	blx	r3
    b1cc:	0003      	movs	r3, r0
    b1ce:	b29a      	uxth	r2, r3
    b1d0:	4b28      	ldr	r3, [pc, #160]	; (b274 <AnalogSideLights+0x740>)
    b1d2:	801a      	strh	r2, [r3, #0]

			if(cycle >= 3)
    b1d4:	4b28      	ldr	r3, [pc, #160]	; (b278 <AnalogSideLights+0x744>)
    b1d6:	781b      	ldrb	r3, [r3, #0]
    b1d8:	2b02      	cmp	r3, #2
    b1da:	d905      	bls.n	b1e8 <AnalogSideLights+0x6b4>
			cycle -= 3;
    b1dc:	4b26      	ldr	r3, [pc, #152]	; (b278 <AnalogSideLights+0x744>)
    b1de:	781b      	ldrb	r3, [r3, #0]
    b1e0:	3b03      	subs	r3, #3
    b1e2:	b2da      	uxtb	r2, r3
    b1e4:	4b24      	ldr	r3, [pc, #144]	; (b278 <AnalogSideLights+0x744>)
    b1e6:	701a      	strb	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    b1e8:	4b20      	ldr	r3, [pc, #128]	; (b26c <AnalogSideLights+0x738>)
    b1ea:	8819      	ldrh	r1, [r3, #0]
    b1ec:	4b21      	ldr	r3, [pc, #132]	; (b274 <AnalogSideLights+0x740>)
    b1ee:	881a      	ldrh	r2, [r3, #0]
    b1f0:	4b21      	ldr	r3, [pc, #132]	; (b278 <AnalogSideLights+0x744>)
    b1f2:	781b      	ldrb	r3, [r3, #0]
    b1f4:	4d16      	ldr	r5, [pc, #88]	; (b250 <AnalogSideLights+0x71c>)
    b1f6:	0038      	movs	r0, r7
    b1f8:	4c20      	ldr	r4, [pc, #128]	; (b27c <AnalogSideLights+0x748>)
    b1fa:	47a0      	blx	r4
    b1fc:	003b      	movs	r3, r7
    b1fe:	0028      	movs	r0, r5
    b200:	0019      	movs	r1, r3
    b202:	230c      	movs	r3, #12
    b204:	001a      	movs	r2, r3
    b206:	4b1e      	ldr	r3, [pc, #120]	; (b280 <AnalogSideLights+0x74c>)
    b208:	4798      	blx	r3
			break;
    b20a:	f000 ffad 	bl	c168 <AnalogSideLights+0x1634>
    b20e:	46c0      	nop			; (mov r8, r8)
    b210:	20000374 	.word	0x20000374
    b214:	00019d51 	.word	0x00019d51
    b218:	2000001c 	.word	0x2000001c
    b21c:	0001a185 	.word	0x0001a185
    b220:	2000046c 	.word	0x2000046c
    b224:	20000020 	.word	0x20000020
    b228:	00019d45 	.word	0x00019d45
    b22c:	200000de 	.word	0x200000de
    b230:	200003bc 	.word	0x200003bc
    b234:	00009fbd 	.word	0x00009fbd
    b238:	00009f65 	.word	0x00009f65
    b23c:	200000dc 	.word	0x200000dc
    b240:	00019d79 	.word	0x00019d79
    b244:	2000003d 	.word	0x2000003d
    b248:	20000094 	.word	0x20000094
    b24c:	0001cedc 	.word	0x0001cedc
    b250:	20000394 	.word	0x20000394
    b254:	20000040 	.word	0x20000040
    b258:	200000c4 	.word	0x200000c4
    b25c:	200003b4 	.word	0x200003b4
    b260:	0001abbd 	.word	0x0001abbd
    b264:	0001a565 	.word	0x0001a565
    b268:	00019df5 	.word	0x00019df5
    b26c:	200003b8 	.word	0x200003b8
    b270:	0000ffff 	.word	0x0000ffff
    b274:	200003ba 	.word	0x200003ba
    b278:	200003b2 	.word	0x200003b2
    b27c:	0000a5d1 	.word	0x0000a5d1
    b280:	0001c9a1 	.word	0x0001c9a1
    b284:	200000d8 	.word	0x200000d8
    b288:	00019e61 	.word	0x00019e61
    b28c:	0000fffe 	.word	0x0000fffe
    b290:	20000384 	.word	0x20000384
    b294:	44888800 	.word	0x44888800
    b298:	0001aadd 	.word	0x0001aadd
    b29c:	00019ca5 	.word	0x00019ca5
    b2a0:	00019ad9 	.word	0x00019ad9
		}
		case COLOR_YAW_RATE:
		{
			if(gzKalman < 0)
    b2a4:	4b7b      	ldr	r3, [pc, #492]	; (b494 <AnalogSideLights+0x960>)
    b2a6:	681a      	ldr	r2, [r3, #0]
    b2a8:	4b7b      	ldr	r3, [pc, #492]	; (b498 <AnalogSideLights+0x964>)
    b2aa:	2100      	movs	r1, #0
    b2ac:	1c10      	adds	r0, r2, #0
    b2ae:	4798      	blx	r3
    b2b0:	1e03      	subs	r3, r0, #0
    b2b2:	d02a      	beq.n	b30a <AnalogSideLights+0x7d6>
			cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_min) * gzKalman) % 0x0FFFF;
    b2b4:	4b79      	ldr	r3, [pc, #484]	; (b49c <AnalogSideLights+0x968>)
    b2b6:	681a      	ldr	r2, [r3, #0]
    b2b8:	4b79      	ldr	r3, [pc, #484]	; (b4a0 <AnalogSideLights+0x96c>)
    b2ba:	1c10      	adds	r0, r2, #0
    b2bc:	4798      	blx	r3
    b2be:	0002      	movs	r2, r0
    b2c0:	000b      	movs	r3, r1
    b2c2:	4c78      	ldr	r4, [pc, #480]	; (b4a4 <AnalogSideLights+0x970>)
    b2c4:	2000      	movs	r0, #0
    b2c6:	4978      	ldr	r1, [pc, #480]	; (b4a8 <AnalogSideLights+0x974>)
    b2c8:	47a0      	blx	r4
    b2ca:	0003      	movs	r3, r0
    b2cc:	000c      	movs	r4, r1
    b2ce:	001d      	movs	r5, r3
    b2d0:	0026      	movs	r6, r4
    b2d2:	4b70      	ldr	r3, [pc, #448]	; (b494 <AnalogSideLights+0x960>)
    b2d4:	681a      	ldr	r2, [r3, #0]
    b2d6:	4b72      	ldr	r3, [pc, #456]	; (b4a0 <AnalogSideLights+0x96c>)
    b2d8:	1c10      	adds	r0, r2, #0
    b2da:	4798      	blx	r3
    b2dc:	0002      	movs	r2, r0
    b2de:	000b      	movs	r3, r1
    b2e0:	4c72      	ldr	r4, [pc, #456]	; (b4ac <AnalogSideLights+0x978>)
    b2e2:	0028      	movs	r0, r5
    b2e4:	0031      	movs	r1, r6
    b2e6:	47a0      	blx	r4
    b2e8:	0003      	movs	r3, r0
    b2ea:	000c      	movs	r4, r1
    b2ec:	0019      	movs	r1, r3
    b2ee:	0022      	movs	r2, r4
    b2f0:	4b6f      	ldr	r3, [pc, #444]	; (b4b0 <AnalogSideLights+0x97c>)
    b2f2:	0008      	movs	r0, r1
    b2f4:	0011      	movs	r1, r2
    b2f6:	4798      	blx	r3
    b2f8:	0002      	movs	r2, r0
    b2fa:	4b6e      	ldr	r3, [pc, #440]	; (b4b4 <AnalogSideLights+0x980>)
    b2fc:	496e      	ldr	r1, [pc, #440]	; (b4b8 <AnalogSideLights+0x984>)
    b2fe:	0010      	movs	r0, r2
    b300:	4798      	blx	r3
    b302:	000b      	movs	r3, r1
    b304:	001a      	movs	r2, r3
    b306:	4b6d      	ldr	r3, [pc, #436]	; (b4bc <AnalogSideLights+0x988>)
    b308:	601a      	str	r2, [r3, #0]
			cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_min) * gzKalman) / 0x0FFFF;
    b30a:	4b64      	ldr	r3, [pc, #400]	; (b49c <AnalogSideLights+0x968>)
    b30c:	681a      	ldr	r2, [r3, #0]
    b30e:	4b64      	ldr	r3, [pc, #400]	; (b4a0 <AnalogSideLights+0x96c>)
    b310:	1c10      	adds	r0, r2, #0
    b312:	4798      	blx	r3
    b314:	0002      	movs	r2, r0
    b316:	000b      	movs	r3, r1
    b318:	4c62      	ldr	r4, [pc, #392]	; (b4a4 <AnalogSideLights+0x970>)
    b31a:	2000      	movs	r0, #0
    b31c:	4962      	ldr	r1, [pc, #392]	; (b4a8 <AnalogSideLights+0x974>)
    b31e:	47a0      	blx	r4
    b320:	0003      	movs	r3, r0
    b322:	000c      	movs	r4, r1
    b324:	001d      	movs	r5, r3
    b326:	0026      	movs	r6, r4
    b328:	4b5a      	ldr	r3, [pc, #360]	; (b494 <AnalogSideLights+0x960>)
    b32a:	681a      	ldr	r2, [r3, #0]
    b32c:	4b5c      	ldr	r3, [pc, #368]	; (b4a0 <AnalogSideLights+0x96c>)
    b32e:	1c10      	adds	r0, r2, #0
    b330:	4798      	blx	r3
    b332:	0002      	movs	r2, r0
    b334:	000b      	movs	r3, r1
    b336:	4c5d      	ldr	r4, [pc, #372]	; (b4ac <AnalogSideLights+0x978>)
    b338:	0028      	movs	r0, r5
    b33a:	0031      	movs	r1, r6
    b33c:	47a0      	blx	r4
    b33e:	0003      	movs	r3, r0
    b340:	000c      	movs	r4, r1
    b342:	0019      	movs	r1, r3
    b344:	0022      	movs	r2, r4
    b346:	4b5a      	ldr	r3, [pc, #360]	; (b4b0 <AnalogSideLights+0x97c>)
    b348:	0008      	movs	r0, r1
    b34a:	0011      	movs	r1, r2
    b34c:	4798      	blx	r3
    b34e:	0002      	movs	r2, r0
    b350:	4b5b      	ldr	r3, [pc, #364]	; (b4c0 <AnalogSideLights+0x98c>)
    b352:	4959      	ldr	r1, [pc, #356]	; (b4b8 <AnalogSideLights+0x984>)
    b354:	0010      	movs	r0, r2
    b356:	4798      	blx	r3
    b358:	0003      	movs	r3, r0
    b35a:	b2da      	uxtb	r2, r3
    b35c:	4b59      	ldr	r3, [pc, #356]	; (b4c4 <AnalogSideLights+0x990>)
    b35e:	701a      	strb	r2, [r3, #0]
			if(gzKalman >= 0){
    b360:	4b4c      	ldr	r3, [pc, #304]	; (b494 <AnalogSideLights+0x960>)
    b362:	681a      	ldr	r2, [r3, #0]
    b364:	4b58      	ldr	r3, [pc, #352]	; (b4c8 <AnalogSideLights+0x994>)
    b366:	2100      	movs	r1, #0
    b368:	1c10      	adds	r0, r2, #0
    b36a:	4798      	blx	r3
    b36c:	1e03      	subs	r3, r0, #0
    b36e:	d055      	beq.n	b41c <AnalogSideLights+0x8e8>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_max) * gzKalman) % 0x0FFFF;
    b370:	4b56      	ldr	r3, [pc, #344]	; (b4cc <AnalogSideLights+0x998>)
    b372:	681a      	ldr	r2, [r3, #0]
    b374:	4b4a      	ldr	r3, [pc, #296]	; (b4a0 <AnalogSideLights+0x96c>)
    b376:	1c10      	adds	r0, r2, #0
    b378:	4798      	blx	r3
    b37a:	0002      	movs	r2, r0
    b37c:	000b      	movs	r3, r1
    b37e:	4c49      	ldr	r4, [pc, #292]	; (b4a4 <AnalogSideLights+0x970>)
    b380:	2000      	movs	r0, #0
    b382:	4949      	ldr	r1, [pc, #292]	; (b4a8 <AnalogSideLights+0x974>)
    b384:	47a0      	blx	r4
    b386:	0003      	movs	r3, r0
    b388:	000c      	movs	r4, r1
    b38a:	001d      	movs	r5, r3
    b38c:	0026      	movs	r6, r4
    b38e:	4b41      	ldr	r3, [pc, #260]	; (b494 <AnalogSideLights+0x960>)
    b390:	681a      	ldr	r2, [r3, #0]
    b392:	4b43      	ldr	r3, [pc, #268]	; (b4a0 <AnalogSideLights+0x96c>)
    b394:	1c10      	adds	r0, r2, #0
    b396:	4798      	blx	r3
    b398:	0002      	movs	r2, r0
    b39a:	000b      	movs	r3, r1
    b39c:	4c43      	ldr	r4, [pc, #268]	; (b4ac <AnalogSideLights+0x978>)
    b39e:	0028      	movs	r0, r5
    b3a0:	0031      	movs	r1, r6
    b3a2:	47a0      	blx	r4
    b3a4:	0003      	movs	r3, r0
    b3a6:	000c      	movs	r4, r1
    b3a8:	0019      	movs	r1, r3
    b3aa:	0022      	movs	r2, r4
    b3ac:	4b40      	ldr	r3, [pc, #256]	; (b4b0 <AnalogSideLights+0x97c>)
    b3ae:	0008      	movs	r0, r1
    b3b0:	0011      	movs	r1, r2
    b3b2:	4798      	blx	r3
    b3b4:	0002      	movs	r2, r0
    b3b6:	4b3f      	ldr	r3, [pc, #252]	; (b4b4 <AnalogSideLights+0x980>)
    b3b8:	493f      	ldr	r1, [pc, #252]	; (b4b8 <AnalogSideLights+0x984>)
    b3ba:	0010      	movs	r0, r2
    b3bc:	4798      	blx	r3
    b3be:	000b      	movs	r3, r1
    b3c0:	001a      	movs	r2, r3
    b3c2:	4b3e      	ldr	r3, [pc, #248]	; (b4bc <AnalogSideLights+0x988>)
    b3c4:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_max) * gzKalman) / 0x0FFFF;
    b3c6:	4b41      	ldr	r3, [pc, #260]	; (b4cc <AnalogSideLights+0x998>)
    b3c8:	681a      	ldr	r2, [r3, #0]
    b3ca:	4b35      	ldr	r3, [pc, #212]	; (b4a0 <AnalogSideLights+0x96c>)
    b3cc:	1c10      	adds	r0, r2, #0
    b3ce:	4798      	blx	r3
    b3d0:	0002      	movs	r2, r0
    b3d2:	000b      	movs	r3, r1
    b3d4:	4c33      	ldr	r4, [pc, #204]	; (b4a4 <AnalogSideLights+0x970>)
    b3d6:	2000      	movs	r0, #0
    b3d8:	4933      	ldr	r1, [pc, #204]	; (b4a8 <AnalogSideLights+0x974>)
    b3da:	47a0      	blx	r4
    b3dc:	0003      	movs	r3, r0
    b3de:	000c      	movs	r4, r1
    b3e0:	001d      	movs	r5, r3
    b3e2:	0026      	movs	r6, r4
    b3e4:	4b2b      	ldr	r3, [pc, #172]	; (b494 <AnalogSideLights+0x960>)
    b3e6:	681a      	ldr	r2, [r3, #0]
    b3e8:	4b2d      	ldr	r3, [pc, #180]	; (b4a0 <AnalogSideLights+0x96c>)
    b3ea:	1c10      	adds	r0, r2, #0
    b3ec:	4798      	blx	r3
    b3ee:	0002      	movs	r2, r0
    b3f0:	000b      	movs	r3, r1
    b3f2:	4c2e      	ldr	r4, [pc, #184]	; (b4ac <AnalogSideLights+0x978>)
    b3f4:	0028      	movs	r0, r5
    b3f6:	0031      	movs	r1, r6
    b3f8:	47a0      	blx	r4
    b3fa:	0003      	movs	r3, r0
    b3fc:	000c      	movs	r4, r1
    b3fe:	0019      	movs	r1, r3
    b400:	0022      	movs	r2, r4
    b402:	4b2b      	ldr	r3, [pc, #172]	; (b4b0 <AnalogSideLights+0x97c>)
    b404:	0008      	movs	r0, r1
    b406:	0011      	movs	r1, r2
    b408:	4798      	blx	r3
    b40a:	0002      	movs	r2, r0
    b40c:	4b2c      	ldr	r3, [pc, #176]	; (b4c0 <AnalogSideLights+0x98c>)
    b40e:	492a      	ldr	r1, [pc, #168]	; (b4b8 <AnalogSideLights+0x984>)
    b410:	0010      	movs	r0, r2
    b412:	4798      	blx	r3
    b414:	0003      	movs	r3, r0
    b416:	b2da      	uxtb	r2, r3
    b418:	4b2a      	ldr	r3, [pc, #168]	; (b4c4 <AnalogSideLights+0x990>)
    b41a:	701a      	strb	r2, [r3, #0]
			}
			
			upColor = cycle_index * output_brightness;
    b41c:	4b27      	ldr	r3, [pc, #156]	; (b4bc <AnalogSideLights+0x988>)
    b41e:	681a      	ldr	r2, [r3, #0]
    b420:	4b2b      	ldr	r3, [pc, #172]	; (b4d0 <AnalogSideLights+0x99c>)
    b422:	0010      	movs	r0, r2
    b424:	4798      	blx	r3
    b426:	4b2b      	ldr	r3, [pc, #172]	; (b4d4 <AnalogSideLights+0x9a0>)
    b428:	681a      	ldr	r2, [r3, #0]
    b42a:	4b2b      	ldr	r3, [pc, #172]	; (b4d8 <AnalogSideLights+0x9a4>)
    b42c:	1c11      	adds	r1, r2, #0
    b42e:	4798      	blx	r3
    b430:	1c03      	adds	r3, r0, #0
    b432:	1c1a      	adds	r2, r3, #0
    b434:	4b29      	ldr	r3, [pc, #164]	; (b4dc <AnalogSideLights+0x9a8>)
    b436:	1c10      	adds	r0, r2, #0
    b438:	4798      	blx	r3
    b43a:	0003      	movs	r3, r0
    b43c:	b29a      	uxth	r2, r3
    b43e:	4b28      	ldr	r3, [pc, #160]	; (b4e0 <AnalogSideLights+0x9ac>)
    b440:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    b442:	4b1e      	ldr	r3, [pc, #120]	; (b4bc <AnalogSideLights+0x988>)
    b444:	681b      	ldr	r3, [r3, #0]
    b446:	4a1c      	ldr	r2, [pc, #112]	; (b4b8 <AnalogSideLights+0x984>)
    b448:	1ad2      	subs	r2, r2, r3
    b44a:	4b21      	ldr	r3, [pc, #132]	; (b4d0 <AnalogSideLights+0x99c>)
    b44c:	0010      	movs	r0, r2
    b44e:	4798      	blx	r3
    b450:	4b20      	ldr	r3, [pc, #128]	; (b4d4 <AnalogSideLights+0x9a0>)
    b452:	681a      	ldr	r2, [r3, #0]
    b454:	4b20      	ldr	r3, [pc, #128]	; (b4d8 <AnalogSideLights+0x9a4>)
    b456:	1c11      	adds	r1, r2, #0
    b458:	4798      	blx	r3
    b45a:	1c03      	adds	r3, r0, #0
    b45c:	1c1a      	adds	r2, r3, #0
    b45e:	4b1f      	ldr	r3, [pc, #124]	; (b4dc <AnalogSideLights+0x9a8>)
    b460:	1c10      	adds	r0, r2, #0
    b462:	4798      	blx	r3
    b464:	0003      	movs	r3, r0
    b466:	b29a      	uxth	r2, r3
    b468:	4b1e      	ldr	r3, [pc, #120]	; (b4e4 <AnalogSideLights+0x9b0>)
    b46a:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    b46c:	4b1c      	ldr	r3, [pc, #112]	; (b4e0 <AnalogSideLights+0x9ac>)
    b46e:	8819      	ldrh	r1, [r3, #0]
    b470:	4b1c      	ldr	r3, [pc, #112]	; (b4e4 <AnalogSideLights+0x9b0>)
    b472:	881a      	ldrh	r2, [r3, #0]
    b474:	4b13      	ldr	r3, [pc, #76]	; (b4c4 <AnalogSideLights+0x990>)
    b476:	781b      	ldrb	r3, [r3, #0]
    b478:	4d1b      	ldr	r5, [pc, #108]	; (b4e8 <AnalogSideLights+0x9b4>)
    b47a:	0038      	movs	r0, r7
    b47c:	4c1b      	ldr	r4, [pc, #108]	; (b4ec <AnalogSideLights+0x9b8>)
    b47e:	47a0      	blx	r4
    b480:	003b      	movs	r3, r7
    b482:	0028      	movs	r0, r5
    b484:	0019      	movs	r1, r3
    b486:	230c      	movs	r3, #12
    b488:	001a      	movs	r2, r3
    b48a:	4b19      	ldr	r3, [pc, #100]	; (b4f0 <AnalogSideLights+0x9bc>)
    b48c:	4798      	blx	r3
			break;
    b48e:	f000 fe6b 	bl	c168 <AnalogSideLights+0x1634>
    b492:	46c0      	nop			; (mov r8, r8)
    b494:	20000380 	.word	0x20000380
    b498:	00019d51 	.word	0x00019d51
    b49c:	20000034 	.word	0x20000034
    b4a0:	0001c759 	.word	0x0001c759
    b4a4:	0001b269 	.word	0x0001b269
    b4a8:	4107ffe8 	.word	0x4107ffe8
    b4ac:	0001bad1 	.word	0x0001bad1
    b4b0:	0001c5fd 	.word	0x0001c5fd
    b4b4:	00019ca5 	.word	0x00019ca5
    b4b8:	0000ffff 	.word	0x0000ffff
    b4bc:	200003b4 	.word	0x200003b4
    b4c0:	00019ad9 	.word	0x00019ad9
    b4c4:	200003b2 	.word	0x200003b2
    b4c8:	00019d8d 	.word	0x00019d8d
    b4cc:	20000038 	.word	0x20000038
    b4d0:	0001abbd 	.word	0x0001abbd
    b4d4:	2000046c 	.word	0x2000046c
    b4d8:	0001a565 	.word	0x0001a565
    b4dc:	00019df5 	.word	0x00019df5
    b4e0:	200003b8 	.word	0x200003b8
    b4e4:	200003ba 	.word	0x200003ba
    b4e8:	20000394 	.word	0x20000394
    b4ec:	0000a5d1 	.word	0x0000a5d1
    b4f0:	0001c9a1 	.word	0x0001c9a1
		}
		case COLOR_ROLL_RATE:
		{
			if(gyKalman < 0)
    b4f4:	4b7b      	ldr	r3, [pc, #492]	; (b6e4 <AnalogSideLights+0xbb0>)
    b4f6:	681a      	ldr	r2, [r3, #0]
    b4f8:	4b7b      	ldr	r3, [pc, #492]	; (b6e8 <AnalogSideLights+0xbb4>)
    b4fa:	2100      	movs	r1, #0
    b4fc:	1c10      	adds	r0, r2, #0
    b4fe:	4798      	blx	r3
    b500:	1e03      	subs	r3, r0, #0
    b502:	d02a      	beq.n	b55a <AnalogSideLights+0xa26>
			cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_min) * gyKalman) % 0x0FFFF;
    b504:	4b79      	ldr	r3, [pc, #484]	; (b6ec <AnalogSideLights+0xbb8>)
    b506:	681a      	ldr	r2, [r3, #0]
    b508:	4b79      	ldr	r3, [pc, #484]	; (b6f0 <AnalogSideLights+0xbbc>)
    b50a:	1c10      	adds	r0, r2, #0
    b50c:	4798      	blx	r3
    b50e:	0002      	movs	r2, r0
    b510:	000b      	movs	r3, r1
    b512:	4c78      	ldr	r4, [pc, #480]	; (b6f4 <AnalogSideLights+0xbc0>)
    b514:	2000      	movs	r0, #0
    b516:	4978      	ldr	r1, [pc, #480]	; (b6f8 <AnalogSideLights+0xbc4>)
    b518:	47a0      	blx	r4
    b51a:	0003      	movs	r3, r0
    b51c:	000c      	movs	r4, r1
    b51e:	001d      	movs	r5, r3
    b520:	0026      	movs	r6, r4
    b522:	4b70      	ldr	r3, [pc, #448]	; (b6e4 <AnalogSideLights+0xbb0>)
    b524:	681a      	ldr	r2, [r3, #0]
    b526:	4b72      	ldr	r3, [pc, #456]	; (b6f0 <AnalogSideLights+0xbbc>)
    b528:	1c10      	adds	r0, r2, #0
    b52a:	4798      	blx	r3
    b52c:	0002      	movs	r2, r0
    b52e:	000b      	movs	r3, r1
    b530:	4c72      	ldr	r4, [pc, #456]	; (b6fc <AnalogSideLights+0xbc8>)
    b532:	0028      	movs	r0, r5
    b534:	0031      	movs	r1, r6
    b536:	47a0      	blx	r4
    b538:	0003      	movs	r3, r0
    b53a:	000c      	movs	r4, r1
    b53c:	0019      	movs	r1, r3
    b53e:	0022      	movs	r2, r4
    b540:	4b6f      	ldr	r3, [pc, #444]	; (b700 <AnalogSideLights+0xbcc>)
    b542:	0008      	movs	r0, r1
    b544:	0011      	movs	r1, r2
    b546:	4798      	blx	r3
    b548:	0002      	movs	r2, r0
    b54a:	4b6e      	ldr	r3, [pc, #440]	; (b704 <AnalogSideLights+0xbd0>)
    b54c:	496e      	ldr	r1, [pc, #440]	; (b708 <AnalogSideLights+0xbd4>)
    b54e:	0010      	movs	r0, r2
    b550:	4798      	blx	r3
    b552:	000b      	movs	r3, r1
    b554:	001a      	movs	r2, r3
    b556:	4b6d      	ldr	r3, [pc, #436]	; (b70c <AnalogSideLights+0xbd8>)
    b558:	601a      	str	r2, [r3, #0]
			cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_min) * gyKalman) / 0x0FFFF;
    b55a:	4b64      	ldr	r3, [pc, #400]	; (b6ec <AnalogSideLights+0xbb8>)
    b55c:	681a      	ldr	r2, [r3, #0]
    b55e:	4b64      	ldr	r3, [pc, #400]	; (b6f0 <AnalogSideLights+0xbbc>)
    b560:	1c10      	adds	r0, r2, #0
    b562:	4798      	blx	r3
    b564:	0002      	movs	r2, r0
    b566:	000b      	movs	r3, r1
    b568:	4c62      	ldr	r4, [pc, #392]	; (b6f4 <AnalogSideLights+0xbc0>)
    b56a:	2000      	movs	r0, #0
    b56c:	4962      	ldr	r1, [pc, #392]	; (b6f8 <AnalogSideLights+0xbc4>)
    b56e:	47a0      	blx	r4
    b570:	0003      	movs	r3, r0
    b572:	000c      	movs	r4, r1
    b574:	001d      	movs	r5, r3
    b576:	0026      	movs	r6, r4
    b578:	4b5a      	ldr	r3, [pc, #360]	; (b6e4 <AnalogSideLights+0xbb0>)
    b57a:	681a      	ldr	r2, [r3, #0]
    b57c:	4b5c      	ldr	r3, [pc, #368]	; (b6f0 <AnalogSideLights+0xbbc>)
    b57e:	1c10      	adds	r0, r2, #0
    b580:	4798      	blx	r3
    b582:	0002      	movs	r2, r0
    b584:	000b      	movs	r3, r1
    b586:	4c5d      	ldr	r4, [pc, #372]	; (b6fc <AnalogSideLights+0xbc8>)
    b588:	0028      	movs	r0, r5
    b58a:	0031      	movs	r1, r6
    b58c:	47a0      	blx	r4
    b58e:	0003      	movs	r3, r0
    b590:	000c      	movs	r4, r1
    b592:	0019      	movs	r1, r3
    b594:	0022      	movs	r2, r4
    b596:	4b5a      	ldr	r3, [pc, #360]	; (b700 <AnalogSideLights+0xbcc>)
    b598:	0008      	movs	r0, r1
    b59a:	0011      	movs	r1, r2
    b59c:	4798      	blx	r3
    b59e:	0002      	movs	r2, r0
    b5a0:	4b5b      	ldr	r3, [pc, #364]	; (b710 <AnalogSideLights+0xbdc>)
    b5a2:	4959      	ldr	r1, [pc, #356]	; (b708 <AnalogSideLights+0xbd4>)
    b5a4:	0010      	movs	r0, r2
    b5a6:	4798      	blx	r3
    b5a8:	0003      	movs	r3, r0
    b5aa:	b2da      	uxtb	r2, r3
    b5ac:	4b59      	ldr	r3, [pc, #356]	; (b714 <AnalogSideLights+0xbe0>)
    b5ae:	701a      	strb	r2, [r3, #0]
			if(gyKalman >= 0){
    b5b0:	4b4c      	ldr	r3, [pc, #304]	; (b6e4 <AnalogSideLights+0xbb0>)
    b5b2:	681a      	ldr	r2, [r3, #0]
    b5b4:	4b58      	ldr	r3, [pc, #352]	; (b718 <AnalogSideLights+0xbe4>)
    b5b6:	2100      	movs	r1, #0
    b5b8:	1c10      	adds	r0, r2, #0
    b5ba:	4798      	blx	r3
    b5bc:	1e03      	subs	r3, r0, #0
    b5be:	d055      	beq.n	b66c <AnalogSideLights+0xb38>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_max) * gyKalman) % 0x0FFFF;
    b5c0:	4b56      	ldr	r3, [pc, #344]	; (b71c <AnalogSideLights+0xbe8>)
    b5c2:	681a      	ldr	r2, [r3, #0]
    b5c4:	4b4a      	ldr	r3, [pc, #296]	; (b6f0 <AnalogSideLights+0xbbc>)
    b5c6:	1c10      	adds	r0, r2, #0
    b5c8:	4798      	blx	r3
    b5ca:	0002      	movs	r2, r0
    b5cc:	000b      	movs	r3, r1
    b5ce:	4c49      	ldr	r4, [pc, #292]	; (b6f4 <AnalogSideLights+0xbc0>)
    b5d0:	2000      	movs	r0, #0
    b5d2:	4949      	ldr	r1, [pc, #292]	; (b6f8 <AnalogSideLights+0xbc4>)
    b5d4:	47a0      	blx	r4
    b5d6:	0003      	movs	r3, r0
    b5d8:	000c      	movs	r4, r1
    b5da:	001d      	movs	r5, r3
    b5dc:	0026      	movs	r6, r4
    b5de:	4b41      	ldr	r3, [pc, #260]	; (b6e4 <AnalogSideLights+0xbb0>)
    b5e0:	681a      	ldr	r2, [r3, #0]
    b5e2:	4b43      	ldr	r3, [pc, #268]	; (b6f0 <AnalogSideLights+0xbbc>)
    b5e4:	1c10      	adds	r0, r2, #0
    b5e6:	4798      	blx	r3
    b5e8:	0002      	movs	r2, r0
    b5ea:	000b      	movs	r3, r1
    b5ec:	4c43      	ldr	r4, [pc, #268]	; (b6fc <AnalogSideLights+0xbc8>)
    b5ee:	0028      	movs	r0, r5
    b5f0:	0031      	movs	r1, r6
    b5f2:	47a0      	blx	r4
    b5f4:	0003      	movs	r3, r0
    b5f6:	000c      	movs	r4, r1
    b5f8:	0019      	movs	r1, r3
    b5fa:	0022      	movs	r2, r4
    b5fc:	4b40      	ldr	r3, [pc, #256]	; (b700 <AnalogSideLights+0xbcc>)
    b5fe:	0008      	movs	r0, r1
    b600:	0011      	movs	r1, r2
    b602:	4798      	blx	r3
    b604:	0002      	movs	r2, r0
    b606:	4b3f      	ldr	r3, [pc, #252]	; (b704 <AnalogSideLights+0xbd0>)
    b608:	493f      	ldr	r1, [pc, #252]	; (b708 <AnalogSideLights+0xbd4>)
    b60a:	0010      	movs	r0, r2
    b60c:	4798      	blx	r3
    b60e:	000b      	movs	r3, r1
    b610:	001a      	movs	r2, r3
    b612:	4b3e      	ldr	r3, [pc, #248]	; (b70c <AnalogSideLights+0xbd8>)
    b614:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_max) * gyKalman) / 0x0FFFF;
    b616:	4b41      	ldr	r3, [pc, #260]	; (b71c <AnalogSideLights+0xbe8>)
    b618:	681a      	ldr	r2, [r3, #0]
    b61a:	4b35      	ldr	r3, [pc, #212]	; (b6f0 <AnalogSideLights+0xbbc>)
    b61c:	1c10      	adds	r0, r2, #0
    b61e:	4798      	blx	r3
    b620:	0002      	movs	r2, r0
    b622:	000b      	movs	r3, r1
    b624:	4c33      	ldr	r4, [pc, #204]	; (b6f4 <AnalogSideLights+0xbc0>)
    b626:	2000      	movs	r0, #0
    b628:	4933      	ldr	r1, [pc, #204]	; (b6f8 <AnalogSideLights+0xbc4>)
    b62a:	47a0      	blx	r4
    b62c:	0003      	movs	r3, r0
    b62e:	000c      	movs	r4, r1
    b630:	001d      	movs	r5, r3
    b632:	0026      	movs	r6, r4
    b634:	4b2b      	ldr	r3, [pc, #172]	; (b6e4 <AnalogSideLights+0xbb0>)
    b636:	681a      	ldr	r2, [r3, #0]
    b638:	4b2d      	ldr	r3, [pc, #180]	; (b6f0 <AnalogSideLights+0xbbc>)
    b63a:	1c10      	adds	r0, r2, #0
    b63c:	4798      	blx	r3
    b63e:	0002      	movs	r2, r0
    b640:	000b      	movs	r3, r1
    b642:	4c2e      	ldr	r4, [pc, #184]	; (b6fc <AnalogSideLights+0xbc8>)
    b644:	0028      	movs	r0, r5
    b646:	0031      	movs	r1, r6
    b648:	47a0      	blx	r4
    b64a:	0003      	movs	r3, r0
    b64c:	000c      	movs	r4, r1
    b64e:	0019      	movs	r1, r3
    b650:	0022      	movs	r2, r4
    b652:	4b2b      	ldr	r3, [pc, #172]	; (b700 <AnalogSideLights+0xbcc>)
    b654:	0008      	movs	r0, r1
    b656:	0011      	movs	r1, r2
    b658:	4798      	blx	r3
    b65a:	0002      	movs	r2, r0
    b65c:	4b2c      	ldr	r3, [pc, #176]	; (b710 <AnalogSideLights+0xbdc>)
    b65e:	492a      	ldr	r1, [pc, #168]	; (b708 <AnalogSideLights+0xbd4>)
    b660:	0010      	movs	r0, r2
    b662:	4798      	blx	r3
    b664:	0003      	movs	r3, r0
    b666:	b2da      	uxtb	r2, r3
    b668:	4b2a      	ldr	r3, [pc, #168]	; (b714 <AnalogSideLights+0xbe0>)
    b66a:	701a      	strb	r2, [r3, #0]
			}
			
			upColor = cycle_index * output_brightness;
    b66c:	4b27      	ldr	r3, [pc, #156]	; (b70c <AnalogSideLights+0xbd8>)
    b66e:	681a      	ldr	r2, [r3, #0]
    b670:	4b2b      	ldr	r3, [pc, #172]	; (b720 <AnalogSideLights+0xbec>)
    b672:	0010      	movs	r0, r2
    b674:	4798      	blx	r3
    b676:	4b2b      	ldr	r3, [pc, #172]	; (b724 <AnalogSideLights+0xbf0>)
    b678:	681a      	ldr	r2, [r3, #0]
    b67a:	4b2b      	ldr	r3, [pc, #172]	; (b728 <AnalogSideLights+0xbf4>)
    b67c:	1c11      	adds	r1, r2, #0
    b67e:	4798      	blx	r3
    b680:	1c03      	adds	r3, r0, #0
    b682:	1c1a      	adds	r2, r3, #0
    b684:	4b29      	ldr	r3, [pc, #164]	; (b72c <AnalogSideLights+0xbf8>)
    b686:	1c10      	adds	r0, r2, #0
    b688:	4798      	blx	r3
    b68a:	0003      	movs	r3, r0
    b68c:	b29a      	uxth	r2, r3
    b68e:	4b28      	ldr	r3, [pc, #160]	; (b730 <AnalogSideLights+0xbfc>)
    b690:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    b692:	4b1e      	ldr	r3, [pc, #120]	; (b70c <AnalogSideLights+0xbd8>)
    b694:	681b      	ldr	r3, [r3, #0]
    b696:	4a1c      	ldr	r2, [pc, #112]	; (b708 <AnalogSideLights+0xbd4>)
    b698:	1ad2      	subs	r2, r2, r3
    b69a:	4b21      	ldr	r3, [pc, #132]	; (b720 <AnalogSideLights+0xbec>)
    b69c:	0010      	movs	r0, r2
    b69e:	4798      	blx	r3
    b6a0:	4b20      	ldr	r3, [pc, #128]	; (b724 <AnalogSideLights+0xbf0>)
    b6a2:	681a      	ldr	r2, [r3, #0]
    b6a4:	4b20      	ldr	r3, [pc, #128]	; (b728 <AnalogSideLights+0xbf4>)
    b6a6:	1c11      	adds	r1, r2, #0
    b6a8:	4798      	blx	r3
    b6aa:	1c03      	adds	r3, r0, #0
    b6ac:	1c1a      	adds	r2, r3, #0
    b6ae:	4b1f      	ldr	r3, [pc, #124]	; (b72c <AnalogSideLights+0xbf8>)
    b6b0:	1c10      	adds	r0, r2, #0
    b6b2:	4798      	blx	r3
    b6b4:	0003      	movs	r3, r0
    b6b6:	b29a      	uxth	r2, r3
    b6b8:	4b1e      	ldr	r3, [pc, #120]	; (b734 <AnalogSideLights+0xc00>)
    b6ba:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    b6bc:	4b1c      	ldr	r3, [pc, #112]	; (b730 <AnalogSideLights+0xbfc>)
    b6be:	8819      	ldrh	r1, [r3, #0]
    b6c0:	4b1c      	ldr	r3, [pc, #112]	; (b734 <AnalogSideLights+0xc00>)
    b6c2:	881a      	ldrh	r2, [r3, #0]
    b6c4:	4b13      	ldr	r3, [pc, #76]	; (b714 <AnalogSideLights+0xbe0>)
    b6c6:	781b      	ldrb	r3, [r3, #0]
    b6c8:	4d1b      	ldr	r5, [pc, #108]	; (b738 <AnalogSideLights+0xc04>)
    b6ca:	0038      	movs	r0, r7
    b6cc:	4c1b      	ldr	r4, [pc, #108]	; (b73c <AnalogSideLights+0xc08>)
    b6ce:	47a0      	blx	r4
    b6d0:	003b      	movs	r3, r7
    b6d2:	0028      	movs	r0, r5
    b6d4:	0019      	movs	r1, r3
    b6d6:	230c      	movs	r3, #12
    b6d8:	001a      	movs	r2, r3
    b6da:	4b19      	ldr	r3, [pc, #100]	; (b740 <AnalogSideLights+0xc0c>)
    b6dc:	4798      	blx	r3
			break;
    b6de:	f000 fd43 	bl	c168 <AnalogSideLights+0x1634>
    b6e2:	46c0      	nop			; (mov r8, r8)
    b6e4:	2000037c 	.word	0x2000037c
    b6e8:	00019d51 	.word	0x00019d51
    b6ec:	2000002c 	.word	0x2000002c
    b6f0:	0001c759 	.word	0x0001c759
    b6f4:	0001b269 	.word	0x0001b269
    b6f8:	4107ffe8 	.word	0x4107ffe8
    b6fc:	0001bad1 	.word	0x0001bad1
    b700:	0001c5fd 	.word	0x0001c5fd
    b704:	00019ca5 	.word	0x00019ca5
    b708:	0000ffff 	.word	0x0000ffff
    b70c:	200003b4 	.word	0x200003b4
    b710:	00019ad9 	.word	0x00019ad9
    b714:	200003b2 	.word	0x200003b2
    b718:	00019d8d 	.word	0x00019d8d
    b71c:	20000030 	.word	0x20000030
    b720:	0001abbd 	.word	0x0001abbd
    b724:	2000046c 	.word	0x2000046c
    b728:	0001a565 	.word	0x0001a565
    b72c:	00019df5 	.word	0x00019df5
    b730:	200003b8 	.word	0x200003b8
    b734:	200003ba 	.word	0x200003ba
    b738:	20000394 	.word	0x20000394
    b73c:	0000a5d1 	.word	0x0000a5d1
    b740:	0001c9a1 	.word	0x0001c9a1
		}
		case COLOR_PITCH_RATE:
		{
			if(gxKalman < 0)
    b744:	4bf6      	ldr	r3, [pc, #984]	; (bb20 <AnalogSideLights+0xfec>)
    b746:	681a      	ldr	r2, [r3, #0]
    b748:	4bf6      	ldr	r3, [pc, #984]	; (bb24 <AnalogSideLights+0xff0>)
    b74a:	2100      	movs	r1, #0
    b74c:	1c10      	adds	r0, r2, #0
    b74e:	4798      	blx	r3
    b750:	1e03      	subs	r3, r0, #0
    b752:	d02a      	beq.n	b7aa <AnalogSideLights+0xc76>
			cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_min) * gxKalman) % 0x0FFFF;
    b754:	4bf4      	ldr	r3, [pc, #976]	; (bb28 <AnalogSideLights+0xff4>)
    b756:	681a      	ldr	r2, [r3, #0]
    b758:	4bf4      	ldr	r3, [pc, #976]	; (bb2c <AnalogSideLights+0xff8>)
    b75a:	1c10      	adds	r0, r2, #0
    b75c:	4798      	blx	r3
    b75e:	0002      	movs	r2, r0
    b760:	000b      	movs	r3, r1
    b762:	4cf3      	ldr	r4, [pc, #972]	; (bb30 <AnalogSideLights+0xffc>)
    b764:	2000      	movs	r0, #0
    b766:	49f3      	ldr	r1, [pc, #972]	; (bb34 <AnalogSideLights+0x1000>)
    b768:	47a0      	blx	r4
    b76a:	0003      	movs	r3, r0
    b76c:	000c      	movs	r4, r1
    b76e:	001d      	movs	r5, r3
    b770:	0026      	movs	r6, r4
    b772:	4beb      	ldr	r3, [pc, #940]	; (bb20 <AnalogSideLights+0xfec>)
    b774:	681a      	ldr	r2, [r3, #0]
    b776:	4bed      	ldr	r3, [pc, #948]	; (bb2c <AnalogSideLights+0xff8>)
    b778:	1c10      	adds	r0, r2, #0
    b77a:	4798      	blx	r3
    b77c:	0002      	movs	r2, r0
    b77e:	000b      	movs	r3, r1
    b780:	4ced      	ldr	r4, [pc, #948]	; (bb38 <AnalogSideLights+0x1004>)
    b782:	0028      	movs	r0, r5
    b784:	0031      	movs	r1, r6
    b786:	47a0      	blx	r4
    b788:	0003      	movs	r3, r0
    b78a:	000c      	movs	r4, r1
    b78c:	0019      	movs	r1, r3
    b78e:	0022      	movs	r2, r4
    b790:	4bea      	ldr	r3, [pc, #936]	; (bb3c <AnalogSideLights+0x1008>)
    b792:	0008      	movs	r0, r1
    b794:	0011      	movs	r1, r2
    b796:	4798      	blx	r3
    b798:	0002      	movs	r2, r0
    b79a:	4be9      	ldr	r3, [pc, #932]	; (bb40 <AnalogSideLights+0x100c>)
    b79c:	49e9      	ldr	r1, [pc, #932]	; (bb44 <AnalogSideLights+0x1010>)
    b79e:	0010      	movs	r0, r2
    b7a0:	4798      	blx	r3
    b7a2:	000b      	movs	r3, r1
    b7a4:	001a      	movs	r2, r3
    b7a6:	4be8      	ldr	r3, [pc, #928]	; (bb48 <AnalogSideLights+0x1014>)
    b7a8:	601a      	str	r2, [r3, #0]
			cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_min) * gxKalman) / 0x0FFFF;
    b7aa:	4bdf      	ldr	r3, [pc, #892]	; (bb28 <AnalogSideLights+0xff4>)
    b7ac:	681a      	ldr	r2, [r3, #0]
    b7ae:	4bdf      	ldr	r3, [pc, #892]	; (bb2c <AnalogSideLights+0xff8>)
    b7b0:	1c10      	adds	r0, r2, #0
    b7b2:	4798      	blx	r3
    b7b4:	0002      	movs	r2, r0
    b7b6:	000b      	movs	r3, r1
    b7b8:	4cdd      	ldr	r4, [pc, #884]	; (bb30 <AnalogSideLights+0xffc>)
    b7ba:	2000      	movs	r0, #0
    b7bc:	49dd      	ldr	r1, [pc, #884]	; (bb34 <AnalogSideLights+0x1000>)
    b7be:	47a0      	blx	r4
    b7c0:	0003      	movs	r3, r0
    b7c2:	000c      	movs	r4, r1
    b7c4:	001d      	movs	r5, r3
    b7c6:	0026      	movs	r6, r4
    b7c8:	4bd5      	ldr	r3, [pc, #852]	; (bb20 <AnalogSideLights+0xfec>)
    b7ca:	681a      	ldr	r2, [r3, #0]
    b7cc:	4bd7      	ldr	r3, [pc, #860]	; (bb2c <AnalogSideLights+0xff8>)
    b7ce:	1c10      	adds	r0, r2, #0
    b7d0:	4798      	blx	r3
    b7d2:	0002      	movs	r2, r0
    b7d4:	000b      	movs	r3, r1
    b7d6:	4cd8      	ldr	r4, [pc, #864]	; (bb38 <AnalogSideLights+0x1004>)
    b7d8:	0028      	movs	r0, r5
    b7da:	0031      	movs	r1, r6
    b7dc:	47a0      	blx	r4
    b7de:	0003      	movs	r3, r0
    b7e0:	000c      	movs	r4, r1
    b7e2:	0019      	movs	r1, r3
    b7e4:	0022      	movs	r2, r4
    b7e6:	4bd5      	ldr	r3, [pc, #852]	; (bb3c <AnalogSideLights+0x1008>)
    b7e8:	0008      	movs	r0, r1
    b7ea:	0011      	movs	r1, r2
    b7ec:	4798      	blx	r3
    b7ee:	0002      	movs	r2, r0
    b7f0:	4bd6      	ldr	r3, [pc, #856]	; (bb4c <AnalogSideLights+0x1018>)
    b7f2:	49d4      	ldr	r1, [pc, #848]	; (bb44 <AnalogSideLights+0x1010>)
    b7f4:	0010      	movs	r0, r2
    b7f6:	4798      	blx	r3
    b7f8:	0003      	movs	r3, r0
    b7fa:	b2da      	uxtb	r2, r3
    b7fc:	4bd4      	ldr	r3, [pc, #848]	; (bb50 <AnalogSideLights+0x101c>)
    b7fe:	701a      	strb	r2, [r3, #0]
			if(gxKalman >= 0){
    b800:	4bc7      	ldr	r3, [pc, #796]	; (bb20 <AnalogSideLights+0xfec>)
    b802:	681a      	ldr	r2, [r3, #0]
    b804:	4bd3      	ldr	r3, [pc, #844]	; (bb54 <AnalogSideLights+0x1020>)
    b806:	2100      	movs	r1, #0
    b808:	1c10      	adds	r0, r2, #0
    b80a:	4798      	blx	r3
    b80c:	1e03      	subs	r3, r0, #0
    b80e:	d055      	beq.n	b8bc <AnalogSideLights+0xd88>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_max) * gxKalman) % 0x0FFFF;
    b810:	4bd1      	ldr	r3, [pc, #836]	; (bb58 <AnalogSideLights+0x1024>)
    b812:	681a      	ldr	r2, [r3, #0]
    b814:	4bc5      	ldr	r3, [pc, #788]	; (bb2c <AnalogSideLights+0xff8>)
    b816:	1c10      	adds	r0, r2, #0
    b818:	4798      	blx	r3
    b81a:	0002      	movs	r2, r0
    b81c:	000b      	movs	r3, r1
    b81e:	4cc4      	ldr	r4, [pc, #784]	; (bb30 <AnalogSideLights+0xffc>)
    b820:	2000      	movs	r0, #0
    b822:	49c4      	ldr	r1, [pc, #784]	; (bb34 <AnalogSideLights+0x1000>)
    b824:	47a0      	blx	r4
    b826:	0003      	movs	r3, r0
    b828:	000c      	movs	r4, r1
    b82a:	001d      	movs	r5, r3
    b82c:	0026      	movs	r6, r4
    b82e:	4bbc      	ldr	r3, [pc, #752]	; (bb20 <AnalogSideLights+0xfec>)
    b830:	681a      	ldr	r2, [r3, #0]
    b832:	4bbe      	ldr	r3, [pc, #760]	; (bb2c <AnalogSideLights+0xff8>)
    b834:	1c10      	adds	r0, r2, #0
    b836:	4798      	blx	r3
    b838:	0002      	movs	r2, r0
    b83a:	000b      	movs	r3, r1
    b83c:	4cbe      	ldr	r4, [pc, #760]	; (bb38 <AnalogSideLights+0x1004>)
    b83e:	0028      	movs	r0, r5
    b840:	0031      	movs	r1, r6
    b842:	47a0      	blx	r4
    b844:	0003      	movs	r3, r0
    b846:	000c      	movs	r4, r1
    b848:	0019      	movs	r1, r3
    b84a:	0022      	movs	r2, r4
    b84c:	4bbb      	ldr	r3, [pc, #748]	; (bb3c <AnalogSideLights+0x1008>)
    b84e:	0008      	movs	r0, r1
    b850:	0011      	movs	r1, r2
    b852:	4798      	blx	r3
    b854:	0002      	movs	r2, r0
    b856:	4bba      	ldr	r3, [pc, #744]	; (bb40 <AnalogSideLights+0x100c>)
    b858:	49ba      	ldr	r1, [pc, #744]	; (bb44 <AnalogSideLights+0x1010>)
    b85a:	0010      	movs	r0, r2
    b85c:	4798      	blx	r3
    b85e:	000b      	movs	r3, r1
    b860:	001a      	movs	r2, r3
    b862:	4bb9      	ldr	r3, [pc, #740]	; (bb48 <AnalogSideLights+0x1014>)
    b864:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_max) * gxKalman) / 0x0FFFF;
    b866:	4bbc      	ldr	r3, [pc, #752]	; (bb58 <AnalogSideLights+0x1024>)
    b868:	681a      	ldr	r2, [r3, #0]
    b86a:	4bb0      	ldr	r3, [pc, #704]	; (bb2c <AnalogSideLights+0xff8>)
    b86c:	1c10      	adds	r0, r2, #0
    b86e:	4798      	blx	r3
    b870:	0002      	movs	r2, r0
    b872:	000b      	movs	r3, r1
    b874:	4cae      	ldr	r4, [pc, #696]	; (bb30 <AnalogSideLights+0xffc>)
    b876:	2000      	movs	r0, #0
    b878:	49ae      	ldr	r1, [pc, #696]	; (bb34 <AnalogSideLights+0x1000>)
    b87a:	47a0      	blx	r4
    b87c:	0003      	movs	r3, r0
    b87e:	000c      	movs	r4, r1
    b880:	001d      	movs	r5, r3
    b882:	0026      	movs	r6, r4
    b884:	4ba6      	ldr	r3, [pc, #664]	; (bb20 <AnalogSideLights+0xfec>)
    b886:	681a      	ldr	r2, [r3, #0]
    b888:	4ba8      	ldr	r3, [pc, #672]	; (bb2c <AnalogSideLights+0xff8>)
    b88a:	1c10      	adds	r0, r2, #0
    b88c:	4798      	blx	r3
    b88e:	0002      	movs	r2, r0
    b890:	000b      	movs	r3, r1
    b892:	4ca9      	ldr	r4, [pc, #676]	; (bb38 <AnalogSideLights+0x1004>)
    b894:	0028      	movs	r0, r5
    b896:	0031      	movs	r1, r6
    b898:	47a0      	blx	r4
    b89a:	0003      	movs	r3, r0
    b89c:	000c      	movs	r4, r1
    b89e:	0019      	movs	r1, r3
    b8a0:	0022      	movs	r2, r4
    b8a2:	4ba6      	ldr	r3, [pc, #664]	; (bb3c <AnalogSideLights+0x1008>)
    b8a4:	0008      	movs	r0, r1
    b8a6:	0011      	movs	r1, r2
    b8a8:	4798      	blx	r3
    b8aa:	0002      	movs	r2, r0
    b8ac:	4ba7      	ldr	r3, [pc, #668]	; (bb4c <AnalogSideLights+0x1018>)
    b8ae:	49a5      	ldr	r1, [pc, #660]	; (bb44 <AnalogSideLights+0x1010>)
    b8b0:	0010      	movs	r0, r2
    b8b2:	4798      	blx	r3
    b8b4:	0003      	movs	r3, r0
    b8b6:	b2da      	uxtb	r2, r3
    b8b8:	4ba5      	ldr	r3, [pc, #660]	; (bb50 <AnalogSideLights+0x101c>)
    b8ba:	701a      	strb	r2, [r3, #0]
			}
			
			upColor = cycle_index * output_brightness;
    b8bc:	4ba2      	ldr	r3, [pc, #648]	; (bb48 <AnalogSideLights+0x1014>)
    b8be:	681a      	ldr	r2, [r3, #0]
    b8c0:	4ba6      	ldr	r3, [pc, #664]	; (bb5c <AnalogSideLights+0x1028>)
    b8c2:	0010      	movs	r0, r2
    b8c4:	4798      	blx	r3
    b8c6:	4ba6      	ldr	r3, [pc, #664]	; (bb60 <AnalogSideLights+0x102c>)
    b8c8:	681a      	ldr	r2, [r3, #0]
    b8ca:	4ba6      	ldr	r3, [pc, #664]	; (bb64 <AnalogSideLights+0x1030>)
    b8cc:	1c11      	adds	r1, r2, #0
    b8ce:	4798      	blx	r3
    b8d0:	1c03      	adds	r3, r0, #0
    b8d2:	1c1a      	adds	r2, r3, #0
    b8d4:	4ba4      	ldr	r3, [pc, #656]	; (bb68 <AnalogSideLights+0x1034>)
    b8d6:	1c10      	adds	r0, r2, #0
    b8d8:	4798      	blx	r3
    b8da:	0003      	movs	r3, r0
    b8dc:	b29a      	uxth	r2, r3
    b8de:	4ba3      	ldr	r3, [pc, #652]	; (bb6c <AnalogSideLights+0x1038>)
    b8e0:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    b8e2:	4b99      	ldr	r3, [pc, #612]	; (bb48 <AnalogSideLights+0x1014>)
    b8e4:	681b      	ldr	r3, [r3, #0]
    b8e6:	4a97      	ldr	r2, [pc, #604]	; (bb44 <AnalogSideLights+0x1010>)
    b8e8:	1ad2      	subs	r2, r2, r3
    b8ea:	4b9c      	ldr	r3, [pc, #624]	; (bb5c <AnalogSideLights+0x1028>)
    b8ec:	0010      	movs	r0, r2
    b8ee:	4798      	blx	r3
    b8f0:	4b9b      	ldr	r3, [pc, #620]	; (bb60 <AnalogSideLights+0x102c>)
    b8f2:	681a      	ldr	r2, [r3, #0]
    b8f4:	4b9b      	ldr	r3, [pc, #620]	; (bb64 <AnalogSideLights+0x1030>)
    b8f6:	1c11      	adds	r1, r2, #0
    b8f8:	4798      	blx	r3
    b8fa:	1c03      	adds	r3, r0, #0
    b8fc:	1c1a      	adds	r2, r3, #0
    b8fe:	4b9a      	ldr	r3, [pc, #616]	; (bb68 <AnalogSideLights+0x1034>)
    b900:	1c10      	adds	r0, r2, #0
    b902:	4798      	blx	r3
    b904:	0003      	movs	r3, r0
    b906:	b29a      	uxth	r2, r3
    b908:	4b99      	ldr	r3, [pc, #612]	; (bb70 <AnalogSideLights+0x103c>)
    b90a:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    b90c:	4b97      	ldr	r3, [pc, #604]	; (bb6c <AnalogSideLights+0x1038>)
    b90e:	8819      	ldrh	r1, [r3, #0]
    b910:	4b97      	ldr	r3, [pc, #604]	; (bb70 <AnalogSideLights+0x103c>)
    b912:	881a      	ldrh	r2, [r3, #0]
    b914:	4b8e      	ldr	r3, [pc, #568]	; (bb50 <AnalogSideLights+0x101c>)
    b916:	781b      	ldrb	r3, [r3, #0]
    b918:	4d96      	ldr	r5, [pc, #600]	; (bb74 <AnalogSideLights+0x1040>)
    b91a:	0038      	movs	r0, r7
    b91c:	4c96      	ldr	r4, [pc, #600]	; (bb78 <AnalogSideLights+0x1044>)
    b91e:	47a0      	blx	r4
    b920:	003b      	movs	r3, r7
    b922:	0028      	movs	r0, r5
    b924:	0019      	movs	r1, r3
    b926:	230c      	movs	r3, #12
    b928:	001a      	movs	r2, r3
    b92a:	4b94      	ldr	r3, [pc, #592]	; (bb7c <AnalogSideLights+0x1048>)
    b92c:	4798      	blx	r3
			break;
    b92e:	f000 fc1b 	bl	c168 <AnalogSideLights+0x1634>
		}
		case COLOR_THROTTLE:
		{
			cycle_index = (int)(((((float)0x0FFFF) * 2.0) / 256.0) * (255-remote_y)) % 0x0FFFF;
    b932:	4b93      	ldr	r3, [pc, #588]	; (bb80 <AnalogSideLights+0x104c>)
    b934:	781b      	ldrb	r3, [r3, #0]
    b936:	001a      	movs	r2, r3
    b938:	23ff      	movs	r3, #255	; 0xff
    b93a:	1a9a      	subs	r2, r3, r2
    b93c:	4b91      	ldr	r3, [pc, #580]	; (bb84 <AnalogSideLights+0x1050>)
    b93e:	0010      	movs	r0, r2
    b940:	4798      	blx	r3
    b942:	4c7d      	ldr	r4, [pc, #500]	; (bb38 <AnalogSideLights+0x1004>)
    b944:	2200      	movs	r2, #0
    b946:	4b90      	ldr	r3, [pc, #576]	; (bb88 <AnalogSideLights+0x1054>)
    b948:	47a0      	blx	r4
    b94a:	0003      	movs	r3, r0
    b94c:	000c      	movs	r4, r1
    b94e:	0019      	movs	r1, r3
    b950:	0022      	movs	r2, r4
    b952:	4b7a      	ldr	r3, [pc, #488]	; (bb3c <AnalogSideLights+0x1008>)
    b954:	0008      	movs	r0, r1
    b956:	0011      	movs	r1, r2
    b958:	4798      	blx	r3
    b95a:	0002      	movs	r2, r0
    b95c:	4b78      	ldr	r3, [pc, #480]	; (bb40 <AnalogSideLights+0x100c>)
    b95e:	4979      	ldr	r1, [pc, #484]	; (bb44 <AnalogSideLights+0x1010>)
    b960:	0010      	movs	r0, r2
    b962:	4798      	blx	r3
    b964:	000b      	movs	r3, r1
    b966:	001a      	movs	r2, r3
    b968:	4b77      	ldr	r3, [pc, #476]	; (bb48 <AnalogSideLights+0x1014>)
    b96a:	601a      	str	r2, [r3, #0]
			cycle = (int)(((((float)0x0FFFF) * 2.0) / 256.0) * (255-remote_y)) / 0x0FFFF;
    b96c:	4b84      	ldr	r3, [pc, #528]	; (bb80 <AnalogSideLights+0x104c>)
    b96e:	781b      	ldrb	r3, [r3, #0]
    b970:	001a      	movs	r2, r3
    b972:	23ff      	movs	r3, #255	; 0xff
    b974:	1a9a      	subs	r2, r3, r2
    b976:	4b83      	ldr	r3, [pc, #524]	; (bb84 <AnalogSideLights+0x1050>)
    b978:	0010      	movs	r0, r2
    b97a:	4798      	blx	r3
    b97c:	4c6e      	ldr	r4, [pc, #440]	; (bb38 <AnalogSideLights+0x1004>)
    b97e:	2200      	movs	r2, #0
    b980:	4b81      	ldr	r3, [pc, #516]	; (bb88 <AnalogSideLights+0x1054>)
    b982:	47a0      	blx	r4
    b984:	0003      	movs	r3, r0
    b986:	000c      	movs	r4, r1
    b988:	0019      	movs	r1, r3
    b98a:	0022      	movs	r2, r4
    b98c:	4b6b      	ldr	r3, [pc, #428]	; (bb3c <AnalogSideLights+0x1008>)
    b98e:	0008      	movs	r0, r1
    b990:	0011      	movs	r1, r2
    b992:	4798      	blx	r3
    b994:	0002      	movs	r2, r0
    b996:	4b6d      	ldr	r3, [pc, #436]	; (bb4c <AnalogSideLights+0x1018>)
    b998:	496a      	ldr	r1, [pc, #424]	; (bb44 <AnalogSideLights+0x1010>)
    b99a:	0010      	movs	r0, r2
    b99c:	4798      	blx	r3
    b99e:	0003      	movs	r3, r0
    b9a0:	b2da      	uxtb	r2, r3
    b9a2:	4b6b      	ldr	r3, [pc, #428]	; (bb50 <AnalogSideLights+0x101c>)
    b9a4:	701a      	strb	r2, [r3, #0]
			upColor = cycle_index * output_brightness;
    b9a6:	4b68      	ldr	r3, [pc, #416]	; (bb48 <AnalogSideLights+0x1014>)
    b9a8:	681a      	ldr	r2, [r3, #0]
    b9aa:	4b6c      	ldr	r3, [pc, #432]	; (bb5c <AnalogSideLights+0x1028>)
    b9ac:	0010      	movs	r0, r2
    b9ae:	4798      	blx	r3
    b9b0:	4b6b      	ldr	r3, [pc, #428]	; (bb60 <AnalogSideLights+0x102c>)
    b9b2:	681a      	ldr	r2, [r3, #0]
    b9b4:	4b6b      	ldr	r3, [pc, #428]	; (bb64 <AnalogSideLights+0x1030>)
    b9b6:	1c11      	adds	r1, r2, #0
    b9b8:	4798      	blx	r3
    b9ba:	1c03      	adds	r3, r0, #0
    b9bc:	1c1a      	adds	r2, r3, #0
    b9be:	4b6a      	ldr	r3, [pc, #424]	; (bb68 <AnalogSideLights+0x1034>)
    b9c0:	1c10      	adds	r0, r2, #0
    b9c2:	4798      	blx	r3
    b9c4:	0003      	movs	r3, r0
    b9c6:	b29a      	uxth	r2, r3
    b9c8:	4b68      	ldr	r3, [pc, #416]	; (bb6c <AnalogSideLights+0x1038>)
    b9ca:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    b9cc:	4b5e      	ldr	r3, [pc, #376]	; (bb48 <AnalogSideLights+0x1014>)
    b9ce:	681b      	ldr	r3, [r3, #0]
    b9d0:	4a5c      	ldr	r2, [pc, #368]	; (bb44 <AnalogSideLights+0x1010>)
    b9d2:	1ad2      	subs	r2, r2, r3
    b9d4:	4b61      	ldr	r3, [pc, #388]	; (bb5c <AnalogSideLights+0x1028>)
    b9d6:	0010      	movs	r0, r2
    b9d8:	4798      	blx	r3
    b9da:	4b61      	ldr	r3, [pc, #388]	; (bb60 <AnalogSideLights+0x102c>)
    b9dc:	681a      	ldr	r2, [r3, #0]
    b9de:	4b61      	ldr	r3, [pc, #388]	; (bb64 <AnalogSideLights+0x1030>)
    b9e0:	1c11      	adds	r1, r2, #0
    b9e2:	4798      	blx	r3
    b9e4:	1c03      	adds	r3, r0, #0
    b9e6:	1c1a      	adds	r2, r3, #0
    b9e8:	4b5f      	ldr	r3, [pc, #380]	; (bb68 <AnalogSideLights+0x1034>)
    b9ea:	1c10      	adds	r0, r2, #0
    b9ec:	4798      	blx	r3
    b9ee:	0003      	movs	r3, r0
    b9f0:	b29a      	uxth	r2, r3
    b9f2:	4b5f      	ldr	r3, [pc, #380]	; (bb70 <AnalogSideLights+0x103c>)
    b9f4:	801a      	strh	r2, [r3, #0]

			cycle = cycle+2;
    b9f6:	4b56      	ldr	r3, [pc, #344]	; (bb50 <AnalogSideLights+0x101c>)
    b9f8:	781b      	ldrb	r3, [r3, #0]
    b9fa:	3302      	adds	r3, #2
    b9fc:	b2da      	uxtb	r2, r3
    b9fe:	4b54      	ldr	r3, [pc, #336]	; (bb50 <AnalogSideLights+0x101c>)
    ba00:	701a      	strb	r2, [r3, #0]
			if(cycle > 2)
    ba02:	4b53      	ldr	r3, [pc, #332]	; (bb50 <AnalogSideLights+0x101c>)
    ba04:	781b      	ldrb	r3, [r3, #0]
    ba06:	2b02      	cmp	r3, #2
    ba08:	d905      	bls.n	ba16 <AnalogSideLights+0xee2>
			cycle = cycle - 3;
    ba0a:	4b51      	ldr	r3, [pc, #324]	; (bb50 <AnalogSideLights+0x101c>)
    ba0c:	781b      	ldrb	r3, [r3, #0]
    ba0e:	3b03      	subs	r3, #3
    ba10:	b2da      	uxtb	r2, r3
    ba12:	4b4f      	ldr	r3, [pc, #316]	; (bb50 <AnalogSideLights+0x101c>)
    ba14:	701a      	strb	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    ba16:	4b55      	ldr	r3, [pc, #340]	; (bb6c <AnalogSideLights+0x1038>)
    ba18:	8819      	ldrh	r1, [r3, #0]
    ba1a:	4b55      	ldr	r3, [pc, #340]	; (bb70 <AnalogSideLights+0x103c>)
    ba1c:	881a      	ldrh	r2, [r3, #0]
    ba1e:	4b4c      	ldr	r3, [pc, #304]	; (bb50 <AnalogSideLights+0x101c>)
    ba20:	781b      	ldrb	r3, [r3, #0]
    ba22:	4d54      	ldr	r5, [pc, #336]	; (bb74 <AnalogSideLights+0x1040>)
    ba24:	0038      	movs	r0, r7
    ba26:	4c54      	ldr	r4, [pc, #336]	; (bb78 <AnalogSideLights+0x1044>)
    ba28:	47a0      	blx	r4
    ba2a:	003b      	movs	r3, r7
    ba2c:	0028      	movs	r0, r5
    ba2e:	0019      	movs	r1, r3
    ba30:	230c      	movs	r3, #12
    ba32:	001a      	movs	r2, r3
    ba34:	4b51      	ldr	r3, [pc, #324]	; (bb7c <AnalogSideLights+0x1048>)
    ba36:	4798      	blx	r3

			break;
    ba38:	e396      	b.n	c168 <AnalogSideLights+0x1634>
		}
		case COLOR_RPM:
		{
			if(latest_vesc_vals.rpm != 0){
    ba3a:	4b54      	ldr	r3, [pc, #336]	; (bb8c <AnalogSideLights+0x1058>)
    ba3c:	691b      	ldr	r3, [r3, #16]
    ba3e:	2b00      	cmp	r3, #0
    ba40:	d100      	bne.n	ba44 <AnalogSideLights+0xf10>
    ba42:	e0a9      	b.n	bb98 <AnalogSideLights+0x1064>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / (float)mcconf_limits.max_erpm) * (float)abs(latest_vesc_vals.rpm)) % 0x0FFFF;
    ba44:	4b52      	ldr	r3, [pc, #328]	; (bb90 <AnalogSideLights+0x105c>)
    ba46:	699a      	ldr	r2, [r3, #24]
    ba48:	4b52      	ldr	r3, [pc, #328]	; (bb94 <AnalogSideLights+0x1060>)
    ba4a:	0010      	movs	r0, r2
    ba4c:	4798      	blx	r3
    ba4e:	1c02      	adds	r2, r0, #0
    ba50:	4b36      	ldr	r3, [pc, #216]	; (bb2c <AnalogSideLights+0xff8>)
    ba52:	1c10      	adds	r0, r2, #0
    ba54:	4798      	blx	r3
    ba56:	0002      	movs	r2, r0
    ba58:	000b      	movs	r3, r1
    ba5a:	4c35      	ldr	r4, [pc, #212]	; (bb30 <AnalogSideLights+0xffc>)
    ba5c:	2000      	movs	r0, #0
    ba5e:	4935      	ldr	r1, [pc, #212]	; (bb34 <AnalogSideLights+0x1000>)
    ba60:	47a0      	blx	r4
    ba62:	0003      	movs	r3, r0
    ba64:	000c      	movs	r4, r1
    ba66:	001d      	movs	r5, r3
    ba68:	0026      	movs	r6, r4
    ba6a:	4b48      	ldr	r3, [pc, #288]	; (bb8c <AnalogSideLights+0x1058>)
    ba6c:	691b      	ldr	r3, [r3, #16]
    ba6e:	17d9      	asrs	r1, r3, #31
    ba70:	185a      	adds	r2, r3, r1
    ba72:	404a      	eors	r2, r1
    ba74:	4b47      	ldr	r3, [pc, #284]	; (bb94 <AnalogSideLights+0x1060>)
    ba76:	0010      	movs	r0, r2
    ba78:	4798      	blx	r3
    ba7a:	1c02      	adds	r2, r0, #0
    ba7c:	4b2b      	ldr	r3, [pc, #172]	; (bb2c <AnalogSideLights+0xff8>)
    ba7e:	1c10      	adds	r0, r2, #0
    ba80:	4798      	blx	r3
    ba82:	0002      	movs	r2, r0
    ba84:	000b      	movs	r3, r1
    ba86:	4c2c      	ldr	r4, [pc, #176]	; (bb38 <AnalogSideLights+0x1004>)
    ba88:	0028      	movs	r0, r5
    ba8a:	0031      	movs	r1, r6
    ba8c:	47a0      	blx	r4
    ba8e:	0003      	movs	r3, r0
    ba90:	000c      	movs	r4, r1
    ba92:	0019      	movs	r1, r3
    ba94:	0022      	movs	r2, r4
    ba96:	4b29      	ldr	r3, [pc, #164]	; (bb3c <AnalogSideLights+0x1008>)
    ba98:	0008      	movs	r0, r1
    ba9a:	0011      	movs	r1, r2
    ba9c:	4798      	blx	r3
    ba9e:	0002      	movs	r2, r0
    baa0:	4b27      	ldr	r3, [pc, #156]	; (bb40 <AnalogSideLights+0x100c>)
    baa2:	4928      	ldr	r1, [pc, #160]	; (bb44 <AnalogSideLights+0x1010>)
    baa4:	0010      	movs	r0, r2
    baa6:	4798      	blx	r3
    baa8:	000b      	movs	r3, r1
    baaa:	001a      	movs	r2, r3
    baac:	4b26      	ldr	r3, [pc, #152]	; (bb48 <AnalogSideLights+0x1014>)
    baae:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / (float)mcconf_limits.max_erpm) * (float)abs(latest_vesc_vals.rpm)) / 0x0FFFF;
    bab0:	4b37      	ldr	r3, [pc, #220]	; (bb90 <AnalogSideLights+0x105c>)
    bab2:	699a      	ldr	r2, [r3, #24]
    bab4:	4b37      	ldr	r3, [pc, #220]	; (bb94 <AnalogSideLights+0x1060>)
    bab6:	0010      	movs	r0, r2
    bab8:	4798      	blx	r3
    baba:	1c02      	adds	r2, r0, #0
    babc:	4b1b      	ldr	r3, [pc, #108]	; (bb2c <AnalogSideLights+0xff8>)
    babe:	1c10      	adds	r0, r2, #0
    bac0:	4798      	blx	r3
    bac2:	0002      	movs	r2, r0
    bac4:	000b      	movs	r3, r1
    bac6:	4c1a      	ldr	r4, [pc, #104]	; (bb30 <AnalogSideLights+0xffc>)
    bac8:	2000      	movs	r0, #0
    baca:	491a      	ldr	r1, [pc, #104]	; (bb34 <AnalogSideLights+0x1000>)
    bacc:	47a0      	blx	r4
    bace:	0003      	movs	r3, r0
    bad0:	000c      	movs	r4, r1
    bad2:	001d      	movs	r5, r3
    bad4:	0026      	movs	r6, r4
    bad6:	4b2d      	ldr	r3, [pc, #180]	; (bb8c <AnalogSideLights+0x1058>)
    bad8:	691b      	ldr	r3, [r3, #16]
    bada:	17d9      	asrs	r1, r3, #31
    badc:	185a      	adds	r2, r3, r1
    bade:	404a      	eors	r2, r1
    bae0:	4b2c      	ldr	r3, [pc, #176]	; (bb94 <AnalogSideLights+0x1060>)
    bae2:	0010      	movs	r0, r2
    bae4:	4798      	blx	r3
    bae6:	1c02      	adds	r2, r0, #0
    bae8:	4b10      	ldr	r3, [pc, #64]	; (bb2c <AnalogSideLights+0xff8>)
    baea:	1c10      	adds	r0, r2, #0
    baec:	4798      	blx	r3
    baee:	0002      	movs	r2, r0
    baf0:	000b      	movs	r3, r1
    baf2:	4c11      	ldr	r4, [pc, #68]	; (bb38 <AnalogSideLights+0x1004>)
    baf4:	0028      	movs	r0, r5
    baf6:	0031      	movs	r1, r6
    baf8:	47a0      	blx	r4
    bafa:	0003      	movs	r3, r0
    bafc:	000c      	movs	r4, r1
    bafe:	0019      	movs	r1, r3
    bb00:	0022      	movs	r2, r4
    bb02:	4b0e      	ldr	r3, [pc, #56]	; (bb3c <AnalogSideLights+0x1008>)
    bb04:	0008      	movs	r0, r1
    bb06:	0011      	movs	r1, r2
    bb08:	4798      	blx	r3
    bb0a:	0002      	movs	r2, r0
    bb0c:	4b0f      	ldr	r3, [pc, #60]	; (bb4c <AnalogSideLights+0x1018>)
    bb0e:	490d      	ldr	r1, [pc, #52]	; (bb44 <AnalogSideLights+0x1010>)
    bb10:	0010      	movs	r0, r2
    bb12:	4798      	blx	r3
    bb14:	0003      	movs	r3, r0
    bb16:	b2da      	uxtb	r2, r3
    bb18:	4b0d      	ldr	r3, [pc, #52]	; (bb50 <AnalogSideLights+0x101c>)
    bb1a:	701a      	strb	r2, [r3, #0]
    bb1c:	e042      	b.n	bba4 <AnalogSideLights+0x1070>
    bb1e:	46c0      	nop			; (mov r8, r8)
    bb20:	20000378 	.word	0x20000378
    bb24:	00019d51 	.word	0x00019d51
    bb28:	20000024 	.word	0x20000024
    bb2c:	0001c759 	.word	0x0001c759
    bb30:	0001b269 	.word	0x0001b269
    bb34:	4107ffe8 	.word	0x4107ffe8
    bb38:	0001bad1 	.word	0x0001bad1
    bb3c:	0001c5fd 	.word	0x0001c5fd
    bb40:	00019ca5 	.word	0x00019ca5
    bb44:	0000ffff 	.word	0x0000ffff
    bb48:	200003b4 	.word	0x200003b4
    bb4c:	00019ad9 	.word	0x00019ad9
    bb50:	200003b2 	.word	0x200003b2
    bb54:	00019d8d 	.word	0x00019d8d
    bb58:	20000028 	.word	0x20000028
    bb5c:	0001abbd 	.word	0x0001abbd
    bb60:	2000046c 	.word	0x2000046c
    bb64:	0001a565 	.word	0x0001a565
    bb68:	00019df5 	.word	0x00019df5
    bb6c:	200003b8 	.word	0x200003b8
    bb70:	200003ba 	.word	0x200003ba
    bb74:	20000394 	.word	0x20000394
    bb78:	0000a5d1 	.word	0x0000a5d1
    bb7c:	0001c9a1 	.word	0x0001c9a1
    bb80:	200003d3 	.word	0x200003d3
    bb84:	0001c665 	.word	0x0001c665
    bb88:	407fffe0 	.word	0x407fffe0
    bb8c:	20000e7c 	.word	0x20000e7c
    bb90:	20001ad8 	.word	0x20001ad8
    bb94:	0001ab1d 	.word	0x0001ab1d
			}
			else{
				cycle_index = 0;
    bb98:	4be2      	ldr	r3, [pc, #904]	; (bf24 <AnalogSideLights+0x13f0>)
    bb9a:	2200      	movs	r2, #0
    bb9c:	601a      	str	r2, [r3, #0]
				cycle = 0;
    bb9e:	4be2      	ldr	r3, [pc, #904]	; (bf28 <AnalogSideLights+0x13f4>)
    bba0:	2200      	movs	r2, #0
    bba2:	701a      	strb	r2, [r3, #0]
			}
			upColor = cycle_index * output_brightness;
    bba4:	4bdf      	ldr	r3, [pc, #892]	; (bf24 <AnalogSideLights+0x13f0>)
    bba6:	681a      	ldr	r2, [r3, #0]
    bba8:	4be0      	ldr	r3, [pc, #896]	; (bf2c <AnalogSideLights+0x13f8>)
    bbaa:	0010      	movs	r0, r2
    bbac:	4798      	blx	r3
    bbae:	4be0      	ldr	r3, [pc, #896]	; (bf30 <AnalogSideLights+0x13fc>)
    bbb0:	681a      	ldr	r2, [r3, #0]
    bbb2:	4be0      	ldr	r3, [pc, #896]	; (bf34 <AnalogSideLights+0x1400>)
    bbb4:	1c11      	adds	r1, r2, #0
    bbb6:	4798      	blx	r3
    bbb8:	1c03      	adds	r3, r0, #0
    bbba:	1c1a      	adds	r2, r3, #0
    bbbc:	4bde      	ldr	r3, [pc, #888]	; (bf38 <AnalogSideLights+0x1404>)
    bbbe:	1c10      	adds	r0, r2, #0
    bbc0:	4798      	blx	r3
    bbc2:	0003      	movs	r3, r0
    bbc4:	b29a      	uxth	r2, r3
    bbc6:	4bdd      	ldr	r3, [pc, #884]	; (bf3c <AnalogSideLights+0x1408>)
    bbc8:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    bbca:	4bd6      	ldr	r3, [pc, #856]	; (bf24 <AnalogSideLights+0x13f0>)
    bbcc:	681b      	ldr	r3, [r3, #0]
    bbce:	4adc      	ldr	r2, [pc, #880]	; (bf40 <AnalogSideLights+0x140c>)
    bbd0:	1ad2      	subs	r2, r2, r3
    bbd2:	4bd6      	ldr	r3, [pc, #856]	; (bf2c <AnalogSideLights+0x13f8>)
    bbd4:	0010      	movs	r0, r2
    bbd6:	4798      	blx	r3
    bbd8:	4bd5      	ldr	r3, [pc, #852]	; (bf30 <AnalogSideLights+0x13fc>)
    bbda:	681a      	ldr	r2, [r3, #0]
    bbdc:	4bd5      	ldr	r3, [pc, #852]	; (bf34 <AnalogSideLights+0x1400>)
    bbde:	1c11      	adds	r1, r2, #0
    bbe0:	4798      	blx	r3
    bbe2:	1c03      	adds	r3, r0, #0
    bbe4:	1c1a      	adds	r2, r3, #0
    bbe6:	4bd4      	ldr	r3, [pc, #848]	; (bf38 <AnalogSideLights+0x1404>)
    bbe8:	1c10      	adds	r0, r2, #0
    bbea:	4798      	blx	r3
    bbec:	0003      	movs	r3, r0
    bbee:	b29a      	uxth	r2, r3
    bbf0:	4bd4      	ldr	r3, [pc, #848]	; (bf44 <AnalogSideLights+0x1410>)
    bbf2:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    bbf4:	4bd1      	ldr	r3, [pc, #836]	; (bf3c <AnalogSideLights+0x1408>)
    bbf6:	8819      	ldrh	r1, [r3, #0]
    bbf8:	4bd2      	ldr	r3, [pc, #840]	; (bf44 <AnalogSideLights+0x1410>)
    bbfa:	881a      	ldrh	r2, [r3, #0]
    bbfc:	4bca      	ldr	r3, [pc, #808]	; (bf28 <AnalogSideLights+0x13f4>)
    bbfe:	781b      	ldrb	r3, [r3, #0]
    bc00:	4dd1      	ldr	r5, [pc, #836]	; (bf48 <AnalogSideLights+0x1414>)
    bc02:	0038      	movs	r0, r7
    bc04:	4cd1      	ldr	r4, [pc, #836]	; (bf4c <AnalogSideLights+0x1418>)
    bc06:	47a0      	blx	r4
    bc08:	003b      	movs	r3, r7
    bc0a:	0028      	movs	r0, r5
    bc0c:	0019      	movs	r1, r3
    bc0e:	230c      	movs	r3, #12
    bc10:	001a      	movs	r2, r3
    bc12:	4bcf      	ldr	r3, [pc, #828]	; (bf50 <AnalogSideLights+0x141c>)
    bc14:	4798      	blx	r3
			break;
    bc16:	e2a7      	b.n	c168 <AnalogSideLights+0x1634>
		}
		case COLOR_X_ACCEL:
		{
			if(axKalman < 0){
    bc18:	4bce      	ldr	r3, [pc, #824]	; (bf54 <AnalogSideLights+0x1420>)
    bc1a:	681a      	ldr	r2, [r3, #0]
    bc1c:	4bce      	ldr	r3, [pc, #824]	; (bf58 <AnalogSideLights+0x1424>)
    bc1e:	2100      	movs	r1, #0
    bc20:	1c10      	adds	r0, r2, #0
    bc22:	4798      	blx	r3
    bc24:	1e03      	subs	r3, r0, #0
    bc26:	d040      	beq.n	bcaa <AnalogSideLights+0x1176>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) % 0x0FFFF;
    bc28:	4bca      	ldr	r3, [pc, #808]	; (bf54 <AnalogSideLights+0x1420>)
    bc2a:	681a      	ldr	r2, [r3, #0]
    bc2c:	4bcb      	ldr	r3, [pc, #812]	; (bf5c <AnalogSideLights+0x1428>)
    bc2e:	49cc      	ldr	r1, [pc, #816]	; (bf60 <AnalogSideLights+0x142c>)
    bc30:	1c10      	adds	r0, r2, #0
    bc32:	4798      	blx	r3
    bc34:	1c03      	adds	r3, r0, #0
    bc36:	1c1a      	adds	r2, r3, #0
    bc38:	4bca      	ldr	r3, [pc, #808]	; (bf64 <AnalogSideLights+0x1430>)
    bc3a:	1c10      	adds	r0, r2, #0
    bc3c:	4798      	blx	r3
    bc3e:	4cca      	ldr	r4, [pc, #808]	; (bf68 <AnalogSideLights+0x1434>)
    bc40:	4aca      	ldr	r2, [pc, #808]	; (bf6c <AnalogSideLights+0x1438>)
    bc42:	4bcb      	ldr	r3, [pc, #812]	; (bf70 <AnalogSideLights+0x143c>)
    bc44:	47a0      	blx	r4
    bc46:	0003      	movs	r3, r0
    bc48:	000c      	movs	r4, r1
    bc4a:	0019      	movs	r1, r3
    bc4c:	0022      	movs	r2, r4
    bc4e:	4bc9      	ldr	r3, [pc, #804]	; (bf74 <AnalogSideLights+0x1440>)
    bc50:	0008      	movs	r0, r1
    bc52:	0011      	movs	r1, r2
    bc54:	4798      	blx	r3
    bc56:	0002      	movs	r2, r0
    bc58:	4bc7      	ldr	r3, [pc, #796]	; (bf78 <AnalogSideLights+0x1444>)
    bc5a:	49b9      	ldr	r1, [pc, #740]	; (bf40 <AnalogSideLights+0x140c>)
    bc5c:	0010      	movs	r0, r2
    bc5e:	4798      	blx	r3
    bc60:	000b      	movs	r3, r1
    bc62:	001a      	movs	r2, r3
    bc64:	4baf      	ldr	r3, [pc, #700]	; (bf24 <AnalogSideLights+0x13f0>)
    bc66:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) / 0x0FFFF;
    bc68:	4bba      	ldr	r3, [pc, #744]	; (bf54 <AnalogSideLights+0x1420>)
    bc6a:	681a      	ldr	r2, [r3, #0]
    bc6c:	4bbb      	ldr	r3, [pc, #748]	; (bf5c <AnalogSideLights+0x1428>)
    bc6e:	49bc      	ldr	r1, [pc, #752]	; (bf60 <AnalogSideLights+0x142c>)
    bc70:	1c10      	adds	r0, r2, #0
    bc72:	4798      	blx	r3
    bc74:	1c03      	adds	r3, r0, #0
    bc76:	1c1a      	adds	r2, r3, #0
    bc78:	4bba      	ldr	r3, [pc, #744]	; (bf64 <AnalogSideLights+0x1430>)
    bc7a:	1c10      	adds	r0, r2, #0
    bc7c:	4798      	blx	r3
    bc7e:	4cba      	ldr	r4, [pc, #744]	; (bf68 <AnalogSideLights+0x1434>)
    bc80:	4aba      	ldr	r2, [pc, #744]	; (bf6c <AnalogSideLights+0x1438>)
    bc82:	4bbb      	ldr	r3, [pc, #748]	; (bf70 <AnalogSideLights+0x143c>)
    bc84:	47a0      	blx	r4
    bc86:	0003      	movs	r3, r0
    bc88:	000c      	movs	r4, r1
    bc8a:	0019      	movs	r1, r3
    bc8c:	0022      	movs	r2, r4
    bc8e:	4bb9      	ldr	r3, [pc, #740]	; (bf74 <AnalogSideLights+0x1440>)
    bc90:	0008      	movs	r0, r1
    bc92:	0011      	movs	r1, r2
    bc94:	4798      	blx	r3
    bc96:	0002      	movs	r2, r0
    bc98:	4bb8      	ldr	r3, [pc, #736]	; (bf7c <AnalogSideLights+0x1448>)
    bc9a:	49a9      	ldr	r1, [pc, #676]	; (bf40 <AnalogSideLights+0x140c>)
    bc9c:	0010      	movs	r0, r2
    bc9e:	4798      	blx	r3
    bca0:	0003      	movs	r3, r0
    bca2:	b2da      	uxtb	r2, r3
    bca4:	4ba0      	ldr	r3, [pc, #640]	; (bf28 <AnalogSideLights+0x13f4>)
    bca6:	701a      	strb	r2, [r3, #0]
    bca8:	e03f      	b.n	bd2a <AnalogSideLights+0x11f6>
				} else {
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) % 0x0FFFF;
    bcaa:	4baa      	ldr	r3, [pc, #680]	; (bf54 <AnalogSideLights+0x1420>)
    bcac:	681a      	ldr	r2, [r3, #0]
    bcae:	4bab      	ldr	r3, [pc, #684]	; (bf5c <AnalogSideLights+0x1428>)
    bcb0:	49ab      	ldr	r1, [pc, #684]	; (bf60 <AnalogSideLights+0x142c>)
    bcb2:	1c10      	adds	r0, r2, #0
    bcb4:	4798      	blx	r3
    bcb6:	1c03      	adds	r3, r0, #0
    bcb8:	1c1a      	adds	r2, r3, #0
    bcba:	4baa      	ldr	r3, [pc, #680]	; (bf64 <AnalogSideLights+0x1430>)
    bcbc:	1c10      	adds	r0, r2, #0
    bcbe:	4798      	blx	r3
    bcc0:	4ca9      	ldr	r4, [pc, #676]	; (bf68 <AnalogSideLights+0x1434>)
    bcc2:	4aaa      	ldr	r2, [pc, #680]	; (bf6c <AnalogSideLights+0x1438>)
    bcc4:	4baa      	ldr	r3, [pc, #680]	; (bf70 <AnalogSideLights+0x143c>)
    bcc6:	47a0      	blx	r4
    bcc8:	0003      	movs	r3, r0
    bcca:	000c      	movs	r4, r1
    bccc:	0019      	movs	r1, r3
    bcce:	0022      	movs	r2, r4
    bcd0:	4ba8      	ldr	r3, [pc, #672]	; (bf74 <AnalogSideLights+0x1440>)
    bcd2:	0008      	movs	r0, r1
    bcd4:	0011      	movs	r1, r2
    bcd6:	4798      	blx	r3
    bcd8:	0002      	movs	r2, r0
    bcda:	4ba7      	ldr	r3, [pc, #668]	; (bf78 <AnalogSideLights+0x1444>)
    bcdc:	4998      	ldr	r1, [pc, #608]	; (bf40 <AnalogSideLights+0x140c>)
    bcde:	0010      	movs	r0, r2
    bce0:	4798      	blx	r3
    bce2:	000b      	movs	r3, r1
    bce4:	001a      	movs	r2, r3
    bce6:	4b8f      	ldr	r3, [pc, #572]	; (bf24 <AnalogSideLights+0x13f0>)
    bce8:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) / 0x0FFFF;
    bcea:	4b9a      	ldr	r3, [pc, #616]	; (bf54 <AnalogSideLights+0x1420>)
    bcec:	681a      	ldr	r2, [r3, #0]
    bcee:	4b9b      	ldr	r3, [pc, #620]	; (bf5c <AnalogSideLights+0x1428>)
    bcf0:	499b      	ldr	r1, [pc, #620]	; (bf60 <AnalogSideLights+0x142c>)
    bcf2:	1c10      	adds	r0, r2, #0
    bcf4:	4798      	blx	r3
    bcf6:	1c03      	adds	r3, r0, #0
    bcf8:	1c1a      	adds	r2, r3, #0
    bcfa:	4b9a      	ldr	r3, [pc, #616]	; (bf64 <AnalogSideLights+0x1430>)
    bcfc:	1c10      	adds	r0, r2, #0
    bcfe:	4798      	blx	r3
    bd00:	4c99      	ldr	r4, [pc, #612]	; (bf68 <AnalogSideLights+0x1434>)
    bd02:	4a9a      	ldr	r2, [pc, #616]	; (bf6c <AnalogSideLights+0x1438>)
    bd04:	4b9a      	ldr	r3, [pc, #616]	; (bf70 <AnalogSideLights+0x143c>)
    bd06:	47a0      	blx	r4
    bd08:	0003      	movs	r3, r0
    bd0a:	000c      	movs	r4, r1
    bd0c:	0019      	movs	r1, r3
    bd0e:	0022      	movs	r2, r4
    bd10:	4b98      	ldr	r3, [pc, #608]	; (bf74 <AnalogSideLights+0x1440>)
    bd12:	0008      	movs	r0, r1
    bd14:	0011      	movs	r1, r2
    bd16:	4798      	blx	r3
    bd18:	0002      	movs	r2, r0
    bd1a:	4b98      	ldr	r3, [pc, #608]	; (bf7c <AnalogSideLights+0x1448>)
    bd1c:	4988      	ldr	r1, [pc, #544]	; (bf40 <AnalogSideLights+0x140c>)
    bd1e:	0010      	movs	r0, r2
    bd20:	4798      	blx	r3
    bd22:	0003      	movs	r3, r0
    bd24:	b2da      	uxtb	r2, r3
    bd26:	4b80      	ldr	r3, [pc, #512]	; (bf28 <AnalogSideLights+0x13f4>)
    bd28:	701a      	strb	r2, [r3, #0]
			}

			upColor = cycle_index * output_brightness;
    bd2a:	4b7e      	ldr	r3, [pc, #504]	; (bf24 <AnalogSideLights+0x13f0>)
    bd2c:	681a      	ldr	r2, [r3, #0]
    bd2e:	4b7f      	ldr	r3, [pc, #508]	; (bf2c <AnalogSideLights+0x13f8>)
    bd30:	0010      	movs	r0, r2
    bd32:	4798      	blx	r3
    bd34:	4b7e      	ldr	r3, [pc, #504]	; (bf30 <AnalogSideLights+0x13fc>)
    bd36:	681a      	ldr	r2, [r3, #0]
    bd38:	4b7e      	ldr	r3, [pc, #504]	; (bf34 <AnalogSideLights+0x1400>)
    bd3a:	1c11      	adds	r1, r2, #0
    bd3c:	4798      	blx	r3
    bd3e:	1c03      	adds	r3, r0, #0
    bd40:	1c1a      	adds	r2, r3, #0
    bd42:	4b7d      	ldr	r3, [pc, #500]	; (bf38 <AnalogSideLights+0x1404>)
    bd44:	1c10      	adds	r0, r2, #0
    bd46:	4798      	blx	r3
    bd48:	0003      	movs	r3, r0
    bd4a:	b29a      	uxth	r2, r3
    bd4c:	4b7b      	ldr	r3, [pc, #492]	; (bf3c <AnalogSideLights+0x1408>)
    bd4e:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    bd50:	4b74      	ldr	r3, [pc, #464]	; (bf24 <AnalogSideLights+0x13f0>)
    bd52:	681b      	ldr	r3, [r3, #0]
    bd54:	4a7a      	ldr	r2, [pc, #488]	; (bf40 <AnalogSideLights+0x140c>)
    bd56:	1ad2      	subs	r2, r2, r3
    bd58:	4b74      	ldr	r3, [pc, #464]	; (bf2c <AnalogSideLights+0x13f8>)
    bd5a:	0010      	movs	r0, r2
    bd5c:	4798      	blx	r3
    bd5e:	4b74      	ldr	r3, [pc, #464]	; (bf30 <AnalogSideLights+0x13fc>)
    bd60:	681a      	ldr	r2, [r3, #0]
    bd62:	4b74      	ldr	r3, [pc, #464]	; (bf34 <AnalogSideLights+0x1400>)
    bd64:	1c11      	adds	r1, r2, #0
    bd66:	4798      	blx	r3
    bd68:	1c03      	adds	r3, r0, #0
    bd6a:	1c1a      	adds	r2, r3, #0
    bd6c:	4b72      	ldr	r3, [pc, #456]	; (bf38 <AnalogSideLights+0x1404>)
    bd6e:	1c10      	adds	r0, r2, #0
    bd70:	4798      	blx	r3
    bd72:	0003      	movs	r3, r0
    bd74:	b29a      	uxth	r2, r3
    bd76:	4b73      	ldr	r3, [pc, #460]	; (bf44 <AnalogSideLights+0x1410>)
    bd78:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    bd7a:	4b70      	ldr	r3, [pc, #448]	; (bf3c <AnalogSideLights+0x1408>)
    bd7c:	8819      	ldrh	r1, [r3, #0]
    bd7e:	4b71      	ldr	r3, [pc, #452]	; (bf44 <AnalogSideLights+0x1410>)
    bd80:	881a      	ldrh	r2, [r3, #0]
    bd82:	4b69      	ldr	r3, [pc, #420]	; (bf28 <AnalogSideLights+0x13f4>)
    bd84:	781b      	ldrb	r3, [r3, #0]
    bd86:	4d70      	ldr	r5, [pc, #448]	; (bf48 <AnalogSideLights+0x1414>)
    bd88:	0038      	movs	r0, r7
    bd8a:	4c70      	ldr	r4, [pc, #448]	; (bf4c <AnalogSideLights+0x1418>)
    bd8c:	47a0      	blx	r4
    bd8e:	003b      	movs	r3, r7
    bd90:	0028      	movs	r0, r5
    bd92:	0019      	movs	r1, r3
    bd94:	230c      	movs	r3, #12
    bd96:	001a      	movs	r2, r3
    bd98:	4b6d      	ldr	r3, [pc, #436]	; (bf50 <AnalogSideLights+0x141c>)
    bd9a:	4798      	blx	r3
			break;
    bd9c:	e1e4      	b.n	c168 <AnalogSideLights+0x1634>
		}
		case COLOR_Y_ACCEL:
		{
			if(ayKalman < 0){
    bd9e:	4b78      	ldr	r3, [pc, #480]	; (bf80 <AnalogSideLights+0x144c>)
    bda0:	681a      	ldr	r2, [r3, #0]
    bda2:	4b6d      	ldr	r3, [pc, #436]	; (bf58 <AnalogSideLights+0x1424>)
    bda4:	2100      	movs	r1, #0
    bda6:	1c10      	adds	r0, r2, #0
    bda8:	4798      	blx	r3
    bdaa:	1e03      	subs	r3, r0, #0
    bdac:	d040      	beq.n	be30 <AnalogSideLights+0x12fc>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) % 0x0FFFF;
    bdae:	4b74      	ldr	r3, [pc, #464]	; (bf80 <AnalogSideLights+0x144c>)
    bdb0:	681a      	ldr	r2, [r3, #0]
    bdb2:	4b6a      	ldr	r3, [pc, #424]	; (bf5c <AnalogSideLights+0x1428>)
    bdb4:	496a      	ldr	r1, [pc, #424]	; (bf60 <AnalogSideLights+0x142c>)
    bdb6:	1c10      	adds	r0, r2, #0
    bdb8:	4798      	blx	r3
    bdba:	1c03      	adds	r3, r0, #0
    bdbc:	1c1a      	adds	r2, r3, #0
    bdbe:	4b69      	ldr	r3, [pc, #420]	; (bf64 <AnalogSideLights+0x1430>)
    bdc0:	1c10      	adds	r0, r2, #0
    bdc2:	4798      	blx	r3
    bdc4:	4c68      	ldr	r4, [pc, #416]	; (bf68 <AnalogSideLights+0x1434>)
    bdc6:	4a69      	ldr	r2, [pc, #420]	; (bf6c <AnalogSideLights+0x1438>)
    bdc8:	4b69      	ldr	r3, [pc, #420]	; (bf70 <AnalogSideLights+0x143c>)
    bdca:	47a0      	blx	r4
    bdcc:	0003      	movs	r3, r0
    bdce:	000c      	movs	r4, r1
    bdd0:	0019      	movs	r1, r3
    bdd2:	0022      	movs	r2, r4
    bdd4:	4b67      	ldr	r3, [pc, #412]	; (bf74 <AnalogSideLights+0x1440>)
    bdd6:	0008      	movs	r0, r1
    bdd8:	0011      	movs	r1, r2
    bdda:	4798      	blx	r3
    bddc:	0002      	movs	r2, r0
    bdde:	4b66      	ldr	r3, [pc, #408]	; (bf78 <AnalogSideLights+0x1444>)
    bde0:	4957      	ldr	r1, [pc, #348]	; (bf40 <AnalogSideLights+0x140c>)
    bde2:	0010      	movs	r0, r2
    bde4:	4798      	blx	r3
    bde6:	000b      	movs	r3, r1
    bde8:	001a      	movs	r2, r3
    bdea:	4b4e      	ldr	r3, [pc, #312]	; (bf24 <AnalogSideLights+0x13f0>)
    bdec:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) / 0x0FFFF;
    bdee:	4b64      	ldr	r3, [pc, #400]	; (bf80 <AnalogSideLights+0x144c>)
    bdf0:	681a      	ldr	r2, [r3, #0]
    bdf2:	4b5a      	ldr	r3, [pc, #360]	; (bf5c <AnalogSideLights+0x1428>)
    bdf4:	495a      	ldr	r1, [pc, #360]	; (bf60 <AnalogSideLights+0x142c>)
    bdf6:	1c10      	adds	r0, r2, #0
    bdf8:	4798      	blx	r3
    bdfa:	1c03      	adds	r3, r0, #0
    bdfc:	1c1a      	adds	r2, r3, #0
    bdfe:	4b59      	ldr	r3, [pc, #356]	; (bf64 <AnalogSideLights+0x1430>)
    be00:	1c10      	adds	r0, r2, #0
    be02:	4798      	blx	r3
    be04:	4c58      	ldr	r4, [pc, #352]	; (bf68 <AnalogSideLights+0x1434>)
    be06:	4a59      	ldr	r2, [pc, #356]	; (bf6c <AnalogSideLights+0x1438>)
    be08:	4b59      	ldr	r3, [pc, #356]	; (bf70 <AnalogSideLights+0x143c>)
    be0a:	47a0      	blx	r4
    be0c:	0003      	movs	r3, r0
    be0e:	000c      	movs	r4, r1
    be10:	0019      	movs	r1, r3
    be12:	0022      	movs	r2, r4
    be14:	4b57      	ldr	r3, [pc, #348]	; (bf74 <AnalogSideLights+0x1440>)
    be16:	0008      	movs	r0, r1
    be18:	0011      	movs	r1, r2
    be1a:	4798      	blx	r3
    be1c:	0002      	movs	r2, r0
    be1e:	4b57      	ldr	r3, [pc, #348]	; (bf7c <AnalogSideLights+0x1448>)
    be20:	4947      	ldr	r1, [pc, #284]	; (bf40 <AnalogSideLights+0x140c>)
    be22:	0010      	movs	r0, r2
    be24:	4798      	blx	r3
    be26:	0003      	movs	r3, r0
    be28:	b2da      	uxtb	r2, r3
    be2a:	4b3f      	ldr	r3, [pc, #252]	; (bf28 <AnalogSideLights+0x13f4>)
    be2c:	701a      	strb	r2, [r3, #0]
    be2e:	e03f      	b.n	beb0 <AnalogSideLights+0x137c>
				} else {
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) % 0x0FFFF;
    be30:	4b53      	ldr	r3, [pc, #332]	; (bf80 <AnalogSideLights+0x144c>)
    be32:	681a      	ldr	r2, [r3, #0]
    be34:	4b49      	ldr	r3, [pc, #292]	; (bf5c <AnalogSideLights+0x1428>)
    be36:	494a      	ldr	r1, [pc, #296]	; (bf60 <AnalogSideLights+0x142c>)
    be38:	1c10      	adds	r0, r2, #0
    be3a:	4798      	blx	r3
    be3c:	1c03      	adds	r3, r0, #0
    be3e:	1c1a      	adds	r2, r3, #0
    be40:	4b48      	ldr	r3, [pc, #288]	; (bf64 <AnalogSideLights+0x1430>)
    be42:	1c10      	adds	r0, r2, #0
    be44:	4798      	blx	r3
    be46:	4c48      	ldr	r4, [pc, #288]	; (bf68 <AnalogSideLights+0x1434>)
    be48:	4a48      	ldr	r2, [pc, #288]	; (bf6c <AnalogSideLights+0x1438>)
    be4a:	4b49      	ldr	r3, [pc, #292]	; (bf70 <AnalogSideLights+0x143c>)
    be4c:	47a0      	blx	r4
    be4e:	0003      	movs	r3, r0
    be50:	000c      	movs	r4, r1
    be52:	0019      	movs	r1, r3
    be54:	0022      	movs	r2, r4
    be56:	4b47      	ldr	r3, [pc, #284]	; (bf74 <AnalogSideLights+0x1440>)
    be58:	0008      	movs	r0, r1
    be5a:	0011      	movs	r1, r2
    be5c:	4798      	blx	r3
    be5e:	0002      	movs	r2, r0
    be60:	4b45      	ldr	r3, [pc, #276]	; (bf78 <AnalogSideLights+0x1444>)
    be62:	4937      	ldr	r1, [pc, #220]	; (bf40 <AnalogSideLights+0x140c>)
    be64:	0010      	movs	r0, r2
    be66:	4798      	blx	r3
    be68:	000b      	movs	r3, r1
    be6a:	001a      	movs	r2, r3
    be6c:	4b2d      	ldr	r3, [pc, #180]	; (bf24 <AnalogSideLights+0x13f0>)
    be6e:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) / 0x0FFFF;
    be70:	4b43      	ldr	r3, [pc, #268]	; (bf80 <AnalogSideLights+0x144c>)
    be72:	681a      	ldr	r2, [r3, #0]
    be74:	4b39      	ldr	r3, [pc, #228]	; (bf5c <AnalogSideLights+0x1428>)
    be76:	493a      	ldr	r1, [pc, #232]	; (bf60 <AnalogSideLights+0x142c>)
    be78:	1c10      	adds	r0, r2, #0
    be7a:	4798      	blx	r3
    be7c:	1c03      	adds	r3, r0, #0
    be7e:	1c1a      	adds	r2, r3, #0
    be80:	4b38      	ldr	r3, [pc, #224]	; (bf64 <AnalogSideLights+0x1430>)
    be82:	1c10      	adds	r0, r2, #0
    be84:	4798      	blx	r3
    be86:	4c38      	ldr	r4, [pc, #224]	; (bf68 <AnalogSideLights+0x1434>)
    be88:	4a38      	ldr	r2, [pc, #224]	; (bf6c <AnalogSideLights+0x1438>)
    be8a:	4b39      	ldr	r3, [pc, #228]	; (bf70 <AnalogSideLights+0x143c>)
    be8c:	47a0      	blx	r4
    be8e:	0003      	movs	r3, r0
    be90:	000c      	movs	r4, r1
    be92:	0019      	movs	r1, r3
    be94:	0022      	movs	r2, r4
    be96:	4b37      	ldr	r3, [pc, #220]	; (bf74 <AnalogSideLights+0x1440>)
    be98:	0008      	movs	r0, r1
    be9a:	0011      	movs	r1, r2
    be9c:	4798      	blx	r3
    be9e:	0002      	movs	r2, r0
    bea0:	4b36      	ldr	r3, [pc, #216]	; (bf7c <AnalogSideLights+0x1448>)
    bea2:	4927      	ldr	r1, [pc, #156]	; (bf40 <AnalogSideLights+0x140c>)
    bea4:	0010      	movs	r0, r2
    bea6:	4798      	blx	r3
    bea8:	0003      	movs	r3, r0
    beaa:	b2da      	uxtb	r2, r3
    beac:	4b1e      	ldr	r3, [pc, #120]	; (bf28 <AnalogSideLights+0x13f4>)
    beae:	701a      	strb	r2, [r3, #0]
			}

			upColor = cycle_index * output_brightness;
    beb0:	4b1c      	ldr	r3, [pc, #112]	; (bf24 <AnalogSideLights+0x13f0>)
    beb2:	681a      	ldr	r2, [r3, #0]
    beb4:	4b1d      	ldr	r3, [pc, #116]	; (bf2c <AnalogSideLights+0x13f8>)
    beb6:	0010      	movs	r0, r2
    beb8:	4798      	blx	r3
    beba:	4b1d      	ldr	r3, [pc, #116]	; (bf30 <AnalogSideLights+0x13fc>)
    bebc:	681a      	ldr	r2, [r3, #0]
    bebe:	4b1d      	ldr	r3, [pc, #116]	; (bf34 <AnalogSideLights+0x1400>)
    bec0:	1c11      	adds	r1, r2, #0
    bec2:	4798      	blx	r3
    bec4:	1c03      	adds	r3, r0, #0
    bec6:	1c1a      	adds	r2, r3, #0
    bec8:	4b1b      	ldr	r3, [pc, #108]	; (bf38 <AnalogSideLights+0x1404>)
    beca:	1c10      	adds	r0, r2, #0
    becc:	4798      	blx	r3
    bece:	0003      	movs	r3, r0
    bed0:	b29a      	uxth	r2, r3
    bed2:	4b1a      	ldr	r3, [pc, #104]	; (bf3c <AnalogSideLights+0x1408>)
    bed4:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    bed6:	4b13      	ldr	r3, [pc, #76]	; (bf24 <AnalogSideLights+0x13f0>)
    bed8:	681b      	ldr	r3, [r3, #0]
    beda:	4a19      	ldr	r2, [pc, #100]	; (bf40 <AnalogSideLights+0x140c>)
    bedc:	1ad2      	subs	r2, r2, r3
    bede:	4b13      	ldr	r3, [pc, #76]	; (bf2c <AnalogSideLights+0x13f8>)
    bee0:	0010      	movs	r0, r2
    bee2:	4798      	blx	r3
    bee4:	4b12      	ldr	r3, [pc, #72]	; (bf30 <AnalogSideLights+0x13fc>)
    bee6:	681a      	ldr	r2, [r3, #0]
    bee8:	4b12      	ldr	r3, [pc, #72]	; (bf34 <AnalogSideLights+0x1400>)
    beea:	1c11      	adds	r1, r2, #0
    beec:	4798      	blx	r3
    beee:	1c03      	adds	r3, r0, #0
    bef0:	1c1a      	adds	r2, r3, #0
    bef2:	4b11      	ldr	r3, [pc, #68]	; (bf38 <AnalogSideLights+0x1404>)
    bef4:	1c10      	adds	r0, r2, #0
    bef6:	4798      	blx	r3
    bef8:	0003      	movs	r3, r0
    befa:	b29a      	uxth	r2, r3
    befc:	4b11      	ldr	r3, [pc, #68]	; (bf44 <AnalogSideLights+0x1410>)
    befe:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    bf00:	4b0e      	ldr	r3, [pc, #56]	; (bf3c <AnalogSideLights+0x1408>)
    bf02:	8819      	ldrh	r1, [r3, #0]
    bf04:	4b0f      	ldr	r3, [pc, #60]	; (bf44 <AnalogSideLights+0x1410>)
    bf06:	881a      	ldrh	r2, [r3, #0]
    bf08:	4b07      	ldr	r3, [pc, #28]	; (bf28 <AnalogSideLights+0x13f4>)
    bf0a:	781b      	ldrb	r3, [r3, #0]
    bf0c:	4d0e      	ldr	r5, [pc, #56]	; (bf48 <AnalogSideLights+0x1414>)
    bf0e:	0038      	movs	r0, r7
    bf10:	4c0e      	ldr	r4, [pc, #56]	; (bf4c <AnalogSideLights+0x1418>)
    bf12:	47a0      	blx	r4
    bf14:	003b      	movs	r3, r7
    bf16:	0028      	movs	r0, r5
    bf18:	0019      	movs	r1, r3
    bf1a:	230c      	movs	r3, #12
    bf1c:	001a      	movs	r2, r3
    bf1e:	4b0c      	ldr	r3, [pc, #48]	; (bf50 <AnalogSideLights+0x141c>)
    bf20:	4798      	blx	r3
			break;
    bf22:	e121      	b.n	c168 <AnalogSideLights+0x1634>
    bf24:	200003b4 	.word	0x200003b4
    bf28:	200003b2 	.word	0x200003b2
    bf2c:	0001abbd 	.word	0x0001abbd
    bf30:	2000046c 	.word	0x2000046c
    bf34:	0001a565 	.word	0x0001a565
    bf38:	00019df5 	.word	0x00019df5
    bf3c:	200003b8 	.word	0x200003b8
    bf40:	0000ffff 	.word	0x0000ffff
    bf44:	200003ba 	.word	0x200003ba
    bf48:	20000394 	.word	0x20000394
    bf4c:	0000a5d1 	.word	0x0000a5d1
    bf50:	0001c9a1 	.word	0x0001c9a1
    bf54:	2000036c 	.word	0x2000036c
    bf58:	00019d51 	.word	0x00019d51
    bf5c:	00019e61 	.word	0x00019e61
    bf60:	44bb8000 	.word	0x44bb8000
    bf64:	0001c759 	.word	0x0001c759
    bf68:	0001bad1 	.word	0x0001bad1
    bf6c:	70a3d70a 	.word	0x70a3d70a
    bf70:	4050623d 	.word	0x4050623d
    bf74:	0001c5fd 	.word	0x0001c5fd
    bf78:	00019ca5 	.word	0x00019ca5
    bf7c:	00019ad9 	.word	0x00019ad9
    bf80:	20000370 	.word	0x20000370
		}
		case COLOR_Z_ACCEL:
		{
			if(azKalman < 0){
    bf84:	4b9a      	ldr	r3, [pc, #616]	; (c1f0 <AnalogSideLights+0x16bc>)
    bf86:	681a      	ldr	r2, [r3, #0]
    bf88:	4b9a      	ldr	r3, [pc, #616]	; (c1f4 <AnalogSideLights+0x16c0>)
    bf8a:	2100      	movs	r1, #0
    bf8c:	1c10      	adds	r0, r2, #0
    bf8e:	4798      	blx	r3
    bf90:	1e03      	subs	r3, r0, #0
    bf92:	d056      	beq.n	c042 <AnalogSideLights+0x150e>
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_min) * azKalman) % 0x0FFFF;
    bf94:	4b98      	ldr	r3, [pc, #608]	; (c1f8 <AnalogSideLights+0x16c4>)
    bf96:	681a      	ldr	r2, [r3, #0]
    bf98:	4b98      	ldr	r3, [pc, #608]	; (c1fc <AnalogSideLights+0x16c8>)
    bf9a:	1c10      	adds	r0, r2, #0
    bf9c:	4798      	blx	r3
    bf9e:	0002      	movs	r2, r0
    bfa0:	000b      	movs	r3, r1
    bfa2:	4c97      	ldr	r4, [pc, #604]	; (c200 <AnalogSideLights+0x16cc>)
    bfa4:	2000      	movs	r0, #0
    bfa6:	4997      	ldr	r1, [pc, #604]	; (c204 <AnalogSideLights+0x16d0>)
    bfa8:	47a0      	blx	r4
    bfaa:	0003      	movs	r3, r0
    bfac:	000c      	movs	r4, r1
    bfae:	001d      	movs	r5, r3
    bfb0:	0026      	movs	r6, r4
    bfb2:	4b8f      	ldr	r3, [pc, #572]	; (c1f0 <AnalogSideLights+0x16bc>)
    bfb4:	681a      	ldr	r2, [r3, #0]
    bfb6:	4b91      	ldr	r3, [pc, #580]	; (c1fc <AnalogSideLights+0x16c8>)
    bfb8:	1c10      	adds	r0, r2, #0
    bfba:	4798      	blx	r3
    bfbc:	0002      	movs	r2, r0
    bfbe:	000b      	movs	r3, r1
    bfc0:	4c91      	ldr	r4, [pc, #580]	; (c208 <AnalogSideLights+0x16d4>)
    bfc2:	0028      	movs	r0, r5
    bfc4:	0031      	movs	r1, r6
    bfc6:	47a0      	blx	r4
    bfc8:	0003      	movs	r3, r0
    bfca:	000c      	movs	r4, r1
    bfcc:	0019      	movs	r1, r3
    bfce:	0022      	movs	r2, r4
    bfd0:	4b8e      	ldr	r3, [pc, #568]	; (c20c <AnalogSideLights+0x16d8>)
    bfd2:	0008      	movs	r0, r1
    bfd4:	0011      	movs	r1, r2
    bfd6:	4798      	blx	r3
    bfd8:	0002      	movs	r2, r0
    bfda:	4b8d      	ldr	r3, [pc, #564]	; (c210 <AnalogSideLights+0x16dc>)
    bfdc:	498d      	ldr	r1, [pc, #564]	; (c214 <AnalogSideLights+0x16e0>)
    bfde:	0010      	movs	r0, r2
    bfe0:	4798      	blx	r3
    bfe2:	000b      	movs	r3, r1
    bfe4:	001a      	movs	r2, r3
    bfe6:	4b8c      	ldr	r3, [pc, #560]	; (c218 <AnalogSideLights+0x16e4>)
    bfe8:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_min) * azKalman) / 0x0FFFF;
    bfea:	4b83      	ldr	r3, [pc, #524]	; (c1f8 <AnalogSideLights+0x16c4>)
    bfec:	681a      	ldr	r2, [r3, #0]
    bfee:	4b83      	ldr	r3, [pc, #524]	; (c1fc <AnalogSideLights+0x16c8>)
    bff0:	1c10      	adds	r0, r2, #0
    bff2:	4798      	blx	r3
    bff4:	0002      	movs	r2, r0
    bff6:	000b      	movs	r3, r1
    bff8:	4c81      	ldr	r4, [pc, #516]	; (c200 <AnalogSideLights+0x16cc>)
    bffa:	2000      	movs	r0, #0
    bffc:	4981      	ldr	r1, [pc, #516]	; (c204 <AnalogSideLights+0x16d0>)
    bffe:	47a0      	blx	r4
    c000:	0003      	movs	r3, r0
    c002:	000c      	movs	r4, r1
    c004:	001d      	movs	r5, r3
    c006:	0026      	movs	r6, r4
    c008:	4b79      	ldr	r3, [pc, #484]	; (c1f0 <AnalogSideLights+0x16bc>)
    c00a:	681a      	ldr	r2, [r3, #0]
    c00c:	4b7b      	ldr	r3, [pc, #492]	; (c1fc <AnalogSideLights+0x16c8>)
    c00e:	1c10      	adds	r0, r2, #0
    c010:	4798      	blx	r3
    c012:	0002      	movs	r2, r0
    c014:	000b      	movs	r3, r1
    c016:	4c7c      	ldr	r4, [pc, #496]	; (c208 <AnalogSideLights+0x16d4>)
    c018:	0028      	movs	r0, r5
    c01a:	0031      	movs	r1, r6
    c01c:	47a0      	blx	r4
    c01e:	0003      	movs	r3, r0
    c020:	000c      	movs	r4, r1
    c022:	0019      	movs	r1, r3
    c024:	0022      	movs	r2, r4
    c026:	4b79      	ldr	r3, [pc, #484]	; (c20c <AnalogSideLights+0x16d8>)
    c028:	0008      	movs	r0, r1
    c02a:	0011      	movs	r1, r2
    c02c:	4798      	blx	r3
    c02e:	0002      	movs	r2, r0
    c030:	4b7a      	ldr	r3, [pc, #488]	; (c21c <AnalogSideLights+0x16e8>)
    c032:	4978      	ldr	r1, [pc, #480]	; (c214 <AnalogSideLights+0x16e0>)
    c034:	0010      	movs	r0, r2
    c036:	4798      	blx	r3
    c038:	0003      	movs	r3, r0
    c03a:	b2da      	uxtb	r2, r3
    c03c:	4b78      	ldr	r3, [pc, #480]	; (c220 <AnalogSideLights+0x16ec>)
    c03e:	701a      	strb	r2, [r3, #0]
    c040:	e055      	b.n	c0ee <AnalogSideLights+0x15ba>
				} else {
				cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_max) * azKalman) % 0x0FFFF;
    c042:	4b78      	ldr	r3, [pc, #480]	; (c224 <AnalogSideLights+0x16f0>)
    c044:	681a      	ldr	r2, [r3, #0]
    c046:	4b6d      	ldr	r3, [pc, #436]	; (c1fc <AnalogSideLights+0x16c8>)
    c048:	1c10      	adds	r0, r2, #0
    c04a:	4798      	blx	r3
    c04c:	0002      	movs	r2, r0
    c04e:	000b      	movs	r3, r1
    c050:	4c6b      	ldr	r4, [pc, #428]	; (c200 <AnalogSideLights+0x16cc>)
    c052:	2000      	movs	r0, #0
    c054:	496b      	ldr	r1, [pc, #428]	; (c204 <AnalogSideLights+0x16d0>)
    c056:	47a0      	blx	r4
    c058:	0003      	movs	r3, r0
    c05a:	000c      	movs	r4, r1
    c05c:	001d      	movs	r5, r3
    c05e:	0026      	movs	r6, r4
    c060:	4b63      	ldr	r3, [pc, #396]	; (c1f0 <AnalogSideLights+0x16bc>)
    c062:	681a      	ldr	r2, [r3, #0]
    c064:	4b65      	ldr	r3, [pc, #404]	; (c1fc <AnalogSideLights+0x16c8>)
    c066:	1c10      	adds	r0, r2, #0
    c068:	4798      	blx	r3
    c06a:	0002      	movs	r2, r0
    c06c:	000b      	movs	r3, r1
    c06e:	4c66      	ldr	r4, [pc, #408]	; (c208 <AnalogSideLights+0x16d4>)
    c070:	0028      	movs	r0, r5
    c072:	0031      	movs	r1, r6
    c074:	47a0      	blx	r4
    c076:	0003      	movs	r3, r0
    c078:	000c      	movs	r4, r1
    c07a:	0019      	movs	r1, r3
    c07c:	0022      	movs	r2, r4
    c07e:	4b63      	ldr	r3, [pc, #396]	; (c20c <AnalogSideLights+0x16d8>)
    c080:	0008      	movs	r0, r1
    c082:	0011      	movs	r1, r2
    c084:	4798      	blx	r3
    c086:	0002      	movs	r2, r0
    c088:	4b61      	ldr	r3, [pc, #388]	; (c210 <AnalogSideLights+0x16dc>)
    c08a:	4962      	ldr	r1, [pc, #392]	; (c214 <AnalogSideLights+0x16e0>)
    c08c:	0010      	movs	r0, r2
    c08e:	4798      	blx	r3
    c090:	000b      	movs	r3, r1
    c092:	001a      	movs	r2, r3
    c094:	4b60      	ldr	r3, [pc, #384]	; (c218 <AnalogSideLights+0x16e4>)
    c096:	601a      	str	r2, [r3, #0]
				cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_max) * azKalman) / 0x0FFFF;
    c098:	4b62      	ldr	r3, [pc, #392]	; (c224 <AnalogSideLights+0x16f0>)
    c09a:	681a      	ldr	r2, [r3, #0]
    c09c:	4b57      	ldr	r3, [pc, #348]	; (c1fc <AnalogSideLights+0x16c8>)
    c09e:	1c10      	adds	r0, r2, #0
    c0a0:	4798      	blx	r3
    c0a2:	0002      	movs	r2, r0
    c0a4:	000b      	movs	r3, r1
    c0a6:	4c56      	ldr	r4, [pc, #344]	; (c200 <AnalogSideLights+0x16cc>)
    c0a8:	2000      	movs	r0, #0
    c0aa:	4956      	ldr	r1, [pc, #344]	; (c204 <AnalogSideLights+0x16d0>)
    c0ac:	47a0      	blx	r4
    c0ae:	0003      	movs	r3, r0
    c0b0:	000c      	movs	r4, r1
    c0b2:	001d      	movs	r5, r3
    c0b4:	0026      	movs	r6, r4
    c0b6:	4b4e      	ldr	r3, [pc, #312]	; (c1f0 <AnalogSideLights+0x16bc>)
    c0b8:	681a      	ldr	r2, [r3, #0]
    c0ba:	4b50      	ldr	r3, [pc, #320]	; (c1fc <AnalogSideLights+0x16c8>)
    c0bc:	1c10      	adds	r0, r2, #0
    c0be:	4798      	blx	r3
    c0c0:	0002      	movs	r2, r0
    c0c2:	000b      	movs	r3, r1
    c0c4:	4c50      	ldr	r4, [pc, #320]	; (c208 <AnalogSideLights+0x16d4>)
    c0c6:	0028      	movs	r0, r5
    c0c8:	0031      	movs	r1, r6
    c0ca:	47a0      	blx	r4
    c0cc:	0003      	movs	r3, r0
    c0ce:	000c      	movs	r4, r1
    c0d0:	0019      	movs	r1, r3
    c0d2:	0022      	movs	r2, r4
    c0d4:	4b4d      	ldr	r3, [pc, #308]	; (c20c <AnalogSideLights+0x16d8>)
    c0d6:	0008      	movs	r0, r1
    c0d8:	0011      	movs	r1, r2
    c0da:	4798      	blx	r3
    c0dc:	0002      	movs	r2, r0
    c0de:	4b4f      	ldr	r3, [pc, #316]	; (c21c <AnalogSideLights+0x16e8>)
    c0e0:	494c      	ldr	r1, [pc, #304]	; (c214 <AnalogSideLights+0x16e0>)
    c0e2:	0010      	movs	r0, r2
    c0e4:	4798      	blx	r3
    c0e6:	0003      	movs	r3, r0
    c0e8:	b2da      	uxtb	r2, r3
    c0ea:	4b4d      	ldr	r3, [pc, #308]	; (c220 <AnalogSideLights+0x16ec>)
    c0ec:	701a      	strb	r2, [r3, #0]
			}

			upColor = cycle_index * output_brightness;
    c0ee:	4b4a      	ldr	r3, [pc, #296]	; (c218 <AnalogSideLights+0x16e4>)
    c0f0:	681a      	ldr	r2, [r3, #0]
    c0f2:	4b4d      	ldr	r3, [pc, #308]	; (c228 <AnalogSideLights+0x16f4>)
    c0f4:	0010      	movs	r0, r2
    c0f6:	4798      	blx	r3
    c0f8:	4b4c      	ldr	r3, [pc, #304]	; (c22c <AnalogSideLights+0x16f8>)
    c0fa:	681a      	ldr	r2, [r3, #0]
    c0fc:	4b4c      	ldr	r3, [pc, #304]	; (c230 <AnalogSideLights+0x16fc>)
    c0fe:	1c11      	adds	r1, r2, #0
    c100:	4798      	blx	r3
    c102:	1c03      	adds	r3, r0, #0
    c104:	1c1a      	adds	r2, r3, #0
    c106:	4b4b      	ldr	r3, [pc, #300]	; (c234 <AnalogSideLights+0x1700>)
    c108:	1c10      	adds	r0, r2, #0
    c10a:	4798      	blx	r3
    c10c:	0003      	movs	r3, r0
    c10e:	b29a      	uxth	r2, r3
    c110:	4b49      	ldr	r3, [pc, #292]	; (c238 <AnalogSideLights+0x1704>)
    c112:	801a      	strh	r2, [r3, #0]
			downColor = (0xFFFF-cycle_index) * output_brightness;
    c114:	4b40      	ldr	r3, [pc, #256]	; (c218 <AnalogSideLights+0x16e4>)
    c116:	681b      	ldr	r3, [r3, #0]
    c118:	4a3e      	ldr	r2, [pc, #248]	; (c214 <AnalogSideLights+0x16e0>)
    c11a:	1ad2      	subs	r2, r2, r3
    c11c:	4b42      	ldr	r3, [pc, #264]	; (c228 <AnalogSideLights+0x16f4>)
    c11e:	0010      	movs	r0, r2
    c120:	4798      	blx	r3
    c122:	4b42      	ldr	r3, [pc, #264]	; (c22c <AnalogSideLights+0x16f8>)
    c124:	681a      	ldr	r2, [r3, #0]
    c126:	4b42      	ldr	r3, [pc, #264]	; (c230 <AnalogSideLights+0x16fc>)
    c128:	1c11      	adds	r1, r2, #0
    c12a:	4798      	blx	r3
    c12c:	1c03      	adds	r3, r0, #0
    c12e:	1c1a      	adds	r2, r3, #0
    c130:	4b40      	ldr	r3, [pc, #256]	; (c234 <AnalogSideLights+0x1700>)
    c132:	1c10      	adds	r0, r2, #0
    c134:	4798      	blx	r3
    c136:	0003      	movs	r3, r0
    c138:	b29a      	uxth	r2, r3
    c13a:	4b40      	ldr	r3, [pc, #256]	; (c23c <AnalogSideLights+0x1708>)
    c13c:	801a      	strh	r2, [r3, #0]

			RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
    c13e:	4b3e      	ldr	r3, [pc, #248]	; (c238 <AnalogSideLights+0x1704>)
    c140:	8819      	ldrh	r1, [r3, #0]
    c142:	4b3e      	ldr	r3, [pc, #248]	; (c23c <AnalogSideLights+0x1708>)
    c144:	881a      	ldrh	r2, [r3, #0]
    c146:	4b36      	ldr	r3, [pc, #216]	; (c220 <AnalogSideLights+0x16ec>)
    c148:	781b      	ldrb	r3, [r3, #0]
    c14a:	4d3d      	ldr	r5, [pc, #244]	; (c240 <AnalogSideLights+0x170c>)
    c14c:	0038      	movs	r0, r7
    c14e:	4c3d      	ldr	r4, [pc, #244]	; (c244 <AnalogSideLights+0x1710>)
    c150:	47a0      	blx	r4
    c152:	003b      	movs	r3, r7
    c154:	0028      	movs	r0, r5
    c156:	0019      	movs	r1, r3
    c158:	230c      	movs	r3, #12
    c15a:	001a      	movs	r2, r3
    c15c:	4b3a      	ldr	r3, [pc, #232]	; (c248 <AnalogSideLights+0x1714>)
    c15e:	4798      	blx	r3
			break;
    c160:	e002      	b.n	c168 <AnalogSideLights+0x1634>
			break;
    c162:	46c0      	nop			; (mov r8, r8)
    c164:	e000      	b.n	c168 <AnalogSideLights+0x1634>
			break;
    c166:	46c0      	nop			; (mov r8, r8)
		}
	}
	if(SUPRESS_LEFT_RGB){
    c168:	4b38      	ldr	r3, [pc, #224]	; (c24c <AnalogSideLights+0x1718>)
    c16a:	781b      	ldrb	r3, [r3, #0]
    c16c:	2b00      	cmp	r3, #0
    c16e:	d00b      	beq.n	c188 <AnalogSideLights+0x1654>
		RGB_Ouptut.LR = 0;
    c170:	4b33      	ldr	r3, [pc, #204]	; (c240 <AnalogSideLights+0x170c>)
    c172:	2200      	movs	r2, #0
    c174:	801a      	strh	r2, [r3, #0]
		RGB_Ouptut.LG = 0;
    c176:	4b32      	ldr	r3, [pc, #200]	; (c240 <AnalogSideLights+0x170c>)
    c178:	2200      	movs	r2, #0
    c17a:	805a      	strh	r2, [r3, #2]
		RGB_Ouptut.LB = 0;
    c17c:	4b30      	ldr	r3, [pc, #192]	; (c240 <AnalogSideLights+0x170c>)
    c17e:	2200      	movs	r2, #0
    c180:	809a      	strh	r2, [r3, #4]
		SUPRESS_LEFT_RGB = false;
    c182:	4b32      	ldr	r3, [pc, #200]	; (c24c <AnalogSideLights+0x1718>)
    c184:	2200      	movs	r2, #0
    c186:	701a      	strb	r2, [r3, #0]
	}
	if(SUPRESS_RIGHT_RGB){
    c188:	4b31      	ldr	r3, [pc, #196]	; (c250 <AnalogSideLights+0x171c>)
    c18a:	781b      	ldrb	r3, [r3, #0]
    c18c:	2b00      	cmp	r3, #0
    c18e:	d00b      	beq.n	c1a8 <AnalogSideLights+0x1674>
		RGB_Ouptut.RR = 0;
    c190:	4b2b      	ldr	r3, [pc, #172]	; (c240 <AnalogSideLights+0x170c>)
    c192:	2200      	movs	r2, #0
    c194:	80da      	strh	r2, [r3, #6]
		RGB_Ouptut.RG = 0;
    c196:	4b2a      	ldr	r3, [pc, #168]	; (c240 <AnalogSideLights+0x170c>)
    c198:	2200      	movs	r2, #0
    c19a:	811a      	strh	r2, [r3, #8]
		RGB_Ouptut.RB = 0;
    c19c:	4b28      	ldr	r3, [pc, #160]	; (c240 <AnalogSideLights+0x170c>)
    c19e:	2200      	movs	r2, #0
    c1a0:	815a      	strh	r2, [r3, #10]
		SUPRESS_RIGHT_RGB = false;
    c1a2:	4b2b      	ldr	r3, [pc, #172]	; (c250 <AnalogSideLights+0x171c>)
    c1a4:	2200      	movs	r2, #0
    c1a6:	701a      	strb	r2, [r3, #0]
	}
	
	if(SYNC_RGB)
    c1a8:	4b2a      	ldr	r3, [pc, #168]	; (c254 <AnalogSideLights+0x1720>)
    c1aa:	781b      	ldrb	r3, [r3, #0]
    c1ac:	2b00      	cmp	r3, #0
    c1ae:	d009      	beq.n	c1c4 <AnalogSideLights+0x1690>
	setLeftRGB(RGB_Ouptut.LR,RGB_Ouptut.LG,RGB_Ouptut.LB);
    c1b0:	4b23      	ldr	r3, [pc, #140]	; (c240 <AnalogSideLights+0x170c>)
    c1b2:	8818      	ldrh	r0, [r3, #0]
    c1b4:	4b22      	ldr	r3, [pc, #136]	; (c240 <AnalogSideLights+0x170c>)
    c1b6:	8859      	ldrh	r1, [r3, #2]
    c1b8:	4b21      	ldr	r3, [pc, #132]	; (c240 <AnalogSideLights+0x170c>)
    c1ba:	889b      	ldrh	r3, [r3, #4]
    c1bc:	001a      	movs	r2, r3
    c1be:	4b26      	ldr	r3, [pc, #152]	; (c258 <AnalogSideLights+0x1724>)
    c1c0:	4798      	blx	r3
    c1c2:	e008      	b.n	c1d6 <AnalogSideLights+0x16a2>
	else
	setLeftRGB(RGB_Ouptut.LG, RGB_Ouptut.LB, RGB_Ouptut.LR);
    c1c4:	4b1e      	ldr	r3, [pc, #120]	; (c240 <AnalogSideLights+0x170c>)
    c1c6:	8858      	ldrh	r0, [r3, #2]
    c1c8:	4b1d      	ldr	r3, [pc, #116]	; (c240 <AnalogSideLights+0x170c>)
    c1ca:	8899      	ldrh	r1, [r3, #4]
    c1cc:	4b1c      	ldr	r3, [pc, #112]	; (c240 <AnalogSideLights+0x170c>)
    c1ce:	881b      	ldrh	r3, [r3, #0]
    c1d0:	001a      	movs	r2, r3
    c1d2:	4b21      	ldr	r3, [pc, #132]	; (c258 <AnalogSideLights+0x1724>)
    c1d4:	4798      	blx	r3
	setRightRGB(RGB_Ouptut.RR,RGB_Ouptut.RG,RGB_Ouptut.RB);
    c1d6:	4b1a      	ldr	r3, [pc, #104]	; (c240 <AnalogSideLights+0x170c>)
    c1d8:	88d8      	ldrh	r0, [r3, #6]
    c1da:	4b19      	ldr	r3, [pc, #100]	; (c240 <AnalogSideLights+0x170c>)
    c1dc:	8919      	ldrh	r1, [r3, #8]
    c1de:	4b18      	ldr	r3, [pc, #96]	; (c240 <AnalogSideLights+0x170c>)
    c1e0:	895b      	ldrh	r3, [r3, #10]
    c1e2:	001a      	movs	r2, r3
    c1e4:	4b1d      	ldr	r3, [pc, #116]	; (c25c <AnalogSideLights+0x1728>)
    c1e6:	4798      	blx	r3
}
    c1e8:	46c0      	nop			; (mov r8, r8)
    c1ea:	46bd      	mov	sp, r7
    c1ec:	b007      	add	sp, #28
    c1ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1f0:	20000374 	.word	0x20000374
    c1f4:	00019d51 	.word	0x00019d51
    c1f8:	2000001c 	.word	0x2000001c
    c1fc:	0001c759 	.word	0x0001c759
    c200:	0001b269 	.word	0x0001b269
    c204:	4107ffe8 	.word	0x4107ffe8
    c208:	0001bad1 	.word	0x0001bad1
    c20c:	0001c5fd 	.word	0x0001c5fd
    c210:	00019ca5 	.word	0x00019ca5
    c214:	0000ffff 	.word	0x0000ffff
    c218:	200003b4 	.word	0x200003b4
    c21c:	00019ad9 	.word	0x00019ad9
    c220:	200003b2 	.word	0x200003b2
    c224:	20000020 	.word	0x20000020
    c228:	0001abbd 	.word	0x0001abbd
    c22c:	2000046c 	.word	0x2000046c
    c230:	0001a565 	.word	0x0001a565
    c234:	00019df5 	.word	0x00019df5
    c238:	200003b8 	.word	0x200003b8
    c23c:	200003ba 	.word	0x200003ba
    c240:	20000394 	.word	0x20000394
    c244:	0000a5d1 	.word	0x0000a5d1
    c248:	0001c9a1 	.word	0x0001c9a1
    c24c:	200003a0 	.word	0x200003a0
    c250:	200003a1 	.word	0x200003a1
    c254:	200000d2 	.word	0x200000d2
    c258:	0000a439 	.word	0x0000a439
    c25c:	0000a4b5 	.word	0x0000a4b5

0000c260 <DigitalSideLights>:

void DigitalSideLights(){
    c260:	b5f0      	push	{r4, r5, r6, r7, lr}
    c262:	46c6      	mov	lr, r8
    c264:	b500      	push	{lr}
    c266:	b090      	sub	sp, #64	; 0x40
    c268:	af02      	add	r7, sp, #8
	if(check_timer_expired(&digital_refresh_time, (1000/digital_refresh_rate))){
    c26a:	4bdb      	ldr	r3, [pc, #876]	; (c5d8 <DigitalSideLights+0x378>)
    c26c:	781b      	ldrb	r3, [r3, #0]
    c26e:	001a      	movs	r2, r3
    c270:	4bda      	ldr	r3, [pc, #872]	; (c5dc <DigitalSideLights+0x37c>)
    c272:	0011      	movs	r1, r2
    c274:	22fa      	movs	r2, #250	; 0xfa
    c276:	0090      	lsls	r0, r2, #2
    c278:	4798      	blx	r3
    c27a:	0003      	movs	r3, r0
    c27c:	001a      	movs	r2, r3
    c27e:	4bd8      	ldr	r3, [pc, #864]	; (c5e0 <DigitalSideLights+0x380>)
    c280:	0011      	movs	r1, r2
    c282:	0018      	movs	r0, r3
    c284:	4bd7      	ldr	r3, [pc, #860]	; (c5e4 <DigitalSideLights+0x384>)
    c286:	4798      	blx	r3
    c288:	1e03      	subs	r3, r0, #0
    c28a:	d101      	bne.n	c290 <DigitalSideLights+0x30>
    c28c:	f001 f83c 	bl	d308 <DigitalSideLights+0x10a8>
		if(led_num <= MAX_LEDCOUNT && led_num > 0){
    c290:	4bd5      	ldr	r3, [pc, #852]	; (c5e8 <DigitalSideLights+0x388>)
    c292:	781b      	ldrb	r3, [r3, #0]
    c294:	2b48      	cmp	r3, #72	; 0x48
    c296:	d901      	bls.n	c29c <DigitalSideLights+0x3c>
    c298:	f001 f831 	bl	d2fe <DigitalSideLights+0x109e>
    c29c:	4bd2      	ldr	r3, [pc, #840]	; (c5e8 <DigitalSideLights+0x388>)
    c29e:	781b      	ldrb	r3, [r3, #0]
    c2a0:	2b00      	cmp	r3, #0
    c2a2:	d101      	bne.n	c2a8 <DigitalSideLights+0x48>
    c2a4:	f001 f82b 	bl	d2fe <DigitalSideLights+0x109e>
			// Set the color frames
			switch(light_mode){
    c2a8:	4bd0      	ldr	r3, [pc, #832]	; (c5ec <DigitalSideLights+0x38c>)
    c2aa:	781b      	ldrb	r3, [r3, #0]
    c2ac:	2b08      	cmp	r3, #8
    c2ae:	d901      	bls.n	c2b4 <DigitalSideLights+0x54>
    c2b0:	f001 f816 	bl	d2e0 <DigitalSideLights+0x1080>
    c2b4:	009a      	lsls	r2, r3, #2
    c2b6:	4bce      	ldr	r3, [pc, #824]	; (c5f0 <DigitalSideLights+0x390>)
    c2b8:	18d3      	adds	r3, r2, r3
    c2ba:	681b      	ldr	r3, [r3, #0]
    c2bc:	469f      	mov	pc, r3
				case MODE_DIGITAL_STATIC:
					// Slider 1 controls gradient zoom
					// Slider 2 controls gradient position 
					// slider 3 controls brightness
					setDigitalHue(0, Digital_Static_Zoom, Digital_Static_Shift*(764/100)*Digital_Static_Zoom, (uint16_t)(Digital_Static_Brightness*(31.0/100.0)), false);
    c2be:	4bcd      	ldr	r3, [pc, #820]	; (c5f4 <DigitalSideLights+0x394>)
    c2c0:	781d      	ldrb	r5, [r3, #0]
    c2c2:	4bcd      	ldr	r3, [pc, #820]	; (c5f8 <DigitalSideLights+0x398>)
    c2c4:	781b      	ldrb	r3, [r3, #0]
    c2c6:	b29b      	uxth	r3, r3
    c2c8:	4aca      	ldr	r2, [pc, #808]	; (c5f4 <DigitalSideLights+0x394>)
    c2ca:	7812      	ldrb	r2, [r2, #0]
    c2cc:	b292      	uxth	r2, r2
    c2ce:	4353      	muls	r3, r2
    c2d0:	b29b      	uxth	r3, r3
    c2d2:	1c1a      	adds	r2, r3, #0
    c2d4:	00d2      	lsls	r2, r2, #3
    c2d6:	1ad3      	subs	r3, r2, r3
    c2d8:	b29e      	uxth	r6, r3
    c2da:	4bc8      	ldr	r3, [pc, #800]	; (c5fc <DigitalSideLights+0x39c>)
    c2dc:	781b      	ldrb	r3, [r3, #0]
    c2de:	001a      	movs	r2, r3
    c2e0:	4bc7      	ldr	r3, [pc, #796]	; (c600 <DigitalSideLights+0x3a0>)
    c2e2:	0010      	movs	r0, r2
    c2e4:	4798      	blx	r3
    c2e6:	4cc7      	ldr	r4, [pc, #796]	; (c604 <DigitalSideLights+0x3a4>)
    c2e8:	4ac7      	ldr	r2, [pc, #796]	; (c608 <DigitalSideLights+0x3a8>)
    c2ea:	4bc8      	ldr	r3, [pc, #800]	; (c60c <DigitalSideLights+0x3ac>)
    c2ec:	47a0      	blx	r4
    c2ee:	0003      	movs	r3, r0
    c2f0:	000c      	movs	r4, r1
    c2f2:	0019      	movs	r1, r3
    c2f4:	0022      	movs	r2, r4
    c2f6:	4bc6      	ldr	r3, [pc, #792]	; (c610 <DigitalSideLights+0x3b0>)
    c2f8:	0008      	movs	r0, r1
    c2fa:	0011      	movs	r1, r2
    c2fc:	4798      	blx	r3
    c2fe:	0003      	movs	r3, r0
    c300:	b29b      	uxth	r3, r3
    c302:	b2da      	uxtb	r2, r3
    c304:	2300      	movs	r3, #0
    c306:	9300      	str	r3, [sp, #0]
    c308:	0013      	movs	r3, r2
    c30a:	0032      	movs	r2, r6
    c30c:	0029      	movs	r1, r5
    c30e:	2000      	movs	r0, #0
    c310:	4cc0      	ldr	r4, [pc, #768]	; (c614 <DigitalSideLights+0x3b4>)
    c312:	47a0      	blx	r4
					break;
    c314:	f000 ffe4 	bl	d2e0 <DigitalSideLights+0x1080>
				case MODE_DIGITAL_SKITTLES:
				{
					static uint8_t skittles_refresh_counter = 0;
					skittles_refresh_counter++;
    c318:	4bbf      	ldr	r3, [pc, #764]	; (c618 <DigitalSideLights+0x3b8>)
    c31a:	781b      	ldrb	r3, [r3, #0]
    c31c:	3301      	adds	r3, #1
    c31e:	b2da      	uxtb	r2, r3
    c320:	4bbd      	ldr	r3, [pc, #756]	; (c618 <DigitalSideLights+0x3b8>)
    c322:	701a      	strb	r2, [r3, #0]
					if(digital_refresh_rate/skittles_refresh_counter <= 20){
    c324:	4bac      	ldr	r3, [pc, #688]	; (c5d8 <DigitalSideLights+0x378>)
    c326:	781a      	ldrb	r2, [r3, #0]
    c328:	4bbb      	ldr	r3, [pc, #748]	; (c618 <DigitalSideLights+0x3b8>)
    c32a:	7819      	ldrb	r1, [r3, #0]
    c32c:	4bbb      	ldr	r3, [pc, #748]	; (c61c <DigitalSideLights+0x3bc>)
    c32e:	0010      	movs	r0, r2
    c330:	4798      	blx	r3
    c332:	0003      	movs	r3, r0
    c334:	b2db      	uxtb	r3, r3
    c336:	2b14      	cmp	r3, #20
    c338:	d901      	bls.n	c33e <DigitalSideLights+0xde>
    c33a:	f000 ffcc 	bl	d2d6 <DigitalSideLights+0x1076>
						skittles_refresh_counter = 0;
    c33e:	4bb6      	ldr	r3, [pc, #728]	; (c618 <DigitalSideLights+0x3b8>)
    c340:	2200      	movs	r2, #0
    c342:	701a      	strb	r2, [r3, #0]
						for(uint16_t i = 0; i < led_num; i++)
    c344:	2326      	movs	r3, #38	; 0x26
    c346:	2210      	movs	r2, #16
    c348:	4694      	mov	ip, r2
    c34a:	44bc      	add	ip, r7
    c34c:	4463      	add	r3, ip
    c34e:	2200      	movs	r2, #0
    c350:	801a      	strh	r2, [r3, #0]
    c352:	e274      	b.n	c83e <DigitalSideLights+0x5de>
						{
							uint8_t weighted_index = (rand() / (RAND_MAX/6));
    c354:	4bb2      	ldr	r3, [pc, #712]	; (c620 <DigitalSideLights+0x3c0>)
    c356:	4798      	blx	r3
    c358:	0002      	movs	r2, r0
    c35a:	4ba0      	ldr	r3, [pc, #640]	; (c5dc <DigitalSideLights+0x37c>)
    c35c:	49b1      	ldr	r1, [pc, #708]	; (c624 <DigitalSideLights+0x3c4>)
    c35e:	0010      	movs	r0, r2
    c360:	4798      	blx	r3
    c362:	0003      	movs	r3, r0
    c364:	001a      	movs	r2, r3
    c366:	230b      	movs	r3, #11
    c368:	2110      	movs	r1, #16
    c36a:	468c      	mov	ip, r1
    c36c:	44bc      	add	ip, r7
    c36e:	4463      	add	r3, ip
    c370:	701a      	strb	r2, [r3, #0]
							L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | (uint16_t)(Digital_Skittles_Brightness*(31.0/100.0)));
    c372:	2326      	movs	r3, #38	; 0x26
    c374:	2210      	movs	r2, #16
    c376:	4694      	mov	ip, r2
    c378:	44bc      	add	ip, r7
    c37a:	4463      	add	r3, ip
    c37c:	881b      	ldrh	r3, [r3, #0]
    c37e:	3301      	adds	r3, #1
    c380:	009d      	lsls	r5, r3, #2
    c382:	2326      	movs	r3, #38	; 0x26
    c384:	2210      	movs	r2, #16
    c386:	4694      	mov	ip, r2
    c388:	44bc      	add	ip, r7
    c38a:	4463      	add	r3, ip
    c38c:	881b      	ldrh	r3, [r3, #0]
    c38e:	3301      	adds	r3, #1
    c390:	009c      	lsls	r4, r3, #2
    c392:	4ba5      	ldr	r3, [pc, #660]	; (c628 <DigitalSideLights+0x3c8>)
    c394:	781b      	ldrb	r3, [r3, #0]
    c396:	001a      	movs	r2, r3
    c398:	4b99      	ldr	r3, [pc, #612]	; (c600 <DigitalSideLights+0x3a0>)
    c39a:	0010      	movs	r0, r2
    c39c:	4798      	blx	r3
    c39e:	4e99      	ldr	r6, [pc, #612]	; (c604 <DigitalSideLights+0x3a4>)
    c3a0:	4a99      	ldr	r2, [pc, #612]	; (c608 <DigitalSideLights+0x3a8>)
    c3a2:	4b9a      	ldr	r3, [pc, #616]	; (c60c <DigitalSideLights+0x3ac>)
    c3a4:	47b0      	blx	r6
    c3a6:	0002      	movs	r2, r0
    c3a8:	000b      	movs	r3, r1
    c3aa:	0011      	movs	r1, r2
    c3ac:	001a      	movs	r2, r3
    c3ae:	4b98      	ldr	r3, [pc, #608]	; (c610 <DigitalSideLights+0x3b0>)
    c3b0:	0008      	movs	r0, r1
    c3b2:	0011      	movs	r1, r2
    c3b4:	4798      	blx	r3
    c3b6:	0003      	movs	r3, r0
    c3b8:	b29b      	uxth	r3, r3
    c3ba:	b2db      	uxtb	r3, r3
    c3bc:	2220      	movs	r2, #32
    c3be:	4252      	negs	r2, r2
    c3c0:	4313      	orrs	r3, r2
    c3c2:	b2da      	uxtb	r2, r3
    c3c4:	4b99      	ldr	r3, [pc, #612]	; (c62c <DigitalSideLights+0x3cc>)
    c3c6:	551a      	strb	r2, [r3, r4]
    c3c8:	4b98      	ldr	r3, [pc, #608]	; (c62c <DigitalSideLights+0x3cc>)
    c3ca:	5d1a      	ldrb	r2, [r3, r4]
    c3cc:	4b98      	ldr	r3, [pc, #608]	; (c630 <DigitalSideLights+0x3d0>)
    c3ce:	555a      	strb	r2, [r3, r5]
							switch(weighted_index){
    c3d0:	230b      	movs	r3, #11
    c3d2:	2210      	movs	r2, #16
    c3d4:	4694      	mov	ip, r2
    c3d6:	44bc      	add	ip, r7
    c3d8:	4463      	add	r3, ip
    c3da:	781b      	ldrb	r3, [r3, #0]
    c3dc:	2b05      	cmp	r3, #5
    c3de:	d900      	bls.n	c3e2 <DigitalSideLights+0x182>
    c3e0:	e220      	b.n	c824 <DigitalSideLights+0x5c4>
    c3e2:	009a      	lsls	r2, r3, #2
    c3e4:	4b93      	ldr	r3, [pc, #588]	; (c634 <DigitalSideLights+0x3d4>)
    c3e6:	18d3      	adds	r3, r2, r3
    c3e8:	681b      	ldr	r3, [r3, #0]
    c3ea:	469f      	mov	pc, r3
								case 0:
									L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (rand() >> 31);
    c3ec:	2326      	movs	r3, #38	; 0x26
    c3ee:	2210      	movs	r2, #16
    c3f0:	4694      	mov	ip, r2
    c3f2:	44bc      	add	ip, r7
    c3f4:	4463      	add	r3, ip
    c3f6:	881b      	ldrh	r3, [r3, #0]
    c3f8:	009b      	lsls	r3, r3, #2
    c3fa:	1d5d      	adds	r5, r3, #5
    c3fc:	2326      	movs	r3, #38	; 0x26
    c3fe:	2210      	movs	r2, #16
    c400:	4694      	mov	ip, r2
    c402:	44bc      	add	ip, r7
    c404:	4463      	add	r3, ip
    c406:	881b      	ldrh	r3, [r3, #0]
    c408:	009b      	lsls	r3, r3, #2
    c40a:	1d5c      	adds	r4, r3, #5
    c40c:	4b84      	ldr	r3, [pc, #528]	; (c620 <DigitalSideLights+0x3c0>)
    c40e:	4798      	blx	r3
    c410:	0003      	movs	r3, r0
    c412:	17db      	asrs	r3, r3, #31
    c414:	b2da      	uxtb	r2, r3
    c416:	4b85      	ldr	r3, [pc, #532]	; (c62c <DigitalSideLights+0x3cc>)
    c418:	551a      	strb	r2, [r3, r4]
    c41a:	4b84      	ldr	r3, [pc, #528]	; (c62c <DigitalSideLights+0x3cc>)
    c41c:	5d1a      	ldrb	r2, [r3, r4]
    c41e:	4b84      	ldr	r3, [pc, #528]	; (c630 <DigitalSideLights+0x3d0>)
    c420:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (rand() >> 23);
    c422:	2326      	movs	r3, #38	; 0x26
    c424:	2210      	movs	r2, #16
    c426:	4694      	mov	ip, r2
    c428:	44bc      	add	ip, r7
    c42a:	4463      	add	r3, ip
    c42c:	881b      	ldrh	r3, [r3, #0]
    c42e:	009b      	lsls	r3, r3, #2
    c430:	1d9d      	adds	r5, r3, #6
    c432:	2326      	movs	r3, #38	; 0x26
    c434:	2210      	movs	r2, #16
    c436:	4694      	mov	ip, r2
    c438:	44bc      	add	ip, r7
    c43a:	4463      	add	r3, ip
    c43c:	881b      	ldrh	r3, [r3, #0]
    c43e:	009b      	lsls	r3, r3, #2
    c440:	1d9c      	adds	r4, r3, #6
    c442:	4b77      	ldr	r3, [pc, #476]	; (c620 <DigitalSideLights+0x3c0>)
    c444:	4798      	blx	r3
    c446:	0003      	movs	r3, r0
    c448:	15db      	asrs	r3, r3, #23
    c44a:	b2da      	uxtb	r2, r3
    c44c:	4b77      	ldr	r3, [pc, #476]	; (c62c <DigitalSideLights+0x3cc>)
    c44e:	551a      	strb	r2, [r3, r4]
    c450:	4b76      	ldr	r3, [pc, #472]	; (c62c <DigitalSideLights+0x3cc>)
    c452:	5d1a      	ldrb	r2, [r3, r4]
    c454:	4b76      	ldr	r3, [pc, #472]	; (c630 <DigitalSideLights+0x3d0>)
    c456:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (rand() >> 23);
    c458:	2326      	movs	r3, #38	; 0x26
    c45a:	2210      	movs	r2, #16
    c45c:	4694      	mov	ip, r2
    c45e:	44bc      	add	ip, r7
    c460:	4463      	add	r3, ip
    c462:	881b      	ldrh	r3, [r3, #0]
    c464:	009b      	lsls	r3, r3, #2
    c466:	1ddd      	adds	r5, r3, #7
    c468:	2326      	movs	r3, #38	; 0x26
    c46a:	2210      	movs	r2, #16
    c46c:	4694      	mov	ip, r2
    c46e:	44bc      	add	ip, r7
    c470:	4463      	add	r3, ip
    c472:	881b      	ldrh	r3, [r3, #0]
    c474:	009b      	lsls	r3, r3, #2
    c476:	1ddc      	adds	r4, r3, #7
    c478:	4b69      	ldr	r3, [pc, #420]	; (c620 <DigitalSideLights+0x3c0>)
    c47a:	4798      	blx	r3
    c47c:	0003      	movs	r3, r0
    c47e:	15db      	asrs	r3, r3, #23
    c480:	b2da      	uxtb	r2, r3
    c482:	4b6a      	ldr	r3, [pc, #424]	; (c62c <DigitalSideLights+0x3cc>)
    c484:	551a      	strb	r2, [r3, r4]
    c486:	4b69      	ldr	r3, [pc, #420]	; (c62c <DigitalSideLights+0x3cc>)
    c488:	5d1a      	ldrb	r2, [r3, r4]
    c48a:	4b69      	ldr	r3, [pc, #420]	; (c630 <DigitalSideLights+0x3d0>)
    c48c:	555a      	strb	r2, [r3, r5]
									break;
    c48e:	e1c9      	b.n	c824 <DigitalSideLights+0x5c4>
								case 1:
									L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (rand() >> 23);
    c490:	2326      	movs	r3, #38	; 0x26
    c492:	2210      	movs	r2, #16
    c494:	4694      	mov	ip, r2
    c496:	44bc      	add	ip, r7
    c498:	4463      	add	r3, ip
    c49a:	881b      	ldrh	r3, [r3, #0]
    c49c:	009b      	lsls	r3, r3, #2
    c49e:	1d5d      	adds	r5, r3, #5
    c4a0:	2326      	movs	r3, #38	; 0x26
    c4a2:	2210      	movs	r2, #16
    c4a4:	4694      	mov	ip, r2
    c4a6:	44bc      	add	ip, r7
    c4a8:	4463      	add	r3, ip
    c4aa:	881b      	ldrh	r3, [r3, #0]
    c4ac:	009b      	lsls	r3, r3, #2
    c4ae:	1d5c      	adds	r4, r3, #5
    c4b0:	4b5b      	ldr	r3, [pc, #364]	; (c620 <DigitalSideLights+0x3c0>)
    c4b2:	4798      	blx	r3
    c4b4:	0003      	movs	r3, r0
    c4b6:	15db      	asrs	r3, r3, #23
    c4b8:	b2da      	uxtb	r2, r3
    c4ba:	4b5c      	ldr	r3, [pc, #368]	; (c62c <DigitalSideLights+0x3cc>)
    c4bc:	551a      	strb	r2, [r3, r4]
    c4be:	4b5b      	ldr	r3, [pc, #364]	; (c62c <DigitalSideLights+0x3cc>)
    c4c0:	5d1a      	ldrb	r2, [r3, r4]
    c4c2:	4b5b      	ldr	r3, [pc, #364]	; (c630 <DigitalSideLights+0x3d0>)
    c4c4:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (rand() >> 31);
    c4c6:	2326      	movs	r3, #38	; 0x26
    c4c8:	2210      	movs	r2, #16
    c4ca:	4694      	mov	ip, r2
    c4cc:	44bc      	add	ip, r7
    c4ce:	4463      	add	r3, ip
    c4d0:	881b      	ldrh	r3, [r3, #0]
    c4d2:	009b      	lsls	r3, r3, #2
    c4d4:	1d9d      	adds	r5, r3, #6
    c4d6:	2326      	movs	r3, #38	; 0x26
    c4d8:	2210      	movs	r2, #16
    c4da:	4694      	mov	ip, r2
    c4dc:	44bc      	add	ip, r7
    c4de:	4463      	add	r3, ip
    c4e0:	881b      	ldrh	r3, [r3, #0]
    c4e2:	009b      	lsls	r3, r3, #2
    c4e4:	1d9c      	adds	r4, r3, #6
    c4e6:	4b4e      	ldr	r3, [pc, #312]	; (c620 <DigitalSideLights+0x3c0>)
    c4e8:	4798      	blx	r3
    c4ea:	0003      	movs	r3, r0
    c4ec:	17db      	asrs	r3, r3, #31
    c4ee:	b2da      	uxtb	r2, r3
    c4f0:	4b4e      	ldr	r3, [pc, #312]	; (c62c <DigitalSideLights+0x3cc>)
    c4f2:	551a      	strb	r2, [r3, r4]
    c4f4:	4b4d      	ldr	r3, [pc, #308]	; (c62c <DigitalSideLights+0x3cc>)
    c4f6:	5d1a      	ldrb	r2, [r3, r4]
    c4f8:	4b4d      	ldr	r3, [pc, #308]	; (c630 <DigitalSideLights+0x3d0>)
    c4fa:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (rand() >> 23);
    c4fc:	2326      	movs	r3, #38	; 0x26
    c4fe:	2210      	movs	r2, #16
    c500:	4694      	mov	ip, r2
    c502:	44bc      	add	ip, r7
    c504:	4463      	add	r3, ip
    c506:	881b      	ldrh	r3, [r3, #0]
    c508:	009b      	lsls	r3, r3, #2
    c50a:	1ddd      	adds	r5, r3, #7
    c50c:	2326      	movs	r3, #38	; 0x26
    c50e:	2210      	movs	r2, #16
    c510:	4694      	mov	ip, r2
    c512:	44bc      	add	ip, r7
    c514:	4463      	add	r3, ip
    c516:	881b      	ldrh	r3, [r3, #0]
    c518:	009b      	lsls	r3, r3, #2
    c51a:	1ddc      	adds	r4, r3, #7
    c51c:	4b40      	ldr	r3, [pc, #256]	; (c620 <DigitalSideLights+0x3c0>)
    c51e:	4798      	blx	r3
    c520:	0003      	movs	r3, r0
    c522:	15db      	asrs	r3, r3, #23
    c524:	b2da      	uxtb	r2, r3
    c526:	4b41      	ldr	r3, [pc, #260]	; (c62c <DigitalSideLights+0x3cc>)
    c528:	551a      	strb	r2, [r3, r4]
    c52a:	4b40      	ldr	r3, [pc, #256]	; (c62c <DigitalSideLights+0x3cc>)
    c52c:	5d1a      	ldrb	r2, [r3, r4]
    c52e:	4b40      	ldr	r3, [pc, #256]	; (c630 <DigitalSideLights+0x3d0>)
    c530:	555a      	strb	r2, [r3, r5]
									break;
    c532:	e177      	b.n	c824 <DigitalSideLights+0x5c4>
								case 2:
									L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (rand() >> 23);
    c534:	2326      	movs	r3, #38	; 0x26
    c536:	2210      	movs	r2, #16
    c538:	4694      	mov	ip, r2
    c53a:	44bc      	add	ip, r7
    c53c:	4463      	add	r3, ip
    c53e:	881b      	ldrh	r3, [r3, #0]
    c540:	009b      	lsls	r3, r3, #2
    c542:	1d5d      	adds	r5, r3, #5
    c544:	2326      	movs	r3, #38	; 0x26
    c546:	2210      	movs	r2, #16
    c548:	4694      	mov	ip, r2
    c54a:	44bc      	add	ip, r7
    c54c:	4463      	add	r3, ip
    c54e:	881b      	ldrh	r3, [r3, #0]
    c550:	009b      	lsls	r3, r3, #2
    c552:	1d5c      	adds	r4, r3, #5
    c554:	4b32      	ldr	r3, [pc, #200]	; (c620 <DigitalSideLights+0x3c0>)
    c556:	4798      	blx	r3
    c558:	0003      	movs	r3, r0
    c55a:	15db      	asrs	r3, r3, #23
    c55c:	b2da      	uxtb	r2, r3
    c55e:	4b33      	ldr	r3, [pc, #204]	; (c62c <DigitalSideLights+0x3cc>)
    c560:	551a      	strb	r2, [r3, r4]
    c562:	4b32      	ldr	r3, [pc, #200]	; (c62c <DigitalSideLights+0x3cc>)
    c564:	5d1a      	ldrb	r2, [r3, r4]
    c566:	4b32      	ldr	r3, [pc, #200]	; (c630 <DigitalSideLights+0x3d0>)
    c568:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (rand() >> 23);
    c56a:	2326      	movs	r3, #38	; 0x26
    c56c:	2210      	movs	r2, #16
    c56e:	4694      	mov	ip, r2
    c570:	44bc      	add	ip, r7
    c572:	4463      	add	r3, ip
    c574:	881b      	ldrh	r3, [r3, #0]
    c576:	009b      	lsls	r3, r3, #2
    c578:	1d9d      	adds	r5, r3, #6
    c57a:	2326      	movs	r3, #38	; 0x26
    c57c:	2210      	movs	r2, #16
    c57e:	4694      	mov	ip, r2
    c580:	44bc      	add	ip, r7
    c582:	4463      	add	r3, ip
    c584:	881b      	ldrh	r3, [r3, #0]
    c586:	009b      	lsls	r3, r3, #2
    c588:	1d9c      	adds	r4, r3, #6
    c58a:	4b25      	ldr	r3, [pc, #148]	; (c620 <DigitalSideLights+0x3c0>)
    c58c:	4798      	blx	r3
    c58e:	0003      	movs	r3, r0
    c590:	15db      	asrs	r3, r3, #23
    c592:	b2da      	uxtb	r2, r3
    c594:	4b25      	ldr	r3, [pc, #148]	; (c62c <DigitalSideLights+0x3cc>)
    c596:	551a      	strb	r2, [r3, r4]
    c598:	4b24      	ldr	r3, [pc, #144]	; (c62c <DigitalSideLights+0x3cc>)
    c59a:	5d1a      	ldrb	r2, [r3, r4]
    c59c:	4b24      	ldr	r3, [pc, #144]	; (c630 <DigitalSideLights+0x3d0>)
    c59e:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (rand() >> 31);
    c5a0:	2326      	movs	r3, #38	; 0x26
    c5a2:	2210      	movs	r2, #16
    c5a4:	4694      	mov	ip, r2
    c5a6:	44bc      	add	ip, r7
    c5a8:	4463      	add	r3, ip
    c5aa:	881b      	ldrh	r3, [r3, #0]
    c5ac:	009b      	lsls	r3, r3, #2
    c5ae:	1ddd      	adds	r5, r3, #7
    c5b0:	2326      	movs	r3, #38	; 0x26
    c5b2:	2210      	movs	r2, #16
    c5b4:	4694      	mov	ip, r2
    c5b6:	44bc      	add	ip, r7
    c5b8:	4463      	add	r3, ip
    c5ba:	881b      	ldrh	r3, [r3, #0]
    c5bc:	009b      	lsls	r3, r3, #2
    c5be:	1ddc      	adds	r4, r3, #7
    c5c0:	4b17      	ldr	r3, [pc, #92]	; (c620 <DigitalSideLights+0x3c0>)
    c5c2:	4798      	blx	r3
    c5c4:	0003      	movs	r3, r0
    c5c6:	17db      	asrs	r3, r3, #31
    c5c8:	b2da      	uxtb	r2, r3
    c5ca:	4b18      	ldr	r3, [pc, #96]	; (c62c <DigitalSideLights+0x3cc>)
    c5cc:	551a      	strb	r2, [r3, r4]
    c5ce:	4b17      	ldr	r3, [pc, #92]	; (c62c <DigitalSideLights+0x3cc>)
    c5d0:	5d1a      	ldrb	r2, [r3, r4]
    c5d2:	4b17      	ldr	r3, [pc, #92]	; (c630 <DigitalSideLights+0x3d0>)
    c5d4:	555a      	strb	r2, [r3, r5]
									break;
    c5d6:	e125      	b.n	c824 <DigitalSideLights+0x5c4>
    c5d8:	200000e1 	.word	0x200000e1
    c5dc:	00019ad9 	.word	0x00019ad9
    c5e0:	200003c4 	.word	0x200003c4
    c5e4:	00009fbd 	.word	0x00009fbd
    c5e8:	200000e0 	.word	0x200000e0
    c5ec:	2000003d 	.word	0x2000003d
    c5f0:	0001cf08 	.word	0x0001cf08
    c5f4:	200000b5 	.word	0x200000b5
    c5f8:	200000b6 	.word	0x200000b6
    c5fc:	200000b7 	.word	0x200000b7
    c600:	0001c665 	.word	0x0001c665
    c604:	0001bad1 	.word	0x0001bad1
    c608:	3d70a3d7 	.word	0x3d70a3d7
    c60c:	3fd3d70a 	.word	0x3fd3d70a
    c610:	00019e25 	.word	0x00019e25
    c614:	0000e07d 	.word	0x0000e07d
    c618:	20000470 	.word	0x20000470
    c61c:	000199c5 	.word	0x000199c5
    c620:	0001c9e9 	.word	0x0001c9e9
    c624:	15555555 	.word	0x15555555
    c628:	200000b8 	.word	0x200000b8
    c62c:	200005c8 	.word	0x200005c8
    c630:	2000148c 	.word	0x2000148c
    c634:	0001cf2c 	.word	0x0001cf2c
								case 3:
									L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (rand() >> 23);
    c638:	2326      	movs	r3, #38	; 0x26
    c63a:	2210      	movs	r2, #16
    c63c:	4694      	mov	ip, r2
    c63e:	44bc      	add	ip, r7
    c640:	4463      	add	r3, ip
    c642:	881b      	ldrh	r3, [r3, #0]
    c644:	009b      	lsls	r3, r3, #2
    c646:	1d5d      	adds	r5, r3, #5
    c648:	2326      	movs	r3, #38	; 0x26
    c64a:	2210      	movs	r2, #16
    c64c:	4694      	mov	ip, r2
    c64e:	44bc      	add	ip, r7
    c650:	4463      	add	r3, ip
    c652:	881b      	ldrh	r3, [r3, #0]
    c654:	009b      	lsls	r3, r3, #2
    c656:	1d5c      	adds	r4, r3, #5
    c658:	4be1      	ldr	r3, [pc, #900]	; (c9e0 <DigitalSideLights+0x780>)
    c65a:	4798      	blx	r3
    c65c:	0003      	movs	r3, r0
    c65e:	15db      	asrs	r3, r3, #23
    c660:	b2da      	uxtb	r2, r3
    c662:	4be0      	ldr	r3, [pc, #896]	; (c9e4 <DigitalSideLights+0x784>)
    c664:	551a      	strb	r2, [r3, r4]
    c666:	4bdf      	ldr	r3, [pc, #892]	; (c9e4 <DigitalSideLights+0x784>)
    c668:	5d1a      	ldrb	r2, [r3, r4]
    c66a:	4bdf      	ldr	r3, [pc, #892]	; (c9e8 <DigitalSideLights+0x788>)
    c66c:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (rand() >> 27);
    c66e:	2326      	movs	r3, #38	; 0x26
    c670:	2210      	movs	r2, #16
    c672:	4694      	mov	ip, r2
    c674:	44bc      	add	ip, r7
    c676:	4463      	add	r3, ip
    c678:	881b      	ldrh	r3, [r3, #0]
    c67a:	009b      	lsls	r3, r3, #2
    c67c:	1d9d      	adds	r5, r3, #6
    c67e:	2326      	movs	r3, #38	; 0x26
    c680:	2210      	movs	r2, #16
    c682:	4694      	mov	ip, r2
    c684:	44bc      	add	ip, r7
    c686:	4463      	add	r3, ip
    c688:	881b      	ldrh	r3, [r3, #0]
    c68a:	009b      	lsls	r3, r3, #2
    c68c:	1d9c      	adds	r4, r3, #6
    c68e:	4bd4      	ldr	r3, [pc, #848]	; (c9e0 <DigitalSideLights+0x780>)
    c690:	4798      	blx	r3
    c692:	0003      	movs	r3, r0
    c694:	16db      	asrs	r3, r3, #27
    c696:	b2da      	uxtb	r2, r3
    c698:	4bd2      	ldr	r3, [pc, #840]	; (c9e4 <DigitalSideLights+0x784>)
    c69a:	551a      	strb	r2, [r3, r4]
    c69c:	4bd1      	ldr	r3, [pc, #836]	; (c9e4 <DigitalSideLights+0x784>)
    c69e:	5d1a      	ldrb	r2, [r3, r4]
    c6a0:	4bd1      	ldr	r3, [pc, #836]	; (c9e8 <DigitalSideLights+0x788>)
    c6a2:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (rand() >> 27);
    c6a4:	2326      	movs	r3, #38	; 0x26
    c6a6:	2210      	movs	r2, #16
    c6a8:	4694      	mov	ip, r2
    c6aa:	44bc      	add	ip, r7
    c6ac:	4463      	add	r3, ip
    c6ae:	881b      	ldrh	r3, [r3, #0]
    c6b0:	009b      	lsls	r3, r3, #2
    c6b2:	1ddd      	adds	r5, r3, #7
    c6b4:	2326      	movs	r3, #38	; 0x26
    c6b6:	2210      	movs	r2, #16
    c6b8:	4694      	mov	ip, r2
    c6ba:	44bc      	add	ip, r7
    c6bc:	4463      	add	r3, ip
    c6be:	881b      	ldrh	r3, [r3, #0]
    c6c0:	009b      	lsls	r3, r3, #2
    c6c2:	1ddc      	adds	r4, r3, #7
    c6c4:	4bc6      	ldr	r3, [pc, #792]	; (c9e0 <DigitalSideLights+0x780>)
    c6c6:	4798      	blx	r3
    c6c8:	0003      	movs	r3, r0
    c6ca:	16db      	asrs	r3, r3, #27
    c6cc:	b2da      	uxtb	r2, r3
    c6ce:	4bc5      	ldr	r3, [pc, #788]	; (c9e4 <DigitalSideLights+0x784>)
    c6d0:	551a      	strb	r2, [r3, r4]
    c6d2:	4bc4      	ldr	r3, [pc, #784]	; (c9e4 <DigitalSideLights+0x784>)
    c6d4:	5d1a      	ldrb	r2, [r3, r4]
    c6d6:	4bc4      	ldr	r3, [pc, #784]	; (c9e8 <DigitalSideLights+0x788>)
    c6d8:	555a      	strb	r2, [r3, r5]
									break;
    c6da:	e0a3      	b.n	c824 <DigitalSideLights+0x5c4>
								case 4:
									L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (rand() >> 27);
    c6dc:	2326      	movs	r3, #38	; 0x26
    c6de:	2210      	movs	r2, #16
    c6e0:	4694      	mov	ip, r2
    c6e2:	44bc      	add	ip, r7
    c6e4:	4463      	add	r3, ip
    c6e6:	881b      	ldrh	r3, [r3, #0]
    c6e8:	009b      	lsls	r3, r3, #2
    c6ea:	1d5d      	adds	r5, r3, #5
    c6ec:	2326      	movs	r3, #38	; 0x26
    c6ee:	2210      	movs	r2, #16
    c6f0:	4694      	mov	ip, r2
    c6f2:	44bc      	add	ip, r7
    c6f4:	4463      	add	r3, ip
    c6f6:	881b      	ldrh	r3, [r3, #0]
    c6f8:	009b      	lsls	r3, r3, #2
    c6fa:	1d5c      	adds	r4, r3, #5
    c6fc:	4bb8      	ldr	r3, [pc, #736]	; (c9e0 <DigitalSideLights+0x780>)
    c6fe:	4798      	blx	r3
    c700:	0003      	movs	r3, r0
    c702:	16db      	asrs	r3, r3, #27
    c704:	b2da      	uxtb	r2, r3
    c706:	4bb7      	ldr	r3, [pc, #732]	; (c9e4 <DigitalSideLights+0x784>)
    c708:	551a      	strb	r2, [r3, r4]
    c70a:	4bb6      	ldr	r3, [pc, #728]	; (c9e4 <DigitalSideLights+0x784>)
    c70c:	5d1a      	ldrb	r2, [r3, r4]
    c70e:	4bb6      	ldr	r3, [pc, #728]	; (c9e8 <DigitalSideLights+0x788>)
    c710:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (rand() >> 23);
    c712:	2326      	movs	r3, #38	; 0x26
    c714:	2210      	movs	r2, #16
    c716:	4694      	mov	ip, r2
    c718:	44bc      	add	ip, r7
    c71a:	4463      	add	r3, ip
    c71c:	881b      	ldrh	r3, [r3, #0]
    c71e:	009b      	lsls	r3, r3, #2
    c720:	1d9d      	adds	r5, r3, #6
    c722:	2326      	movs	r3, #38	; 0x26
    c724:	2210      	movs	r2, #16
    c726:	4694      	mov	ip, r2
    c728:	44bc      	add	ip, r7
    c72a:	4463      	add	r3, ip
    c72c:	881b      	ldrh	r3, [r3, #0]
    c72e:	009b      	lsls	r3, r3, #2
    c730:	1d9c      	adds	r4, r3, #6
    c732:	4bab      	ldr	r3, [pc, #684]	; (c9e0 <DigitalSideLights+0x780>)
    c734:	4798      	blx	r3
    c736:	0003      	movs	r3, r0
    c738:	15db      	asrs	r3, r3, #23
    c73a:	b2da      	uxtb	r2, r3
    c73c:	4ba9      	ldr	r3, [pc, #676]	; (c9e4 <DigitalSideLights+0x784>)
    c73e:	551a      	strb	r2, [r3, r4]
    c740:	4ba8      	ldr	r3, [pc, #672]	; (c9e4 <DigitalSideLights+0x784>)
    c742:	5d1a      	ldrb	r2, [r3, r4]
    c744:	4ba8      	ldr	r3, [pc, #672]	; (c9e8 <DigitalSideLights+0x788>)
    c746:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (rand() >> 27);
    c748:	2326      	movs	r3, #38	; 0x26
    c74a:	2210      	movs	r2, #16
    c74c:	4694      	mov	ip, r2
    c74e:	44bc      	add	ip, r7
    c750:	4463      	add	r3, ip
    c752:	881b      	ldrh	r3, [r3, #0]
    c754:	009b      	lsls	r3, r3, #2
    c756:	1ddd      	adds	r5, r3, #7
    c758:	2326      	movs	r3, #38	; 0x26
    c75a:	2210      	movs	r2, #16
    c75c:	4694      	mov	ip, r2
    c75e:	44bc      	add	ip, r7
    c760:	4463      	add	r3, ip
    c762:	881b      	ldrh	r3, [r3, #0]
    c764:	009b      	lsls	r3, r3, #2
    c766:	1ddc      	adds	r4, r3, #7
    c768:	4b9d      	ldr	r3, [pc, #628]	; (c9e0 <DigitalSideLights+0x780>)
    c76a:	4798      	blx	r3
    c76c:	0003      	movs	r3, r0
    c76e:	16db      	asrs	r3, r3, #27
    c770:	b2da      	uxtb	r2, r3
    c772:	4b9c      	ldr	r3, [pc, #624]	; (c9e4 <DigitalSideLights+0x784>)
    c774:	551a      	strb	r2, [r3, r4]
    c776:	4b9b      	ldr	r3, [pc, #620]	; (c9e4 <DigitalSideLights+0x784>)
    c778:	5d1a      	ldrb	r2, [r3, r4]
    c77a:	4b9b      	ldr	r3, [pc, #620]	; (c9e8 <DigitalSideLights+0x788>)
    c77c:	555a      	strb	r2, [r3, r5]
									break;
    c77e:	e051      	b.n	c824 <DigitalSideLights+0x5c4>
								case 5:
									L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (rand() >> 27);
    c780:	2326      	movs	r3, #38	; 0x26
    c782:	2210      	movs	r2, #16
    c784:	4694      	mov	ip, r2
    c786:	44bc      	add	ip, r7
    c788:	4463      	add	r3, ip
    c78a:	881b      	ldrh	r3, [r3, #0]
    c78c:	009b      	lsls	r3, r3, #2
    c78e:	1d5d      	adds	r5, r3, #5
    c790:	2326      	movs	r3, #38	; 0x26
    c792:	2210      	movs	r2, #16
    c794:	4694      	mov	ip, r2
    c796:	44bc      	add	ip, r7
    c798:	4463      	add	r3, ip
    c79a:	881b      	ldrh	r3, [r3, #0]
    c79c:	009b      	lsls	r3, r3, #2
    c79e:	1d5c      	adds	r4, r3, #5
    c7a0:	4b8f      	ldr	r3, [pc, #572]	; (c9e0 <DigitalSideLights+0x780>)
    c7a2:	4798      	blx	r3
    c7a4:	0003      	movs	r3, r0
    c7a6:	16db      	asrs	r3, r3, #27
    c7a8:	b2da      	uxtb	r2, r3
    c7aa:	4b8e      	ldr	r3, [pc, #568]	; (c9e4 <DigitalSideLights+0x784>)
    c7ac:	551a      	strb	r2, [r3, r4]
    c7ae:	4b8d      	ldr	r3, [pc, #564]	; (c9e4 <DigitalSideLights+0x784>)
    c7b0:	5d1a      	ldrb	r2, [r3, r4]
    c7b2:	4b8d      	ldr	r3, [pc, #564]	; (c9e8 <DigitalSideLights+0x788>)
    c7b4:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (rand() >> 27);
    c7b6:	2326      	movs	r3, #38	; 0x26
    c7b8:	2210      	movs	r2, #16
    c7ba:	4694      	mov	ip, r2
    c7bc:	44bc      	add	ip, r7
    c7be:	4463      	add	r3, ip
    c7c0:	881b      	ldrh	r3, [r3, #0]
    c7c2:	009b      	lsls	r3, r3, #2
    c7c4:	1d9d      	adds	r5, r3, #6
    c7c6:	2326      	movs	r3, #38	; 0x26
    c7c8:	2210      	movs	r2, #16
    c7ca:	4694      	mov	ip, r2
    c7cc:	44bc      	add	ip, r7
    c7ce:	4463      	add	r3, ip
    c7d0:	881b      	ldrh	r3, [r3, #0]
    c7d2:	009b      	lsls	r3, r3, #2
    c7d4:	1d9c      	adds	r4, r3, #6
    c7d6:	4b82      	ldr	r3, [pc, #520]	; (c9e0 <DigitalSideLights+0x780>)
    c7d8:	4798      	blx	r3
    c7da:	0003      	movs	r3, r0
    c7dc:	16db      	asrs	r3, r3, #27
    c7de:	b2da      	uxtb	r2, r3
    c7e0:	4b80      	ldr	r3, [pc, #512]	; (c9e4 <DigitalSideLights+0x784>)
    c7e2:	551a      	strb	r2, [r3, r4]
    c7e4:	4b7f      	ldr	r3, [pc, #508]	; (c9e4 <DigitalSideLights+0x784>)
    c7e6:	5d1a      	ldrb	r2, [r3, r4]
    c7e8:	4b7f      	ldr	r3, [pc, #508]	; (c9e8 <DigitalSideLights+0x788>)
    c7ea:	555a      	strb	r2, [r3, r5]
									L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (rand() >> 23);
    c7ec:	2326      	movs	r3, #38	; 0x26
    c7ee:	2210      	movs	r2, #16
    c7f0:	4694      	mov	ip, r2
    c7f2:	44bc      	add	ip, r7
    c7f4:	4463      	add	r3, ip
    c7f6:	881b      	ldrh	r3, [r3, #0]
    c7f8:	009b      	lsls	r3, r3, #2
    c7fa:	1ddd      	adds	r5, r3, #7
    c7fc:	2326      	movs	r3, #38	; 0x26
    c7fe:	2210      	movs	r2, #16
    c800:	4694      	mov	ip, r2
    c802:	44bc      	add	ip, r7
    c804:	4463      	add	r3, ip
    c806:	881b      	ldrh	r3, [r3, #0]
    c808:	009b      	lsls	r3, r3, #2
    c80a:	1ddc      	adds	r4, r3, #7
    c80c:	4b74      	ldr	r3, [pc, #464]	; (c9e0 <DigitalSideLights+0x780>)
    c80e:	4798      	blx	r3
    c810:	0003      	movs	r3, r0
    c812:	15db      	asrs	r3, r3, #23
    c814:	b2da      	uxtb	r2, r3
    c816:	4b73      	ldr	r3, [pc, #460]	; (c9e4 <DigitalSideLights+0x784>)
    c818:	551a      	strb	r2, [r3, r4]
    c81a:	4b72      	ldr	r3, [pc, #456]	; (c9e4 <DigitalSideLights+0x784>)
    c81c:	5d1a      	ldrb	r2, [r3, r4]
    c81e:	4b72      	ldr	r3, [pc, #456]	; (c9e8 <DigitalSideLights+0x788>)
    c820:	555a      	strb	r2, [r3, r5]
									break;
    c822:	46c0      	nop			; (mov r8, r8)
						for(uint16_t i = 0; i < led_num; i++)
    c824:	2326      	movs	r3, #38	; 0x26
    c826:	2210      	movs	r2, #16
    c828:	4694      	mov	ip, r2
    c82a:	44bc      	add	ip, r7
    c82c:	4463      	add	r3, ip
    c82e:	881a      	ldrh	r2, [r3, #0]
    c830:	2326      	movs	r3, #38	; 0x26
    c832:	2110      	movs	r1, #16
    c834:	468c      	mov	ip, r1
    c836:	44bc      	add	ip, r7
    c838:	4463      	add	r3, ip
    c83a:	3201      	adds	r2, #1
    c83c:	801a      	strh	r2, [r3, #0]
    c83e:	4b6b      	ldr	r3, [pc, #428]	; (c9ec <DigitalSideLights+0x78c>)
    c840:	781b      	ldrb	r3, [r3, #0]
    c842:	b29b      	uxth	r3, r3
    c844:	2226      	movs	r2, #38	; 0x26
    c846:	2110      	movs	r1, #16
    c848:	468c      	mov	ip, r1
    c84a:	44bc      	add	ip, r7
    c84c:	4462      	add	r2, ip
    c84e:	8812      	ldrh	r2, [r2, #0]
    c850:	429a      	cmp	r2, r3
    c852:	d200      	bcs.n	c856 <DigitalSideLights+0x5f6>
    c854:	e57e      	b.n	c354 <DigitalSideLights+0xf4>
							}
						}
					}
					break;
    c856:	f000 fd3e 	bl	d2d6 <DigitalSideLights+0x1076>
				}
				case MODE_DIGITAL_GRADIENT_CYCLE:
				{
					uint16_t x = (uint16_t)(millis()/((101.0-Digital_Cycle_Rate)/20.0))%(764*Digital_Cycle_Zoom);
    c85a:	4b65      	ldr	r3, [pc, #404]	; (c9f0 <DigitalSideLights+0x790>)
    c85c:	4798      	blx	r3
    c85e:	0002      	movs	r2, r0
    c860:	4b64      	ldr	r3, [pc, #400]	; (c9f4 <DigitalSideLights+0x794>)
    c862:	0010      	movs	r0, r2
    c864:	4798      	blx	r3
    c866:	0005      	movs	r5, r0
    c868:	000e      	movs	r6, r1
    c86a:	4b63      	ldr	r3, [pc, #396]	; (c9f8 <DigitalSideLights+0x798>)
    c86c:	781b      	ldrb	r3, [r3, #0]
    c86e:	001a      	movs	r2, r3
    c870:	4b62      	ldr	r3, [pc, #392]	; (c9fc <DigitalSideLights+0x79c>)
    c872:	0010      	movs	r0, r2
    c874:	4798      	blx	r3
    c876:	0002      	movs	r2, r0
    c878:	000b      	movs	r3, r1
    c87a:	4c61      	ldr	r4, [pc, #388]	; (ca00 <DigitalSideLights+0x7a0>)
    c87c:	2000      	movs	r0, #0
    c87e:	4961      	ldr	r1, [pc, #388]	; (ca04 <DigitalSideLights+0x7a4>)
    c880:	47a0      	blx	r4
    c882:	0003      	movs	r3, r0
    c884:	000c      	movs	r4, r1
    c886:	0018      	movs	r0, r3
    c888:	0021      	movs	r1, r4
    c88a:	4c5f      	ldr	r4, [pc, #380]	; (ca08 <DigitalSideLights+0x7a8>)
    c88c:	2200      	movs	r2, #0
    c88e:	4b5f      	ldr	r3, [pc, #380]	; (ca0c <DigitalSideLights+0x7ac>)
    c890:	47a0      	blx	r4
    c892:	0003      	movs	r3, r0
    c894:	000c      	movs	r4, r1
    c896:	001a      	movs	r2, r3
    c898:	0023      	movs	r3, r4
    c89a:	4c5b      	ldr	r4, [pc, #364]	; (ca08 <DigitalSideLights+0x7a8>)
    c89c:	0028      	movs	r0, r5
    c89e:	0031      	movs	r1, r6
    c8a0:	47a0      	blx	r4
    c8a2:	0003      	movs	r3, r0
    c8a4:	000c      	movs	r4, r1
    c8a6:	0019      	movs	r1, r3
    c8a8:	0022      	movs	r2, r4
    c8aa:	4b59      	ldr	r3, [pc, #356]	; (ca10 <DigitalSideLights+0x7b0>)
    c8ac:	0008      	movs	r0, r1
    c8ae:	0011      	movs	r1, r2
    c8b0:	4798      	blx	r3
    c8b2:	0003      	movs	r3, r0
    c8b4:	b29b      	uxth	r3, r3
    c8b6:	0018      	movs	r0, r3
    c8b8:	4b56      	ldr	r3, [pc, #344]	; (ca14 <DigitalSideLights+0x7b4>)
    c8ba:	781b      	ldrb	r3, [r3, #0]
    c8bc:	001a      	movs	r2, r3
    c8be:	23bf      	movs	r3, #191	; 0xbf
    c8c0:	009b      	lsls	r3, r3, #2
    c8c2:	435a      	muls	r2, r3
    c8c4:	4b54      	ldr	r3, [pc, #336]	; (ca18 <DigitalSideLights+0x7b8>)
    c8c6:	0011      	movs	r1, r2
    c8c8:	4798      	blx	r3
    c8ca:	000b      	movs	r3, r1
    c8cc:	001a      	movs	r2, r3
    c8ce:	2308      	movs	r3, #8
    c8d0:	2110      	movs	r1, #16
    c8d2:	468c      	mov	ip, r1
    c8d4:	44bc      	add	ip, r7
    c8d6:	4463      	add	r3, ip
    c8d8:	801a      	strh	r2, [r3, #0]
					setDigitalHue(x, Digital_Cycle_Zoom, 0, (uint16_t)(Digital_Cycle_Brightness*(31.0/100.0)), false);
    c8da:	4b4e      	ldr	r3, [pc, #312]	; (ca14 <DigitalSideLights+0x7b4>)
    c8dc:	781d      	ldrb	r5, [r3, #0]
    c8de:	4b4f      	ldr	r3, [pc, #316]	; (ca1c <DigitalSideLights+0x7bc>)
    c8e0:	781b      	ldrb	r3, [r3, #0]
    c8e2:	001a      	movs	r2, r3
    c8e4:	4b45      	ldr	r3, [pc, #276]	; (c9fc <DigitalSideLights+0x79c>)
    c8e6:	0010      	movs	r0, r2
    c8e8:	4798      	blx	r3
    c8ea:	4c4d      	ldr	r4, [pc, #308]	; (ca20 <DigitalSideLights+0x7c0>)
    c8ec:	4a4d      	ldr	r2, [pc, #308]	; (ca24 <DigitalSideLights+0x7c4>)
    c8ee:	4b4e      	ldr	r3, [pc, #312]	; (ca28 <DigitalSideLights+0x7c8>)
    c8f0:	47a0      	blx	r4
    c8f2:	0003      	movs	r3, r0
    c8f4:	000c      	movs	r4, r1
    c8f6:	0019      	movs	r1, r3
    c8f8:	0022      	movs	r2, r4
    c8fa:	4b45      	ldr	r3, [pc, #276]	; (ca10 <DigitalSideLights+0x7b0>)
    c8fc:	0008      	movs	r0, r1
    c8fe:	0011      	movs	r1, r2
    c900:	4798      	blx	r3
    c902:	0003      	movs	r3, r0
    c904:	b29b      	uxth	r3, r3
    c906:	b2da      	uxtb	r2, r3
    c908:	2308      	movs	r3, #8
    c90a:	2110      	movs	r1, #16
    c90c:	468c      	mov	ip, r1
    c90e:	44bc      	add	ip, r7
    c910:	4463      	add	r3, ip
    c912:	8818      	ldrh	r0, [r3, #0]
    c914:	2300      	movs	r3, #0
    c916:	9300      	str	r3, [sp, #0]
    c918:	0013      	movs	r3, r2
    c91a:	2200      	movs	r2, #0
    c91c:	0029      	movs	r1, r5
    c91e:	4c43      	ldr	r4, [pc, #268]	; (ca2c <DigitalSideLights+0x7cc>)
    c920:	47a0      	blx	r4
					break;
    c922:	f000 fcdd 	bl	d2e0 <DigitalSideLights+0x1080>
				}
				case MODE_DIGITAL_COMPASS_CYCLE:
				{
					uint8_t temp_zoom = 2;
    c926:	2317      	movs	r3, #23
    c928:	18fb      	adds	r3, r7, r3
    c92a:	2202      	movs	r2, #2
    c92c:	701a      	strb	r2, [r3, #0]
					setDigitalHue((2*temp_zoom)*(heading/360.0)*(764*temp_zoom), temp_zoom, 0, (uint16_t)(Digital_Compass_Brightness*(31.0/100.0)), false);
    c92e:	2317      	movs	r3, #23
    c930:	18fb      	adds	r3, r7, r3
    c932:	781b      	ldrb	r3, [r3, #0]
    c934:	005a      	lsls	r2, r3, #1
    c936:	4b31      	ldr	r3, [pc, #196]	; (c9fc <DigitalSideLights+0x79c>)
    c938:	0010      	movs	r0, r2
    c93a:	4798      	blx	r3
    c93c:	0005      	movs	r5, r0
    c93e:	000e      	movs	r6, r1
    c940:	4b3b      	ldr	r3, [pc, #236]	; (ca30 <DigitalSideLights+0x7d0>)
    c942:	681a      	ldr	r2, [r3, #0]
    c944:	4b3b      	ldr	r3, [pc, #236]	; (ca34 <DigitalSideLights+0x7d4>)
    c946:	1c10      	adds	r0, r2, #0
    c948:	4798      	blx	r3
    c94a:	4c2f      	ldr	r4, [pc, #188]	; (ca08 <DigitalSideLights+0x7a8>)
    c94c:	2200      	movs	r2, #0
    c94e:	4b3a      	ldr	r3, [pc, #232]	; (ca38 <DigitalSideLights+0x7d8>)
    c950:	47a0      	blx	r4
    c952:	0003      	movs	r3, r0
    c954:	000c      	movs	r4, r1
    c956:	001a      	movs	r2, r3
    c958:	0023      	movs	r3, r4
    c95a:	4c31      	ldr	r4, [pc, #196]	; (ca20 <DigitalSideLights+0x7c0>)
    c95c:	0028      	movs	r0, r5
    c95e:	0031      	movs	r1, r6
    c960:	47a0      	blx	r4
    c962:	0003      	movs	r3, r0
    c964:	000c      	movs	r4, r1
    c966:	001d      	movs	r5, r3
    c968:	0026      	movs	r6, r4
    c96a:	2317      	movs	r3, #23
    c96c:	18fb      	adds	r3, r7, r3
    c96e:	781b      	ldrb	r3, [r3, #0]
    c970:	22bf      	movs	r2, #191	; 0xbf
    c972:	0092      	lsls	r2, r2, #2
    c974:	435a      	muls	r2, r3
    c976:	4b21      	ldr	r3, [pc, #132]	; (c9fc <DigitalSideLights+0x79c>)
    c978:	0010      	movs	r0, r2
    c97a:	4798      	blx	r3
    c97c:	0002      	movs	r2, r0
    c97e:	000b      	movs	r3, r1
    c980:	4c27      	ldr	r4, [pc, #156]	; (ca20 <DigitalSideLights+0x7c0>)
    c982:	0028      	movs	r0, r5
    c984:	0031      	movs	r1, r6
    c986:	47a0      	blx	r4
    c988:	0003      	movs	r3, r0
    c98a:	000c      	movs	r4, r1
    c98c:	0019      	movs	r1, r3
    c98e:	0022      	movs	r2, r4
    c990:	4b1f      	ldr	r3, [pc, #124]	; (ca10 <DigitalSideLights+0x7b0>)
    c992:	0008      	movs	r0, r1
    c994:	0011      	movs	r1, r2
    c996:	4798      	blx	r3
    c998:	0003      	movs	r3, r0
    c99a:	b29d      	uxth	r5, r3
    c99c:	4b27      	ldr	r3, [pc, #156]	; (ca3c <DigitalSideLights+0x7dc>)
    c99e:	781b      	ldrb	r3, [r3, #0]
    c9a0:	001a      	movs	r2, r3
    c9a2:	4b16      	ldr	r3, [pc, #88]	; (c9fc <DigitalSideLights+0x79c>)
    c9a4:	0010      	movs	r0, r2
    c9a6:	4798      	blx	r3
    c9a8:	4c1d      	ldr	r4, [pc, #116]	; (ca20 <DigitalSideLights+0x7c0>)
    c9aa:	4a1e      	ldr	r2, [pc, #120]	; (ca24 <DigitalSideLights+0x7c4>)
    c9ac:	4b1e      	ldr	r3, [pc, #120]	; (ca28 <DigitalSideLights+0x7c8>)
    c9ae:	47a0      	blx	r4
    c9b0:	0003      	movs	r3, r0
    c9b2:	000c      	movs	r4, r1
    c9b4:	0019      	movs	r1, r3
    c9b6:	0022      	movs	r2, r4
    c9b8:	4b15      	ldr	r3, [pc, #84]	; (ca10 <DigitalSideLights+0x7b0>)
    c9ba:	0008      	movs	r0, r1
    c9bc:	0011      	movs	r1, r2
    c9be:	4798      	blx	r3
    c9c0:	0003      	movs	r3, r0
    c9c2:	b29b      	uxth	r3, r3
    c9c4:	b2da      	uxtb	r2, r3
    c9c6:	2317      	movs	r3, #23
    c9c8:	18fb      	adds	r3, r7, r3
    c9ca:	7819      	ldrb	r1, [r3, #0]
    c9cc:	2300      	movs	r3, #0
    c9ce:	9300      	str	r3, [sp, #0]
    c9d0:	0013      	movs	r3, r2
    c9d2:	2200      	movs	r2, #0
    c9d4:	0028      	movs	r0, r5
    c9d6:	4c15      	ldr	r4, [pc, #84]	; (ca2c <DigitalSideLights+0x7cc>)
    c9d8:	47a0      	blx	r4
					break;
    c9da:	f000 fc81 	bl	d2e0 <DigitalSideLights+0x1080>
    c9de:	46c0      	nop			; (mov r8, r8)
    c9e0:	0001c9e9 	.word	0x0001c9e9
    c9e4:	200005c8 	.word	0x200005c8
    c9e8:	2000148c 	.word	0x2000148c
    c9ec:	200000e0 	.word	0x200000e0
    c9f0:	00009f65 	.word	0x00009f65
    c9f4:	0001c6e9 	.word	0x0001c6e9
    c9f8:	200000ba 	.word	0x200000ba
    c9fc:	0001c665 	.word	0x0001c665
    ca00:	0001bfd1 	.word	0x0001bfd1
    ca04:	40594000 	.word	0x40594000
    ca08:	0001b269 	.word	0x0001b269
    ca0c:	40340000 	.word	0x40340000
    ca10:	00019e25 	.word	0x00019e25
    ca14:	200000b9 	.word	0x200000b9
    ca18:	00019ca5 	.word	0x00019ca5
    ca1c:	200000bb 	.word	0x200000bb
    ca20:	0001bad1 	.word	0x0001bad1
    ca24:	3d70a3d7 	.word	0x3d70a3d7
    ca28:	3fd3d70a 	.word	0x3fd3d70a
    ca2c:	0000e07d 	.word	0x0000e07d
    ca30:	20000384 	.word	0x20000384
    ca34:	0001c759 	.word	0x0001c759
    ca38:	40768000 	.word	0x40768000
    ca3c:	200000bc 	.word	0x200000bc
				}
				case MODE_DIGITAL_THROTTLE:
				{
					setDigitalHue((remote_y)*(Digital_Throttle_Sens/10.0), Digital_Throttle_Zoom, Digital_Throttle_Shift*(764/100)*Digital_Throttle_Zoom, (uint16_t)(Digital_Throttle_Brightness*(31.0/100.0)), true);
    ca40:	4be2      	ldr	r3, [pc, #904]	; (cdcc <DigitalSideLights+0xb6c>)
    ca42:	781b      	ldrb	r3, [r3, #0]
    ca44:	001a      	movs	r2, r3
    ca46:	4be2      	ldr	r3, [pc, #904]	; (cdd0 <DigitalSideLights+0xb70>)
    ca48:	0010      	movs	r0, r2
    ca4a:	4798      	blx	r3
    ca4c:	0005      	movs	r5, r0
    ca4e:	000e      	movs	r6, r1
    ca50:	4be0      	ldr	r3, [pc, #896]	; (cdd4 <DigitalSideLights+0xb74>)
    ca52:	781b      	ldrb	r3, [r3, #0]
    ca54:	001a      	movs	r2, r3
    ca56:	4bde      	ldr	r3, [pc, #888]	; (cdd0 <DigitalSideLights+0xb70>)
    ca58:	0010      	movs	r0, r2
    ca5a:	4798      	blx	r3
    ca5c:	4cde      	ldr	r4, [pc, #888]	; (cdd8 <DigitalSideLights+0xb78>)
    ca5e:	2200      	movs	r2, #0
    ca60:	4bde      	ldr	r3, [pc, #888]	; (cddc <DigitalSideLights+0xb7c>)
    ca62:	47a0      	blx	r4
    ca64:	0003      	movs	r3, r0
    ca66:	000c      	movs	r4, r1
    ca68:	001a      	movs	r2, r3
    ca6a:	0023      	movs	r3, r4
    ca6c:	4cdc      	ldr	r4, [pc, #880]	; (cde0 <DigitalSideLights+0xb80>)
    ca6e:	0028      	movs	r0, r5
    ca70:	0031      	movs	r1, r6
    ca72:	47a0      	blx	r4
    ca74:	0003      	movs	r3, r0
    ca76:	000c      	movs	r4, r1
    ca78:	0019      	movs	r1, r3
    ca7a:	0022      	movs	r2, r4
    ca7c:	4bd9      	ldr	r3, [pc, #868]	; (cde4 <DigitalSideLights+0xb84>)
    ca7e:	0008      	movs	r0, r1
    ca80:	0011      	movs	r1, r2
    ca82:	4798      	blx	r3
    ca84:	0003      	movs	r3, r0
    ca86:	b29d      	uxth	r5, r3
    ca88:	4bd7      	ldr	r3, [pc, #860]	; (cde8 <DigitalSideLights+0xb88>)
    ca8a:	781e      	ldrb	r6, [r3, #0]
    ca8c:	4bd7      	ldr	r3, [pc, #860]	; (cdec <DigitalSideLights+0xb8c>)
    ca8e:	781b      	ldrb	r3, [r3, #0]
    ca90:	b29b      	uxth	r3, r3
    ca92:	4ad5      	ldr	r2, [pc, #852]	; (cde8 <DigitalSideLights+0xb88>)
    ca94:	7812      	ldrb	r2, [r2, #0]
    ca96:	b292      	uxth	r2, r2
    ca98:	4353      	muls	r3, r2
    ca9a:	b29b      	uxth	r3, r3
    ca9c:	1c1a      	adds	r2, r3, #0
    ca9e:	00d2      	lsls	r2, r2, #3
    caa0:	1ad3      	subs	r3, r2, r3
    caa2:	b29b      	uxth	r3, r3
    caa4:	4698      	mov	r8, r3
    caa6:	4bd2      	ldr	r3, [pc, #840]	; (cdf0 <DigitalSideLights+0xb90>)
    caa8:	781b      	ldrb	r3, [r3, #0]
    caaa:	001a      	movs	r2, r3
    caac:	4bc8      	ldr	r3, [pc, #800]	; (cdd0 <DigitalSideLights+0xb70>)
    caae:	0010      	movs	r0, r2
    cab0:	4798      	blx	r3
    cab2:	4ccb      	ldr	r4, [pc, #812]	; (cde0 <DigitalSideLights+0xb80>)
    cab4:	4acf      	ldr	r2, [pc, #828]	; (cdf4 <DigitalSideLights+0xb94>)
    cab6:	4bd0      	ldr	r3, [pc, #832]	; (cdf8 <DigitalSideLights+0xb98>)
    cab8:	47a0      	blx	r4
    caba:	0003      	movs	r3, r0
    cabc:	000c      	movs	r4, r1
    cabe:	0019      	movs	r1, r3
    cac0:	0022      	movs	r2, r4
    cac2:	4bc8      	ldr	r3, [pc, #800]	; (cde4 <DigitalSideLights+0xb84>)
    cac4:	0008      	movs	r0, r1
    cac6:	0011      	movs	r1, r2
    cac8:	4798      	blx	r3
    caca:	0003      	movs	r3, r0
    cacc:	b29b      	uxth	r3, r3
    cace:	b2da      	uxtb	r2, r3
    cad0:	2301      	movs	r3, #1
    cad2:	9300      	str	r3, [sp, #0]
    cad4:	0013      	movs	r3, r2
    cad6:	4642      	mov	r2, r8
    cad8:	0031      	movs	r1, r6
    cada:	0028      	movs	r0, r5
    cadc:	4cc7      	ldr	r4, [pc, #796]	; (cdfc <DigitalSideLights+0xb9c>)
    cade:	47a0      	blx	r4
					break;
    cae0:	f000 fbfe 	bl	d2e0 <DigitalSideLights+0x1080>
				case MODE_DIGITAL_RPM_CYCLE:
				{
					//Slider 1 rate
					//Slider 2 zoom
					static uint16_t pos = 0;
					pos = pos+((latest_vesc_vals.rpm/50)*((1.0*Digital_RPM_Zoom)/(101.0-Digital_RPM_Rate)));
    cae4:	4bc6      	ldr	r3, [pc, #792]	; (ce00 <DigitalSideLights+0xba0>)
    cae6:	881b      	ldrh	r3, [r3, #0]
    cae8:	001a      	movs	r2, r3
    caea:	4bb9      	ldr	r3, [pc, #740]	; (cdd0 <DigitalSideLights+0xb70>)
    caec:	0010      	movs	r0, r2
    caee:	4798      	blx	r3
    caf0:	0005      	movs	r5, r0
    caf2:	000e      	movs	r6, r1
    caf4:	4bc3      	ldr	r3, [pc, #780]	; (ce04 <DigitalSideLights+0xba4>)
    caf6:	691a      	ldr	r2, [r3, #16]
    caf8:	4bc3      	ldr	r3, [pc, #780]	; (ce08 <DigitalSideLights+0xba8>)
    cafa:	2132      	movs	r1, #50	; 0x32
    cafc:	0010      	movs	r0, r2
    cafe:	4798      	blx	r3
    cb00:	0003      	movs	r3, r0
    cb02:	001a      	movs	r2, r3
    cb04:	4bb2      	ldr	r3, [pc, #712]	; (cdd0 <DigitalSideLights+0xb70>)
    cb06:	0010      	movs	r0, r2
    cb08:	4798      	blx	r3
    cb0a:	60b8      	str	r0, [r7, #8]
    cb0c:	60f9      	str	r1, [r7, #12]
    cb0e:	4bbf      	ldr	r3, [pc, #764]	; (ce0c <DigitalSideLights+0xbac>)
    cb10:	781b      	ldrb	r3, [r3, #0]
    cb12:	001a      	movs	r2, r3
    cb14:	4bae      	ldr	r3, [pc, #696]	; (cdd0 <DigitalSideLights+0xb70>)
    cb16:	0010      	movs	r0, r2
    cb18:	4798      	blx	r3
    cb1a:	6038      	str	r0, [r7, #0]
    cb1c:	6079      	str	r1, [r7, #4]
    cb1e:	4bbc      	ldr	r3, [pc, #752]	; (ce10 <DigitalSideLights+0xbb0>)
    cb20:	781b      	ldrb	r3, [r3, #0]
    cb22:	001a      	movs	r2, r3
    cb24:	4baa      	ldr	r3, [pc, #680]	; (cdd0 <DigitalSideLights+0xb70>)
    cb26:	0010      	movs	r0, r2
    cb28:	4798      	blx	r3
    cb2a:	0002      	movs	r2, r0
    cb2c:	000b      	movs	r3, r1
    cb2e:	4cb9      	ldr	r4, [pc, #740]	; (ce14 <DigitalSideLights+0xbb4>)
    cb30:	2000      	movs	r0, #0
    cb32:	49b9      	ldr	r1, [pc, #740]	; (ce18 <DigitalSideLights+0xbb8>)
    cb34:	47a0      	blx	r4
    cb36:	0003      	movs	r3, r0
    cb38:	000c      	movs	r4, r1
    cb3a:	001a      	movs	r2, r3
    cb3c:	0023      	movs	r3, r4
    cb3e:	4ca6      	ldr	r4, [pc, #664]	; (cdd8 <DigitalSideLights+0xb78>)
    cb40:	6838      	ldr	r0, [r7, #0]
    cb42:	6879      	ldr	r1, [r7, #4]
    cb44:	47a0      	blx	r4
    cb46:	0003      	movs	r3, r0
    cb48:	000c      	movs	r4, r1
    cb4a:	001a      	movs	r2, r3
    cb4c:	0023      	movs	r3, r4
    cb4e:	4ca4      	ldr	r4, [pc, #656]	; (cde0 <DigitalSideLights+0xb80>)
    cb50:	68b8      	ldr	r0, [r7, #8]
    cb52:	68f9      	ldr	r1, [r7, #12]
    cb54:	47a0      	blx	r4
    cb56:	0003      	movs	r3, r0
    cb58:	000c      	movs	r4, r1
    cb5a:	001a      	movs	r2, r3
    cb5c:	0023      	movs	r3, r4
    cb5e:	4caf      	ldr	r4, [pc, #700]	; (ce1c <DigitalSideLights+0xbbc>)
    cb60:	0028      	movs	r0, r5
    cb62:	0031      	movs	r1, r6
    cb64:	47a0      	blx	r4
    cb66:	0003      	movs	r3, r0
    cb68:	000c      	movs	r4, r1
    cb6a:	0019      	movs	r1, r3
    cb6c:	0022      	movs	r2, r4
    cb6e:	4b9d      	ldr	r3, [pc, #628]	; (cde4 <DigitalSideLights+0xb84>)
    cb70:	0008      	movs	r0, r1
    cb72:	0011      	movs	r1, r2
    cb74:	4798      	blx	r3
    cb76:	0003      	movs	r3, r0
    cb78:	b29a      	uxth	r2, r3
    cb7a:	4ba1      	ldr	r3, [pc, #644]	; (ce00 <DigitalSideLights+0xba0>)
    cb7c:	801a      	strh	r2, [r3, #0]
					if(pos >= (Digital_RPM_Zoom * 764))
    cb7e:	4ba0      	ldr	r3, [pc, #640]	; (ce00 <DigitalSideLights+0xba0>)
    cb80:	881b      	ldrh	r3, [r3, #0]
    cb82:	001a      	movs	r2, r3
    cb84:	4ba1      	ldr	r3, [pc, #644]	; (ce0c <DigitalSideLights+0xbac>)
    cb86:	781b      	ldrb	r3, [r3, #0]
    cb88:	0019      	movs	r1, r3
    cb8a:	23bf      	movs	r3, #191	; 0xbf
    cb8c:	009b      	lsls	r3, r3, #2
    cb8e:	434b      	muls	r3, r1
    cb90:	429a      	cmp	r2, r3
    cb92:	db02      	blt.n	cb9a <DigitalSideLights+0x93a>
						pos = 0;
    cb94:	4b9a      	ldr	r3, [pc, #616]	; (ce00 <DigitalSideLights+0xba0>)
    cb96:	2200      	movs	r2, #0
    cb98:	801a      	strh	r2, [r3, #0]
					setDigitalHue(pos, Digital_RPM_Zoom, 0, (uint16_t)(Digital_RPM_Brightness*(31.0/100.0)), false);
    cb9a:	4b99      	ldr	r3, [pc, #612]	; (ce00 <DigitalSideLights+0xba0>)
    cb9c:	881d      	ldrh	r5, [r3, #0]
    cb9e:	4b9b      	ldr	r3, [pc, #620]	; (ce0c <DigitalSideLights+0xbac>)
    cba0:	781e      	ldrb	r6, [r3, #0]
    cba2:	4b9f      	ldr	r3, [pc, #636]	; (ce20 <DigitalSideLights+0xbc0>)
    cba4:	781b      	ldrb	r3, [r3, #0]
    cba6:	001a      	movs	r2, r3
    cba8:	4b89      	ldr	r3, [pc, #548]	; (cdd0 <DigitalSideLights+0xb70>)
    cbaa:	0010      	movs	r0, r2
    cbac:	4798      	blx	r3
    cbae:	4c8c      	ldr	r4, [pc, #560]	; (cde0 <DigitalSideLights+0xb80>)
    cbb0:	4a90      	ldr	r2, [pc, #576]	; (cdf4 <DigitalSideLights+0xb94>)
    cbb2:	4b91      	ldr	r3, [pc, #580]	; (cdf8 <DigitalSideLights+0xb98>)
    cbb4:	47a0      	blx	r4
    cbb6:	0003      	movs	r3, r0
    cbb8:	000c      	movs	r4, r1
    cbba:	0019      	movs	r1, r3
    cbbc:	0022      	movs	r2, r4
    cbbe:	4b89      	ldr	r3, [pc, #548]	; (cde4 <DigitalSideLights+0xb84>)
    cbc0:	0008      	movs	r0, r1
    cbc2:	0011      	movs	r1, r2
    cbc4:	4798      	blx	r3
    cbc6:	0003      	movs	r3, r0
    cbc8:	b29b      	uxth	r3, r3
    cbca:	b2da      	uxtb	r2, r3
    cbcc:	2300      	movs	r3, #0
    cbce:	9300      	str	r3, [sp, #0]
    cbd0:	0013      	movs	r3, r2
    cbd2:	2200      	movs	r2, #0
    cbd4:	0031      	movs	r1, r6
    cbd6:	0028      	movs	r0, r5
    cbd8:	4c88      	ldr	r4, [pc, #544]	; (cdfc <DigitalSideLights+0xb9c>)
    cbda:	47a0      	blx	r4
					break;
    cbdc:	e380      	b.n	d2e0 <DigitalSideLights+0x1080>
				{
					// New color is chosen by throttle position
					// old colors get pushed back at a rate set by the RPM
					// brightness is set by slider
					static uint32_t shift_rate_timer = 0;
					if(latest_vesc_vals.rpm > 200 && check_timer_expired(&shift_rate_timer, ((500)*(1.0-min((float)latest_vesc_vals.rpm/(mcconf_limits.max_erpm/4.0), 1.0))))){
    cbde:	4b89      	ldr	r3, [pc, #548]	; (ce04 <DigitalSideLights+0xba4>)
    cbe0:	691b      	ldr	r3, [r3, #16]
    cbe2:	2bc8      	cmp	r3, #200	; 0xc8
    cbe4:	dc00      	bgt.n	cbe8 <DigitalSideLights+0x988>
    cbe6:	e378      	b.n	d2da <DigitalSideLights+0x107a>
    cbe8:	4b86      	ldr	r3, [pc, #536]	; (ce04 <DigitalSideLights+0xba4>)
    cbea:	691a      	ldr	r2, [r3, #16]
    cbec:	4b8d      	ldr	r3, [pc, #564]	; (ce24 <DigitalSideLights+0xbc4>)
    cbee:	0010      	movs	r0, r2
    cbf0:	4798      	blx	r3
    cbf2:	1c02      	adds	r2, r0, #0
    cbf4:	4b8c      	ldr	r3, [pc, #560]	; (ce28 <DigitalSideLights+0xbc8>)
    cbf6:	1c10      	adds	r0, r2, #0
    cbf8:	4798      	blx	r3
    cbfa:	0005      	movs	r5, r0
    cbfc:	000e      	movs	r6, r1
    cbfe:	4b8b      	ldr	r3, [pc, #556]	; (ce2c <DigitalSideLights+0xbcc>)
    cc00:	699a      	ldr	r2, [r3, #24]
    cc02:	4b73      	ldr	r3, [pc, #460]	; (cdd0 <DigitalSideLights+0xb70>)
    cc04:	0010      	movs	r0, r2
    cc06:	4798      	blx	r3
    cc08:	4c73      	ldr	r4, [pc, #460]	; (cdd8 <DigitalSideLights+0xb78>)
    cc0a:	2200      	movs	r2, #0
    cc0c:	4b88      	ldr	r3, [pc, #544]	; (ce30 <DigitalSideLights+0xbd0>)
    cc0e:	47a0      	blx	r4
    cc10:	0003      	movs	r3, r0
    cc12:	000c      	movs	r4, r1
    cc14:	001a      	movs	r2, r3
    cc16:	0023      	movs	r3, r4
    cc18:	4c6f      	ldr	r4, [pc, #444]	; (cdd8 <DigitalSideLights+0xb78>)
    cc1a:	0028      	movs	r0, r5
    cc1c:	0031      	movs	r1, r6
    cc1e:	47a0      	blx	r4
    cc20:	0003      	movs	r3, r0
    cc22:	000c      	movs	r4, r1
    cc24:	0018      	movs	r0, r3
    cc26:	0021      	movs	r1, r4
    cc28:	4c82      	ldr	r4, [pc, #520]	; (ce34 <DigitalSideLights+0xbd4>)
    cc2a:	2200      	movs	r2, #0
    cc2c:	4b82      	ldr	r3, [pc, #520]	; (ce38 <DigitalSideLights+0xbd8>)
    cc2e:	47a0      	blx	r4
    cc30:	1e03      	subs	r3, r0, #0
    cc32:	d035      	beq.n	cca0 <DigitalSideLights+0xa40>
    cc34:	4b73      	ldr	r3, [pc, #460]	; (ce04 <DigitalSideLights+0xba4>)
    cc36:	691a      	ldr	r2, [r3, #16]
    cc38:	4b7a      	ldr	r3, [pc, #488]	; (ce24 <DigitalSideLights+0xbc4>)
    cc3a:	0010      	movs	r0, r2
    cc3c:	4798      	blx	r3
    cc3e:	1c02      	adds	r2, r0, #0
    cc40:	4b79      	ldr	r3, [pc, #484]	; (ce28 <DigitalSideLights+0xbc8>)
    cc42:	1c10      	adds	r0, r2, #0
    cc44:	4798      	blx	r3
    cc46:	0005      	movs	r5, r0
    cc48:	000e      	movs	r6, r1
    cc4a:	4b78      	ldr	r3, [pc, #480]	; (ce2c <DigitalSideLights+0xbcc>)
    cc4c:	699a      	ldr	r2, [r3, #24]
    cc4e:	4b60      	ldr	r3, [pc, #384]	; (cdd0 <DigitalSideLights+0xb70>)
    cc50:	0010      	movs	r0, r2
    cc52:	4798      	blx	r3
    cc54:	4c60      	ldr	r4, [pc, #384]	; (cdd8 <DigitalSideLights+0xb78>)
    cc56:	2200      	movs	r2, #0
    cc58:	4b75      	ldr	r3, [pc, #468]	; (ce30 <DigitalSideLights+0xbd0>)
    cc5a:	47a0      	blx	r4
    cc5c:	0003      	movs	r3, r0
    cc5e:	000c      	movs	r4, r1
    cc60:	001a      	movs	r2, r3
    cc62:	0023      	movs	r3, r4
    cc64:	4c5c      	ldr	r4, [pc, #368]	; (cdd8 <DigitalSideLights+0xb78>)
    cc66:	0028      	movs	r0, r5
    cc68:	0031      	movs	r1, r6
    cc6a:	47a0      	blx	r4
    cc6c:	0003      	movs	r3, r0
    cc6e:	000c      	movs	r4, r1
    cc70:	001a      	movs	r2, r3
    cc72:	0023      	movs	r3, r4
    cc74:	4c67      	ldr	r4, [pc, #412]	; (ce14 <DigitalSideLights+0xbb4>)
    cc76:	2000      	movs	r0, #0
    cc78:	496f      	ldr	r1, [pc, #444]	; (ce38 <DigitalSideLights+0xbd8>)
    cc7a:	47a0      	blx	r4
    cc7c:	0003      	movs	r3, r0
    cc7e:	000c      	movs	r4, r1
    cc80:	0018      	movs	r0, r3
    cc82:	0021      	movs	r1, r4
    cc84:	4c56      	ldr	r4, [pc, #344]	; (cde0 <DigitalSideLights+0xb80>)
    cc86:	2200      	movs	r2, #0
    cc88:	4b6c      	ldr	r3, [pc, #432]	; (ce3c <DigitalSideLights+0xbdc>)
    cc8a:	47a0      	blx	r4
    cc8c:	0003      	movs	r3, r0
    cc8e:	000c      	movs	r4, r1
    cc90:	0019      	movs	r1, r3
    cc92:	0022      	movs	r2, r4
    cc94:	4b53      	ldr	r3, [pc, #332]	; (cde4 <DigitalSideLights+0xb84>)
    cc96:	0008      	movs	r0, r1
    cc98:	0011      	movs	r1, r2
    cc9a:	4798      	blx	r3
    cc9c:	0002      	movs	r2, r0
    cc9e:	e000      	b.n	cca2 <DigitalSideLights+0xa42>
    cca0:	2200      	movs	r2, #0
    cca2:	4b67      	ldr	r3, [pc, #412]	; (ce40 <DigitalSideLights+0xbe0>)
    cca4:	0011      	movs	r1, r2
    cca6:	0018      	movs	r0, r3
    cca8:	4b66      	ldr	r3, [pc, #408]	; (ce44 <DigitalSideLights+0xbe4>)
    ccaa:	4798      	blx	r3
    ccac:	1e03      	subs	r3, r0, #0
    ccae:	d100      	bne.n	ccb2 <DigitalSideLights+0xa52>
    ccb0:	e313      	b.n	d2da <DigitalSideLights+0x107a>
						shift_rate_timer = millis();
    ccb2:	4b65      	ldr	r3, [pc, #404]	; (ce48 <DigitalSideLights+0xbe8>)
    ccb4:	4798      	blx	r3
    ccb6:	0002      	movs	r2, r0
    ccb8:	4b61      	ldr	r3, [pc, #388]	; (ce40 <DigitalSideLights+0xbe0>)
    ccba:	601a      	str	r2, [r3, #0]
						memmove(L_SPI_send_buf+8,L_SPI_send_buf+4,(led_num-1)*4);
    ccbc:	4863      	ldr	r0, [pc, #396]	; (ce4c <DigitalSideLights+0xbec>)
    ccbe:	4964      	ldr	r1, [pc, #400]	; (ce50 <DigitalSideLights+0xbf0>)
    ccc0:	4b64      	ldr	r3, [pc, #400]	; (ce54 <DigitalSideLights+0xbf4>)
    ccc2:	781b      	ldrb	r3, [r3, #0]
    ccc4:	3b01      	subs	r3, #1
    ccc6:	009b      	lsls	r3, r3, #2
    ccc8:	001a      	movs	r2, r3
    ccca:	4b63      	ldr	r3, [pc, #396]	; (ce58 <DigitalSideLights+0xbf8>)
    cccc:	4798      	blx	r3
						memmove(R_SPI_send_buf+8,R_SPI_send_buf+4,(led_num-1)*4);
    ccce:	4863      	ldr	r0, [pc, #396]	; (ce5c <DigitalSideLights+0xbfc>)
    ccd0:	4963      	ldr	r1, [pc, #396]	; (ce60 <DigitalSideLights+0xc00>)
    ccd2:	4b60      	ldr	r3, [pc, #384]	; (ce54 <DigitalSideLights+0xbf4>)
    ccd4:	781b      	ldrb	r3, [r3, #0]
    ccd6:	3b01      	subs	r3, #1
    ccd8:	009b      	lsls	r3, r3, #2
    ccda:	001a      	movs	r2, r3
    ccdc:	4b5e      	ldr	r3, [pc, #376]	; (ce58 <DigitalSideLights+0xbf8>)
    ccde:	4798      	blx	r3
						
						uint16_t x = (remote_y*3);
    cce0:	4b3a      	ldr	r3, [pc, #232]	; (cdcc <DigitalSideLights+0xb6c>)
    cce2:	781b      	ldrb	r3, [r3, #0]
    cce4:	b29b      	uxth	r3, r3
    cce6:	2214      	movs	r2, #20
    cce8:	18ba      	adds	r2, r7, r2
    ccea:	1c19      	adds	r1, r3, #0
    ccec:	1c0b      	adds	r3, r1, #0
    ccee:	18db      	adds	r3, r3, r3
    ccf0:	185b      	adds	r3, r3, r1
    ccf2:	8013      	strh	r3, [r2, #0]

						L_SPI_send_buf[4] = R_SPI_send_buf[4] = (0b11100000 | brightness);
    ccf4:	221f      	movs	r2, #31
    ccf6:	2320      	movs	r3, #32
    ccf8:	425b      	negs	r3, r3
    ccfa:	4313      	orrs	r3, r2
    ccfc:	b2da      	uxtb	r2, r3
    ccfe:	4b59      	ldr	r3, [pc, #356]	; (ce64 <DigitalSideLights+0xc04>)
    cd00:	711a      	strb	r2, [r3, #4]
    cd02:	4b58      	ldr	r3, [pc, #352]	; (ce64 <DigitalSideLights+0xc04>)
    cd04:	791a      	ldrb	r2, [r3, #4]
    cd06:	4b58      	ldr	r3, [pc, #352]	; (ce68 <DigitalSideLights+0xc08>)
    cd08:	711a      	strb	r2, [r3, #4]
						if(x/255 == 0){
    cd0a:	2314      	movs	r3, #20
    cd0c:	18fb      	adds	r3, r7, r3
    cd0e:	881b      	ldrh	r3, [r3, #0]
    cd10:	2bfe      	cmp	r3, #254	; 0xfe
    cd12:	d829      	bhi.n	cd68 <DigitalSideLights+0xb08>
							L_SPI_send_buf[5] = R_SPI_send_buf[5] = 0;
    cd14:	4b53      	ldr	r3, [pc, #332]	; (ce64 <DigitalSideLights+0xc04>)
    cd16:	2200      	movs	r2, #0
    cd18:	715a      	strb	r2, [r3, #5]
    cd1a:	4b52      	ldr	r3, [pc, #328]	; (ce64 <DigitalSideLights+0xc04>)
    cd1c:	795a      	ldrb	r2, [r3, #5]
    cd1e:	4b52      	ldr	r3, [pc, #328]	; (ce68 <DigitalSideLights+0xc08>)
    cd20:	715a      	strb	r2, [r3, #5]
							L_SPI_send_buf[6] = R_SPI_send_buf[6] = 255-(x%255);
    cd22:	2314      	movs	r3, #20
    cd24:	18fb      	adds	r3, r7, r3
    cd26:	881a      	ldrh	r2, [r3, #0]
    cd28:	4b50      	ldr	r3, [pc, #320]	; (ce6c <DigitalSideLights+0xc0c>)
    cd2a:	21ff      	movs	r1, #255	; 0xff
    cd2c:	0010      	movs	r0, r2
    cd2e:	4798      	blx	r3
    cd30:	000b      	movs	r3, r1
    cd32:	b29b      	uxth	r3, r3
    cd34:	b2db      	uxtb	r3, r3
    cd36:	43db      	mvns	r3, r3
    cd38:	b2da      	uxtb	r2, r3
    cd3a:	4b4a      	ldr	r3, [pc, #296]	; (ce64 <DigitalSideLights+0xc04>)
    cd3c:	719a      	strb	r2, [r3, #6]
    cd3e:	4b49      	ldr	r3, [pc, #292]	; (ce64 <DigitalSideLights+0xc04>)
    cd40:	799a      	ldrb	r2, [r3, #6]
    cd42:	4b49      	ldr	r3, [pc, #292]	; (ce68 <DigitalSideLights+0xc08>)
    cd44:	719a      	strb	r2, [r3, #6]
							L_SPI_send_buf[7] = R_SPI_send_buf[7] = (x%255);
    cd46:	2314      	movs	r3, #20
    cd48:	18fb      	adds	r3, r7, r3
    cd4a:	881a      	ldrh	r2, [r3, #0]
    cd4c:	4b47      	ldr	r3, [pc, #284]	; (ce6c <DigitalSideLights+0xc0c>)
    cd4e:	21ff      	movs	r1, #255	; 0xff
    cd50:	0010      	movs	r0, r2
    cd52:	4798      	blx	r3
    cd54:	000b      	movs	r3, r1
    cd56:	b29b      	uxth	r3, r3
    cd58:	b2da      	uxtb	r2, r3
    cd5a:	4b42      	ldr	r3, [pc, #264]	; (ce64 <DigitalSideLights+0xc04>)
    cd5c:	71da      	strb	r2, [r3, #7]
    cd5e:	4b41      	ldr	r3, [pc, #260]	; (ce64 <DigitalSideLights+0xc04>)
    cd60:	79da      	ldrb	r2, [r3, #7]
    cd62:	4b41      	ldr	r3, [pc, #260]	; (ce68 <DigitalSideLights+0xc08>)
    cd64:	71da      	strb	r2, [r3, #7]
							L_SPI_send_buf[5] = R_SPI_send_buf[5] = 255-(x%255);
							L_SPI_send_buf[6] = R_SPI_send_buf[6] = (x%255);
							L_SPI_send_buf[7] = R_SPI_send_buf[7] = 0;
						}
					}
					break;
    cd66:	e2b8      	b.n	d2da <DigitalSideLights+0x107a>
							} else if(x/255 == 1){
    cd68:	2314      	movs	r3, #20
    cd6a:	18fb      	adds	r3, r7, r3
    cd6c:	881b      	ldrh	r3, [r3, #0]
    cd6e:	3bff      	subs	r3, #255	; 0xff
    cd70:	b29b      	uxth	r3, r3
    cd72:	2bfe      	cmp	r3, #254	; 0xfe
    cd74:	d900      	bls.n	cd78 <DigitalSideLights+0xb18>
    cd76:	e07b      	b.n	ce70 <DigitalSideLights+0xc10>
							L_SPI_send_buf[5] = R_SPI_send_buf[5] = (x%255);
    cd78:	2314      	movs	r3, #20
    cd7a:	18fb      	adds	r3, r7, r3
    cd7c:	881a      	ldrh	r2, [r3, #0]
    cd7e:	4b3b      	ldr	r3, [pc, #236]	; (ce6c <DigitalSideLights+0xc0c>)
    cd80:	21ff      	movs	r1, #255	; 0xff
    cd82:	0010      	movs	r0, r2
    cd84:	4798      	blx	r3
    cd86:	000b      	movs	r3, r1
    cd88:	b29b      	uxth	r3, r3
    cd8a:	b2da      	uxtb	r2, r3
    cd8c:	4b35      	ldr	r3, [pc, #212]	; (ce64 <DigitalSideLights+0xc04>)
    cd8e:	715a      	strb	r2, [r3, #5]
    cd90:	4b34      	ldr	r3, [pc, #208]	; (ce64 <DigitalSideLights+0xc04>)
    cd92:	795a      	ldrb	r2, [r3, #5]
    cd94:	4b34      	ldr	r3, [pc, #208]	; (ce68 <DigitalSideLights+0xc08>)
    cd96:	715a      	strb	r2, [r3, #5]
							L_SPI_send_buf[6] = R_SPI_send_buf[6] = 0;
    cd98:	4b32      	ldr	r3, [pc, #200]	; (ce64 <DigitalSideLights+0xc04>)
    cd9a:	2200      	movs	r2, #0
    cd9c:	719a      	strb	r2, [r3, #6]
    cd9e:	4b31      	ldr	r3, [pc, #196]	; (ce64 <DigitalSideLights+0xc04>)
    cda0:	799a      	ldrb	r2, [r3, #6]
    cda2:	4b31      	ldr	r3, [pc, #196]	; (ce68 <DigitalSideLights+0xc08>)
    cda4:	719a      	strb	r2, [r3, #6]
							L_SPI_send_buf[7] = R_SPI_send_buf[7] = 255-(x%255);
    cda6:	2314      	movs	r3, #20
    cda8:	18fb      	adds	r3, r7, r3
    cdaa:	881a      	ldrh	r2, [r3, #0]
    cdac:	4b2f      	ldr	r3, [pc, #188]	; (ce6c <DigitalSideLights+0xc0c>)
    cdae:	21ff      	movs	r1, #255	; 0xff
    cdb0:	0010      	movs	r0, r2
    cdb2:	4798      	blx	r3
    cdb4:	000b      	movs	r3, r1
    cdb6:	b29b      	uxth	r3, r3
    cdb8:	b2db      	uxtb	r3, r3
    cdba:	43db      	mvns	r3, r3
    cdbc:	b2da      	uxtb	r2, r3
    cdbe:	4b29      	ldr	r3, [pc, #164]	; (ce64 <DigitalSideLights+0xc04>)
    cdc0:	71da      	strb	r2, [r3, #7]
    cdc2:	4b28      	ldr	r3, [pc, #160]	; (ce64 <DigitalSideLights+0xc04>)
    cdc4:	79da      	ldrb	r2, [r3, #7]
    cdc6:	4b28      	ldr	r3, [pc, #160]	; (ce68 <DigitalSideLights+0xc08>)
    cdc8:	71da      	strb	r2, [r3, #7]
					break;
    cdca:	e286      	b.n	d2da <DigitalSideLights+0x107a>
    cdcc:	200003d3 	.word	0x200003d3
    cdd0:	0001c665 	.word	0x0001c665
    cdd4:	200000bf 	.word	0x200000bf
    cdd8:	0001b269 	.word	0x0001b269
    cddc:	40240000 	.word	0x40240000
    cde0:	0001bad1 	.word	0x0001bad1
    cde4:	00019e25 	.word	0x00019e25
    cde8:	200000bd 	.word	0x200000bd
    cdec:	200000be 	.word	0x200000be
    cdf0:	200000c0 	.word	0x200000c0
    cdf4:	3d70a3d7 	.word	0x3d70a3d7
    cdf8:	3fd3d70a 	.word	0x3fd3d70a
    cdfc:	0000e07d 	.word	0x0000e07d
    ce00:	20000472 	.word	0x20000472
    ce04:	20000e7c 	.word	0x20000e7c
    ce08:	00019ad9 	.word	0x00019ad9
    ce0c:	200000c1 	.word	0x200000c1
    ce10:	200000c2 	.word	0x200000c2
    ce14:	0001bfd1 	.word	0x0001bfd1
    ce18:	40594000 	.word	0x40594000
    ce1c:	0001ac49 	.word	0x0001ac49
    ce20:	200000c3 	.word	0x200000c3
    ce24:	0001ab1d 	.word	0x0001ab1d
    ce28:	0001c759 	.word	0x0001c759
    ce2c:	20001ad8 	.word	0x20001ad8
    ce30:	40100000 	.word	0x40100000
    ce34:	00019cdd 	.word	0x00019cdd
    ce38:	3ff00000 	.word	0x3ff00000
    ce3c:	407f4000 	.word	0x407f4000
    ce40:	20000474 	.word	0x20000474
    ce44:	00009fbd 	.word	0x00009fbd
    ce48:	00009f65 	.word	0x00009f65
    ce4c:	20001494 	.word	0x20001494
    ce50:	20001490 	.word	0x20001490
    ce54:	200000e0 	.word	0x200000e0
    ce58:	0001c9b3 	.word	0x0001c9b3
    ce5c:	200005d0 	.word	0x200005d0
    ce60:	200005cc 	.word	0x200005cc
    ce64:	200005c8 	.word	0x200005c8
    ce68:	2000148c 	.word	0x2000148c
    ce6c:	00019ad1 	.word	0x00019ad1
							} else if(x/255 == 2){
    ce70:	2314      	movs	r3, #20
    ce72:	18fb      	adds	r3, r7, r3
    ce74:	881b      	ldrh	r3, [r3, #0]
    ce76:	3bff      	subs	r3, #255	; 0xff
    ce78:	3bff      	subs	r3, #255	; 0xff
    ce7a:	b29b      	uxth	r3, r3
    ce7c:	2bfe      	cmp	r3, #254	; 0xfe
    ce7e:	d900      	bls.n	ce82 <DigitalSideLights+0xc22>
    ce80:	e22b      	b.n	d2da <DigitalSideLights+0x107a>
							L_SPI_send_buf[5] = R_SPI_send_buf[5] = 255-(x%255);
    ce82:	2314      	movs	r3, #20
    ce84:	18fb      	adds	r3, r7, r3
    ce86:	881a      	ldrh	r2, [r3, #0]
    ce88:	4bdd      	ldr	r3, [pc, #884]	; (d200 <DigitalSideLights+0xfa0>)
    ce8a:	21ff      	movs	r1, #255	; 0xff
    ce8c:	0010      	movs	r0, r2
    ce8e:	4798      	blx	r3
    ce90:	000b      	movs	r3, r1
    ce92:	b29b      	uxth	r3, r3
    ce94:	b2db      	uxtb	r3, r3
    ce96:	43db      	mvns	r3, r3
    ce98:	b2da      	uxtb	r2, r3
    ce9a:	4bda      	ldr	r3, [pc, #872]	; (d204 <DigitalSideLights+0xfa4>)
    ce9c:	715a      	strb	r2, [r3, #5]
    ce9e:	4bd9      	ldr	r3, [pc, #868]	; (d204 <DigitalSideLights+0xfa4>)
    cea0:	795a      	ldrb	r2, [r3, #5]
    cea2:	4bd9      	ldr	r3, [pc, #868]	; (d208 <DigitalSideLights+0xfa8>)
    cea4:	715a      	strb	r2, [r3, #5]
							L_SPI_send_buf[6] = R_SPI_send_buf[6] = (x%255);
    cea6:	2314      	movs	r3, #20
    cea8:	18fb      	adds	r3, r7, r3
    ceaa:	881a      	ldrh	r2, [r3, #0]
    ceac:	4bd4      	ldr	r3, [pc, #848]	; (d200 <DigitalSideLights+0xfa0>)
    ceae:	21ff      	movs	r1, #255	; 0xff
    ceb0:	0010      	movs	r0, r2
    ceb2:	4798      	blx	r3
    ceb4:	000b      	movs	r3, r1
    ceb6:	b29b      	uxth	r3, r3
    ceb8:	b2da      	uxtb	r2, r3
    ceba:	4bd2      	ldr	r3, [pc, #840]	; (d204 <DigitalSideLights+0xfa4>)
    cebc:	719a      	strb	r2, [r3, #6]
    cebe:	4bd1      	ldr	r3, [pc, #836]	; (d204 <DigitalSideLights+0xfa4>)
    cec0:	799a      	ldrb	r2, [r3, #6]
    cec2:	4bd1      	ldr	r3, [pc, #836]	; (d208 <DigitalSideLights+0xfa8>)
    cec4:	719a      	strb	r2, [r3, #6]
							L_SPI_send_buf[7] = R_SPI_send_buf[7] = 0;
    cec6:	4bcf      	ldr	r3, [pc, #828]	; (d204 <DigitalSideLights+0xfa4>)
    cec8:	2200      	movs	r2, #0
    ceca:	71da      	strb	r2, [r3, #7]
    cecc:	4bcd      	ldr	r3, [pc, #820]	; (d204 <DigitalSideLights+0xfa4>)
    cece:	79da      	ldrb	r2, [r3, #7]
    ced0:	4bcd      	ldr	r3, [pc, #820]	; (d208 <DigitalSideLights+0xfa8>)
    ced2:	71da      	strb	r2, [r3, #7]
					break;
    ced4:	e201      	b.n	d2da <DigitalSideLights+0x107a>
				}
				case MODE_DIGITAL_COMPASS_WHEEL:
				{
					//use digital hue logic for each pixel
					//extend the gradient for further LEDs
					float zoom_delta = 0.2;
    ced6:	4bcd      	ldr	r3, [pc, #820]	; (d20c <DigitalSideLights+0xfac>)
    ced8:	633b      	str	r3, [r7, #48]	; 0x30
					float pos_delta = 50;
    ceda:	4bcd      	ldr	r3, [pc, #820]	; (d210 <DigitalSideLights+0xfb0>)
    cedc:	62fb      	str	r3, [r7, #44]	; 0x2c
					if(led_num > 35){
    cede:	4bcd      	ldr	r3, [pc, #820]	; (d214 <DigitalSideLights+0xfb4>)
    cee0:	781b      	ldrb	r3, [r3, #0]
    cee2:	2b23      	cmp	r3, #35	; 0x23
    cee4:	d903      	bls.n	ceee <DigitalSideLights+0xc8e>
						zoom_delta = 0.1;
    cee6:	4bcc      	ldr	r3, [pc, #816]	; (d218 <DigitalSideLights+0xfb8>)
    cee8:	633b      	str	r3, [r7, #48]	; 0x30
						pos_delta = 25;
    ceea:	4bcc      	ldr	r3, [pc, #816]	; (d21c <DigitalSideLights+0xfbc>)
    ceec:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
						
					float temp_zoom = 1+(zoom_delta*(led_num/2));
    ceee:	4bc9      	ldr	r3, [pc, #804]	; (d214 <DigitalSideLights+0xfb4>)
    cef0:	781b      	ldrb	r3, [r3, #0]
    cef2:	085b      	lsrs	r3, r3, #1
    cef4:	b2db      	uxtb	r3, r3
    cef6:	001a      	movs	r2, r3
    cef8:	4bc9      	ldr	r3, [pc, #804]	; (d220 <DigitalSideLights+0xfc0>)
    cefa:	0010      	movs	r0, r2
    cefc:	4798      	blx	r3
    cefe:	1c02      	adds	r2, r0, #0
    cf00:	4bc8      	ldr	r3, [pc, #800]	; (d224 <DigitalSideLights+0xfc4>)
    cf02:	6b39      	ldr	r1, [r7, #48]	; 0x30
    cf04:	1c10      	adds	r0, r2, #0
    cf06:	4798      	blx	r3
    cf08:	1c03      	adds	r3, r0, #0
    cf0a:	1c1a      	adds	r2, r3, #0
    cf0c:	4bc6      	ldr	r3, [pc, #792]	; (d228 <DigitalSideLights+0xfc8>)
    cf0e:	21fe      	movs	r1, #254	; 0xfe
    cf10:	0589      	lsls	r1, r1, #22
    cf12:	1c10      	adds	r0, r2, #0
    cf14:	4798      	blx	r3
    cf16:	1c03      	adds	r3, r0, #0
    cf18:	62bb      	str	r3, [r7, #40]	; 0x28

					int x = (heading/360.0)*764*4;
    cf1a:	4bc4      	ldr	r3, [pc, #784]	; (d22c <DigitalSideLights+0xfcc>)
    cf1c:	681a      	ldr	r2, [r3, #0]
    cf1e:	4bc4      	ldr	r3, [pc, #784]	; (d230 <DigitalSideLights+0xfd0>)
    cf20:	1c10      	adds	r0, r2, #0
    cf22:	4798      	blx	r3
    cf24:	4cc3      	ldr	r4, [pc, #780]	; (d234 <DigitalSideLights+0xfd4>)
    cf26:	2200      	movs	r2, #0
    cf28:	4bc3      	ldr	r3, [pc, #780]	; (d238 <DigitalSideLights+0xfd8>)
    cf2a:	47a0      	blx	r4
    cf2c:	0003      	movs	r3, r0
    cf2e:	000c      	movs	r4, r1
    cf30:	0018      	movs	r0, r3
    cf32:	0021      	movs	r1, r4
    cf34:	4cc1      	ldr	r4, [pc, #772]	; (d23c <DigitalSideLights+0xfdc>)
    cf36:	2200      	movs	r2, #0
    cf38:	4bc1      	ldr	r3, [pc, #772]	; (d240 <DigitalSideLights+0xfe0>)
    cf3a:	47a0      	blx	r4
    cf3c:	0003      	movs	r3, r0
    cf3e:	000c      	movs	r4, r1
    cf40:	0018      	movs	r0, r3
    cf42:	0021      	movs	r1, r4
    cf44:	4cbd      	ldr	r4, [pc, #756]	; (d23c <DigitalSideLights+0xfdc>)
    cf46:	2200      	movs	r2, #0
    cf48:	4bbe      	ldr	r3, [pc, #760]	; (d244 <DigitalSideLights+0xfe4>)
    cf4a:	47a0      	blx	r4
    cf4c:	0003      	movs	r3, r0
    cf4e:	000c      	movs	r4, r1
    cf50:	0019      	movs	r1, r3
    cf52:	0022      	movs	r2, r4
    cf54:	4bbc      	ldr	r3, [pc, #752]	; (d248 <DigitalSideLights+0xfe8>)
    cf56:	0008      	movs	r0, r1
    cf58:	0011      	movs	r1, r2
    cf5a:	4798      	blx	r3
    cf5c:	0003      	movs	r3, r0
    cf5e:	627b      	str	r3, [r7, #36]	; 0x24
					while(x<0)
    cf60:	e005      	b.n	cf6e <DigitalSideLights+0xd0e>
						x += (764);
    cf62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cf64:	22bf      	movs	r2, #191	; 0xbf
    cf66:	0092      	lsls	r2, r2, #2
    cf68:	4694      	mov	ip, r2
    cf6a:	4463      	add	r3, ip
    cf6c:	627b      	str	r3, [r7, #36]	; 0x24
					while(x<0)
    cf6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cf70:	2b00      	cmp	r3, #0
    cf72:	dbf6      	blt.n	cf62 <DigitalSideLights+0xd02>
					while(x>(764))
    cf74:	e004      	b.n	cf80 <DigitalSideLights+0xd20>
						x -= (764);
    cf76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cf78:	4ab4      	ldr	r2, [pc, #720]	; (d24c <DigitalSideLights+0xfec>)
    cf7a:	4694      	mov	ip, r2
    cf7c:	4463      	add	r3, ip
    cf7e:	627b      	str	r3, [r7, #36]	; 0x24
					while(x>(764))
    cf80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cf82:	23bf      	movs	r3, #191	; 0xbf
    cf84:	009b      	lsls	r3, r3, #2
    cf86:	429a      	cmp	r2, r3
    cf88:	dcf5      	bgt.n	cf76 <DigitalSideLights+0xd16>

					x = x-(pos_delta*(led_num/2));
    cf8a:	4ba5      	ldr	r3, [pc, #660]	; (d220 <DigitalSideLights+0xfc0>)
    cf8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    cf8e:	4798      	blx	r3
    cf90:	1c04      	adds	r4, r0, #0
    cf92:	4ba0      	ldr	r3, [pc, #640]	; (d214 <DigitalSideLights+0xfb4>)
    cf94:	781b      	ldrb	r3, [r3, #0]
    cf96:	085b      	lsrs	r3, r3, #1
    cf98:	b2db      	uxtb	r3, r3
    cf9a:	001a      	movs	r2, r3
    cf9c:	4ba0      	ldr	r3, [pc, #640]	; (d220 <DigitalSideLights+0xfc0>)
    cf9e:	0010      	movs	r0, r2
    cfa0:	4798      	blx	r3
    cfa2:	1c02      	adds	r2, r0, #0
    cfa4:	4b9f      	ldr	r3, [pc, #636]	; (d224 <DigitalSideLights+0xfc4>)
    cfa6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    cfa8:	1c10      	adds	r0, r2, #0
    cfaa:	4798      	blx	r3
    cfac:	1c03      	adds	r3, r0, #0
    cfae:	1c1a      	adds	r2, r3, #0
    cfb0:	4ba7      	ldr	r3, [pc, #668]	; (d250 <DigitalSideLights+0xff0>)
    cfb2:	1c11      	adds	r1, r2, #0
    cfb4:	1c20      	adds	r0, r4, #0
    cfb6:	4798      	blx	r3
    cfb8:	1c03      	adds	r3, r0, #0
    cfba:	1c1a      	adds	r2, r3, #0
    cfbc:	4ba5      	ldr	r3, [pc, #660]	; (d254 <DigitalSideLights+0xff4>)
    cfbe:	1c10      	adds	r0, r2, #0
    cfc0:	4798      	blx	r3
    cfc2:	0003      	movs	r3, r0
    cfc4:	627b      	str	r3, [r7, #36]	; 0x24

					for(int i = 0; i < led_num; i++){
    cfc6:	2300      	movs	r3, #0
    cfc8:	623b      	str	r3, [r7, #32]
    cfca:	e05e      	b.n	d08a <DigitalSideLights+0xe2a>
						setDigitalLEDHue(x, temp_zoom, brightness, i);
    cfcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cfce:	b29c      	uxth	r4, r3
    cfd0:	4ba1      	ldr	r3, [pc, #644]	; (d258 <DigitalSideLights+0xff8>)
    cfd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    cfd4:	4798      	blx	r3
    cfd6:	0003      	movs	r3, r0
    cfd8:	b2d9      	uxtb	r1, r3
    cfda:	221f      	movs	r2, #31
    cfdc:	6a3b      	ldr	r3, [r7, #32]
    cfde:	b2db      	uxtb	r3, r3
    cfe0:	0020      	movs	r0, r4
    cfe2:	4c9e      	ldr	r4, [pc, #632]	; (d25c <DigitalSideLights+0xffc>)
    cfe4:	47a0      	blx	r4
						if(i < (led_num/2)-1){
    cfe6:	4b8b      	ldr	r3, [pc, #556]	; (d214 <DigitalSideLights+0xfb4>)
    cfe8:	781b      	ldrb	r3, [r3, #0]
    cfea:	085b      	lsrs	r3, r3, #1
    cfec:	b2db      	uxtb	r3, r3
    cfee:	1e5a      	subs	r2, r3, #1
    cff0:	6a3b      	ldr	r3, [r7, #32]
    cff2:	429a      	cmp	r2, r3
    cff4:	dd14      	ble.n	d020 <DigitalSideLights+0xdc0>
							x = x + pos_delta;
    cff6:	4b8a      	ldr	r3, [pc, #552]	; (d220 <DigitalSideLights+0xfc0>)
    cff8:	6a78      	ldr	r0, [r7, #36]	; 0x24
    cffa:	4798      	blx	r3
    cffc:	1c02      	adds	r2, r0, #0
    cffe:	4b8a      	ldr	r3, [pc, #552]	; (d228 <DigitalSideLights+0xfc8>)
    d000:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    d002:	1c10      	adds	r0, r2, #0
    d004:	4798      	blx	r3
    d006:	1c03      	adds	r3, r0, #0
    d008:	1c1a      	adds	r2, r3, #0
    d00a:	4b92      	ldr	r3, [pc, #584]	; (d254 <DigitalSideLights+0xff4>)
    d00c:	1c10      	adds	r0, r2, #0
    d00e:	4798      	blx	r3
    d010:	0003      	movs	r3, r0
    d012:	627b      	str	r3, [r7, #36]	; 0x24
							temp_zoom = temp_zoom - zoom_delta;
    d014:	4b8e      	ldr	r3, [pc, #568]	; (d250 <DigitalSideLights+0xff0>)
    d016:	6b39      	ldr	r1, [r7, #48]	; 0x30
    d018:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    d01a:	4798      	blx	r3
    d01c:	1c03      	adds	r3, r0, #0
    d01e:	62bb      	str	r3, [r7, #40]	; 0x28
						}
						if(i > (led_num/2)-1){
    d020:	4b7c      	ldr	r3, [pc, #496]	; (d214 <DigitalSideLights+0xfb4>)
    d022:	781b      	ldrb	r3, [r3, #0]
    d024:	085b      	lsrs	r3, r3, #1
    d026:	b2db      	uxtb	r3, r3
    d028:	1e5a      	subs	r2, r3, #1
    d02a:	6a3b      	ldr	r3, [r7, #32]
    d02c:	429a      	cmp	r2, r3
    d02e:	da1b      	bge.n	d068 <DigitalSideLights+0xe08>
							x = x - pos_delta;
    d030:	4b7b      	ldr	r3, [pc, #492]	; (d220 <DigitalSideLights+0xfc0>)
    d032:	6a78      	ldr	r0, [r7, #36]	; 0x24
    d034:	4798      	blx	r3
    d036:	1c02      	adds	r2, r0, #0
    d038:	4b85      	ldr	r3, [pc, #532]	; (d250 <DigitalSideLights+0xff0>)
    d03a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    d03c:	1c10      	adds	r0, r2, #0
    d03e:	4798      	blx	r3
    d040:	1c03      	adds	r3, r0, #0
    d042:	1c1a      	adds	r2, r3, #0
    d044:	4b83      	ldr	r3, [pc, #524]	; (d254 <DigitalSideLights+0xff4>)
    d046:	1c10      	adds	r0, r2, #0
    d048:	4798      	blx	r3
    d04a:	0003      	movs	r3, r0
    d04c:	627b      	str	r3, [r7, #36]	; 0x24
							temp_zoom = temp_zoom +zoom_delta;
    d04e:	4b76      	ldr	r3, [pc, #472]	; (d228 <DigitalSideLights+0xfc8>)
    d050:	6b39      	ldr	r1, [r7, #48]	; 0x30
    d052:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    d054:	4798      	blx	r3
    d056:	1c03      	adds	r3, r0, #0
    d058:	62bb      	str	r3, [r7, #40]	; 0x28
						}
						while(x<0)
    d05a:	e005      	b.n	d068 <DigitalSideLights+0xe08>
							x += (764);
    d05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d05e:	22bf      	movs	r2, #191	; 0xbf
    d060:	0092      	lsls	r2, r2, #2
    d062:	4694      	mov	ip, r2
    d064:	4463      	add	r3, ip
    d066:	627b      	str	r3, [r7, #36]	; 0x24
						while(x<0)
    d068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d06a:	2b00      	cmp	r3, #0
    d06c:	dbf6      	blt.n	d05c <DigitalSideLights+0xdfc>
						while(x>(764))
    d06e:	e004      	b.n	d07a <DigitalSideLights+0xe1a>
							x -= (764);
    d070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d072:	4a76      	ldr	r2, [pc, #472]	; (d24c <DigitalSideLights+0xfec>)
    d074:	4694      	mov	ip, r2
    d076:	4463      	add	r3, ip
    d078:	627b      	str	r3, [r7, #36]	; 0x24
						while(x>(764))
    d07a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d07c:	23bf      	movs	r3, #191	; 0xbf
    d07e:	009b      	lsls	r3, r3, #2
    d080:	429a      	cmp	r2, r3
    d082:	dcf5      	bgt.n	d070 <DigitalSideLights+0xe10>
					for(int i = 0; i < led_num; i++){
    d084:	6a3b      	ldr	r3, [r7, #32]
    d086:	3301      	adds	r3, #1
    d088:	623b      	str	r3, [r7, #32]
    d08a:	4b62      	ldr	r3, [pc, #392]	; (d214 <DigitalSideLights+0xfb4>)
    d08c:	781b      	ldrb	r3, [r3, #0]
    d08e:	001a      	movs	r2, r3
    d090:	6a3b      	ldr	r3, [r7, #32]
    d092:	429a      	cmp	r2, r3
    d094:	dc9a      	bgt.n	cfcc <DigitalSideLights+0xd6c>
					}
					break;
    d096:	e123      	b.n	d2e0 <DigitalSideLights+0x1080>
				}
				case MODE_DIGITAL_COMPASS_SNAKE:
				{
					static uint32_t shift_rate_timer = 0;
					if(check_timer_expired(&shift_rate_timer, 10)){
    d098:	4b71      	ldr	r3, [pc, #452]	; (d260 <DigitalSideLights+0x1000>)
    d09a:	210a      	movs	r1, #10
    d09c:	0018      	movs	r0, r3
    d09e:	4b71      	ldr	r3, [pc, #452]	; (d264 <DigitalSideLights+0x1004>)
    d0a0:	4798      	blx	r3
    d0a2:	1e03      	subs	r3, r0, #0
    d0a4:	d016      	beq.n	d0d4 <DigitalSideLights+0xe74>
						shift_rate_timer = millis();
    d0a6:	4b70      	ldr	r3, [pc, #448]	; (d268 <DigitalSideLights+0x1008>)
    d0a8:	4798      	blx	r3
    d0aa:	0002      	movs	r2, r0
    d0ac:	4b6c      	ldr	r3, [pc, #432]	; (d260 <DigitalSideLights+0x1000>)
    d0ae:	601a      	str	r2, [r3, #0]
						memmove(L_SPI_send_buf+8,L_SPI_send_buf+4,(led_num-1)*4);
    d0b0:	486e      	ldr	r0, [pc, #440]	; (d26c <DigitalSideLights+0x100c>)
    d0b2:	496f      	ldr	r1, [pc, #444]	; (d270 <DigitalSideLights+0x1010>)
    d0b4:	4b57      	ldr	r3, [pc, #348]	; (d214 <DigitalSideLights+0xfb4>)
    d0b6:	781b      	ldrb	r3, [r3, #0]
    d0b8:	3b01      	subs	r3, #1
    d0ba:	009b      	lsls	r3, r3, #2
    d0bc:	001a      	movs	r2, r3
    d0be:	4b6d      	ldr	r3, [pc, #436]	; (d274 <DigitalSideLights+0x1014>)
    d0c0:	4798      	blx	r3
						memmove(R_SPI_send_buf+8,R_SPI_send_buf+4,(led_num-1)*4);
    d0c2:	486d      	ldr	r0, [pc, #436]	; (d278 <DigitalSideLights+0x1018>)
    d0c4:	496d      	ldr	r1, [pc, #436]	; (d27c <DigitalSideLights+0x101c>)
    d0c6:	4b53      	ldr	r3, [pc, #332]	; (d214 <DigitalSideLights+0xfb4>)
    d0c8:	781b      	ldrb	r3, [r3, #0]
    d0ca:	3b01      	subs	r3, #1
    d0cc:	009b      	lsls	r3, r3, #2
    d0ce:	001a      	movs	r2, r3
    d0d0:	4b68      	ldr	r3, [pc, #416]	; (d274 <DigitalSideLights+0x1014>)
    d0d2:	4798      	blx	r3
					}

					int x = (heading/360.0)*764*4;
    d0d4:	4b55      	ldr	r3, [pc, #340]	; (d22c <DigitalSideLights+0xfcc>)
    d0d6:	681a      	ldr	r2, [r3, #0]
    d0d8:	4b55      	ldr	r3, [pc, #340]	; (d230 <DigitalSideLights+0xfd0>)
    d0da:	1c10      	adds	r0, r2, #0
    d0dc:	4798      	blx	r3
    d0de:	4c55      	ldr	r4, [pc, #340]	; (d234 <DigitalSideLights+0xfd4>)
    d0e0:	2200      	movs	r2, #0
    d0e2:	4b55      	ldr	r3, [pc, #340]	; (d238 <DigitalSideLights+0xfd8>)
    d0e4:	47a0      	blx	r4
    d0e6:	0003      	movs	r3, r0
    d0e8:	000c      	movs	r4, r1
    d0ea:	0018      	movs	r0, r3
    d0ec:	0021      	movs	r1, r4
    d0ee:	4c53      	ldr	r4, [pc, #332]	; (d23c <DigitalSideLights+0xfdc>)
    d0f0:	2200      	movs	r2, #0
    d0f2:	4b53      	ldr	r3, [pc, #332]	; (d240 <DigitalSideLights+0xfe0>)
    d0f4:	47a0      	blx	r4
    d0f6:	0003      	movs	r3, r0
    d0f8:	000c      	movs	r4, r1
    d0fa:	0018      	movs	r0, r3
    d0fc:	0021      	movs	r1, r4
    d0fe:	4c4f      	ldr	r4, [pc, #316]	; (d23c <DigitalSideLights+0xfdc>)
    d100:	2200      	movs	r2, #0
    d102:	4b50      	ldr	r3, [pc, #320]	; (d244 <DigitalSideLights+0xfe4>)
    d104:	47a0      	blx	r4
    d106:	0003      	movs	r3, r0
    d108:	000c      	movs	r4, r1
    d10a:	0019      	movs	r1, r3
    d10c:	0022      	movs	r2, r4
    d10e:	4b4e      	ldr	r3, [pc, #312]	; (d248 <DigitalSideLights+0xfe8>)
    d110:	0008      	movs	r0, r1
    d112:	0011      	movs	r1, r2
    d114:	4798      	blx	r3
    d116:	0003      	movs	r3, r0
    d118:	61fb      	str	r3, [r7, #28]
					while(x<0)
    d11a:	e005      	b.n	d128 <DigitalSideLights+0xec8>
						x += (764);
    d11c:	69fb      	ldr	r3, [r7, #28]
    d11e:	22bf      	movs	r2, #191	; 0xbf
    d120:	0092      	lsls	r2, r2, #2
    d122:	4694      	mov	ip, r2
    d124:	4463      	add	r3, ip
    d126:	61fb      	str	r3, [r7, #28]
					while(x<0)
    d128:	69fb      	ldr	r3, [r7, #28]
    d12a:	2b00      	cmp	r3, #0
    d12c:	dbf6      	blt.n	d11c <DigitalSideLights+0xebc>
					while(x>(764))
    d12e:	e004      	b.n	d13a <DigitalSideLights+0xeda>
						x -= (764);
    d130:	69fb      	ldr	r3, [r7, #28]
    d132:	4a46      	ldr	r2, [pc, #280]	; (d24c <DigitalSideLights+0xfec>)
    d134:	4694      	mov	ip, r2
    d136:	4463      	add	r3, ip
    d138:	61fb      	str	r3, [r7, #28]
					while(x>(764))
    d13a:	69fa      	ldr	r2, [r7, #28]
    d13c:	23bf      	movs	r3, #191	; 0xbf
    d13e:	009b      	lsls	r3, r3, #2
    d140:	429a      	cmp	r2, r3
    d142:	dcf5      	bgt.n	d130 <DigitalSideLights+0xed0>

					L_SPI_send_buf[4] = R_SPI_send_buf[4] = (0b11100000 | brightness);
    d144:	221f      	movs	r2, #31
    d146:	2320      	movs	r3, #32
    d148:	425b      	negs	r3, r3
    d14a:	4313      	orrs	r3, r2
    d14c:	b2da      	uxtb	r2, r3
    d14e:	4b2d      	ldr	r3, [pc, #180]	; (d204 <DigitalSideLights+0xfa4>)
    d150:	711a      	strb	r2, [r3, #4]
    d152:	4b2c      	ldr	r3, [pc, #176]	; (d204 <DigitalSideLights+0xfa4>)
    d154:	791a      	ldrb	r2, [r3, #4]
    d156:	4b2c      	ldr	r3, [pc, #176]	; (d208 <DigitalSideLights+0xfa8>)
    d158:	711a      	strb	r2, [r3, #4]
					if(x/255 == 0){
    d15a:	69fb      	ldr	r3, [r7, #28]
    d15c:	33fe      	adds	r3, #254	; 0xfe
    d15e:	001a      	movs	r2, r3
    d160:	23fe      	movs	r3, #254	; 0xfe
    d162:	005b      	lsls	r3, r3, #1
    d164:	429a      	cmp	r2, r3
    d166:	d823      	bhi.n	d1b0 <DigitalSideLights+0xf50>
						L_SPI_send_buf[5] = R_SPI_send_buf[5] = 0;
    d168:	4b26      	ldr	r3, [pc, #152]	; (d204 <DigitalSideLights+0xfa4>)
    d16a:	2200      	movs	r2, #0
    d16c:	715a      	strb	r2, [r3, #5]
    d16e:	4b25      	ldr	r3, [pc, #148]	; (d204 <DigitalSideLights+0xfa4>)
    d170:	795a      	ldrb	r2, [r3, #5]
    d172:	4b25      	ldr	r3, [pc, #148]	; (d208 <DigitalSideLights+0xfa8>)
    d174:	715a      	strb	r2, [r3, #5]
						L_SPI_send_buf[6] = R_SPI_send_buf[6] = 255-(x%255);
    d176:	69fa      	ldr	r2, [r7, #28]
    d178:	4b41      	ldr	r3, [pc, #260]	; (d280 <DigitalSideLights+0x1020>)
    d17a:	21ff      	movs	r1, #255	; 0xff
    d17c:	0010      	movs	r0, r2
    d17e:	4798      	blx	r3
    d180:	000b      	movs	r3, r1
    d182:	b2db      	uxtb	r3, r3
    d184:	43db      	mvns	r3, r3
    d186:	b2da      	uxtb	r2, r3
    d188:	4b1e      	ldr	r3, [pc, #120]	; (d204 <DigitalSideLights+0xfa4>)
    d18a:	719a      	strb	r2, [r3, #6]
    d18c:	4b1d      	ldr	r3, [pc, #116]	; (d204 <DigitalSideLights+0xfa4>)
    d18e:	799a      	ldrb	r2, [r3, #6]
    d190:	4b1d      	ldr	r3, [pc, #116]	; (d208 <DigitalSideLights+0xfa8>)
    d192:	719a      	strb	r2, [r3, #6]
						L_SPI_send_buf[7] = R_SPI_send_buf[7] = (x%255);
    d194:	69fa      	ldr	r2, [r7, #28]
    d196:	4b3a      	ldr	r3, [pc, #232]	; (d280 <DigitalSideLights+0x1020>)
    d198:	21ff      	movs	r1, #255	; 0xff
    d19a:	0010      	movs	r0, r2
    d19c:	4798      	blx	r3
    d19e:	000b      	movs	r3, r1
    d1a0:	b2da      	uxtb	r2, r3
    d1a2:	4b18      	ldr	r3, [pc, #96]	; (d204 <DigitalSideLights+0xfa4>)
    d1a4:	71da      	strb	r2, [r3, #7]
    d1a6:	4b17      	ldr	r3, [pc, #92]	; (d204 <DigitalSideLights+0xfa4>)
    d1a8:	79da      	ldrb	r2, [r3, #7]
    d1aa:	4b17      	ldr	r3, [pc, #92]	; (d208 <DigitalSideLights+0xfa8>)
    d1ac:	71da      	strb	r2, [r3, #7]
						} else if(x/255 == 2){
						L_SPI_send_buf[5] = R_SPI_send_buf[5] = 255-(x%255);
						L_SPI_send_buf[6] = R_SPI_send_buf[6] = (x%255);
						L_SPI_send_buf[7] = R_SPI_send_buf[7] = 0;
					}
					break;
    d1ae:	e096      	b.n	d2de <DigitalSideLights+0x107e>
						} else if(x/255 == 1){
    d1b0:	69fb      	ldr	r3, [r7, #28]
    d1b2:	3bff      	subs	r3, #255	; 0xff
    d1b4:	2bfe      	cmp	r3, #254	; 0xfe
    d1b6:	d865      	bhi.n	d284 <DigitalSideLights+0x1024>
						L_SPI_send_buf[5] = R_SPI_send_buf[5] = (x%255);
    d1b8:	69fa      	ldr	r2, [r7, #28]
    d1ba:	4b31      	ldr	r3, [pc, #196]	; (d280 <DigitalSideLights+0x1020>)
    d1bc:	21ff      	movs	r1, #255	; 0xff
    d1be:	0010      	movs	r0, r2
    d1c0:	4798      	blx	r3
    d1c2:	000b      	movs	r3, r1
    d1c4:	b2da      	uxtb	r2, r3
    d1c6:	4b0f      	ldr	r3, [pc, #60]	; (d204 <DigitalSideLights+0xfa4>)
    d1c8:	715a      	strb	r2, [r3, #5]
    d1ca:	4b0e      	ldr	r3, [pc, #56]	; (d204 <DigitalSideLights+0xfa4>)
    d1cc:	795a      	ldrb	r2, [r3, #5]
    d1ce:	4b0e      	ldr	r3, [pc, #56]	; (d208 <DigitalSideLights+0xfa8>)
    d1d0:	715a      	strb	r2, [r3, #5]
						L_SPI_send_buf[6] = R_SPI_send_buf[6] = 0;
    d1d2:	4b0c      	ldr	r3, [pc, #48]	; (d204 <DigitalSideLights+0xfa4>)
    d1d4:	2200      	movs	r2, #0
    d1d6:	719a      	strb	r2, [r3, #6]
    d1d8:	4b0a      	ldr	r3, [pc, #40]	; (d204 <DigitalSideLights+0xfa4>)
    d1da:	799a      	ldrb	r2, [r3, #6]
    d1dc:	4b0a      	ldr	r3, [pc, #40]	; (d208 <DigitalSideLights+0xfa8>)
    d1de:	719a      	strb	r2, [r3, #6]
						L_SPI_send_buf[7] = R_SPI_send_buf[7] = 255-(x%255);
    d1e0:	69fa      	ldr	r2, [r7, #28]
    d1e2:	4b27      	ldr	r3, [pc, #156]	; (d280 <DigitalSideLights+0x1020>)
    d1e4:	21ff      	movs	r1, #255	; 0xff
    d1e6:	0010      	movs	r0, r2
    d1e8:	4798      	blx	r3
    d1ea:	000b      	movs	r3, r1
    d1ec:	b2db      	uxtb	r3, r3
    d1ee:	43db      	mvns	r3, r3
    d1f0:	b2da      	uxtb	r2, r3
    d1f2:	4b04      	ldr	r3, [pc, #16]	; (d204 <DigitalSideLights+0xfa4>)
    d1f4:	71da      	strb	r2, [r3, #7]
    d1f6:	4b03      	ldr	r3, [pc, #12]	; (d204 <DigitalSideLights+0xfa4>)
    d1f8:	79da      	ldrb	r2, [r3, #7]
    d1fa:	4b03      	ldr	r3, [pc, #12]	; (d208 <DigitalSideLights+0xfa8>)
    d1fc:	71da      	strb	r2, [r3, #7]
					break;
    d1fe:	e06e      	b.n	d2de <DigitalSideLights+0x107e>
    d200:	00019ad1 	.word	0x00019ad1
    d204:	200005c8 	.word	0x200005c8
    d208:	2000148c 	.word	0x2000148c
    d20c:	3e4ccccd 	.word	0x3e4ccccd
    d210:	42480000 	.word	0x42480000
    d214:	200000e0 	.word	0x200000e0
    d218:	3dcccccd 	.word	0x3dcccccd
    d21c:	41c80000 	.word	0x41c80000
    d220:	0001ab1d 	.word	0x0001ab1d
    d224:	0001a565 	.word	0x0001a565
    d228:	00019e61 	.word	0x00019e61
    d22c:	20000384 	.word	0x20000384
    d230:	0001c759 	.word	0x0001c759
    d234:	0001b269 	.word	0x0001b269
    d238:	40768000 	.word	0x40768000
    d23c:	0001bad1 	.word	0x0001bad1
    d240:	4087e000 	.word	0x4087e000
    d244:	40100000 	.word	0x40100000
    d248:	0001c5fd 	.word	0x0001c5fd
    d24c:	fffffd04 	.word	0xfffffd04
    d250:	0001a7a5 	.word	0x0001a7a5
    d254:	0001aadd 	.word	0x0001aadd
    d258:	00019df5 	.word	0x00019df5
    d25c:	0000e3d1 	.word	0x0000e3d1
    d260:	20000478 	.word	0x20000478
    d264:	00009fbd 	.word	0x00009fbd
    d268:	00009f65 	.word	0x00009f65
    d26c:	20001494 	.word	0x20001494
    d270:	20001490 	.word	0x20001490
    d274:	0001c9b3 	.word	0x0001c9b3
    d278:	200005d0 	.word	0x200005d0
    d27c:	200005cc 	.word	0x200005cc
    d280:	00019ca5 	.word	0x00019ca5
						} else if(x/255 == 2){
    d284:	69fb      	ldr	r3, [r7, #28]
    d286:	3bff      	subs	r3, #255	; 0xff
    d288:	3bff      	subs	r3, #255	; 0xff
    d28a:	2bfe      	cmp	r3, #254	; 0xfe
    d28c:	d827      	bhi.n	d2de <DigitalSideLights+0x107e>
						L_SPI_send_buf[5] = R_SPI_send_buf[5] = 255-(x%255);
    d28e:	69fa      	ldr	r2, [r7, #28]
    d290:	4b20      	ldr	r3, [pc, #128]	; (d314 <DigitalSideLights+0x10b4>)
    d292:	21ff      	movs	r1, #255	; 0xff
    d294:	0010      	movs	r0, r2
    d296:	4798      	blx	r3
    d298:	000b      	movs	r3, r1
    d29a:	b2db      	uxtb	r3, r3
    d29c:	43db      	mvns	r3, r3
    d29e:	b2da      	uxtb	r2, r3
    d2a0:	4b1d      	ldr	r3, [pc, #116]	; (d318 <DigitalSideLights+0x10b8>)
    d2a2:	715a      	strb	r2, [r3, #5]
    d2a4:	4b1c      	ldr	r3, [pc, #112]	; (d318 <DigitalSideLights+0x10b8>)
    d2a6:	795a      	ldrb	r2, [r3, #5]
    d2a8:	4b1c      	ldr	r3, [pc, #112]	; (d31c <DigitalSideLights+0x10bc>)
    d2aa:	715a      	strb	r2, [r3, #5]
						L_SPI_send_buf[6] = R_SPI_send_buf[6] = (x%255);
    d2ac:	69fa      	ldr	r2, [r7, #28]
    d2ae:	4b19      	ldr	r3, [pc, #100]	; (d314 <DigitalSideLights+0x10b4>)
    d2b0:	21ff      	movs	r1, #255	; 0xff
    d2b2:	0010      	movs	r0, r2
    d2b4:	4798      	blx	r3
    d2b6:	000b      	movs	r3, r1
    d2b8:	b2da      	uxtb	r2, r3
    d2ba:	4b17      	ldr	r3, [pc, #92]	; (d318 <DigitalSideLights+0x10b8>)
    d2bc:	719a      	strb	r2, [r3, #6]
    d2be:	4b16      	ldr	r3, [pc, #88]	; (d318 <DigitalSideLights+0x10b8>)
    d2c0:	799a      	ldrb	r2, [r3, #6]
    d2c2:	4b16      	ldr	r3, [pc, #88]	; (d31c <DigitalSideLights+0x10bc>)
    d2c4:	719a      	strb	r2, [r3, #6]
						L_SPI_send_buf[7] = R_SPI_send_buf[7] = 0;
    d2c6:	4b14      	ldr	r3, [pc, #80]	; (d318 <DigitalSideLights+0x10b8>)
    d2c8:	2200      	movs	r2, #0
    d2ca:	71da      	strb	r2, [r3, #7]
    d2cc:	4b12      	ldr	r3, [pc, #72]	; (d318 <DigitalSideLights+0x10b8>)
    d2ce:	79da      	ldrb	r2, [r3, #7]
    d2d0:	4b12      	ldr	r3, [pc, #72]	; (d31c <DigitalSideLights+0x10bc>)
    d2d2:	71da      	strb	r2, [r3, #7]
					break;
    d2d4:	e003      	b.n	d2de <DigitalSideLights+0x107e>
					break;
    d2d6:	46c0      	nop			; (mov r8, r8)
    d2d8:	e002      	b.n	d2e0 <DigitalSideLights+0x1080>
					break;
    d2da:	46c0      	nop			; (mov r8, r8)
    d2dc:	e000      	b.n	d2e0 <DigitalSideLights+0x1080>
					break;
    d2de:	46c0      	nop			; (mov r8, r8)
				}
			}
		
			L_digital_write(led_num);
    d2e0:	4b0f      	ldr	r3, [pc, #60]	; (d320 <DigitalSideLights+0x10c0>)
    d2e2:	781b      	ldrb	r3, [r3, #0]
    d2e4:	b29b      	uxth	r3, r3
    d2e6:	0018      	movs	r0, r3
    d2e8:	4b0e      	ldr	r3, [pc, #56]	; (d324 <DigitalSideLights+0x10c4>)
    d2ea:	4798      	blx	r3
			R_digital_write(led_num);
    d2ec:	4b0c      	ldr	r3, [pc, #48]	; (d320 <DigitalSideLights+0x10c0>)
    d2ee:	781b      	ldrb	r3, [r3, #0]
    d2f0:	b29b      	uxth	r3, r3
    d2f2:	0018      	movs	r0, r3
    d2f4:	4b0c      	ldr	r3, [pc, #48]	; (d328 <DigitalSideLights+0x10c8>)
    d2f6:	4798      	blx	r3

			DIGITAL_OFF = false;
    d2f8:	4b0c      	ldr	r3, [pc, #48]	; (d32c <DigitalSideLights+0x10cc>)
    d2fa:	2200      	movs	r2, #0
    d2fc:	701a      	strb	r2, [r3, #0]
		}
		digital_refresh_time = millis();
    d2fe:	4b0c      	ldr	r3, [pc, #48]	; (d330 <DigitalSideLights+0x10d0>)
    d300:	4798      	blx	r3
    d302:	0002      	movs	r2, r0
    d304:	4b0b      	ldr	r3, [pc, #44]	; (d334 <DigitalSideLights+0x10d4>)
    d306:	601a      	str	r2, [r3, #0]
	}
}
    d308:	46c0      	nop			; (mov r8, r8)
    d30a:	46bd      	mov	sp, r7
    d30c:	b00e      	add	sp, #56	; 0x38
    d30e:	bc04      	pop	{r2}
    d310:	4690      	mov	r8, r2
    d312:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d314:	00019ca5 	.word	0x00019ca5
    d318:	200005c8 	.word	0x200005c8
    d31c:	2000148c 	.word	0x2000148c
    d320:	200000e0 	.word	0x200000e0
    d324:	0000e671 	.word	0x0000e671
    d328:	0000e6a1 	.word	0x0000e6a1
    d32c:	200003c0 	.word	0x200003c0
    d330:	00009f65 	.word	0x00009f65
    d334:	200003c4 	.word	0x200003c4

0000d338 <BrakeLight>:

void BrakeLight(){
    d338:	b5f0      	push	{r4, r5, r6, r7, lr}
    d33a:	b087      	sub	sp, #28
    d33c:	af00      	add	r7, sp, #0
	if(((HEADLIGHTS && lightControlHead() && LIGHTS_ON) | (BRAKE_ALWAYS_ON)) && sensorControl() && !is_standby_active()){
    d33e:	4bdc      	ldr	r3, [pc, #880]	; (d6b0 <BrakeLight+0x378>)
    d340:	781b      	ldrb	r3, [r3, #0]
    d342:	2b00      	cmp	r3, #0
    d344:	d009      	beq.n	d35a <BrakeLight+0x22>
    d346:	4bdb      	ldr	r3, [pc, #876]	; (d6b4 <BrakeLight+0x37c>)
    d348:	4798      	blx	r3
    d34a:	1e03      	subs	r3, r0, #0
    d34c:	d005      	beq.n	d35a <BrakeLight+0x22>
    d34e:	4bda      	ldr	r3, [pc, #872]	; (d6b8 <BrakeLight+0x380>)
    d350:	781b      	ldrb	r3, [r3, #0]
    d352:	2b00      	cmp	r3, #0
    d354:	d001      	beq.n	d35a <BrakeLight+0x22>
    d356:	2301      	movs	r3, #1
    d358:	e000      	b.n	d35c <BrakeLight+0x24>
    d35a:	2300      	movs	r3, #0
    d35c:	4ad7      	ldr	r2, [pc, #860]	; (d6bc <BrakeLight+0x384>)
    d35e:	7812      	ldrb	r2, [r2, #0]
    d360:	4313      	orrs	r3, r2
    d362:	d101      	bne.n	d368 <BrakeLight+0x30>
    d364:	f000 fc53 	bl	dc0e <BrakeLight+0x8d6>
    d368:	4bd5      	ldr	r3, [pc, #852]	; (d6c0 <BrakeLight+0x388>)
    d36a:	4798      	blx	r3
    d36c:	1e03      	subs	r3, r0, #0
    d36e:	d101      	bne.n	d374 <BrakeLight+0x3c>
    d370:	f000 fc4d 	bl	dc0e <BrakeLight+0x8d6>
    d374:	4bd3      	ldr	r3, [pc, #844]	; (d6c4 <BrakeLight+0x38c>)
    d376:	4798      	blx	r3
    d378:	0003      	movs	r3, r0
    d37a:	001a      	movs	r2, r3
    d37c:	2301      	movs	r3, #1
    d37e:	4053      	eors	r3, r2
    d380:	b2db      	uxtb	r3, r3
    d382:	2b00      	cmp	r3, #0
    d384:	d101      	bne.n	d38a <BrakeLight+0x52>
    d386:	f000 fc42 	bl	dc0e <BrakeLight+0x8d6>
		float temp_y = remote_y;
    d38a:	4bcf      	ldr	r3, [pc, #828]	; (d6c8 <BrakeLight+0x390>)
    d38c:	781a      	ldrb	r2, [r3, #0]
    d38e:	4bcf      	ldr	r3, [pc, #828]	; (d6cc <BrakeLight+0x394>)
    d390:	0010      	movs	r0, r2
    d392:	4798      	blx	r3
    d394:	1c03      	adds	r3, r0, #0
    d396:	617b      	str	r3, [r7, #20]
		float brake_temp;

		if(temp_y < 128-(128*((float)deadzone/100.0))){
    d398:	4bcd      	ldr	r3, [pc, #820]	; (d6d0 <BrakeLight+0x398>)
    d39a:	6978      	ldr	r0, [r7, #20]
    d39c:	4798      	blx	r3
    d39e:	0005      	movs	r5, r0
    d3a0:	000e      	movs	r6, r1
    d3a2:	4bcc      	ldr	r3, [pc, #816]	; (d6d4 <BrakeLight+0x39c>)
    d3a4:	781a      	ldrb	r2, [r3, #0]
    d3a6:	4bc9      	ldr	r3, [pc, #804]	; (d6cc <BrakeLight+0x394>)
    d3a8:	0010      	movs	r0, r2
    d3aa:	4798      	blx	r3
    d3ac:	1c02      	adds	r2, r0, #0
    d3ae:	4bc8      	ldr	r3, [pc, #800]	; (d6d0 <BrakeLight+0x398>)
    d3b0:	1c10      	adds	r0, r2, #0
    d3b2:	4798      	blx	r3
    d3b4:	4cc8      	ldr	r4, [pc, #800]	; (d6d8 <BrakeLight+0x3a0>)
    d3b6:	2200      	movs	r2, #0
    d3b8:	4bc8      	ldr	r3, [pc, #800]	; (d6dc <BrakeLight+0x3a4>)
    d3ba:	47a0      	blx	r4
    d3bc:	0003      	movs	r3, r0
    d3be:	000c      	movs	r4, r1
    d3c0:	0018      	movs	r0, r3
    d3c2:	0021      	movs	r1, r4
    d3c4:	4cc6      	ldr	r4, [pc, #792]	; (d6e0 <BrakeLight+0x3a8>)
    d3c6:	2200      	movs	r2, #0
    d3c8:	4bc6      	ldr	r3, [pc, #792]	; (d6e4 <BrakeLight+0x3ac>)
    d3ca:	47a0      	blx	r4
    d3cc:	0003      	movs	r3, r0
    d3ce:	000c      	movs	r4, r1
    d3d0:	001a      	movs	r2, r3
    d3d2:	0023      	movs	r3, r4
    d3d4:	4cc4      	ldr	r4, [pc, #784]	; (d6e8 <BrakeLight+0x3b0>)
    d3d6:	2000      	movs	r0, #0
    d3d8:	49c2      	ldr	r1, [pc, #776]	; (d6e4 <BrakeLight+0x3ac>)
    d3da:	47a0      	blx	r4
    d3dc:	0003      	movs	r3, r0
    d3de:	000c      	movs	r4, r1
    d3e0:	001a      	movs	r2, r3
    d3e2:	0023      	movs	r3, r4
    d3e4:	4cc1      	ldr	r4, [pc, #772]	; (d6ec <BrakeLight+0x3b4>)
    d3e6:	0028      	movs	r0, r5
    d3e8:	0031      	movs	r1, r6
    d3ea:	47a0      	blx	r4
    d3ec:	1e03      	subs	r3, r0, #0
    d3ee:	d101      	bne.n	d3f4 <BrakeLight+0xbc>
    d3f0:	f000 fc06 	bl	dc00 <BrakeLight+0x8c8>
			switch(brake_light_mode){
    d3f4:	4bbe      	ldr	r3, [pc, #760]	; (d6f0 <BrakeLight+0x3b8>)
    d3f6:	781b      	ldrb	r3, [r3, #0]
    d3f8:	2b05      	cmp	r3, #5
    d3fa:	d901      	bls.n	d400 <BrakeLight+0xc8>
    d3fc:	f000 fc0b 	bl	dc16 <BrakeLight+0x8de>
    d400:	009a      	lsls	r2, r3, #2
    d402:	4bbc      	ldr	r3, [pc, #752]	; (d6f4 <BrakeLight+0x3bc>)
    d404:	18d3      	adds	r3, r2, r3
    d406:	681b      	ldr	r3, [r3, #0]
    d408:	469f      	mov	pc, r3
				case BRAKE_FADE:
				brake_temp = (((0xFFFF-brake_offset)/(128-(128*((float)deadzone/100.0)))*((128-(128*((float)deadzone/100.0)))-temp_y))+brake_offset);
    d40a:	4bbb      	ldr	r3, [pc, #748]	; (d6f8 <BrakeLight+0x3c0>)
    d40c:	881b      	ldrh	r3, [r3, #0]
    d40e:	001a      	movs	r2, r3
    d410:	4bba      	ldr	r3, [pc, #744]	; (d6fc <BrakeLight+0x3c4>)
    d412:	1a9a      	subs	r2, r3, r2
    d414:	4bba      	ldr	r3, [pc, #744]	; (d700 <BrakeLight+0x3c8>)
    d416:	0010      	movs	r0, r2
    d418:	4798      	blx	r3
    d41a:	0005      	movs	r5, r0
    d41c:	000e      	movs	r6, r1
    d41e:	4bad      	ldr	r3, [pc, #692]	; (d6d4 <BrakeLight+0x39c>)
    d420:	781a      	ldrb	r2, [r3, #0]
    d422:	4baa      	ldr	r3, [pc, #680]	; (d6cc <BrakeLight+0x394>)
    d424:	0010      	movs	r0, r2
    d426:	4798      	blx	r3
    d428:	1c02      	adds	r2, r0, #0
    d42a:	4ba9      	ldr	r3, [pc, #676]	; (d6d0 <BrakeLight+0x398>)
    d42c:	1c10      	adds	r0, r2, #0
    d42e:	4798      	blx	r3
    d430:	4ca9      	ldr	r4, [pc, #676]	; (d6d8 <BrakeLight+0x3a0>)
    d432:	2200      	movs	r2, #0
    d434:	4ba9      	ldr	r3, [pc, #676]	; (d6dc <BrakeLight+0x3a4>)
    d436:	47a0      	blx	r4
    d438:	0003      	movs	r3, r0
    d43a:	000c      	movs	r4, r1
    d43c:	0018      	movs	r0, r3
    d43e:	0021      	movs	r1, r4
    d440:	4ca7      	ldr	r4, [pc, #668]	; (d6e0 <BrakeLight+0x3a8>)
    d442:	2200      	movs	r2, #0
    d444:	4ba7      	ldr	r3, [pc, #668]	; (d6e4 <BrakeLight+0x3ac>)
    d446:	47a0      	blx	r4
    d448:	0003      	movs	r3, r0
    d44a:	000c      	movs	r4, r1
    d44c:	001a      	movs	r2, r3
    d44e:	0023      	movs	r3, r4
    d450:	4ca5      	ldr	r4, [pc, #660]	; (d6e8 <BrakeLight+0x3b0>)
    d452:	2000      	movs	r0, #0
    d454:	49a3      	ldr	r1, [pc, #652]	; (d6e4 <BrakeLight+0x3ac>)
    d456:	47a0      	blx	r4
    d458:	0003      	movs	r3, r0
    d45a:	000c      	movs	r4, r1
    d45c:	001a      	movs	r2, r3
    d45e:	0023      	movs	r3, r4
    d460:	4c9d      	ldr	r4, [pc, #628]	; (d6d8 <BrakeLight+0x3a0>)
    d462:	0028      	movs	r0, r5
    d464:	0031      	movs	r1, r6
    d466:	47a0      	blx	r4
    d468:	0003      	movs	r3, r0
    d46a:	000c      	movs	r4, r1
    d46c:	001d      	movs	r5, r3
    d46e:	0026      	movs	r6, r4
    d470:	4b98      	ldr	r3, [pc, #608]	; (d6d4 <BrakeLight+0x39c>)
    d472:	781a      	ldrb	r2, [r3, #0]
    d474:	4b95      	ldr	r3, [pc, #596]	; (d6cc <BrakeLight+0x394>)
    d476:	0010      	movs	r0, r2
    d478:	4798      	blx	r3
    d47a:	1c02      	adds	r2, r0, #0
    d47c:	4b94      	ldr	r3, [pc, #592]	; (d6d0 <BrakeLight+0x398>)
    d47e:	1c10      	adds	r0, r2, #0
    d480:	4798      	blx	r3
    d482:	4c95      	ldr	r4, [pc, #596]	; (d6d8 <BrakeLight+0x3a0>)
    d484:	2200      	movs	r2, #0
    d486:	4b95      	ldr	r3, [pc, #596]	; (d6dc <BrakeLight+0x3a4>)
    d488:	47a0      	blx	r4
    d48a:	0003      	movs	r3, r0
    d48c:	000c      	movs	r4, r1
    d48e:	0018      	movs	r0, r3
    d490:	0021      	movs	r1, r4
    d492:	4c93      	ldr	r4, [pc, #588]	; (d6e0 <BrakeLight+0x3a8>)
    d494:	2200      	movs	r2, #0
    d496:	4b93      	ldr	r3, [pc, #588]	; (d6e4 <BrakeLight+0x3ac>)
    d498:	47a0      	blx	r4
    d49a:	0003      	movs	r3, r0
    d49c:	000c      	movs	r4, r1
    d49e:	001a      	movs	r2, r3
    d4a0:	0023      	movs	r3, r4
    d4a2:	4c91      	ldr	r4, [pc, #580]	; (d6e8 <BrakeLight+0x3b0>)
    d4a4:	2000      	movs	r0, #0
    d4a6:	498f      	ldr	r1, [pc, #572]	; (d6e4 <BrakeLight+0x3ac>)
    d4a8:	47a0      	blx	r4
    d4aa:	0003      	movs	r3, r0
    d4ac:	000c      	movs	r4, r1
    d4ae:	60bb      	str	r3, [r7, #8]
    d4b0:	60fc      	str	r4, [r7, #12]
    d4b2:	4b87      	ldr	r3, [pc, #540]	; (d6d0 <BrakeLight+0x398>)
    d4b4:	6978      	ldr	r0, [r7, #20]
    d4b6:	4798      	blx	r3
    d4b8:	0002      	movs	r2, r0
    d4ba:	000b      	movs	r3, r1
    d4bc:	4c8a      	ldr	r4, [pc, #552]	; (d6e8 <BrakeLight+0x3b0>)
    d4be:	68b8      	ldr	r0, [r7, #8]
    d4c0:	68f9      	ldr	r1, [r7, #12]
    d4c2:	47a0      	blx	r4
    d4c4:	0003      	movs	r3, r0
    d4c6:	000c      	movs	r4, r1
    d4c8:	001a      	movs	r2, r3
    d4ca:	0023      	movs	r3, r4
    d4cc:	4c84      	ldr	r4, [pc, #528]	; (d6e0 <BrakeLight+0x3a8>)
    d4ce:	0028      	movs	r0, r5
    d4d0:	0031      	movs	r1, r6
    d4d2:	47a0      	blx	r4
    d4d4:	0003      	movs	r3, r0
    d4d6:	000c      	movs	r4, r1
    d4d8:	001d      	movs	r5, r3
    d4da:	0026      	movs	r6, r4
    d4dc:	4b86      	ldr	r3, [pc, #536]	; (d6f8 <BrakeLight+0x3c0>)
    d4de:	881b      	ldrh	r3, [r3, #0]
    d4e0:	001a      	movs	r2, r3
    d4e2:	4b87      	ldr	r3, [pc, #540]	; (d700 <BrakeLight+0x3c8>)
    d4e4:	0010      	movs	r0, r2
    d4e6:	4798      	blx	r3
    d4e8:	0002      	movs	r2, r0
    d4ea:	000b      	movs	r3, r1
    d4ec:	4c85      	ldr	r4, [pc, #532]	; (d704 <BrakeLight+0x3cc>)
    d4ee:	0028      	movs	r0, r5
    d4f0:	0031      	movs	r1, r6
    d4f2:	47a0      	blx	r4
    d4f4:	0003      	movs	r3, r0
    d4f6:	000c      	movs	r4, r1
    d4f8:	0019      	movs	r1, r3
    d4fa:	0022      	movs	r2, r4
    d4fc:	4b82      	ldr	r3, [pc, #520]	; (d708 <BrakeLight+0x3d0>)
    d4fe:	0008      	movs	r0, r1
    d500:	0011      	movs	r1, r2
    d502:	4798      	blx	r3
    d504:	1c03      	adds	r3, r0, #0
    d506:	613b      	str	r3, [r7, #16]
				setRed(brake_temp);
    d508:	4b80      	ldr	r3, [pc, #512]	; (d70c <BrakeLight+0x3d4>)
    d50a:	6938      	ldr	r0, [r7, #16]
    d50c:	4798      	blx	r3
    d50e:	0003      	movs	r3, r0
    d510:	b29b      	uxth	r3, r3
    d512:	0018      	movs	r0, r3
    d514:	4b7e      	ldr	r3, [pc, #504]	; (d710 <BrakeLight+0x3d8>)
    d516:	4798      	blx	r3
				//sensBraking();
				break;
    d518:	e378      	b.n	dc0c <BrakeLight+0x8d4>
				case BRAKE_BLINK:
				BlinkTail(0xFFFF, 7);
    d51a:	4a7e      	ldr	r2, [pc, #504]	; (d714 <BrakeLight+0x3dc>)
    d51c:	4b77      	ldr	r3, [pc, #476]	; (d6fc <BrakeLight+0x3c4>)
    d51e:	1c11      	adds	r1, r2, #0
    d520:	0018      	movs	r0, r3
    d522:	4b7d      	ldr	r3, [pc, #500]	; (d718 <BrakeLight+0x3e0>)
    d524:	4798      	blx	r3
				break;
    d526:	e371      	b.n	dc0c <BrakeLight+0x8d4>
				case BRAKE_FADE_BLINK:
				brake_temp = (((0xFFFF-brake_offset)/(128-(128*((float)deadzone/100.0)))*((128-(128*((float)deadzone/100.0)))-temp_y))+brake_offset);
    d528:	4b73      	ldr	r3, [pc, #460]	; (d6f8 <BrakeLight+0x3c0>)
    d52a:	881b      	ldrh	r3, [r3, #0]
    d52c:	001a      	movs	r2, r3
    d52e:	4b73      	ldr	r3, [pc, #460]	; (d6fc <BrakeLight+0x3c4>)
    d530:	1a9a      	subs	r2, r3, r2
    d532:	4b73      	ldr	r3, [pc, #460]	; (d700 <BrakeLight+0x3c8>)
    d534:	0010      	movs	r0, r2
    d536:	4798      	blx	r3
    d538:	0005      	movs	r5, r0
    d53a:	000e      	movs	r6, r1
    d53c:	4b65      	ldr	r3, [pc, #404]	; (d6d4 <BrakeLight+0x39c>)
    d53e:	781a      	ldrb	r2, [r3, #0]
    d540:	4b62      	ldr	r3, [pc, #392]	; (d6cc <BrakeLight+0x394>)
    d542:	0010      	movs	r0, r2
    d544:	4798      	blx	r3
    d546:	1c02      	adds	r2, r0, #0
    d548:	4b61      	ldr	r3, [pc, #388]	; (d6d0 <BrakeLight+0x398>)
    d54a:	1c10      	adds	r0, r2, #0
    d54c:	4798      	blx	r3
    d54e:	4c62      	ldr	r4, [pc, #392]	; (d6d8 <BrakeLight+0x3a0>)
    d550:	2200      	movs	r2, #0
    d552:	4b62      	ldr	r3, [pc, #392]	; (d6dc <BrakeLight+0x3a4>)
    d554:	47a0      	blx	r4
    d556:	0003      	movs	r3, r0
    d558:	000c      	movs	r4, r1
    d55a:	0018      	movs	r0, r3
    d55c:	0021      	movs	r1, r4
    d55e:	4c60      	ldr	r4, [pc, #384]	; (d6e0 <BrakeLight+0x3a8>)
    d560:	2200      	movs	r2, #0
    d562:	4b60      	ldr	r3, [pc, #384]	; (d6e4 <BrakeLight+0x3ac>)
    d564:	47a0      	blx	r4
    d566:	0003      	movs	r3, r0
    d568:	000c      	movs	r4, r1
    d56a:	001a      	movs	r2, r3
    d56c:	0023      	movs	r3, r4
    d56e:	4c5e      	ldr	r4, [pc, #376]	; (d6e8 <BrakeLight+0x3b0>)
    d570:	2000      	movs	r0, #0
    d572:	495c      	ldr	r1, [pc, #368]	; (d6e4 <BrakeLight+0x3ac>)
    d574:	47a0      	blx	r4
    d576:	0003      	movs	r3, r0
    d578:	000c      	movs	r4, r1
    d57a:	001a      	movs	r2, r3
    d57c:	0023      	movs	r3, r4
    d57e:	4c56      	ldr	r4, [pc, #344]	; (d6d8 <BrakeLight+0x3a0>)
    d580:	0028      	movs	r0, r5
    d582:	0031      	movs	r1, r6
    d584:	47a0      	blx	r4
    d586:	0003      	movs	r3, r0
    d588:	000c      	movs	r4, r1
    d58a:	001d      	movs	r5, r3
    d58c:	0026      	movs	r6, r4
    d58e:	4b51      	ldr	r3, [pc, #324]	; (d6d4 <BrakeLight+0x39c>)
    d590:	781a      	ldrb	r2, [r3, #0]
    d592:	4b4e      	ldr	r3, [pc, #312]	; (d6cc <BrakeLight+0x394>)
    d594:	0010      	movs	r0, r2
    d596:	4798      	blx	r3
    d598:	1c02      	adds	r2, r0, #0
    d59a:	4b4d      	ldr	r3, [pc, #308]	; (d6d0 <BrakeLight+0x398>)
    d59c:	1c10      	adds	r0, r2, #0
    d59e:	4798      	blx	r3
    d5a0:	4c4d      	ldr	r4, [pc, #308]	; (d6d8 <BrakeLight+0x3a0>)
    d5a2:	2200      	movs	r2, #0
    d5a4:	4b4d      	ldr	r3, [pc, #308]	; (d6dc <BrakeLight+0x3a4>)
    d5a6:	47a0      	blx	r4
    d5a8:	0003      	movs	r3, r0
    d5aa:	000c      	movs	r4, r1
    d5ac:	0018      	movs	r0, r3
    d5ae:	0021      	movs	r1, r4
    d5b0:	4c4b      	ldr	r4, [pc, #300]	; (d6e0 <BrakeLight+0x3a8>)
    d5b2:	2200      	movs	r2, #0
    d5b4:	4b4b      	ldr	r3, [pc, #300]	; (d6e4 <BrakeLight+0x3ac>)
    d5b6:	47a0      	blx	r4
    d5b8:	0003      	movs	r3, r0
    d5ba:	000c      	movs	r4, r1
    d5bc:	001a      	movs	r2, r3
    d5be:	0023      	movs	r3, r4
    d5c0:	4c49      	ldr	r4, [pc, #292]	; (d6e8 <BrakeLight+0x3b0>)
    d5c2:	2000      	movs	r0, #0
    d5c4:	4947      	ldr	r1, [pc, #284]	; (d6e4 <BrakeLight+0x3ac>)
    d5c6:	47a0      	blx	r4
    d5c8:	0003      	movs	r3, r0
    d5ca:	000c      	movs	r4, r1
    d5cc:	60bb      	str	r3, [r7, #8]
    d5ce:	60fc      	str	r4, [r7, #12]
    d5d0:	4b3f      	ldr	r3, [pc, #252]	; (d6d0 <BrakeLight+0x398>)
    d5d2:	6978      	ldr	r0, [r7, #20]
    d5d4:	4798      	blx	r3
    d5d6:	0002      	movs	r2, r0
    d5d8:	000b      	movs	r3, r1
    d5da:	4c43      	ldr	r4, [pc, #268]	; (d6e8 <BrakeLight+0x3b0>)
    d5dc:	68b8      	ldr	r0, [r7, #8]
    d5de:	68f9      	ldr	r1, [r7, #12]
    d5e0:	47a0      	blx	r4
    d5e2:	0003      	movs	r3, r0
    d5e4:	000c      	movs	r4, r1
    d5e6:	001a      	movs	r2, r3
    d5e8:	0023      	movs	r3, r4
    d5ea:	4c3d      	ldr	r4, [pc, #244]	; (d6e0 <BrakeLight+0x3a8>)
    d5ec:	0028      	movs	r0, r5
    d5ee:	0031      	movs	r1, r6
    d5f0:	47a0      	blx	r4
    d5f2:	0003      	movs	r3, r0
    d5f4:	000c      	movs	r4, r1
    d5f6:	001d      	movs	r5, r3
    d5f8:	0026      	movs	r6, r4
    d5fa:	4b3f      	ldr	r3, [pc, #252]	; (d6f8 <BrakeLight+0x3c0>)
    d5fc:	881b      	ldrh	r3, [r3, #0]
    d5fe:	001a      	movs	r2, r3
    d600:	4b3f      	ldr	r3, [pc, #252]	; (d700 <BrakeLight+0x3c8>)
    d602:	0010      	movs	r0, r2
    d604:	4798      	blx	r3
    d606:	0002      	movs	r2, r0
    d608:	000b      	movs	r3, r1
    d60a:	4c3e      	ldr	r4, [pc, #248]	; (d704 <BrakeLight+0x3cc>)
    d60c:	0028      	movs	r0, r5
    d60e:	0031      	movs	r1, r6
    d610:	47a0      	blx	r4
    d612:	0003      	movs	r3, r0
    d614:	000c      	movs	r4, r1
    d616:	0019      	movs	r1, r3
    d618:	0022      	movs	r2, r4
    d61a:	4b3b      	ldr	r3, [pc, #236]	; (d708 <BrakeLight+0x3d0>)
    d61c:	0008      	movs	r0, r1
    d61e:	0011      	movs	r1, r2
    d620:	4798      	blx	r3
    d622:	1c03      	adds	r3, r0, #0
    d624:	613b      	str	r3, [r7, #16]
				if(temp_y > (128-(128*((float)deadzone/100.0)))*0.1)
    d626:	4b2a      	ldr	r3, [pc, #168]	; (d6d0 <BrakeLight+0x398>)
    d628:	6978      	ldr	r0, [r7, #20]
    d62a:	4798      	blx	r3
    d62c:	0005      	movs	r5, r0
    d62e:	000e      	movs	r6, r1
    d630:	4b28      	ldr	r3, [pc, #160]	; (d6d4 <BrakeLight+0x39c>)
    d632:	781a      	ldrb	r2, [r3, #0]
    d634:	4b25      	ldr	r3, [pc, #148]	; (d6cc <BrakeLight+0x394>)
    d636:	0010      	movs	r0, r2
    d638:	4798      	blx	r3
    d63a:	1c02      	adds	r2, r0, #0
    d63c:	4b24      	ldr	r3, [pc, #144]	; (d6d0 <BrakeLight+0x398>)
    d63e:	1c10      	adds	r0, r2, #0
    d640:	4798      	blx	r3
    d642:	4c25      	ldr	r4, [pc, #148]	; (d6d8 <BrakeLight+0x3a0>)
    d644:	2200      	movs	r2, #0
    d646:	4b25      	ldr	r3, [pc, #148]	; (d6dc <BrakeLight+0x3a4>)
    d648:	47a0      	blx	r4
    d64a:	0003      	movs	r3, r0
    d64c:	000c      	movs	r4, r1
    d64e:	0018      	movs	r0, r3
    d650:	0021      	movs	r1, r4
    d652:	4c23      	ldr	r4, [pc, #140]	; (d6e0 <BrakeLight+0x3a8>)
    d654:	2200      	movs	r2, #0
    d656:	4b23      	ldr	r3, [pc, #140]	; (d6e4 <BrakeLight+0x3ac>)
    d658:	47a0      	blx	r4
    d65a:	0003      	movs	r3, r0
    d65c:	000c      	movs	r4, r1
    d65e:	001a      	movs	r2, r3
    d660:	0023      	movs	r3, r4
    d662:	4c21      	ldr	r4, [pc, #132]	; (d6e8 <BrakeLight+0x3b0>)
    d664:	2000      	movs	r0, #0
    d666:	491f      	ldr	r1, [pc, #124]	; (d6e4 <BrakeLight+0x3ac>)
    d668:	47a0      	blx	r4
    d66a:	0003      	movs	r3, r0
    d66c:	000c      	movs	r4, r1
    d66e:	0018      	movs	r0, r3
    d670:	0021      	movs	r1, r4
    d672:	4c1b      	ldr	r4, [pc, #108]	; (d6e0 <BrakeLight+0x3a8>)
    d674:	4a29      	ldr	r2, [pc, #164]	; (d71c <BrakeLight+0x3e4>)
    d676:	4b2a      	ldr	r3, [pc, #168]	; (d720 <BrakeLight+0x3e8>)
    d678:	47a0      	blx	r4
    d67a:	0003      	movs	r3, r0
    d67c:	000c      	movs	r4, r1
    d67e:	001a      	movs	r2, r3
    d680:	0023      	movs	r3, r4
    d682:	4c28      	ldr	r4, [pc, #160]	; (d724 <BrakeLight+0x3ec>)
    d684:	0028      	movs	r0, r5
    d686:	0031      	movs	r1, r6
    d688:	47a0      	blx	r4
    d68a:	1e03      	subs	r3, r0, #0
    d68c:	d008      	beq.n	d6a0 <BrakeLight+0x368>
				setRed(brake_temp);
    d68e:	4b1f      	ldr	r3, [pc, #124]	; (d70c <BrakeLight+0x3d4>)
    d690:	6938      	ldr	r0, [r7, #16]
    d692:	4798      	blx	r3
    d694:	0003      	movs	r3, r0
    d696:	b29b      	uxth	r3, r3
    d698:	0018      	movs	r0, r3
    d69a:	4b1d      	ldr	r3, [pc, #116]	; (d710 <BrakeLight+0x3d8>)
    d69c:	4798      	blx	r3
				else
				BlinkTail(0xFFFF, 7);
				break;
    d69e:	e2b5      	b.n	dc0c <BrakeLight+0x8d4>
				BlinkTail(0xFFFF, 7);
    d6a0:	4a1c      	ldr	r2, [pc, #112]	; (d714 <BrakeLight+0x3dc>)
    d6a2:	4b16      	ldr	r3, [pc, #88]	; (d6fc <BrakeLight+0x3c4>)
    d6a4:	1c11      	adds	r1, r2, #0
    d6a6:	0018      	movs	r0, r3
    d6a8:	4b1b      	ldr	r3, [pc, #108]	; (d718 <BrakeLight+0x3e0>)
    d6aa:	4798      	blx	r3
				break;
    d6ac:	e2ae      	b.n	dc0c <BrakeLight+0x8d4>
    d6ae:	46c0      	nop			; (mov r8, r8)
    d6b0:	200003ad 	.word	0x200003ad
    d6b4:	0000de3d 	.word	0x0000de3d
    d6b8:	200000d6 	.word	0x200000d6
    d6bc:	200000d3 	.word	0x200000d3
    d6c0:	0000de49 	.word	0x0000de49
    d6c4:	0000ee31 	.word	0x0000ee31
    d6c8:	200003d3 	.word	0x200003d3
    d6cc:	0001abbd 	.word	0x0001abbd
    d6d0:	0001c759 	.word	0x0001c759
    d6d4:	200000e4 	.word	0x200000e4
    d6d8:	0001b269 	.word	0x0001b269
    d6dc:	40590000 	.word	0x40590000
    d6e0:	0001bad1 	.word	0x0001bad1
    d6e4:	40600000 	.word	0x40600000
    d6e8:	0001bfd1 	.word	0x0001bfd1
    d6ec:	00019cdd 	.word	0x00019cdd
    d6f0:	200003a2 	.word	0x200003a2
    d6f4:	0001cf44 	.word	0x0001cf44
    d6f8:	200000d0 	.word	0x200000d0
    d6fc:	0000ffff 	.word	0x0000ffff
    d700:	0001c665 	.word	0x0001c665
    d704:	0001ac49 	.word	0x0001ac49
    d708:	0001c7fd 	.word	0x0001c7fd
    d70c:	00019df5 	.word	0x00019df5
    d710:	0000a561 	.word	0x0000a561
    d714:	40e00000 	.word	0x40e00000
    d718:	0000aa2d 	.word	0x0000aa2d
    d71c:	9999999a 	.word	0x9999999a
    d720:	3fb99999 	.word	0x3fb99999
    d724:	00019d05 	.word	0x00019d05
				case BRAKE_BLINK_FADE:
				brake_temp = (((0xFFFF-brake_offset)/(128-(128*((float)deadzone/100.0)))*((128-(128*((float)deadzone/100.0)))-temp_y))+brake_offset);
    d728:	4ba6      	ldr	r3, [pc, #664]	; (d9c4 <BrakeLight+0x68c>)
    d72a:	881b      	ldrh	r3, [r3, #0]
    d72c:	001a      	movs	r2, r3
    d72e:	4ba6      	ldr	r3, [pc, #664]	; (d9c8 <BrakeLight+0x690>)
    d730:	1a9a      	subs	r2, r3, r2
    d732:	4ba6      	ldr	r3, [pc, #664]	; (d9cc <BrakeLight+0x694>)
    d734:	0010      	movs	r0, r2
    d736:	4798      	blx	r3
    d738:	0005      	movs	r5, r0
    d73a:	000e      	movs	r6, r1
    d73c:	4ba4      	ldr	r3, [pc, #656]	; (d9d0 <BrakeLight+0x698>)
    d73e:	781a      	ldrb	r2, [r3, #0]
    d740:	4ba4      	ldr	r3, [pc, #656]	; (d9d4 <BrakeLight+0x69c>)
    d742:	0010      	movs	r0, r2
    d744:	4798      	blx	r3
    d746:	1c02      	adds	r2, r0, #0
    d748:	4ba3      	ldr	r3, [pc, #652]	; (d9d8 <BrakeLight+0x6a0>)
    d74a:	1c10      	adds	r0, r2, #0
    d74c:	4798      	blx	r3
    d74e:	4ca3      	ldr	r4, [pc, #652]	; (d9dc <BrakeLight+0x6a4>)
    d750:	2200      	movs	r2, #0
    d752:	4ba3      	ldr	r3, [pc, #652]	; (d9e0 <BrakeLight+0x6a8>)
    d754:	47a0      	blx	r4
    d756:	0003      	movs	r3, r0
    d758:	000c      	movs	r4, r1
    d75a:	0018      	movs	r0, r3
    d75c:	0021      	movs	r1, r4
    d75e:	4ca1      	ldr	r4, [pc, #644]	; (d9e4 <BrakeLight+0x6ac>)
    d760:	2200      	movs	r2, #0
    d762:	4ba1      	ldr	r3, [pc, #644]	; (d9e8 <BrakeLight+0x6b0>)
    d764:	47a0      	blx	r4
    d766:	0003      	movs	r3, r0
    d768:	000c      	movs	r4, r1
    d76a:	001a      	movs	r2, r3
    d76c:	0023      	movs	r3, r4
    d76e:	4c9f      	ldr	r4, [pc, #636]	; (d9ec <BrakeLight+0x6b4>)
    d770:	2000      	movs	r0, #0
    d772:	499d      	ldr	r1, [pc, #628]	; (d9e8 <BrakeLight+0x6b0>)
    d774:	47a0      	blx	r4
    d776:	0003      	movs	r3, r0
    d778:	000c      	movs	r4, r1
    d77a:	001a      	movs	r2, r3
    d77c:	0023      	movs	r3, r4
    d77e:	4c97      	ldr	r4, [pc, #604]	; (d9dc <BrakeLight+0x6a4>)
    d780:	0028      	movs	r0, r5
    d782:	0031      	movs	r1, r6
    d784:	47a0      	blx	r4
    d786:	0003      	movs	r3, r0
    d788:	000c      	movs	r4, r1
    d78a:	001d      	movs	r5, r3
    d78c:	0026      	movs	r6, r4
    d78e:	4b90      	ldr	r3, [pc, #576]	; (d9d0 <BrakeLight+0x698>)
    d790:	781a      	ldrb	r2, [r3, #0]
    d792:	4b90      	ldr	r3, [pc, #576]	; (d9d4 <BrakeLight+0x69c>)
    d794:	0010      	movs	r0, r2
    d796:	4798      	blx	r3
    d798:	1c02      	adds	r2, r0, #0
    d79a:	4b8f      	ldr	r3, [pc, #572]	; (d9d8 <BrakeLight+0x6a0>)
    d79c:	1c10      	adds	r0, r2, #0
    d79e:	4798      	blx	r3
    d7a0:	4c8e      	ldr	r4, [pc, #568]	; (d9dc <BrakeLight+0x6a4>)
    d7a2:	2200      	movs	r2, #0
    d7a4:	4b8e      	ldr	r3, [pc, #568]	; (d9e0 <BrakeLight+0x6a8>)
    d7a6:	47a0      	blx	r4
    d7a8:	0003      	movs	r3, r0
    d7aa:	000c      	movs	r4, r1
    d7ac:	0018      	movs	r0, r3
    d7ae:	0021      	movs	r1, r4
    d7b0:	4c8c      	ldr	r4, [pc, #560]	; (d9e4 <BrakeLight+0x6ac>)
    d7b2:	2200      	movs	r2, #0
    d7b4:	4b8c      	ldr	r3, [pc, #560]	; (d9e8 <BrakeLight+0x6b0>)
    d7b6:	47a0      	blx	r4
    d7b8:	0003      	movs	r3, r0
    d7ba:	000c      	movs	r4, r1
    d7bc:	001a      	movs	r2, r3
    d7be:	0023      	movs	r3, r4
    d7c0:	4c8a      	ldr	r4, [pc, #552]	; (d9ec <BrakeLight+0x6b4>)
    d7c2:	2000      	movs	r0, #0
    d7c4:	4988      	ldr	r1, [pc, #544]	; (d9e8 <BrakeLight+0x6b0>)
    d7c6:	47a0      	blx	r4
    d7c8:	0003      	movs	r3, r0
    d7ca:	000c      	movs	r4, r1
    d7cc:	60bb      	str	r3, [r7, #8]
    d7ce:	60fc      	str	r4, [r7, #12]
    d7d0:	4b81      	ldr	r3, [pc, #516]	; (d9d8 <BrakeLight+0x6a0>)
    d7d2:	6978      	ldr	r0, [r7, #20]
    d7d4:	4798      	blx	r3
    d7d6:	0002      	movs	r2, r0
    d7d8:	000b      	movs	r3, r1
    d7da:	4c84      	ldr	r4, [pc, #528]	; (d9ec <BrakeLight+0x6b4>)
    d7dc:	68b8      	ldr	r0, [r7, #8]
    d7de:	68f9      	ldr	r1, [r7, #12]
    d7e0:	47a0      	blx	r4
    d7e2:	0003      	movs	r3, r0
    d7e4:	000c      	movs	r4, r1
    d7e6:	001a      	movs	r2, r3
    d7e8:	0023      	movs	r3, r4
    d7ea:	4c7e      	ldr	r4, [pc, #504]	; (d9e4 <BrakeLight+0x6ac>)
    d7ec:	0028      	movs	r0, r5
    d7ee:	0031      	movs	r1, r6
    d7f0:	47a0      	blx	r4
    d7f2:	0003      	movs	r3, r0
    d7f4:	000c      	movs	r4, r1
    d7f6:	001d      	movs	r5, r3
    d7f8:	0026      	movs	r6, r4
    d7fa:	4b72      	ldr	r3, [pc, #456]	; (d9c4 <BrakeLight+0x68c>)
    d7fc:	881b      	ldrh	r3, [r3, #0]
    d7fe:	001a      	movs	r2, r3
    d800:	4b72      	ldr	r3, [pc, #456]	; (d9cc <BrakeLight+0x694>)
    d802:	0010      	movs	r0, r2
    d804:	4798      	blx	r3
    d806:	0002      	movs	r2, r0
    d808:	000b      	movs	r3, r1
    d80a:	4c79      	ldr	r4, [pc, #484]	; (d9f0 <BrakeLight+0x6b8>)
    d80c:	0028      	movs	r0, r5
    d80e:	0031      	movs	r1, r6
    d810:	47a0      	blx	r4
    d812:	0003      	movs	r3, r0
    d814:	000c      	movs	r4, r1
    d816:	0019      	movs	r1, r3
    d818:	0022      	movs	r2, r4
    d81a:	4b76      	ldr	r3, [pc, #472]	; (d9f4 <BrakeLight+0x6bc>)
    d81c:	0008      	movs	r0, r1
    d81e:	0011      	movs	r1, r2
    d820:	4798      	blx	r3
    d822:	1c03      	adds	r3, r0, #0
    d824:	613b      	str	r3, [r7, #16]
				if(temp_y > (128-(128*((float)deadzone/100.0)))*0.1)
    d826:	4b6c      	ldr	r3, [pc, #432]	; (d9d8 <BrakeLight+0x6a0>)
    d828:	6978      	ldr	r0, [r7, #20]
    d82a:	4798      	blx	r3
    d82c:	0005      	movs	r5, r0
    d82e:	000e      	movs	r6, r1
    d830:	4b67      	ldr	r3, [pc, #412]	; (d9d0 <BrakeLight+0x698>)
    d832:	781a      	ldrb	r2, [r3, #0]
    d834:	4b67      	ldr	r3, [pc, #412]	; (d9d4 <BrakeLight+0x69c>)
    d836:	0010      	movs	r0, r2
    d838:	4798      	blx	r3
    d83a:	1c02      	adds	r2, r0, #0
    d83c:	4b66      	ldr	r3, [pc, #408]	; (d9d8 <BrakeLight+0x6a0>)
    d83e:	1c10      	adds	r0, r2, #0
    d840:	4798      	blx	r3
    d842:	4c66      	ldr	r4, [pc, #408]	; (d9dc <BrakeLight+0x6a4>)
    d844:	2200      	movs	r2, #0
    d846:	4b66      	ldr	r3, [pc, #408]	; (d9e0 <BrakeLight+0x6a8>)
    d848:	47a0      	blx	r4
    d84a:	0003      	movs	r3, r0
    d84c:	000c      	movs	r4, r1
    d84e:	0018      	movs	r0, r3
    d850:	0021      	movs	r1, r4
    d852:	4c64      	ldr	r4, [pc, #400]	; (d9e4 <BrakeLight+0x6ac>)
    d854:	2200      	movs	r2, #0
    d856:	4b64      	ldr	r3, [pc, #400]	; (d9e8 <BrakeLight+0x6b0>)
    d858:	47a0      	blx	r4
    d85a:	0003      	movs	r3, r0
    d85c:	000c      	movs	r4, r1
    d85e:	001a      	movs	r2, r3
    d860:	0023      	movs	r3, r4
    d862:	4c62      	ldr	r4, [pc, #392]	; (d9ec <BrakeLight+0x6b4>)
    d864:	2000      	movs	r0, #0
    d866:	4960      	ldr	r1, [pc, #384]	; (d9e8 <BrakeLight+0x6b0>)
    d868:	47a0      	blx	r4
    d86a:	0003      	movs	r3, r0
    d86c:	000c      	movs	r4, r1
    d86e:	0018      	movs	r0, r3
    d870:	0021      	movs	r1, r4
    d872:	4c5c      	ldr	r4, [pc, #368]	; (d9e4 <BrakeLight+0x6ac>)
    d874:	4a60      	ldr	r2, [pc, #384]	; (d9f8 <BrakeLight+0x6c0>)
    d876:	4b61      	ldr	r3, [pc, #388]	; (d9fc <BrakeLight+0x6c4>)
    d878:	47a0      	blx	r4
    d87a:	0003      	movs	r3, r0
    d87c:	000c      	movs	r4, r1
    d87e:	001a      	movs	r2, r3
    d880:	0023      	movs	r3, r4
    d882:	4c5f      	ldr	r4, [pc, #380]	; (da00 <BrakeLight+0x6c8>)
    d884:	0028      	movs	r0, r5
    d886:	0031      	movs	r1, r6
    d888:	47a0      	blx	r4
    d88a:	1e03      	subs	r3, r0, #0
    d88c:	d006      	beq.n	d89c <BrakeLight+0x564>
				BlinkTail(0xFFFF, 7);
    d88e:	4a5d      	ldr	r2, [pc, #372]	; (da04 <BrakeLight+0x6cc>)
    d890:	4b4d      	ldr	r3, [pc, #308]	; (d9c8 <BrakeLight+0x690>)
    d892:	1c11      	adds	r1, r2, #0
    d894:	0018      	movs	r0, r3
    d896:	4b5c      	ldr	r3, [pc, #368]	; (da08 <BrakeLight+0x6d0>)
    d898:	4798      	blx	r3
				else
				setRed(brake_temp);
				break;
    d89a:	e1b7      	b.n	dc0c <BrakeLight+0x8d4>
				setRed(brake_temp);
    d89c:	4b5b      	ldr	r3, [pc, #364]	; (da0c <BrakeLight+0x6d4>)
    d89e:	6938      	ldr	r0, [r7, #16]
    d8a0:	4798      	blx	r3
    d8a2:	0003      	movs	r3, r0
    d8a4:	b29b      	uxth	r3, r3
    d8a6:	0018      	movs	r0, r3
    d8a8:	4b59      	ldr	r3, [pc, #356]	; (da10 <BrakeLight+0x6d8>)
    d8aa:	4798      	blx	r3
				break;
    d8ac:	e1ae      	b.n	dc0c <BrakeLight+0x8d4>
				case BRAKE_FADING_BLINK:
				brake_temp = (((0xFFFF-brake_offset)/(128-(128*((float)deadzone/100.0)))*((128-(128*((float)deadzone/100.0)))-temp_y))+brake_offset);
    d8ae:	4b45      	ldr	r3, [pc, #276]	; (d9c4 <BrakeLight+0x68c>)
    d8b0:	881b      	ldrh	r3, [r3, #0]
    d8b2:	001a      	movs	r2, r3
    d8b4:	4b44      	ldr	r3, [pc, #272]	; (d9c8 <BrakeLight+0x690>)
    d8b6:	1a9a      	subs	r2, r3, r2
    d8b8:	4b44      	ldr	r3, [pc, #272]	; (d9cc <BrakeLight+0x694>)
    d8ba:	0010      	movs	r0, r2
    d8bc:	4798      	blx	r3
    d8be:	0005      	movs	r5, r0
    d8c0:	000e      	movs	r6, r1
    d8c2:	4b43      	ldr	r3, [pc, #268]	; (d9d0 <BrakeLight+0x698>)
    d8c4:	781a      	ldrb	r2, [r3, #0]
    d8c6:	4b43      	ldr	r3, [pc, #268]	; (d9d4 <BrakeLight+0x69c>)
    d8c8:	0010      	movs	r0, r2
    d8ca:	4798      	blx	r3
    d8cc:	1c02      	adds	r2, r0, #0
    d8ce:	4b42      	ldr	r3, [pc, #264]	; (d9d8 <BrakeLight+0x6a0>)
    d8d0:	1c10      	adds	r0, r2, #0
    d8d2:	4798      	blx	r3
    d8d4:	4c41      	ldr	r4, [pc, #260]	; (d9dc <BrakeLight+0x6a4>)
    d8d6:	2200      	movs	r2, #0
    d8d8:	4b41      	ldr	r3, [pc, #260]	; (d9e0 <BrakeLight+0x6a8>)
    d8da:	47a0      	blx	r4
    d8dc:	0003      	movs	r3, r0
    d8de:	000c      	movs	r4, r1
    d8e0:	0018      	movs	r0, r3
    d8e2:	0021      	movs	r1, r4
    d8e4:	4c3f      	ldr	r4, [pc, #252]	; (d9e4 <BrakeLight+0x6ac>)
    d8e6:	2200      	movs	r2, #0
    d8e8:	4b3f      	ldr	r3, [pc, #252]	; (d9e8 <BrakeLight+0x6b0>)
    d8ea:	47a0      	blx	r4
    d8ec:	0003      	movs	r3, r0
    d8ee:	000c      	movs	r4, r1
    d8f0:	001a      	movs	r2, r3
    d8f2:	0023      	movs	r3, r4
    d8f4:	4c3d      	ldr	r4, [pc, #244]	; (d9ec <BrakeLight+0x6b4>)
    d8f6:	2000      	movs	r0, #0
    d8f8:	493b      	ldr	r1, [pc, #236]	; (d9e8 <BrakeLight+0x6b0>)
    d8fa:	47a0      	blx	r4
    d8fc:	0003      	movs	r3, r0
    d8fe:	000c      	movs	r4, r1
    d900:	001a      	movs	r2, r3
    d902:	0023      	movs	r3, r4
    d904:	4c35      	ldr	r4, [pc, #212]	; (d9dc <BrakeLight+0x6a4>)
    d906:	0028      	movs	r0, r5
    d908:	0031      	movs	r1, r6
    d90a:	47a0      	blx	r4
    d90c:	0003      	movs	r3, r0
    d90e:	000c      	movs	r4, r1
    d910:	001d      	movs	r5, r3
    d912:	0026      	movs	r6, r4
    d914:	4b2e      	ldr	r3, [pc, #184]	; (d9d0 <BrakeLight+0x698>)
    d916:	781a      	ldrb	r2, [r3, #0]
    d918:	4b2e      	ldr	r3, [pc, #184]	; (d9d4 <BrakeLight+0x69c>)
    d91a:	0010      	movs	r0, r2
    d91c:	4798      	blx	r3
    d91e:	1c02      	adds	r2, r0, #0
    d920:	4b2d      	ldr	r3, [pc, #180]	; (d9d8 <BrakeLight+0x6a0>)
    d922:	1c10      	adds	r0, r2, #0
    d924:	4798      	blx	r3
    d926:	4c2d      	ldr	r4, [pc, #180]	; (d9dc <BrakeLight+0x6a4>)
    d928:	2200      	movs	r2, #0
    d92a:	4b2d      	ldr	r3, [pc, #180]	; (d9e0 <BrakeLight+0x6a8>)
    d92c:	47a0      	blx	r4
    d92e:	0003      	movs	r3, r0
    d930:	000c      	movs	r4, r1
    d932:	0018      	movs	r0, r3
    d934:	0021      	movs	r1, r4
    d936:	4c2b      	ldr	r4, [pc, #172]	; (d9e4 <BrakeLight+0x6ac>)
    d938:	2200      	movs	r2, #0
    d93a:	4b2b      	ldr	r3, [pc, #172]	; (d9e8 <BrakeLight+0x6b0>)
    d93c:	47a0      	blx	r4
    d93e:	0003      	movs	r3, r0
    d940:	000c      	movs	r4, r1
    d942:	001a      	movs	r2, r3
    d944:	0023      	movs	r3, r4
    d946:	4c29      	ldr	r4, [pc, #164]	; (d9ec <BrakeLight+0x6b4>)
    d948:	2000      	movs	r0, #0
    d94a:	4927      	ldr	r1, [pc, #156]	; (d9e8 <BrakeLight+0x6b0>)
    d94c:	47a0      	blx	r4
    d94e:	0003      	movs	r3, r0
    d950:	000c      	movs	r4, r1
    d952:	60bb      	str	r3, [r7, #8]
    d954:	60fc      	str	r4, [r7, #12]
    d956:	4b20      	ldr	r3, [pc, #128]	; (d9d8 <BrakeLight+0x6a0>)
    d958:	6978      	ldr	r0, [r7, #20]
    d95a:	4798      	blx	r3
    d95c:	0002      	movs	r2, r0
    d95e:	000b      	movs	r3, r1
    d960:	4c22      	ldr	r4, [pc, #136]	; (d9ec <BrakeLight+0x6b4>)
    d962:	68b8      	ldr	r0, [r7, #8]
    d964:	68f9      	ldr	r1, [r7, #12]
    d966:	47a0      	blx	r4
    d968:	0003      	movs	r3, r0
    d96a:	000c      	movs	r4, r1
    d96c:	001a      	movs	r2, r3
    d96e:	0023      	movs	r3, r4
    d970:	4c1c      	ldr	r4, [pc, #112]	; (d9e4 <BrakeLight+0x6ac>)
    d972:	0028      	movs	r0, r5
    d974:	0031      	movs	r1, r6
    d976:	47a0      	blx	r4
    d978:	0003      	movs	r3, r0
    d97a:	000c      	movs	r4, r1
    d97c:	001d      	movs	r5, r3
    d97e:	0026      	movs	r6, r4
    d980:	4b10      	ldr	r3, [pc, #64]	; (d9c4 <BrakeLight+0x68c>)
    d982:	881b      	ldrh	r3, [r3, #0]
    d984:	001a      	movs	r2, r3
    d986:	4b11      	ldr	r3, [pc, #68]	; (d9cc <BrakeLight+0x694>)
    d988:	0010      	movs	r0, r2
    d98a:	4798      	blx	r3
    d98c:	0002      	movs	r2, r0
    d98e:	000b      	movs	r3, r1
    d990:	4c17      	ldr	r4, [pc, #92]	; (d9f0 <BrakeLight+0x6b8>)
    d992:	0028      	movs	r0, r5
    d994:	0031      	movs	r1, r6
    d996:	47a0      	blx	r4
    d998:	0003      	movs	r3, r0
    d99a:	000c      	movs	r4, r1
    d99c:	0019      	movs	r1, r3
    d99e:	0022      	movs	r2, r4
    d9a0:	4b14      	ldr	r3, [pc, #80]	; (d9f4 <BrakeLight+0x6bc>)
    d9a2:	0008      	movs	r0, r1
    d9a4:	0011      	movs	r1, r2
    d9a6:	4798      	blx	r3
    d9a8:	1c03      	adds	r3, r0, #0
    d9aa:	613b      	str	r3, [r7, #16]
				BlinkTail(brake_temp, 7);
    d9ac:	4b17      	ldr	r3, [pc, #92]	; (da0c <BrakeLight+0x6d4>)
    d9ae:	6938      	ldr	r0, [r7, #16]
    d9b0:	4798      	blx	r3
    d9b2:	0003      	movs	r3, r0
    d9b4:	b29b      	uxth	r3, r3
    d9b6:	4a13      	ldr	r2, [pc, #76]	; (da04 <BrakeLight+0x6cc>)
    d9b8:	1c11      	adds	r1, r2, #0
    d9ba:	0018      	movs	r0, r3
    d9bc:	4b12      	ldr	r3, [pc, #72]	; (da08 <BrakeLight+0x6d0>)
    d9be:	4798      	blx	r3
				break;
    d9c0:	e124      	b.n	dc0c <BrakeLight+0x8d4>
    d9c2:	46c0      	nop			; (mov r8, r8)
    d9c4:	200000d0 	.word	0x200000d0
    d9c8:	0000ffff 	.word	0x0000ffff
    d9cc:	0001c665 	.word	0x0001c665
    d9d0:	200000e4 	.word	0x200000e4
    d9d4:	0001abbd 	.word	0x0001abbd
    d9d8:	0001c759 	.word	0x0001c759
    d9dc:	0001b269 	.word	0x0001b269
    d9e0:	40590000 	.word	0x40590000
    d9e4:	0001bad1 	.word	0x0001bad1
    d9e8:	40600000 	.word	0x40600000
    d9ec:	0001bfd1 	.word	0x0001bfd1
    d9f0:	0001ac49 	.word	0x0001ac49
    d9f4:	0001c7fd 	.word	0x0001c7fd
    d9f8:	9999999a 	.word	0x9999999a
    d9fc:	3fb99999 	.word	0x3fb99999
    da00:	00019d05 	.word	0x00019d05
    da04:	40e00000 	.word	0x40e00000
    da08:	0000aa2d 	.word	0x0000aa2d
    da0c:	00019df5 	.word	0x00019df5
    da10:	0000a561 	.word	0x0000a561
				case BRAKE_PACED_BLINK:
				brake_temp = (((0xFFFF-brake_offset)/(128-(128*((float)deadzone/100.0)))*((128-(128*((float)deadzone/100.0)))-temp_y))+brake_offset);
    da14:	4b82      	ldr	r3, [pc, #520]	; (dc20 <BrakeLight+0x8e8>)
    da16:	881b      	ldrh	r3, [r3, #0]
    da18:	001a      	movs	r2, r3
    da1a:	4b82      	ldr	r3, [pc, #520]	; (dc24 <BrakeLight+0x8ec>)
    da1c:	1a9a      	subs	r2, r3, r2
    da1e:	4b82      	ldr	r3, [pc, #520]	; (dc28 <BrakeLight+0x8f0>)
    da20:	0010      	movs	r0, r2
    da22:	4798      	blx	r3
    da24:	0005      	movs	r5, r0
    da26:	000e      	movs	r6, r1
    da28:	4b80      	ldr	r3, [pc, #512]	; (dc2c <BrakeLight+0x8f4>)
    da2a:	781a      	ldrb	r2, [r3, #0]
    da2c:	4b80      	ldr	r3, [pc, #512]	; (dc30 <BrakeLight+0x8f8>)
    da2e:	0010      	movs	r0, r2
    da30:	4798      	blx	r3
    da32:	1c02      	adds	r2, r0, #0
    da34:	4b7f      	ldr	r3, [pc, #508]	; (dc34 <BrakeLight+0x8fc>)
    da36:	1c10      	adds	r0, r2, #0
    da38:	4798      	blx	r3
    da3a:	4c7f      	ldr	r4, [pc, #508]	; (dc38 <BrakeLight+0x900>)
    da3c:	2200      	movs	r2, #0
    da3e:	4b7f      	ldr	r3, [pc, #508]	; (dc3c <BrakeLight+0x904>)
    da40:	47a0      	blx	r4
    da42:	0003      	movs	r3, r0
    da44:	000c      	movs	r4, r1
    da46:	0018      	movs	r0, r3
    da48:	0021      	movs	r1, r4
    da4a:	4c7d      	ldr	r4, [pc, #500]	; (dc40 <BrakeLight+0x908>)
    da4c:	2200      	movs	r2, #0
    da4e:	4b7d      	ldr	r3, [pc, #500]	; (dc44 <BrakeLight+0x90c>)
    da50:	47a0      	blx	r4
    da52:	0003      	movs	r3, r0
    da54:	000c      	movs	r4, r1
    da56:	001a      	movs	r2, r3
    da58:	0023      	movs	r3, r4
    da5a:	4c7b      	ldr	r4, [pc, #492]	; (dc48 <BrakeLight+0x910>)
    da5c:	2000      	movs	r0, #0
    da5e:	4979      	ldr	r1, [pc, #484]	; (dc44 <BrakeLight+0x90c>)
    da60:	47a0      	blx	r4
    da62:	0003      	movs	r3, r0
    da64:	000c      	movs	r4, r1
    da66:	001a      	movs	r2, r3
    da68:	0023      	movs	r3, r4
    da6a:	4c73      	ldr	r4, [pc, #460]	; (dc38 <BrakeLight+0x900>)
    da6c:	0028      	movs	r0, r5
    da6e:	0031      	movs	r1, r6
    da70:	47a0      	blx	r4
    da72:	0003      	movs	r3, r0
    da74:	000c      	movs	r4, r1
    da76:	001d      	movs	r5, r3
    da78:	0026      	movs	r6, r4
    da7a:	4b6c      	ldr	r3, [pc, #432]	; (dc2c <BrakeLight+0x8f4>)
    da7c:	781a      	ldrb	r2, [r3, #0]
    da7e:	4b6c      	ldr	r3, [pc, #432]	; (dc30 <BrakeLight+0x8f8>)
    da80:	0010      	movs	r0, r2
    da82:	4798      	blx	r3
    da84:	1c02      	adds	r2, r0, #0
    da86:	4b6b      	ldr	r3, [pc, #428]	; (dc34 <BrakeLight+0x8fc>)
    da88:	1c10      	adds	r0, r2, #0
    da8a:	4798      	blx	r3
    da8c:	4c6a      	ldr	r4, [pc, #424]	; (dc38 <BrakeLight+0x900>)
    da8e:	2200      	movs	r2, #0
    da90:	4b6a      	ldr	r3, [pc, #424]	; (dc3c <BrakeLight+0x904>)
    da92:	47a0      	blx	r4
    da94:	0003      	movs	r3, r0
    da96:	000c      	movs	r4, r1
    da98:	0018      	movs	r0, r3
    da9a:	0021      	movs	r1, r4
    da9c:	4c68      	ldr	r4, [pc, #416]	; (dc40 <BrakeLight+0x908>)
    da9e:	2200      	movs	r2, #0
    daa0:	4b68      	ldr	r3, [pc, #416]	; (dc44 <BrakeLight+0x90c>)
    daa2:	47a0      	blx	r4
    daa4:	0003      	movs	r3, r0
    daa6:	000c      	movs	r4, r1
    daa8:	001a      	movs	r2, r3
    daaa:	0023      	movs	r3, r4
    daac:	4c66      	ldr	r4, [pc, #408]	; (dc48 <BrakeLight+0x910>)
    daae:	2000      	movs	r0, #0
    dab0:	4964      	ldr	r1, [pc, #400]	; (dc44 <BrakeLight+0x90c>)
    dab2:	47a0      	blx	r4
    dab4:	0003      	movs	r3, r0
    dab6:	000c      	movs	r4, r1
    dab8:	60bb      	str	r3, [r7, #8]
    daba:	60fc      	str	r4, [r7, #12]
    dabc:	4b5d      	ldr	r3, [pc, #372]	; (dc34 <BrakeLight+0x8fc>)
    dabe:	6978      	ldr	r0, [r7, #20]
    dac0:	4798      	blx	r3
    dac2:	0002      	movs	r2, r0
    dac4:	000b      	movs	r3, r1
    dac6:	4c60      	ldr	r4, [pc, #384]	; (dc48 <BrakeLight+0x910>)
    dac8:	68b8      	ldr	r0, [r7, #8]
    daca:	68f9      	ldr	r1, [r7, #12]
    dacc:	47a0      	blx	r4
    dace:	0003      	movs	r3, r0
    dad0:	000c      	movs	r4, r1
    dad2:	001a      	movs	r2, r3
    dad4:	0023      	movs	r3, r4
    dad6:	4c5a      	ldr	r4, [pc, #360]	; (dc40 <BrakeLight+0x908>)
    dad8:	0028      	movs	r0, r5
    dada:	0031      	movs	r1, r6
    dadc:	47a0      	blx	r4
    dade:	0003      	movs	r3, r0
    dae0:	000c      	movs	r4, r1
    dae2:	001d      	movs	r5, r3
    dae4:	0026      	movs	r6, r4
    dae6:	4b4e      	ldr	r3, [pc, #312]	; (dc20 <BrakeLight+0x8e8>)
    dae8:	881b      	ldrh	r3, [r3, #0]
    daea:	001a      	movs	r2, r3
    daec:	4b4e      	ldr	r3, [pc, #312]	; (dc28 <BrakeLight+0x8f0>)
    daee:	0010      	movs	r0, r2
    daf0:	4798      	blx	r3
    daf2:	0002      	movs	r2, r0
    daf4:	000b      	movs	r3, r1
    daf6:	4c55      	ldr	r4, [pc, #340]	; (dc4c <BrakeLight+0x914>)
    daf8:	0028      	movs	r0, r5
    dafa:	0031      	movs	r1, r6
    dafc:	47a0      	blx	r4
    dafe:	0003      	movs	r3, r0
    db00:	000c      	movs	r4, r1
    db02:	0019      	movs	r1, r3
    db04:	0022      	movs	r2, r4
    db06:	4b52      	ldr	r3, [pc, #328]	; (dc50 <BrakeLight+0x918>)
    db08:	0008      	movs	r0, r1
    db0a:	0011      	movs	r1, r2
    db0c:	4798      	blx	r3
    db0e:	1c03      	adds	r3, r0, #0
    db10:	613b      	str	r3, [r7, #16]
				BlinkTail(brake_temp, (3+(7/(128-(128*((float)deadzone/100.0))))*((128-(128*((float)deadzone/100.0)))-temp_y)));
    db12:	4b50      	ldr	r3, [pc, #320]	; (dc54 <BrakeLight+0x91c>)
    db14:	6938      	ldr	r0, [r7, #16]
    db16:	4798      	blx	r3
    db18:	0003      	movs	r3, r0
    db1a:	b29d      	uxth	r5, r3
    db1c:	4b43      	ldr	r3, [pc, #268]	; (dc2c <BrakeLight+0x8f4>)
    db1e:	781a      	ldrb	r2, [r3, #0]
    db20:	4b43      	ldr	r3, [pc, #268]	; (dc30 <BrakeLight+0x8f8>)
    db22:	0010      	movs	r0, r2
    db24:	4798      	blx	r3
    db26:	1c02      	adds	r2, r0, #0
    db28:	4b42      	ldr	r3, [pc, #264]	; (dc34 <BrakeLight+0x8fc>)
    db2a:	1c10      	adds	r0, r2, #0
    db2c:	4798      	blx	r3
    db2e:	4c42      	ldr	r4, [pc, #264]	; (dc38 <BrakeLight+0x900>)
    db30:	2200      	movs	r2, #0
    db32:	4b42      	ldr	r3, [pc, #264]	; (dc3c <BrakeLight+0x904>)
    db34:	47a0      	blx	r4
    db36:	0003      	movs	r3, r0
    db38:	000c      	movs	r4, r1
    db3a:	0018      	movs	r0, r3
    db3c:	0021      	movs	r1, r4
    db3e:	4c40      	ldr	r4, [pc, #256]	; (dc40 <BrakeLight+0x908>)
    db40:	2200      	movs	r2, #0
    db42:	4b40      	ldr	r3, [pc, #256]	; (dc44 <BrakeLight+0x90c>)
    db44:	47a0      	blx	r4
    db46:	0003      	movs	r3, r0
    db48:	000c      	movs	r4, r1
    db4a:	001a      	movs	r2, r3
    db4c:	0023      	movs	r3, r4
    db4e:	4c3e      	ldr	r4, [pc, #248]	; (dc48 <BrakeLight+0x910>)
    db50:	2000      	movs	r0, #0
    db52:	493c      	ldr	r1, [pc, #240]	; (dc44 <BrakeLight+0x90c>)
    db54:	47a0      	blx	r4
    db56:	0003      	movs	r3, r0
    db58:	000c      	movs	r4, r1
    db5a:	001a      	movs	r2, r3
    db5c:	0023      	movs	r3, r4
    db5e:	4c36      	ldr	r4, [pc, #216]	; (dc38 <BrakeLight+0x900>)
    db60:	2000      	movs	r0, #0
    db62:	493d      	ldr	r1, [pc, #244]	; (dc58 <BrakeLight+0x920>)
    db64:	47a0      	blx	r4
    db66:	0003      	movs	r3, r0
    db68:	000c      	movs	r4, r1
    db6a:	60bb      	str	r3, [r7, #8]
    db6c:	60fc      	str	r4, [r7, #12]
    db6e:	4b2f      	ldr	r3, [pc, #188]	; (dc2c <BrakeLight+0x8f4>)
    db70:	781a      	ldrb	r2, [r3, #0]
    db72:	4b2f      	ldr	r3, [pc, #188]	; (dc30 <BrakeLight+0x8f8>)
    db74:	0010      	movs	r0, r2
    db76:	4798      	blx	r3
    db78:	1c02      	adds	r2, r0, #0
    db7a:	4b2e      	ldr	r3, [pc, #184]	; (dc34 <BrakeLight+0x8fc>)
    db7c:	1c10      	adds	r0, r2, #0
    db7e:	4798      	blx	r3
    db80:	4c2d      	ldr	r4, [pc, #180]	; (dc38 <BrakeLight+0x900>)
    db82:	2200      	movs	r2, #0
    db84:	4b2d      	ldr	r3, [pc, #180]	; (dc3c <BrakeLight+0x904>)
    db86:	47a0      	blx	r4
    db88:	0003      	movs	r3, r0
    db8a:	000c      	movs	r4, r1
    db8c:	0018      	movs	r0, r3
    db8e:	0021      	movs	r1, r4
    db90:	4c2b      	ldr	r4, [pc, #172]	; (dc40 <BrakeLight+0x908>)
    db92:	2200      	movs	r2, #0
    db94:	4b2b      	ldr	r3, [pc, #172]	; (dc44 <BrakeLight+0x90c>)
    db96:	47a0      	blx	r4
    db98:	0003      	movs	r3, r0
    db9a:	000c      	movs	r4, r1
    db9c:	001a      	movs	r2, r3
    db9e:	0023      	movs	r3, r4
    dba0:	4c29      	ldr	r4, [pc, #164]	; (dc48 <BrakeLight+0x910>)
    dba2:	2000      	movs	r0, #0
    dba4:	4927      	ldr	r1, [pc, #156]	; (dc44 <BrakeLight+0x90c>)
    dba6:	47a0      	blx	r4
    dba8:	0003      	movs	r3, r0
    dbaa:	000c      	movs	r4, r1
    dbac:	603b      	str	r3, [r7, #0]
    dbae:	607c      	str	r4, [r7, #4]
    dbb0:	4b20      	ldr	r3, [pc, #128]	; (dc34 <BrakeLight+0x8fc>)
    dbb2:	6978      	ldr	r0, [r7, #20]
    dbb4:	4798      	blx	r3
    dbb6:	0002      	movs	r2, r0
    dbb8:	000b      	movs	r3, r1
    dbba:	4c23      	ldr	r4, [pc, #140]	; (dc48 <BrakeLight+0x910>)
    dbbc:	6838      	ldr	r0, [r7, #0]
    dbbe:	6879      	ldr	r1, [r7, #4]
    dbc0:	47a0      	blx	r4
    dbc2:	0003      	movs	r3, r0
    dbc4:	000c      	movs	r4, r1
    dbc6:	001a      	movs	r2, r3
    dbc8:	0023      	movs	r3, r4
    dbca:	4c1d      	ldr	r4, [pc, #116]	; (dc40 <BrakeLight+0x908>)
    dbcc:	68b8      	ldr	r0, [r7, #8]
    dbce:	68f9      	ldr	r1, [r7, #12]
    dbd0:	47a0      	blx	r4
    dbd2:	0003      	movs	r3, r0
    dbd4:	000c      	movs	r4, r1
    dbd6:	0018      	movs	r0, r3
    dbd8:	0021      	movs	r1, r4
    dbda:	4c1c      	ldr	r4, [pc, #112]	; (dc4c <BrakeLight+0x914>)
    dbdc:	2200      	movs	r2, #0
    dbde:	4b1f      	ldr	r3, [pc, #124]	; (dc5c <BrakeLight+0x924>)
    dbe0:	47a0      	blx	r4
    dbe2:	0003      	movs	r3, r0
    dbe4:	000c      	movs	r4, r1
    dbe6:	0019      	movs	r1, r3
    dbe8:	0022      	movs	r2, r4
    dbea:	4b19      	ldr	r3, [pc, #100]	; (dc50 <BrakeLight+0x918>)
    dbec:	0008      	movs	r0, r1
    dbee:	0011      	movs	r1, r2
    dbf0:	4798      	blx	r3
    dbf2:	1c03      	adds	r3, r0, #0
    dbf4:	1c19      	adds	r1, r3, #0
    dbf6:	0028      	movs	r0, r5
    dbf8:	4b19      	ldr	r3, [pc, #100]	; (dc60 <BrakeLight+0x928>)
    dbfa:	4798      	blx	r3
				break;
    dbfc:	46c0      	nop			; (mov r8, r8)
    dbfe:	e005      	b.n	dc0c <BrakeLight+0x8d4>
			}
		}
		else {
			setRed(brake_offset);
    dc00:	4b07      	ldr	r3, [pc, #28]	; (dc20 <BrakeLight+0x8e8>)
    dc02:	881b      	ldrh	r3, [r3, #0]
    dc04:	0018      	movs	r0, r3
    dc06:	4b17      	ldr	r3, [pc, #92]	; (dc64 <BrakeLight+0x92c>)
    dc08:	4798      	blx	r3
	if(((HEADLIGHTS && lightControlHead() && LIGHTS_ON) | (BRAKE_ALWAYS_ON)) && sensorControl() && !is_standby_active()){
    dc0a:	e004      	b.n	dc16 <BrakeLight+0x8de>
    dc0c:	e003      	b.n	dc16 <BrakeLight+0x8de>
		}
	}
	else{
		setRed(0);
    dc0e:	2000      	movs	r0, #0
    dc10:	4b14      	ldr	r3, [pc, #80]	; (dc64 <BrakeLight+0x92c>)
    dc12:	4798      	blx	r3
	}
}
    dc14:	e000      	b.n	dc18 <BrakeLight+0x8e0>
	if(((HEADLIGHTS && lightControlHead() && LIGHTS_ON) | (BRAKE_ALWAYS_ON)) && sensorControl() && !is_standby_active()){
    dc16:	46c0      	nop			; (mov r8, r8)
}
    dc18:	46c0      	nop			; (mov r8, r8)
    dc1a:	46bd      	mov	sp, r7
    dc1c:	b007      	add	sp, #28
    dc1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dc20:	200000d0 	.word	0x200000d0
    dc24:	0000ffff 	.word	0x0000ffff
    dc28:	0001c665 	.word	0x0001c665
    dc2c:	200000e4 	.word	0x200000e4
    dc30:	0001abbd 	.word	0x0001abbd
    dc34:	0001c759 	.word	0x0001c759
    dc38:	0001b269 	.word	0x0001b269
    dc3c:	40590000 	.word	0x40590000
    dc40:	0001bad1 	.word	0x0001bad1
    dc44:	40600000 	.word	0x40600000
    dc48:	0001bfd1 	.word	0x0001bfd1
    dc4c:	0001ac49 	.word	0x0001ac49
    dc50:	0001c7fd 	.word	0x0001c7fd
    dc54:	00019df5 	.word	0x00019df5
    dc58:	401c0000 	.word	0x401c0000
    dc5c:	40080000 	.word	0x40080000
    dc60:	0000aa2d 	.word	0x0000aa2d
    dc64:	0000a561 	.word	0x0000a561

0000dc68 <HeadLight>:

void HeadLight(){
    dc68:	b590      	push	{r4, r7, lr}
    dc6a:	b083      	sub	sp, #12
    dc6c:	af00      	add	r7, sp, #0
	if(HEADLIGHTS && lightControlHead() && sensorControl() && LIGHTS_ON && !is_standby_active()){
    dc6e:	4b32      	ldr	r3, [pc, #200]	; (dd38 <HeadLight+0xd0>)
    dc70:	781b      	ldrb	r3, [r3, #0]
    dc72:	2b00      	cmp	r3, #0
    dc74:	d059      	beq.n	dd2a <HeadLight+0xc2>
    dc76:	4b31      	ldr	r3, [pc, #196]	; (dd3c <HeadLight+0xd4>)
    dc78:	4798      	blx	r3
    dc7a:	1e03      	subs	r3, r0, #0
    dc7c:	d055      	beq.n	dd2a <HeadLight+0xc2>
    dc7e:	4b30      	ldr	r3, [pc, #192]	; (dd40 <HeadLight+0xd8>)
    dc80:	4798      	blx	r3
    dc82:	1e03      	subs	r3, r0, #0
    dc84:	d051      	beq.n	dd2a <HeadLight+0xc2>
    dc86:	4b2f      	ldr	r3, [pc, #188]	; (dd44 <HeadLight+0xdc>)
    dc88:	781b      	ldrb	r3, [r3, #0]
    dc8a:	2b00      	cmp	r3, #0
    dc8c:	d04d      	beq.n	dd2a <HeadLight+0xc2>
    dc8e:	4b2e      	ldr	r3, [pc, #184]	; (dd48 <HeadLight+0xe0>)
    dc90:	4798      	blx	r3
    dc92:	0003      	movs	r3, r0
    dc94:	001a      	movs	r2, r3
    dc96:	2301      	movs	r3, #1
    dc98:	4053      	eors	r3, r2
    dc9a:	b2db      	uxtb	r3, r3
    dc9c:	2b00      	cmp	r3, #0
    dc9e:	d044      	beq.n	dd2a <HeadLight+0xc2>
		if(BRIGHTS_ENABLED){
    dca0:	4b2a      	ldr	r3, [pc, #168]	; (dd4c <HeadLight+0xe4>)
    dca2:	781b      	ldrb	r3, [r3, #0]
    dca4:	2b00      	cmp	r3, #0
    dca6:	d03b      	beq.n	dd20 <HeadLight+0xb8>
			uint16_t temp_low_level = 0xFFFF*((float)lowbeam_level/100);
    dca8:	4b29      	ldr	r3, [pc, #164]	; (dd50 <HeadLight+0xe8>)
    dcaa:	781a      	ldrb	r2, [r3, #0]
    dcac:	4b29      	ldr	r3, [pc, #164]	; (dd54 <HeadLight+0xec>)
    dcae:	0010      	movs	r0, r2
    dcb0:	4798      	blx	r3
    dcb2:	1c02      	adds	r2, r0, #0
    dcb4:	4b28      	ldr	r3, [pc, #160]	; (dd58 <HeadLight+0xf0>)
    dcb6:	4929      	ldr	r1, [pc, #164]	; (dd5c <HeadLight+0xf4>)
    dcb8:	1c10      	adds	r0, r2, #0
    dcba:	4798      	blx	r3
    dcbc:	1c03      	adds	r3, r0, #0
    dcbe:	1c1a      	adds	r2, r3, #0
    dcc0:	4b27      	ldr	r3, [pc, #156]	; (dd60 <HeadLight+0xf8>)
    dcc2:	4928      	ldr	r1, [pc, #160]	; (dd64 <HeadLight+0xfc>)
    dcc4:	1c10      	adds	r0, r2, #0
    dcc6:	4798      	blx	r3
    dcc8:	1c03      	adds	r3, r0, #0
    dcca:	1c1a      	adds	r2, r3, #0
    dccc:	1dbc      	adds	r4, r7, #6
    dcce:	4b26      	ldr	r3, [pc, #152]	; (dd68 <HeadLight+0x100>)
    dcd0:	1c10      	adds	r0, r2, #0
    dcd2:	4798      	blx	r3
    dcd4:	0003      	movs	r3, r0
    dcd6:	8023      	strh	r3, [r4, #0]
			if(overtemp(false)){// Dim to low level if temp limit is reached
    dcd8:	2000      	movs	r0, #0
    dcda:	4b24      	ldr	r3, [pc, #144]	; (dd6c <HeadLight+0x104>)
    dcdc:	4798      	blx	r3
    dcde:	1e03      	subs	r3, r0, #0
    dce0:	d00f      	beq.n	dd02 <HeadLight+0x9a>
				if(BRIGHTS){
    dce2:	4b23      	ldr	r3, [pc, #140]	; (dd70 <HeadLight+0x108>)
    dce4:	781b      	ldrb	r3, [r3, #0]
    dce6:	2b00      	cmp	r3, #0
    dce8:	d00b      	beq.n	dd02 <HeadLight+0x9a>
					light_warning_blink(LIGHT_HEAD, temp_low_level, 0xFFFF);
    dcea:	4a22      	ldr	r2, [pc, #136]	; (dd74 <HeadLight+0x10c>)
    dcec:	1dbb      	adds	r3, r7, #6
    dcee:	881b      	ldrh	r3, [r3, #0]
    dcf0:	0019      	movs	r1, r3
    dcf2:	2000      	movs	r0, #0
    dcf4:	4b20      	ldr	r3, [pc, #128]	; (dd78 <HeadLight+0x110>)
    dcf6:	4798      	blx	r3
					BRIGHTS = false;
    dcf8:	4b1d      	ldr	r3, [pc, #116]	; (dd70 <HeadLight+0x108>)
    dcfa:	2200      	movs	r2, #0
    dcfc:	701a      	strb	r2, [r3, #0]
					cooling_timer_reset();
    dcfe:	4b1f      	ldr	r3, [pc, #124]	; (dd7c <HeadLight+0x114>)
    dd00:	4798      	blx	r3
				}else{
					// TODO
				}
			}

			if(BRIGHTS) {
    dd02:	4b1b      	ldr	r3, [pc, #108]	; (dd70 <HeadLight+0x108>)
    dd04:	781b      	ldrb	r3, [r3, #0]
    dd06:	2b00      	cmp	r3, #0
    dd08:	d004      	beq.n	dd14 <HeadLight+0xac>
				setWhite(0xFFFF); // 100%
    dd0a:	4b1a      	ldr	r3, [pc, #104]	; (dd74 <HeadLight+0x10c>)
    dd0c:	0018      	movs	r0, r3
    dd0e:	4b1c      	ldr	r3, [pc, #112]	; (dd80 <HeadLight+0x118>)
    dd10:	4798      	blx	r3
		if(BRIGHTS_ENABLED){
    dd12:	e00d      	b.n	dd30 <HeadLight+0xc8>
			} else {
				setWhite(temp_low_level);
    dd14:	1dbb      	adds	r3, r7, #6
    dd16:	881b      	ldrh	r3, [r3, #0]
    dd18:	0018      	movs	r0, r3
    dd1a:	4b19      	ldr	r3, [pc, #100]	; (dd80 <HeadLight+0x118>)
    dd1c:	4798      	blx	r3
		if(BRIGHTS_ENABLED){
    dd1e:	e007      	b.n	dd30 <HeadLight+0xc8>
			}
		} else {
				setWhite(0xFFFF);
    dd20:	4b14      	ldr	r3, [pc, #80]	; (dd74 <HeadLight+0x10c>)
    dd22:	0018      	movs	r0, r3
    dd24:	4b16      	ldr	r3, [pc, #88]	; (dd80 <HeadLight+0x118>)
    dd26:	4798      	blx	r3
		if(BRIGHTS_ENABLED){
    dd28:	e002      	b.n	dd30 <HeadLight+0xc8>
		}
	} else {
		setWhite(0);
    dd2a:	2000      	movs	r0, #0
    dd2c:	4b14      	ldr	r3, [pc, #80]	; (dd80 <HeadLight+0x118>)
    dd2e:	4798      	blx	r3
	}
}
    dd30:	46c0      	nop			; (mov r8, r8)
    dd32:	46bd      	mov	sp, r7
    dd34:	b003      	add	sp, #12
    dd36:	bd90      	pop	{r4, r7, pc}
    dd38:	200003ad 	.word	0x200003ad
    dd3c:	0000de3d 	.word	0x0000de3d
    dd40:	0000de49 	.word	0x0000de49
    dd44:	200000d6 	.word	0x200000d6
    dd48:	0000ee31 	.word	0x0000ee31
    dd4c:	200003a4 	.word	0x200003a4
    dd50:	200000d4 	.word	0x200000d4
    dd54:	0001abbd 	.word	0x0001abbd
    dd58:	0001a185 	.word	0x0001a185
    dd5c:	42c80000 	.word	0x42c80000
    dd60:	0001a565 	.word	0x0001a565
    dd64:	477fff00 	.word	0x477fff00
    dd68:	00019df5 	.word	0x00019df5
    dd6c:	0000f35d 	.word	0x0000f35d
    dd70:	200003b1 	.word	0x200003b1
    dd74:	0000ffff 	.word	0x0000ffff
    dd78:	0000f139 	.word	0x0000f139
    dd7c:	0000f4f1 	.word	0x0000f4f1
    dd80:	0000a529 	.word	0x0000a529

0000dd84 <SideLights>:

void SideLights(void){
    dd84:	b580      	push	{r7, lr}
    dd86:	af00      	add	r7, sp, #0
	if(sensorControl() && LIGHTS_ON && SIDELIGHTS && lightControlSide() && !is_standby_active()){
    dd88:	4b1d      	ldr	r3, [pc, #116]	; (de00 <SideLights+0x7c>)
    dd8a:	4798      	blx	r3
    dd8c:	1e03      	subs	r3, r0, #0
    dd8e:	d028      	beq.n	dde2 <SideLights+0x5e>
    dd90:	4b1c      	ldr	r3, [pc, #112]	; (de04 <SideLights+0x80>)
    dd92:	781b      	ldrb	r3, [r3, #0]
    dd94:	2b00      	cmp	r3, #0
    dd96:	d024      	beq.n	dde2 <SideLights+0x5e>
    dd98:	4b1b      	ldr	r3, [pc, #108]	; (de08 <SideLights+0x84>)
    dd9a:	781b      	ldrb	r3, [r3, #0]
    dd9c:	2b00      	cmp	r3, #0
    dd9e:	d020      	beq.n	dde2 <SideLights+0x5e>
    dda0:	4b1a      	ldr	r3, [pc, #104]	; (de0c <SideLights+0x88>)
    dda2:	4798      	blx	r3
    dda4:	1e03      	subs	r3, r0, #0
    dda6:	d01c      	beq.n	dde2 <SideLights+0x5e>
    dda8:	4b19      	ldr	r3, [pc, #100]	; (de10 <SideLights+0x8c>)
    ddaa:	4798      	blx	r3
    ddac:	0003      	movs	r3, r0
    ddae:	001a      	movs	r2, r3
    ddb0:	2301      	movs	r3, #1
    ddb2:	4053      	eors	r3, r2
    ddb4:	b2db      	uxtb	r3, r3
    ddb6:	2b00      	cmp	r3, #0
    ddb8:	d013      	beq.n	dde2 <SideLights+0x5e>
		if(SHUFFLE_ENABLED){
    ddba:	4b16      	ldr	r3, [pc, #88]	; (de14 <SideLights+0x90>)
    ddbc:	781b      	ldrb	r3, [r3, #0]
    ddbe:	2b00      	cmp	r3, #0
    ddc0:	d001      	beq.n	ddc6 <SideLights+0x42>
			shuffle_light_modes();
    ddc2:	4b15      	ldr	r3, [pc, #84]	; (de18 <SideLights+0x94>)
    ddc4:	4798      	blx	r3
		}
		if(RGB_led_type == RGB_ANALOG){
    ddc6:	4b15      	ldr	r3, [pc, #84]	; (de1c <SideLights+0x98>)
    ddc8:	781b      	ldrb	r3, [r3, #0]
    ddca:	2b00      	cmp	r3, #0
    ddcc:	d102      	bne.n	ddd4 <SideLights+0x50>
			AnalogSideLights();
    ddce:	4b14      	ldr	r3, [pc, #80]	; (de20 <SideLights+0x9c>)
    ddd0:	4798      	blx	r3
		if(RGB_led_type == RGB_ANALOG){
    ddd2:	e010      	b.n	ddf6 <SideLights+0x72>
		}else if(RGB_led_type == RGB_DIGITAL_APA102){// || RGB_led_type == RGB_DIGITAL_WS2815) { // Digital LED Functions
    ddd4:	4b11      	ldr	r3, [pc, #68]	; (de1c <SideLights+0x98>)
    ddd6:	781b      	ldrb	r3, [r3, #0]
    ddd8:	2b01      	cmp	r3, #1
    ddda:	d10c      	bne.n	ddf6 <SideLights+0x72>
			DigitalSideLights();
    dddc:	4b11      	ldr	r3, [pc, #68]	; (de24 <SideLights+0xa0>)
    ddde:	4798      	blx	r3
		if(RGB_led_type == RGB_ANALOG){
    dde0:	e009      	b.n	ddf6 <SideLights+0x72>
		} else{
			//No RGB LEDs
		}
	} else {
		if(!TurnSignalOn) {
    dde2:	4b11      	ldr	r3, [pc, #68]	; (de28 <SideLights+0xa4>)
    dde4:	781b      	ldrb	r3, [r3, #0]
    dde6:	2201      	movs	r2, #1
    dde8:	4053      	eors	r3, r2
    ddea:	b2db      	uxtb	r3, r3
    ddec:	2b00      	cmp	r3, #0
    ddee:	d003      	beq.n	ddf8 <SideLights+0x74>
			turn_off_side_lights();
    ddf0:	4b0e      	ldr	r3, [pc, #56]	; (de2c <SideLights+0xa8>)
    ddf2:	4798      	blx	r3
		}
	}
}
    ddf4:	e000      	b.n	ddf8 <SideLights+0x74>
		if(RGB_led_type == RGB_ANALOG){
    ddf6:	46c0      	nop			; (mov r8, r8)
}
    ddf8:	46c0      	nop			; (mov r8, r8)
    ddfa:	46bd      	mov	sp, r7
    ddfc:	bd80      	pop	{r7, pc}
    ddfe:	46c0      	nop			; (mov r8, r8)
    de00:	0000de49 	.word	0x0000de49
    de04:	200000d6 	.word	0x200000d6
    de08:	200000d5 	.word	0x200000d5
    de0c:	0000de31 	.word	0x0000de31
    de10:	0000ee31 	.word	0x0000ee31
    de14:	200003a6 	.word	0x200003a6
    de18:	0000f061 	.word	0x0000f061
    de1c:	20001ad4 	.word	0x20001ad4
    de20:	0000ab35 	.word	0x0000ab35
    de24:	0000c261 	.word	0x0000c261
    de28:	200003ac 	.word	0x200003ac
    de2c:	0000eedd 	.word	0x0000eedd

0000de30 <lightControlSide>:


char lightControlSide() {
    de30:	b580      	push	{r7, lr}
    de32:	af00      	add	r7, sp, #0
	// TO BE IMPLEMENTED

	return true;
    de34:	2301      	movs	r3, #1
}
    de36:	0018      	movs	r0, r3
    de38:	46bd      	mov	sp, r7
    de3a:	bd80      	pop	{r7, pc}

0000de3c <lightControlHead>:

char lightControlHead() {
    de3c:	b580      	push	{r7, lr}
    de3e:	af00      	add	r7, sp, #0
	// TO BE IMPLEMENTED

	return true;
    de40:	2301      	movs	r3, #1
}
    de42:	0018      	movs	r0, r3
    de44:	46bd      	mov	sp, r7
    de46:	bd80      	pop	{r7, pc}

0000de48 <sensorControl>:

char sensorControl() {
    de48:	b580      	push	{r7, lr}
    de4a:	af00      	add	r7, sp, #0
	static uint8_t off_type = 0;
	static long count = 0;
	static bool result = 1;
	if(IMU_CONTROLED){
    de4c:	4b60      	ldr	r3, [pc, #384]	; (dfd0 <sensorControl+0x188>)
    de4e:	781b      	ldrb	r3, [r3, #0]
    de50:	2b00      	cmp	r3, #0
    de52:	d100      	bne.n	de56 <sensorControl+0xe>
    de54:	e0b7      	b.n	dfc6 <sensorControl+0x17e>
		if(result){
    de56:	4b5f      	ldr	r3, [pc, #380]	; (dfd4 <sensorControl+0x18c>)
    de58:	781b      	ldrb	r3, [r3, #0]
    de5a:	2b00      	cmp	r3, #0
    de5c:	d057      	beq.n	df0e <sensorControl+0xc6>
			if(ayKalman >= 1000 && result){
    de5e:	4b5e      	ldr	r3, [pc, #376]	; (dfd8 <sensorControl+0x190>)
    de60:	681a      	ldr	r2, [r3, #0]
    de62:	4b5e      	ldr	r3, [pc, #376]	; (dfdc <sensorControl+0x194>)
    de64:	495e      	ldr	r1, [pc, #376]	; (dfe0 <sensorControl+0x198>)
    de66:	1c10      	adds	r0, r2, #0
    de68:	4798      	blx	r3
    de6a:	1e03      	subs	r3, r0, #0
    de6c:	d00c      	beq.n	de88 <sensorControl+0x40>
    de6e:	4b59      	ldr	r3, [pc, #356]	; (dfd4 <sensorControl+0x18c>)
    de70:	781b      	ldrb	r3, [r3, #0]
    de72:	2b00      	cmp	r3, #0
    de74:	d008      	beq.n	de88 <sensorControl+0x40>
				count++;
    de76:	4b5b      	ldr	r3, [pc, #364]	; (dfe4 <sensorControl+0x19c>)
    de78:	681b      	ldr	r3, [r3, #0]
    de7a:	1c5a      	adds	r2, r3, #1
    de7c:	4b59      	ldr	r3, [pc, #356]	; (dfe4 <sensorControl+0x19c>)
    de7e:	601a      	str	r2, [r3, #0]
				off_type = 1;
    de80:	4b59      	ldr	r3, [pc, #356]	; (dfe8 <sensorControl+0x1a0>)
    de82:	2201      	movs	r2, #1
    de84:	701a      	strb	r2, [r3, #0]
    de86:	e082      	b.n	df8e <sensorControl+0x146>
			}
			else if(ayKalman <= -1000 && result){
    de88:	4b53      	ldr	r3, [pc, #332]	; (dfd8 <sensorControl+0x190>)
    de8a:	681a      	ldr	r2, [r3, #0]
    de8c:	4b57      	ldr	r3, [pc, #348]	; (dfec <sensorControl+0x1a4>)
    de8e:	4958      	ldr	r1, [pc, #352]	; (dff0 <sensorControl+0x1a8>)
    de90:	1c10      	adds	r0, r2, #0
    de92:	4798      	blx	r3
    de94:	1e03      	subs	r3, r0, #0
    de96:	d00c      	beq.n	deb2 <sensorControl+0x6a>
    de98:	4b4e      	ldr	r3, [pc, #312]	; (dfd4 <sensorControl+0x18c>)
    de9a:	781b      	ldrb	r3, [r3, #0]
    de9c:	2b00      	cmp	r3, #0
    de9e:	d008      	beq.n	deb2 <sensorControl+0x6a>
				count++;
    dea0:	4b50      	ldr	r3, [pc, #320]	; (dfe4 <sensorControl+0x19c>)
    dea2:	681b      	ldr	r3, [r3, #0]
    dea4:	1c5a      	adds	r2, r3, #1
    dea6:	4b4f      	ldr	r3, [pc, #316]	; (dfe4 <sensorControl+0x19c>)
    dea8:	601a      	str	r2, [r3, #0]
				off_type = 2;
    deaa:	4b4f      	ldr	r3, [pc, #316]	; (dfe8 <sensorControl+0x1a0>)
    deac:	2202      	movs	r2, #2
    deae:	701a      	strb	r2, [r3, #0]
    deb0:	e06d      	b.n	df8e <sensorControl+0x146>
			}
			else if(axKalman >= 1250 && result){
    deb2:	4b50      	ldr	r3, [pc, #320]	; (dff4 <sensorControl+0x1ac>)
    deb4:	681a      	ldr	r2, [r3, #0]
    deb6:	4b49      	ldr	r3, [pc, #292]	; (dfdc <sensorControl+0x194>)
    deb8:	494f      	ldr	r1, [pc, #316]	; (dff8 <sensorControl+0x1b0>)
    deba:	1c10      	adds	r0, r2, #0
    debc:	4798      	blx	r3
    debe:	1e03      	subs	r3, r0, #0
    dec0:	d00c      	beq.n	dedc <sensorControl+0x94>
    dec2:	4b44      	ldr	r3, [pc, #272]	; (dfd4 <sensorControl+0x18c>)
    dec4:	781b      	ldrb	r3, [r3, #0]
    dec6:	2b00      	cmp	r3, #0
    dec8:	d008      	beq.n	dedc <sensorControl+0x94>
				count++;
    deca:	4b46      	ldr	r3, [pc, #280]	; (dfe4 <sensorControl+0x19c>)
    decc:	681b      	ldr	r3, [r3, #0]
    dece:	1c5a      	adds	r2, r3, #1
    ded0:	4b44      	ldr	r3, [pc, #272]	; (dfe4 <sensorControl+0x19c>)
    ded2:	601a      	str	r2, [r3, #0]
				off_type = 3;
    ded4:	4b44      	ldr	r3, [pc, #272]	; (dfe8 <sensorControl+0x1a0>)
    ded6:	2203      	movs	r2, #3
    ded8:	701a      	strb	r2, [r3, #0]
    deda:	e058      	b.n	df8e <sensorControl+0x146>
			}
			else if(axKalman <= -1250 && result){
    dedc:	4b45      	ldr	r3, [pc, #276]	; (dff4 <sensorControl+0x1ac>)
    dede:	681a      	ldr	r2, [r3, #0]
    dee0:	4b42      	ldr	r3, [pc, #264]	; (dfec <sensorControl+0x1a4>)
    dee2:	4946      	ldr	r1, [pc, #280]	; (dffc <sensorControl+0x1b4>)
    dee4:	1c10      	adds	r0, r2, #0
    dee6:	4798      	blx	r3
    dee8:	1e03      	subs	r3, r0, #0
    deea:	d00c      	beq.n	df06 <sensorControl+0xbe>
    deec:	4b39      	ldr	r3, [pc, #228]	; (dfd4 <sensorControl+0x18c>)
    deee:	781b      	ldrb	r3, [r3, #0]
    def0:	2b00      	cmp	r3, #0
    def2:	d008      	beq.n	df06 <sensorControl+0xbe>
				count++;
    def4:	4b3b      	ldr	r3, [pc, #236]	; (dfe4 <sensorControl+0x19c>)
    def6:	681b      	ldr	r3, [r3, #0]
    def8:	1c5a      	adds	r2, r3, #1
    defa:	4b3a      	ldr	r3, [pc, #232]	; (dfe4 <sensorControl+0x19c>)
    defc:	601a      	str	r2, [r3, #0]
				off_type = 4;
    defe:	4b3a      	ldr	r3, [pc, #232]	; (dfe8 <sensorControl+0x1a0>)
    df00:	2204      	movs	r2, #4
    df02:	701a      	strb	r2, [r3, #0]
    df04:	e043      	b.n	df8e <sensorControl+0x146>
			}
			else
			count = 0;
    df06:	4b37      	ldr	r3, [pc, #220]	; (dfe4 <sensorControl+0x19c>)
    df08:	2200      	movs	r2, #0
    df0a:	601a      	str	r2, [r3, #0]
    df0c:	e03f      	b.n	df8e <sensorControl+0x146>
		}
		else if(!result){
    df0e:	4b31      	ldr	r3, [pc, #196]	; (dfd4 <sensorControl+0x18c>)
    df10:	781b      	ldrb	r3, [r3, #0]
    df12:	2201      	movs	r2, #1
    df14:	4053      	eors	r3, r2
    df16:	b2db      	uxtb	r3, r3
    df18:	2b00      	cmp	r3, #0
    df1a:	d038      	beq.n	df8e <sensorControl+0x146>
			if((ayKalman < 750 && off_type == 1) || (ayKalman > -750 && off_type == 2) || (axKalman < 1000 && off_type == 3) || (axKalman > -1000 && off_type == 4)){
    df1c:	4b2e      	ldr	r3, [pc, #184]	; (dfd8 <sensorControl+0x190>)
    df1e:	681a      	ldr	r2, [r3, #0]
    df20:	4b37      	ldr	r3, [pc, #220]	; (e000 <sensorControl+0x1b8>)
    df22:	4938      	ldr	r1, [pc, #224]	; (e004 <sensorControl+0x1bc>)
    df24:	1c10      	adds	r0, r2, #0
    df26:	4798      	blx	r3
    df28:	1e03      	subs	r3, r0, #0
    df2a:	d003      	beq.n	df34 <sensorControl+0xec>
    df2c:	4b2e      	ldr	r3, [pc, #184]	; (dfe8 <sensorControl+0x1a0>)
    df2e:	781b      	ldrb	r3, [r3, #0]
    df30:	2b01      	cmp	r3, #1
    df32:	d023      	beq.n	df7c <sensorControl+0x134>
    df34:	4b28      	ldr	r3, [pc, #160]	; (dfd8 <sensorControl+0x190>)
    df36:	681a      	ldr	r2, [r3, #0]
    df38:	4b33      	ldr	r3, [pc, #204]	; (e008 <sensorControl+0x1c0>)
    df3a:	4934      	ldr	r1, [pc, #208]	; (e00c <sensorControl+0x1c4>)
    df3c:	1c10      	adds	r0, r2, #0
    df3e:	4798      	blx	r3
    df40:	1e03      	subs	r3, r0, #0
    df42:	d003      	beq.n	df4c <sensorControl+0x104>
    df44:	4b28      	ldr	r3, [pc, #160]	; (dfe8 <sensorControl+0x1a0>)
    df46:	781b      	ldrb	r3, [r3, #0]
    df48:	2b02      	cmp	r3, #2
    df4a:	d017      	beq.n	df7c <sensorControl+0x134>
    df4c:	4b29      	ldr	r3, [pc, #164]	; (dff4 <sensorControl+0x1ac>)
    df4e:	681a      	ldr	r2, [r3, #0]
    df50:	4b2b      	ldr	r3, [pc, #172]	; (e000 <sensorControl+0x1b8>)
    df52:	4923      	ldr	r1, [pc, #140]	; (dfe0 <sensorControl+0x198>)
    df54:	1c10      	adds	r0, r2, #0
    df56:	4798      	blx	r3
    df58:	1e03      	subs	r3, r0, #0
    df5a:	d003      	beq.n	df64 <sensorControl+0x11c>
    df5c:	4b22      	ldr	r3, [pc, #136]	; (dfe8 <sensorControl+0x1a0>)
    df5e:	781b      	ldrb	r3, [r3, #0]
    df60:	2b03      	cmp	r3, #3
    df62:	d00b      	beq.n	df7c <sensorControl+0x134>
    df64:	4b23      	ldr	r3, [pc, #140]	; (dff4 <sensorControl+0x1ac>)
    df66:	681a      	ldr	r2, [r3, #0]
    df68:	4b27      	ldr	r3, [pc, #156]	; (e008 <sensorControl+0x1c0>)
    df6a:	4921      	ldr	r1, [pc, #132]	; (dff0 <sensorControl+0x1a8>)
    df6c:	1c10      	adds	r0, r2, #0
    df6e:	4798      	blx	r3
    df70:	1e03      	subs	r3, r0, #0
    df72:	d009      	beq.n	df88 <sensorControl+0x140>
    df74:	4b1c      	ldr	r3, [pc, #112]	; (dfe8 <sensorControl+0x1a0>)
    df76:	781b      	ldrb	r3, [r3, #0]
    df78:	2b04      	cmp	r3, #4
    df7a:	d105      	bne.n	df88 <sensorControl+0x140>
				count++;
    df7c:	4b19      	ldr	r3, [pc, #100]	; (dfe4 <sensorControl+0x19c>)
    df7e:	681b      	ldr	r3, [r3, #0]
    df80:	1c5a      	adds	r2, r3, #1
    df82:	4b18      	ldr	r3, [pc, #96]	; (dfe4 <sensorControl+0x19c>)
    df84:	601a      	str	r2, [r3, #0]
    df86:	e002      	b.n	df8e <sensorControl+0x146>
			}
			else
			count = 0;
    df88:	4b16      	ldr	r3, [pc, #88]	; (dfe4 <sensorControl+0x19c>)
    df8a:	2200      	movs	r2, #0
    df8c:	601a      	str	r2, [r3, #0]
		}
		
		if(count > 6)
    df8e:	4b15      	ldr	r3, [pc, #84]	; (dfe4 <sensorControl+0x19c>)
    df90:	681b      	ldr	r3, [r3, #0]
    df92:	2b06      	cmp	r3, #6
    df94:	dd0d      	ble.n	dfb2 <sensorControl+0x16a>
		result = !result;
    df96:	4b0f      	ldr	r3, [pc, #60]	; (dfd4 <sensorControl+0x18c>)
    df98:	781b      	ldrb	r3, [r3, #0]
    df9a:	1e5a      	subs	r2, r3, #1
    df9c:	4193      	sbcs	r3, r2
    df9e:	b2db      	uxtb	r3, r3
    dfa0:	2201      	movs	r2, #1
    dfa2:	4053      	eors	r3, r2
    dfa4:	b2db      	uxtb	r3, r3
    dfa6:	1c1a      	adds	r2, r3, #0
    dfa8:	2301      	movs	r3, #1
    dfaa:	4013      	ands	r3, r2
    dfac:	b2da      	uxtb	r2, r3
    dfae:	4b09      	ldr	r3, [pc, #36]	; (dfd4 <sensorControl+0x18c>)
    dfb0:	701a      	strb	r2, [r3, #0]

		if(result)
    dfb2:	4b08      	ldr	r3, [pc, #32]	; (dfd4 <sensorControl+0x18c>)
    dfb4:	781b      	ldrb	r3, [r3, #0]
    dfb6:	2b00      	cmp	r3, #0
    dfb8:	d002      	beq.n	dfc0 <sensorControl+0x178>
		off_type = 0;
    dfba:	4b0b      	ldr	r3, [pc, #44]	; (dfe8 <sensorControl+0x1a0>)
    dfbc:	2200      	movs	r2, #0
    dfbe:	701a      	strb	r2, [r3, #0]

		return result;
    dfc0:	4b04      	ldr	r3, [pc, #16]	; (dfd4 <sensorControl+0x18c>)
    dfc2:	781b      	ldrb	r3, [r3, #0]
    dfc4:	e000      	b.n	dfc8 <sensorControl+0x180>
	}
	else
	return 1;
    dfc6:	2301      	movs	r3, #1
}
    dfc8:	0018      	movs	r0, r3
    dfca:	46bd      	mov	sp, r7
    dfcc:	bd80      	pop	{r7, pc}
    dfce:	46c0      	nop			; (mov r8, r8)
    dfd0:	200003af 	.word	0x200003af
    dfd4:	20000103 	.word	0x20000103
    dfd8:	20000370 	.word	0x20000370
    dfdc:	00019d8d 	.word	0x00019d8d
    dfe0:	447a0000 	.word	0x447a0000
    dfe4:	2000047c 	.word	0x2000047c
    dfe8:	20000480 	.word	0x20000480
    dfec:	00019d65 	.word	0x00019d65
    dff0:	c47a0000 	.word	0xc47a0000
    dff4:	2000036c 	.word	0x2000036c
    dff8:	449c4000 	.word	0x449c4000
    dffc:	c49c4000 	.word	0xc49c4000
    e000:	00019d51 	.word	0x00019d51
    e004:	443b8000 	.word	0x443b8000
    e008:	00019d79 	.word	0x00019d79
    e00c:	c43b8000 	.word	0xc43b8000

0000e010 <getLightSens>:


struct adc_module adc1;
void getLightSens(uint16_t* light_val) {
    e010:	b580      	push	{r7, lr}
    e012:	b082      	sub	sp, #8
    e014:	af00      	add	r7, sp, #0
    e016:	6078      	str	r0, [r7, #4]
	static bool START_NEW_CONVERSION = true;
	if(START_NEW_CONVERSION){
    e018:	4b12      	ldr	r3, [pc, #72]	; (e064 <getLightSens+0x54>)
    e01a:	781b      	ldrb	r3, [r3, #0]
    e01c:	2b00      	cmp	r3, #0
    e01e:	d007      	beq.n	e030 <getLightSens+0x20>
		adc_start_conversion(&adc1);
    e020:	4b11      	ldr	r3, [pc, #68]	; (e068 <getLightSens+0x58>)
    e022:	0018      	movs	r0, r3
    e024:	4b11      	ldr	r3, [pc, #68]	; (e06c <getLightSens+0x5c>)
    e026:	4798      	blx	r3
		START_NEW_CONVERSION = false;
    e028:	4b0e      	ldr	r3, [pc, #56]	; (e064 <getLightSens+0x54>)
    e02a:	2200      	movs	r2, #0
    e02c:	701a      	strb	r2, [r3, #0]
		} else if(adc_get_status(&adc1) != ADC_STATUS_RESULT_READY){
		adc_read(&adc1, light_val);
		adc_clear_status(&adc1, ADC_STATUS_RESULT_READY);
		START_NEW_CONVERSION = true;
	}
}
    e02e:	e014      	b.n	e05a <getLightSens+0x4a>
		} else if(adc_get_status(&adc1) != ADC_STATUS_RESULT_READY){
    e030:	4b0d      	ldr	r3, [pc, #52]	; (e068 <getLightSens+0x58>)
    e032:	0018      	movs	r0, r3
    e034:	4b0e      	ldr	r3, [pc, #56]	; (e070 <getLightSens+0x60>)
    e036:	4798      	blx	r3
    e038:	0003      	movs	r3, r0
    e03a:	2b01      	cmp	r3, #1
    e03c:	d00d      	beq.n	e05a <getLightSens+0x4a>
		adc_read(&adc1, light_val);
    e03e:	687a      	ldr	r2, [r7, #4]
    e040:	4b09      	ldr	r3, [pc, #36]	; (e068 <getLightSens+0x58>)
    e042:	0011      	movs	r1, r2
    e044:	0018      	movs	r0, r3
    e046:	4b0b      	ldr	r3, [pc, #44]	; (e074 <getLightSens+0x64>)
    e048:	4798      	blx	r3
		adc_clear_status(&adc1, ADC_STATUS_RESULT_READY);
    e04a:	4b07      	ldr	r3, [pc, #28]	; (e068 <getLightSens+0x58>)
    e04c:	2101      	movs	r1, #1
    e04e:	0018      	movs	r0, r3
    e050:	4b09      	ldr	r3, [pc, #36]	; (e078 <getLightSens+0x68>)
    e052:	4798      	blx	r3
		START_NEW_CONVERSION = true;
    e054:	4b03      	ldr	r3, [pc, #12]	; (e064 <getLightSens+0x54>)
    e056:	2201      	movs	r2, #1
    e058:	701a      	strb	r2, [r3, #0]
}
    e05a:	46c0      	nop			; (mov r8, r8)
    e05c:	46bd      	mov	sp, r7
    e05e:	b002      	add	sp, #8
    e060:	bd80      	pop	{r7, pc}
    e062:	46c0      	nop			; (mov r8, r8)
    e064:	20000104 	.word	0x20000104
    e068:	20000ff0 	.word	0x20000ff0
    e06c:	000096c5 	.word	0x000096c5
    e070:	000095d5 	.word	0x000095d5
    e074:	0000970d 	.word	0x0000970d
    e078:	00009629 	.word	0x00009629

0000e07c <setDigitalHue>:

// Start: 0-764*zoom
// Zoom: 1-10
// Brightness: 1-31
void setDigitalHue(uint16_t start, uint8_t zoom, uint16_t offset, uint8_t hue_brightness, bool reverse_direction){
    e07c:	b5b0      	push	{r4, r5, r7, lr}
    e07e:	b084      	sub	sp, #16
    e080:	af00      	add	r7, sp, #0
    e082:	0005      	movs	r5, r0
    e084:	000c      	movs	r4, r1
    e086:	0010      	movs	r0, r2
    e088:	0019      	movs	r1, r3
    e08a:	1dbb      	adds	r3, r7, #6
    e08c:	1c2a      	adds	r2, r5, #0
    e08e:	801a      	strh	r2, [r3, #0]
    e090:	1d7b      	adds	r3, r7, #5
    e092:	1c22      	adds	r2, r4, #0
    e094:	701a      	strb	r2, [r3, #0]
    e096:	1cbb      	adds	r3, r7, #2
    e098:	1c02      	adds	r2, r0, #0
    e09a:	801a      	strh	r2, [r3, #0]
    e09c:	1d3b      	adds	r3, r7, #4
    e09e:	1c0a      	adds	r2, r1, #0
    e0a0:	701a      	strb	r2, [r3, #0]
	int x = 0;
    e0a2:	2300      	movs	r3, #0
    e0a4:	60fb      	str	r3, [r7, #12]
	for(uint16_t i = 0; i < led_num; i++)
    e0a6:	230a      	movs	r3, #10
    e0a8:	18fb      	adds	r3, r7, r3
    e0aa:	2200      	movs	r2, #0
    e0ac:	801a      	strh	r2, [r3, #0]
    e0ae:	e176      	b.n	e39e <setDigitalHue+0x322>
	{
		//if(reverse_direction)
		//	start= -start+255*6;
		x = (start+offset) - (i*((764)/led_num));
    e0b0:	1dbb      	adds	r3, r7, #6
    e0b2:	881a      	ldrh	r2, [r3, #0]
    e0b4:	1cbb      	adds	r3, r7, #2
    e0b6:	881b      	ldrh	r3, [r3, #0]
    e0b8:	18d4      	adds	r4, r2, r3
    e0ba:	230a      	movs	r3, #10
    e0bc:	18fb      	adds	r3, r7, r3
    e0be:	881d      	ldrh	r5, [r3, #0]
    e0c0:	4bbd      	ldr	r3, [pc, #756]	; (e3b8 <setDigitalHue+0x33c>)
    e0c2:	781b      	ldrb	r3, [r3, #0]
    e0c4:	001a      	movs	r2, r3
    e0c6:	4bbd      	ldr	r3, [pc, #756]	; (e3bc <setDigitalHue+0x340>)
    e0c8:	0011      	movs	r1, r2
    e0ca:	22bf      	movs	r2, #191	; 0xbf
    e0cc:	0090      	lsls	r0, r2, #2
    e0ce:	4798      	blx	r3
    e0d0:	0003      	movs	r3, r0
    e0d2:	436b      	muls	r3, r5
    e0d4:	1ae3      	subs	r3, r4, r3
    e0d6:	60fb      	str	r3, [r7, #12]
		while(x<0)
    e0d8:	e007      	b.n	e0ea <setDigitalHue+0x6e>
			x += (764*zoom);
    e0da:	1d7b      	adds	r3, r7, #5
    e0dc:	781b      	ldrb	r3, [r3, #0]
    e0de:	22bf      	movs	r2, #191	; 0xbf
    e0e0:	0092      	lsls	r2, r2, #2
    e0e2:	4353      	muls	r3, r2
    e0e4:	68fa      	ldr	r2, [r7, #12]
    e0e6:	18d3      	adds	r3, r2, r3
    e0e8:	60fb      	str	r3, [r7, #12]
		while(x<0)
    e0ea:	68fb      	ldr	r3, [r7, #12]
    e0ec:	2b00      	cmp	r3, #0
    e0ee:	dbf4      	blt.n	e0da <setDigitalHue+0x5e>
		while(x>(764*zoom))
    e0f0:	e006      	b.n	e100 <setDigitalHue+0x84>
			x -= (764*zoom);
    e0f2:	1d7b      	adds	r3, r7, #5
    e0f4:	781b      	ldrb	r3, [r3, #0]
    e0f6:	4ab2      	ldr	r2, [pc, #712]	; (e3c0 <setDigitalHue+0x344>)
    e0f8:	4353      	muls	r3, r2
    e0fa:	68fa      	ldr	r2, [r7, #12]
    e0fc:	18d3      	adds	r3, r2, r3
    e0fe:	60fb      	str	r3, [r7, #12]
		while(x>(764*zoom))
    e100:	1d7b      	adds	r3, r7, #5
    e102:	781b      	ldrb	r3, [r3, #0]
    e104:	22bf      	movs	r2, #191	; 0xbf
    e106:	0092      	lsls	r2, r2, #2
    e108:	435a      	muls	r2, r3
    e10a:	68fb      	ldr	r3, [r7, #12]
    e10c:	429a      	cmp	r2, r3
    e10e:	dbf0      	blt.n	e0f2 <setDigitalHue+0x76>
			
		L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | hue_brightness);
    e110:	230a      	movs	r3, #10
    e112:	18fb      	adds	r3, r7, r3
    e114:	881b      	ldrh	r3, [r3, #0]
    e116:	3301      	adds	r3, #1
    e118:	009a      	lsls	r2, r3, #2
    e11a:	230a      	movs	r3, #10
    e11c:	18fb      	adds	r3, r7, r3
    e11e:	881b      	ldrh	r3, [r3, #0]
    e120:	3301      	adds	r3, #1
    e122:	009b      	lsls	r3, r3, #2
    e124:	1d39      	adds	r1, r7, #4
    e126:	7809      	ldrb	r1, [r1, #0]
    e128:	2020      	movs	r0, #32
    e12a:	4240      	negs	r0, r0
    e12c:	4301      	orrs	r1, r0
    e12e:	b2c8      	uxtb	r0, r1
    e130:	49a4      	ldr	r1, [pc, #656]	; (e3c4 <setDigitalHue+0x348>)
    e132:	54c8      	strb	r0, [r1, r3]
    e134:	49a3      	ldr	r1, [pc, #652]	; (e3c4 <setDigitalHue+0x348>)
    e136:	5cc9      	ldrb	r1, [r1, r3]
    e138:	4ba3      	ldr	r3, [pc, #652]	; (e3c8 <setDigitalHue+0x34c>)
    e13a:	5499      	strb	r1, [r3, r2]
		if(x/(255*zoom) == 0){
    e13c:	1d7b      	adds	r3, r7, #5
    e13e:	781a      	ldrb	r2, [r3, #0]
    e140:	0013      	movs	r3, r2
    e142:	021b      	lsls	r3, r3, #8
    e144:	1a9a      	subs	r2, r3, r2
    e146:	4b9d      	ldr	r3, [pc, #628]	; (e3bc <setDigitalHue+0x340>)
    e148:	0011      	movs	r1, r2
    e14a:	68f8      	ldr	r0, [r7, #12]
    e14c:	4798      	blx	r3
    e14e:	1e03      	subs	r3, r0, #0
    e150:	d157      	bne.n	e202 <setDigitalHue+0x186>
			L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = 0;
    e152:	230a      	movs	r3, #10
    e154:	18fb      	adds	r3, r7, r3
    e156:	881b      	ldrh	r3, [r3, #0]
    e158:	009b      	lsls	r3, r3, #2
    e15a:	1d5a      	adds	r2, r3, #5
    e15c:	230a      	movs	r3, #10
    e15e:	18fb      	adds	r3, r7, r3
    e160:	881b      	ldrh	r3, [r3, #0]
    e162:	009b      	lsls	r3, r3, #2
    e164:	3305      	adds	r3, #5
    e166:	4997      	ldr	r1, [pc, #604]	; (e3c4 <setDigitalHue+0x348>)
    e168:	2000      	movs	r0, #0
    e16a:	54c8      	strb	r0, [r1, r3]
    e16c:	4995      	ldr	r1, [pc, #596]	; (e3c4 <setDigitalHue+0x348>)
    e16e:	5cc9      	ldrb	r1, [r1, r3]
    e170:	4b95      	ldr	r3, [pc, #596]	; (e3c8 <setDigitalHue+0x34c>)
    e172:	5499      	strb	r1, [r3, r2]
			L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = 255-(x%(255*zoom))/zoom;
    e174:	230a      	movs	r3, #10
    e176:	18fb      	adds	r3, r7, r3
    e178:	881b      	ldrh	r3, [r3, #0]
    e17a:	009b      	lsls	r3, r3, #2
    e17c:	1d9d      	adds	r5, r3, #6
    e17e:	230a      	movs	r3, #10
    e180:	18fb      	adds	r3, r7, r3
    e182:	881b      	ldrh	r3, [r3, #0]
    e184:	009b      	lsls	r3, r3, #2
    e186:	1d9c      	adds	r4, r3, #6
    e188:	1d7b      	adds	r3, r7, #5
    e18a:	781a      	ldrb	r2, [r3, #0]
    e18c:	0013      	movs	r3, r2
    e18e:	021b      	lsls	r3, r3, #8
    e190:	1a99      	subs	r1, r3, r2
    e192:	68fa      	ldr	r2, [r7, #12]
    e194:	4b8d      	ldr	r3, [pc, #564]	; (e3cc <setDigitalHue+0x350>)
    e196:	0010      	movs	r0, r2
    e198:	4798      	blx	r3
    e19a:	000b      	movs	r3, r1
    e19c:	0018      	movs	r0, r3
    e19e:	1d7b      	adds	r3, r7, #5
    e1a0:	781a      	ldrb	r2, [r3, #0]
    e1a2:	4b86      	ldr	r3, [pc, #536]	; (e3bc <setDigitalHue+0x340>)
    e1a4:	0011      	movs	r1, r2
    e1a6:	4798      	blx	r3
    e1a8:	0003      	movs	r3, r0
    e1aa:	b2db      	uxtb	r3, r3
    e1ac:	43db      	mvns	r3, r3
    e1ae:	b2da      	uxtb	r2, r3
    e1b0:	4b84      	ldr	r3, [pc, #528]	; (e3c4 <setDigitalHue+0x348>)
    e1b2:	551a      	strb	r2, [r3, r4]
    e1b4:	4b83      	ldr	r3, [pc, #524]	; (e3c4 <setDigitalHue+0x348>)
    e1b6:	5d1a      	ldrb	r2, [r3, r4]
    e1b8:	4b83      	ldr	r3, [pc, #524]	; (e3c8 <setDigitalHue+0x34c>)
    e1ba:	555a      	strb	r2, [r3, r5]
			L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = (x%(255*zoom))/zoom;
    e1bc:	230a      	movs	r3, #10
    e1be:	18fb      	adds	r3, r7, r3
    e1c0:	881b      	ldrh	r3, [r3, #0]
    e1c2:	009b      	lsls	r3, r3, #2
    e1c4:	1ddd      	adds	r5, r3, #7
    e1c6:	230a      	movs	r3, #10
    e1c8:	18fb      	adds	r3, r7, r3
    e1ca:	881b      	ldrh	r3, [r3, #0]
    e1cc:	009b      	lsls	r3, r3, #2
    e1ce:	1ddc      	adds	r4, r3, #7
    e1d0:	1d7b      	adds	r3, r7, #5
    e1d2:	781a      	ldrb	r2, [r3, #0]
    e1d4:	0013      	movs	r3, r2
    e1d6:	021b      	lsls	r3, r3, #8
    e1d8:	1a99      	subs	r1, r3, r2
    e1da:	68fa      	ldr	r2, [r7, #12]
    e1dc:	4b7b      	ldr	r3, [pc, #492]	; (e3cc <setDigitalHue+0x350>)
    e1de:	0010      	movs	r0, r2
    e1e0:	4798      	blx	r3
    e1e2:	000b      	movs	r3, r1
    e1e4:	0018      	movs	r0, r3
    e1e6:	1d7b      	adds	r3, r7, #5
    e1e8:	781a      	ldrb	r2, [r3, #0]
    e1ea:	4b74      	ldr	r3, [pc, #464]	; (e3bc <setDigitalHue+0x340>)
    e1ec:	0011      	movs	r1, r2
    e1ee:	4798      	blx	r3
    e1f0:	0003      	movs	r3, r0
    e1f2:	b2da      	uxtb	r2, r3
    e1f4:	4b73      	ldr	r3, [pc, #460]	; (e3c4 <setDigitalHue+0x348>)
    e1f6:	551a      	strb	r2, [r3, r4]
    e1f8:	4b72      	ldr	r3, [pc, #456]	; (e3c4 <setDigitalHue+0x348>)
    e1fa:	5d1a      	ldrb	r2, [r3, r4]
    e1fc:	4b72      	ldr	r3, [pc, #456]	; (e3c8 <setDigitalHue+0x34c>)
    e1fe:	555a      	strb	r2, [r3, r5]
    e200:	e0c6      	b.n	e390 <setDigitalHue+0x314>
		} else if(x/(255*zoom) == 1){
    e202:	1d7b      	adds	r3, r7, #5
    e204:	781a      	ldrb	r2, [r3, #0]
    e206:	0013      	movs	r3, r2
    e208:	021b      	lsls	r3, r3, #8
    e20a:	1a9a      	subs	r2, r3, r2
    e20c:	4b6b      	ldr	r3, [pc, #428]	; (e3bc <setDigitalHue+0x340>)
    e20e:	0011      	movs	r1, r2
    e210:	68f8      	ldr	r0, [r7, #12]
    e212:	4798      	blx	r3
    e214:	0003      	movs	r3, r0
    e216:	2b01      	cmp	r3, #1
    e218:	d157      	bne.n	e2ca <setDigitalHue+0x24e>
			L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = (x%(255*zoom))/zoom;
    e21a:	230a      	movs	r3, #10
    e21c:	18fb      	adds	r3, r7, r3
    e21e:	881b      	ldrh	r3, [r3, #0]
    e220:	009b      	lsls	r3, r3, #2
    e222:	1d5d      	adds	r5, r3, #5
    e224:	230a      	movs	r3, #10
    e226:	18fb      	adds	r3, r7, r3
    e228:	881b      	ldrh	r3, [r3, #0]
    e22a:	009b      	lsls	r3, r3, #2
    e22c:	1d5c      	adds	r4, r3, #5
    e22e:	1d7b      	adds	r3, r7, #5
    e230:	781a      	ldrb	r2, [r3, #0]
    e232:	0013      	movs	r3, r2
    e234:	021b      	lsls	r3, r3, #8
    e236:	1a99      	subs	r1, r3, r2
    e238:	68fa      	ldr	r2, [r7, #12]
    e23a:	4b64      	ldr	r3, [pc, #400]	; (e3cc <setDigitalHue+0x350>)
    e23c:	0010      	movs	r0, r2
    e23e:	4798      	blx	r3
    e240:	000b      	movs	r3, r1
    e242:	0018      	movs	r0, r3
    e244:	1d7b      	adds	r3, r7, #5
    e246:	781a      	ldrb	r2, [r3, #0]
    e248:	4b5c      	ldr	r3, [pc, #368]	; (e3bc <setDigitalHue+0x340>)
    e24a:	0011      	movs	r1, r2
    e24c:	4798      	blx	r3
    e24e:	0003      	movs	r3, r0
    e250:	b2da      	uxtb	r2, r3
    e252:	4b5c      	ldr	r3, [pc, #368]	; (e3c4 <setDigitalHue+0x348>)
    e254:	551a      	strb	r2, [r3, r4]
    e256:	4b5b      	ldr	r3, [pc, #364]	; (e3c4 <setDigitalHue+0x348>)
    e258:	5d1a      	ldrb	r2, [r3, r4]
    e25a:	4b5b      	ldr	r3, [pc, #364]	; (e3c8 <setDigitalHue+0x34c>)
    e25c:	555a      	strb	r2, [r3, r5]
			L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = 0;
    e25e:	230a      	movs	r3, #10
    e260:	18fb      	adds	r3, r7, r3
    e262:	881b      	ldrh	r3, [r3, #0]
    e264:	009b      	lsls	r3, r3, #2
    e266:	1d9a      	adds	r2, r3, #6
    e268:	230a      	movs	r3, #10
    e26a:	18fb      	adds	r3, r7, r3
    e26c:	881b      	ldrh	r3, [r3, #0]
    e26e:	009b      	lsls	r3, r3, #2
    e270:	3306      	adds	r3, #6
    e272:	4954      	ldr	r1, [pc, #336]	; (e3c4 <setDigitalHue+0x348>)
    e274:	2000      	movs	r0, #0
    e276:	54c8      	strb	r0, [r1, r3]
    e278:	4952      	ldr	r1, [pc, #328]	; (e3c4 <setDigitalHue+0x348>)
    e27a:	5cc9      	ldrb	r1, [r1, r3]
    e27c:	4b52      	ldr	r3, [pc, #328]	; (e3c8 <setDigitalHue+0x34c>)
    e27e:	5499      	strb	r1, [r3, r2]
			L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = 255-(x%(255*zoom))/zoom;
    e280:	230a      	movs	r3, #10
    e282:	18fb      	adds	r3, r7, r3
    e284:	881b      	ldrh	r3, [r3, #0]
    e286:	009b      	lsls	r3, r3, #2
    e288:	1ddd      	adds	r5, r3, #7
    e28a:	230a      	movs	r3, #10
    e28c:	18fb      	adds	r3, r7, r3
    e28e:	881b      	ldrh	r3, [r3, #0]
    e290:	009b      	lsls	r3, r3, #2
    e292:	1ddc      	adds	r4, r3, #7
    e294:	1d7b      	adds	r3, r7, #5
    e296:	781a      	ldrb	r2, [r3, #0]
    e298:	0013      	movs	r3, r2
    e29a:	021b      	lsls	r3, r3, #8
    e29c:	1a99      	subs	r1, r3, r2
    e29e:	68fa      	ldr	r2, [r7, #12]
    e2a0:	4b4a      	ldr	r3, [pc, #296]	; (e3cc <setDigitalHue+0x350>)
    e2a2:	0010      	movs	r0, r2
    e2a4:	4798      	blx	r3
    e2a6:	000b      	movs	r3, r1
    e2a8:	0018      	movs	r0, r3
    e2aa:	1d7b      	adds	r3, r7, #5
    e2ac:	781a      	ldrb	r2, [r3, #0]
    e2ae:	4b43      	ldr	r3, [pc, #268]	; (e3bc <setDigitalHue+0x340>)
    e2b0:	0011      	movs	r1, r2
    e2b2:	4798      	blx	r3
    e2b4:	0003      	movs	r3, r0
    e2b6:	b2db      	uxtb	r3, r3
    e2b8:	43db      	mvns	r3, r3
    e2ba:	b2da      	uxtb	r2, r3
    e2bc:	4b41      	ldr	r3, [pc, #260]	; (e3c4 <setDigitalHue+0x348>)
    e2be:	551a      	strb	r2, [r3, r4]
    e2c0:	4b40      	ldr	r3, [pc, #256]	; (e3c4 <setDigitalHue+0x348>)
    e2c2:	5d1a      	ldrb	r2, [r3, r4]
    e2c4:	4b40      	ldr	r3, [pc, #256]	; (e3c8 <setDigitalHue+0x34c>)
    e2c6:	555a      	strb	r2, [r3, r5]
    e2c8:	e062      	b.n	e390 <setDigitalHue+0x314>
		} else if(x/(255*zoom) == 2){
    e2ca:	1d7b      	adds	r3, r7, #5
    e2cc:	781a      	ldrb	r2, [r3, #0]
    e2ce:	0013      	movs	r3, r2
    e2d0:	021b      	lsls	r3, r3, #8
    e2d2:	1a9a      	subs	r2, r3, r2
    e2d4:	4b39      	ldr	r3, [pc, #228]	; (e3bc <setDigitalHue+0x340>)
    e2d6:	0011      	movs	r1, r2
    e2d8:	68f8      	ldr	r0, [r7, #12]
    e2da:	4798      	blx	r3
    e2dc:	0003      	movs	r3, r0
    e2de:	2b02      	cmp	r3, #2
    e2e0:	d156      	bne.n	e390 <setDigitalHue+0x314>
			L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = 255-(x%(255*zoom))/zoom;
    e2e2:	230a      	movs	r3, #10
    e2e4:	18fb      	adds	r3, r7, r3
    e2e6:	881b      	ldrh	r3, [r3, #0]
    e2e8:	009b      	lsls	r3, r3, #2
    e2ea:	1d5d      	adds	r5, r3, #5
    e2ec:	230a      	movs	r3, #10
    e2ee:	18fb      	adds	r3, r7, r3
    e2f0:	881b      	ldrh	r3, [r3, #0]
    e2f2:	009b      	lsls	r3, r3, #2
    e2f4:	1d5c      	adds	r4, r3, #5
    e2f6:	1d7b      	adds	r3, r7, #5
    e2f8:	781a      	ldrb	r2, [r3, #0]
    e2fa:	0013      	movs	r3, r2
    e2fc:	021b      	lsls	r3, r3, #8
    e2fe:	1a99      	subs	r1, r3, r2
    e300:	68fa      	ldr	r2, [r7, #12]
    e302:	4b32      	ldr	r3, [pc, #200]	; (e3cc <setDigitalHue+0x350>)
    e304:	0010      	movs	r0, r2
    e306:	4798      	blx	r3
    e308:	000b      	movs	r3, r1
    e30a:	0018      	movs	r0, r3
    e30c:	1d7b      	adds	r3, r7, #5
    e30e:	781a      	ldrb	r2, [r3, #0]
    e310:	4b2a      	ldr	r3, [pc, #168]	; (e3bc <setDigitalHue+0x340>)
    e312:	0011      	movs	r1, r2
    e314:	4798      	blx	r3
    e316:	0003      	movs	r3, r0
    e318:	b2db      	uxtb	r3, r3
    e31a:	43db      	mvns	r3, r3
    e31c:	b2da      	uxtb	r2, r3
    e31e:	4b29      	ldr	r3, [pc, #164]	; (e3c4 <setDigitalHue+0x348>)
    e320:	551a      	strb	r2, [r3, r4]
    e322:	4b28      	ldr	r3, [pc, #160]	; (e3c4 <setDigitalHue+0x348>)
    e324:	5d1a      	ldrb	r2, [r3, r4]
    e326:	4b28      	ldr	r3, [pc, #160]	; (e3c8 <setDigitalHue+0x34c>)
    e328:	555a      	strb	r2, [r3, r5]
			L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = (x%(255*zoom))/zoom;
    e32a:	230a      	movs	r3, #10
    e32c:	18fb      	adds	r3, r7, r3
    e32e:	881b      	ldrh	r3, [r3, #0]
    e330:	009b      	lsls	r3, r3, #2
    e332:	1d9d      	adds	r5, r3, #6
    e334:	230a      	movs	r3, #10
    e336:	18fb      	adds	r3, r7, r3
    e338:	881b      	ldrh	r3, [r3, #0]
    e33a:	009b      	lsls	r3, r3, #2
    e33c:	1d9c      	adds	r4, r3, #6
    e33e:	1d7b      	adds	r3, r7, #5
    e340:	781a      	ldrb	r2, [r3, #0]
    e342:	0013      	movs	r3, r2
    e344:	021b      	lsls	r3, r3, #8
    e346:	1a99      	subs	r1, r3, r2
    e348:	68fa      	ldr	r2, [r7, #12]
    e34a:	4b20      	ldr	r3, [pc, #128]	; (e3cc <setDigitalHue+0x350>)
    e34c:	0010      	movs	r0, r2
    e34e:	4798      	blx	r3
    e350:	000b      	movs	r3, r1
    e352:	0018      	movs	r0, r3
    e354:	1d7b      	adds	r3, r7, #5
    e356:	781a      	ldrb	r2, [r3, #0]
    e358:	4b18      	ldr	r3, [pc, #96]	; (e3bc <setDigitalHue+0x340>)
    e35a:	0011      	movs	r1, r2
    e35c:	4798      	blx	r3
    e35e:	0003      	movs	r3, r0
    e360:	b2da      	uxtb	r2, r3
    e362:	4b18      	ldr	r3, [pc, #96]	; (e3c4 <setDigitalHue+0x348>)
    e364:	551a      	strb	r2, [r3, r4]
    e366:	4b17      	ldr	r3, [pc, #92]	; (e3c4 <setDigitalHue+0x348>)
    e368:	5d1a      	ldrb	r2, [r3, r4]
    e36a:	4b17      	ldr	r3, [pc, #92]	; (e3c8 <setDigitalHue+0x34c>)
    e36c:	555a      	strb	r2, [r3, r5]
			L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = 0;
    e36e:	230a      	movs	r3, #10
    e370:	18fb      	adds	r3, r7, r3
    e372:	881b      	ldrh	r3, [r3, #0]
    e374:	009b      	lsls	r3, r3, #2
    e376:	1dda      	adds	r2, r3, #7
    e378:	230a      	movs	r3, #10
    e37a:	18fb      	adds	r3, r7, r3
    e37c:	881b      	ldrh	r3, [r3, #0]
    e37e:	009b      	lsls	r3, r3, #2
    e380:	3307      	adds	r3, #7
    e382:	4910      	ldr	r1, [pc, #64]	; (e3c4 <setDigitalHue+0x348>)
    e384:	2000      	movs	r0, #0
    e386:	54c8      	strb	r0, [r1, r3]
    e388:	490e      	ldr	r1, [pc, #56]	; (e3c4 <setDigitalHue+0x348>)
    e38a:	5cc9      	ldrb	r1, [r1, r3]
    e38c:	4b0e      	ldr	r3, [pc, #56]	; (e3c8 <setDigitalHue+0x34c>)
    e38e:	5499      	strb	r1, [r3, r2]
	for(uint16_t i = 0; i < led_num; i++)
    e390:	230a      	movs	r3, #10
    e392:	18fb      	adds	r3, r7, r3
    e394:	881a      	ldrh	r2, [r3, #0]
    e396:	230a      	movs	r3, #10
    e398:	18fb      	adds	r3, r7, r3
    e39a:	3201      	adds	r2, #1
    e39c:	801a      	strh	r2, [r3, #0]
    e39e:	4b06      	ldr	r3, [pc, #24]	; (e3b8 <setDigitalHue+0x33c>)
    e3a0:	781b      	ldrb	r3, [r3, #0]
    e3a2:	b29b      	uxth	r3, r3
    e3a4:	220a      	movs	r2, #10
    e3a6:	18ba      	adds	r2, r7, r2
    e3a8:	8812      	ldrh	r2, [r2, #0]
    e3aa:	429a      	cmp	r2, r3
    e3ac:	d200      	bcs.n	e3b0 <setDigitalHue+0x334>
    e3ae:	e67f      	b.n	e0b0 <setDigitalHue+0x34>
		}
	}
}
    e3b0:	46c0      	nop			; (mov r8, r8)
    e3b2:	46bd      	mov	sp, r7
    e3b4:	b004      	add	sp, #16
    e3b6:	bdb0      	pop	{r4, r5, r7, pc}
    e3b8:	200000e0 	.word	0x200000e0
    e3bc:	00019ad9 	.word	0x00019ad9
    e3c0:	fffffd04 	.word	0xfffffd04
    e3c4:	200005c8 	.word	0x200005c8
    e3c8:	2000148c 	.word	0x2000148c
    e3cc:	00019ca5 	.word	0x00019ca5

0000e3d0 <setDigitalLEDHue>:

void setDigitalLEDHue(uint16_t pos, uint8_t zoom, uint8_t hue_brightness, uint8_t led){
    e3d0:	b5b0      	push	{r4, r5, r7, lr}
    e3d2:	b084      	sub	sp, #16
    e3d4:	af00      	add	r7, sp, #0
    e3d6:	0005      	movs	r5, r0
    e3d8:	000c      	movs	r4, r1
    e3da:	0010      	movs	r0, r2
    e3dc:	0019      	movs	r1, r3
    e3de:	1dbb      	adds	r3, r7, #6
    e3e0:	1c2a      	adds	r2, r5, #0
    e3e2:	801a      	strh	r2, [r3, #0]
    e3e4:	1d7b      	adds	r3, r7, #5
    e3e6:	1c22      	adds	r2, r4, #0
    e3e8:	701a      	strb	r2, [r3, #0]
    e3ea:	1d3b      	adds	r3, r7, #4
    e3ec:	1c02      	adds	r2, r0, #0
    e3ee:	701a      	strb	r2, [r3, #0]
    e3f0:	1cfb      	adds	r3, r7, #3
    e3f2:	1c0a      	adds	r2, r1, #0
    e3f4:	701a      	strb	r2, [r3, #0]
	int x = 0;
    e3f6:	2300      	movs	r3, #0
    e3f8:	60fb      	str	r3, [r7, #12]

	x = pos;
    e3fa:	1dbb      	adds	r3, r7, #6
    e3fc:	881b      	ldrh	r3, [r3, #0]
    e3fe:	60fb      	str	r3, [r7, #12]
	
	L_SPI_send_buf[(led*4)+4] = R_SPI_send_buf[(led*4)+4] = (0b11100000 | hue_brightness);
    e400:	1cfb      	adds	r3, r7, #3
    e402:	781b      	ldrb	r3, [r3, #0]
    e404:	3301      	adds	r3, #1
    e406:	009a      	lsls	r2, r3, #2
    e408:	1cfb      	adds	r3, r7, #3
    e40a:	781b      	ldrb	r3, [r3, #0]
    e40c:	3301      	adds	r3, #1
    e40e:	009b      	lsls	r3, r3, #2
    e410:	1d39      	adds	r1, r7, #4
    e412:	7809      	ldrb	r1, [r1, #0]
    e414:	2020      	movs	r0, #32
    e416:	4240      	negs	r0, r0
    e418:	4301      	orrs	r1, r0
    e41a:	b2c8      	uxtb	r0, r1
    e41c:	4990      	ldr	r1, [pc, #576]	; (e660 <setDigitalLEDHue+0x290>)
    e41e:	54c8      	strb	r0, [r1, r3]
    e420:	498f      	ldr	r1, [pc, #572]	; (e660 <setDigitalLEDHue+0x290>)
    e422:	5cc9      	ldrb	r1, [r1, r3]
    e424:	4b8f      	ldr	r3, [pc, #572]	; (e664 <setDigitalLEDHue+0x294>)
    e426:	5499      	strb	r1, [r3, r2]
	if(x/(255*zoom) == 0){
    e428:	1d7b      	adds	r3, r7, #5
    e42a:	781a      	ldrb	r2, [r3, #0]
    e42c:	0013      	movs	r3, r2
    e42e:	021b      	lsls	r3, r3, #8
    e430:	1a9a      	subs	r2, r3, r2
    e432:	4b8d      	ldr	r3, [pc, #564]	; (e668 <setDigitalLEDHue+0x298>)
    e434:	0011      	movs	r1, r2
    e436:	68f8      	ldr	r0, [r7, #12]
    e438:	4798      	blx	r3
    e43a:	1e03      	subs	r3, r0, #0
    e43c:	d151      	bne.n	e4e2 <setDigitalLEDHue+0x112>
		L_SPI_send_buf[(led*4)+5] = R_SPI_send_buf[(led*4)+5] = 0;
    e43e:	1cfb      	adds	r3, r7, #3
    e440:	781b      	ldrb	r3, [r3, #0]
    e442:	009b      	lsls	r3, r3, #2
    e444:	1d5a      	adds	r2, r3, #5
    e446:	1cfb      	adds	r3, r7, #3
    e448:	781b      	ldrb	r3, [r3, #0]
    e44a:	009b      	lsls	r3, r3, #2
    e44c:	3305      	adds	r3, #5
    e44e:	4984      	ldr	r1, [pc, #528]	; (e660 <setDigitalLEDHue+0x290>)
    e450:	2000      	movs	r0, #0
    e452:	54c8      	strb	r0, [r1, r3]
    e454:	4982      	ldr	r1, [pc, #520]	; (e660 <setDigitalLEDHue+0x290>)
    e456:	5cc9      	ldrb	r1, [r1, r3]
    e458:	4b82      	ldr	r3, [pc, #520]	; (e664 <setDigitalLEDHue+0x294>)
    e45a:	5499      	strb	r1, [r3, r2]
		L_SPI_send_buf[(led*4)+6] = R_SPI_send_buf[(led*4)+6] = 255-(x%(255*zoom))/zoom;
    e45c:	1cfb      	adds	r3, r7, #3
    e45e:	781b      	ldrb	r3, [r3, #0]
    e460:	009b      	lsls	r3, r3, #2
    e462:	1d9d      	adds	r5, r3, #6
    e464:	1cfb      	adds	r3, r7, #3
    e466:	781b      	ldrb	r3, [r3, #0]
    e468:	009b      	lsls	r3, r3, #2
    e46a:	1d9c      	adds	r4, r3, #6
    e46c:	1d7b      	adds	r3, r7, #5
    e46e:	781a      	ldrb	r2, [r3, #0]
    e470:	0013      	movs	r3, r2
    e472:	021b      	lsls	r3, r3, #8
    e474:	1a99      	subs	r1, r3, r2
    e476:	68fa      	ldr	r2, [r7, #12]
    e478:	4b7c      	ldr	r3, [pc, #496]	; (e66c <setDigitalLEDHue+0x29c>)
    e47a:	0010      	movs	r0, r2
    e47c:	4798      	blx	r3
    e47e:	000b      	movs	r3, r1
    e480:	0018      	movs	r0, r3
    e482:	1d7b      	adds	r3, r7, #5
    e484:	781a      	ldrb	r2, [r3, #0]
    e486:	4b78      	ldr	r3, [pc, #480]	; (e668 <setDigitalLEDHue+0x298>)
    e488:	0011      	movs	r1, r2
    e48a:	4798      	blx	r3
    e48c:	0003      	movs	r3, r0
    e48e:	b2db      	uxtb	r3, r3
    e490:	43db      	mvns	r3, r3
    e492:	b2da      	uxtb	r2, r3
    e494:	4b72      	ldr	r3, [pc, #456]	; (e660 <setDigitalLEDHue+0x290>)
    e496:	551a      	strb	r2, [r3, r4]
    e498:	4b71      	ldr	r3, [pc, #452]	; (e660 <setDigitalLEDHue+0x290>)
    e49a:	5d1a      	ldrb	r2, [r3, r4]
    e49c:	4b71      	ldr	r3, [pc, #452]	; (e664 <setDigitalLEDHue+0x294>)
    e49e:	555a      	strb	r2, [r3, r5]
		L_SPI_send_buf[(led*4)+7] = R_SPI_send_buf[(led*4)+7] = (x%(255*zoom))/zoom;
    e4a0:	1cfb      	adds	r3, r7, #3
    e4a2:	781b      	ldrb	r3, [r3, #0]
    e4a4:	009b      	lsls	r3, r3, #2
    e4a6:	1ddd      	adds	r5, r3, #7
    e4a8:	1cfb      	adds	r3, r7, #3
    e4aa:	781b      	ldrb	r3, [r3, #0]
    e4ac:	009b      	lsls	r3, r3, #2
    e4ae:	1ddc      	adds	r4, r3, #7
    e4b0:	1d7b      	adds	r3, r7, #5
    e4b2:	781a      	ldrb	r2, [r3, #0]
    e4b4:	0013      	movs	r3, r2
    e4b6:	021b      	lsls	r3, r3, #8
    e4b8:	1a99      	subs	r1, r3, r2
    e4ba:	68fa      	ldr	r2, [r7, #12]
    e4bc:	4b6b      	ldr	r3, [pc, #428]	; (e66c <setDigitalLEDHue+0x29c>)
    e4be:	0010      	movs	r0, r2
    e4c0:	4798      	blx	r3
    e4c2:	000b      	movs	r3, r1
    e4c4:	0018      	movs	r0, r3
    e4c6:	1d7b      	adds	r3, r7, #5
    e4c8:	781a      	ldrb	r2, [r3, #0]
    e4ca:	4b67      	ldr	r3, [pc, #412]	; (e668 <setDigitalLEDHue+0x298>)
    e4cc:	0011      	movs	r1, r2
    e4ce:	4798      	blx	r3
    e4d0:	0003      	movs	r3, r0
    e4d2:	b2da      	uxtb	r2, r3
    e4d4:	4b62      	ldr	r3, [pc, #392]	; (e660 <setDigitalLEDHue+0x290>)
    e4d6:	551a      	strb	r2, [r3, r4]
    e4d8:	4b61      	ldr	r3, [pc, #388]	; (e660 <setDigitalLEDHue+0x290>)
    e4da:	5d1a      	ldrb	r2, [r3, r4]
    e4dc:	4b61      	ldr	r3, [pc, #388]	; (e664 <setDigitalLEDHue+0x294>)
    e4de:	555a      	strb	r2, [r3, r5]
		} else if(x/(255*zoom) == 2){
		L_SPI_send_buf[(led*4)+5] = R_SPI_send_buf[(led*4)+5] = 255-(x%(255*zoom))/zoom;
		L_SPI_send_buf[(led*4)+6] = R_SPI_send_buf[(led*4)+6] = (x%(255*zoom))/zoom;
		L_SPI_send_buf[(led*4)+7] = R_SPI_send_buf[(led*4)+7] = 0;
	}
}
    e4e0:	e0ba      	b.n	e658 <setDigitalLEDHue+0x288>
		} else if(x/(255*zoom) == 1){
    e4e2:	1d7b      	adds	r3, r7, #5
    e4e4:	781a      	ldrb	r2, [r3, #0]
    e4e6:	0013      	movs	r3, r2
    e4e8:	021b      	lsls	r3, r3, #8
    e4ea:	1a9a      	subs	r2, r3, r2
    e4ec:	4b5e      	ldr	r3, [pc, #376]	; (e668 <setDigitalLEDHue+0x298>)
    e4ee:	0011      	movs	r1, r2
    e4f0:	68f8      	ldr	r0, [r7, #12]
    e4f2:	4798      	blx	r3
    e4f4:	0003      	movs	r3, r0
    e4f6:	2b01      	cmp	r3, #1
    e4f8:	d151      	bne.n	e59e <setDigitalLEDHue+0x1ce>
		L_SPI_send_buf[(led*4)+5] = R_SPI_send_buf[(led*4)+5] = (x%(255*zoom))/zoom;
    e4fa:	1cfb      	adds	r3, r7, #3
    e4fc:	781b      	ldrb	r3, [r3, #0]
    e4fe:	009b      	lsls	r3, r3, #2
    e500:	1d5d      	adds	r5, r3, #5
    e502:	1cfb      	adds	r3, r7, #3
    e504:	781b      	ldrb	r3, [r3, #0]
    e506:	009b      	lsls	r3, r3, #2
    e508:	1d5c      	adds	r4, r3, #5
    e50a:	1d7b      	adds	r3, r7, #5
    e50c:	781a      	ldrb	r2, [r3, #0]
    e50e:	0013      	movs	r3, r2
    e510:	021b      	lsls	r3, r3, #8
    e512:	1a99      	subs	r1, r3, r2
    e514:	68fa      	ldr	r2, [r7, #12]
    e516:	4b55      	ldr	r3, [pc, #340]	; (e66c <setDigitalLEDHue+0x29c>)
    e518:	0010      	movs	r0, r2
    e51a:	4798      	blx	r3
    e51c:	000b      	movs	r3, r1
    e51e:	0018      	movs	r0, r3
    e520:	1d7b      	adds	r3, r7, #5
    e522:	781a      	ldrb	r2, [r3, #0]
    e524:	4b50      	ldr	r3, [pc, #320]	; (e668 <setDigitalLEDHue+0x298>)
    e526:	0011      	movs	r1, r2
    e528:	4798      	blx	r3
    e52a:	0003      	movs	r3, r0
    e52c:	b2da      	uxtb	r2, r3
    e52e:	4b4c      	ldr	r3, [pc, #304]	; (e660 <setDigitalLEDHue+0x290>)
    e530:	551a      	strb	r2, [r3, r4]
    e532:	4b4b      	ldr	r3, [pc, #300]	; (e660 <setDigitalLEDHue+0x290>)
    e534:	5d1a      	ldrb	r2, [r3, r4]
    e536:	4b4b      	ldr	r3, [pc, #300]	; (e664 <setDigitalLEDHue+0x294>)
    e538:	555a      	strb	r2, [r3, r5]
		L_SPI_send_buf[(led*4)+6] = R_SPI_send_buf[(led*4)+6] = 0;
    e53a:	1cfb      	adds	r3, r7, #3
    e53c:	781b      	ldrb	r3, [r3, #0]
    e53e:	009b      	lsls	r3, r3, #2
    e540:	1d9a      	adds	r2, r3, #6
    e542:	1cfb      	adds	r3, r7, #3
    e544:	781b      	ldrb	r3, [r3, #0]
    e546:	009b      	lsls	r3, r3, #2
    e548:	3306      	adds	r3, #6
    e54a:	4945      	ldr	r1, [pc, #276]	; (e660 <setDigitalLEDHue+0x290>)
    e54c:	2000      	movs	r0, #0
    e54e:	54c8      	strb	r0, [r1, r3]
    e550:	4943      	ldr	r1, [pc, #268]	; (e660 <setDigitalLEDHue+0x290>)
    e552:	5cc9      	ldrb	r1, [r1, r3]
    e554:	4b43      	ldr	r3, [pc, #268]	; (e664 <setDigitalLEDHue+0x294>)
    e556:	5499      	strb	r1, [r3, r2]
		L_SPI_send_buf[(led*4)+7] = R_SPI_send_buf[(led*4)+7] = 255-(x%(255*zoom))/zoom;
    e558:	1cfb      	adds	r3, r7, #3
    e55a:	781b      	ldrb	r3, [r3, #0]
    e55c:	009b      	lsls	r3, r3, #2
    e55e:	1ddd      	adds	r5, r3, #7
    e560:	1cfb      	adds	r3, r7, #3
    e562:	781b      	ldrb	r3, [r3, #0]
    e564:	009b      	lsls	r3, r3, #2
    e566:	1ddc      	adds	r4, r3, #7
    e568:	1d7b      	adds	r3, r7, #5
    e56a:	781a      	ldrb	r2, [r3, #0]
    e56c:	0013      	movs	r3, r2
    e56e:	021b      	lsls	r3, r3, #8
    e570:	1a99      	subs	r1, r3, r2
    e572:	68fa      	ldr	r2, [r7, #12]
    e574:	4b3d      	ldr	r3, [pc, #244]	; (e66c <setDigitalLEDHue+0x29c>)
    e576:	0010      	movs	r0, r2
    e578:	4798      	blx	r3
    e57a:	000b      	movs	r3, r1
    e57c:	0018      	movs	r0, r3
    e57e:	1d7b      	adds	r3, r7, #5
    e580:	781a      	ldrb	r2, [r3, #0]
    e582:	4b39      	ldr	r3, [pc, #228]	; (e668 <setDigitalLEDHue+0x298>)
    e584:	0011      	movs	r1, r2
    e586:	4798      	blx	r3
    e588:	0003      	movs	r3, r0
    e58a:	b2db      	uxtb	r3, r3
    e58c:	43db      	mvns	r3, r3
    e58e:	b2da      	uxtb	r2, r3
    e590:	4b33      	ldr	r3, [pc, #204]	; (e660 <setDigitalLEDHue+0x290>)
    e592:	551a      	strb	r2, [r3, r4]
    e594:	4b32      	ldr	r3, [pc, #200]	; (e660 <setDigitalLEDHue+0x290>)
    e596:	5d1a      	ldrb	r2, [r3, r4]
    e598:	4b32      	ldr	r3, [pc, #200]	; (e664 <setDigitalLEDHue+0x294>)
    e59a:	555a      	strb	r2, [r3, r5]
}
    e59c:	e05c      	b.n	e658 <setDigitalLEDHue+0x288>
		} else if(x/(255*zoom) == 2){
    e59e:	1d7b      	adds	r3, r7, #5
    e5a0:	781a      	ldrb	r2, [r3, #0]
    e5a2:	0013      	movs	r3, r2
    e5a4:	021b      	lsls	r3, r3, #8
    e5a6:	1a9a      	subs	r2, r3, r2
    e5a8:	4b2f      	ldr	r3, [pc, #188]	; (e668 <setDigitalLEDHue+0x298>)
    e5aa:	0011      	movs	r1, r2
    e5ac:	68f8      	ldr	r0, [r7, #12]
    e5ae:	4798      	blx	r3
    e5b0:	0003      	movs	r3, r0
    e5b2:	2b02      	cmp	r3, #2
    e5b4:	d150      	bne.n	e658 <setDigitalLEDHue+0x288>
		L_SPI_send_buf[(led*4)+5] = R_SPI_send_buf[(led*4)+5] = 255-(x%(255*zoom))/zoom;
    e5b6:	1cfb      	adds	r3, r7, #3
    e5b8:	781b      	ldrb	r3, [r3, #0]
    e5ba:	009b      	lsls	r3, r3, #2
    e5bc:	1d5d      	adds	r5, r3, #5
    e5be:	1cfb      	adds	r3, r7, #3
    e5c0:	781b      	ldrb	r3, [r3, #0]
    e5c2:	009b      	lsls	r3, r3, #2
    e5c4:	1d5c      	adds	r4, r3, #5
    e5c6:	1d7b      	adds	r3, r7, #5
    e5c8:	781a      	ldrb	r2, [r3, #0]
    e5ca:	0013      	movs	r3, r2
    e5cc:	021b      	lsls	r3, r3, #8
    e5ce:	1a99      	subs	r1, r3, r2
    e5d0:	68fa      	ldr	r2, [r7, #12]
    e5d2:	4b26      	ldr	r3, [pc, #152]	; (e66c <setDigitalLEDHue+0x29c>)
    e5d4:	0010      	movs	r0, r2
    e5d6:	4798      	blx	r3
    e5d8:	000b      	movs	r3, r1
    e5da:	0018      	movs	r0, r3
    e5dc:	1d7b      	adds	r3, r7, #5
    e5de:	781a      	ldrb	r2, [r3, #0]
    e5e0:	4b21      	ldr	r3, [pc, #132]	; (e668 <setDigitalLEDHue+0x298>)
    e5e2:	0011      	movs	r1, r2
    e5e4:	4798      	blx	r3
    e5e6:	0003      	movs	r3, r0
    e5e8:	b2db      	uxtb	r3, r3
    e5ea:	43db      	mvns	r3, r3
    e5ec:	b2da      	uxtb	r2, r3
    e5ee:	4b1c      	ldr	r3, [pc, #112]	; (e660 <setDigitalLEDHue+0x290>)
    e5f0:	551a      	strb	r2, [r3, r4]
    e5f2:	4b1b      	ldr	r3, [pc, #108]	; (e660 <setDigitalLEDHue+0x290>)
    e5f4:	5d1a      	ldrb	r2, [r3, r4]
    e5f6:	4b1b      	ldr	r3, [pc, #108]	; (e664 <setDigitalLEDHue+0x294>)
    e5f8:	555a      	strb	r2, [r3, r5]
		L_SPI_send_buf[(led*4)+6] = R_SPI_send_buf[(led*4)+6] = (x%(255*zoom))/zoom;
    e5fa:	1cfb      	adds	r3, r7, #3
    e5fc:	781b      	ldrb	r3, [r3, #0]
    e5fe:	009b      	lsls	r3, r3, #2
    e600:	1d9d      	adds	r5, r3, #6
    e602:	1cfb      	adds	r3, r7, #3
    e604:	781b      	ldrb	r3, [r3, #0]
    e606:	009b      	lsls	r3, r3, #2
    e608:	1d9c      	adds	r4, r3, #6
    e60a:	1d7b      	adds	r3, r7, #5
    e60c:	781a      	ldrb	r2, [r3, #0]
    e60e:	0013      	movs	r3, r2
    e610:	021b      	lsls	r3, r3, #8
    e612:	1a99      	subs	r1, r3, r2
    e614:	68fa      	ldr	r2, [r7, #12]
    e616:	4b15      	ldr	r3, [pc, #84]	; (e66c <setDigitalLEDHue+0x29c>)
    e618:	0010      	movs	r0, r2
    e61a:	4798      	blx	r3
    e61c:	000b      	movs	r3, r1
    e61e:	0018      	movs	r0, r3
    e620:	1d7b      	adds	r3, r7, #5
    e622:	781a      	ldrb	r2, [r3, #0]
    e624:	4b10      	ldr	r3, [pc, #64]	; (e668 <setDigitalLEDHue+0x298>)
    e626:	0011      	movs	r1, r2
    e628:	4798      	blx	r3
    e62a:	0003      	movs	r3, r0
    e62c:	b2da      	uxtb	r2, r3
    e62e:	4b0c      	ldr	r3, [pc, #48]	; (e660 <setDigitalLEDHue+0x290>)
    e630:	551a      	strb	r2, [r3, r4]
    e632:	4b0b      	ldr	r3, [pc, #44]	; (e660 <setDigitalLEDHue+0x290>)
    e634:	5d1a      	ldrb	r2, [r3, r4]
    e636:	4b0b      	ldr	r3, [pc, #44]	; (e664 <setDigitalLEDHue+0x294>)
    e638:	555a      	strb	r2, [r3, r5]
		L_SPI_send_buf[(led*4)+7] = R_SPI_send_buf[(led*4)+7] = 0;
    e63a:	1cfb      	adds	r3, r7, #3
    e63c:	781b      	ldrb	r3, [r3, #0]
    e63e:	009b      	lsls	r3, r3, #2
    e640:	1dda      	adds	r2, r3, #7
    e642:	1cfb      	adds	r3, r7, #3
    e644:	781b      	ldrb	r3, [r3, #0]
    e646:	009b      	lsls	r3, r3, #2
    e648:	3307      	adds	r3, #7
    e64a:	4905      	ldr	r1, [pc, #20]	; (e660 <setDigitalLEDHue+0x290>)
    e64c:	2000      	movs	r0, #0
    e64e:	54c8      	strb	r0, [r1, r3]
    e650:	4903      	ldr	r1, [pc, #12]	; (e660 <setDigitalLEDHue+0x290>)
    e652:	5cc9      	ldrb	r1, [r1, r3]
    e654:	4b03      	ldr	r3, [pc, #12]	; (e664 <setDigitalLEDHue+0x294>)
    e656:	5499      	strb	r1, [r3, r2]
}
    e658:	46c0      	nop			; (mov r8, r8)
    e65a:	46bd      	mov	sp, r7
    e65c:	b004      	add	sp, #16
    e65e:	bdb0      	pop	{r4, r5, r7, pc}
    e660:	200005c8 	.word	0x200005c8
    e664:	2000148c 	.word	0x2000148c
    e668:	00019ad9 	.word	0x00019ad9
    e66c:	00019ca5 	.word	0x00019ca5

0000e670 <L_digital_write>:

void L_digital_write(uint16_t led_count){
    e670:	b580      	push	{r7, lr}
    e672:	b082      	sub	sp, #8
    e674:	af00      	add	r7, sp, #0
    e676:	0002      	movs	r2, r0
    e678:	1dbb      	adds	r3, r7, #6
    e67a:	801a      	strh	r2, [r3, #0]
	if(RGB_led_type == RGB_DIGITAL_APA102){
    e67c:	4b06      	ldr	r3, [pc, #24]	; (e698 <L_digital_write+0x28>)
    e67e:	781b      	ldrb	r3, [r3, #0]
    e680:	2b01      	cmp	r3, #1
    e682:	d104      	bne.n	e68e <L_digital_write+0x1e>
		L_APA_write(led_count);
    e684:	1dbb      	adds	r3, r7, #6
    e686:	881b      	ldrh	r3, [r3, #0]
    e688:	0018      	movs	r0, r3
    e68a:	4b04      	ldr	r3, [pc, #16]	; (e69c <L_digital_write+0x2c>)
    e68c:	4798      	blx	r3
	}/*else if(RGB_led_type == RGB_DIGITAL_WS2815){
		L_WS_write(led_count);
	}*/
}
    e68e:	46c0      	nop			; (mov r8, r8)
    e690:	46bd      	mov	sp, r7
    e692:	b002      	add	sp, #8
    e694:	bd80      	pop	{r7, pc}
    e696:	46c0      	nop			; (mov r8, r8)
    e698:	20001ad4 	.word	0x20001ad4
    e69c:	0000a1ad 	.word	0x0000a1ad

0000e6a0 <R_digital_write>:

void R_digital_write(uint16_t led_count){
    e6a0:	b580      	push	{r7, lr}
    e6a2:	b082      	sub	sp, #8
    e6a4:	af00      	add	r7, sp, #0
    e6a6:	0002      	movs	r2, r0
    e6a8:	1dbb      	adds	r3, r7, #6
    e6aa:	801a      	strh	r2, [r3, #0]
	if(RGB_led_type == RGB_DIGITAL_APA102){
    e6ac:	4b06      	ldr	r3, [pc, #24]	; (e6c8 <R_digital_write+0x28>)
    e6ae:	781b      	ldrb	r3, [r3, #0]
    e6b0:	2b01      	cmp	r3, #1
    e6b2:	d104      	bne.n	e6be <R_digital_write+0x1e>
		R_APA_write(led_count);
    e6b4:	1dbb      	adds	r3, r7, #6
    e6b6:	881b      	ldrh	r3, [r3, #0]
    e6b8:	0018      	movs	r0, r3
    e6ba:	4b04      	ldr	r3, [pc, #16]	; (e6cc <R_digital_write+0x2c>)
    e6bc:	4798      	blx	r3
	}/*else if(RGB_led_type == RGB_DIGITAL_WS2815){
		R_WS_write(led_count);
	}*/
}
    e6be:	46c0      	nop			; (mov r8, r8)
    e6c0:	46bd      	mov	sp, r7
    e6c2:	b002      	add	sp, #8
    e6c4:	bd80      	pop	{r7, pc}
    e6c6:	46c0      	nop			; (mov r8, r8)
    e6c8:	20001ad4 	.word	0x20001ad4
    e6cc:	0000a21d 	.word	0x0000a21d

0000e6d0 <testOutputs>:

void testOutputs(void){
    e6d0:	b580      	push	{r7, lr}
    e6d2:	b08c      	sub	sp, #48	; 0x30
    e6d4:	af00      	add	r7, sp, #0
	uint32_t timer = millis();
    e6d6:	4bb9      	ldr	r3, [pc, #740]	; (e9bc <testOutputs+0x2ec>)
    e6d8:	4798      	blx	r3
    e6da:	0003      	movs	r3, r0
    e6dc:	603b      	str	r3, [r7, #0]
	setRed(0);
    e6de:	2000      	movs	r0, #0
    e6e0:	4bb7      	ldr	r3, [pc, #732]	; (e9c0 <testOutputs+0x2f0>)
    e6e2:	4798      	blx	r3
	setWhite(0);
    e6e4:	2000      	movs	r0, #0
    e6e6:	4bb7      	ldr	r3, [pc, #732]	; (e9c4 <testOutputs+0x2f4>)
    e6e8:	4798      	blx	r3
	setAux(false);
    e6ea:	2000      	movs	r0, #0
    e6ec:	4bb6      	ldr	r3, [pc, #728]	; (e9c8 <testOutputs+0x2f8>)
    e6ee:	4798      	blx	r3
	turn_off_side_lights();
    e6f0:	4bb6      	ldr	r3, [pc, #728]	; (e9cc <testOutputs+0x2fc>)
    e6f2:	4798      	blx	r3

	if(configured_RGB_led_type == RGB_ANALOG){
    e6f4:	4bb6      	ldr	r3, [pc, #728]	; (e9d0 <testOutputs+0x300>)
    e6f6:	781b      	ldrb	r3, [r3, #0]
    e6f8:	2b00      	cmp	r3, #0
    e6fa:	d000      	beq.n	e6fe <testOutputs+0x2e>
    e6fc:	e14e      	b.n	e99c <testOutputs+0x2cc>
		for(int i = 0; i < 0xFFFF; i+=256){
    e6fe:	2300      	movs	r3, #0
    e700:	62fb      	str	r3, [r7, #44]	; 0x2c
    e702:	e01b      	b.n	e73c <testOutputs+0x6c>
			setLeftRGB(i,0,0);
    e704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    e706:	b29b      	uxth	r3, r3
    e708:	2200      	movs	r2, #0
    e70a:	2100      	movs	r1, #0
    e70c:	0018      	movs	r0, r3
    e70e:	4bb1      	ldr	r3, [pc, #708]	; (e9d4 <testOutputs+0x304>)
    e710:	4798      	blx	r3
			while(!check_timer_expired(&timer, 3)){}
    e712:	46c0      	nop			; (mov r8, r8)
    e714:	003b      	movs	r3, r7
    e716:	2103      	movs	r1, #3
    e718:	0018      	movs	r0, r3
    e71a:	4baf      	ldr	r3, [pc, #700]	; (e9d8 <testOutputs+0x308>)
    e71c:	4798      	blx	r3
    e71e:	0003      	movs	r3, r0
    e720:	001a      	movs	r2, r3
    e722:	2301      	movs	r3, #1
    e724:	4053      	eors	r3, r2
    e726:	b2db      	uxtb	r3, r3
    e728:	2b00      	cmp	r3, #0
    e72a:	d1f3      	bne.n	e714 <testOutputs+0x44>
			timer = millis();
    e72c:	4ba3      	ldr	r3, [pc, #652]	; (e9bc <testOutputs+0x2ec>)
    e72e:	4798      	blx	r3
    e730:	0003      	movs	r3, r0
    e732:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < 0xFFFF; i+=256){
    e734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    e736:	3301      	adds	r3, #1
    e738:	33ff      	adds	r3, #255	; 0xff
    e73a:	62fb      	str	r3, [r7, #44]	; 0x2c
    e73c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    e73e:	4aa7      	ldr	r2, [pc, #668]	; (e9dc <testOutputs+0x30c>)
    e740:	4293      	cmp	r3, r2
    e742:	dddf      	ble.n	e704 <testOutputs+0x34>
		}
	
		while(!check_timer_expired(&timer, 500)){}
    e744:	46c0      	nop			; (mov r8, r8)
    e746:	23fa      	movs	r3, #250	; 0xfa
    e748:	005a      	lsls	r2, r3, #1
    e74a:	003b      	movs	r3, r7
    e74c:	0011      	movs	r1, r2
    e74e:	0018      	movs	r0, r3
    e750:	4ba1      	ldr	r3, [pc, #644]	; (e9d8 <testOutputs+0x308>)
    e752:	4798      	blx	r3
    e754:	0003      	movs	r3, r0
    e756:	001a      	movs	r2, r3
    e758:	2301      	movs	r3, #1
    e75a:	4053      	eors	r3, r2
    e75c:	b2db      	uxtb	r3, r3
    e75e:	2b00      	cmp	r3, #0
    e760:	d1f1      	bne.n	e746 <testOutputs+0x76>
		timer = millis();
    e762:	4b96      	ldr	r3, [pc, #600]	; (e9bc <testOutputs+0x2ec>)
    e764:	4798      	blx	r3
    e766:	0003      	movs	r3, r0
    e768:	603b      	str	r3, [r7, #0]

		for(int i = 0; i < 0xFFFF; i+=256){
    e76a:	2300      	movs	r3, #0
    e76c:	62bb      	str	r3, [r7, #40]	; 0x28
    e76e:	e01b      	b.n	e7a8 <testOutputs+0xd8>
			setLeftRGB(0,i,0);
    e770:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e772:	b29b      	uxth	r3, r3
    e774:	2200      	movs	r2, #0
    e776:	0019      	movs	r1, r3
    e778:	2000      	movs	r0, #0
    e77a:	4b96      	ldr	r3, [pc, #600]	; (e9d4 <testOutputs+0x304>)
    e77c:	4798      	blx	r3
			while(!check_timer_expired(&timer, 3)){}
    e77e:	46c0      	nop			; (mov r8, r8)
    e780:	003b      	movs	r3, r7
    e782:	2103      	movs	r1, #3
    e784:	0018      	movs	r0, r3
    e786:	4b94      	ldr	r3, [pc, #592]	; (e9d8 <testOutputs+0x308>)
    e788:	4798      	blx	r3
    e78a:	0003      	movs	r3, r0
    e78c:	001a      	movs	r2, r3
    e78e:	2301      	movs	r3, #1
    e790:	4053      	eors	r3, r2
    e792:	b2db      	uxtb	r3, r3
    e794:	2b00      	cmp	r3, #0
    e796:	d1f3      	bne.n	e780 <testOutputs+0xb0>
			timer = millis();
    e798:	4b88      	ldr	r3, [pc, #544]	; (e9bc <testOutputs+0x2ec>)
    e79a:	4798      	blx	r3
    e79c:	0003      	movs	r3, r0
    e79e:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < 0xFFFF; i+=256){
    e7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e7a2:	3301      	adds	r3, #1
    e7a4:	33ff      	adds	r3, #255	; 0xff
    e7a6:	62bb      	str	r3, [r7, #40]	; 0x28
    e7a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e7aa:	4a8c      	ldr	r2, [pc, #560]	; (e9dc <testOutputs+0x30c>)
    e7ac:	4293      	cmp	r3, r2
    e7ae:	dddf      	ble.n	e770 <testOutputs+0xa0>
		}
	
		while(!check_timer_expired(&timer, 500)){}
    e7b0:	46c0      	nop			; (mov r8, r8)
    e7b2:	23fa      	movs	r3, #250	; 0xfa
    e7b4:	005a      	lsls	r2, r3, #1
    e7b6:	003b      	movs	r3, r7
    e7b8:	0011      	movs	r1, r2
    e7ba:	0018      	movs	r0, r3
    e7bc:	4b86      	ldr	r3, [pc, #536]	; (e9d8 <testOutputs+0x308>)
    e7be:	4798      	blx	r3
    e7c0:	0003      	movs	r3, r0
    e7c2:	001a      	movs	r2, r3
    e7c4:	2301      	movs	r3, #1
    e7c6:	4053      	eors	r3, r2
    e7c8:	b2db      	uxtb	r3, r3
    e7ca:	2b00      	cmp	r3, #0
    e7cc:	d1f1      	bne.n	e7b2 <testOutputs+0xe2>
		timer = millis();
    e7ce:	4b7b      	ldr	r3, [pc, #492]	; (e9bc <testOutputs+0x2ec>)
    e7d0:	4798      	blx	r3
    e7d2:	0003      	movs	r3, r0
    e7d4:	603b      	str	r3, [r7, #0]

		for(int i = 0; i < 0xFFFF; i+=256){
    e7d6:	2300      	movs	r3, #0
    e7d8:	627b      	str	r3, [r7, #36]	; 0x24
    e7da:	e01b      	b.n	e814 <testOutputs+0x144>
			setLeftRGB(0,0,i);
    e7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e7de:	b29b      	uxth	r3, r3
    e7e0:	001a      	movs	r2, r3
    e7e2:	2100      	movs	r1, #0
    e7e4:	2000      	movs	r0, #0
    e7e6:	4b7b      	ldr	r3, [pc, #492]	; (e9d4 <testOutputs+0x304>)
    e7e8:	4798      	blx	r3
			while(!check_timer_expired(&timer, 3)){}
    e7ea:	46c0      	nop			; (mov r8, r8)
    e7ec:	003b      	movs	r3, r7
    e7ee:	2103      	movs	r1, #3
    e7f0:	0018      	movs	r0, r3
    e7f2:	4b79      	ldr	r3, [pc, #484]	; (e9d8 <testOutputs+0x308>)
    e7f4:	4798      	blx	r3
    e7f6:	0003      	movs	r3, r0
    e7f8:	001a      	movs	r2, r3
    e7fa:	2301      	movs	r3, #1
    e7fc:	4053      	eors	r3, r2
    e7fe:	b2db      	uxtb	r3, r3
    e800:	2b00      	cmp	r3, #0
    e802:	d1f3      	bne.n	e7ec <testOutputs+0x11c>
			timer = millis();
    e804:	4b6d      	ldr	r3, [pc, #436]	; (e9bc <testOutputs+0x2ec>)
    e806:	4798      	blx	r3
    e808:	0003      	movs	r3, r0
    e80a:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < 0xFFFF; i+=256){
    e80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e80e:	3301      	adds	r3, #1
    e810:	33ff      	adds	r3, #255	; 0xff
    e812:	627b      	str	r3, [r7, #36]	; 0x24
    e814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e816:	4a71      	ldr	r2, [pc, #452]	; (e9dc <testOutputs+0x30c>)
    e818:	4293      	cmp	r3, r2
    e81a:	dddf      	ble.n	e7dc <testOutputs+0x10c>
		}
	
		while(!check_timer_expired(&timer, 500)){}
    e81c:	46c0      	nop			; (mov r8, r8)
    e81e:	23fa      	movs	r3, #250	; 0xfa
    e820:	005a      	lsls	r2, r3, #1
    e822:	003b      	movs	r3, r7
    e824:	0011      	movs	r1, r2
    e826:	0018      	movs	r0, r3
    e828:	4b6b      	ldr	r3, [pc, #428]	; (e9d8 <testOutputs+0x308>)
    e82a:	4798      	blx	r3
    e82c:	0003      	movs	r3, r0
    e82e:	001a      	movs	r2, r3
    e830:	2301      	movs	r3, #1
    e832:	4053      	eors	r3, r2
    e834:	b2db      	uxtb	r3, r3
    e836:	2b00      	cmp	r3, #0
    e838:	d1f1      	bne.n	e81e <testOutputs+0x14e>
		timer = millis();
    e83a:	4b60      	ldr	r3, [pc, #384]	; (e9bc <testOutputs+0x2ec>)
    e83c:	4798      	blx	r3
    e83e:	0003      	movs	r3, r0
    e840:	603b      	str	r3, [r7, #0]
		setLeftRGB(0,0,0);
    e842:	2200      	movs	r2, #0
    e844:	2100      	movs	r1, #0
    e846:	2000      	movs	r0, #0
    e848:	4b62      	ldr	r3, [pc, #392]	; (e9d4 <testOutputs+0x304>)
    e84a:	4798      	blx	r3

		for(int i = 0; i < 0xFFFF; i+=256){
    e84c:	2300      	movs	r3, #0
    e84e:	623b      	str	r3, [r7, #32]
    e850:	e01b      	b.n	e88a <testOutputs+0x1ba>
			setRightRGB(i,0,0);
    e852:	6a3b      	ldr	r3, [r7, #32]
    e854:	b29b      	uxth	r3, r3
    e856:	2200      	movs	r2, #0
    e858:	2100      	movs	r1, #0
    e85a:	0018      	movs	r0, r3
    e85c:	4b60      	ldr	r3, [pc, #384]	; (e9e0 <testOutputs+0x310>)
    e85e:	4798      	blx	r3
			while(!check_timer_expired(&timer, 3)){}
    e860:	46c0      	nop			; (mov r8, r8)
    e862:	003b      	movs	r3, r7
    e864:	2103      	movs	r1, #3
    e866:	0018      	movs	r0, r3
    e868:	4b5b      	ldr	r3, [pc, #364]	; (e9d8 <testOutputs+0x308>)
    e86a:	4798      	blx	r3
    e86c:	0003      	movs	r3, r0
    e86e:	001a      	movs	r2, r3
    e870:	2301      	movs	r3, #1
    e872:	4053      	eors	r3, r2
    e874:	b2db      	uxtb	r3, r3
    e876:	2b00      	cmp	r3, #0
    e878:	d1f3      	bne.n	e862 <testOutputs+0x192>
			timer = millis();
    e87a:	4b50      	ldr	r3, [pc, #320]	; (e9bc <testOutputs+0x2ec>)
    e87c:	4798      	blx	r3
    e87e:	0003      	movs	r3, r0
    e880:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < 0xFFFF; i+=256){
    e882:	6a3b      	ldr	r3, [r7, #32]
    e884:	3301      	adds	r3, #1
    e886:	33ff      	adds	r3, #255	; 0xff
    e888:	623b      	str	r3, [r7, #32]
    e88a:	6a3b      	ldr	r3, [r7, #32]
    e88c:	4a53      	ldr	r2, [pc, #332]	; (e9dc <testOutputs+0x30c>)
    e88e:	4293      	cmp	r3, r2
    e890:	dddf      	ble.n	e852 <testOutputs+0x182>
		}
	
		while(!check_timer_expired(&timer, 500)){}
    e892:	46c0      	nop			; (mov r8, r8)
    e894:	23fa      	movs	r3, #250	; 0xfa
    e896:	005a      	lsls	r2, r3, #1
    e898:	003b      	movs	r3, r7
    e89a:	0011      	movs	r1, r2
    e89c:	0018      	movs	r0, r3
    e89e:	4b4e      	ldr	r3, [pc, #312]	; (e9d8 <testOutputs+0x308>)
    e8a0:	4798      	blx	r3
    e8a2:	0003      	movs	r3, r0
    e8a4:	001a      	movs	r2, r3
    e8a6:	2301      	movs	r3, #1
    e8a8:	4053      	eors	r3, r2
    e8aa:	b2db      	uxtb	r3, r3
    e8ac:	2b00      	cmp	r3, #0
    e8ae:	d1f1      	bne.n	e894 <testOutputs+0x1c4>
		timer = millis();
    e8b0:	4b42      	ldr	r3, [pc, #264]	; (e9bc <testOutputs+0x2ec>)
    e8b2:	4798      	blx	r3
    e8b4:	0003      	movs	r3, r0
    e8b6:	603b      	str	r3, [r7, #0]

		for(int i = 0; i < 0xFFFF; i+=256){
    e8b8:	2300      	movs	r3, #0
    e8ba:	61fb      	str	r3, [r7, #28]
    e8bc:	e01b      	b.n	e8f6 <testOutputs+0x226>
			setRightRGB(0,i,0);
    e8be:	69fb      	ldr	r3, [r7, #28]
    e8c0:	b29b      	uxth	r3, r3
    e8c2:	2200      	movs	r2, #0
    e8c4:	0019      	movs	r1, r3
    e8c6:	2000      	movs	r0, #0
    e8c8:	4b45      	ldr	r3, [pc, #276]	; (e9e0 <testOutputs+0x310>)
    e8ca:	4798      	blx	r3
			while(!check_timer_expired(&timer, 3)){}
    e8cc:	46c0      	nop			; (mov r8, r8)
    e8ce:	003b      	movs	r3, r7
    e8d0:	2103      	movs	r1, #3
    e8d2:	0018      	movs	r0, r3
    e8d4:	4b40      	ldr	r3, [pc, #256]	; (e9d8 <testOutputs+0x308>)
    e8d6:	4798      	blx	r3
    e8d8:	0003      	movs	r3, r0
    e8da:	001a      	movs	r2, r3
    e8dc:	2301      	movs	r3, #1
    e8de:	4053      	eors	r3, r2
    e8e0:	b2db      	uxtb	r3, r3
    e8e2:	2b00      	cmp	r3, #0
    e8e4:	d1f3      	bne.n	e8ce <testOutputs+0x1fe>
			timer = millis();
    e8e6:	4b35      	ldr	r3, [pc, #212]	; (e9bc <testOutputs+0x2ec>)
    e8e8:	4798      	blx	r3
    e8ea:	0003      	movs	r3, r0
    e8ec:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < 0xFFFF; i+=256){
    e8ee:	69fb      	ldr	r3, [r7, #28]
    e8f0:	3301      	adds	r3, #1
    e8f2:	33ff      	adds	r3, #255	; 0xff
    e8f4:	61fb      	str	r3, [r7, #28]
    e8f6:	69fb      	ldr	r3, [r7, #28]
    e8f8:	4a38      	ldr	r2, [pc, #224]	; (e9dc <testOutputs+0x30c>)
    e8fa:	4293      	cmp	r3, r2
    e8fc:	dddf      	ble.n	e8be <testOutputs+0x1ee>
		}
	
		while(!check_timer_expired(&timer, 500)){}
    e8fe:	46c0      	nop			; (mov r8, r8)
    e900:	23fa      	movs	r3, #250	; 0xfa
    e902:	005a      	lsls	r2, r3, #1
    e904:	003b      	movs	r3, r7
    e906:	0011      	movs	r1, r2
    e908:	0018      	movs	r0, r3
    e90a:	4b33      	ldr	r3, [pc, #204]	; (e9d8 <testOutputs+0x308>)
    e90c:	4798      	blx	r3
    e90e:	0003      	movs	r3, r0
    e910:	001a      	movs	r2, r3
    e912:	2301      	movs	r3, #1
    e914:	4053      	eors	r3, r2
    e916:	b2db      	uxtb	r3, r3
    e918:	2b00      	cmp	r3, #0
    e91a:	d1f1      	bne.n	e900 <testOutputs+0x230>
		timer = millis();
    e91c:	4b27      	ldr	r3, [pc, #156]	; (e9bc <testOutputs+0x2ec>)
    e91e:	4798      	blx	r3
    e920:	0003      	movs	r3, r0
    e922:	603b      	str	r3, [r7, #0]

		for(int i = 0; i < 0xFFFF; i+=256){
    e924:	2300      	movs	r3, #0
    e926:	61bb      	str	r3, [r7, #24]
    e928:	e01b      	b.n	e962 <testOutputs+0x292>
			setRightRGB(0,0,i);
    e92a:	69bb      	ldr	r3, [r7, #24]
    e92c:	b29b      	uxth	r3, r3
    e92e:	001a      	movs	r2, r3
    e930:	2100      	movs	r1, #0
    e932:	2000      	movs	r0, #0
    e934:	4b2a      	ldr	r3, [pc, #168]	; (e9e0 <testOutputs+0x310>)
    e936:	4798      	blx	r3
			while(!check_timer_expired(&timer, 3)){}
    e938:	46c0      	nop			; (mov r8, r8)
    e93a:	003b      	movs	r3, r7
    e93c:	2103      	movs	r1, #3
    e93e:	0018      	movs	r0, r3
    e940:	4b25      	ldr	r3, [pc, #148]	; (e9d8 <testOutputs+0x308>)
    e942:	4798      	blx	r3
    e944:	0003      	movs	r3, r0
    e946:	001a      	movs	r2, r3
    e948:	2301      	movs	r3, #1
    e94a:	4053      	eors	r3, r2
    e94c:	b2db      	uxtb	r3, r3
    e94e:	2b00      	cmp	r3, #0
    e950:	d1f3      	bne.n	e93a <testOutputs+0x26a>
			timer = millis();
    e952:	4b1a      	ldr	r3, [pc, #104]	; (e9bc <testOutputs+0x2ec>)
    e954:	4798      	blx	r3
    e956:	0003      	movs	r3, r0
    e958:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < 0xFFFF; i+=256){
    e95a:	69bb      	ldr	r3, [r7, #24]
    e95c:	3301      	adds	r3, #1
    e95e:	33ff      	adds	r3, #255	; 0xff
    e960:	61bb      	str	r3, [r7, #24]
    e962:	69bb      	ldr	r3, [r7, #24]
    e964:	4a1d      	ldr	r2, [pc, #116]	; (e9dc <testOutputs+0x30c>)
    e966:	4293      	cmp	r3, r2
    e968:	dddf      	ble.n	e92a <testOutputs+0x25a>
		}
	
		while(!check_timer_expired(&timer, 500)){}
    e96a:	46c0      	nop			; (mov r8, r8)
    e96c:	23fa      	movs	r3, #250	; 0xfa
    e96e:	005a      	lsls	r2, r3, #1
    e970:	003b      	movs	r3, r7
    e972:	0011      	movs	r1, r2
    e974:	0018      	movs	r0, r3
    e976:	4b18      	ldr	r3, [pc, #96]	; (e9d8 <testOutputs+0x308>)
    e978:	4798      	blx	r3
    e97a:	0003      	movs	r3, r0
    e97c:	001a      	movs	r2, r3
    e97e:	2301      	movs	r3, #1
    e980:	4053      	eors	r3, r2
    e982:	b2db      	uxtb	r3, r3
    e984:	2b00      	cmp	r3, #0
    e986:	d1f1      	bne.n	e96c <testOutputs+0x29c>
		timer = millis();
    e988:	4b0c      	ldr	r3, [pc, #48]	; (e9bc <testOutputs+0x2ec>)
    e98a:	4798      	blx	r3
    e98c:	0003      	movs	r3, r0
    e98e:	603b      	str	r3, [r7, #0]
		setRightRGB(0,0,0);
    e990:	2200      	movs	r2, #0
    e992:	2100      	movs	r1, #0
    e994:	2000      	movs	r0, #0
    e996:	4b12      	ldr	r3, [pc, #72]	; (e9e0 <testOutputs+0x310>)
    e998:	4798      	blx	r3
    e99a:	e19c      	b.n	ecd6 <testOutputs+0x606>
	} else if(configured_RGB_led_type == RGB_DIGITAL_APA102){
    e99c:	4b0c      	ldr	r3, [pc, #48]	; (e9d0 <testOutputs+0x300>)
    e99e:	781b      	ldrb	r3, [r3, #0]
    e9a0:	2b01      	cmp	r3, #1
    e9a2:	d000      	beq.n	e9a6 <testOutputs+0x2d6>
    e9a4:	e197      	b.n	ecd6 <testOutputs+0x606>
		for(uint8_t j = 0; j < 255; j++){
    e9a6:	2317      	movs	r3, #23
    e9a8:	18fb      	adds	r3, r7, r3
    e9aa:	2200      	movs	r2, #0
    e9ac:	701a      	strb	r2, [r3, #0]
    e9ae:	e085      	b.n	eabc <testOutputs+0x3ec>
			for(uint16_t i = 0; i < led_num; i++)
    e9b0:	2314      	movs	r3, #20
    e9b2:	18fb      	adds	r3, r7, r3
    e9b4:	2200      	movs	r2, #0
    e9b6:	801a      	strh	r2, [r3, #0]
    e9b8:	e065      	b.n	ea86 <testOutputs+0x3b6>
    e9ba:	46c0      	nop			; (mov r8, r8)
    e9bc:	00009f65 	.word	0x00009f65
    e9c0:	0000a561 	.word	0x0000a561
    e9c4:	0000a529 	.word	0x0000a529
    e9c8:	0000a599 	.word	0x0000a599
    e9cc:	0000eedd 	.word	0x0000eedd
    e9d0:	200006f0 	.word	0x200006f0
    e9d4:	0000a439 	.word	0x0000a439
    e9d8:	00009fbd 	.word	0x00009fbd
    e9dc:	0000fffe 	.word	0x0000fffe
    e9e0:	0000a4b5 	.word	0x0000a4b5
			{
				L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | brightness);
    e9e4:	2314      	movs	r3, #20
    e9e6:	18fb      	adds	r3, r7, r3
    e9e8:	881b      	ldrh	r3, [r3, #0]
    e9ea:	3301      	adds	r3, #1
    e9ec:	009a      	lsls	r2, r3, #2
    e9ee:	2314      	movs	r3, #20
    e9f0:	18fb      	adds	r3, r7, r3
    e9f2:	881b      	ldrh	r3, [r3, #0]
    e9f4:	3301      	adds	r3, #1
    e9f6:	009b      	lsls	r3, r3, #2
    e9f8:	201f      	movs	r0, #31
    e9fa:	2120      	movs	r1, #32
    e9fc:	4249      	negs	r1, r1
    e9fe:	4301      	orrs	r1, r0
    ea00:	b2c8      	uxtb	r0, r1
    ea02:	49d2      	ldr	r1, [pc, #840]	; (ed4c <testOutputs+0x67c>)
    ea04:	54c8      	strb	r0, [r1, r3]
    ea06:	49d1      	ldr	r1, [pc, #836]	; (ed4c <testOutputs+0x67c>)
    ea08:	5cc9      	ldrb	r1, [r1, r3]
    ea0a:	4bd1      	ldr	r3, [pc, #836]	; (ed50 <testOutputs+0x680>)
    ea0c:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = j;
    ea0e:	2314      	movs	r3, #20
    ea10:	18fb      	adds	r3, r7, r3
    ea12:	881b      	ldrh	r3, [r3, #0]
    ea14:	009b      	lsls	r3, r3, #2
    ea16:	1d5a      	adds	r2, r3, #5
    ea18:	2314      	movs	r3, #20
    ea1a:	18fb      	adds	r3, r7, r3
    ea1c:	881b      	ldrh	r3, [r3, #0]
    ea1e:	009b      	lsls	r3, r3, #2
    ea20:	3305      	adds	r3, #5
    ea22:	49ca      	ldr	r1, [pc, #808]	; (ed4c <testOutputs+0x67c>)
    ea24:	2017      	movs	r0, #23
    ea26:	1838      	adds	r0, r7, r0
    ea28:	7800      	ldrb	r0, [r0, #0]
    ea2a:	54c8      	strb	r0, [r1, r3]
    ea2c:	49c7      	ldr	r1, [pc, #796]	; (ed4c <testOutputs+0x67c>)
    ea2e:	5cc9      	ldrb	r1, [r1, r3]
    ea30:	4bc7      	ldr	r3, [pc, #796]	; (ed50 <testOutputs+0x680>)
    ea32:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = 0;
    ea34:	2314      	movs	r3, #20
    ea36:	18fb      	adds	r3, r7, r3
    ea38:	881b      	ldrh	r3, [r3, #0]
    ea3a:	009b      	lsls	r3, r3, #2
    ea3c:	1d9a      	adds	r2, r3, #6
    ea3e:	2314      	movs	r3, #20
    ea40:	18fb      	adds	r3, r7, r3
    ea42:	881b      	ldrh	r3, [r3, #0]
    ea44:	009b      	lsls	r3, r3, #2
    ea46:	3306      	adds	r3, #6
    ea48:	49c0      	ldr	r1, [pc, #768]	; (ed4c <testOutputs+0x67c>)
    ea4a:	2000      	movs	r0, #0
    ea4c:	54c8      	strb	r0, [r1, r3]
    ea4e:	49bf      	ldr	r1, [pc, #764]	; (ed4c <testOutputs+0x67c>)
    ea50:	5cc9      	ldrb	r1, [r1, r3]
    ea52:	4bbf      	ldr	r3, [pc, #764]	; (ed50 <testOutputs+0x680>)
    ea54:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = 0;
    ea56:	2314      	movs	r3, #20
    ea58:	18fb      	adds	r3, r7, r3
    ea5a:	881b      	ldrh	r3, [r3, #0]
    ea5c:	009b      	lsls	r3, r3, #2
    ea5e:	1dda      	adds	r2, r3, #7
    ea60:	2314      	movs	r3, #20
    ea62:	18fb      	adds	r3, r7, r3
    ea64:	881b      	ldrh	r3, [r3, #0]
    ea66:	009b      	lsls	r3, r3, #2
    ea68:	3307      	adds	r3, #7
    ea6a:	49b8      	ldr	r1, [pc, #736]	; (ed4c <testOutputs+0x67c>)
    ea6c:	2000      	movs	r0, #0
    ea6e:	54c8      	strb	r0, [r1, r3]
    ea70:	49b6      	ldr	r1, [pc, #728]	; (ed4c <testOutputs+0x67c>)
    ea72:	5cc9      	ldrb	r1, [r1, r3]
    ea74:	4bb6      	ldr	r3, [pc, #728]	; (ed50 <testOutputs+0x680>)
    ea76:	5499      	strb	r1, [r3, r2]
			for(uint16_t i = 0; i < led_num; i++)
    ea78:	2314      	movs	r3, #20
    ea7a:	18fb      	adds	r3, r7, r3
    ea7c:	881a      	ldrh	r2, [r3, #0]
    ea7e:	2314      	movs	r3, #20
    ea80:	18fb      	adds	r3, r7, r3
    ea82:	3201      	adds	r2, #1
    ea84:	801a      	strh	r2, [r3, #0]
    ea86:	4bb3      	ldr	r3, [pc, #716]	; (ed54 <testOutputs+0x684>)
    ea88:	781b      	ldrb	r3, [r3, #0]
    ea8a:	b29b      	uxth	r3, r3
    ea8c:	2214      	movs	r2, #20
    ea8e:	18ba      	adds	r2, r7, r2
    ea90:	8812      	ldrh	r2, [r2, #0]
    ea92:	429a      	cmp	r2, r3
    ea94:	d3a6      	bcc.n	e9e4 <testOutputs+0x314>
			}
			L_digital_write(led_num);
    ea96:	4baf      	ldr	r3, [pc, #700]	; (ed54 <testOutputs+0x684>)
    ea98:	781b      	ldrb	r3, [r3, #0]
    ea9a:	b29b      	uxth	r3, r3
    ea9c:	0018      	movs	r0, r3
    ea9e:	4bae      	ldr	r3, [pc, #696]	; (ed58 <testOutputs+0x688>)
    eaa0:	4798      	blx	r3
			R_digital_write(led_num);
    eaa2:	4bac      	ldr	r3, [pc, #688]	; (ed54 <testOutputs+0x684>)
    eaa4:	781b      	ldrb	r3, [r3, #0]
    eaa6:	b29b      	uxth	r3, r3
    eaa8:	0018      	movs	r0, r3
    eaaa:	4bac      	ldr	r3, [pc, #688]	; (ed5c <testOutputs+0x68c>)
    eaac:	4798      	blx	r3
		for(uint8_t j = 0; j < 255; j++){
    eaae:	2317      	movs	r3, #23
    eab0:	18fb      	adds	r3, r7, r3
    eab2:	781a      	ldrb	r2, [r3, #0]
    eab4:	2317      	movs	r3, #23
    eab6:	18fb      	adds	r3, r7, r3
    eab8:	3201      	adds	r2, #1
    eaba:	701a      	strb	r2, [r3, #0]
    eabc:	2317      	movs	r3, #23
    eabe:	18fb      	adds	r3, r7, r3
    eac0:	781b      	ldrb	r3, [r3, #0]
    eac2:	2bff      	cmp	r3, #255	; 0xff
    eac4:	d000      	beq.n	eac8 <testOutputs+0x3f8>
    eac6:	e773      	b.n	e9b0 <testOutputs+0x2e0>
		}
		for(uint8_t j = 0; j < 255; j++){
    eac8:	2313      	movs	r3, #19
    eaca:	18fb      	adds	r3, r7, r3
    eacc:	2200      	movs	r2, #0
    eace:	701a      	strb	r2, [r3, #0]
    ead0:	e070      	b.n	ebb4 <testOutputs+0x4e4>
			for(uint16_t i = 0; i < led_num; i++)
    ead2:	2310      	movs	r3, #16
    ead4:	18fb      	adds	r3, r7, r3
    ead6:	2200      	movs	r2, #0
    ead8:	801a      	strh	r2, [r3, #0]
    eada:	e050      	b.n	eb7e <testOutputs+0x4ae>
			{
				L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | brightness);
    eadc:	2310      	movs	r3, #16
    eade:	18fb      	adds	r3, r7, r3
    eae0:	881b      	ldrh	r3, [r3, #0]
    eae2:	3301      	adds	r3, #1
    eae4:	009a      	lsls	r2, r3, #2
    eae6:	2310      	movs	r3, #16
    eae8:	18fb      	adds	r3, r7, r3
    eaea:	881b      	ldrh	r3, [r3, #0]
    eaec:	3301      	adds	r3, #1
    eaee:	009b      	lsls	r3, r3, #2
    eaf0:	201f      	movs	r0, #31
    eaf2:	2120      	movs	r1, #32
    eaf4:	4249      	negs	r1, r1
    eaf6:	4301      	orrs	r1, r0
    eaf8:	b2c8      	uxtb	r0, r1
    eafa:	4994      	ldr	r1, [pc, #592]	; (ed4c <testOutputs+0x67c>)
    eafc:	54c8      	strb	r0, [r1, r3]
    eafe:	4993      	ldr	r1, [pc, #588]	; (ed4c <testOutputs+0x67c>)
    eb00:	5cc9      	ldrb	r1, [r1, r3]
    eb02:	4b93      	ldr	r3, [pc, #588]	; (ed50 <testOutputs+0x680>)
    eb04:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = 0;
    eb06:	2310      	movs	r3, #16
    eb08:	18fb      	adds	r3, r7, r3
    eb0a:	881b      	ldrh	r3, [r3, #0]
    eb0c:	009b      	lsls	r3, r3, #2
    eb0e:	1d5a      	adds	r2, r3, #5
    eb10:	2310      	movs	r3, #16
    eb12:	18fb      	adds	r3, r7, r3
    eb14:	881b      	ldrh	r3, [r3, #0]
    eb16:	009b      	lsls	r3, r3, #2
    eb18:	3305      	adds	r3, #5
    eb1a:	498c      	ldr	r1, [pc, #560]	; (ed4c <testOutputs+0x67c>)
    eb1c:	2000      	movs	r0, #0
    eb1e:	54c8      	strb	r0, [r1, r3]
    eb20:	498a      	ldr	r1, [pc, #552]	; (ed4c <testOutputs+0x67c>)
    eb22:	5cc9      	ldrb	r1, [r1, r3]
    eb24:	4b8a      	ldr	r3, [pc, #552]	; (ed50 <testOutputs+0x680>)
    eb26:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = j;
    eb28:	2310      	movs	r3, #16
    eb2a:	18fb      	adds	r3, r7, r3
    eb2c:	881b      	ldrh	r3, [r3, #0]
    eb2e:	009b      	lsls	r3, r3, #2
    eb30:	1d9a      	adds	r2, r3, #6
    eb32:	2310      	movs	r3, #16
    eb34:	18fb      	adds	r3, r7, r3
    eb36:	881b      	ldrh	r3, [r3, #0]
    eb38:	009b      	lsls	r3, r3, #2
    eb3a:	3306      	adds	r3, #6
    eb3c:	4983      	ldr	r1, [pc, #524]	; (ed4c <testOutputs+0x67c>)
    eb3e:	2013      	movs	r0, #19
    eb40:	1838      	adds	r0, r7, r0
    eb42:	7800      	ldrb	r0, [r0, #0]
    eb44:	54c8      	strb	r0, [r1, r3]
    eb46:	4981      	ldr	r1, [pc, #516]	; (ed4c <testOutputs+0x67c>)
    eb48:	5cc9      	ldrb	r1, [r1, r3]
    eb4a:	4b81      	ldr	r3, [pc, #516]	; (ed50 <testOutputs+0x680>)
    eb4c:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = 0;
    eb4e:	2310      	movs	r3, #16
    eb50:	18fb      	adds	r3, r7, r3
    eb52:	881b      	ldrh	r3, [r3, #0]
    eb54:	009b      	lsls	r3, r3, #2
    eb56:	1dda      	adds	r2, r3, #7
    eb58:	2310      	movs	r3, #16
    eb5a:	18fb      	adds	r3, r7, r3
    eb5c:	881b      	ldrh	r3, [r3, #0]
    eb5e:	009b      	lsls	r3, r3, #2
    eb60:	3307      	adds	r3, #7
    eb62:	497a      	ldr	r1, [pc, #488]	; (ed4c <testOutputs+0x67c>)
    eb64:	2000      	movs	r0, #0
    eb66:	54c8      	strb	r0, [r1, r3]
    eb68:	4978      	ldr	r1, [pc, #480]	; (ed4c <testOutputs+0x67c>)
    eb6a:	5cc9      	ldrb	r1, [r1, r3]
    eb6c:	4b78      	ldr	r3, [pc, #480]	; (ed50 <testOutputs+0x680>)
    eb6e:	5499      	strb	r1, [r3, r2]
			for(uint16_t i = 0; i < led_num; i++)
    eb70:	2310      	movs	r3, #16
    eb72:	18fb      	adds	r3, r7, r3
    eb74:	881a      	ldrh	r2, [r3, #0]
    eb76:	2310      	movs	r3, #16
    eb78:	18fb      	adds	r3, r7, r3
    eb7a:	3201      	adds	r2, #1
    eb7c:	801a      	strh	r2, [r3, #0]
    eb7e:	4b75      	ldr	r3, [pc, #468]	; (ed54 <testOutputs+0x684>)
    eb80:	781b      	ldrb	r3, [r3, #0]
    eb82:	b29b      	uxth	r3, r3
    eb84:	2210      	movs	r2, #16
    eb86:	18ba      	adds	r2, r7, r2
    eb88:	8812      	ldrh	r2, [r2, #0]
    eb8a:	429a      	cmp	r2, r3
    eb8c:	d3a6      	bcc.n	eadc <testOutputs+0x40c>
			}
			L_digital_write(led_num);
    eb8e:	4b71      	ldr	r3, [pc, #452]	; (ed54 <testOutputs+0x684>)
    eb90:	781b      	ldrb	r3, [r3, #0]
    eb92:	b29b      	uxth	r3, r3
    eb94:	0018      	movs	r0, r3
    eb96:	4b70      	ldr	r3, [pc, #448]	; (ed58 <testOutputs+0x688>)
    eb98:	4798      	blx	r3
			R_digital_write(led_num);
    eb9a:	4b6e      	ldr	r3, [pc, #440]	; (ed54 <testOutputs+0x684>)
    eb9c:	781b      	ldrb	r3, [r3, #0]
    eb9e:	b29b      	uxth	r3, r3
    eba0:	0018      	movs	r0, r3
    eba2:	4b6e      	ldr	r3, [pc, #440]	; (ed5c <testOutputs+0x68c>)
    eba4:	4798      	blx	r3
		for(uint8_t j = 0; j < 255; j++){
    eba6:	2313      	movs	r3, #19
    eba8:	18fb      	adds	r3, r7, r3
    ebaa:	781a      	ldrb	r2, [r3, #0]
    ebac:	2313      	movs	r3, #19
    ebae:	18fb      	adds	r3, r7, r3
    ebb0:	3201      	adds	r2, #1
    ebb2:	701a      	strb	r2, [r3, #0]
    ebb4:	2313      	movs	r3, #19
    ebb6:	18fb      	adds	r3, r7, r3
    ebb8:	781b      	ldrb	r3, [r3, #0]
    ebba:	2bff      	cmp	r3, #255	; 0xff
    ebbc:	d000      	beq.n	ebc0 <testOutputs+0x4f0>
    ebbe:	e788      	b.n	ead2 <testOutputs+0x402>
		}
		for(uint8_t j = 0; j < 255; j++){
    ebc0:	230f      	movs	r3, #15
    ebc2:	18fb      	adds	r3, r7, r3
    ebc4:	2200      	movs	r2, #0
    ebc6:	701a      	strb	r2, [r3, #0]
    ebc8:	e070      	b.n	ecac <testOutputs+0x5dc>
			for(uint16_t i = 0; i < led_num; i++)
    ebca:	230c      	movs	r3, #12
    ebcc:	18fb      	adds	r3, r7, r3
    ebce:	2200      	movs	r2, #0
    ebd0:	801a      	strh	r2, [r3, #0]
    ebd2:	e050      	b.n	ec76 <testOutputs+0x5a6>
			{
				L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | brightness);
    ebd4:	230c      	movs	r3, #12
    ebd6:	18fb      	adds	r3, r7, r3
    ebd8:	881b      	ldrh	r3, [r3, #0]
    ebda:	3301      	adds	r3, #1
    ebdc:	009a      	lsls	r2, r3, #2
    ebde:	230c      	movs	r3, #12
    ebe0:	18fb      	adds	r3, r7, r3
    ebe2:	881b      	ldrh	r3, [r3, #0]
    ebe4:	3301      	adds	r3, #1
    ebe6:	009b      	lsls	r3, r3, #2
    ebe8:	201f      	movs	r0, #31
    ebea:	2120      	movs	r1, #32
    ebec:	4249      	negs	r1, r1
    ebee:	4301      	orrs	r1, r0
    ebf0:	b2c8      	uxtb	r0, r1
    ebf2:	4956      	ldr	r1, [pc, #344]	; (ed4c <testOutputs+0x67c>)
    ebf4:	54c8      	strb	r0, [r1, r3]
    ebf6:	4955      	ldr	r1, [pc, #340]	; (ed4c <testOutputs+0x67c>)
    ebf8:	5cc9      	ldrb	r1, [r1, r3]
    ebfa:	4b55      	ldr	r3, [pc, #340]	; (ed50 <testOutputs+0x680>)
    ebfc:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = 0;
    ebfe:	230c      	movs	r3, #12
    ec00:	18fb      	adds	r3, r7, r3
    ec02:	881b      	ldrh	r3, [r3, #0]
    ec04:	009b      	lsls	r3, r3, #2
    ec06:	1d5a      	adds	r2, r3, #5
    ec08:	230c      	movs	r3, #12
    ec0a:	18fb      	adds	r3, r7, r3
    ec0c:	881b      	ldrh	r3, [r3, #0]
    ec0e:	009b      	lsls	r3, r3, #2
    ec10:	3305      	adds	r3, #5
    ec12:	494e      	ldr	r1, [pc, #312]	; (ed4c <testOutputs+0x67c>)
    ec14:	2000      	movs	r0, #0
    ec16:	54c8      	strb	r0, [r1, r3]
    ec18:	494c      	ldr	r1, [pc, #304]	; (ed4c <testOutputs+0x67c>)
    ec1a:	5cc9      	ldrb	r1, [r1, r3]
    ec1c:	4b4c      	ldr	r3, [pc, #304]	; (ed50 <testOutputs+0x680>)
    ec1e:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = 0;
    ec20:	230c      	movs	r3, #12
    ec22:	18fb      	adds	r3, r7, r3
    ec24:	881b      	ldrh	r3, [r3, #0]
    ec26:	009b      	lsls	r3, r3, #2
    ec28:	1d9a      	adds	r2, r3, #6
    ec2a:	230c      	movs	r3, #12
    ec2c:	18fb      	adds	r3, r7, r3
    ec2e:	881b      	ldrh	r3, [r3, #0]
    ec30:	009b      	lsls	r3, r3, #2
    ec32:	3306      	adds	r3, #6
    ec34:	4945      	ldr	r1, [pc, #276]	; (ed4c <testOutputs+0x67c>)
    ec36:	2000      	movs	r0, #0
    ec38:	54c8      	strb	r0, [r1, r3]
    ec3a:	4944      	ldr	r1, [pc, #272]	; (ed4c <testOutputs+0x67c>)
    ec3c:	5cc9      	ldrb	r1, [r1, r3]
    ec3e:	4b44      	ldr	r3, [pc, #272]	; (ed50 <testOutputs+0x680>)
    ec40:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = j;
    ec42:	230c      	movs	r3, #12
    ec44:	18fb      	adds	r3, r7, r3
    ec46:	881b      	ldrh	r3, [r3, #0]
    ec48:	009b      	lsls	r3, r3, #2
    ec4a:	1dda      	adds	r2, r3, #7
    ec4c:	230c      	movs	r3, #12
    ec4e:	18fb      	adds	r3, r7, r3
    ec50:	881b      	ldrh	r3, [r3, #0]
    ec52:	009b      	lsls	r3, r3, #2
    ec54:	3307      	adds	r3, #7
    ec56:	493d      	ldr	r1, [pc, #244]	; (ed4c <testOutputs+0x67c>)
    ec58:	200f      	movs	r0, #15
    ec5a:	1838      	adds	r0, r7, r0
    ec5c:	7800      	ldrb	r0, [r0, #0]
    ec5e:	54c8      	strb	r0, [r1, r3]
    ec60:	493a      	ldr	r1, [pc, #232]	; (ed4c <testOutputs+0x67c>)
    ec62:	5cc9      	ldrb	r1, [r1, r3]
    ec64:	4b3a      	ldr	r3, [pc, #232]	; (ed50 <testOutputs+0x680>)
    ec66:	5499      	strb	r1, [r3, r2]
			for(uint16_t i = 0; i < led_num; i++)
    ec68:	230c      	movs	r3, #12
    ec6a:	18fb      	adds	r3, r7, r3
    ec6c:	881a      	ldrh	r2, [r3, #0]
    ec6e:	230c      	movs	r3, #12
    ec70:	18fb      	adds	r3, r7, r3
    ec72:	3201      	adds	r2, #1
    ec74:	801a      	strh	r2, [r3, #0]
    ec76:	4b37      	ldr	r3, [pc, #220]	; (ed54 <testOutputs+0x684>)
    ec78:	781b      	ldrb	r3, [r3, #0]
    ec7a:	b29b      	uxth	r3, r3
    ec7c:	220c      	movs	r2, #12
    ec7e:	18ba      	adds	r2, r7, r2
    ec80:	8812      	ldrh	r2, [r2, #0]
    ec82:	429a      	cmp	r2, r3
    ec84:	d3a6      	bcc.n	ebd4 <testOutputs+0x504>
			}
			L_digital_write(led_num);
    ec86:	4b33      	ldr	r3, [pc, #204]	; (ed54 <testOutputs+0x684>)
    ec88:	781b      	ldrb	r3, [r3, #0]
    ec8a:	b29b      	uxth	r3, r3
    ec8c:	0018      	movs	r0, r3
    ec8e:	4b32      	ldr	r3, [pc, #200]	; (ed58 <testOutputs+0x688>)
    ec90:	4798      	blx	r3
			R_digital_write(led_num);
    ec92:	4b30      	ldr	r3, [pc, #192]	; (ed54 <testOutputs+0x684>)
    ec94:	781b      	ldrb	r3, [r3, #0]
    ec96:	b29b      	uxth	r3, r3
    ec98:	0018      	movs	r0, r3
    ec9a:	4b30      	ldr	r3, [pc, #192]	; (ed5c <testOutputs+0x68c>)
    ec9c:	4798      	blx	r3
		for(uint8_t j = 0; j < 255; j++){
    ec9e:	230f      	movs	r3, #15
    eca0:	18fb      	adds	r3, r7, r3
    eca2:	781a      	ldrb	r2, [r3, #0]
    eca4:	230f      	movs	r3, #15
    eca6:	18fb      	adds	r3, r7, r3
    eca8:	3201      	adds	r2, #1
    ecaa:	701a      	strb	r2, [r3, #0]
    ecac:	230f      	movs	r3, #15
    ecae:	18fb      	adds	r3, r7, r3
    ecb0:	781b      	ldrb	r3, [r3, #0]
    ecb2:	2bff      	cmp	r3, #255	; 0xff
    ecb4:	d000      	beq.n	ecb8 <testOutputs+0x5e8>
    ecb6:	e788      	b.n	ebca <testOutputs+0x4fa>
		}
		DIGITAL_OFF = false;
    ecb8:	4b29      	ldr	r3, [pc, #164]	; (ed60 <testOutputs+0x690>)
    ecba:	2200      	movs	r2, #0
    ecbc:	701a      	strb	r2, [r3, #0]
		turn_off_side_lights();
    ecbe:	4b29      	ldr	r3, [pc, #164]	; (ed64 <testOutputs+0x694>)
    ecc0:	4798      	blx	r3
		DIGITAL_OFF = false;
    ecc2:	4b27      	ldr	r3, [pc, #156]	; (ed60 <testOutputs+0x690>)
    ecc4:	2200      	movs	r2, #0
    ecc6:	701a      	strb	r2, [r3, #0]
		turn_off_side_lights();
    ecc8:	4b26      	ldr	r3, [pc, #152]	; (ed64 <testOutputs+0x694>)
    ecca:	4798      	blx	r3
		DIGITAL_OFF = false;
    eccc:	4b24      	ldr	r3, [pc, #144]	; (ed60 <testOutputs+0x690>)
    ecce:	2200      	movs	r2, #0
    ecd0:	701a      	strb	r2, [r3, #0]
		turn_off_side_lights();
    ecd2:	4b24      	ldr	r3, [pc, #144]	; (ed64 <testOutputs+0x694>)
    ecd4:	4798      	blx	r3
	}

	for(int i = 0; i < 0xFFFF; i+=256){
    ecd6:	2300      	movs	r3, #0
    ecd8:	60bb      	str	r3, [r7, #8]
    ecda:	e019      	b.n	ed10 <testOutputs+0x640>
		setRed(i);
    ecdc:	68bb      	ldr	r3, [r7, #8]
    ecde:	b29b      	uxth	r3, r3
    ece0:	0018      	movs	r0, r3
    ece2:	4b21      	ldr	r3, [pc, #132]	; (ed68 <testOutputs+0x698>)
    ece4:	4798      	blx	r3
		while(!check_timer_expired(&timer, 3)){}
    ece6:	46c0      	nop			; (mov r8, r8)
    ece8:	003b      	movs	r3, r7
    ecea:	2103      	movs	r1, #3
    ecec:	0018      	movs	r0, r3
    ecee:	4b1f      	ldr	r3, [pc, #124]	; (ed6c <testOutputs+0x69c>)
    ecf0:	4798      	blx	r3
    ecf2:	0003      	movs	r3, r0
    ecf4:	001a      	movs	r2, r3
    ecf6:	2301      	movs	r3, #1
    ecf8:	4053      	eors	r3, r2
    ecfa:	b2db      	uxtb	r3, r3
    ecfc:	2b00      	cmp	r3, #0
    ecfe:	d1f3      	bne.n	ece8 <testOutputs+0x618>
		timer = millis();
    ed00:	4b1b      	ldr	r3, [pc, #108]	; (ed70 <testOutputs+0x6a0>)
    ed02:	4798      	blx	r3
    ed04:	0003      	movs	r3, r0
    ed06:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < 0xFFFF; i+=256){
    ed08:	68bb      	ldr	r3, [r7, #8]
    ed0a:	3301      	adds	r3, #1
    ed0c:	33ff      	adds	r3, #255	; 0xff
    ed0e:	60bb      	str	r3, [r7, #8]
    ed10:	68bb      	ldr	r3, [r7, #8]
    ed12:	4a18      	ldr	r2, [pc, #96]	; (ed74 <testOutputs+0x6a4>)
    ed14:	4293      	cmp	r3, r2
    ed16:	dde1      	ble.n	ecdc <testOutputs+0x60c>
	}

	while(!check_timer_expired(&timer, 500)){}
    ed18:	46c0      	nop			; (mov r8, r8)
    ed1a:	23fa      	movs	r3, #250	; 0xfa
    ed1c:	005a      	lsls	r2, r3, #1
    ed1e:	003b      	movs	r3, r7
    ed20:	0011      	movs	r1, r2
    ed22:	0018      	movs	r0, r3
    ed24:	4b11      	ldr	r3, [pc, #68]	; (ed6c <testOutputs+0x69c>)
    ed26:	4798      	blx	r3
    ed28:	0003      	movs	r3, r0
    ed2a:	001a      	movs	r2, r3
    ed2c:	2301      	movs	r3, #1
    ed2e:	4053      	eors	r3, r2
    ed30:	b2db      	uxtb	r3, r3
    ed32:	2b00      	cmp	r3, #0
    ed34:	d1f1      	bne.n	ed1a <testOutputs+0x64a>
	timer = millis();
    ed36:	4b0e      	ldr	r3, [pc, #56]	; (ed70 <testOutputs+0x6a0>)
    ed38:	4798      	blx	r3
    ed3a:	0003      	movs	r3, r0
    ed3c:	603b      	str	r3, [r7, #0]
	setRed(0);
    ed3e:	2000      	movs	r0, #0
    ed40:	4b09      	ldr	r3, [pc, #36]	; (ed68 <testOutputs+0x698>)
    ed42:	4798      	blx	r3

	for(int i = 0; i < 0xFFFF; i+=256){
    ed44:	2300      	movs	r3, #0
    ed46:	607b      	str	r3, [r7, #4]
    ed48:	e030      	b.n	edac <testOutputs+0x6dc>
    ed4a:	46c0      	nop			; (mov r8, r8)
    ed4c:	200005c8 	.word	0x200005c8
    ed50:	2000148c 	.word	0x2000148c
    ed54:	200000e0 	.word	0x200000e0
    ed58:	0000e671 	.word	0x0000e671
    ed5c:	0000e6a1 	.word	0x0000e6a1
    ed60:	200003c0 	.word	0x200003c0
    ed64:	0000eedd 	.word	0x0000eedd
    ed68:	0000a561 	.word	0x0000a561
    ed6c:	00009fbd 	.word	0x00009fbd
    ed70:	00009f65 	.word	0x00009f65
    ed74:	0000fffe 	.word	0x0000fffe
		setWhite(i);
    ed78:	687b      	ldr	r3, [r7, #4]
    ed7a:	b29b      	uxth	r3, r3
    ed7c:	0018      	movs	r0, r3
    ed7e:	4b26      	ldr	r3, [pc, #152]	; (ee18 <testOutputs+0x748>)
    ed80:	4798      	blx	r3
		while(!check_timer_expired(&timer, 3)){}
    ed82:	46c0      	nop			; (mov r8, r8)
    ed84:	003b      	movs	r3, r7
    ed86:	2103      	movs	r1, #3
    ed88:	0018      	movs	r0, r3
    ed8a:	4b24      	ldr	r3, [pc, #144]	; (ee1c <testOutputs+0x74c>)
    ed8c:	4798      	blx	r3
    ed8e:	0003      	movs	r3, r0
    ed90:	001a      	movs	r2, r3
    ed92:	2301      	movs	r3, #1
    ed94:	4053      	eors	r3, r2
    ed96:	b2db      	uxtb	r3, r3
    ed98:	2b00      	cmp	r3, #0
    ed9a:	d1f3      	bne.n	ed84 <testOutputs+0x6b4>
		timer = millis();
    ed9c:	4b20      	ldr	r3, [pc, #128]	; (ee20 <testOutputs+0x750>)
    ed9e:	4798      	blx	r3
    eda0:	0003      	movs	r3, r0
    eda2:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < 0xFFFF; i+=256){
    eda4:	687b      	ldr	r3, [r7, #4]
    eda6:	3301      	adds	r3, #1
    eda8:	33ff      	adds	r3, #255	; 0xff
    edaa:	607b      	str	r3, [r7, #4]
    edac:	687b      	ldr	r3, [r7, #4]
    edae:	4a1d      	ldr	r2, [pc, #116]	; (ee24 <testOutputs+0x754>)
    edb0:	4293      	cmp	r3, r2
    edb2:	dde1      	ble.n	ed78 <testOutputs+0x6a8>
	}
	
	while(!check_timer_expired(&timer, 500)){}
    edb4:	46c0      	nop			; (mov r8, r8)
    edb6:	23fa      	movs	r3, #250	; 0xfa
    edb8:	005a      	lsls	r2, r3, #1
    edba:	003b      	movs	r3, r7
    edbc:	0011      	movs	r1, r2
    edbe:	0018      	movs	r0, r3
    edc0:	4b16      	ldr	r3, [pc, #88]	; (ee1c <testOutputs+0x74c>)
    edc2:	4798      	blx	r3
    edc4:	0003      	movs	r3, r0
    edc6:	001a      	movs	r2, r3
    edc8:	2301      	movs	r3, #1
    edca:	4053      	eors	r3, r2
    edcc:	b2db      	uxtb	r3, r3
    edce:	2b00      	cmp	r3, #0
    edd0:	d1f1      	bne.n	edb6 <testOutputs+0x6e6>
	timer = millis();
    edd2:	4b13      	ldr	r3, [pc, #76]	; (ee20 <testOutputs+0x750>)
    edd4:	4798      	blx	r3
    edd6:	0003      	movs	r3, r0
    edd8:	603b      	str	r3, [r7, #0]

	setWhite(0);
    edda:	2000      	movs	r0, #0
    eddc:	4b0e      	ldr	r3, [pc, #56]	; (ee18 <testOutputs+0x748>)
    edde:	4798      	blx	r3
	setAux(true);
    ede0:	2001      	movs	r0, #1
    ede2:	4b11      	ldr	r3, [pc, #68]	; (ee28 <testOutputs+0x758>)
    ede4:	4798      	blx	r3
	
	while(!check_timer_expired(&timer, 1500)){}
    ede6:	46c0      	nop			; (mov r8, r8)
    ede8:	4a10      	ldr	r2, [pc, #64]	; (ee2c <testOutputs+0x75c>)
    edea:	003b      	movs	r3, r7
    edec:	0011      	movs	r1, r2
    edee:	0018      	movs	r0, r3
    edf0:	4b0a      	ldr	r3, [pc, #40]	; (ee1c <testOutputs+0x74c>)
    edf2:	4798      	blx	r3
    edf4:	0003      	movs	r3, r0
    edf6:	001a      	movs	r2, r3
    edf8:	2301      	movs	r3, #1
    edfa:	4053      	eors	r3, r2
    edfc:	b2db      	uxtb	r3, r3
    edfe:	2b00      	cmp	r3, #0
    ee00:	d1f2      	bne.n	ede8 <testOutputs+0x718>
	timer = millis();
    ee02:	4b07      	ldr	r3, [pc, #28]	; (ee20 <testOutputs+0x750>)
    ee04:	4798      	blx	r3
    ee06:	0003      	movs	r3, r0
    ee08:	603b      	str	r3, [r7, #0]
	setAux(0);
    ee0a:	2000      	movs	r0, #0
    ee0c:	4b06      	ldr	r3, [pc, #24]	; (ee28 <testOutputs+0x758>)
    ee0e:	4798      	blx	r3
}
    ee10:	46c0      	nop			; (mov r8, r8)
    ee12:	46bd      	mov	sp, r7
    ee14:	b00c      	add	sp, #48	; 0x30
    ee16:	bd80      	pop	{r7, pc}
    ee18:	0000a529 	.word	0x0000a529
    ee1c:	00009fbd 	.word	0x00009fbd
    ee20:	00009f65 	.word	0x00009f65
    ee24:	0000fffe 	.word	0x0000fffe
    ee28:	0000a599 	.word	0x0000a599
    ee2c:	000005dc 	.word	0x000005dc

0000ee30 <is_standby_active>:

#define STANDBY_LEAVE_DELAY 1500
#define STANDBY_ENTER_DELAY 3000
#define STANDBY_RPM_LIMIT 200
bool is_standby_active(void){
    ee30:	b580      	push	{r7, lr}
    ee32:	af00      	add	r7, sp, #0
	static uint32_t standby_timer = 0;
	static standby_active = false;
	
	if(STANDBY_ENABLED){
    ee34:	4b21      	ldr	r3, [pc, #132]	; (eebc <is_standby_active+0x8c>)
    ee36:	781b      	ldrb	r3, [r3, #0]
    ee38:	2b00      	cmp	r3, #0
    ee3a:	d034      	beq.n	eea6 <is_standby_active+0x76>
		if((standby_active && latest_vesc_vals.rpm < STANDBY_RPM_LIMIT) || (!standby_active && latest_vesc_vals.rpm > STANDBY_RPM_LIMIT)){
    ee3c:	4b20      	ldr	r3, [pc, #128]	; (eec0 <is_standby_active+0x90>)
    ee3e:	681b      	ldr	r3, [r3, #0]
    ee40:	2b00      	cmp	r3, #0
    ee42:	d003      	beq.n	ee4c <is_standby_active+0x1c>
    ee44:	4b1f      	ldr	r3, [pc, #124]	; (eec4 <is_standby_active+0x94>)
    ee46:	691b      	ldr	r3, [r3, #16]
    ee48:	2bc7      	cmp	r3, #199	; 0xc7
    ee4a:	dd07      	ble.n	ee5c <is_standby_active+0x2c>
    ee4c:	4b1c      	ldr	r3, [pc, #112]	; (eec0 <is_standby_active+0x90>)
    ee4e:	681b      	ldr	r3, [r3, #0]
    ee50:	2b00      	cmp	r3, #0
    ee52:	d108      	bne.n	ee66 <is_standby_active+0x36>
    ee54:	4b1b      	ldr	r3, [pc, #108]	; (eec4 <is_standby_active+0x94>)
    ee56:	691b      	ldr	r3, [r3, #16]
    ee58:	2bc8      	cmp	r3, #200	; 0xc8
    ee5a:	dd04      	ble.n	ee66 <is_standby_active+0x36>
			standby_timer = millis();
    ee5c:	4b1a      	ldr	r3, [pc, #104]	; (eec8 <is_standby_active+0x98>)
    ee5e:	4798      	blx	r3
    ee60:	0002      	movs	r2, r0
    ee62:	4b1a      	ldr	r3, [pc, #104]	; (eecc <is_standby_active+0x9c>)
    ee64:	601a      	str	r2, [r3, #0]
		}

		if(!standby_active && check_timer_expired(&standby_timer, STANDBY_ENTER_DELAY)){
    ee66:	4b16      	ldr	r3, [pc, #88]	; (eec0 <is_standby_active+0x90>)
    ee68:	681b      	ldr	r3, [r3, #0]
    ee6a:	2b00      	cmp	r3, #0
    ee6c:	d10b      	bne.n	ee86 <is_standby_active+0x56>
    ee6e:	4a18      	ldr	r2, [pc, #96]	; (eed0 <is_standby_active+0xa0>)
    ee70:	4b16      	ldr	r3, [pc, #88]	; (eecc <is_standby_active+0x9c>)
    ee72:	0011      	movs	r1, r2
    ee74:	0018      	movs	r0, r3
    ee76:	4b17      	ldr	r3, [pc, #92]	; (eed4 <is_standby_active+0xa4>)
    ee78:	4798      	blx	r3
    ee7a:	1e03      	subs	r3, r0, #0
    ee7c:	d003      	beq.n	ee86 <is_standby_active+0x56>
			standby_active = true;
    ee7e:	4b10      	ldr	r3, [pc, #64]	; (eec0 <is_standby_active+0x90>)
    ee80:	2201      	movs	r2, #1
    ee82:	601a      	str	r2, [r3, #0]
    ee84:	e012      	b.n	eeac <is_standby_active+0x7c>
		} else if(standby_active && check_timer_expired(&standby_timer, STANDBY_LEAVE_DELAY)){
    ee86:	4b0e      	ldr	r3, [pc, #56]	; (eec0 <is_standby_active+0x90>)
    ee88:	681b      	ldr	r3, [r3, #0]
    ee8a:	2b00      	cmp	r3, #0
    ee8c:	d00e      	beq.n	eeac <is_standby_active+0x7c>
    ee8e:	4a12      	ldr	r2, [pc, #72]	; (eed8 <is_standby_active+0xa8>)
    ee90:	4b0e      	ldr	r3, [pc, #56]	; (eecc <is_standby_active+0x9c>)
    ee92:	0011      	movs	r1, r2
    ee94:	0018      	movs	r0, r3
    ee96:	4b0f      	ldr	r3, [pc, #60]	; (eed4 <is_standby_active+0xa4>)
    ee98:	4798      	blx	r3
    ee9a:	1e03      	subs	r3, r0, #0
    ee9c:	d006      	beq.n	eeac <is_standby_active+0x7c>
			standby_active = false;
    ee9e:	4b08      	ldr	r3, [pc, #32]	; (eec0 <is_standby_active+0x90>)
    eea0:	2200      	movs	r2, #0
    eea2:	601a      	str	r2, [r3, #0]
    eea4:	e002      	b.n	eeac <is_standby_active+0x7c>
		}
	} else {
		standby_active = false;
    eea6:	4b06      	ldr	r3, [pc, #24]	; (eec0 <is_standby_active+0x90>)
    eea8:	2200      	movs	r2, #0
    eeaa:	601a      	str	r2, [r3, #0]
	}
	return standby_active;
    eeac:	4b04      	ldr	r3, [pc, #16]	; (eec0 <is_standby_active+0x90>)
    eeae:	681b      	ldr	r3, [r3, #0]
    eeb0:	1e5a      	subs	r2, r3, #1
    eeb2:	4193      	sbcs	r3, r2
    eeb4:	b2db      	uxtb	r3, r3
}
    eeb6:	0018      	movs	r0, r3
    eeb8:	46bd      	mov	sp, r7
    eeba:	bd80      	pop	{r7, pc}
    eebc:	200003a5 	.word	0x200003a5
    eec0:	20000484 	.word	0x20000484
    eec4:	20000e7c 	.word	0x20000e7c
    eec8:	00009f65 	.word	0x00009f65
    eecc:	20000488 	.word	0x20000488
    eed0:	00000bb8 	.word	0x00000bb8
    eed4:	00009fbd 	.word	0x00009fbd
    eed8:	000005dc 	.word	0x000005dc

0000eedc <turn_off_side_lights>:


void turn_off_side_lights(void){
    eedc:	b580      	push	{r7, lr}
    eede:	b082      	sub	sp, #8
    eee0:	af00      	add	r7, sp, #0
	if(RGB_led_type == RGB_ANALOG){
    eee2:	4b3c      	ldr	r3, [pc, #240]	; (efd4 <turn_off_side_lights+0xf8>)
    eee4:	781b      	ldrb	r3, [r3, #0]
    eee6:	2b00      	cmp	r3, #0
    eee8:	d10a      	bne.n	ef00 <turn_off_side_lights+0x24>
		setLeftRGB(0, 0, 0);
    eeea:	2200      	movs	r2, #0
    eeec:	2100      	movs	r1, #0
    eeee:	2000      	movs	r0, #0
    eef0:	4b39      	ldr	r3, [pc, #228]	; (efd8 <turn_off_side_lights+0xfc>)
    eef2:	4798      	blx	r3
		setRightRGB(0, 0, 0);
    eef4:	2200      	movs	r2, #0
    eef6:	2100      	movs	r1, #0
    eef8:	2000      	movs	r0, #0
    eefa:	4b38      	ldr	r3, [pc, #224]	; (efdc <turn_off_side_lights+0x100>)
    eefc:	4798      	blx	r3
			DIGITAL_OFF = true;
		}
	} else {

	}
}
    eefe:	e065      	b.n	efcc <turn_off_side_lights+0xf0>
	} else if(RGB_led_type == RGB_DIGITAL_APA102){// || RGB_led_type == RGB_DIGITAL_WS2815) {
    ef00:	4b34      	ldr	r3, [pc, #208]	; (efd4 <turn_off_side_lights+0xf8>)
    ef02:	781b      	ldrb	r3, [r3, #0]
    ef04:	2b01      	cmp	r3, #1
    ef06:	d161      	bne.n	efcc <turn_off_side_lights+0xf0>
		if(!DIGITAL_OFF){
    ef08:	4b35      	ldr	r3, [pc, #212]	; (efe0 <turn_off_side_lights+0x104>)
    ef0a:	781b      	ldrb	r3, [r3, #0]
    ef0c:	2201      	movs	r2, #1
    ef0e:	4053      	eors	r3, r2
    ef10:	b2db      	uxtb	r3, r3
    ef12:	2b00      	cmp	r3, #0
    ef14:	d05a      	beq.n	efcc <turn_off_side_lights+0xf0>
			for(uint16_t i = 0; i < led_num; i++)
    ef16:	1dbb      	adds	r3, r7, #6
    ef18:	2200      	movs	r2, #0
    ef1a:	801a      	strh	r2, [r3, #0]
    ef1c:	e040      	b.n	efa0 <turn_off_side_lights+0xc4>
				L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | 0);
    ef1e:	1dbb      	adds	r3, r7, #6
    ef20:	881b      	ldrh	r3, [r3, #0]
    ef22:	3301      	adds	r3, #1
    ef24:	009a      	lsls	r2, r3, #2
    ef26:	1dbb      	adds	r3, r7, #6
    ef28:	881b      	ldrh	r3, [r3, #0]
    ef2a:	3301      	adds	r3, #1
    ef2c:	009b      	lsls	r3, r3, #2
    ef2e:	492d      	ldr	r1, [pc, #180]	; (efe4 <turn_off_side_lights+0x108>)
    ef30:	20e0      	movs	r0, #224	; 0xe0
    ef32:	54c8      	strb	r0, [r1, r3]
    ef34:	492b      	ldr	r1, [pc, #172]	; (efe4 <turn_off_side_lights+0x108>)
    ef36:	5cc9      	ldrb	r1, [r1, r3]
    ef38:	4b2b      	ldr	r3, [pc, #172]	; (efe8 <turn_off_side_lights+0x10c>)
    ef3a:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = 0;
    ef3c:	1dbb      	adds	r3, r7, #6
    ef3e:	881b      	ldrh	r3, [r3, #0]
    ef40:	009b      	lsls	r3, r3, #2
    ef42:	1d5a      	adds	r2, r3, #5
    ef44:	1dbb      	adds	r3, r7, #6
    ef46:	881b      	ldrh	r3, [r3, #0]
    ef48:	009b      	lsls	r3, r3, #2
    ef4a:	3305      	adds	r3, #5
    ef4c:	4925      	ldr	r1, [pc, #148]	; (efe4 <turn_off_side_lights+0x108>)
    ef4e:	2000      	movs	r0, #0
    ef50:	54c8      	strb	r0, [r1, r3]
    ef52:	4924      	ldr	r1, [pc, #144]	; (efe4 <turn_off_side_lights+0x108>)
    ef54:	5cc9      	ldrb	r1, [r1, r3]
    ef56:	4b24      	ldr	r3, [pc, #144]	; (efe8 <turn_off_side_lights+0x10c>)
    ef58:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = 0;
    ef5a:	1dbb      	adds	r3, r7, #6
    ef5c:	881b      	ldrh	r3, [r3, #0]
    ef5e:	009b      	lsls	r3, r3, #2
    ef60:	1d9a      	adds	r2, r3, #6
    ef62:	1dbb      	adds	r3, r7, #6
    ef64:	881b      	ldrh	r3, [r3, #0]
    ef66:	009b      	lsls	r3, r3, #2
    ef68:	3306      	adds	r3, #6
    ef6a:	491e      	ldr	r1, [pc, #120]	; (efe4 <turn_off_side_lights+0x108>)
    ef6c:	2000      	movs	r0, #0
    ef6e:	54c8      	strb	r0, [r1, r3]
    ef70:	491c      	ldr	r1, [pc, #112]	; (efe4 <turn_off_side_lights+0x108>)
    ef72:	5cc9      	ldrb	r1, [r1, r3]
    ef74:	4b1c      	ldr	r3, [pc, #112]	; (efe8 <turn_off_side_lights+0x10c>)
    ef76:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = 0;
    ef78:	1dbb      	adds	r3, r7, #6
    ef7a:	881b      	ldrh	r3, [r3, #0]
    ef7c:	009b      	lsls	r3, r3, #2
    ef7e:	1dda      	adds	r2, r3, #7
    ef80:	1dbb      	adds	r3, r7, #6
    ef82:	881b      	ldrh	r3, [r3, #0]
    ef84:	009b      	lsls	r3, r3, #2
    ef86:	3307      	adds	r3, #7
    ef88:	4916      	ldr	r1, [pc, #88]	; (efe4 <turn_off_side_lights+0x108>)
    ef8a:	2000      	movs	r0, #0
    ef8c:	54c8      	strb	r0, [r1, r3]
    ef8e:	4915      	ldr	r1, [pc, #84]	; (efe4 <turn_off_side_lights+0x108>)
    ef90:	5cc9      	ldrb	r1, [r1, r3]
    ef92:	4b15      	ldr	r3, [pc, #84]	; (efe8 <turn_off_side_lights+0x10c>)
    ef94:	5499      	strb	r1, [r3, r2]
			for(uint16_t i = 0; i < led_num; i++)
    ef96:	1dbb      	adds	r3, r7, #6
    ef98:	881a      	ldrh	r2, [r3, #0]
    ef9a:	1dbb      	adds	r3, r7, #6
    ef9c:	3201      	adds	r2, #1
    ef9e:	801a      	strh	r2, [r3, #0]
    efa0:	4b12      	ldr	r3, [pc, #72]	; (efec <turn_off_side_lights+0x110>)
    efa2:	781b      	ldrb	r3, [r3, #0]
    efa4:	b29b      	uxth	r3, r3
    efa6:	1dba      	adds	r2, r7, #6
    efa8:	8812      	ldrh	r2, [r2, #0]
    efaa:	429a      	cmp	r2, r3
    efac:	d3b7      	bcc.n	ef1e <turn_off_side_lights+0x42>
			L_digital_write(led_num);
    efae:	4b0f      	ldr	r3, [pc, #60]	; (efec <turn_off_side_lights+0x110>)
    efb0:	781b      	ldrb	r3, [r3, #0]
    efb2:	b29b      	uxth	r3, r3
    efb4:	0018      	movs	r0, r3
    efb6:	4b0e      	ldr	r3, [pc, #56]	; (eff0 <turn_off_side_lights+0x114>)
    efb8:	4798      	blx	r3
			R_digital_write(led_num);
    efba:	4b0c      	ldr	r3, [pc, #48]	; (efec <turn_off_side_lights+0x110>)
    efbc:	781b      	ldrb	r3, [r3, #0]
    efbe:	b29b      	uxth	r3, r3
    efc0:	0018      	movs	r0, r3
    efc2:	4b0c      	ldr	r3, [pc, #48]	; (eff4 <turn_off_side_lights+0x118>)
    efc4:	4798      	blx	r3
			DIGITAL_OFF = true;
    efc6:	4b06      	ldr	r3, [pc, #24]	; (efe0 <turn_off_side_lights+0x104>)
    efc8:	2201      	movs	r2, #1
    efca:	701a      	strb	r2, [r3, #0]
}
    efcc:	46c0      	nop			; (mov r8, r8)
    efce:	46bd      	mov	sp, r7
    efd0:	b002      	add	sp, #8
    efd2:	bd80      	pop	{r7, pc}
    efd4:	20001ad4 	.word	0x20001ad4
    efd8:	0000a439 	.word	0x0000a439
    efdc:	0000a4b5 	.word	0x0000a4b5
    efe0:	200003c0 	.word	0x200003c0
    efe4:	200005c8 	.word	0x200005c8
    efe8:	2000148c 	.word	0x2000148c
    efec:	200000e0 	.word	0x200000e0
    eff0:	0000e671 	.word	0x0000e671
    eff4:	0000e6a1 	.word	0x0000e6a1

0000eff8 <set_mode_shuffle_state>:

void set_mode_shuffle_state(uint16_t* shuffled_modes, bool state, uint16_t mode){
    eff8:	b580      	push	{r7, lr}
    effa:	b082      	sub	sp, #8
    effc:	af00      	add	r7, sp, #0
    effe:	6078      	str	r0, [r7, #4]
    f000:	0008      	movs	r0, r1
    f002:	0011      	movs	r1, r2
    f004:	1cfb      	adds	r3, r7, #3
    f006:	1c02      	adds	r2, r0, #0
    f008:	701a      	strb	r2, [r3, #0]
    f00a:	003b      	movs	r3, r7
    f00c:	1c0a      	adds	r2, r1, #0
    f00e:	801a      	strh	r2, [r3, #0]
	if(state){
    f010:	1cfb      	adds	r3, r7, #3
    f012:	781b      	ldrb	r3, [r3, #0]
    f014:	2b00      	cmp	r3, #0
    f016:	d00e      	beq.n	f036 <set_mode_shuffle_state+0x3e>
		*shuffled_modes |= (0x0001 << mode);
    f018:	687b      	ldr	r3, [r7, #4]
    f01a:	881b      	ldrh	r3, [r3, #0]
    f01c:	b21a      	sxth	r2, r3
    f01e:	003b      	movs	r3, r7
    f020:	881b      	ldrh	r3, [r3, #0]
    f022:	2101      	movs	r1, #1
    f024:	4099      	lsls	r1, r3
    f026:	000b      	movs	r3, r1
    f028:	b21b      	sxth	r3, r3
    f02a:	4313      	orrs	r3, r2
    f02c:	b21b      	sxth	r3, r3
    f02e:	b29a      	uxth	r2, r3
    f030:	687b      	ldr	r3, [r7, #4]
    f032:	801a      	strh	r2, [r3, #0]
	} else{
		*shuffled_modes &= (0x0001 << mode)^0xFFFF;
	}
}
    f034:	e00f      	b.n	f056 <set_mode_shuffle_state+0x5e>
		*shuffled_modes &= (0x0001 << mode)^0xFFFF;
    f036:	687b      	ldr	r3, [r7, #4]
    f038:	881b      	ldrh	r3, [r3, #0]
    f03a:	b21b      	sxth	r3, r3
    f03c:	003a      	movs	r2, r7
    f03e:	8812      	ldrh	r2, [r2, #0]
    f040:	2101      	movs	r1, #1
    f042:	4091      	lsls	r1, r2
    f044:	000a      	movs	r2, r1
    f046:	b212      	sxth	r2, r2
    f048:	43d2      	mvns	r2, r2
    f04a:	b212      	sxth	r2, r2
    f04c:	4013      	ands	r3, r2
    f04e:	b21b      	sxth	r3, r3
    f050:	b29a      	uxth	r2, r3
    f052:	687b      	ldr	r3, [r7, #4]
    f054:	801a      	strh	r2, [r3, #0]
}
    f056:	46c0      	nop			; (mov r8, r8)
    f058:	46bd      	mov	sp, r7
    f05a:	b002      	add	sp, #8
    f05c:	bd80      	pop	{r7, pc}
	...

0000f060 <shuffle_light_modes>:

void shuffle_light_modes(void){
    f060:	b580      	push	{r7, lr}
    f062:	b082      	sub	sp, #8
    f064:	af00      	add	r7, sp, #0
	static long shuffle_timer = 0;
	if(check_timer_expired(&shuffle_timer, SHUFFLE_TIME)){
    f066:	4a29      	ldr	r2, [pc, #164]	; (f10c <shuffle_light_modes+0xac>)
    f068:	4b29      	ldr	r3, [pc, #164]	; (f110 <shuffle_light_modes+0xb0>)
    f06a:	0011      	movs	r1, r2
    f06c:	0018      	movs	r0, r3
    f06e:	4b29      	ldr	r3, [pc, #164]	; (f114 <shuffle_light_modes+0xb4>)
    f070:	4798      	blx	r3
    f072:	1e03      	subs	r3, r0, #0
    f074:	d045      	beq.n	f102 <shuffle_light_modes+0xa2>
		int temp_mode = light_mode;
    f076:	4b28      	ldr	r3, [pc, #160]	; (f118 <shuffle_light_modes+0xb8>)
    f078:	781b      	ldrb	r3, [r3, #0]
    f07a:	603b      	str	r3, [r7, #0]
		uint16_t temp_shuffle_bits;
		uint8_t same_index = 0;
    f07c:	1d7b      	adds	r3, r7, #5
    f07e:	2200      	movs	r2, #0
    f080:	701a      	strb	r2, [r3, #0]
		if(RGB_led_type == RGB_ANALOG){
    f082:	4b26      	ldr	r3, [pc, #152]	; (f11c <shuffle_light_modes+0xbc>)
    f084:	781b      	ldrb	r3, [r3, #0]
    f086:	2b00      	cmp	r3, #0
    f088:	d104      	bne.n	f094 <shuffle_light_modes+0x34>
			temp_shuffle_bits = shuffled_analog_modes;
    f08a:	1dbb      	adds	r3, r7, #6
    f08c:	4a24      	ldr	r2, [pc, #144]	; (f120 <shuffle_light_modes+0xc0>)
    f08e:	8812      	ldrh	r2, [r2, #0]
    f090:	801a      	strh	r2, [r3, #0]
    f092:	e020      	b.n	f0d6 <shuffle_light_modes+0x76>
		} else {
			temp_shuffle_bits = shuffled_digital_modes;
    f094:	1dbb      	adds	r3, r7, #6
    f096:	4a23      	ldr	r2, [pc, #140]	; (f124 <shuffle_light_modes+0xc4>)
    f098:	8812      	ldrh	r2, [r2, #0]
    f09a:	801a      	strh	r2, [r3, #0]
		}
		while(temp_mode == light_mode || !((0x1 << light_mode)&temp_shuffle_bits)) {
    f09c:	e01b      	b.n	f0d6 <shuffle_light_modes+0x76>
			light_mode = (rand() % light_modes);
    f09e:	4b22      	ldr	r3, [pc, #136]	; (f128 <shuffle_light_modes+0xc8>)
    f0a0:	4798      	blx	r3
    f0a2:	0002      	movs	r2, r0
    f0a4:	4b21      	ldr	r3, [pc, #132]	; (f12c <shuffle_light_modes+0xcc>)
    f0a6:	781b      	ldrb	r3, [r3, #0]
    f0a8:	0019      	movs	r1, r3
    f0aa:	4b21      	ldr	r3, [pc, #132]	; (f130 <shuffle_light_modes+0xd0>)
    f0ac:	0010      	movs	r0, r2
    f0ae:	4798      	blx	r3
    f0b0:	000b      	movs	r3, r1
    f0b2:	b2da      	uxtb	r2, r3
    f0b4:	4b18      	ldr	r3, [pc, #96]	; (f118 <shuffle_light_modes+0xb8>)
    f0b6:	701a      	strb	r2, [r3, #0]
			if(temp_mode == light_mode){
    f0b8:	4b17      	ldr	r3, [pc, #92]	; (f118 <shuffle_light_modes+0xb8>)
    f0ba:	781b      	ldrb	r3, [r3, #0]
    f0bc:	001a      	movs	r2, r3
    f0be:	683b      	ldr	r3, [r7, #0]
    f0c0:	429a      	cmp	r2, r3
    f0c2:	d104      	bne.n	f0ce <shuffle_light_modes+0x6e>
				same_index++;
    f0c4:	1d7b      	adds	r3, r7, #5
    f0c6:	781a      	ldrb	r2, [r3, #0]
    f0c8:	1d7b      	adds	r3, r7, #5
    f0ca:	3201      	adds	r2, #1
    f0cc:	701a      	strb	r2, [r3, #0]
			}
			if(same_index > 2){
    f0ce:	1d7b      	adds	r3, r7, #5
    f0d0:	781b      	ldrb	r3, [r3, #0]
    f0d2:	2b02      	cmp	r3, #2
    f0d4:	d80e      	bhi.n	f0f4 <shuffle_light_modes+0x94>
		while(temp_mode == light_mode || !((0x1 << light_mode)&temp_shuffle_bits)) {
    f0d6:	4b10      	ldr	r3, [pc, #64]	; (f118 <shuffle_light_modes+0xb8>)
    f0d8:	781b      	ldrb	r3, [r3, #0]
    f0da:	001a      	movs	r2, r3
    f0dc:	683b      	ldr	r3, [r7, #0]
    f0de:	429a      	cmp	r2, r3
    f0e0:	d0dd      	beq.n	f09e <shuffle_light_modes+0x3e>
    f0e2:	1dbb      	adds	r3, r7, #6
    f0e4:	881b      	ldrh	r3, [r3, #0]
    f0e6:	4a0c      	ldr	r2, [pc, #48]	; (f118 <shuffle_light_modes+0xb8>)
    f0e8:	7812      	ldrb	r2, [r2, #0]
    f0ea:	4113      	asrs	r3, r2
    f0ec:	2201      	movs	r2, #1
    f0ee:	4013      	ands	r3, r2
    f0f0:	d0d5      	beq.n	f09e <shuffle_light_modes+0x3e>
    f0f2:	e000      	b.n	f0f6 <shuffle_light_modes+0x96>
				break;
    f0f4:	46c0      	nop			; (mov r8, r8)
			}
		}
		shuffle_timer = millis();
    f0f6:	4b0f      	ldr	r3, [pc, #60]	; (f134 <shuffle_light_modes+0xd4>)
    f0f8:	4798      	blx	r3
    f0fa:	0003      	movs	r3, r0
    f0fc:	001a      	movs	r2, r3
    f0fe:	4b04      	ldr	r3, [pc, #16]	; (f110 <shuffle_light_modes+0xb0>)
    f100:	601a      	str	r2, [r3, #0]
	}
}
    f102:	46c0      	nop			; (mov r8, r8)
    f104:	46bd      	mov	sp, r7
    f106:	b002      	add	sp, #8
    f108:	bd80      	pop	{r7, pc}
    f10a:	46c0      	nop			; (mov r8, r8)
    f10c:	00007530 	.word	0x00007530
    f110:	2000048c 	.word	0x2000048c
    f114:	00009fbd 	.word	0x00009fbd
    f118:	2000003d 	.word	0x2000003d
    f11c:	20001ad4 	.word	0x20001ad4
    f120:	200003a8 	.word	0x200003a8
    f124:	200003aa 	.word	0x200003aa
    f128:	0001c9e9 	.word	0x0001c9e9
    f12c:	2000003c 	.word	0x2000003c
    f130:	00019ca5 	.word	0x00019ca5
    f134:	00009f65 	.word	0x00009f65

0000f138 <light_warning_blink>:
	} else{
		brakingTime = millis();
	}
}

void light_warning_blink(uint8_t controlled_light, uint16_t low_level, uint16_t high_level){
    f138:	b590      	push	{r4, r7, lr}
    f13a:	b085      	sub	sp, #20
    f13c:	af00      	add	r7, sp, #0
    f13e:	0004      	movs	r4, r0
    f140:	0008      	movs	r0, r1
    f142:	0011      	movs	r1, r2
    f144:	1dfb      	adds	r3, r7, #7
    f146:	1c22      	adds	r2, r4, #0
    f148:	701a      	strb	r2, [r3, #0]
    f14a:	1d3b      	adds	r3, r7, #4
    f14c:	1c02      	adds	r2, r0, #0
    f14e:	801a      	strh	r2, [r3, #0]
    f150:	1cbb      	adds	r3, r7, #2
    f152:	1c0a      	adds	r2, r1, #0
    f154:	801a      	strh	r2, [r3, #0]
	uint32_t headlight_blink_timer = 0;
    f156:	2300      	movs	r3, #0
    f158:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < 2; i++){
    f15a:	2300      	movs	r3, #0
    f15c:	60fb      	str	r3, [r7, #12]
    f15e:	e050      	b.n	f202 <light_warning_blink+0xca>
		if(controlled_light == LIGHT_HEAD){
    f160:	1dfb      	adds	r3, r7, #7
    f162:	781b      	ldrb	r3, [r3, #0]
    f164:	2b00      	cmp	r3, #0
    f166:	d105      	bne.n	f174 <light_warning_blink+0x3c>
			setWhite(low_level);
    f168:	1d3b      	adds	r3, r7, #4
    f16a:	881b      	ldrh	r3, [r3, #0]
    f16c:	0018      	movs	r0, r3
    f16e:	4b32      	ldr	r3, [pc, #200]	; (f238 <light_warning_blink+0x100>)
    f170:	4798      	blx	r3
    f172:	e008      	b.n	f186 <light_warning_blink+0x4e>
		} else if(controlled_light == LIGHT_BRAKE){
    f174:	1dfb      	adds	r3, r7, #7
    f176:	781b      	ldrb	r3, [r3, #0]
    f178:	2b01      	cmp	r3, #1
    f17a:	d104      	bne.n	f186 <light_warning_blink+0x4e>
			setRed(low_level);
    f17c:	1d3b      	adds	r3, r7, #4
    f17e:	881b      	ldrh	r3, [r3, #0]
    f180:	0018      	movs	r0, r3
    f182:	4b2e      	ldr	r3, [pc, #184]	; (f23c <light_warning_blink+0x104>)
    f184:	4798      	blx	r3
		}

		headlight_blink_timer = millis();
    f186:	4b2e      	ldr	r3, [pc, #184]	; (f240 <light_warning_blink+0x108>)
    f188:	4798      	blx	r3
    f18a:	0003      	movs	r3, r0
    f18c:	60bb      	str	r3, [r7, #8]
		while(!check_timer_expired(&headlight_blink_timer,500)){}
    f18e:	46c0      	nop			; (mov r8, r8)
    f190:	23fa      	movs	r3, #250	; 0xfa
    f192:	005a      	lsls	r2, r3, #1
    f194:	2308      	movs	r3, #8
    f196:	18fb      	adds	r3, r7, r3
    f198:	0011      	movs	r1, r2
    f19a:	0018      	movs	r0, r3
    f19c:	4b29      	ldr	r3, [pc, #164]	; (f244 <light_warning_blink+0x10c>)
    f19e:	4798      	blx	r3
    f1a0:	0003      	movs	r3, r0
    f1a2:	001a      	movs	r2, r3
    f1a4:	2301      	movs	r3, #1
    f1a6:	4053      	eors	r3, r2
    f1a8:	b2db      	uxtb	r3, r3
    f1aa:	2b00      	cmp	r3, #0
    f1ac:	d1f0      	bne.n	f190 <light_warning_blink+0x58>

		if(controlled_light == LIGHT_HEAD){
    f1ae:	1dfb      	adds	r3, r7, #7
    f1b0:	781b      	ldrb	r3, [r3, #0]
    f1b2:	2b00      	cmp	r3, #0
    f1b4:	d105      	bne.n	f1c2 <light_warning_blink+0x8a>
			setWhite(high_level);
    f1b6:	1cbb      	adds	r3, r7, #2
    f1b8:	881b      	ldrh	r3, [r3, #0]
    f1ba:	0018      	movs	r0, r3
    f1bc:	4b1e      	ldr	r3, [pc, #120]	; (f238 <light_warning_blink+0x100>)
    f1be:	4798      	blx	r3
    f1c0:	e008      	b.n	f1d4 <light_warning_blink+0x9c>
		} else if(controlled_light == LIGHT_BRAKE){
    f1c2:	1dfb      	adds	r3, r7, #7
    f1c4:	781b      	ldrb	r3, [r3, #0]
    f1c6:	2b01      	cmp	r3, #1
    f1c8:	d104      	bne.n	f1d4 <light_warning_blink+0x9c>
			setRed(high_level);
    f1ca:	1cbb      	adds	r3, r7, #2
    f1cc:	881b      	ldrh	r3, [r3, #0]
    f1ce:	0018      	movs	r0, r3
    f1d0:	4b1a      	ldr	r3, [pc, #104]	; (f23c <light_warning_blink+0x104>)
    f1d2:	4798      	blx	r3
		}

		headlight_blink_timer = millis();
    f1d4:	4b1a      	ldr	r3, [pc, #104]	; (f240 <light_warning_blink+0x108>)
    f1d6:	4798      	blx	r3
    f1d8:	0003      	movs	r3, r0
    f1da:	60bb      	str	r3, [r7, #8]
		while(!check_timer_expired(&headlight_blink_timer,1000)){}
    f1dc:	46c0      	nop			; (mov r8, r8)
    f1de:	23fa      	movs	r3, #250	; 0xfa
    f1e0:	009a      	lsls	r2, r3, #2
    f1e2:	2308      	movs	r3, #8
    f1e4:	18fb      	adds	r3, r7, r3
    f1e6:	0011      	movs	r1, r2
    f1e8:	0018      	movs	r0, r3
    f1ea:	4b16      	ldr	r3, [pc, #88]	; (f244 <light_warning_blink+0x10c>)
    f1ec:	4798      	blx	r3
    f1ee:	0003      	movs	r3, r0
    f1f0:	001a      	movs	r2, r3
    f1f2:	2301      	movs	r3, #1
    f1f4:	4053      	eors	r3, r2
    f1f6:	b2db      	uxtb	r3, r3
    f1f8:	2b00      	cmp	r3, #0
    f1fa:	d1f0      	bne.n	f1de <light_warning_blink+0xa6>
	for(int i = 0; i < 2; i++){
    f1fc:	68fb      	ldr	r3, [r7, #12]
    f1fe:	3301      	adds	r3, #1
    f200:	60fb      	str	r3, [r7, #12]
    f202:	68fb      	ldr	r3, [r7, #12]
    f204:	2b01      	cmp	r3, #1
    f206:	ddab      	ble.n	f160 <light_warning_blink+0x28>
	}
	if(controlled_light == LIGHT_HEAD){
    f208:	1dfb      	adds	r3, r7, #7
    f20a:	781b      	ldrb	r3, [r3, #0]
    f20c:	2b00      	cmp	r3, #0
    f20e:	d105      	bne.n	f21c <light_warning_blink+0xe4>
		setWhite(low_level);
    f210:	1d3b      	adds	r3, r7, #4
    f212:	881b      	ldrh	r3, [r3, #0]
    f214:	0018      	movs	r0, r3
    f216:	4b08      	ldr	r3, [pc, #32]	; (f238 <light_warning_blink+0x100>)
    f218:	4798      	blx	r3
	} else if(controlled_light == LIGHT_BRAKE){
		setRed(low_level);
	}
}
    f21a:	e008      	b.n	f22e <light_warning_blink+0xf6>
	} else if(controlled_light == LIGHT_BRAKE){
    f21c:	1dfb      	adds	r3, r7, #7
    f21e:	781b      	ldrb	r3, [r3, #0]
    f220:	2b01      	cmp	r3, #1
    f222:	d104      	bne.n	f22e <light_warning_blink+0xf6>
		setRed(low_level);
    f224:	1d3b      	adds	r3, r7, #4
    f226:	881b      	ldrh	r3, [r3, #0]
    f228:	0018      	movs	r0, r3
    f22a:	4b04      	ldr	r3, [pc, #16]	; (f23c <light_warning_blink+0x104>)
    f22c:	4798      	blx	r3
}
    f22e:	46c0      	nop			; (mov r8, r8)
    f230:	46bd      	mov	sp, r7
    f232:	b005      	add	sp, #20
    f234:	bd90      	pop	{r4, r7, pc}
    f236:	46c0      	nop			; (mov r8, r8)
    f238:	0000a529 	.word	0x0000a529
    f23c:	0000a561 	.word	0x0000a561
    f240:	00009f65 	.word	0x00009f65
    f244:	00009fbd 	.word	0x00009fbd

0000f248 <thermal_throttle_helper>:

bool thermal_throttle_helper(uint8_t controlled_light){
    f248:	b580      	push	{r7, lr}
    f24a:	b082      	sub	sp, #8
    f24c:	af00      	add	r7, sp, #0
    f24e:	0002      	movs	r2, r0
    f250:	1dfb      	adds	r3, r7, #7
    f252:	701a      	strb	r2, [r3, #0]
	// TODO: Stage timer. Increment stage every 2000s
	static bool THROTTLE_HEAD = false;
	static bool THROTTLE_BRAKE = false;
	static bool THROTTLE_SIDE = false;

	if(overtemp(false)){
    f254:	2000      	movs	r0, #0
    f256:	4b38      	ldr	r3, [pc, #224]	; (f338 <thermal_throttle_helper+0xf0>)
    f258:	4798      	blx	r3
    f25a:	1e03      	subs	r3, r0, #0
    f25c:	d04d      	beq.n	f2fa <thermal_throttle_helper+0xb2>
		if(!coolingDown()){
    f25e:	4b37      	ldr	r3, [pc, #220]	; (f33c <thermal_throttle_helper+0xf4>)
    f260:	4798      	blx	r3
    f262:	0003      	movs	r3, r0
    f264:	001a      	movs	r2, r3
    f266:	2301      	movs	r3, #1
    f268:	4053      	eors	r3, r2
    f26a:	b2db      	uxtb	r3, r3
    f26c:	2b00      	cmp	r3, #0
    f26e:	d00b      	beq.n	f288 <thermal_throttle_helper+0x40>
			if(thermal_throttle_stage < THERM_TROTTLE_STAGE3){
    f270:	4b33      	ldr	r3, [pc, #204]	; (f340 <thermal_throttle_helper+0xf8>)
    f272:	781b      	ldrb	r3, [r3, #0]
    f274:	2b02      	cmp	r3, #2
    f276:	d805      	bhi.n	f284 <thermal_throttle_helper+0x3c>
				thermal_throttle_stage++;
    f278:	4b31      	ldr	r3, [pc, #196]	; (f340 <thermal_throttle_helper+0xf8>)
    f27a:	781b      	ldrb	r3, [r3, #0]
    f27c:	3301      	adds	r3, #1
    f27e:	b2da      	uxtb	r2, r3
    f280:	4b2f      	ldr	r3, [pc, #188]	; (f340 <thermal_throttle_helper+0xf8>)
    f282:	701a      	strb	r2, [r3, #0]
			}
			cooling_timer_reset();
    f284:	4b2f      	ldr	r3, [pc, #188]	; (f344 <thermal_throttle_helper+0xfc>)
    f286:	4798      	blx	r3
		}
		if(BRIGHTS_ENABLED && BRIGHTS){
    f288:	4b2f      	ldr	r3, [pc, #188]	; (f348 <thermal_throttle_helper+0x100>)
    f28a:	781b      	ldrb	r3, [r3, #0]
    f28c:	2b00      	cmp	r3, #0
    f28e:	d007      	beq.n	f2a0 <thermal_throttle_helper+0x58>
    f290:	4b2e      	ldr	r3, [pc, #184]	; (f34c <thermal_throttle_helper+0x104>)
    f292:	781b      	ldrb	r3, [r3, #0]
    f294:	2b00      	cmp	r3, #0
    f296:	d003      	beq.n	f2a0 <thermal_throttle_helper+0x58>
			THROTTLE_HEAD = false;
    f298:	4b2d      	ldr	r3, [pc, #180]	; (f350 <thermal_throttle_helper+0x108>)
    f29a:	2200      	movs	r2, #0
    f29c:	701a      	strb	r2, [r3, #0]
    f29e:	e017      	b.n	f2d0 <thermal_throttle_helper+0x88>
		} else if(!BRIGHTS_ENABLED || (BRIGHTS_ENABLED && !BRIGHTS)) {
    f2a0:	4b29      	ldr	r3, [pc, #164]	; (f348 <thermal_throttle_helper+0x100>)
    f2a2:	781b      	ldrb	r3, [r3, #0]
    f2a4:	2201      	movs	r2, #1
    f2a6:	4053      	eors	r3, r2
    f2a8:	b2db      	uxtb	r3, r3
    f2aa:	2b00      	cmp	r3, #0
    f2ac:	d107      	bne.n	f2be <thermal_throttle_helper+0x76>
    f2ae:	4b26      	ldr	r3, [pc, #152]	; (f348 <thermal_throttle_helper+0x100>)
    f2b0:	781b      	ldrb	r3, [r3, #0]
    f2b2:	2b00      	cmp	r3, #0
    f2b4:	d00c      	beq.n	f2d0 <thermal_throttle_helper+0x88>
    f2b6:	4b25      	ldr	r3, [pc, #148]	; (f34c <thermal_throttle_helper+0x104>)
    f2b8:	781b      	ldrb	r3, [r3, #0]
    f2ba:	2b00      	cmp	r3, #0
    f2bc:	d108      	bne.n	f2d0 <thermal_throttle_helper+0x88>
			THROTTLE_HEAD = (thermal_throttle_stage >= THERM_TROTTLE_STAGE3);
    f2be:	4b20      	ldr	r3, [pc, #128]	; (f340 <thermal_throttle_helper+0xf8>)
    f2c0:	781b      	ldrb	r3, [r3, #0]
    f2c2:	2202      	movs	r2, #2
    f2c4:	429a      	cmp	r2, r3
    f2c6:	419b      	sbcs	r3, r3
    f2c8:	425b      	negs	r3, r3
    f2ca:	b2da      	uxtb	r2, r3
    f2cc:	4b20      	ldr	r3, [pc, #128]	; (f350 <thermal_throttle_helper+0x108>)
    f2ce:	701a      	strb	r2, [r3, #0]
		}
		THROTTLE_BRAKE = (thermal_throttle_stage >= THERM_TROTTLE_STAGE2);
    f2d0:	4b1b      	ldr	r3, [pc, #108]	; (f340 <thermal_throttle_helper+0xf8>)
    f2d2:	781b      	ldrb	r3, [r3, #0]
    f2d4:	2201      	movs	r2, #1
    f2d6:	429a      	cmp	r2, r3
    f2d8:	419b      	sbcs	r3, r3
    f2da:	425b      	negs	r3, r3
    f2dc:	b2da      	uxtb	r2, r3
    f2de:	4b1d      	ldr	r3, [pc, #116]	; (f354 <thermal_throttle_helper+0x10c>)
    f2e0:	701a      	strb	r2, [r3, #0]
		THROTTLE_SIDE = (thermal_throttle_stage >= THERM_TROTTLE_STAGE1);
    f2e2:	4b17      	ldr	r3, [pc, #92]	; (f340 <thermal_throttle_helper+0xf8>)
    f2e4:	781b      	ldrb	r3, [r3, #0]
    f2e6:	1e5a      	subs	r2, r3, #1
    f2e8:	4193      	sbcs	r3, r2
    f2ea:	b2da      	uxtb	r2, r3
    f2ec:	4b1a      	ldr	r3, [pc, #104]	; (f358 <thermal_throttle_helper+0x110>)
    f2ee:	701a      	strb	r2, [r3, #0]
		THROTTLE_HEAD = false;
		THROTTLE_BRAKE = false;
		THROTTLE_SIDE = false;
		return false;
	}
	switch(controlled_light){
    f2f0:	1dfb      	adds	r3, r7, #7
    f2f2:	781b      	ldrb	r3, [r3, #0]
    f2f4:	2b01      	cmp	r3, #1
    f2f6:	d015      	beq.n	f324 <thermal_throttle_helper+0xdc>
    f2f8:	e00d      	b.n	f316 <thermal_throttle_helper+0xce>
		thermal_throttle_stage = 0;
    f2fa:	4b11      	ldr	r3, [pc, #68]	; (f340 <thermal_throttle_helper+0xf8>)
    f2fc:	2200      	movs	r2, #0
    f2fe:	701a      	strb	r2, [r3, #0]
		THROTTLE_HEAD = false;
    f300:	4b13      	ldr	r3, [pc, #76]	; (f350 <thermal_throttle_helper+0x108>)
    f302:	2200      	movs	r2, #0
    f304:	701a      	strb	r2, [r3, #0]
		THROTTLE_BRAKE = false;
    f306:	4b13      	ldr	r3, [pc, #76]	; (f354 <thermal_throttle_helper+0x10c>)
    f308:	2200      	movs	r2, #0
    f30a:	701a      	strb	r2, [r3, #0]
		THROTTLE_SIDE = false;
    f30c:	4b12      	ldr	r3, [pc, #72]	; (f358 <thermal_throttle_helper+0x110>)
    f30e:	2200      	movs	r2, #0
    f310:	701a      	strb	r2, [r3, #0]
		return false;
    f312:	2300      	movs	r3, #0
    f314:	e00c      	b.n	f330 <thermal_throttle_helper+0xe8>
	switch(controlled_light){
    f316:	2b02      	cmp	r3, #2
    f318:	d007      	beq.n	f32a <thermal_throttle_helper+0xe2>
    f31a:	2b00      	cmp	r3, #0
    f31c:	d108      	bne.n	f330 <thermal_throttle_helper+0xe8>
		case LIGHT_HEAD:
			return THROTTLE_HEAD;
    f31e:	4b0c      	ldr	r3, [pc, #48]	; (f350 <thermal_throttle_helper+0x108>)
    f320:	781b      	ldrb	r3, [r3, #0]
    f322:	e005      	b.n	f330 <thermal_throttle_helper+0xe8>
			break;
		case LIGHT_BRAKE:
			return THROTTLE_BRAKE;
    f324:	4b0b      	ldr	r3, [pc, #44]	; (f354 <thermal_throttle_helper+0x10c>)
    f326:	781b      	ldrb	r3, [r3, #0]
    f328:	e002      	b.n	f330 <thermal_throttle_helper+0xe8>
			break;
		case LIGHT_SIDE:
			return THROTTLE_SIDE;
    f32a:	4b0b      	ldr	r3, [pc, #44]	; (f358 <thermal_throttle_helper+0x110>)
    f32c:	781b      	ldrb	r3, [r3, #0]
    f32e:	e7ff      	b.n	f330 <thermal_throttle_helper+0xe8>
			break;
	}
}
    f330:	0018      	movs	r0, r3
    f332:	46bd      	mov	sp, r7
    f334:	b002      	add	sp, #8
    f336:	bd80      	pop	{r7, pc}
    f338:	0000f35d 	.word	0x0000f35d
    f33c:	0000f415 	.word	0x0000f415
    f340:	200003cc 	.word	0x200003cc
    f344:	0000f4f1 	.word	0x0000f4f1
    f348:	200003a4 	.word	0x200003a4
    f34c:	200003b1 	.word	0x200003b1
    f350:	20000490 	.word	0x20000490
    f354:	20000491 	.word	0x20000491
    f358:	20000492 	.word	0x20000492

0000f35c <overtemp>:

#define OVERTEMP_TIME_LIMIT 3000
// true if over temp limit for more than 3s
bool overtemp(uint8_t isHardLimit){ 
    f35c:	b580      	push	{r7, lr}
    f35e:	b084      	sub	sp, #16
    f360:	af00      	add	r7, sp, #0
    f362:	0002      	movs	r2, r0
    f364:	1dfb      	adds	r3, r7, #7
    f366:	701a      	strb	r2, [r3, #0]
	static uint32_t overtemp_soft_timer = 0;
	static uint32_t overtemp_hard_timer = 0;

	bool result = false;
    f368:	230f      	movs	r3, #15
    f36a:	18fb      	adds	r3, r7, r3
    f36c:	2200      	movs	r2, #0
    f36e:	701a      	strb	r2, [r3, #0]

	if(!isHardLimit){
    f370:	1dfb      	adds	r3, r7, #7
    f372:	781b      	ldrb	r3, [r3, #0]
    f374:	2b00      	cmp	r3, #0
    f376:	d11a      	bne.n	f3ae <overtemp+0x52>
		if(IMU_temp > TEMP_LIMIT_SOFT){
    f378:	4b1d      	ldr	r3, [pc, #116]	; (f3f0 <overtemp+0x94>)
    f37a:	681a      	ldr	r2, [r3, #0]
    f37c:	4b1d      	ldr	r3, [pc, #116]	; (f3f4 <overtemp+0x98>)
    f37e:	491e      	ldr	r1, [pc, #120]	; (f3f8 <overtemp+0x9c>)
    f380:	1c10      	adds	r0, r2, #0
    f382:	4798      	blx	r3
    f384:	1e03      	subs	r3, r0, #0
    f386:	d00c      	beq.n	f3a2 <overtemp+0x46>
			if(check_timer_expired(&overtemp_soft_timer, OVERTEMP_TIME_LIMIT)){
    f388:	4a1c      	ldr	r2, [pc, #112]	; (f3fc <overtemp+0xa0>)
    f38a:	4b1d      	ldr	r3, [pc, #116]	; (f400 <overtemp+0xa4>)
    f38c:	0011      	movs	r1, r2
    f38e:	0018      	movs	r0, r3
    f390:	4b1c      	ldr	r3, [pc, #112]	; (f404 <overtemp+0xa8>)
    f392:	4798      	blx	r3
    f394:	1e03      	subs	r3, r0, #0
    f396:	d024      	beq.n	f3e2 <overtemp+0x86>
				result = true;
    f398:	230f      	movs	r3, #15
    f39a:	18fb      	adds	r3, r7, r3
    f39c:	2201      	movs	r2, #1
    f39e:	701a      	strb	r2, [r3, #0]
    f3a0:	e01f      	b.n	f3e2 <overtemp+0x86>
			}
		} else{
			overtemp_soft_timer = millis();
    f3a2:	4b19      	ldr	r3, [pc, #100]	; (f408 <overtemp+0xac>)
    f3a4:	4798      	blx	r3
    f3a6:	0002      	movs	r2, r0
    f3a8:	4b15      	ldr	r3, [pc, #84]	; (f400 <overtemp+0xa4>)
    f3aa:	601a      	str	r2, [r3, #0]
    f3ac:	e019      	b.n	f3e2 <overtemp+0x86>
		}
	} else {
		if(IMU_temp > TEMP_LIMIT_HARD){
    f3ae:	4b10      	ldr	r3, [pc, #64]	; (f3f0 <overtemp+0x94>)
    f3b0:	681a      	ldr	r2, [r3, #0]
    f3b2:	4b10      	ldr	r3, [pc, #64]	; (f3f4 <overtemp+0x98>)
    f3b4:	4915      	ldr	r1, [pc, #84]	; (f40c <overtemp+0xb0>)
    f3b6:	1c10      	adds	r0, r2, #0
    f3b8:	4798      	blx	r3
    f3ba:	1e03      	subs	r3, r0, #0
    f3bc:	d00c      	beq.n	f3d8 <overtemp+0x7c>
			if(check_timer_expired(&overtemp_hard_timer, OVERTEMP_TIME_LIMIT)){
    f3be:	4a0f      	ldr	r2, [pc, #60]	; (f3fc <overtemp+0xa0>)
    f3c0:	4b13      	ldr	r3, [pc, #76]	; (f410 <overtemp+0xb4>)
    f3c2:	0011      	movs	r1, r2
    f3c4:	0018      	movs	r0, r3
    f3c6:	4b0f      	ldr	r3, [pc, #60]	; (f404 <overtemp+0xa8>)
    f3c8:	4798      	blx	r3
    f3ca:	1e03      	subs	r3, r0, #0
    f3cc:	d009      	beq.n	f3e2 <overtemp+0x86>
				result = true;
    f3ce:	230f      	movs	r3, #15
    f3d0:	18fb      	adds	r3, r7, r3
    f3d2:	2201      	movs	r2, #1
    f3d4:	701a      	strb	r2, [r3, #0]
    f3d6:	e004      	b.n	f3e2 <overtemp+0x86>
			}
		} else{
			overtemp_hard_timer = millis();
    f3d8:	4b0b      	ldr	r3, [pc, #44]	; (f408 <overtemp+0xac>)
    f3da:	4798      	blx	r3
    f3dc:	0002      	movs	r2, r0
    f3de:	4b0c      	ldr	r3, [pc, #48]	; (f410 <overtemp+0xb4>)
    f3e0:	601a      	str	r2, [r3, #0]
		}
	}

	return result;
    f3e2:	230f      	movs	r3, #15
    f3e4:	18fb      	adds	r3, r7, r3
    f3e6:	781b      	ldrb	r3, [r3, #0]
}
    f3e8:	0018      	movs	r0, r3
    f3ea:	46bd      	mov	sp, r7
    f3ec:	b004      	add	sp, #16
    f3ee:	bd80      	pop	{r7, pc}
    f3f0:	20001b24 	.word	0x20001b24
    f3f4:	00019d79 	.word	0x00019d79
    f3f8:	42960000 	.word	0x42960000
    f3fc:	00000bb8 	.word	0x00000bb8
    f400:	20000494 	.word	0x20000494
    f404:	00009fbd 	.word	0x00009fbd
    f408:	00009f65 	.word	0x00009f65
    f40c:	42aa0000 	.word	0x42aa0000
    f410:	20000498 	.word	0x20000498

0000f414 <coolingDown>:


bool coolingDown(){
    f414:	b580      	push	{r7, lr}
    f416:	b082      	sub	sp, #8
    f418:	af00      	add	r7, sp, #0
	static uint32_t cooling_sample_timer = 0;
	static int cooling_sample_index = 0;
	static float cooling_samples[COOLING_SAMPLE_NUM]; 

	bool result = false;
    f41a:	1dfb      	adds	r3, r7, #7
    f41c:	2200      	movs	r2, #0
    f41e:	701a      	strb	r2, [r3, #0]
	int compare_index = 0;
    f420:	2300      	movs	r3, #0
    f422:	603b      	str	r3, [r7, #0]

	if(check_timer_expired(&cooling_sample_timer, COOLING_SAMPLE_PERIOD)){
    f424:	23fa      	movs	r3, #250	; 0xfa
    f426:	009a      	lsls	r2, r3, #2
    f428:	4b27      	ldr	r3, [pc, #156]	; (f4c8 <coolingDown+0xb4>)
    f42a:	0011      	movs	r1, r2
    f42c:	0018      	movs	r0, r3
    f42e:	4b27      	ldr	r3, [pc, #156]	; (f4cc <coolingDown+0xb8>)
    f430:	4798      	blx	r3
    f432:	1e03      	subs	r3, r0, #0
    f434:	d021      	beq.n	f47a <coolingDown+0x66>
		cooling_sample_index++;
    f436:	4b26      	ldr	r3, [pc, #152]	; (f4d0 <coolingDown+0xbc>)
    f438:	681b      	ldr	r3, [r3, #0]
    f43a:	1c5a      	adds	r2, r3, #1
    f43c:	4b24      	ldr	r3, [pc, #144]	; (f4d0 <coolingDown+0xbc>)
    f43e:	601a      	str	r2, [r3, #0]
		if(cooling_sample_index == COOLING_SAMPLE_NUM){
    f440:	4b23      	ldr	r3, [pc, #140]	; (f4d0 <coolingDown+0xbc>)
    f442:	681b      	ldr	r3, [r3, #0]
    f444:	2b07      	cmp	r3, #7
    f446:	d102      	bne.n	f44e <coolingDown+0x3a>
			cooling_sample_index = 0;
    f448:	4b21      	ldr	r3, [pc, #132]	; (f4d0 <coolingDown+0xbc>)
    f44a:	2200      	movs	r2, #0
    f44c:	601a      	str	r2, [r3, #0]
		}

		cooling_samples[cooling_sample_index] = IMU_temp;
    f44e:	4b20      	ldr	r3, [pc, #128]	; (f4d0 <coolingDown+0xbc>)
    f450:	681a      	ldr	r2, [r3, #0]
    f452:	4b20      	ldr	r3, [pc, #128]	; (f4d4 <coolingDown+0xc0>)
    f454:	6819      	ldr	r1, [r3, #0]
    f456:	4b20      	ldr	r3, [pc, #128]	; (f4d8 <coolingDown+0xc4>)
    f458:	0092      	lsls	r2, r2, #2
    f45a:	50d1      	str	r1, [r2, r3]

		compare_index = (cooling_sample_index-COOLING_SAMPLE_NUM+1);
    f45c:	4b1c      	ldr	r3, [pc, #112]	; (f4d0 <coolingDown+0xbc>)
    f45e:	681b      	ldr	r3, [r3, #0]
    f460:	3b06      	subs	r3, #6
    f462:	603b      	str	r3, [r7, #0]
		if(compare_index < 0)
    f464:	683b      	ldr	r3, [r7, #0]
    f466:	2b00      	cmp	r3, #0
    f468:	da02      	bge.n	f470 <coolingDown+0x5c>
			compare_index += COOLING_SAMPLE_NUM;
    f46a:	683b      	ldr	r3, [r7, #0]
    f46c:	3307      	adds	r3, #7
    f46e:	603b      	str	r3, [r7, #0]

		cooling_sample_timer = millis();
    f470:	4b1a      	ldr	r3, [pc, #104]	; (f4dc <coolingDown+0xc8>)
    f472:	4798      	blx	r3
    f474:	0002      	movs	r2, r0
    f476:	4b14      	ldr	r3, [pc, #80]	; (f4c8 <coolingDown+0xb4>)
    f478:	601a      	str	r2, [r3, #0]
	}
	
	if((cooling_samples[cooling_sample_index] - cooling_samples[compare_index]) <= 0.0){
    f47a:	4b15      	ldr	r3, [pc, #84]	; (f4d0 <coolingDown+0xbc>)
    f47c:	681a      	ldr	r2, [r3, #0]
    f47e:	4b16      	ldr	r3, [pc, #88]	; (f4d8 <coolingDown+0xc4>)
    f480:	0092      	lsls	r2, r2, #2
    f482:	58d0      	ldr	r0, [r2, r3]
    f484:	4b14      	ldr	r3, [pc, #80]	; (f4d8 <coolingDown+0xc4>)
    f486:	683a      	ldr	r2, [r7, #0]
    f488:	0092      	lsls	r2, r2, #2
    f48a:	58d2      	ldr	r2, [r2, r3]
    f48c:	4b14      	ldr	r3, [pc, #80]	; (f4e0 <coolingDown+0xcc>)
    f48e:	1c11      	adds	r1, r2, #0
    f490:	4798      	blx	r3
    f492:	1c03      	adds	r3, r0, #0
    f494:	1c1a      	adds	r2, r3, #0
    f496:	4b13      	ldr	r3, [pc, #76]	; (f4e4 <coolingDown+0xd0>)
    f498:	2100      	movs	r1, #0
    f49a:	1c10      	adds	r0, r2, #0
    f49c:	4798      	blx	r3
    f49e:	1e03      	subs	r3, r0, #0
    f4a0:	d002      	beq.n	f4a8 <coolingDown+0x94>
		result = true;
    f4a2:	1dfb      	adds	r3, r7, #7
    f4a4:	2201      	movs	r2, #1
    f4a6:	701a      	strb	r2, [r3, #0]
	}
	if(check_timer_expired(&cooling_event_timer, COOLING_EVENT_BUFFER)){
    f4a8:	4a0f      	ldr	r2, [pc, #60]	; (f4e8 <coolingDown+0xd4>)
    f4aa:	4b10      	ldr	r3, [pc, #64]	; (f4ec <coolingDown+0xd8>)
    f4ac:	0011      	movs	r1, r2
    f4ae:	0018      	movs	r0, r3
    f4b0:	4b06      	ldr	r3, [pc, #24]	; (f4cc <coolingDown+0xb8>)
    f4b2:	4798      	blx	r3
    f4b4:	1e03      	subs	r3, r0, #0
    f4b6:	d002      	beq.n	f4be <coolingDown+0xaa>
		return result;
    f4b8:	1dfb      	adds	r3, r7, #7
    f4ba:	781b      	ldrb	r3, [r3, #0]
    f4bc:	e000      	b.n	f4c0 <coolingDown+0xac>
	} else{
		return true;
    f4be:	2301      	movs	r3, #1
	}
}
    f4c0:	0018      	movs	r0, r3
    f4c2:	46bd      	mov	sp, r7
    f4c4:	b002      	add	sp, #8
    f4c6:	bd80      	pop	{r7, pc}
    f4c8:	2000049c 	.word	0x2000049c
    f4cc:	00009fbd 	.word	0x00009fbd
    f4d0:	200004a0 	.word	0x200004a0
    f4d4:	20001b24 	.word	0x20001b24
    f4d8:	200004a4 	.word	0x200004a4
    f4dc:	00009f65 	.word	0x00009f65
    f4e0:	0001a7a5 	.word	0x0001a7a5
    f4e4:	00019d65 	.word	0x00019d65
    f4e8:	00001d4c 	.word	0x00001d4c
    f4ec:	200003c8 	.word	0x200003c8

0000f4f0 <cooling_timer_reset>:

void cooling_timer_reset(){
    f4f0:	b580      	push	{r7, lr}
    f4f2:	af00      	add	r7, sp, #0
	cooling_event_timer = millis();
    f4f4:	4b03      	ldr	r3, [pc, #12]	; (f504 <cooling_timer_reset+0x14>)
    f4f6:	4798      	blx	r3
    f4f8:	0002      	movs	r2, r0
    f4fa:	4b03      	ldr	r3, [pc, #12]	; (f508 <cooling_timer_reset+0x18>)
    f4fc:	601a      	str	r2, [r3, #0]
}
    f4fe:	46c0      	nop			; (mov r8, r8)
    f500:	46bd      	mov	sp, r7
    f502:	bd80      	pop	{r7, pc}
    f504:	00009f65 	.word	0x00009f65
    f508:	200003c8 	.word	0x200003c8

0000f50c <thermal_throttle>:

void thermal_throttle(){
    f50c:	b580      	push	{r7, lr}
    f50e:	af00      	add	r7, sp, #0
	if(thermal_throttle_helper(LIGHT_HEAD)){
    f510:	2000      	movs	r0, #0
    f512:	4b20      	ldr	r3, [pc, #128]	; (f594 <thermal_throttle+0x88>)
    f514:	4798      	blx	r3
    f516:	1e03      	subs	r3, r0, #0
    f518:	d00c      	beq.n	f534 <thermal_throttle+0x28>
		if(HEADLIGHTS){
    f51a:	4b1f      	ldr	r3, [pc, #124]	; (f598 <thermal_throttle+0x8c>)
    f51c:	781b      	ldrb	r3, [r3, #0]
    f51e:	2b00      	cmp	r3, #0
    f520:	d008      	beq.n	f534 <thermal_throttle+0x28>
			light_warning_blink(LIGHT_HEAD, 0x5555, 0xFFFF);
    f522:	4a1e      	ldr	r2, [pc, #120]	; (f59c <thermal_throttle+0x90>)
    f524:	4b1e      	ldr	r3, [pc, #120]	; (f5a0 <thermal_throttle+0x94>)
    f526:	0019      	movs	r1, r3
    f528:	2000      	movs	r0, #0
    f52a:	4b1e      	ldr	r3, [pc, #120]	; (f5a4 <thermal_throttle+0x98>)
    f52c:	4798      	blx	r3
			HEADLIGHTS = false;
    f52e:	4b1a      	ldr	r3, [pc, #104]	; (f598 <thermal_throttle+0x8c>)
    f530:	2200      	movs	r2, #0
    f532:	701a      	strb	r2, [r3, #0]
		}
	}
	/*thermal_throttle_helper(LIGHT_BRAKE){
		ERROR_LEDs(ERROR_PURPLE, LONG_ERROR);
	}*/
	if(thermal_throttle_helper(LIGHT_SIDE)){
    f534:	2002      	movs	r0, #2
    f536:	4b17      	ldr	r3, [pc, #92]	; (f594 <thermal_throttle+0x88>)
    f538:	4798      	blx	r3
    f53a:	1e03      	subs	r3, r0, #0
    f53c:	d00a      	beq.n	f554 <thermal_throttle+0x48>
		if(SIDELIGHTS){
    f53e:	4b1a      	ldr	r3, [pc, #104]	; (f5a8 <thermal_throttle+0x9c>)
    f540:	781b      	ldrb	r3, [r3, #0]
    f542:	2b00      	cmp	r3, #0
    f544:	d006      	beq.n	f554 <thermal_throttle+0x48>
			SIDELIGHTS = false;
    f546:	4b18      	ldr	r3, [pc, #96]	; (f5a8 <thermal_throttle+0x9c>)
    f548:	2200      	movs	r2, #0
    f54a:	701a      	strb	r2, [r3, #0]
			ERROR_LEDs(ERROR_TEAL, SHORT_ERROR);
    f54c:	2100      	movs	r1, #0
    f54e:	2003      	movs	r0, #3
    f550:	4b16      	ldr	r3, [pc, #88]	; (f5ac <thermal_throttle+0xa0>)
    f552:	4798      	blx	r3
		}
	}
	
	if(overtemp(true) && !coolingDown()){
    f554:	2001      	movs	r0, #1
    f556:	4b16      	ldr	r3, [pc, #88]	; (f5b0 <thermal_throttle+0xa4>)
    f558:	4798      	blx	r3
    f55a:	1e03      	subs	r3, r0, #0
    f55c:	d017      	beq.n	f58e <thermal_throttle+0x82>
    f55e:	4b15      	ldr	r3, [pc, #84]	; (f5b4 <thermal_throttle+0xa8>)
    f560:	4798      	blx	r3
    f562:	0003      	movs	r3, r0
    f564:	001a      	movs	r2, r3
    f566:	2301      	movs	r3, #1
    f568:	4053      	eors	r3, r2
    f56a:	b2db      	uxtb	r3, r3
    f56c:	2b00      	cmp	r3, #0
    f56e:	d00e      	beq.n	f58e <thermal_throttle+0x82>
		ERROR_LEDs(ERROR_RED,LONG_ERROR);
    f570:	2101      	movs	r1, #1
    f572:	2000      	movs	r0, #0
    f574:	4b0d      	ldr	r3, [pc, #52]	; (f5ac <thermal_throttle+0xa0>)
    f576:	4798      	blx	r3
		LIGHTS_ON = false;
    f578:	4b0f      	ldr	r3, [pc, #60]	; (f5b8 <thermal_throttle+0xac>)
    f57a:	2200      	movs	r2, #0
    f57c:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = false;
    f57e:	4b0a      	ldr	r3, [pc, #40]	; (f5a8 <thermal_throttle+0x9c>)
    f580:	2200      	movs	r2, #0
    f582:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = false;
    f584:	4b04      	ldr	r3, [pc, #16]	; (f598 <thermal_throttle+0x8c>)
    f586:	2200      	movs	r2, #0
    f588:	701a      	strb	r2, [r3, #0]
		cooling_timer_reset();
    f58a:	4b0c      	ldr	r3, [pc, #48]	; (f5bc <thermal_throttle+0xb0>)
    f58c:	4798      	blx	r3
	}	
}
    f58e:	46c0      	nop			; (mov r8, r8)
    f590:	46bd      	mov	sp, r7
    f592:	bd80      	pop	{r7, pc}
    f594:	0000f249 	.word	0x0000f249
    f598:	200003ad 	.word	0x200003ad
    f59c:	0000ffff 	.word	0x0000ffff
    f5a0:	00005555 	.word	0x00005555
    f5a4:	0000f139 	.word	0x0000f139
    f5a8:	200000d5 	.word	0x200000d5
    f5ac:	0000a789 	.word	0x0000a789
    f5b0:	0000f35d 	.word	0x0000f35d
    f5b4:	0000f415 	.word	0x0000f415
    f5b8:	200000d6 	.word	0x200000d6
    f5bc:	0000f4f1 	.word	0x0000f4f1

0000f5c0 <initIMU>:


float magSensitivity[4] = {0.00014, 0.00029, 0.00043, 0.00058};

void initIMU()
{
    f5c0:	b580      	push	{r7, lr}
    f5c2:	b082      	sub	sp, #8
    f5c4:	af00      	add	r7, sp, #0
	settings.device.agAddress = LSMXD_AG_ADDR;
    f5c6:	4b4f      	ldr	r3, [pc, #316]	; (f704 <initIMU+0x144>)
    f5c8:	226b      	movs	r2, #107	; 0x6b
    f5ca:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = LSM9D_M_ADDR;
    f5cc:	4b4d      	ldr	r3, [pc, #308]	; (f704 <initIMU+0x144>)
    f5ce:	221e      	movs	r2, #30
    f5d0:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = true;
    f5d2:	4b4c      	ldr	r3, [pc, #304]	; (f704 <initIMU+0x144>)
    f5d4:	2201      	movs	r2, #1
    f5d6:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = true;
    f5d8:	4b4a      	ldr	r3, [pc, #296]	; (f704 <initIMU+0x144>)
    f5da:	2201      	movs	r2, #1
    f5dc:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = true;
    f5de:	4b49      	ldr	r3, [pc, #292]	; (f704 <initIMU+0x144>)
    f5e0:	2201      	movs	r2, #1
    f5e2:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = true;
    f5e4:	4b47      	ldr	r3, [pc, #284]	; (f704 <initIMU+0x144>)
    f5e6:	2201      	movs	r2, #1
    f5e8:	74da      	strb	r2, [r3, #19]
	settings.gyro.lowPowerEnable = false;
    f5ea:	4b46      	ldr	r3, [pc, #280]	; (f704 <initIMU+0x144>)
    f5ec:	2200      	movs	r2, #0
    f5ee:	729a      	strb	r2, [r3, #10]
	settings.gyro.HPFEnable = false;
    f5f0:	4b44      	ldr	r3, [pc, #272]	; (f704 <initIMU+0x144>)
    f5f2:	2200      	movs	r2, #0
    f5f4:	72da      	strb	r2, [r3, #11]
	settings.gyro.flipX = false;
    f5f6:	4b43      	ldr	r3, [pc, #268]	; (f704 <initIMU+0x144>)
    f5f8:	2200      	movs	r2, #0
    f5fa:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = false; // LSM6D inverted from LSM9D, corrected in init func
    f5fc:	4b41      	ldr	r3, [pc, #260]	; (f704 <initIMU+0x144>)
    f5fe:	2200      	movs	r2, #0
    f600:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = false;
    f602:	4b40      	ldr	r3, [pc, #256]	; (f704 <initIMU+0x144>)
    f604:	2200      	movs	r2, #0
    f606:	73da      	strb	r2, [r3, #15]
	settings.gyro.latchInterrupt = true;
    f608:	4b3e      	ldr	r3, [pc, #248]	; (f704 <initIMU+0x144>)
    f60a:	2201      	movs	r2, #1
    f60c:	751a      	strb	r2, [r3, #20]
	
	settings.accel.enabled = true;
    f60e:	4b3d      	ldr	r3, [pc, #244]	; (f704 <initIMU+0x144>)
    f610:	2201      	movs	r2, #1
    f612:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = true;// LSM6D inverted from LSM9D, corrected in read funcs
    f614:	4b3b      	ldr	r3, [pc, #236]	; (f704 <initIMU+0x144>)
    f616:	2201      	movs	r2, #1
    f618:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = true;
    f61a:	4b3a      	ldr	r3, [pc, #232]	; (f704 <initIMU+0x144>)
    f61c:	2201      	movs	r2, #1
    f61e:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = true;
    f620:	4b38      	ldr	r3, [pc, #224]	; (f704 <initIMU+0x144>)
    f622:	2201      	movs	r2, #1
    f624:	76da      	strb	r2, [r3, #27]
	settings.accel.highResEnable = false;
    f626:	4b37      	ldr	r3, [pc, #220]	; (f704 <initIMU+0x144>)
    f628:	2200      	movs	r2, #0
    f62a:	775a      	strb	r2, [r3, #29]

	settings.temp.enabled = true;
    f62c:	4b35      	ldr	r3, [pc, #212]	; (f704 <initIMU+0x144>)
    f62e:	2227      	movs	r2, #39	; 0x27
    f630:	2101      	movs	r1, #1
    f632:	5499      	strb	r1, [r3, r2]

#ifdef HW_3v4
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;//245
    f634:	4b33      	ldr	r3, [pc, #204]	; (f704 <initIMU+0x144>)
    f636:	22f5      	movs	r2, #245	; 0xf5
    f638:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 6;
    f63a:	4b32      	ldr	r3, [pc, #200]	; (f704 <initIMU+0x144>)
    f63c:	2206      	movs	r2, #6
    f63e:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
    f640:	4b30      	ldr	r3, [pc, #192]	; (f704 <initIMU+0x144>)
    f642:	2200      	movs	r2, #0
    f644:	725a      	strb	r2, [r3, #9]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is true.
	settings.gyro.HPFCutoff = 0;
    f646:	4b2f      	ldr	r3, [pc, #188]	; (f704 <initIMU+0x144>)
    f648:	2200      	movs	r2, #0
    f64a:	731a      	strb	r2, [r3, #12]
	settings.gyro.orientation = 0;
    f64c:	4b2d      	ldr	r3, [pc, #180]	; (f704 <initIMU+0x144>)
    f64e:	2200      	movs	r2, #0
    f650:	741a      	strb	r2, [r3, #16]

	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 16;//8
    f652:	4b2c      	ldr	r3, [pc, #176]	; (f704 <initIMU+0x144>)
    f654:	2210      	movs	r2, #16
    f656:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
    f658:	4b2a      	ldr	r3, [pc, #168]	; (f704 <initIMU+0x144>)
    f65a:	2206      	movs	r2, #6
    f65c:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3. 
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
    f65e:	4b29      	ldr	r3, [pc, #164]	; (f704 <initIMU+0x144>)
    f660:	22ff      	movs	r2, #255	; 0xff
    f662:	771a      	strb	r2, [r3, #28]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
    f664:	4b27      	ldr	r3, [pc, #156]	; (f704 <initIMU+0x144>)
    f666:	2200      	movs	r2, #0
    f668:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = true;
    f66a:	4b26      	ldr	r3, [pc, #152]	; (f704 <initIMU+0x144>)
    f66c:	2201      	movs	r2, #1
    f66e:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 8;
    f670:	4b24      	ldr	r3, [pc, #144]	; (f704 <initIMU+0x144>)
    f672:	2220      	movs	r2, #32
    f674:	2108      	movs	r1, #8
    f676:	5499      	strb	r1, [r3, r2]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
    f678:	4b22      	ldr	r3, [pc, #136]	; (f704 <initIMU+0x144>)
    f67a:	2221      	movs	r2, #33	; 0x21
    f67c:	2107      	movs	r1, #7
    f67e:	5499      	strb	r1, [r3, r2]
	settings.mag.tempCompensationEnable = true;
    f680:	4b20      	ldr	r3, [pc, #128]	; (f704 <initIMU+0x144>)
    f682:	2222      	movs	r2, #34	; 0x22
    f684:	2101      	movs	r1, #1
    f686:	5499      	strb	r1, [r3, r2]
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 1;
    f688:	4b1e      	ldr	r3, [pc, #120]	; (f704 <initIMU+0x144>)
    f68a:	2223      	movs	r2, #35	; 0x23
    f68c:	2101      	movs	r1, #1
    f68e:	5499      	strb	r1, [r3, r2]
	settings.mag.ZPerformance = 1;
    f690:	4b1c      	ldr	r3, [pc, #112]	; (f704 <initIMU+0x144>)
    f692:	2224      	movs	r2, #36	; 0x24
    f694:	2101      	movs	r1, #1
    f696:	5499      	strb	r1, [r3, r2]
	settings.mag.lowPowerEnable = false;
    f698:	4b1a      	ldr	r3, [pc, #104]	; (f704 <initIMU+0x144>)
    f69a:	2225      	movs	r2, #37	; 0x25
    f69c:	2100      	movs	r1, #0
    f69e:	5499      	strb	r1, [r3, r2]
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
    f6a0:	4b18      	ldr	r3, [pc, #96]	; (f704 <initIMU+0x144>)
    f6a2:	2226      	movs	r2, #38	; 0x26
    f6a4:	2100      	movs	r1, #0
    f6a6:	5499      	strb	r1, [r3, r2]
	// 0 = ODR/4    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
#endif

	for (int i=0; i<3; i++)
    f6a8:	2300      	movs	r3, #0
    f6aa:	607b      	str	r3, [r7, #4]
    f6ac:	e020      	b.n	f6f0 <initIMU+0x130>
	{
		gBias[i] = 0;
    f6ae:	4b16      	ldr	r3, [pc, #88]	; (f708 <initIMU+0x148>)
    f6b0:	687a      	ldr	r2, [r7, #4]
    f6b2:	0092      	lsls	r2, r2, #2
    f6b4:	2100      	movs	r1, #0
    f6b6:	50d1      	str	r1, [r2, r3]
		aBias[i] = 0;
    f6b8:	4b14      	ldr	r3, [pc, #80]	; (f70c <initIMU+0x14c>)
    f6ba:	687a      	ldr	r2, [r7, #4]
    f6bc:	0092      	lsls	r2, r2, #2
    f6be:	2100      	movs	r1, #0
    f6c0:	50d1      	str	r1, [r2, r3]
		mBias[i] = 0;
    f6c2:	4b13      	ldr	r3, [pc, #76]	; (f710 <initIMU+0x150>)
    f6c4:	687a      	ldr	r2, [r7, #4]
    f6c6:	0092      	lsls	r2, r2, #2
    f6c8:	2100      	movs	r1, #0
    f6ca:	50d1      	str	r1, [r2, r3]
		gBiasRaw[i] = 0;
    f6cc:	4b11      	ldr	r3, [pc, #68]	; (f714 <initIMU+0x154>)
    f6ce:	687a      	ldr	r2, [r7, #4]
    f6d0:	0052      	lsls	r2, r2, #1
    f6d2:	2100      	movs	r1, #0
    f6d4:	52d1      	strh	r1, [r2, r3]
		aBiasRaw[i] = 0;
    f6d6:	4b10      	ldr	r3, [pc, #64]	; (f718 <initIMU+0x158>)
    f6d8:	687a      	ldr	r2, [r7, #4]
    f6da:	0052      	lsls	r2, r2, #1
    f6dc:	2100      	movs	r1, #0
    f6de:	52d1      	strh	r1, [r2, r3]
		mBiasRaw[i] = 0;
    f6e0:	4b0e      	ldr	r3, [pc, #56]	; (f71c <initIMU+0x15c>)
    f6e2:	687a      	ldr	r2, [r7, #4]
    f6e4:	0052      	lsls	r2, r2, #1
    f6e6:	2100      	movs	r1, #0
    f6e8:	52d1      	strh	r1, [r2, r3]
	for (int i=0; i<3; i++)
    f6ea:	687b      	ldr	r3, [r7, #4]
    f6ec:	3301      	adds	r3, #1
    f6ee:	607b      	str	r3, [r7, #4]
    f6f0:	687b      	ldr	r3, [r7, #4]
    f6f2:	2b02      	cmp	r3, #2
    f6f4:	dddb      	ble.n	f6ae <initIMU+0xee>
	}
	_autoCalc = false;
    f6f6:	4b0a      	ldr	r3, [pc, #40]	; (f720 <initIMU+0x160>)
    f6f8:	2200      	movs	r2, #0
    f6fa:	701a      	strb	r2, [r3, #0]
}
    f6fc:	46c0      	nop			; (mov r8, r8)
    f6fe:	46bd      	mov	sp, r7
    f700:	b002      	add	sp, #8
    f702:	bd80      	pop	{r7, pc}
    f704:	2000090c 	.word	0x2000090c
    f708:	20001a9c 	.word	0x20001a9c
    f70c:	200005b0 	.word	0x200005b0
    f710:	20001b7c 	.word	0x20001b7c
    f714:	2000147c 	.word	0x2000147c
    f718:	20001484 	.word	0x20001484
    f71c:	200006f4 	.word	0x200006f4
    f720:	20000e1c 	.word	0x20000e1c

0000f724 <beginIMU>:

uint8_t xgTest;
uint16_t beginIMU()
{
    f724:	b590      	push	{r4, r7, lr}
    f726:	b083      	sub	sp, #12
    f728:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
    f72a:	4b1e      	ldr	r3, [pc, #120]	; (f7a4 <beginIMU+0x80>)
    f72c:	785a      	ldrb	r2, [r3, #1]
    f72e:	4b1e      	ldr	r3, [pc, #120]	; (f7a8 <beginIMU+0x84>)
    f730:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
    f732:	4b1c      	ldr	r3, [pc, #112]	; (f7a4 <beginIMU+0x80>)
    f734:	789a      	ldrb	r2, [r3, #2]
    f736:	4b1d      	ldr	r3, [pc, #116]	; (f7ac <beginIMU+0x88>)
    f738:	701a      	strb	r2, [r3, #0]
	
	constrainScales();
    f73a:	4b1d      	ldr	r3, [pc, #116]	; (f7b0 <beginIMU+0x8c>)
    f73c:	4798      	blx	r3
	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
    f73e:	4b1d      	ldr	r3, [pc, #116]	; (f7b4 <beginIMU+0x90>)
    f740:	4798      	blx	r3
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
    f742:	4b1d      	ldr	r3, [pc, #116]	; (f7b8 <beginIMU+0x94>)
    f744:	4798      	blx	r3
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
    f746:	4b1d      	ldr	r3, [pc, #116]	; (f7bc <beginIMU+0x98>)
    f748:	4798      	blx	r3
	
	initI2C();	// Initialize I2C
    f74a:	4b1d      	ldr	r3, [pc, #116]	; (f7c0 <beginIMU+0x9c>)
    f74c:	4798      	blx	r3
		
	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/gyro WHO_AM_I
    f74e:	200f      	movs	r0, #15
    f750:	4b1c      	ldr	r3, [pc, #112]	; (f7c4 <beginIMU+0xa0>)
    f752:	4798      	blx	r3
    f754:	0003      	movs	r3, r0
    f756:	001a      	movs	r2, r3
    f758:	4b1b      	ldr	r3, [pc, #108]	; (f7c8 <beginIMU+0xa4>)
    f75a:	701a      	strb	r2, [r3, #0]
	
#ifdef HW_3v4
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the magnetometer WHO_AM_I
    f75c:	1dfc      	adds	r4, r7, #7
    f75e:	200f      	movs	r0, #15
    f760:	4b1a      	ldr	r3, [pc, #104]	; (f7cc <beginIMU+0xa8>)
    f762:	4798      	blx	r3
    f764:	0003      	movs	r3, r0
    f766:	7023      	strb	r3, [r4, #0]
	uint16_t whoAmICombined = (xgTest << 8) | mTest;
    f768:	4b17      	ldr	r3, [pc, #92]	; (f7c8 <beginIMU+0xa4>)
    f76a:	781b      	ldrb	r3, [r3, #0]
    f76c:	021b      	lsls	r3, r3, #8
    f76e:	b21a      	sxth	r2, r3
    f770:	1dfb      	adds	r3, r7, #7
    f772:	781b      	ldrb	r3, [r3, #0]
    f774:	b21b      	sxth	r3, r3
    f776:	4313      	orrs	r3, r2
    f778:	b21a      	sxth	r2, r3
    f77a:	1d3b      	adds	r3, r7, #4
    f77c:	801a      	strh	r2, [r3, #0]
	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
    f77e:	1d3b      	adds	r3, r7, #4
    f780:	881b      	ldrh	r3, [r3, #0]
    f782:	4a13      	ldr	r2, [pc, #76]	; (f7d0 <beginIMU+0xac>)
    f784:	4293      	cmp	r3, r2
    f786:	d001      	beq.n	f78c <beginIMU+0x68>
		return 0;
    f788:	2300      	movs	r3, #0
    f78a:	e007      	b.n	f79c <beginIMU+0x78>
	if(xgTest == 0x69) {
		IS_LSM6DS3 = true;
	}
#endif
	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
    f78c:	4b11      	ldr	r3, [pc, #68]	; (f7d4 <beginIMU+0xb0>)
    f78e:	4798      	blx	r3
	
	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
    f790:	4b11      	ldr	r3, [pc, #68]	; (f7d8 <beginIMU+0xb4>)
    f792:	4798      	blx	r3
	
	// Magnetometer initialization stuff:
#ifdef HW_3v4
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
    f794:	4b11      	ldr	r3, [pc, #68]	; (f7dc <beginIMU+0xb8>)
    f796:	4798      	blx	r3
#endif

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
    f798:	1d3b      	adds	r3, r7, #4
    f79a:	881b      	ldrh	r3, [r3, #0]
}
    f79c:	0018      	movs	r0, r3
    f79e:	46bd      	mov	sp, r7
    f7a0:	b003      	add	sp, #12
    f7a2:	bd90      	pop	{r4, r7, pc}
    f7a4:	2000090c 	.word	0x2000090c
    f7a8:	20001170 	.word	0x20001170
    f7ac:	20000ffc 	.word	0x20000ffc
    f7b0:	0001023d 	.word	0x0001023d
    f7b4:	000100b9 	.word	0x000100b9
    f7b8:	00010129 	.word	0x00010129
    f7bc:	000100f1 	.word	0x000100f1
    f7c0:	000103cd 	.word	0x000103cd
    f7c4:	00010331 	.word	0x00010331
    f7c8:	200015fa 	.word	0x200015fa
    f7cc:	0001039d 	.word	0x0001039d
    f7d0:	0000683d 	.word	0x0000683d
    f7d4:	0000f7e1 	.word	0x0000f7e1
    f7d8:	0000f961 	.word	0x0000f961
    f7dc:	0000fcad 	.word	0x0000fcad

0000f7e0 <initGyro>:

void initGyro()
{
    f7e0:	b580      	push	{r7, lr}
    f7e2:	b082      	sub	sp, #8
    f7e4:	af00      	add	r7, sp, #0
#ifdef HW_3v4
	uint8_t tempRegValue = 0;
    f7e6:	1dfb      	adds	r3, r7, #7
    f7e8:	2200      	movs	r2, #0
    f7ea:	701a      	strb	r2, [r3, #0]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
    f7ec:	4b5a      	ldr	r3, [pc, #360]	; (f958 <initGyro+0x178>)
    f7ee:	791b      	ldrb	r3, [r3, #4]
    f7f0:	2b00      	cmp	r3, #0
    f7f2:	d004      	beq.n	f7fe <initGyro+0x1e>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
    f7f4:	4b58      	ldr	r3, [pc, #352]	; (f958 <initGyro+0x178>)
    f7f6:	7a1b      	ldrb	r3, [r3, #8]
    f7f8:	015a      	lsls	r2, r3, #5
    f7fa:	1dfb      	adds	r3, r7, #7
    f7fc:	701a      	strb	r2, [r3, #0]
	}
	switch (settings.gyro.scale)
    f7fe:	4b56      	ldr	r3, [pc, #344]	; (f958 <initGyro+0x178>)
    f800:	88db      	ldrh	r3, [r3, #6]
    f802:	22fa      	movs	r2, #250	; 0xfa
    f804:	0052      	lsls	r2, r2, #1
    f806:	4293      	cmp	r3, r2
    f808:	d004      	beq.n	f814 <initGyro+0x34>
    f80a:	22fa      	movs	r2, #250	; 0xfa
    f80c:	00d2      	lsls	r2, r2, #3
    f80e:	4293      	cmp	r3, r2
    f810:	d007      	beq.n	f822 <initGyro+0x42>
    f812:	e00d      	b.n	f830 <initGyro+0x50>
	{
		case 500:
		tempRegValue |= (0x1 << 3);
    f814:	1dfb      	adds	r3, r7, #7
    f816:	1dfa      	adds	r2, r7, #7
    f818:	7812      	ldrb	r2, [r2, #0]
    f81a:	2108      	movs	r1, #8
    f81c:	430a      	orrs	r2, r1
    f81e:	701a      	strb	r2, [r3, #0]
		break;
    f820:	e006      	b.n	f830 <initGyro+0x50>
		case 2000:
		tempRegValue |= (0x3 << 3);
    f822:	1dfb      	adds	r3, r7, #7
    f824:	1dfa      	adds	r2, r7, #7
    f826:	7812      	ldrb	r2, [r2, #0]
    f828:	2118      	movs	r1, #24
    f82a:	430a      	orrs	r2, r1
    f82c:	701a      	strb	r2, [r3, #0]
		break;
    f82e:	46c0      	nop			; (mov r8, r8)
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
    f830:	4b49      	ldr	r3, [pc, #292]	; (f958 <initGyro+0x178>)
    f832:	7a5b      	ldrb	r3, [r3, #9]
    f834:	b25b      	sxtb	r3, r3
    f836:	2203      	movs	r2, #3
    f838:	4013      	ands	r3, r2
    f83a:	b25a      	sxtb	r2, r3
    f83c:	1dfb      	adds	r3, r7, #7
    f83e:	781b      	ldrb	r3, [r3, #0]
    f840:	b25b      	sxtb	r3, r3
    f842:	4313      	orrs	r3, r2
    f844:	b25a      	sxtb	r2, r3
    f846:	1dfb      	adds	r3, r7, #7
    f848:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
    f84a:	1dfb      	adds	r3, r7, #7
    f84c:	781b      	ldrb	r3, [r3, #0]
    f84e:	0019      	movs	r1, r3
    f850:	2010      	movs	r0, #16
    f852:	4b42      	ldr	r3, [pc, #264]	; (f95c <initGyro+0x17c>)
    f854:	4798      	blx	r3

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
    f856:	2100      	movs	r1, #0
    f858:	2011      	movs	r0, #17
    f85a:	4b40      	ldr	r3, [pc, #256]	; (f95c <initGyro+0x17c>)
    f85c:	4798      	blx	r3
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
    f85e:	4b3e      	ldr	r3, [pc, #248]	; (f958 <initGyro+0x178>)
    f860:	7a9b      	ldrb	r3, [r3, #10]
    f862:	2b00      	cmp	r3, #0
    f864:	d001      	beq.n	f86a <initGyro+0x8a>
    f866:	2280      	movs	r2, #128	; 0x80
    f868:	e000      	b.n	f86c <initGyro+0x8c>
    f86a:	2200      	movs	r2, #0
    f86c:	1dfb      	adds	r3, r7, #7
    f86e:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.HPFEnable)
    f870:	4b39      	ldr	r3, [pc, #228]	; (f958 <initGyro+0x178>)
    f872:	7adb      	ldrb	r3, [r3, #11]
    f874:	2b00      	cmp	r3, #0
    f876:	d00c      	beq.n	f892 <initGyro+0xb2>
	{
		tempRegValue |= (1<<6) | (settings.gyro.HPFCutoff & 0x0F);
    f878:	4b37      	ldr	r3, [pc, #220]	; (f958 <initGyro+0x178>)
    f87a:	7b1b      	ldrb	r3, [r3, #12]
    f87c:	220f      	movs	r2, #15
    f87e:	4013      	ands	r3, r2
    f880:	b2da      	uxtb	r2, r3
    f882:	1dfb      	adds	r3, r7, #7
    f884:	781b      	ldrb	r3, [r3, #0]
    f886:	4313      	orrs	r3, r2
    f888:	b2da      	uxtb	r2, r3
    f88a:	1dfb      	adds	r3, r7, #7
    f88c:	2140      	movs	r1, #64	; 0x40
    f88e:	430a      	orrs	r2, r1
    f890:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
    f892:	1dfb      	adds	r3, r7, #7
    f894:	781b      	ldrb	r3, [r3, #0]
    f896:	0019      	movs	r1, r3
    f898:	2012      	movs	r0, #18
    f89a:	4b30      	ldr	r3, [pc, #192]	; (f95c <initGyro+0x17c>)
    f89c:	4798      	blx	r3
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
    f89e:	1dfb      	adds	r3, r7, #7
    f8a0:	2200      	movs	r2, #0
    f8a2:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
    f8a4:	4b2c      	ldr	r3, [pc, #176]	; (f958 <initGyro+0x178>)
    f8a6:	7cdb      	ldrb	r3, [r3, #19]
    f8a8:	2b00      	cmp	r3, #0
    f8aa:	d005      	beq.n	f8b8 <initGyro+0xd8>
    f8ac:	1dfb      	adds	r3, r7, #7
    f8ae:	1dfa      	adds	r2, r7, #7
    f8b0:	7812      	ldrb	r2, [r2, #0]
    f8b2:	2120      	movs	r1, #32
    f8b4:	430a      	orrs	r2, r1
    f8b6:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
    f8b8:	4b27      	ldr	r3, [pc, #156]	; (f958 <initGyro+0x178>)
    f8ba:	7c9b      	ldrb	r3, [r3, #18]
    f8bc:	2b00      	cmp	r3, #0
    f8be:	d005      	beq.n	f8cc <initGyro+0xec>
    f8c0:	1dfb      	adds	r3, r7, #7
    f8c2:	1dfa      	adds	r2, r7, #7
    f8c4:	7812      	ldrb	r2, [r2, #0]
    f8c6:	2110      	movs	r1, #16
    f8c8:	430a      	orrs	r2, r1
    f8ca:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
    f8cc:	4b22      	ldr	r3, [pc, #136]	; (f958 <initGyro+0x178>)
    f8ce:	7c5b      	ldrb	r3, [r3, #17]
    f8d0:	2b00      	cmp	r3, #0
    f8d2:	d005      	beq.n	f8e0 <initGyro+0x100>
    f8d4:	1dfb      	adds	r3, r7, #7
    f8d6:	1dfa      	adds	r2, r7, #7
    f8d8:	7812      	ldrb	r2, [r2, #0]
    f8da:	2108      	movs	r1, #8
    f8dc:	430a      	orrs	r2, r1
    f8de:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
    f8e0:	4b1d      	ldr	r3, [pc, #116]	; (f958 <initGyro+0x178>)
    f8e2:	7d1b      	ldrb	r3, [r3, #20]
    f8e4:	2b00      	cmp	r3, #0
    f8e6:	d005      	beq.n	f8f4 <initGyro+0x114>
    f8e8:	1dfb      	adds	r3, r7, #7
    f8ea:	1dfa      	adds	r2, r7, #7
    f8ec:	7812      	ldrb	r2, [r2, #0]
    f8ee:	2102      	movs	r1, #2
    f8f0:	430a      	orrs	r2, r1
    f8f2:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG4, tempRegValue);
    f8f4:	1dfb      	adds	r3, r7, #7
    f8f6:	781b      	ldrb	r3, [r3, #0]
    f8f8:	0019      	movs	r1, r3
    f8fa:	201e      	movs	r0, #30
    f8fc:	4b17      	ldr	r3, [pc, #92]	; (f95c <initGyro+0x17c>)
    f8fe:	4798      	blx	r3

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
    f900:	1dfb      	adds	r3, r7, #7
    f902:	2200      	movs	r2, #0
    f904:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
    f906:	4b14      	ldr	r3, [pc, #80]	; (f958 <initGyro+0x178>)
    f908:	7b5b      	ldrb	r3, [r3, #13]
    f90a:	2b00      	cmp	r3, #0
    f90c:	d005      	beq.n	f91a <initGyro+0x13a>
    f90e:	1dfb      	adds	r3, r7, #7
    f910:	1dfa      	adds	r2, r7, #7
    f912:	7812      	ldrb	r2, [r2, #0]
    f914:	2120      	movs	r1, #32
    f916:	430a      	orrs	r2, r1
    f918:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
    f91a:	4b0f      	ldr	r3, [pc, #60]	; (f958 <initGyro+0x178>)
    f91c:	7b9b      	ldrb	r3, [r3, #14]
    f91e:	2b00      	cmp	r3, #0
    f920:	d005      	beq.n	f92e <initGyro+0x14e>
    f922:	1dfb      	adds	r3, r7, #7
    f924:	1dfa      	adds	r2, r7, #7
    f926:	7812      	ldrb	r2, [r2, #0]
    f928:	2110      	movs	r1, #16
    f92a:	430a      	orrs	r2, r1
    f92c:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
    f92e:	4b0a      	ldr	r3, [pc, #40]	; (f958 <initGyro+0x178>)
    f930:	7bdb      	ldrb	r3, [r3, #15]
    f932:	2b00      	cmp	r3, #0
    f934:	d005      	beq.n	f942 <initGyro+0x162>
    f936:	1dfb      	adds	r3, r7, #7
    f938:	1dfa      	adds	r2, r7, #7
    f93a:	7812      	ldrb	r2, [r2, #0]
    f93c:	2108      	movs	r1, #8
    f93e:	430a      	orrs	r2, r1
    f940:	701a      	strb	r2, [r3, #0]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
    f942:	1dfb      	adds	r3, r7, #7
    f944:	781b      	ldrb	r3, [r3, #0]
    f946:	0019      	movs	r1, r3
    f948:	2013      	movs	r0, #19
    f94a:	4b04      	ldr	r3, [pc, #16]	; (f95c <initGyro+0x17c>)
    f94c:	4798      	blx	r3
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
	if (!settings.gyro.flipY) tempRegValue |= (1<<4); // Flip to align with LSM9D
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
#endif
}
    f94e:	46c0      	nop			; (mov r8, r8)
    f950:	46bd      	mov	sp, r7
    f952:	b002      	add	sp, #8
    f954:	bd80      	pop	{r7, pc}
    f956:	46c0      	nop			; (mov r8, r8)
    f958:	2000090c 	.word	0x2000090c
    f95c:	000102c9 	.word	0x000102c9

0000f960 <initAccel>:

void initAccel()
{
    f960:	b580      	push	{r7, lr}
    f962:	b082      	sub	sp, #8
    f964:	af00      	add	r7, sp, #0
#ifdef HW_3v4
	uint8_t tempRegValue = 0;
    f966:	1dfb      	adds	r3, r7, #7
    f968:	2200      	movs	r2, #0
    f96a:	701a      	strb	r2, [r3, #0]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
    f96c:	4b4b      	ldr	r3, [pc, #300]	; (fa9c <initAccel+0x13c>)
    f96e:	7edb      	ldrb	r3, [r3, #27]
    f970:	2b00      	cmp	r3, #0
    f972:	d005      	beq.n	f980 <initAccel+0x20>
    f974:	1dfb      	adds	r3, r7, #7
    f976:	1dfa      	adds	r2, r7, #7
    f978:	7812      	ldrb	r2, [r2, #0]
    f97a:	2120      	movs	r1, #32
    f97c:	430a      	orrs	r2, r1
    f97e:	701a      	strb	r2, [r3, #0]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
    f980:	4b46      	ldr	r3, [pc, #280]	; (fa9c <initAccel+0x13c>)
    f982:	7e9b      	ldrb	r3, [r3, #26]
    f984:	2b00      	cmp	r3, #0
    f986:	d005      	beq.n	f994 <initAccel+0x34>
    f988:	1dfb      	adds	r3, r7, #7
    f98a:	1dfa      	adds	r2, r7, #7
    f98c:	7812      	ldrb	r2, [r2, #0]
    f98e:	2110      	movs	r1, #16
    f990:	430a      	orrs	r2, r1
    f992:	701a      	strb	r2, [r3, #0]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
    f994:	4b41      	ldr	r3, [pc, #260]	; (fa9c <initAccel+0x13c>)
    f996:	7e5b      	ldrb	r3, [r3, #25]
    f998:	2b00      	cmp	r3, #0
    f99a:	d005      	beq.n	f9a8 <initAccel+0x48>
    f99c:	1dfb      	adds	r3, r7, #7
    f99e:	1dfa      	adds	r2, r7, #7
    f9a0:	7812      	ldrb	r2, [r2, #0]
    f9a2:	2108      	movs	r1, #8
    f9a4:	430a      	orrs	r2, r1
    f9a6:	701a      	strb	r2, [r3, #0]
	
	xgWriteByte(CTRL_REG5_XL, tempRegValue);
    f9a8:	1dfb      	adds	r3, r7, #7
    f9aa:	781b      	ldrb	r3, [r3, #0]
    f9ac:	0019      	movs	r1, r3
    f9ae:	201f      	movs	r0, #31
    f9b0:	4b3b      	ldr	r3, [pc, #236]	; (faa0 <initAccel+0x140>)
    f9b2:	4798      	blx	r3
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
    f9b4:	1dfb      	adds	r3, r7, #7
    f9b6:	2200      	movs	r2, #0
    f9b8:	701a      	strb	r2, [r3, #0]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
    f9ba:	4b38      	ldr	r3, [pc, #224]	; (fa9c <initAccel+0x13c>)
    f9bc:	7d9b      	ldrb	r3, [r3, #22]
    f9be:	2b00      	cmp	r3, #0
    f9c0:	d00a      	beq.n	f9d8 <initAccel+0x78>
	{
		tempRegValue |= (settings.accel.sampleRate & 0x07) << 5;
    f9c2:	4b36      	ldr	r3, [pc, #216]	; (fa9c <initAccel+0x13c>)
    f9c4:	7e1b      	ldrb	r3, [r3, #24]
    f9c6:	015b      	lsls	r3, r3, #5
    f9c8:	b25a      	sxtb	r2, r3
    f9ca:	1dfb      	adds	r3, r7, #7
    f9cc:	781b      	ldrb	r3, [r3, #0]
    f9ce:	b25b      	sxtb	r3, r3
    f9d0:	4313      	orrs	r3, r2
    f9d2:	b25a      	sxtb	r2, r3
    f9d4:	1dfb      	adds	r3, r7, #7
    f9d6:	701a      	strb	r2, [r3, #0]
	}
	switch (settings.accel.scale)
    f9d8:	4b30      	ldr	r3, [pc, #192]	; (fa9c <initAccel+0x13c>)
    f9da:	7ddb      	ldrb	r3, [r3, #23]
    f9dc:	2b08      	cmp	r3, #8
    f9de:	d00a      	beq.n	f9f6 <initAccel+0x96>
    f9e0:	2b10      	cmp	r3, #16
    f9e2:	d00f      	beq.n	fa04 <initAccel+0xa4>
    f9e4:	2b04      	cmp	r3, #4
    f9e6:	d114      	bne.n	fa12 <initAccel+0xb2>
	{
		case 4:
		tempRegValue |= (0x2 << 3);
    f9e8:	1dfb      	adds	r3, r7, #7
    f9ea:	1dfa      	adds	r2, r7, #7
    f9ec:	7812      	ldrb	r2, [r2, #0]
    f9ee:	2110      	movs	r1, #16
    f9f0:	430a      	orrs	r2, r1
    f9f2:	701a      	strb	r2, [r3, #0]
		break;
    f9f4:	e00d      	b.n	fa12 <initAccel+0xb2>
		case 8:
		tempRegValue |= (0x3 << 3);
    f9f6:	1dfb      	adds	r3, r7, #7
    f9f8:	1dfa      	adds	r2, r7, #7
    f9fa:	7812      	ldrb	r2, [r2, #0]
    f9fc:	2118      	movs	r1, #24
    f9fe:	430a      	orrs	r2, r1
    fa00:	701a      	strb	r2, [r3, #0]
		break;
    fa02:	e006      	b.n	fa12 <initAccel+0xb2>
		case 16:
		tempRegValue |= (0x1 << 3);
    fa04:	1dfb      	adds	r3, r7, #7
    fa06:	1dfa      	adds	r2, r7, #7
    fa08:	7812      	ldrb	r2, [r2, #0]
    fa0a:	2108      	movs	r1, #8
    fa0c:	430a      	orrs	r2, r1
    fa0e:	701a      	strb	r2, [r3, #0]
		break;
    fa10:	46c0      	nop			; (mov r8, r8)
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
    fa12:	4b22      	ldr	r3, [pc, #136]	; (fa9c <initAccel+0x13c>)
    fa14:	7f1b      	ldrb	r3, [r3, #28]
    fa16:	b25b      	sxtb	r3, r3
    fa18:	2b00      	cmp	r3, #0
    fa1a:	db12      	blt.n	fa42 <initAccel+0xe2>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
    fa1c:	1dfb      	adds	r3, r7, #7
    fa1e:	1dfa      	adds	r2, r7, #7
    fa20:	7812      	ldrb	r2, [r2, #0]
    fa22:	2104      	movs	r1, #4
    fa24:	430a      	orrs	r2, r1
    fa26:	701a      	strb	r2, [r3, #0]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
    fa28:	4b1c      	ldr	r3, [pc, #112]	; (fa9c <initAccel+0x13c>)
    fa2a:	7f1b      	ldrb	r3, [r3, #28]
    fa2c:	b25b      	sxtb	r3, r3
    fa2e:	2203      	movs	r2, #3
    fa30:	4013      	ands	r3, r2
    fa32:	b25a      	sxtb	r2, r3
    fa34:	1dfb      	adds	r3, r7, #7
    fa36:	781b      	ldrb	r3, [r3, #0]
    fa38:	b25b      	sxtb	r3, r3
    fa3a:	4313      	orrs	r3, r2
    fa3c:	b25a      	sxtb	r2, r3
    fa3e:	1dfb      	adds	r3, r7, #7
    fa40:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
    fa42:	1dfb      	adds	r3, r7, #7
    fa44:	781b      	ldrb	r3, [r3, #0]
    fa46:	0019      	movs	r1, r3
    fa48:	2020      	movs	r0, #32
    fa4a:	4b15      	ldr	r3, [pc, #84]	; (faa0 <initAccel+0x140>)
    fa4c:	4798      	blx	r3
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
    fa4e:	1dfb      	adds	r3, r7, #7
    fa50:	2200      	movs	r2, #0
    fa52:	701a      	strb	r2, [r3, #0]
	if (settings.accel.highResEnable)
    fa54:	4b11      	ldr	r3, [pc, #68]	; (fa9c <initAccel+0x13c>)
    fa56:	7f5b      	ldrb	r3, [r3, #29]
    fa58:	2b00      	cmp	r3, #0
    fa5a:	d014      	beq.n	fa86 <initAccel+0x126>
	{
		tempRegValue |= (1<<7); // Set HR bit
    fa5c:	1dfb      	adds	r3, r7, #7
    fa5e:	1dfa      	adds	r2, r7, #7
    fa60:	7812      	ldrb	r2, [r2, #0]
    fa62:	2180      	movs	r1, #128	; 0x80
    fa64:	4249      	negs	r1, r1
    fa66:	430a      	orrs	r2, r1
    fa68:	701a      	strb	r2, [r3, #0]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
    fa6a:	4b0c      	ldr	r3, [pc, #48]	; (fa9c <initAccel+0x13c>)
    fa6c:	7f9b      	ldrb	r3, [r3, #30]
    fa6e:	015b      	lsls	r3, r3, #5
    fa70:	b25b      	sxtb	r3, r3
    fa72:	2260      	movs	r2, #96	; 0x60
    fa74:	4013      	ands	r3, r2
    fa76:	b25a      	sxtb	r2, r3
    fa78:	1dfb      	adds	r3, r7, #7
    fa7a:	781b      	ldrb	r3, [r3, #0]
    fa7c:	b25b      	sxtb	r3, r3
    fa7e:	4313      	orrs	r3, r2
    fa80:	b25a      	sxtb	r2, r3
    fa82:	1dfb      	adds	r3, r7, #7
    fa84:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
    fa86:	1dfb      	adds	r3, r7, #7
    fa88:	781b      	ldrb	r3, [r3, #0]
    fa8a:	0019      	movs	r1, r3
    fa8c:	2021      	movs	r0, #33	; 0x21
    fa8e:	4b04      	ldr	r3, [pc, #16]	; (faa0 <initAccel+0x140>)
    fa90:	4798      	blx	r3
		tempRegValue |= (1<<7); // Set HR bit
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
	}
	xgWriteByte(CTRL8_XL, tempRegValue);
#endif
}
    fa92:	46c0      	nop			; (mov r8, r8)
    fa94:	46bd      	mov	sp, r7
    fa96:	b002      	add	sp, #8
    fa98:	bd80      	pop	{r7, pc}
    fa9a:	46c0      	nop			; (mov r8, r8)
    fa9c:	2000090c 	.word	0x2000090c
    faa0:	000102c9 	.word	0x000102c9

0000faa4 <calibrate>:
// the data as there are in the ADXL345, a precursor to the LSM9DS0, or the MPU-9150, so we have to
// subtract the biases ourselves. This results in a more accurate measurement in general and can
// remove errors due to imprecise or varying initial placement. Calibration of sensor data in this manner
// is good practice.
void calibrate(bool autoCalc)
{
    faa4:	b580      	push	{r7, lr}
    faa6:	b08a      	sub	sp, #40	; 0x28
    faa8:	af00      	add	r7, sp, #0
    faaa:	0002      	movs	r2, r0
    faac:	1dfb      	adds	r3, r7, #7
    faae:	701a      	strb	r2, [r3, #0]
	_autoCalc = false; // Workaround so that calibrate doesnt include the current offset
    fab0:	4b6b      	ldr	r3, [pc, #428]	; (fc60 <calibrate+0x1bc>)
    fab2:	2200      	movs	r2, #0
    fab4:	701a      	strb	r2, [r3, #0]
	//uint8_t data[6] = {0, 0, 0, 0, 0, 0};
	uint16_t samples = 0;
    fab6:	2326      	movs	r3, #38	; 0x26
    fab8:	18fb      	adds	r3, r7, r3
    faba:	2200      	movs	r2, #0
    fabc:	801a      	strh	r2, [r3, #0]
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
    fabe:	2314      	movs	r3, #20
    fac0:	18fb      	adds	r3, r7, r3
    fac2:	2200      	movs	r2, #0
    fac4:	601a      	str	r2, [r3, #0]
    fac6:	2314      	movs	r3, #20
    fac8:	18fb      	adds	r3, r7, r3
    faca:	2200      	movs	r2, #0
    facc:	605a      	str	r2, [r3, #4]
    face:	2314      	movs	r3, #20
    fad0:	18fb      	adds	r3, r7, r3
    fad2:	2200      	movs	r2, #0
    fad4:	609a      	str	r2, [r3, #8]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
    fad6:	2308      	movs	r3, #8
    fad8:	18fb      	adds	r3, r7, r3
    fada:	2200      	movs	r2, #0
    fadc:	601a      	str	r2, [r3, #0]
    fade:	2308      	movs	r3, #8
    fae0:	18fb      	adds	r3, r7, r3
    fae2:	2200      	movs	r2, #0
    fae4:	605a      	str	r2, [r3, #4]
    fae6:	2308      	movs	r3, #8
    fae8:	18fb      	adds	r3, r7, r3
    faea:	2200      	movs	r2, #0
    faec:	609a      	str	r2, [r3, #8]
	
	// Turn on FIFO and set threshold to 32 samples
#ifdef HW_3v4
	enableFIFO(true);
    faee:	2001      	movs	r0, #1
    faf0:	4b5c      	ldr	r3, [pc, #368]	; (fc64 <calibrate+0x1c0>)
    faf2:	4798      	blx	r3
	setFIFO(FIFO_THS, 0x1F);
    faf4:	211f      	movs	r1, #31
    faf6:	2001      	movs	r0, #1
    faf8:	4b5b      	ldr	r3, [pc, #364]	; (fc68 <calibrate+0x1c4>)
    fafa:	4798      	blx	r3
	while (samples < 0x1F)
    fafc:	e009      	b.n	fb12 <calibrate+0x6e>
	{
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
    fafe:	202f      	movs	r0, #47	; 0x2f
    fb00:	4b5a      	ldr	r3, [pc, #360]	; (fc6c <calibrate+0x1c8>)
    fb02:	4798      	blx	r3
    fb04:	0003      	movs	r3, r0
    fb06:	b29a      	uxth	r2, r3
    fb08:	2326      	movs	r3, #38	; 0x26
    fb0a:	18fb      	adds	r3, r7, r3
    fb0c:	213f      	movs	r1, #63	; 0x3f
    fb0e:	400a      	ands	r2, r1
    fb10:	801a      	strh	r2, [r3, #0]
	while (samples < 0x1F)
    fb12:	2326      	movs	r3, #38	; 0x26
    fb14:	18fb      	adds	r3, r7, r3
    fb16:	881b      	ldrh	r3, [r3, #0]
    fb18:	2b1e      	cmp	r3, #30
    fb1a:	d9f0      	bls.n	fafe <calibrate+0x5a>
	while (samples < 0x003C)
	{
		samples = (((xgReadByte(FIFO_STATUS2) & 0x0F)<<8)|(xgReadByte(FIFO_STATUS1))); // Read number of stored samples
	}
#endif
	for(ii = 0; ii < samples ; ii++) 
    fb1c:	2300      	movs	r3, #0
    fb1e:	623b      	str	r3, [r7, #32]
    fb20:	e042      	b.n	fba8 <calibrate+0x104>
	{	// Read the gyro data stored in the FIFO
		readGyro();
    fb22:	4b53      	ldr	r3, [pc, #332]	; (fc70 <calibrate+0x1cc>)
    fb24:	4798      	blx	r3
		gBiasRawTemp[0] += gx;
    fb26:	2308      	movs	r3, #8
    fb28:	18fb      	adds	r3, r7, r3
    fb2a:	681b      	ldr	r3, [r3, #0]
    fb2c:	4a51      	ldr	r2, [pc, #324]	; (fc74 <calibrate+0x1d0>)
    fb2e:	2100      	movs	r1, #0
    fb30:	5e52      	ldrsh	r2, [r2, r1]
    fb32:	189a      	adds	r2, r3, r2
    fb34:	2308      	movs	r3, #8
    fb36:	18fb      	adds	r3, r7, r3
    fb38:	601a      	str	r2, [r3, #0]
		gBiasRawTemp[1] += gy;
    fb3a:	2308      	movs	r3, #8
    fb3c:	18fb      	adds	r3, r7, r3
    fb3e:	685b      	ldr	r3, [r3, #4]
    fb40:	4a4d      	ldr	r2, [pc, #308]	; (fc78 <calibrate+0x1d4>)
    fb42:	2100      	movs	r1, #0
    fb44:	5e52      	ldrsh	r2, [r2, r1]
    fb46:	189a      	adds	r2, r3, r2
    fb48:	2308      	movs	r3, #8
    fb4a:	18fb      	adds	r3, r7, r3
    fb4c:	605a      	str	r2, [r3, #4]
		gBiasRawTemp[2] += gz;
    fb4e:	2308      	movs	r3, #8
    fb50:	18fb      	adds	r3, r7, r3
    fb52:	689b      	ldr	r3, [r3, #8]
    fb54:	4a49      	ldr	r2, [pc, #292]	; (fc7c <calibrate+0x1d8>)
    fb56:	2100      	movs	r1, #0
    fb58:	5e52      	ldrsh	r2, [r2, r1]
    fb5a:	189a      	adds	r2, r3, r2
    fb5c:	2308      	movs	r3, #8
    fb5e:	18fb      	adds	r3, r7, r3
    fb60:	609a      	str	r2, [r3, #8]
		readAccel();
    fb62:	4b47      	ldr	r3, [pc, #284]	; (fc80 <calibrate+0x1dc>)
    fb64:	4798      	blx	r3
		aBiasRawTemp[0] += ax;
    fb66:	2314      	movs	r3, #20
    fb68:	18fb      	adds	r3, r7, r3
    fb6a:	681b      	ldr	r3, [r3, #0]
    fb6c:	4a45      	ldr	r2, [pc, #276]	; (fc84 <calibrate+0x1e0>)
    fb6e:	2100      	movs	r1, #0
    fb70:	5e52      	ldrsh	r2, [r2, r1]
    fb72:	189a      	adds	r2, r3, r2
    fb74:	2314      	movs	r3, #20
    fb76:	18fb      	adds	r3, r7, r3
    fb78:	601a      	str	r2, [r3, #0]
		aBiasRawTemp[1] += ay;
    fb7a:	2314      	movs	r3, #20
    fb7c:	18fb      	adds	r3, r7, r3
    fb7e:	685b      	ldr	r3, [r3, #4]
    fb80:	4a41      	ldr	r2, [pc, #260]	; (fc88 <calibrate+0x1e4>)
    fb82:	2100      	movs	r1, #0
    fb84:	5e52      	ldrsh	r2, [r2, r1]
    fb86:	189a      	adds	r2, r3, r2
    fb88:	2314      	movs	r3, #20
    fb8a:	18fb      	adds	r3, r7, r3
    fb8c:	605a      	str	r2, [r3, #4]
		aBiasRawTemp[2] += az;
    fb8e:	2314      	movs	r3, #20
    fb90:	18fb      	adds	r3, r7, r3
    fb92:	689b      	ldr	r3, [r3, #8]
    fb94:	4a3d      	ldr	r2, [pc, #244]	; (fc8c <calibrate+0x1e8>)
    fb96:	2100      	movs	r1, #0
    fb98:	5e52      	ldrsh	r2, [r2, r1]
    fb9a:	189a      	adds	r2, r3, r2
    fb9c:	2314      	movs	r3, #20
    fb9e:	18fb      	adds	r3, r7, r3
    fba0:	609a      	str	r2, [r3, #8]
	for(ii = 0; ii < samples ; ii++) 
    fba2:	6a3b      	ldr	r3, [r7, #32]
    fba4:	3301      	adds	r3, #1
    fba6:	623b      	str	r3, [r7, #32]
    fba8:	2326      	movs	r3, #38	; 0x26
    fbaa:	18fb      	adds	r3, r7, r3
    fbac:	881a      	ldrh	r2, [r3, #0]
    fbae:	6a3b      	ldr	r3, [r7, #32]
    fbb0:	429a      	cmp	r2, r3
    fbb2:	dcb6      	bgt.n	fb22 <calibrate+0x7e>
	}  
	for (ii = 0; ii < 3; ii++)
    fbb4:	2300      	movs	r3, #0
    fbb6:	623b      	str	r3, [r7, #32]
    fbb8:	e03c      	b.n	fc34 <calibrate+0x190>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
    fbba:	2308      	movs	r3, #8
    fbbc:	18fb      	adds	r3, r7, r3
    fbbe:	6a3a      	ldr	r2, [r7, #32]
    fbc0:	0092      	lsls	r2, r2, #2
    fbc2:	58d2      	ldr	r2, [r2, r3]
    fbc4:	2326      	movs	r3, #38	; 0x26
    fbc6:	18fb      	adds	r3, r7, r3
    fbc8:	8819      	ldrh	r1, [r3, #0]
    fbca:	4b31      	ldr	r3, [pc, #196]	; (fc90 <calibrate+0x1ec>)
    fbcc:	0010      	movs	r0, r2
    fbce:	4798      	blx	r3
    fbd0:	0003      	movs	r3, r0
    fbd2:	b219      	sxth	r1, r3
    fbd4:	4b2f      	ldr	r3, [pc, #188]	; (fc94 <calibrate+0x1f0>)
    fbd6:	6a3a      	ldr	r2, [r7, #32]
    fbd8:	0052      	lsls	r2, r2, #1
    fbda:	52d1      	strh	r1, [r2, r3]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
    fbdc:	4b2d      	ldr	r3, [pc, #180]	; (fc94 <calibrate+0x1f0>)
    fbde:	6a3a      	ldr	r2, [r7, #32]
    fbe0:	0052      	lsls	r2, r2, #1
    fbe2:	5ed3      	ldrsh	r3, [r2, r3]
    fbe4:	0018      	movs	r0, r3
    fbe6:	4b2c      	ldr	r3, [pc, #176]	; (fc98 <calibrate+0x1f4>)
    fbe8:	4798      	blx	r3
    fbea:	1c01      	adds	r1, r0, #0
    fbec:	4b2b      	ldr	r3, [pc, #172]	; (fc9c <calibrate+0x1f8>)
    fbee:	6a3a      	ldr	r2, [r7, #32]
    fbf0:	0092      	lsls	r2, r2, #2
    fbf2:	50d1      	str	r1, [r2, r3]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
    fbf4:	2314      	movs	r3, #20
    fbf6:	18fb      	adds	r3, r7, r3
    fbf8:	6a3a      	ldr	r2, [r7, #32]
    fbfa:	0092      	lsls	r2, r2, #2
    fbfc:	58d2      	ldr	r2, [r2, r3]
    fbfe:	2326      	movs	r3, #38	; 0x26
    fc00:	18fb      	adds	r3, r7, r3
    fc02:	8819      	ldrh	r1, [r3, #0]
    fc04:	4b22      	ldr	r3, [pc, #136]	; (fc90 <calibrate+0x1ec>)
    fc06:	0010      	movs	r0, r2
    fc08:	4798      	blx	r3
    fc0a:	0003      	movs	r3, r0
    fc0c:	b219      	sxth	r1, r3
    fc0e:	4b24      	ldr	r3, [pc, #144]	; (fca0 <calibrate+0x1fc>)
    fc10:	6a3a      	ldr	r2, [r7, #32]
    fc12:	0052      	lsls	r2, r2, #1
    fc14:	52d1      	strh	r1, [r2, r3]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
    fc16:	4b22      	ldr	r3, [pc, #136]	; (fca0 <calibrate+0x1fc>)
    fc18:	6a3a      	ldr	r2, [r7, #32]
    fc1a:	0052      	lsls	r2, r2, #1
    fc1c:	5ed3      	ldrsh	r3, [r2, r3]
    fc1e:	0018      	movs	r0, r3
    fc20:	4b20      	ldr	r3, [pc, #128]	; (fca4 <calibrate+0x200>)
    fc22:	4798      	blx	r3
    fc24:	1c01      	adds	r1, r0, #0
    fc26:	4b20      	ldr	r3, [pc, #128]	; (fca8 <calibrate+0x204>)
    fc28:	6a3a      	ldr	r2, [r7, #32]
    fc2a:	0092      	lsls	r2, r2, #2
    fc2c:	50d1      	str	r1, [r2, r3]
	for (ii = 0; ii < 3; ii++)
    fc2e:	6a3b      	ldr	r3, [r7, #32]
    fc30:	3301      	adds	r3, #1
    fc32:	623b      	str	r3, [r7, #32]
    fc34:	6a3b      	ldr	r3, [r7, #32]
    fc36:	2b02      	cmp	r3, #2
    fc38:	ddbf      	ble.n	fbba <calibrate+0x116>
	}

#ifdef HW_3v4
	enableFIFO(false);
    fc3a:	2000      	movs	r0, #0
    fc3c:	4b09      	ldr	r3, [pc, #36]	; (fc64 <calibrate+0x1c0>)
    fc3e:	4798      	blx	r3
#endif
	setFIFO(FIFO_OFF, 0x00);
    fc40:	2100      	movs	r1, #0
    fc42:	2000      	movs	r0, #0
    fc44:	4b08      	ldr	r3, [pc, #32]	; (fc68 <calibrate+0x1c4>)
    fc46:	4798      	blx	r3
	
	if (autoCalc) _autoCalc = true;
    fc48:	1dfb      	adds	r3, r7, #7
    fc4a:	781b      	ldrb	r3, [r3, #0]
    fc4c:	2b00      	cmp	r3, #0
    fc4e:	d002      	beq.n	fc56 <calibrate+0x1b2>
    fc50:	4b03      	ldr	r3, [pc, #12]	; (fc60 <calibrate+0x1bc>)
    fc52:	2201      	movs	r2, #1
    fc54:	701a      	strb	r2, [r3, #0]
}
    fc56:	46c0      	nop			; (mov r8, r8)
    fc58:	46bd      	mov	sp, r7
    fc5a:	b00a      	add	sp, #40	; 0x28
    fc5c:	bd80      	pop	{r7, pc}
    fc5e:	46c0      	nop			; (mov r8, r8)
    fc60:	20000e1c 	.word	0x20000e1c
    fc64:	00010185 	.word	0x00010185
    fc68:	000101e9 	.word	0x000101e9
    fc6c:	00010331 	.word	0x00010331
    fc70:	0000ff7d 	.word	0x0000ff7d
    fc74:	20000318 	.word	0x20000318
    fc78:	2000031a 	.word	0x2000031a
    fc7c:	2000031c 	.word	0x2000031c
    fc80:	0000fdf1 	.word	0x0000fdf1
    fc84:	2000031e 	.word	0x2000031e
    fc88:	20000320 	.word	0x20000320
    fc8c:	20000322 	.word	0x20000322
    fc90:	00019ad9 	.word	0x00019ad9
    fc94:	2000147c 	.word	0x2000147c
    fc98:	00010049 	.word	0x00010049
    fc9c:	20001a9c 	.word	0x20001a9c
    fca0:	20001484 	.word	0x20001484
    fca4:	00010081 	.word	0x00010081
    fca8:	200005b0 	.word	0x200005b0

0000fcac <initMag>:
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
	#endif
}

void initMag()
{
    fcac:	b580      	push	{r7, lr}
    fcae:	b082      	sub	sp, #8
    fcb0:	af00      	add	r7, sp, #0
#ifdef HW_3v4
	uint8_t tempRegValue = 0;
    fcb2:	1dfb      	adds	r3, r7, #7
    fcb4:	2200      	movs	r2, #0
    fcb6:	701a      	strb	r2, [r3, #0]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
    fcb8:	4b4b      	ldr	r3, [pc, #300]	; (fde8 <initMag+0x13c>)
    fcba:	2222      	movs	r2, #34	; 0x22
    fcbc:	5c9b      	ldrb	r3, [r3, r2]
    fcbe:	2b00      	cmp	r3, #0
    fcc0:	d006      	beq.n	fcd0 <initMag+0x24>
    fcc2:	1dfb      	adds	r3, r7, #7
    fcc4:	1dfa      	adds	r2, r7, #7
    fcc6:	7812      	ldrb	r2, [r2, #0]
    fcc8:	2180      	movs	r1, #128	; 0x80
    fcca:	4249      	negs	r1, r1
    fccc:	430a      	orrs	r2, r1
    fcce:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
    fcd0:	4b45      	ldr	r3, [pc, #276]	; (fde8 <initMag+0x13c>)
    fcd2:	2223      	movs	r2, #35	; 0x23
    fcd4:	5c9b      	ldrb	r3, [r3, r2]
    fcd6:	015b      	lsls	r3, r3, #5
    fcd8:	b25b      	sxtb	r3, r3
    fcda:	2260      	movs	r2, #96	; 0x60
    fcdc:	4013      	ands	r3, r2
    fcde:	b25a      	sxtb	r2, r3
    fce0:	1dfb      	adds	r3, r7, #7
    fce2:	781b      	ldrb	r3, [r3, #0]
    fce4:	b25b      	sxtb	r3, r3
    fce6:	4313      	orrs	r3, r2
    fce8:	b25a      	sxtb	r2, r3
    fcea:	1dfb      	adds	r3, r7, #7
    fcec:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
    fcee:	4b3e      	ldr	r3, [pc, #248]	; (fde8 <initMag+0x13c>)
    fcf0:	2221      	movs	r2, #33	; 0x21
    fcf2:	5c9b      	ldrb	r3, [r3, r2]
    fcf4:	009b      	lsls	r3, r3, #2
    fcf6:	b25b      	sxtb	r3, r3
    fcf8:	221c      	movs	r2, #28
    fcfa:	4013      	ands	r3, r2
    fcfc:	b25a      	sxtb	r2, r3
    fcfe:	1dfb      	adds	r3, r7, #7
    fd00:	781b      	ldrb	r3, [r3, #0]
    fd02:	b25b      	sxtb	r3, r3
    fd04:	4313      	orrs	r3, r2
    fd06:	b25a      	sxtb	r2, r3
    fd08:	1dfb      	adds	r3, r7, #7
    fd0a:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG1_M, tempRegValue);
    fd0c:	1dfb      	adds	r3, r7, #7
    fd0e:	781b      	ldrb	r3, [r3, #0]
    fd10:	0019      	movs	r1, r3
    fd12:	2020      	movs	r0, #32
    fd14:	4b35      	ldr	r3, [pc, #212]	; (fdec <initMag+0x140>)
    fd16:	4798      	blx	r3
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
    fd18:	1dfb      	adds	r3, r7, #7
    fd1a:	2200      	movs	r2, #0
    fd1c:	701a      	strb	r2, [r3, #0]
	switch (settings.mag.scale)
    fd1e:	4b32      	ldr	r3, [pc, #200]	; (fde8 <initMag+0x13c>)
    fd20:	2220      	movs	r2, #32
    fd22:	5c9b      	ldrb	r3, [r3, r2]
    fd24:	2b0c      	cmp	r3, #12
    fd26:	d00a      	beq.n	fd3e <initMag+0x92>
    fd28:	2b10      	cmp	r3, #16
    fd2a:	d00f      	beq.n	fd4c <initMag+0xa0>
    fd2c:	2b08      	cmp	r3, #8
    fd2e:	d114      	bne.n	fd5a <initMag+0xae>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
    fd30:	1dfb      	adds	r3, r7, #7
    fd32:	1dfa      	adds	r2, r7, #7
    fd34:	7812      	ldrb	r2, [r2, #0]
    fd36:	2120      	movs	r1, #32
    fd38:	430a      	orrs	r2, r1
    fd3a:	701a      	strb	r2, [r3, #0]
		break;
    fd3c:	e00d      	b.n	fd5a <initMag+0xae>
	case 12:
		tempRegValue |= (0x2 << 5);
    fd3e:	1dfb      	adds	r3, r7, #7
    fd40:	1dfa      	adds	r2, r7, #7
    fd42:	7812      	ldrb	r2, [r2, #0]
    fd44:	2140      	movs	r1, #64	; 0x40
    fd46:	430a      	orrs	r2, r1
    fd48:	701a      	strb	r2, [r3, #0]
		break;
    fd4a:	e006      	b.n	fd5a <initMag+0xae>
	case 16:
		tempRegValue |= (0x3 << 5);
    fd4c:	1dfb      	adds	r3, r7, #7
    fd4e:	1dfa      	adds	r2, r7, #7
    fd50:	7812      	ldrb	r2, [r2, #0]
    fd52:	2160      	movs	r1, #96	; 0x60
    fd54:	430a      	orrs	r2, r1
    fd56:	701a      	strb	r2, [r3, #0]
		break;
    fd58:	46c0      	nop			; (mov r8, r8)
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
    fd5a:	1dfb      	adds	r3, r7, #7
    fd5c:	781b      	ldrb	r3, [r3, #0]
    fd5e:	0019      	movs	r1, r3
    fd60:	2021      	movs	r0, #33	; 0x21
    fd62:	4b22      	ldr	r3, [pc, #136]	; (fdec <initMag+0x140>)
    fd64:	4798      	blx	r3
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
    fd66:	1dfb      	adds	r3, r7, #7
    fd68:	2200      	movs	r2, #0
    fd6a:	701a      	strb	r2, [r3, #0]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
    fd6c:	4b1e      	ldr	r3, [pc, #120]	; (fde8 <initMag+0x13c>)
    fd6e:	2225      	movs	r2, #37	; 0x25
    fd70:	5c9b      	ldrb	r3, [r3, r2]
    fd72:	2b00      	cmp	r3, #0
    fd74:	d005      	beq.n	fd82 <initMag+0xd6>
    fd76:	1dfb      	adds	r3, r7, #7
    fd78:	1dfa      	adds	r2, r7, #7
    fd7a:	7812      	ldrb	r2, [r2, #0]
    fd7c:	2120      	movs	r1, #32
    fd7e:	430a      	orrs	r2, r1
    fd80:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
    fd82:	4b19      	ldr	r3, [pc, #100]	; (fde8 <initMag+0x13c>)
    fd84:	2226      	movs	r2, #38	; 0x26
    fd86:	5c9b      	ldrb	r3, [r3, r2]
    fd88:	b25b      	sxtb	r3, r3
    fd8a:	2203      	movs	r2, #3
    fd8c:	4013      	ands	r3, r2
    fd8e:	b25a      	sxtb	r2, r3
    fd90:	1dfb      	adds	r3, r7, #7
    fd92:	781b      	ldrb	r3, [r3, #0]
    fd94:	b25b      	sxtb	r3, r3
    fd96:	4313      	orrs	r3, r2
    fd98:	b25a      	sxtb	r2, r3
    fd9a:	1dfb      	adds	r3, r7, #7
    fd9c:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
    fd9e:	1dfb      	adds	r3, r7, #7
    fda0:	781b      	ldrb	r3, [r3, #0]
    fda2:	0019      	movs	r1, r3
    fda4:	2022      	movs	r0, #34	; 0x22
    fda6:	4b11      	ldr	r3, [pc, #68]	; (fdec <initMag+0x140>)
    fda8:	4798      	blx	r3
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
    fdaa:	1dfb      	adds	r3, r7, #7
    fdac:	2200      	movs	r2, #0
    fdae:	701a      	strb	r2, [r3, #0]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
    fdb0:	4b0d      	ldr	r3, [pc, #52]	; (fde8 <initMag+0x13c>)
    fdb2:	2224      	movs	r2, #36	; 0x24
    fdb4:	5c9b      	ldrb	r3, [r3, r2]
    fdb6:	009b      	lsls	r3, r3, #2
    fdb8:	b2da      	uxtb	r2, r3
    fdba:	1dfb      	adds	r3, r7, #7
    fdbc:	210c      	movs	r1, #12
    fdbe:	400a      	ands	r2, r1
    fdc0:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG4_M, tempRegValue);
    fdc2:	1dfb      	adds	r3, r7, #7
    fdc4:	781b      	ldrb	r3, [r3, #0]
    fdc6:	0019      	movs	r1, r3
    fdc8:	2023      	movs	r0, #35	; 0x23
    fdca:	4b08      	ldr	r3, [pc, #32]	; (fdec <initMag+0x140>)
    fdcc:	4798      	blx	r3
	
	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
    fdce:	1dfb      	adds	r3, r7, #7
    fdd0:	2200      	movs	r2, #0
    fdd2:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG5_M, tempRegValue);
    fdd4:	1dfb      	adds	r3, r7, #7
    fdd6:	781b      	ldrb	r3, [r3, #0]
    fdd8:	0019      	movs	r1, r3
    fdda:	2024      	movs	r0, #36	; 0x24
    fddc:	4b03      	ldr	r3, [pc, #12]	; (fdec <initMag+0x140>)
    fdde:	4798      	blx	r3
#endif
}
    fde0:	46c0      	nop			; (mov r8, r8)
    fde2:	46bd      	mov	sp, r7
    fde4:	b002      	add	sp, #8
    fde6:	bd80      	pop	{r7, pc}
    fde8:	2000090c 	.word	0x2000090c
    fdec:	000102fd 	.word	0x000102fd

0000fdf0 <readAccel>:
#endif
	return 0;
}

void readAccel()
{
    fdf0:	b580      	push	{r7, lr}
    fdf2:	b082      	sub	sp, #8
    fdf4:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp	
#ifdef HW_3v4
	xgReadBytes(OUT_X_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
    fdf6:	003b      	movs	r3, r7
    fdf8:	2206      	movs	r2, #6
    fdfa:	0019      	movs	r1, r3
    fdfc:	2028      	movs	r0, #40	; 0x28
    fdfe:	4b29      	ldr	r3, [pc, #164]	; (fea4 <readAccel+0xb4>)
    fe00:	4798      	blx	r3
#endif
#if  defined(HW_4v0) || defined(HW_4v1)
	xgReadBytes(OUTX_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
#endif
	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
    fe02:	003b      	movs	r3, r7
    fe04:	785b      	ldrb	r3, [r3, #1]
    fe06:	021b      	lsls	r3, r3, #8
    fe08:	b21a      	sxth	r2, r3
    fe0a:	003b      	movs	r3, r7
    fe0c:	781b      	ldrb	r3, [r3, #0]
    fe0e:	b21b      	sxth	r3, r3
    fe10:	4313      	orrs	r3, r2
    fe12:	b21a      	sxth	r2, r3
    fe14:	4b24      	ldr	r3, [pc, #144]	; (fea8 <readAccel+0xb8>)
    fe16:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
    fe18:	003b      	movs	r3, r7
    fe1a:	78db      	ldrb	r3, [r3, #3]
    fe1c:	021b      	lsls	r3, r3, #8
    fe1e:	b21a      	sxth	r2, r3
    fe20:	003b      	movs	r3, r7
    fe22:	789b      	ldrb	r3, [r3, #2]
    fe24:	b21b      	sxth	r3, r3
    fe26:	4313      	orrs	r3, r2
    fe28:	b21a      	sxth	r2, r3
    fe2a:	4b20      	ldr	r3, [pc, #128]	; (feac <readAccel+0xbc>)
    fe2c:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
    fe2e:	003b      	movs	r3, r7
    fe30:	795b      	ldrb	r3, [r3, #5]
    fe32:	021b      	lsls	r3, r3, #8
    fe34:	b21a      	sxth	r2, r3
    fe36:	003b      	movs	r3, r7
    fe38:	791b      	ldrb	r3, [r3, #4]
    fe3a:	b21b      	sxth	r3, r3
    fe3c:	4313      	orrs	r3, r2
    fe3e:	b21a      	sxth	r2, r3
    fe40:	4b1b      	ldr	r3, [pc, #108]	; (feb0 <readAccel+0xc0>)
    fe42:	801a      	strh	r2, [r3, #0]
	if (_autoCalc)
    fe44:	4b1b      	ldr	r3, [pc, #108]	; (feb4 <readAccel+0xc4>)
    fe46:	781b      	ldrb	r3, [r3, #0]
    fe48:	2b00      	cmp	r3, #0
    fe4a:	d026      	beq.n	fe9a <readAccel+0xaa>
	{
		ax -= aBiasRaw[X_AXIS];
    fe4c:	4b16      	ldr	r3, [pc, #88]	; (fea8 <readAccel+0xb8>)
    fe4e:	2200      	movs	r2, #0
    fe50:	5e9b      	ldrsh	r3, [r3, r2]
    fe52:	b29a      	uxth	r2, r3
    fe54:	4b18      	ldr	r3, [pc, #96]	; (feb8 <readAccel+0xc8>)
    fe56:	2100      	movs	r1, #0
    fe58:	5e5b      	ldrsh	r3, [r3, r1]
    fe5a:	b29b      	uxth	r3, r3
    fe5c:	1ad3      	subs	r3, r2, r3
    fe5e:	b29b      	uxth	r3, r3
    fe60:	b21a      	sxth	r2, r3
    fe62:	4b11      	ldr	r3, [pc, #68]	; (fea8 <readAccel+0xb8>)
    fe64:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
    fe66:	4b11      	ldr	r3, [pc, #68]	; (feac <readAccel+0xbc>)
    fe68:	2200      	movs	r2, #0
    fe6a:	5e9b      	ldrsh	r3, [r3, r2]
    fe6c:	b29a      	uxth	r2, r3
    fe6e:	4b12      	ldr	r3, [pc, #72]	; (feb8 <readAccel+0xc8>)
    fe70:	2102      	movs	r1, #2
    fe72:	5e5b      	ldrsh	r3, [r3, r1]
    fe74:	b29b      	uxth	r3, r3
    fe76:	1ad3      	subs	r3, r2, r3
    fe78:	b29b      	uxth	r3, r3
    fe7a:	b21a      	sxth	r2, r3
    fe7c:	4b0b      	ldr	r3, [pc, #44]	; (feac <readAccel+0xbc>)
    fe7e:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
    fe80:	4b0b      	ldr	r3, [pc, #44]	; (feb0 <readAccel+0xc0>)
    fe82:	2200      	movs	r2, #0
    fe84:	5e9b      	ldrsh	r3, [r3, r2]
    fe86:	b29a      	uxth	r2, r3
    fe88:	4b0b      	ldr	r3, [pc, #44]	; (feb8 <readAccel+0xc8>)
    fe8a:	2104      	movs	r1, #4
    fe8c:	5e5b      	ldrsh	r3, [r3, r1]
    fe8e:	b29b      	uxth	r3, r3
    fe90:	1ad3      	subs	r3, r2, r3
    fe92:	b29b      	uxth	r3, r3
    fe94:	b21a      	sxth	r2, r3
    fe96:	4b06      	ldr	r3, [pc, #24]	; (feb0 <readAccel+0xc0>)
    fe98:	801a      	strh	r2, [r3, #0]
	}
}
    fe9a:	46c0      	nop			; (mov r8, r8)
    fe9c:	46bd      	mov	sp, r7
    fe9e:	b002      	add	sp, #8
    fea0:	bd80      	pop	{r7, pc}
    fea2:	46c0      	nop			; (mov r8, r8)
    fea4:	00010361 	.word	0x00010361
    fea8:	2000031e 	.word	0x2000031e
    feac:	20000320 	.word	0x20000320
    feb0:	20000322 	.word	0x20000322
    feb4:	20000e1c 	.word	0x20000e1c
    feb8:	20001484 	.word	0x20001484

0000febc <readTemp>:
#define TEMP_AVG_NUM 10
//float IMU_temp_avg = 25.0;
uint32_t IMU_temp_total = 125.0; // 25 * TEMP_AVG_NUM
uint16_t IMU_temp_buf[TEMP_AVG_NUM];//*//
void readTemp()
{
    febc:	b580      	push	{r7, lr}
    febe:	b082      	sub	sp, #8
    fec0:	af00      	add	r7, sp, #0
	static uint8_t temp_avg_index = 0;

	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp	
	xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
    fec2:	1d3b      	adds	r3, r7, #4
    fec4:	2202      	movs	r2, #2
    fec6:	0019      	movs	r1, r3
    fec8:	2015      	movs	r0, #21
    feca:	4b26      	ldr	r3, [pc, #152]	; (ff64 <readTemp+0xa8>)
    fecc:	4798      	blx	r3
	temperature_raw = ((int16_t)temp[1] << 8) | temp[0];
    fece:	1d3b      	adds	r3, r7, #4
    fed0:	785b      	ldrb	r3, [r3, #1]
    fed2:	021b      	lsls	r3, r3, #8
    fed4:	b21a      	sxth	r2, r3
    fed6:	1d3b      	adds	r3, r7, #4
    fed8:	781b      	ldrb	r3, [r3, #0]
    feda:	b21b      	sxth	r3, r3
    fedc:	4313      	orrs	r3, r2
    fede:	b21a      	sxth	r2, r3
    fee0:	4b21      	ldr	r3, [pc, #132]	; (ff68 <readTemp+0xac>)
    fee2:	801a      	strh	r2, [r3, #0]
	if(IS_LSM6DS3) {
    fee4:	4b21      	ldr	r3, [pc, #132]	; (ff6c <readTemp+0xb0>)
    fee6:	781b      	ldrb	r3, [r3, #0]
    fee8:	2b00      	cmp	r3, #0
    feea:	d01a      	beq.n	ff22 <readTemp+0x66>
		temperature_raw += 400; // Adjust for the 25 deg offset of the sensor
    feec:	4b1e      	ldr	r3, [pc, #120]	; (ff68 <readTemp+0xac>)
    feee:	2200      	movs	r2, #0
    fef0:	5e9b      	ldrsh	r3, [r3, r2]
    fef2:	b29b      	uxth	r3, r3
    fef4:	3391      	adds	r3, #145	; 0x91
    fef6:	33ff      	adds	r3, #255	; 0xff
    fef8:	b29b      	uxth	r3, r3
    fefa:	b21a      	sxth	r2, r3
    fefc:	4b1a      	ldr	r3, [pc, #104]	; (ff68 <readTemp+0xac>)
    fefe:	801a      	strh	r2, [r3, #0]
		IMU_temp = (((float)temperature_raw)/16.0);
    ff00:	4b19      	ldr	r3, [pc, #100]	; (ff68 <readTemp+0xac>)
    ff02:	2200      	movs	r2, #0
    ff04:	5e9a      	ldrsh	r2, [r3, r2]
    ff06:	4b1a      	ldr	r3, [pc, #104]	; (ff70 <readTemp+0xb4>)
    ff08:	0010      	movs	r0, r2
    ff0a:	4798      	blx	r3
    ff0c:	1c02      	adds	r2, r0, #0
    ff0e:	4b19      	ldr	r3, [pc, #100]	; (ff74 <readTemp+0xb8>)
    ff10:	2183      	movs	r1, #131	; 0x83
    ff12:	05c9      	lsls	r1, r1, #23
    ff14:	1c10      	adds	r0, r2, #0
    ff16:	4798      	blx	r3
    ff18:	1c03      	adds	r3, r0, #0
    ff1a:	1c1a      	adds	r2, r3, #0
    ff1c:	4b16      	ldr	r3, [pc, #88]	; (ff78 <readTemp+0xbc>)
    ff1e:	601a      	str	r2, [r3, #0]
	IMU_temp_buf[temp_avg_index] = temperature_raw;
	temperature_raw = IMU_temp_total/TEMP_AVG_NUM;
	temp_avg_index++;
	if(temp_avg_index >= TEMP_AVG_NUM)
	temp_avg_index = 0;//*/
}
    ff20:	e01b      	b.n	ff5a <readTemp+0x9e>
		temperature_raw += 6400; // Adjust for the 25 deg offset of the sensor
    ff22:	4b11      	ldr	r3, [pc, #68]	; (ff68 <readTemp+0xac>)
    ff24:	2200      	movs	r2, #0
    ff26:	5e9b      	ldrsh	r3, [r3, r2]
    ff28:	b29b      	uxth	r3, r3
    ff2a:	22c8      	movs	r2, #200	; 0xc8
    ff2c:	0152      	lsls	r2, r2, #5
    ff2e:	4694      	mov	ip, r2
    ff30:	4463      	add	r3, ip
    ff32:	b29b      	uxth	r3, r3
    ff34:	b21a      	sxth	r2, r3
    ff36:	4b0c      	ldr	r3, [pc, #48]	; (ff68 <readTemp+0xac>)
    ff38:	801a      	strh	r2, [r3, #0]
		IMU_temp = (((float)temperature_raw)/256.0);
    ff3a:	4b0b      	ldr	r3, [pc, #44]	; (ff68 <readTemp+0xac>)
    ff3c:	2200      	movs	r2, #0
    ff3e:	5e9a      	ldrsh	r2, [r3, r2]
    ff40:	4b0b      	ldr	r3, [pc, #44]	; (ff70 <readTemp+0xb4>)
    ff42:	0010      	movs	r0, r2
    ff44:	4798      	blx	r3
    ff46:	1c02      	adds	r2, r0, #0
    ff48:	4b0a      	ldr	r3, [pc, #40]	; (ff74 <readTemp+0xb8>)
    ff4a:	2187      	movs	r1, #135	; 0x87
    ff4c:	05c9      	lsls	r1, r1, #23
    ff4e:	1c10      	adds	r0, r2, #0
    ff50:	4798      	blx	r3
    ff52:	1c03      	adds	r3, r0, #0
    ff54:	1c1a      	adds	r2, r3, #0
    ff56:	4b08      	ldr	r3, [pc, #32]	; (ff78 <readTemp+0xbc>)
    ff58:	601a      	str	r2, [r3, #0]
}
    ff5a:	46c0      	nop			; (mov r8, r8)
    ff5c:	46bd      	mov	sp, r7
    ff5e:	b002      	add	sp, #8
    ff60:	bd80      	pop	{r7, pc}
    ff62:	46c0      	nop			; (mov r8, r8)
    ff64:	00010361 	.word	0x00010361
    ff68:	20000ebc 	.word	0x20000ebc
    ff6c:	20000390 	.word	0x20000390
    ff70:	0001ab1d 	.word	0x0001ab1d
    ff74:	0001a185 	.word	0x0001a185
    ff78:	20001b24 	.word	0x20001b24

0000ff7c <readGyro>:

void readGyro()
{
    ff7c:	b580      	push	{r7, lr}
    ff7e:	b082      	sub	sp, #8
    ff80:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp#ifdef HW_3v4
#ifdef HW_3v4
	xgReadBytes(OUT_X_L_G, temp, 6); // Read 6 bytes, beginning at OUT_X_L_G
    ff82:	003b      	movs	r3, r7
    ff84:	2206      	movs	r2, #6
    ff86:	0019      	movs	r1, r3
    ff88:	2018      	movs	r0, #24
    ff8a:	4b29      	ldr	r3, [pc, #164]	; (10030 <readGyro+0xb4>)
    ff8c:	4798      	blx	r3
#endif
#if defined(HW_4v0) || defined(HW_4v1)
	xgReadBytes(OUTX_L_G, temp, 6); // Read 6 bytes, beginning at OUT_X_L_G
#endif
	gx = (temp[1] << 8) | temp[0]; // Store x-axis values into gx
    ff8e:	003b      	movs	r3, r7
    ff90:	785b      	ldrb	r3, [r3, #1]
    ff92:	021b      	lsls	r3, r3, #8
    ff94:	b21a      	sxth	r2, r3
    ff96:	003b      	movs	r3, r7
    ff98:	781b      	ldrb	r3, [r3, #0]
    ff9a:	b21b      	sxth	r3, r3
    ff9c:	4313      	orrs	r3, r2
    ff9e:	b21a      	sxth	r2, r3
    ffa0:	4b24      	ldr	r3, [pc, #144]	; (10034 <readGyro+0xb8>)
    ffa2:	801a      	strh	r2, [r3, #0]
	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
    ffa4:	003b      	movs	r3, r7
    ffa6:	78db      	ldrb	r3, [r3, #3]
    ffa8:	021b      	lsls	r3, r3, #8
    ffaa:	b21a      	sxth	r2, r3
    ffac:	003b      	movs	r3, r7
    ffae:	789b      	ldrb	r3, [r3, #2]
    ffb0:	b21b      	sxth	r3, r3
    ffb2:	4313      	orrs	r3, r2
    ffb4:	b21a      	sxth	r2, r3
    ffb6:	4b20      	ldr	r3, [pc, #128]	; (10038 <readGyro+0xbc>)
    ffb8:	801a      	strh	r2, [r3, #0]
	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
    ffba:	003b      	movs	r3, r7
    ffbc:	795b      	ldrb	r3, [r3, #5]
    ffbe:	021b      	lsls	r3, r3, #8
    ffc0:	b21a      	sxth	r2, r3
    ffc2:	003b      	movs	r3, r7
    ffc4:	791b      	ldrb	r3, [r3, #4]
    ffc6:	b21b      	sxth	r3, r3
    ffc8:	4313      	orrs	r3, r2
    ffca:	b21a      	sxth	r2, r3
    ffcc:	4b1b      	ldr	r3, [pc, #108]	; (1003c <readGyro+0xc0>)
    ffce:	801a      	strh	r2, [r3, #0]
	if (_autoCalc)
    ffd0:	4b1b      	ldr	r3, [pc, #108]	; (10040 <readGyro+0xc4>)
    ffd2:	781b      	ldrb	r3, [r3, #0]
    ffd4:	2b00      	cmp	r3, #0
    ffd6:	d026      	beq.n	10026 <readGyro+0xaa>
	{
		gx -= gBiasRaw[X_AXIS];
    ffd8:	4b16      	ldr	r3, [pc, #88]	; (10034 <readGyro+0xb8>)
    ffda:	2200      	movs	r2, #0
    ffdc:	5e9b      	ldrsh	r3, [r3, r2]
    ffde:	b29a      	uxth	r2, r3
    ffe0:	4b18      	ldr	r3, [pc, #96]	; (10044 <readGyro+0xc8>)
    ffe2:	2100      	movs	r1, #0
    ffe4:	5e5b      	ldrsh	r3, [r3, r1]
    ffe6:	b29b      	uxth	r3, r3
    ffe8:	1ad3      	subs	r3, r2, r3
    ffea:	b29b      	uxth	r3, r3
    ffec:	b21a      	sxth	r2, r3
    ffee:	4b11      	ldr	r3, [pc, #68]	; (10034 <readGyro+0xb8>)
    fff0:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
    fff2:	4b11      	ldr	r3, [pc, #68]	; (10038 <readGyro+0xbc>)
    fff4:	2200      	movs	r2, #0
    fff6:	5e9b      	ldrsh	r3, [r3, r2]
    fff8:	b29a      	uxth	r2, r3
    fffa:	4b12      	ldr	r3, [pc, #72]	; (10044 <readGyro+0xc8>)
    fffc:	2102      	movs	r1, #2
    fffe:	5e5b      	ldrsh	r3, [r3, r1]
   10000:	b29b      	uxth	r3, r3
   10002:	1ad3      	subs	r3, r2, r3
   10004:	b29b      	uxth	r3, r3
   10006:	b21a      	sxth	r2, r3
   10008:	4b0b      	ldr	r3, [pc, #44]	; (10038 <readGyro+0xbc>)
   1000a:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
   1000c:	4b0b      	ldr	r3, [pc, #44]	; (1003c <readGyro+0xc0>)
   1000e:	2200      	movs	r2, #0
   10010:	5e9b      	ldrsh	r3, [r3, r2]
   10012:	b29a      	uxth	r2, r3
   10014:	4b0b      	ldr	r3, [pc, #44]	; (10044 <readGyro+0xc8>)
   10016:	2104      	movs	r1, #4
   10018:	5e5b      	ldrsh	r3, [r3, r1]
   1001a:	b29b      	uxth	r3, r3
   1001c:	1ad3      	subs	r3, r2, r3
   1001e:	b29b      	uxth	r3, r3
   10020:	b21a      	sxth	r2, r3
   10022:	4b06      	ldr	r3, [pc, #24]	; (1003c <readGyro+0xc0>)
   10024:	801a      	strh	r2, [r3, #0]
	}
}
   10026:	46c0      	nop			; (mov r8, r8)
   10028:	46bd      	mov	sp, r7
   1002a:	b002      	add	sp, #8
   1002c:	bd80      	pop	{r7, pc}
   1002e:	46c0      	nop			; (mov r8, r8)
   10030:	00010361 	.word	0x00010361
   10034:	20000318 	.word	0x20000318
   10038:	2000031a 	.word	0x2000031a
   1003c:	2000031c 	.word	0x2000031c
   10040:	20000e1c 	.word	0x20000e1c
   10044:	2000147c 	.word	0x2000147c

00010048 <calcGyro>:
#endif
	return 0;
}

float calcGyro(int16_t gyro)
{
   10048:	b580      	push	{r7, lr}
   1004a:	b082      	sub	sp, #8
   1004c:	af00      	add	r7, sp, #0
   1004e:	0002      	movs	r2, r0
   10050:	1dbb      	adds	r3, r7, #6
   10052:	801a      	strh	r2, [r3, #0]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return gRes * gyro; 
   10054:	1dbb      	adds	r3, r7, #6
   10056:	2200      	movs	r2, #0
   10058:	5e9a      	ldrsh	r2, [r3, r2]
   1005a:	4b06      	ldr	r3, [pc, #24]	; (10074 <calcGyro+0x2c>)
   1005c:	0010      	movs	r0, r2
   1005e:	4798      	blx	r3
   10060:	4b05      	ldr	r3, [pc, #20]	; (10078 <calcGyro+0x30>)
   10062:	681a      	ldr	r2, [r3, #0]
   10064:	4b05      	ldr	r3, [pc, #20]	; (1007c <calcGyro+0x34>)
   10066:	1c11      	adds	r1, r2, #0
   10068:	4798      	blx	r3
   1006a:	1c03      	adds	r3, r0, #0
}
   1006c:	1c18      	adds	r0, r3, #0
   1006e:	46bd      	mov	sp, r7
   10070:	b002      	add	sp, #8
   10072:	bd80      	pop	{r7, pc}
   10074:	0001ab1d 	.word	0x0001ab1d
   10078:	2000183c 	.word	0x2000183c
   1007c:	0001a565 	.word	0x0001a565

00010080 <calcAccel>:

float calcAccel(int16_t accel)
{
   10080:	b580      	push	{r7, lr}
   10082:	b082      	sub	sp, #8
   10084:	af00      	add	r7, sp, #0
   10086:	0002      	movs	r2, r0
   10088:	1dbb      	adds	r3, r7, #6
   1008a:	801a      	strh	r2, [r3, #0]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return aRes * accel;
   1008c:	1dbb      	adds	r3, r7, #6
   1008e:	2200      	movs	r2, #0
   10090:	5e9a      	ldrsh	r2, [r3, r2]
   10092:	4b06      	ldr	r3, [pc, #24]	; (100ac <calcAccel+0x2c>)
   10094:	0010      	movs	r0, r2
   10096:	4798      	blx	r3
   10098:	4b05      	ldr	r3, [pc, #20]	; (100b0 <calcAccel+0x30>)
   1009a:	681a      	ldr	r2, [r3, #0]
   1009c:	4b05      	ldr	r3, [pc, #20]	; (100b4 <calcAccel+0x34>)
   1009e:	1c11      	adds	r1, r2, #0
   100a0:	4798      	blx	r3
   100a2:	1c03      	adds	r3, r0, #0
}
   100a4:	1c18      	adds	r0, r3, #0
   100a6:	46bd      	mov	sp, r7
   100a8:	b002      	add	sp, #8
   100aa:	bd80      	pop	{r7, pc}
   100ac:	0001ab1d 	.word	0x0001ab1d
   100b0:	20000ff8 	.word	0x20000ff8
   100b4:	0001a565 	.word	0x0001a565

000100b8 <calcgRes>:
	mWriteByte(CTRL_REG1_M, temp);
#endif
}

void calcgRes()
{
   100b8:	b580      	push	{r7, lr}
   100ba:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
   100bc:	4b08      	ldr	r3, [pc, #32]	; (100e0 <calcgRes+0x28>)
   100be:	88da      	ldrh	r2, [r3, #6]
   100c0:	4b08      	ldr	r3, [pc, #32]	; (100e4 <calcgRes+0x2c>)
   100c2:	0010      	movs	r0, r2
   100c4:	4798      	blx	r3
   100c6:	1c02      	adds	r2, r0, #0
   100c8:	4b07      	ldr	r3, [pc, #28]	; (100e8 <calcgRes+0x30>)
   100ca:	218e      	movs	r1, #142	; 0x8e
   100cc:	05c9      	lsls	r1, r1, #23
   100ce:	1c10      	adds	r0, r2, #0
   100d0:	4798      	blx	r3
   100d2:	1c03      	adds	r3, r0, #0
   100d4:	1c1a      	adds	r2, r3, #0
   100d6:	4b05      	ldr	r3, [pc, #20]	; (100ec <calcgRes+0x34>)
   100d8:	601a      	str	r2, [r3, #0]
}
   100da:	46c0      	nop			; (mov r8, r8)
   100dc:	46bd      	mov	sp, r7
   100de:	bd80      	pop	{r7, pc}
   100e0:	2000090c 	.word	0x2000090c
   100e4:	0001abbd 	.word	0x0001abbd
   100e8:	0001a185 	.word	0x0001a185
   100ec:	2000183c 	.word	0x2000183c

000100f0 <calcaRes>:

void calcaRes()
{
   100f0:	b580      	push	{r7, lr}
   100f2:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
   100f4:	4b08      	ldr	r3, [pc, #32]	; (10118 <calcaRes+0x28>)
   100f6:	7dda      	ldrb	r2, [r3, #23]
   100f8:	4b08      	ldr	r3, [pc, #32]	; (1011c <calcaRes+0x2c>)
   100fa:	0010      	movs	r0, r2
   100fc:	4798      	blx	r3
   100fe:	1c02      	adds	r2, r0, #0
   10100:	4b07      	ldr	r3, [pc, #28]	; (10120 <calcaRes+0x30>)
   10102:	218e      	movs	r1, #142	; 0x8e
   10104:	05c9      	lsls	r1, r1, #23
   10106:	1c10      	adds	r0, r2, #0
   10108:	4798      	blx	r3
   1010a:	1c03      	adds	r3, r0, #0
   1010c:	1c1a      	adds	r2, r3, #0
   1010e:	4b05      	ldr	r3, [pc, #20]	; (10124 <calcaRes+0x34>)
   10110:	601a      	str	r2, [r3, #0]
}
   10112:	46c0      	nop			; (mov r8, r8)
   10114:	46bd      	mov	sp, r7
   10116:	bd80      	pop	{r7, pc}
   10118:	2000090c 	.word	0x2000090c
   1011c:	0001abbd 	.word	0x0001abbd
   10120:	0001a185 	.word	0x0001a185
   10124:	20000ff8 	.word	0x20000ff8

00010128 <calcmRes>:

void calcmRes()
{
   10128:	b580      	push	{r7, lr}
   1012a:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
   1012c:	4b12      	ldr	r3, [pc, #72]	; (10178 <calcmRes+0x50>)
   1012e:	2220      	movs	r2, #32
   10130:	5c9b      	ldrb	r3, [r3, r2]
   10132:	2b08      	cmp	r3, #8
   10134:	d00d      	beq.n	10152 <calcmRes+0x2a>
   10136:	dc02      	bgt.n	1013e <calcmRes+0x16>
   10138:	2b04      	cmp	r3, #4
   1013a:	d005      	beq.n	10148 <calcmRes+0x20>
	case 16:
		mRes = magSensitivity[3];
		break;
	}
	
}
   1013c:	e018      	b.n	10170 <calcmRes+0x48>
	switch (settings.mag.scale)
   1013e:	2b0c      	cmp	r3, #12
   10140:	d00c      	beq.n	1015c <calcmRes+0x34>
   10142:	2b10      	cmp	r3, #16
   10144:	d00f      	beq.n	10166 <calcmRes+0x3e>
}
   10146:	e013      	b.n	10170 <calcmRes+0x48>
		mRes = magSensitivity[0];
   10148:	4b0c      	ldr	r3, [pc, #48]	; (1017c <calcmRes+0x54>)
   1014a:	681a      	ldr	r2, [r3, #0]
   1014c:	4b0c      	ldr	r3, [pc, #48]	; (10180 <calcmRes+0x58>)
   1014e:	601a      	str	r2, [r3, #0]
		break;
   10150:	e00e      	b.n	10170 <calcmRes+0x48>
		mRes = magSensitivity[1];
   10152:	4b0a      	ldr	r3, [pc, #40]	; (1017c <calcmRes+0x54>)
   10154:	685a      	ldr	r2, [r3, #4]
   10156:	4b0a      	ldr	r3, [pc, #40]	; (10180 <calcmRes+0x58>)
   10158:	601a      	str	r2, [r3, #0]
		break;
   1015a:	e009      	b.n	10170 <calcmRes+0x48>
		mRes = magSensitivity[2];
   1015c:	4b07      	ldr	r3, [pc, #28]	; (1017c <calcmRes+0x54>)
   1015e:	689a      	ldr	r2, [r3, #8]
   10160:	4b07      	ldr	r3, [pc, #28]	; (10180 <calcmRes+0x58>)
   10162:	601a      	str	r2, [r3, #0]
		break;
   10164:	e004      	b.n	10170 <calcmRes+0x48>
		mRes = magSensitivity[3];
   10166:	4b05      	ldr	r3, [pc, #20]	; (1017c <calcmRes+0x54>)
   10168:	68da      	ldr	r2, [r3, #12]
   1016a:	4b05      	ldr	r3, [pc, #20]	; (10180 <calcmRes+0x58>)
   1016c:	601a      	str	r2, [r3, #0]
		break;
   1016e:	46c0      	nop			; (mov r8, r8)
}
   10170:	46c0      	nop			; (mov r8, r8)
   10172:	46bd      	mov	sp, r7
   10174:	bd80      	pop	{r7, pc}
   10176:	46c0      	nop			; (mov r8, r8)
   10178:	2000090c 	.word	0x2000090c
   1017c:	200000e8 	.word	0x200000e8
   10180:	20001aa8 	.word	0x20001aa8

00010184 <enableFIFO>:
	xgWriteByte(CTRL_REG9, temp);
#endif
}

void enableFIFO(bool enable)
{
   10184:	b590      	push	{r4, r7, lr}
   10186:	b085      	sub	sp, #20
   10188:	af00      	add	r7, sp, #0
   1018a:	0002      	movs	r2, r0
   1018c:	1dfb      	adds	r3, r7, #7
   1018e:	701a      	strb	r2, [r3, #0]
#ifdef HW_3v4
	uint8_t temp = xgReadByte(CTRL_REG9);
   10190:	230f      	movs	r3, #15
   10192:	18fc      	adds	r4, r7, r3
   10194:	2023      	movs	r0, #35	; 0x23
   10196:	4b12      	ldr	r3, [pc, #72]	; (101e0 <enableFIFO+0x5c>)
   10198:	4798      	blx	r3
   1019a:	0003      	movs	r3, r0
   1019c:	7023      	strb	r3, [r4, #0]
	if (enable) temp |= (1<<1);
   1019e:	1dfb      	adds	r3, r7, #7
   101a0:	781b      	ldrb	r3, [r3, #0]
   101a2:	2b00      	cmp	r3, #0
   101a4:	d008      	beq.n	101b8 <enableFIFO+0x34>
   101a6:	230f      	movs	r3, #15
   101a8:	18fb      	adds	r3, r7, r3
   101aa:	220f      	movs	r2, #15
   101ac:	18ba      	adds	r2, r7, r2
   101ae:	7812      	ldrb	r2, [r2, #0]
   101b0:	2102      	movs	r1, #2
   101b2:	430a      	orrs	r2, r1
   101b4:	701a      	strb	r2, [r3, #0]
   101b6:	e007      	b.n	101c8 <enableFIFO+0x44>
	else temp &= ~(1<<1);
   101b8:	230f      	movs	r3, #15
   101ba:	18fb      	adds	r3, r7, r3
   101bc:	220f      	movs	r2, #15
   101be:	18ba      	adds	r2, r7, r2
   101c0:	7812      	ldrb	r2, [r2, #0]
   101c2:	2102      	movs	r1, #2
   101c4:	438a      	bics	r2, r1
   101c6:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG9, temp);
   101c8:	230f      	movs	r3, #15
   101ca:	18fb      	adds	r3, r7, r3
   101cc:	781b      	ldrb	r3, [r3, #0]
   101ce:	0019      	movs	r1, r3
   101d0:	2023      	movs	r0, #35	; 0x23
   101d2:	4b04      	ldr	r3, [pc, #16]	; (101e4 <enableFIFO+0x60>)
   101d4:	4798      	blx	r3
#endif
}
   101d6:	46c0      	nop			; (mov r8, r8)
   101d8:	46bd      	mov	sp, r7
   101da:	b005      	add	sp, #20
   101dc:	bd90      	pop	{r4, r7, pc}
   101de:	46c0      	nop			; (mov r8, r8)
   101e0:	00010331 	.word	0x00010331
   101e4:	000102c9 	.word	0x000102c9

000101e8 <setFIFO>:

void setFIFO(enum fifoMode_type fifoMode, uint16_t fifoThs)
{
   101e8:	b580      	push	{r7, lr}
   101ea:	b084      	sub	sp, #16
   101ec:	af00      	add	r7, sp, #0
   101ee:	0002      	movs	r2, r0
   101f0:	1dfb      	adds	r3, r7, #7
   101f2:	701a      	strb	r2, [r3, #0]
   101f4:	1d3b      	adds	r3, r7, #4
   101f6:	1c0a      	adds	r2, r1, #0
   101f8:	801a      	strh	r2, [r3, #0]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
#ifdef HW_3v4
	uint16_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
   101fa:	230e      	movs	r3, #14
   101fc:	18fa      	adds	r2, r7, r3
   101fe:	1d3b      	adds	r3, r7, #4
   10200:	881b      	ldrh	r3, [r3, #0]
   10202:	b299      	uxth	r1, r3
   10204:	291f      	cmp	r1, #31
   10206:	d900      	bls.n	1020a <setFIFO+0x22>
   10208:	231f      	movs	r3, #31
   1020a:	8013      	strh	r3, [r2, #0]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
   1020c:	1dfb      	adds	r3, r7, #7
   1020e:	781b      	ldrb	r3, [r3, #0]
   10210:	015b      	lsls	r3, r3, #5
   10212:	b25a      	sxtb	r2, r3
   10214:	230e      	movs	r3, #14
   10216:	18fb      	adds	r3, r7, r3
   10218:	881b      	ldrh	r3, [r3, #0]
   1021a:	b25b      	sxtb	r3, r3
   1021c:	211f      	movs	r1, #31
   1021e:	400b      	ands	r3, r1
   10220:	b25b      	sxtb	r3, r3
   10222:	4313      	orrs	r3, r2
   10224:	b25b      	sxtb	r3, r3
   10226:	b2db      	uxtb	r3, r3
   10228:	0019      	movs	r1, r3
   1022a:	202e      	movs	r0, #46	; 0x2e
   1022c:	4b02      	ldr	r3, [pc, #8]	; (10238 <setFIFO+0x50>)
   1022e:	4798      	blx	r3
	xgWriteByte(FIFO_CTRL2, (threshold & 0x0F00)>>8);
	xgWriteByte(FIFO_CTRL3, 0x09);//Set the FIFO to no accel or gyro decimation
	xgWriteByte(FIFO_CTRL4, 0x09);//Set the FIFO to no accel or gyro decimation
	xgWriteByte(FIFO_CTRL5, (fifoMode & 0x07)|0x40);//Set FIFO ODR to 6.66kHZ to enable FIFO
#endif
}
   10230:	46c0      	nop			; (mov r8, r8)
   10232:	46bd      	mov	sp, r7
   10234:	b004      	add	sp, #16
   10236:	bd80      	pop	{r7, pc}
   10238:	000102c9 	.word	0x000102c9

0001023c <constrainScales>:
#endif
	return 0;
}

void constrainScales()
{
   1023c:	b580      	push	{r7, lr}
   1023e:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
   10240:	4b20      	ldr	r3, [pc, #128]	; (102c4 <constrainScales+0x88>)
   10242:	88db      	ldrh	r3, [r3, #6]
   10244:	2bf5      	cmp	r3, #245	; 0xf5
   10246:	d00e      	beq.n	10266 <constrainScales+0x2a>
   10248:	4b1e      	ldr	r3, [pc, #120]	; (102c4 <constrainScales+0x88>)
   1024a:	88da      	ldrh	r2, [r3, #6]
   1024c:	23fa      	movs	r3, #250	; 0xfa
   1024e:	005b      	lsls	r3, r3, #1
   10250:	429a      	cmp	r2, r3
   10252:	d008      	beq.n	10266 <constrainScales+0x2a>
		(settings.gyro.scale != 2000))
   10254:	4b1b      	ldr	r3, [pc, #108]	; (102c4 <constrainScales+0x88>)
   10256:	88da      	ldrh	r2, [r3, #6]
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
   10258:	23fa      	movs	r3, #250	; 0xfa
   1025a:	00db      	lsls	r3, r3, #3
   1025c:	429a      	cmp	r2, r3
   1025e:	d002      	beq.n	10266 <constrainScales+0x2a>
	{
		settings.gyro.scale = 245;
   10260:	4b18      	ldr	r3, [pc, #96]	; (102c4 <constrainScales+0x88>)
   10262:	22f5      	movs	r2, #245	; 0xf5
   10264:	80da      	strh	r2, [r3, #6]
	}
		
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
   10266:	4b17      	ldr	r3, [pc, #92]	; (102c4 <constrainScales+0x88>)
   10268:	7ddb      	ldrb	r3, [r3, #23]
   1026a:	2b02      	cmp	r3, #2
   1026c:	d00e      	beq.n	1028c <constrainScales+0x50>
   1026e:	4b15      	ldr	r3, [pc, #84]	; (102c4 <constrainScales+0x88>)
   10270:	7ddb      	ldrb	r3, [r3, #23]
   10272:	2b04      	cmp	r3, #4
   10274:	d00a      	beq.n	1028c <constrainScales+0x50>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
   10276:	4b13      	ldr	r3, [pc, #76]	; (102c4 <constrainScales+0x88>)
   10278:	7ddb      	ldrb	r3, [r3, #23]
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
   1027a:	2b08      	cmp	r3, #8
   1027c:	d006      	beq.n	1028c <constrainScales+0x50>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
   1027e:	4b11      	ldr	r3, [pc, #68]	; (102c4 <constrainScales+0x88>)
   10280:	7ddb      	ldrb	r3, [r3, #23]
   10282:	2b10      	cmp	r3, #16
   10284:	d002      	beq.n	1028c <constrainScales+0x50>
	{
		settings.accel.scale = 2;
   10286:	4b0f      	ldr	r3, [pc, #60]	; (102c4 <constrainScales+0x88>)
   10288:	2202      	movs	r2, #2
   1028a:	75da      	strb	r2, [r3, #23]
	}
		
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
   1028c:	4b0d      	ldr	r3, [pc, #52]	; (102c4 <constrainScales+0x88>)
   1028e:	2220      	movs	r2, #32
   10290:	5c9b      	ldrb	r3, [r3, r2]
   10292:	2b04      	cmp	r3, #4
   10294:	d012      	beq.n	102bc <constrainScales+0x80>
   10296:	4b0b      	ldr	r3, [pc, #44]	; (102c4 <constrainScales+0x88>)
   10298:	2220      	movs	r2, #32
   1029a:	5c9b      	ldrb	r3, [r3, r2]
   1029c:	2b08      	cmp	r3, #8
   1029e:	d00d      	beq.n	102bc <constrainScales+0x80>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
   102a0:	4b08      	ldr	r3, [pc, #32]	; (102c4 <constrainScales+0x88>)
   102a2:	2220      	movs	r2, #32
   102a4:	5c9b      	ldrb	r3, [r3, r2]
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
   102a6:	2b0c      	cmp	r3, #12
   102a8:	d008      	beq.n	102bc <constrainScales+0x80>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
   102aa:	4b06      	ldr	r3, [pc, #24]	; (102c4 <constrainScales+0x88>)
   102ac:	2220      	movs	r2, #32
   102ae:	5c9b      	ldrb	r3, [r3, r2]
   102b0:	2b10      	cmp	r3, #16
   102b2:	d003      	beq.n	102bc <constrainScales+0x80>
	{
		settings.mag.scale = 4;
   102b4:	4b03      	ldr	r3, [pc, #12]	; (102c4 <constrainScales+0x88>)
   102b6:	2220      	movs	r2, #32
   102b8:	2104      	movs	r1, #4
   102ba:	5499      	strb	r1, [r3, r2]
	}
}
   102bc:	46c0      	nop			; (mov r8, r8)
   102be:	46bd      	mov	sp, r7
   102c0:	bd80      	pop	{r7, pc}
   102c2:	46c0      	nop			; (mov r8, r8)
   102c4:	2000090c 	.word	0x2000090c

000102c8 <xgWriteByte>:

void xgWriteByte(uint8_t subAddress, uint8_t data)
{
   102c8:	b580      	push	{r7, lr}
   102ca:	b082      	sub	sp, #8
   102cc:	af00      	add	r7, sp, #0
   102ce:	0002      	movs	r2, r0
   102d0:	1dfb      	adds	r3, r7, #7
   102d2:	701a      	strb	r2, [r3, #0]
   102d4:	1dbb      	adds	r3, r7, #6
   102d6:	1c0a      	adds	r2, r1, #0
   102d8:	701a      	strb	r2, [r3, #0]
		writeByte(_xgAddress, subAddress, data);
   102da:	4b06      	ldr	r3, [pc, #24]	; (102f4 <xgWriteByte+0x2c>)
   102dc:	7818      	ldrb	r0, [r3, #0]
   102de:	1dbb      	adds	r3, r7, #6
   102e0:	781a      	ldrb	r2, [r3, #0]
   102e2:	1dfb      	adds	r3, r7, #7
   102e4:	781b      	ldrb	r3, [r3, #0]
   102e6:	0019      	movs	r1, r3
   102e8:	4b03      	ldr	r3, [pc, #12]	; (102f8 <xgWriteByte+0x30>)
   102ea:	4798      	blx	r3
}
   102ec:	46c0      	nop			; (mov r8, r8)
   102ee:	46bd      	mov	sp, r7
   102f0:	b002      	add	sp, #8
   102f2:	bd80      	pop	{r7, pc}
   102f4:	20001170 	.word	0x20001170
   102f8:	0001042d 	.word	0x0001042d

000102fc <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
   102fc:	b580      	push	{r7, lr}
   102fe:	b082      	sub	sp, #8
   10300:	af00      	add	r7, sp, #0
   10302:	0002      	movs	r2, r0
   10304:	1dfb      	adds	r3, r7, #7
   10306:	701a      	strb	r2, [r3, #0]
   10308:	1dbb      	adds	r3, r7, #6
   1030a:	1c0a      	adds	r2, r1, #0
   1030c:	701a      	strb	r2, [r3, #0]
		return writeByte(_mAddress, subAddress, data);
   1030e:	4b06      	ldr	r3, [pc, #24]	; (10328 <mWriteByte+0x2c>)
   10310:	7818      	ldrb	r0, [r3, #0]
   10312:	1dbb      	adds	r3, r7, #6
   10314:	781a      	ldrb	r2, [r3, #0]
   10316:	1dfb      	adds	r3, r7, #7
   10318:	781b      	ldrb	r3, [r3, #0]
   1031a:	0019      	movs	r1, r3
   1031c:	4b03      	ldr	r3, [pc, #12]	; (1032c <mWriteByte+0x30>)
   1031e:	4798      	blx	r3
}
   10320:	46bd      	mov	sp, r7
   10322:	b002      	add	sp, #8
   10324:	bd80      	pop	{r7, pc}
   10326:	46c0      	nop			; (mov r8, r8)
   10328:	20000ffc 	.word	0x20000ffc
   1032c:	0001042d 	.word	0x0001042d

00010330 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
   10330:	b580      	push	{r7, lr}
   10332:	b082      	sub	sp, #8
   10334:	af00      	add	r7, sp, #0
   10336:	0002      	movs	r2, r0
   10338:	1dfb      	adds	r3, r7, #7
   1033a:	701a      	strb	r2, [r3, #0]
		return readByte(_xgAddress, subAddress);
   1033c:	4b06      	ldr	r3, [pc, #24]	; (10358 <xgReadByte+0x28>)
   1033e:	781a      	ldrb	r2, [r3, #0]
   10340:	1dfb      	adds	r3, r7, #7
   10342:	781b      	ldrb	r3, [r3, #0]
   10344:	0019      	movs	r1, r3
   10346:	0010      	movs	r0, r2
   10348:	4b04      	ldr	r3, [pc, #16]	; (1035c <xgReadByte+0x2c>)
   1034a:	4798      	blx	r3
   1034c:	0003      	movs	r3, r0
}
   1034e:	0018      	movs	r0, r3
   10350:	46bd      	mov	sp, r7
   10352:	b002      	add	sp, #8
   10354:	bd80      	pop	{r7, pc}
   10356:	46c0      	nop			; (mov r8, r8)
   10358:	20001170 	.word	0x20001170
   1035c:	000104d5 	.word	0x000104d5

00010360 <xgReadBytes>:

void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
   10360:	b590      	push	{r4, r7, lr}
   10362:	b083      	sub	sp, #12
   10364:	af00      	add	r7, sp, #0
   10366:	6039      	str	r1, [r7, #0]
   10368:	0011      	movs	r1, r2
   1036a:	1dfb      	adds	r3, r7, #7
   1036c:	1c02      	adds	r2, r0, #0
   1036e:	701a      	strb	r2, [r3, #0]
   10370:	1dbb      	adds	r3, r7, #6
   10372:	1c0a      	adds	r2, r1, #0
   10374:	701a      	strb	r2, [r3, #0]
		readBytes(_xgAddress, subAddress, dest, count);
   10376:	4b07      	ldr	r3, [pc, #28]	; (10394 <xgReadBytes+0x34>)
   10378:	7818      	ldrb	r0, [r3, #0]
   1037a:	1dbb      	adds	r3, r7, #6
   1037c:	781c      	ldrb	r4, [r3, #0]
   1037e:	683a      	ldr	r2, [r7, #0]
   10380:	1dfb      	adds	r3, r7, #7
   10382:	7819      	ldrb	r1, [r3, #0]
   10384:	0023      	movs	r3, r4
   10386:	4c04      	ldr	r4, [pc, #16]	; (10398 <xgReadBytes+0x38>)
   10388:	47a0      	blx	r4
}
   1038a:	46c0      	nop			; (mov r8, r8)
   1038c:	46bd      	mov	sp, r7
   1038e:	b003      	add	sp, #12
   10390:	bd90      	pop	{r4, r7, pc}
   10392:	46c0      	nop			; (mov r8, r8)
   10394:	20001170 	.word	0x20001170
   10398:	000105a5 	.word	0x000105a5

0001039c <mReadByte>:

uint8_t mReadByte(uint8_t subAddress)
{
   1039c:	b580      	push	{r7, lr}
   1039e:	b082      	sub	sp, #8
   103a0:	af00      	add	r7, sp, #0
   103a2:	0002      	movs	r2, r0
   103a4:	1dfb      	adds	r3, r7, #7
   103a6:	701a      	strb	r2, [r3, #0]
		return readByte(_mAddress, subAddress);
   103a8:	4b06      	ldr	r3, [pc, #24]	; (103c4 <mReadByte+0x28>)
   103aa:	781a      	ldrb	r2, [r3, #0]
   103ac:	1dfb      	adds	r3, r7, #7
   103ae:	781b      	ldrb	r3, [r3, #0]
   103b0:	0019      	movs	r1, r3
   103b2:	0010      	movs	r0, r2
   103b4:	4b04      	ldr	r3, [pc, #16]	; (103c8 <mReadByte+0x2c>)
   103b6:	4798      	blx	r3
   103b8:	0003      	movs	r3, r0
}
   103ba:	0018      	movs	r0, r3
   103bc:	46bd      	mov	sp, r7
   103be:	b002      	add	sp, #8
   103c0:	bd80      	pop	{r7, pc}
   103c2:	46c0      	nop			; (mov r8, r8)
   103c4:	20000ffc 	.word	0x20000ffc
   103c8:	000104d5 	.word	0x000104d5

000103cc <initI2C>:
		readBytes(_mAddress, subAddress, dest, count);
}

// Configure SERCOM channel 3 as I2C master for IMU communication
void initI2C()
{
   103cc:	b580      	push	{r7, lr}
   103ce:	b08e      	sub	sp, #56	; 0x38
   103d0:	af00      	add	r7, sp, #0
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
   103d2:	1d3b      	adds	r3, r7, #4
   103d4:	0018      	movs	r0, r3
   103d6:	4b0e      	ldr	r3, [pc, #56]	; (10410 <initI2C+0x44>)
   103d8:	4798      	blx	r3
	config_i2c_master.baud_rate = I2C_MASTER_BAUD_RATE_400KHZ;
   103da:	1d3b      	adds	r3, r7, #4
   103dc:	22c8      	movs	r2, #200	; 0xc8
   103de:	0052      	lsls	r2, r2, #1
   103e0:	601a      	str	r2, [r3, #0]
	config_i2c_master.buffer_timeout = MASTER_TIMEOUT;
   103e2:	1d3b      	adds	r3, r7, #4
   103e4:	22fa      	movs	r2, #250	; 0xfa
   103e6:	82da      	strh	r2, [r3, #22]
	config_i2c_master.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
   103e8:	1d3b      	adds	r3, r7, #4
   103ea:	4a0a      	ldr	r2, [pc, #40]	; (10414 <initI2C+0x48>)
   103ec:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
   103ee:	1d3b      	adds	r3, r7, #4
   103f0:	4a09      	ldr	r2, [pc, #36]	; (10418 <initI2C+0x4c>)
   103f2:	621a      	str	r2, [r3, #32]
	i2c_master_init(&i2c_master_instance, SERCOM3, &config_i2c_master);
   103f4:	1d3a      	adds	r2, r7, #4
   103f6:	4909      	ldr	r1, [pc, #36]	; (1041c <initI2C+0x50>)
   103f8:	4b09      	ldr	r3, [pc, #36]	; (10420 <initI2C+0x54>)
   103fa:	0018      	movs	r0, r3
   103fc:	4b09      	ldr	r3, [pc, #36]	; (10424 <initI2C+0x58>)
   103fe:	4798      	blx	r3
	i2c_master_enable(&i2c_master_instance);
   10400:	4b07      	ldr	r3, [pc, #28]	; (10420 <initI2C+0x54>)
   10402:	0018      	movs	r0, r3
   10404:	4b08      	ldr	r3, [pc, #32]	; (10428 <initI2C+0x5c>)
   10406:	4798      	blx	r3
}
   10408:	46c0      	nop			; (mov r8, r8)
   1040a:	46bd      	mov	sp, r7
   1040c:	b00e      	add	sp, #56	; 0x38
   1040e:	bd80      	pop	{r7, pc}
   10410:	0000990d 	.word	0x0000990d
   10414:	00160002 	.word	0x00160002
   10418:	00170002 	.word	0x00170002
   1041c:	42001400 	.word	0x42001400
   10420:	200015b4 	.word	0x200015b4
   10424:	00003701 	.word	0x00003701
   10428:	00009991 	.word	0x00009991

0001042c <writeByte>:

// Wire.h read and write protocols
void writeByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
   1042c:	b590      	push	{r4, r7, lr}
   1042e:	b087      	sub	sp, #28
   10430:	af00      	add	r7, sp, #0
   10432:	0004      	movs	r4, r0
   10434:	0008      	movs	r0, r1
   10436:	0011      	movs	r1, r2
   10438:	1dfb      	adds	r3, r7, #7
   1043a:	1c22      	adds	r2, r4, #0
   1043c:	701a      	strb	r2, [r3, #0]
   1043e:	1dbb      	adds	r3, r7, #6
   10440:	1c02      	adds	r2, r0, #0
   10442:	701a      	strb	r2, [r3, #0]
   10444:	1d7b      	adds	r3, r7, #5
   10446:	1c0a      	adds	r2, r1, #0
   10448:	701a      	strb	r2, [r3, #0]
	/* Timeout counter. */
	uint16_t timeout = 0;
   1044a:	2316      	movs	r3, #22
   1044c:	18fb      	adds	r3, r7, r3
   1044e:	2200      	movs	r2, #0
   10450:	801a      	strh	r2, [r3, #0]
	/* Init i2c packet. */
	write_buffer[0] = subAddress;
   10452:	4b1d      	ldr	r3, [pc, #116]	; (104c8 <writeByte+0x9c>)
   10454:	1dba      	adds	r2, r7, #6
   10456:	7812      	ldrb	r2, [r2, #0]
   10458:	701a      	strb	r2, [r3, #0]
	write_buffer[1] = data;
   1045a:	4b1b      	ldr	r3, [pc, #108]	; (104c8 <writeByte+0x9c>)
   1045c:	1d7a      	adds	r2, r7, #5
   1045e:	7812      	ldrb	r2, [r2, #0]
   10460:	705a      	strb	r2, [r3, #1]
	struct i2c_master_packet packet = {
   10462:	1dfb      	adds	r3, r7, #7
   10464:	781b      	ldrb	r3, [r3, #0]
   10466:	b29a      	uxth	r2, r3
   10468:	2308      	movs	r3, #8
   1046a:	18fb      	adds	r3, r7, r3
   1046c:	801a      	strh	r2, [r3, #0]
   1046e:	2308      	movs	r3, #8
   10470:	18fb      	adds	r3, r7, r3
   10472:	2202      	movs	r2, #2
   10474:	805a      	strh	r2, [r3, #2]
   10476:	2308      	movs	r3, #8
   10478:	18fb      	adds	r3, r7, r3
   1047a:	4a13      	ldr	r2, [pc, #76]	; (104c8 <writeByte+0x9c>)
   1047c:	605a      	str	r2, [r3, #4]
   1047e:	2308      	movs	r3, #8
   10480:	18fb      	adds	r3, r7, r3
   10482:	2200      	movs	r2, #0
   10484:	721a      	strb	r2, [r3, #8]
   10486:	2308      	movs	r3, #8
   10488:	18fb      	adds	r3, r7, r3
   1048a:	2200      	movs	r2, #0
   1048c:	725a      	strb	r2, [r3, #9]
   1048e:	2308      	movs	r3, #8
   10490:	18fb      	adds	r3, r7, r3
   10492:	2200      	movs	r2, #0
   10494:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

    /* Write buffer to slave until success. */
    while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
   10496:	e008      	b.n	104aa <writeByte+0x7e>
    STATUS_OK) {
	    /* Increment timeout counter and check if timed out. */
	    if (timeout++ == MASTER_TIMEOUT) {
   10498:	2316      	movs	r3, #22
   1049a:	18fb      	adds	r3, r7, r3
   1049c:	881b      	ldrh	r3, [r3, #0]
   1049e:	2216      	movs	r2, #22
   104a0:	18ba      	adds	r2, r7, r2
   104a2:	1c59      	adds	r1, r3, #1
   104a4:	8011      	strh	r1, [r2, #0]
   104a6:	2bfa      	cmp	r3, #250	; 0xfa
   104a8:	d009      	beq.n	104be <writeByte+0x92>
    while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
   104aa:	2308      	movs	r3, #8
   104ac:	18fa      	adds	r2, r7, r3
   104ae:	4b07      	ldr	r3, [pc, #28]	; (104cc <writeByte+0xa0>)
   104b0:	0011      	movs	r1, r2
   104b2:	0018      	movs	r0, r3
   104b4:	4b06      	ldr	r3, [pc, #24]	; (104d0 <writeByte+0xa4>)
   104b6:	4798      	blx	r3
   104b8:	1e03      	subs	r3, r0, #0
   104ba:	d1ed      	bne.n	10498 <writeByte+0x6c>
		    break;
	    }
    }
}
   104bc:	e000      	b.n	104c0 <writeByte+0x94>
		    break;
   104be:	46c0      	nop			; (mov r8, r8)
}
   104c0:	46c0      	nop			; (mov r8, r8)
   104c2:	46bd      	mov	sp, r7
   104c4:	b007      	add	sp, #28
   104c6:	bd90      	pop	{r4, r7, pc}
   104c8:	20001aac 	.word	0x20001aac
   104cc:	200015b4 	.word	0x200015b4
   104d0:	00003d71 	.word	0x00003d71

000104d4 <readByte>:

uint8_t readByte(uint8_t address, uint8_t subAddress)
{
   104d4:	b580      	push	{r7, lr}
   104d6:	b088      	sub	sp, #32
   104d8:	af00      	add	r7, sp, #0
   104da:	0002      	movs	r2, r0
   104dc:	1dfb      	adds	r3, r7, #7
   104de:	701a      	strb	r2, [r3, #0]
   104e0:	1dbb      	adds	r3, r7, #6
   104e2:	1c0a      	adds	r2, r1, #0
   104e4:	701a      	strb	r2, [r3, #0]
	int timeout = 0;
   104e6:	2300      	movs	r3, #0
   104e8:	61fb      	str	r3, [r7, #28]
	uint8_t data; // `data` will store the register data	
	
	/* Init i2c packet. */
	write_buffer[0] = subAddress;
   104ea:	4b29      	ldr	r3, [pc, #164]	; (10590 <readByte+0xbc>)
   104ec:	1dba      	adds	r2, r7, #6
   104ee:	7812      	ldrb	r2, [r2, #0]
   104f0:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
   104f2:	1dfb      	adds	r3, r7, #7
   104f4:	781b      	ldrb	r3, [r3, #0]
   104f6:	b29a      	uxth	r2, r3
   104f8:	230c      	movs	r3, #12
   104fa:	18fb      	adds	r3, r7, r3
   104fc:	801a      	strh	r2, [r3, #0]
   104fe:	230c      	movs	r3, #12
   10500:	18fb      	adds	r3, r7, r3
   10502:	2201      	movs	r2, #1
   10504:	805a      	strh	r2, [r3, #2]
   10506:	230c      	movs	r3, #12
   10508:	18fb      	adds	r3, r7, r3
   1050a:	4a21      	ldr	r2, [pc, #132]	; (10590 <readByte+0xbc>)
   1050c:	605a      	str	r2, [r3, #4]
   1050e:	230c      	movs	r3, #12
   10510:	18fb      	adds	r3, r7, r3
   10512:	2200      	movs	r2, #0
   10514:	721a      	strb	r2, [r3, #8]
   10516:	230c      	movs	r3, #12
   10518:	18fb      	adds	r3, r7, r3
   1051a:	2200      	movs	r2, #0
   1051c:	725a      	strb	r2, [r3, #9]
   1051e:	230c      	movs	r3, #12
   10520:	18fb      	adds	r3, r7, r3
   10522:	2200      	movs	r2, #0
   10524:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

	/* Write buffer to slave until success. */
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
   10526:	e004      	b.n	10532 <readByte+0x5e>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
   10528:	69fb      	ldr	r3, [r7, #28]
   1052a:	1c5a      	adds	r2, r3, #1
   1052c:	61fa      	str	r2, [r7, #28]
   1052e:	2bfa      	cmp	r3, #250	; 0xfa
   10530:	d009      	beq.n	10546 <readByte+0x72>
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
   10532:	230c      	movs	r3, #12
   10534:	18fa      	adds	r2, r7, r3
   10536:	4b17      	ldr	r3, [pc, #92]	; (10594 <readByte+0xc0>)
   10538:	0011      	movs	r1, r2
   1053a:	0018      	movs	r0, r3
   1053c:	4b16      	ldr	r3, [pc, #88]	; (10598 <readByte+0xc4>)
   1053e:	4798      	blx	r3
   10540:	1e03      	subs	r3, r0, #0
   10542:	d1f1      	bne.n	10528 <readByte+0x54>
   10544:	e000      	b.n	10548 <readByte+0x74>
			break;
   10546:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Read from slave until success. */
	timeout = 0;
   10548:	2300      	movs	r3, #0
   1054a:	61fb      	str	r3, [r7, #28]
	packet.data = read_buffer;
   1054c:	230c      	movs	r3, #12
   1054e:	18fb      	adds	r3, r7, r3
   10550:	4a12      	ldr	r2, [pc, #72]	; (1059c <readByte+0xc8>)
   10552:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
   10554:	e004      	b.n	10560 <readByte+0x8c>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
   10556:	69fb      	ldr	r3, [r7, #28]
   10558:	1c5a      	adds	r2, r3, #1
   1055a:	61fa      	str	r2, [r7, #28]
   1055c:	2bfa      	cmp	r3, #250	; 0xfa
   1055e:	d009      	beq.n	10574 <readByte+0xa0>
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
   10560:	230c      	movs	r3, #12
   10562:	18fa      	adds	r2, r7, r3
   10564:	4b0b      	ldr	r3, [pc, #44]	; (10594 <readByte+0xc0>)
   10566:	0011      	movs	r1, r2
   10568:	0018      	movs	r0, r3
   1056a:	4b0d      	ldr	r3, [pc, #52]	; (105a0 <readByte+0xcc>)
   1056c:	4798      	blx	r3
   1056e:	1e03      	subs	r3, r0, #0
   10570:	d1f1      	bne.n	10556 <readByte+0x82>
   10572:	e000      	b.n	10576 <readByte+0xa2>
			break;
   10574:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	data = read_buffer[0];                      // Fill Rx buffer with result
   10576:	231b      	movs	r3, #27
   10578:	18fb      	adds	r3, r7, r3
   1057a:	4a08      	ldr	r2, [pc, #32]	; (1059c <readByte+0xc8>)
   1057c:	7812      	ldrb	r2, [r2, #0]
   1057e:	701a      	strb	r2, [r3, #0]
	return data;                             // Return data read from slave register
   10580:	231b      	movs	r3, #27
   10582:	18fb      	adds	r3, r7, r3
   10584:	781b      	ldrb	r3, [r3, #0]
}
   10586:	0018      	movs	r0, r3
   10588:	46bd      	mov	sp, r7
   1058a:	b008      	add	sp, #32
   1058c:	bd80      	pop	{r7, pc}
   1058e:	46c0      	nop			; (mov r8, r8)
   10590:	20001aac 	.word	0x20001aac
   10594:	200015b4 	.word	0x200015b4
   10598:	00003d71 	.word	0x00003d71
   1059c:	200015f0 	.word	0x200015f0
   105a0:	00003bb9 	.word	0x00003bb9

000105a4 <readBytes>:

uint8_t readBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{  
   105a4:	b590      	push	{r4, r7, lr}
   105a6:	b089      	sub	sp, #36	; 0x24
   105a8:	af00      	add	r7, sp, #0
   105aa:	0004      	movs	r4, r0
   105ac:	0008      	movs	r0, r1
   105ae:	603a      	str	r2, [r7, #0]
   105b0:	0019      	movs	r1, r3
   105b2:	1dfb      	adds	r3, r7, #7
   105b4:	1c22      	adds	r2, r4, #0
   105b6:	701a      	strb	r2, [r3, #0]
   105b8:	1dbb      	adds	r3, r7, #6
   105ba:	1c02      	adds	r2, r0, #0
   105bc:	701a      	strb	r2, [r3, #0]
   105be:	1d7b      	adds	r3, r7, #5
   105c0:	1c0a      	adds	r2, r1, #0
   105c2:	701a      	strb	r2, [r3, #0]
	int timeout = 0;
   105c4:	2300      	movs	r3, #0
   105c6:	61fb      	str	r3, [r7, #28]
	
	/* Init i2c packet. */
#ifdef HW_3v4
	write_buffer[0] = subAddress | 0x80;
   105c8:	1dbb      	adds	r3, r7, #6
   105ca:	781b      	ldrb	r3, [r3, #0]
   105cc:	2280      	movs	r2, #128	; 0x80
   105ce:	4252      	negs	r2, r2
   105d0:	4313      	orrs	r3, r2
   105d2:	b2da      	uxtb	r2, r3
   105d4:	4b38      	ldr	r3, [pc, #224]	; (106b8 <readBytes+0x114>)
   105d6:	701a      	strb	r2, [r3, #0]
#endif
#if  defined(HW_4v0) || defined(HW_4v1)
	write_buffer[0] = subAddress;
#endif
	struct i2c_master_packet packet = {
   105d8:	1dfb      	adds	r3, r7, #7
   105da:	781b      	ldrb	r3, [r3, #0]
   105dc:	b29a      	uxth	r2, r3
   105de:	230c      	movs	r3, #12
   105e0:	18fb      	adds	r3, r7, r3
   105e2:	801a      	strh	r2, [r3, #0]
   105e4:	230c      	movs	r3, #12
   105e6:	18fb      	adds	r3, r7, r3
   105e8:	2201      	movs	r2, #1
   105ea:	805a      	strh	r2, [r3, #2]
   105ec:	230c      	movs	r3, #12
   105ee:	18fb      	adds	r3, r7, r3
   105f0:	4a31      	ldr	r2, [pc, #196]	; (106b8 <readBytes+0x114>)
   105f2:	605a      	str	r2, [r3, #4]
   105f4:	230c      	movs	r3, #12
   105f6:	18fb      	adds	r3, r7, r3
   105f8:	2200      	movs	r2, #0
   105fa:	721a      	strb	r2, [r3, #8]
   105fc:	230c      	movs	r3, #12
   105fe:	18fb      	adds	r3, r7, r3
   10600:	2200      	movs	r2, #0
   10602:	725a      	strb	r2, [r3, #9]
   10604:	230c      	movs	r3, #12
   10606:	18fb      	adds	r3, r7, r3
   10608:	2200      	movs	r2, #0
   1060a:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

	/* Write buffer to slave until success. */
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
   1060c:	e004      	b.n	10618 <readBytes+0x74>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
   1060e:	69fb      	ldr	r3, [r7, #28]
   10610:	1c5a      	adds	r2, r3, #1
   10612:	61fa      	str	r2, [r7, #28]
   10614:	2bfa      	cmp	r3, #250	; 0xfa
   10616:	d009      	beq.n	1062c <readBytes+0x88>
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
   10618:	230c      	movs	r3, #12
   1061a:	18fa      	adds	r2, r7, r3
   1061c:	4b27      	ldr	r3, [pc, #156]	; (106bc <readBytes+0x118>)
   1061e:	0011      	movs	r1, r2
   10620:	0018      	movs	r0, r3
   10622:	4b27      	ldr	r3, [pc, #156]	; (106c0 <readBytes+0x11c>)
   10624:	4798      	blx	r3
   10626:	1e03      	subs	r3, r0, #0
   10628:	d1f1      	bne.n	1060e <readBytes+0x6a>
   1062a:	e000      	b.n	1062e <readBytes+0x8a>
			break;
   1062c:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Read from slave until success. */
	timeout = 0;
   1062e:	2300      	movs	r3, #0
   10630:	61fb      	str	r3, [r7, #28]
	packet.data_length = count;
   10632:	1d7b      	adds	r3, r7, #5
   10634:	781b      	ldrb	r3, [r3, #0]
   10636:	b29a      	uxth	r2, r3
   10638:	230c      	movs	r3, #12
   1063a:	18fb      	adds	r3, r7, r3
   1063c:	805a      	strh	r2, [r3, #2]
	packet.data = read_buffer;
   1063e:	230c      	movs	r3, #12
   10640:	18fb      	adds	r3, r7, r3
   10642:	4a20      	ldr	r2, [pc, #128]	; (106c4 <readBytes+0x120>)
   10644:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
   10646:	e004      	b.n	10652 <readBytes+0xae>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
   10648:	69fb      	ldr	r3, [r7, #28]
   1064a:	1c5a      	adds	r2, r3, #1
   1064c:	61fa      	str	r2, [r7, #28]
   1064e:	2bfa      	cmp	r3, #250	; 0xfa
   10650:	d009      	beq.n	10666 <readBytes+0xc2>
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
   10652:	230c      	movs	r3, #12
   10654:	18fa      	adds	r2, r7, r3
   10656:	4b19      	ldr	r3, [pc, #100]	; (106bc <readBytes+0x118>)
   10658:	0011      	movs	r1, r2
   1065a:	0018      	movs	r0, r3
   1065c:	4b1a      	ldr	r3, [pc, #104]	; (106c8 <readBytes+0x124>)
   1065e:	4798      	blx	r3
   10660:	1e03      	subs	r3, r0, #0
   10662:	d1f1      	bne.n	10648 <readBytes+0xa4>
   10664:	e000      	b.n	10668 <readBytes+0xc4>
			break;
   10666:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	uint8_t i = 0;
   10668:	231b      	movs	r3, #27
   1066a:	18fb      	adds	r3, r7, r3
   1066c:	2200      	movs	r2, #0
   1066e:	701a      	strb	r2, [r3, #0]
	for (i=0; i<count; i++)
   10670:	231b      	movs	r3, #27
   10672:	18fb      	adds	r3, r7, r3
   10674:	2200      	movs	r2, #0
   10676:	701a      	strb	r2, [r3, #0]
   10678:	e011      	b.n	1069e <readBytes+0xfa>
	{
		dest[i] = read_buffer[i];
   1067a:	231b      	movs	r3, #27
   1067c:	18fb      	adds	r3, r7, r3
   1067e:	781b      	ldrb	r3, [r3, #0]
   10680:	683a      	ldr	r2, [r7, #0]
   10682:	18d3      	adds	r3, r2, r3
   10684:	221b      	movs	r2, #27
   10686:	18ba      	adds	r2, r7, r2
   10688:	7812      	ldrb	r2, [r2, #0]
   1068a:	490e      	ldr	r1, [pc, #56]	; (106c4 <readBytes+0x120>)
   1068c:	5c8a      	ldrb	r2, [r1, r2]
   1068e:	701a      	strb	r2, [r3, #0]
	for (i=0; i<count; i++)
   10690:	231b      	movs	r3, #27
   10692:	18fb      	adds	r3, r7, r3
   10694:	781a      	ldrb	r2, [r3, #0]
   10696:	231b      	movs	r3, #27
   10698:	18fb      	adds	r3, r7, r3
   1069a:	3201      	adds	r2, #1
   1069c:	701a      	strb	r2, [r3, #0]
   1069e:	231b      	movs	r3, #27
   106a0:	18fa      	adds	r2, r7, r3
   106a2:	1d7b      	adds	r3, r7, #5
   106a4:	7812      	ldrb	r2, [r2, #0]
   106a6:	781b      	ldrb	r3, [r3, #0]
   106a8:	429a      	cmp	r2, r3
   106aa:	d3e6      	bcc.n	1067a <readBytes+0xd6>
	}
	return count;
   106ac:	1d7b      	adds	r3, r7, #5
   106ae:	781b      	ldrb	r3, [r3, #0]
}
   106b0:	0018      	movs	r0, r3
   106b2:	46bd      	mov	sp, r7
   106b4:	b009      	add	sp, #36	; 0x24
   106b6:	bd90      	pop	{r4, r7, pc}
   106b8:	20001aac 	.word	0x20001aac
   106bc:	200015b4 	.word	0x200015b4
   106c0:	00003d71 	.word	0x00003d71
   106c4:	200015f0 	.word	0x200015f0
   106c8:	00003bb9 	.word	0x00003bb9

000106cc <CorrectIMUvalues>:

void CorrectIMUvalues(uint8_t connector_orient, uint8_t power_orient){
   106cc:	b590      	push	{r4, r7, lr}
   106ce:	b083      	sub	sp, #12
   106d0:	af00      	add	r7, sp, #0
   106d2:	0002      	movs	r2, r0
   106d4:	1dfb      	adds	r3, r7, #7
   106d6:	701a      	strb	r2, [r3, #0]
   106d8:	1dbb      	adds	r3, r7, #6
   106da:	1c0a      	adds	r2, r1, #0
   106dc:	701a      	strb	r2, [r3, #0]
	if((connector_orient == 0 || power_orient == 0)||(connector_orient > 6 || power_orient > 6)||(connector_orient == power_orient)){
   106de:	1dfb      	adds	r3, r7, #7
   106e0:	781b      	ldrb	r3, [r3, #0]
   106e2:	2b00      	cmp	r3, #0
   106e4:	d011      	beq.n	1070a <CorrectIMUvalues+0x3e>
   106e6:	1dbb      	adds	r3, r7, #6
   106e8:	781b      	ldrb	r3, [r3, #0]
   106ea:	2b00      	cmp	r3, #0
   106ec:	d00d      	beq.n	1070a <CorrectIMUvalues+0x3e>
   106ee:	1dfb      	adds	r3, r7, #7
   106f0:	781b      	ldrb	r3, [r3, #0]
   106f2:	2b06      	cmp	r3, #6
   106f4:	d809      	bhi.n	1070a <CorrectIMUvalues+0x3e>
   106f6:	1dbb      	adds	r3, r7, #6
   106f8:	781b      	ldrb	r3, [r3, #0]
   106fa:	2b06      	cmp	r3, #6
   106fc:	d805      	bhi.n	1070a <CorrectIMUvalues+0x3e>
   106fe:	1dfa      	adds	r2, r7, #7
   10700:	1dbb      	adds	r3, r7, #6
   10702:	7812      	ldrb	r2, [r2, #0]
   10704:	781b      	ldrb	r3, [r3, #0]
   10706:	429a      	cmp	r2, r3
   10708:	d12e      	bne.n	10768 <CorrectIMUvalues+0x9c>
		caz = az;
   1070a:	4bf3      	ldr	r3, [pc, #972]	; (10ad8 <CorrectIMUvalues+0x40c>)
   1070c:	2200      	movs	r2, #0
   1070e:	5e9a      	ldrsh	r2, [r3, r2]
   10710:	4bf2      	ldr	r3, [pc, #968]	; (10adc <CorrectIMUvalues+0x410>)
   10712:	801a      	strh	r2, [r3, #0]
		cgz = gz;
   10714:	4bf2      	ldr	r3, [pc, #968]	; (10ae0 <CorrectIMUvalues+0x414>)
   10716:	2200      	movs	r2, #0
   10718:	5e9a      	ldrsh	r2, [r3, r2]
   1071a:	4bf2      	ldr	r3, [pc, #968]	; (10ae4 <CorrectIMUvalues+0x418>)
   1071c:	801a      	strh	r2, [r3, #0]
		cmz = mz;
   1071e:	4bf2      	ldr	r3, [pc, #968]	; (10ae8 <CorrectIMUvalues+0x41c>)
   10720:	2200      	movs	r2, #0
   10722:	5e9a      	ldrsh	r2, [r3, r2]
   10724:	4bf1      	ldr	r3, [pc, #964]	; (10aec <CorrectIMUvalues+0x420>)
   10726:	801a      	strh	r2, [r3, #0]
		cax = ax;
   10728:	4bf1      	ldr	r3, [pc, #964]	; (10af0 <CorrectIMUvalues+0x424>)
   1072a:	2200      	movs	r2, #0
   1072c:	5e9a      	ldrsh	r2, [r3, r2]
   1072e:	4bf1      	ldr	r3, [pc, #964]	; (10af4 <CorrectIMUvalues+0x428>)
   10730:	801a      	strh	r2, [r3, #0]
		cay = ay;
   10732:	4bf1      	ldr	r3, [pc, #964]	; (10af8 <CorrectIMUvalues+0x42c>)
   10734:	2200      	movs	r2, #0
   10736:	5e9a      	ldrsh	r2, [r3, r2]
   10738:	4bf0      	ldr	r3, [pc, #960]	; (10afc <CorrectIMUvalues+0x430>)
   1073a:	801a      	strh	r2, [r3, #0]
		cgx = gx;
   1073c:	4bf0      	ldr	r3, [pc, #960]	; (10b00 <CorrectIMUvalues+0x434>)
   1073e:	2200      	movs	r2, #0
   10740:	5e9a      	ldrsh	r2, [r3, r2]
   10742:	4bf0      	ldr	r3, [pc, #960]	; (10b04 <CorrectIMUvalues+0x438>)
   10744:	801a      	strh	r2, [r3, #0]
		cgy = gy;
   10746:	4bf0      	ldr	r3, [pc, #960]	; (10b08 <CorrectIMUvalues+0x43c>)
   10748:	2200      	movs	r2, #0
   1074a:	5e9a      	ldrsh	r2, [r3, r2]
   1074c:	4bef      	ldr	r3, [pc, #956]	; (10b0c <CorrectIMUvalues+0x440>)
   1074e:	801a      	strh	r2, [r3, #0]
		cmx = mx;
   10750:	4bef      	ldr	r3, [pc, #956]	; (10b10 <CorrectIMUvalues+0x444>)
   10752:	2200      	movs	r2, #0
   10754:	5e9a      	ldrsh	r2, [r3, r2]
   10756:	4bef      	ldr	r3, [pc, #956]	; (10b14 <CorrectIMUvalues+0x448>)
   10758:	801a      	strh	r2, [r3, #0]
		cmy = my;
   1075a:	4bef      	ldr	r3, [pc, #956]	; (10b18 <CorrectIMUvalues+0x44c>)
   1075c:	2200      	movs	r2, #0
   1075e:	5e9a      	ldrsh	r2, [r3, r2]
   10760:	4bee      	ldr	r3, [pc, #952]	; (10b1c <CorrectIMUvalues+0x450>)
   10762:	801a      	strh	r2, [r3, #0]
   10764:	f000 fd5a 	bl	1121c <CorrectIMUvalues+0xb50>
	} else if(connector_orient == ORIENT_UP){ // Connectors Up
   10768:	1dfb      	adds	r3, r7, #7
   1076a:	781b      	ldrb	r3, [r3, #0]
   1076c:	2b01      	cmp	r3, #1
   1076e:	d000      	beq.n	10772 <CorrectIMUvalues+0xa6>
   10770:	e0d0      	b.n	10914 <CorrectIMUvalues+0x248>
		caz = az; // Verified
   10772:	4bd9      	ldr	r3, [pc, #868]	; (10ad8 <CorrectIMUvalues+0x40c>)
   10774:	2200      	movs	r2, #0
   10776:	5e9a      	ldrsh	r2, [r3, r2]
   10778:	4bd8      	ldr	r3, [pc, #864]	; (10adc <CorrectIMUvalues+0x410>)
   1077a:	801a      	strh	r2, [r3, #0]
		cgz = gz;
   1077c:	4bd8      	ldr	r3, [pc, #864]	; (10ae0 <CorrectIMUvalues+0x414>)
   1077e:	2200      	movs	r2, #0
   10780:	5e9a      	ldrsh	r2, [r3, r2]
   10782:	4bd8      	ldr	r3, [pc, #864]	; (10ae4 <CorrectIMUvalues+0x418>)
   10784:	801a      	strh	r2, [r3, #0]
		cmz = mz;
   10786:	4bd8      	ldr	r3, [pc, #864]	; (10ae8 <CorrectIMUvalues+0x41c>)
   10788:	2200      	movs	r2, #0
   1078a:	5e9a      	ldrsh	r2, [r3, r2]
   1078c:	4bd7      	ldr	r3, [pc, #860]	; (10aec <CorrectIMUvalues+0x420>)
   1078e:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_LEFT){ // Power Left
   10790:	1dbb      	adds	r3, r7, #6
   10792:	781b      	ldrb	r3, [r3, #0]
   10794:	2b03      	cmp	r3, #3
   10796:	d12b      	bne.n	107f0 <CorrectIMUvalues+0x124>
			cax = -ay; // Verified
   10798:	4bd7      	ldr	r3, [pc, #860]	; (10af8 <CorrectIMUvalues+0x42c>)
   1079a:	2200      	movs	r2, #0
   1079c:	5e9b      	ldrsh	r3, [r3, r2]
   1079e:	b29b      	uxth	r3, r3
   107a0:	425b      	negs	r3, r3
   107a2:	b29b      	uxth	r3, r3
   107a4:	b21a      	sxth	r2, r3
   107a6:	4bd3      	ldr	r3, [pc, #844]	; (10af4 <CorrectIMUvalues+0x428>)
   107a8:	801a      	strh	r2, [r3, #0]
			cay = ax; // Verified
   107aa:	4bd1      	ldr	r3, [pc, #836]	; (10af0 <CorrectIMUvalues+0x424>)
   107ac:	2200      	movs	r2, #0
   107ae:	5e9a      	ldrsh	r2, [r3, r2]
   107b0:	4bd2      	ldr	r3, [pc, #840]	; (10afc <CorrectIMUvalues+0x430>)
   107b2:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
   107b4:	4bd4      	ldr	r3, [pc, #848]	; (10b08 <CorrectIMUvalues+0x43c>)
   107b6:	2200      	movs	r2, #0
   107b8:	5e9b      	ldrsh	r3, [r3, r2]
   107ba:	b29b      	uxth	r3, r3
   107bc:	425b      	negs	r3, r3
   107be:	b29b      	uxth	r3, r3
   107c0:	b21a      	sxth	r2, r3
   107c2:	4bd0      	ldr	r3, [pc, #832]	; (10b04 <CorrectIMUvalues+0x438>)
   107c4:	801a      	strh	r2, [r3, #0]
			cgy = gx;
   107c6:	4bce      	ldr	r3, [pc, #824]	; (10b00 <CorrectIMUvalues+0x434>)
   107c8:	2200      	movs	r2, #0
   107ca:	5e9a      	ldrsh	r2, [r3, r2]
   107cc:	4bcf      	ldr	r3, [pc, #828]	; (10b0c <CorrectIMUvalues+0x440>)
   107ce:	801a      	strh	r2, [r3, #0]
			cmx = my;
   107d0:	4bd1      	ldr	r3, [pc, #836]	; (10b18 <CorrectIMUvalues+0x44c>)
   107d2:	2200      	movs	r2, #0
   107d4:	5e9a      	ldrsh	r2, [r3, r2]
   107d6:	4bcf      	ldr	r3, [pc, #828]	; (10b14 <CorrectIMUvalues+0x448>)
   107d8:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
   107da:	4bcd      	ldr	r3, [pc, #820]	; (10b10 <CorrectIMUvalues+0x444>)
   107dc:	2200      	movs	r2, #0
   107de:	5e9b      	ldrsh	r3, [r3, r2]
   107e0:	b29b      	uxth	r3, r3
   107e2:	425b      	negs	r3, r3
   107e4:	b29b      	uxth	r3, r3
   107e6:	b21a      	sxth	r2, r3
   107e8:	4bcc      	ldr	r3, [pc, #816]	; (10b1c <CorrectIMUvalues+0x450>)
   107ea:	801a      	strh	r2, [r3, #0]
   107ec:	f000 fd16 	bl	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
   107f0:	1dbb      	adds	r3, r7, #6
   107f2:	781b      	ldrb	r3, [r3, #0]
   107f4:	2b04      	cmp	r3, #4
   107f6:	d12b      	bne.n	10850 <CorrectIMUvalues+0x184>
			cax = ay;  // Verified
   107f8:	4bbf      	ldr	r3, [pc, #764]	; (10af8 <CorrectIMUvalues+0x42c>)
   107fa:	2200      	movs	r2, #0
   107fc:	5e9a      	ldrsh	r2, [r3, r2]
   107fe:	4bbd      	ldr	r3, [pc, #756]	; (10af4 <CorrectIMUvalues+0x428>)
   10800:	801a      	strh	r2, [r3, #0]
			cay = -ax;  // Verified
   10802:	4bbb      	ldr	r3, [pc, #748]	; (10af0 <CorrectIMUvalues+0x424>)
   10804:	2200      	movs	r2, #0
   10806:	5e9b      	ldrsh	r3, [r3, r2]
   10808:	b29b      	uxth	r3, r3
   1080a:	425b      	negs	r3, r3
   1080c:	b29b      	uxth	r3, r3
   1080e:	b21a      	sxth	r2, r3
   10810:	4bba      	ldr	r3, [pc, #744]	; (10afc <CorrectIMUvalues+0x430>)
   10812:	801a      	strh	r2, [r3, #0]
			cgx = gy;
   10814:	4bbc      	ldr	r3, [pc, #752]	; (10b08 <CorrectIMUvalues+0x43c>)
   10816:	2200      	movs	r2, #0
   10818:	5e9a      	ldrsh	r2, [r3, r2]
   1081a:	4bba      	ldr	r3, [pc, #744]	; (10b04 <CorrectIMUvalues+0x438>)
   1081c:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
   1081e:	4bb8      	ldr	r3, [pc, #736]	; (10b00 <CorrectIMUvalues+0x434>)
   10820:	2200      	movs	r2, #0
   10822:	5e9b      	ldrsh	r3, [r3, r2]
   10824:	b29b      	uxth	r3, r3
   10826:	425b      	negs	r3, r3
   10828:	b29b      	uxth	r3, r3
   1082a:	b21a      	sxth	r2, r3
   1082c:	4bb7      	ldr	r3, [pc, #732]	; (10b0c <CorrectIMUvalues+0x440>)
   1082e:	801a      	strh	r2, [r3, #0]
			cmx = -my;
   10830:	4bb9      	ldr	r3, [pc, #740]	; (10b18 <CorrectIMUvalues+0x44c>)
   10832:	2200      	movs	r2, #0
   10834:	5e9b      	ldrsh	r3, [r3, r2]
   10836:	b29b      	uxth	r3, r3
   10838:	425b      	negs	r3, r3
   1083a:	b29b      	uxth	r3, r3
   1083c:	b21a      	sxth	r2, r3
   1083e:	4bb5      	ldr	r3, [pc, #724]	; (10b14 <CorrectIMUvalues+0x448>)
   10840:	801a      	strh	r2, [r3, #0]
			cmy = mx;
   10842:	4bb3      	ldr	r3, [pc, #716]	; (10b10 <CorrectIMUvalues+0x444>)
   10844:	2200      	movs	r2, #0
   10846:	5e9a      	ldrsh	r2, [r3, r2]
   10848:	4bb4      	ldr	r3, [pc, #720]	; (10b1c <CorrectIMUvalues+0x450>)
   1084a:	801a      	strh	r2, [r3, #0]
   1084c:	f000 fce6 	bl	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
   10850:	1dbb      	adds	r3, r7, #6
   10852:	781b      	ldrb	r3, [r3, #0]
   10854:	2b05      	cmp	r3, #5
   10856:	d137      	bne.n	108c8 <CorrectIMUvalues+0x1fc>
			cax = -ax; // Verified
   10858:	4ba5      	ldr	r3, [pc, #660]	; (10af0 <CorrectIMUvalues+0x424>)
   1085a:	2200      	movs	r2, #0
   1085c:	5e9b      	ldrsh	r3, [r3, r2]
   1085e:	b29b      	uxth	r3, r3
   10860:	425b      	negs	r3, r3
   10862:	b29b      	uxth	r3, r3
   10864:	b21a      	sxth	r2, r3
   10866:	4ba3      	ldr	r3, [pc, #652]	; (10af4 <CorrectIMUvalues+0x428>)
   10868:	801a      	strh	r2, [r3, #0]
			cay = -ay; // Verified
   1086a:	4ba3      	ldr	r3, [pc, #652]	; (10af8 <CorrectIMUvalues+0x42c>)
   1086c:	2200      	movs	r2, #0
   1086e:	5e9b      	ldrsh	r3, [r3, r2]
   10870:	b29b      	uxth	r3, r3
   10872:	425b      	negs	r3, r3
   10874:	b29b      	uxth	r3, r3
   10876:	b21a      	sxth	r2, r3
   10878:	4ba0      	ldr	r3, [pc, #640]	; (10afc <CorrectIMUvalues+0x430>)
   1087a:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
   1087c:	4ba0      	ldr	r3, [pc, #640]	; (10b00 <CorrectIMUvalues+0x434>)
   1087e:	2200      	movs	r2, #0
   10880:	5e9b      	ldrsh	r3, [r3, r2]
   10882:	b29b      	uxth	r3, r3
   10884:	425b      	negs	r3, r3
   10886:	b29b      	uxth	r3, r3
   10888:	b21a      	sxth	r2, r3
   1088a:	4b9e      	ldr	r3, [pc, #632]	; (10b04 <CorrectIMUvalues+0x438>)
   1088c:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
   1088e:	4b9e      	ldr	r3, [pc, #632]	; (10b08 <CorrectIMUvalues+0x43c>)
   10890:	2200      	movs	r2, #0
   10892:	5e9b      	ldrsh	r3, [r3, r2]
   10894:	b29b      	uxth	r3, r3
   10896:	425b      	negs	r3, r3
   10898:	b29b      	uxth	r3, r3
   1089a:	b21a      	sxth	r2, r3
   1089c:	4b9b      	ldr	r3, [pc, #620]	; (10b0c <CorrectIMUvalues+0x440>)
   1089e:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
   108a0:	4b9b      	ldr	r3, [pc, #620]	; (10b10 <CorrectIMUvalues+0x444>)
   108a2:	2200      	movs	r2, #0
   108a4:	5e9b      	ldrsh	r3, [r3, r2]
   108a6:	b29b      	uxth	r3, r3
   108a8:	425b      	negs	r3, r3
   108aa:	b29b      	uxth	r3, r3
   108ac:	b21a      	sxth	r2, r3
   108ae:	4b99      	ldr	r3, [pc, #612]	; (10b14 <CorrectIMUvalues+0x448>)
   108b0:	801a      	strh	r2, [r3, #0]
			cmy = -my;
   108b2:	4b99      	ldr	r3, [pc, #612]	; (10b18 <CorrectIMUvalues+0x44c>)
   108b4:	2200      	movs	r2, #0
   108b6:	5e9b      	ldrsh	r3, [r3, r2]
   108b8:	b29b      	uxth	r3, r3
   108ba:	425b      	negs	r3, r3
   108bc:	b29b      	uxth	r3, r3
   108be:	b21a      	sxth	r2, r3
   108c0:	4b96      	ldr	r3, [pc, #600]	; (10b1c <CorrectIMUvalues+0x450>)
   108c2:	801a      	strh	r2, [r3, #0]
   108c4:	f000 fcaa 	bl	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
   108c8:	1dbb      	adds	r3, r7, #6
   108ca:	781b      	ldrb	r3, [r3, #0]
   108cc:	2b06      	cmp	r3, #6
   108ce:	d001      	beq.n	108d4 <CorrectIMUvalues+0x208>
   108d0:	f000 fca4 	bl	1121c <CorrectIMUvalues+0xb50>
			cax = ax; // Verified
   108d4:	4b86      	ldr	r3, [pc, #536]	; (10af0 <CorrectIMUvalues+0x424>)
   108d6:	2200      	movs	r2, #0
   108d8:	5e9a      	ldrsh	r2, [r3, r2]
   108da:	4b86      	ldr	r3, [pc, #536]	; (10af4 <CorrectIMUvalues+0x428>)
   108dc:	801a      	strh	r2, [r3, #0]
			cay = ay; // Verified
   108de:	4b86      	ldr	r3, [pc, #536]	; (10af8 <CorrectIMUvalues+0x42c>)
   108e0:	2200      	movs	r2, #0
   108e2:	5e9a      	ldrsh	r2, [r3, r2]
   108e4:	4b85      	ldr	r3, [pc, #532]	; (10afc <CorrectIMUvalues+0x430>)
   108e6:	801a      	strh	r2, [r3, #0]
			cgx = gx;
   108e8:	4b85      	ldr	r3, [pc, #532]	; (10b00 <CorrectIMUvalues+0x434>)
   108ea:	2200      	movs	r2, #0
   108ec:	5e9a      	ldrsh	r2, [r3, r2]
   108ee:	4b85      	ldr	r3, [pc, #532]	; (10b04 <CorrectIMUvalues+0x438>)
   108f0:	801a      	strh	r2, [r3, #0]
			cgy = gy;
   108f2:	4b85      	ldr	r3, [pc, #532]	; (10b08 <CorrectIMUvalues+0x43c>)
   108f4:	2200      	movs	r2, #0
   108f6:	5e9a      	ldrsh	r2, [r3, r2]
   108f8:	4b84      	ldr	r3, [pc, #528]	; (10b0c <CorrectIMUvalues+0x440>)
   108fa:	801a      	strh	r2, [r3, #0]
			cmx = mx;
   108fc:	4b84      	ldr	r3, [pc, #528]	; (10b10 <CorrectIMUvalues+0x444>)
   108fe:	2200      	movs	r2, #0
   10900:	5e9a      	ldrsh	r2, [r3, r2]
   10902:	4b84      	ldr	r3, [pc, #528]	; (10b14 <CorrectIMUvalues+0x448>)
   10904:	801a      	strh	r2, [r3, #0]
			cmy = my;
   10906:	4b84      	ldr	r3, [pc, #528]	; (10b18 <CorrectIMUvalues+0x44c>)
   10908:	2200      	movs	r2, #0
   1090a:	5e9a      	ldrsh	r2, [r3, r2]
   1090c:	4b83      	ldr	r3, [pc, #524]	; (10b1c <CorrectIMUvalues+0x450>)
   1090e:	801a      	strh	r2, [r3, #0]
   10910:	f000 fc84 	bl	1121c <CorrectIMUvalues+0xb50>
		}
	} else if(connector_orient == ORIENT_DOWN){ // Connectors Down
   10914:	1dfb      	adds	r3, r7, #7
   10916:	781b      	ldrb	r3, [r3, #0]
   10918:	2b02      	cmp	r3, #2
   1091a:	d000      	beq.n	1091e <CorrectIMUvalues+0x252>
   1091c:	e100      	b.n	10b20 <CorrectIMUvalues+0x454>
		caz = -az; // Verified
   1091e:	4b6e      	ldr	r3, [pc, #440]	; (10ad8 <CorrectIMUvalues+0x40c>)
   10920:	2200      	movs	r2, #0
   10922:	5e9b      	ldrsh	r3, [r3, r2]
   10924:	b29b      	uxth	r3, r3
   10926:	425b      	negs	r3, r3
   10928:	b29b      	uxth	r3, r3
   1092a:	b21a      	sxth	r2, r3
   1092c:	4b6b      	ldr	r3, [pc, #428]	; (10adc <CorrectIMUvalues+0x410>)
   1092e:	801a      	strh	r2, [r3, #0]
		cgz = -gz;
   10930:	4b6b      	ldr	r3, [pc, #428]	; (10ae0 <CorrectIMUvalues+0x414>)
   10932:	2200      	movs	r2, #0
   10934:	5e9b      	ldrsh	r3, [r3, r2]
   10936:	b29b      	uxth	r3, r3
   10938:	425b      	negs	r3, r3
   1093a:	b29b      	uxth	r3, r3
   1093c:	b21a      	sxth	r2, r3
   1093e:	4b69      	ldr	r3, [pc, #420]	; (10ae4 <CorrectIMUvalues+0x418>)
   10940:	801a      	strh	r2, [r3, #0]
		cmz = -mz;
   10942:	4b69      	ldr	r3, [pc, #420]	; (10ae8 <CorrectIMUvalues+0x41c>)
   10944:	2200      	movs	r2, #0
   10946:	5e9b      	ldrsh	r3, [r3, r2]
   10948:	b29b      	uxth	r3, r3
   1094a:	425b      	negs	r3, r3
   1094c:	b29b      	uxth	r3, r3
   1094e:	b21a      	sxth	r2, r3
   10950:	4b66      	ldr	r3, [pc, #408]	; (10aec <CorrectIMUvalues+0x420>)
   10952:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_LEFT){ // Power Left
   10954:	1dbb      	adds	r3, r7, #6
   10956:	781b      	ldrb	r3, [r3, #0]
   10958:	2b03      	cmp	r3, #3
   1095a:	d12f      	bne.n	109bc <CorrectIMUvalues+0x2f0>
			cax = -ay; // Verified
   1095c:	4b66      	ldr	r3, [pc, #408]	; (10af8 <CorrectIMUvalues+0x42c>)
   1095e:	2200      	movs	r2, #0
   10960:	5e9b      	ldrsh	r3, [r3, r2]
   10962:	b29b      	uxth	r3, r3
   10964:	425b      	negs	r3, r3
   10966:	b29b      	uxth	r3, r3
   10968:	b21a      	sxth	r2, r3
   1096a:	4b62      	ldr	r3, [pc, #392]	; (10af4 <CorrectIMUvalues+0x428>)
   1096c:	801a      	strh	r2, [r3, #0]
			cay = -ax; // Verified
   1096e:	4b60      	ldr	r3, [pc, #384]	; (10af0 <CorrectIMUvalues+0x424>)
   10970:	2200      	movs	r2, #0
   10972:	5e9b      	ldrsh	r3, [r3, r2]
   10974:	b29b      	uxth	r3, r3
   10976:	425b      	negs	r3, r3
   10978:	b29b      	uxth	r3, r3
   1097a:	b21a      	sxth	r2, r3
   1097c:	4b5f      	ldr	r3, [pc, #380]	; (10afc <CorrectIMUvalues+0x430>)
   1097e:	801a      	strh	r2, [r3, #0]
			cgx = gy;
   10980:	4b61      	ldr	r3, [pc, #388]	; (10b08 <CorrectIMUvalues+0x43c>)
   10982:	2200      	movs	r2, #0
   10984:	5e9a      	ldrsh	r2, [r3, r2]
   10986:	4b5f      	ldr	r3, [pc, #380]	; (10b04 <CorrectIMUvalues+0x438>)
   10988:	801a      	strh	r2, [r3, #0]
			cgy = gx;
   1098a:	4b5d      	ldr	r3, [pc, #372]	; (10b00 <CorrectIMUvalues+0x434>)
   1098c:	2200      	movs	r2, #0
   1098e:	5e9a      	ldrsh	r2, [r3, r2]
   10990:	4b5e      	ldr	r3, [pc, #376]	; (10b0c <CorrectIMUvalues+0x440>)
   10992:	801a      	strh	r2, [r3, #0]
			cmx = -my;
   10994:	4b60      	ldr	r3, [pc, #384]	; (10b18 <CorrectIMUvalues+0x44c>)
   10996:	2200      	movs	r2, #0
   10998:	5e9b      	ldrsh	r3, [r3, r2]
   1099a:	b29b      	uxth	r3, r3
   1099c:	425b      	negs	r3, r3
   1099e:	b29b      	uxth	r3, r3
   109a0:	b21a      	sxth	r2, r3
   109a2:	4b5c      	ldr	r3, [pc, #368]	; (10b14 <CorrectIMUvalues+0x448>)
   109a4:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
   109a6:	4b5a      	ldr	r3, [pc, #360]	; (10b10 <CorrectIMUvalues+0x444>)
   109a8:	2200      	movs	r2, #0
   109aa:	5e9b      	ldrsh	r3, [r3, r2]
   109ac:	b29b      	uxth	r3, r3
   109ae:	425b      	negs	r3, r3
   109b0:	b29b      	uxth	r3, r3
   109b2:	b21a      	sxth	r2, r3
   109b4:	4b59      	ldr	r3, [pc, #356]	; (10b1c <CorrectIMUvalues+0x450>)
   109b6:	801a      	strh	r2, [r3, #0]
   109b8:	f000 fc30 	bl	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
   109bc:	1dbb      	adds	r3, r7, #6
   109be:	781b      	ldrb	r3, [r3, #0]
   109c0:	2b04      	cmp	r3, #4
   109c2:	d127      	bne.n	10a14 <CorrectIMUvalues+0x348>
			cax = ay; // Verified
   109c4:	4b4c      	ldr	r3, [pc, #304]	; (10af8 <CorrectIMUvalues+0x42c>)
   109c6:	2200      	movs	r2, #0
   109c8:	5e9a      	ldrsh	r2, [r3, r2]
   109ca:	4b4a      	ldr	r3, [pc, #296]	; (10af4 <CorrectIMUvalues+0x428>)
   109cc:	801a      	strh	r2, [r3, #0]
			cay = ax; // Verified
   109ce:	4b48      	ldr	r3, [pc, #288]	; (10af0 <CorrectIMUvalues+0x424>)
   109d0:	2200      	movs	r2, #0
   109d2:	5e9a      	ldrsh	r2, [r3, r2]
   109d4:	4b49      	ldr	r3, [pc, #292]	; (10afc <CorrectIMUvalues+0x430>)
   109d6:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
   109d8:	4b4b      	ldr	r3, [pc, #300]	; (10b08 <CorrectIMUvalues+0x43c>)
   109da:	2200      	movs	r2, #0
   109dc:	5e9b      	ldrsh	r3, [r3, r2]
   109de:	b29b      	uxth	r3, r3
   109e0:	425b      	negs	r3, r3
   109e2:	b29b      	uxth	r3, r3
   109e4:	b21a      	sxth	r2, r3
   109e6:	4b47      	ldr	r3, [pc, #284]	; (10b04 <CorrectIMUvalues+0x438>)
   109e8:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
   109ea:	4b45      	ldr	r3, [pc, #276]	; (10b00 <CorrectIMUvalues+0x434>)
   109ec:	2200      	movs	r2, #0
   109ee:	5e9b      	ldrsh	r3, [r3, r2]
   109f0:	b29b      	uxth	r3, r3
   109f2:	425b      	negs	r3, r3
   109f4:	b29b      	uxth	r3, r3
   109f6:	b21a      	sxth	r2, r3
   109f8:	4b44      	ldr	r3, [pc, #272]	; (10b0c <CorrectIMUvalues+0x440>)
   109fa:	801a      	strh	r2, [r3, #0]
			cmx = my;
   109fc:	4b46      	ldr	r3, [pc, #280]	; (10b18 <CorrectIMUvalues+0x44c>)
   109fe:	2200      	movs	r2, #0
   10a00:	5e9a      	ldrsh	r2, [r3, r2]
   10a02:	4b44      	ldr	r3, [pc, #272]	; (10b14 <CorrectIMUvalues+0x448>)
   10a04:	801a      	strh	r2, [r3, #0]
			cmy = mx;
   10a06:	4b42      	ldr	r3, [pc, #264]	; (10b10 <CorrectIMUvalues+0x444>)
   10a08:	2200      	movs	r2, #0
   10a0a:	5e9a      	ldrsh	r2, [r3, r2]
   10a0c:	4b43      	ldr	r3, [pc, #268]	; (10b1c <CorrectIMUvalues+0x450>)
   10a0e:	801a      	strh	r2, [r3, #0]
   10a10:	f000 fc04 	bl	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
   10a14:	1dbb      	adds	r3, r7, #6
   10a16:	781b      	ldrb	r3, [r3, #0]
   10a18:	2b05      	cmp	r3, #5
   10a1a:	d12b      	bne.n	10a74 <CorrectIMUvalues+0x3a8>
			cax = ax; // Verified
   10a1c:	4b34      	ldr	r3, [pc, #208]	; (10af0 <CorrectIMUvalues+0x424>)
   10a1e:	2200      	movs	r2, #0
   10a20:	5e9a      	ldrsh	r2, [r3, r2]
   10a22:	4b34      	ldr	r3, [pc, #208]	; (10af4 <CorrectIMUvalues+0x428>)
   10a24:	801a      	strh	r2, [r3, #0]
			cay = -ay; // Verified
   10a26:	4b34      	ldr	r3, [pc, #208]	; (10af8 <CorrectIMUvalues+0x42c>)
   10a28:	2200      	movs	r2, #0
   10a2a:	5e9b      	ldrsh	r3, [r3, r2]
   10a2c:	b29b      	uxth	r3, r3
   10a2e:	425b      	negs	r3, r3
   10a30:	b29b      	uxth	r3, r3
   10a32:	b21a      	sxth	r2, r3
   10a34:	4b31      	ldr	r3, [pc, #196]	; (10afc <CorrectIMUvalues+0x430>)
   10a36:	801a      	strh	r2, [r3, #0]
			cgx = gx;
   10a38:	4b31      	ldr	r3, [pc, #196]	; (10b00 <CorrectIMUvalues+0x434>)
   10a3a:	2200      	movs	r2, #0
   10a3c:	5e9a      	ldrsh	r2, [r3, r2]
   10a3e:	4b31      	ldr	r3, [pc, #196]	; (10b04 <CorrectIMUvalues+0x438>)
   10a40:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
   10a42:	4b31      	ldr	r3, [pc, #196]	; (10b08 <CorrectIMUvalues+0x43c>)
   10a44:	2200      	movs	r2, #0
   10a46:	5e9b      	ldrsh	r3, [r3, r2]
   10a48:	b29b      	uxth	r3, r3
   10a4a:	425b      	negs	r3, r3
   10a4c:	b29b      	uxth	r3, r3
   10a4e:	b21a      	sxth	r2, r3
   10a50:	4b2e      	ldr	r3, [pc, #184]	; (10b0c <CorrectIMUvalues+0x440>)
   10a52:	801a      	strh	r2, [r3, #0]
			cmx = mx;
   10a54:	4b2e      	ldr	r3, [pc, #184]	; (10b10 <CorrectIMUvalues+0x444>)
   10a56:	2200      	movs	r2, #0
   10a58:	5e9a      	ldrsh	r2, [r3, r2]
   10a5a:	4b2e      	ldr	r3, [pc, #184]	; (10b14 <CorrectIMUvalues+0x448>)
   10a5c:	801a      	strh	r2, [r3, #0]
			cmy = -my;
   10a5e:	4b2e      	ldr	r3, [pc, #184]	; (10b18 <CorrectIMUvalues+0x44c>)
   10a60:	2200      	movs	r2, #0
   10a62:	5e9b      	ldrsh	r3, [r3, r2]
   10a64:	b29b      	uxth	r3, r3
   10a66:	425b      	negs	r3, r3
   10a68:	b29b      	uxth	r3, r3
   10a6a:	b21a      	sxth	r2, r3
   10a6c:	4b2b      	ldr	r3, [pc, #172]	; (10b1c <CorrectIMUvalues+0x450>)
   10a6e:	801a      	strh	r2, [r3, #0]
   10a70:	f000 fbd4 	bl	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
   10a74:	1dbb      	adds	r3, r7, #6
   10a76:	781b      	ldrb	r3, [r3, #0]
   10a78:	2b06      	cmp	r3, #6
   10a7a:	d001      	beq.n	10a80 <CorrectIMUvalues+0x3b4>
   10a7c:	f000 fbce 	bl	1121c <CorrectIMUvalues+0xb50>
			cax = -ax; // Verified
   10a80:	4b1b      	ldr	r3, [pc, #108]	; (10af0 <CorrectIMUvalues+0x424>)
   10a82:	2200      	movs	r2, #0
   10a84:	5e9b      	ldrsh	r3, [r3, r2]
   10a86:	b29b      	uxth	r3, r3
   10a88:	425b      	negs	r3, r3
   10a8a:	b29b      	uxth	r3, r3
   10a8c:	b21a      	sxth	r2, r3
   10a8e:	4b19      	ldr	r3, [pc, #100]	; (10af4 <CorrectIMUvalues+0x428>)
   10a90:	801a      	strh	r2, [r3, #0]
			cay = ay; // Verified
   10a92:	4b19      	ldr	r3, [pc, #100]	; (10af8 <CorrectIMUvalues+0x42c>)
   10a94:	2200      	movs	r2, #0
   10a96:	5e9a      	ldrsh	r2, [r3, r2]
   10a98:	4b18      	ldr	r3, [pc, #96]	; (10afc <CorrectIMUvalues+0x430>)
   10a9a:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
   10a9c:	4b18      	ldr	r3, [pc, #96]	; (10b00 <CorrectIMUvalues+0x434>)
   10a9e:	2200      	movs	r2, #0
   10aa0:	5e9b      	ldrsh	r3, [r3, r2]
   10aa2:	b29b      	uxth	r3, r3
   10aa4:	425b      	negs	r3, r3
   10aa6:	b29b      	uxth	r3, r3
   10aa8:	b21a      	sxth	r2, r3
   10aaa:	4b16      	ldr	r3, [pc, #88]	; (10b04 <CorrectIMUvalues+0x438>)
   10aac:	801a      	strh	r2, [r3, #0]
			cgy = gy;
   10aae:	4b16      	ldr	r3, [pc, #88]	; (10b08 <CorrectIMUvalues+0x43c>)
   10ab0:	2200      	movs	r2, #0
   10ab2:	5e9a      	ldrsh	r2, [r3, r2]
   10ab4:	4b15      	ldr	r3, [pc, #84]	; (10b0c <CorrectIMUvalues+0x440>)
   10ab6:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
   10ab8:	4b15      	ldr	r3, [pc, #84]	; (10b10 <CorrectIMUvalues+0x444>)
   10aba:	2200      	movs	r2, #0
   10abc:	5e9b      	ldrsh	r3, [r3, r2]
   10abe:	b29b      	uxth	r3, r3
   10ac0:	425b      	negs	r3, r3
   10ac2:	b29b      	uxth	r3, r3
   10ac4:	b21a      	sxth	r2, r3
   10ac6:	4b13      	ldr	r3, [pc, #76]	; (10b14 <CorrectIMUvalues+0x448>)
   10ac8:	801a      	strh	r2, [r3, #0]
			cmy = my;
   10aca:	4b13      	ldr	r3, [pc, #76]	; (10b18 <CorrectIMUvalues+0x44c>)
   10acc:	2200      	movs	r2, #0
   10ace:	5e9a      	ldrsh	r2, [r3, r2]
   10ad0:	4b12      	ldr	r3, [pc, #72]	; (10b1c <CorrectIMUvalues+0x450>)
   10ad2:	801a      	strh	r2, [r3, #0]
   10ad4:	e3a2      	b.n	1121c <CorrectIMUvalues+0xb50>
   10ad6:	46c0      	nop			; (mov r8, r8)
   10ad8:	20000322 	.word	0x20000322
   10adc:	20000334 	.word	0x20000334
   10ae0:	2000031c 	.word	0x2000031c
   10ae4:	2000032e 	.word	0x2000032e
   10ae8:	20000328 	.word	0x20000328
   10aec:	2000033a 	.word	0x2000033a
   10af0:	2000031e 	.word	0x2000031e
   10af4:	20000330 	.word	0x20000330
   10af8:	20000320 	.word	0x20000320
   10afc:	20000332 	.word	0x20000332
   10b00:	20000318 	.word	0x20000318
   10b04:	2000032a 	.word	0x2000032a
   10b08:	2000031a 	.word	0x2000031a
   10b0c:	2000032c 	.word	0x2000032c
   10b10:	20000324 	.word	0x20000324
   10b14:	20000336 	.word	0x20000336
   10b18:	20000326 	.word	0x20000326
   10b1c:	20000338 	.word	0x20000338
		}
	} else if(connector_orient == ORIENT_LEFT){ // Connectors Left
   10b20:	1dfb      	adds	r3, r7, #7
   10b22:	781b      	ldrb	r3, [r3, #0]
   10b24:	2b03      	cmp	r3, #3
   10b26:	d000      	beq.n	10b2a <CorrectIMUvalues+0x45e>
   10b28:	e0d3      	b.n	10cd2 <CorrectIMUvalues+0x606>
		cax = -az; // Verified
   10b2a:	4bd4      	ldr	r3, [pc, #848]	; (10e7c <CorrectIMUvalues+0x7b0>)
   10b2c:	2200      	movs	r2, #0
   10b2e:	5e9b      	ldrsh	r3, [r3, r2]
   10b30:	b29b      	uxth	r3, r3
   10b32:	425b      	negs	r3, r3
   10b34:	b29b      	uxth	r3, r3
   10b36:	b21a      	sxth	r2, r3
   10b38:	4bd1      	ldr	r3, [pc, #836]	; (10e80 <CorrectIMUvalues+0x7b4>)
   10b3a:	801a      	strh	r2, [r3, #0]
		cgx = -gz;
   10b3c:	4bd1      	ldr	r3, [pc, #836]	; (10e84 <CorrectIMUvalues+0x7b8>)
   10b3e:	2200      	movs	r2, #0
   10b40:	5e9b      	ldrsh	r3, [r3, r2]
   10b42:	b29b      	uxth	r3, r3
   10b44:	425b      	negs	r3, r3
   10b46:	b29b      	uxth	r3, r3
   10b48:	b21a      	sxth	r2, r3
   10b4a:	4bcf      	ldr	r3, [pc, #828]	; (10e88 <CorrectIMUvalues+0x7bc>)
   10b4c:	801a      	strh	r2, [r3, #0]
		cmx = mz;
   10b4e:	4bcf      	ldr	r3, [pc, #828]	; (10e8c <CorrectIMUvalues+0x7c0>)
   10b50:	2200      	movs	r2, #0
   10b52:	5e9a      	ldrsh	r2, [r3, r2]
   10b54:	4bce      	ldr	r3, [pc, #824]	; (10e90 <CorrectIMUvalues+0x7c4>)
   10b56:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
   10b58:	1dbb      	adds	r3, r7, #6
   10b5a:	781b      	ldrb	r3, [r3, #0]
   10b5c:	2b01      	cmp	r3, #1
   10b5e:	d12a      	bne.n	10bb6 <CorrectIMUvalues+0x4ea>
			caz = ay; // Verified
   10b60:	4bcc      	ldr	r3, [pc, #816]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10b62:	2200      	movs	r2, #0
   10b64:	5e9a      	ldrsh	r2, [r3, r2]
   10b66:	4bcc      	ldr	r3, [pc, #816]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10b68:	801a      	strh	r2, [r3, #0]
			cay = -ax; // Verified
   10b6a:	4bcc      	ldr	r3, [pc, #816]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10b6c:	2200      	movs	r2, #0
   10b6e:	5e9b      	ldrsh	r3, [r3, r2]
   10b70:	b29b      	uxth	r3, r3
   10b72:	425b      	negs	r3, r3
   10b74:	b29b      	uxth	r3, r3
   10b76:	b21a      	sxth	r2, r3
   10b78:	4bc9      	ldr	r3, [pc, #804]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10b7a:	801a      	strh	r2, [r3, #0]
			cgz = gy;
   10b7c:	4bc9      	ldr	r3, [pc, #804]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10b7e:	2200      	movs	r2, #0
   10b80:	5e9a      	ldrsh	r2, [r3, r2]
   10b82:	4bc9      	ldr	r3, [pc, #804]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10b84:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
   10b86:	4bc9      	ldr	r3, [pc, #804]	; (10eac <CorrectIMUvalues+0x7e0>)
   10b88:	2200      	movs	r2, #0
   10b8a:	5e9b      	ldrsh	r3, [r3, r2]
   10b8c:	b29b      	uxth	r3, r3
   10b8e:	425b      	negs	r3, r3
   10b90:	b29b      	uxth	r3, r3
   10b92:	b21a      	sxth	r2, r3
   10b94:	4bc6      	ldr	r3, [pc, #792]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10b96:	801a      	strh	r2, [r3, #0]
			cmz = -my;
   10b98:	4bc6      	ldr	r3, [pc, #792]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10b9a:	2200      	movs	r2, #0
   10b9c:	5e9b      	ldrsh	r3, [r3, r2]
   10b9e:	b29b      	uxth	r3, r3
   10ba0:	425b      	negs	r3, r3
   10ba2:	b29b      	uxth	r3, r3
   10ba4:	b21a      	sxth	r2, r3
   10ba6:	4bc4      	ldr	r3, [pc, #784]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10ba8:	801a      	strh	r2, [r3, #0]
			cmy = mx;
   10baa:	4bc4      	ldr	r3, [pc, #784]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10bac:	2200      	movs	r2, #0
   10bae:	5e9a      	ldrsh	r2, [r3, r2]
   10bb0:	4bc3      	ldr	r3, [pc, #780]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10bb2:	801a      	strh	r2, [r3, #0]
   10bb4:	e332      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
   10bb6:	1dbb      	adds	r3, r7, #6
   10bb8:	781b      	ldrb	r3, [r3, #0]
   10bba:	2b02      	cmp	r3, #2
   10bbc:	d12a      	bne.n	10c14 <CorrectIMUvalues+0x548>
			caz = -ay; // Verified
   10bbe:	4bb5      	ldr	r3, [pc, #724]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10bc0:	2200      	movs	r2, #0
   10bc2:	5e9b      	ldrsh	r3, [r3, r2]
   10bc4:	b29b      	uxth	r3, r3
   10bc6:	425b      	negs	r3, r3
   10bc8:	b29b      	uxth	r3, r3
   10bca:	b21a      	sxth	r2, r3
   10bcc:	4bb2      	ldr	r3, [pc, #712]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10bce:	801a      	strh	r2, [r3, #0]
			cay = ax; // Verified
   10bd0:	4bb2      	ldr	r3, [pc, #712]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10bd2:	2200      	movs	r2, #0
   10bd4:	5e9a      	ldrsh	r2, [r3, r2]
   10bd6:	4bb2      	ldr	r3, [pc, #712]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10bd8:	801a      	strh	r2, [r3, #0]
			cgz = -gy;
   10bda:	4bb2      	ldr	r3, [pc, #712]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10bdc:	2200      	movs	r2, #0
   10bde:	5e9b      	ldrsh	r3, [r3, r2]
   10be0:	b29b      	uxth	r3, r3
   10be2:	425b      	negs	r3, r3
   10be4:	b29b      	uxth	r3, r3
   10be6:	b21a      	sxth	r2, r3
   10be8:	4baf      	ldr	r3, [pc, #700]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10bea:	801a      	strh	r2, [r3, #0]
			cgy = gx;
   10bec:	4baf      	ldr	r3, [pc, #700]	; (10eac <CorrectIMUvalues+0x7e0>)
   10bee:	2200      	movs	r2, #0
   10bf0:	5e9a      	ldrsh	r2, [r3, r2]
   10bf2:	4baf      	ldr	r3, [pc, #700]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10bf4:	801a      	strh	r2, [r3, #0]
			cmz = my;
   10bf6:	4baf      	ldr	r3, [pc, #700]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10bf8:	2200      	movs	r2, #0
   10bfa:	5e9a      	ldrsh	r2, [r3, r2]
   10bfc:	4bae      	ldr	r3, [pc, #696]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10bfe:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
   10c00:	4bae      	ldr	r3, [pc, #696]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10c02:	2200      	movs	r2, #0
   10c04:	5e9b      	ldrsh	r3, [r3, r2]
   10c06:	b29b      	uxth	r3, r3
   10c08:	425b      	negs	r3, r3
   10c0a:	b29b      	uxth	r3, r3
   10c0c:	b21a      	sxth	r2, r3
   10c0e:	4bac      	ldr	r3, [pc, #688]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10c10:	801a      	strh	r2, [r3, #0]
   10c12:	e303      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
   10c14:	1dbb      	adds	r3, r7, #6
   10c16:	781b      	ldrb	r3, [r3, #0]
   10c18:	2b05      	cmp	r3, #5
   10c1a:	d132      	bne.n	10c82 <CorrectIMUvalues+0x5b6>
			caz = -ax; // Verified
   10c1c:	4b9f      	ldr	r3, [pc, #636]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10c1e:	2200      	movs	r2, #0
   10c20:	5e9b      	ldrsh	r3, [r3, r2]
   10c22:	b29b      	uxth	r3, r3
   10c24:	425b      	negs	r3, r3
   10c26:	b29b      	uxth	r3, r3
   10c28:	b21a      	sxth	r2, r3
   10c2a:	4b9b      	ldr	r3, [pc, #620]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10c2c:	801a      	strh	r2, [r3, #0]
			cay = -ay; // Verified
   10c2e:	4b99      	ldr	r3, [pc, #612]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10c30:	2200      	movs	r2, #0
   10c32:	5e9b      	ldrsh	r3, [r3, r2]
   10c34:	b29b      	uxth	r3, r3
   10c36:	425b      	negs	r3, r3
   10c38:	b29b      	uxth	r3, r3
   10c3a:	b21a      	sxth	r2, r3
   10c3c:	4b98      	ldr	r3, [pc, #608]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10c3e:	801a      	strh	r2, [r3, #0]
			cgz = -gx;
   10c40:	4b9a      	ldr	r3, [pc, #616]	; (10eac <CorrectIMUvalues+0x7e0>)
   10c42:	2200      	movs	r2, #0
   10c44:	5e9b      	ldrsh	r3, [r3, r2]
   10c46:	b29b      	uxth	r3, r3
   10c48:	425b      	negs	r3, r3
   10c4a:	b29b      	uxth	r3, r3
   10c4c:	b21a      	sxth	r2, r3
   10c4e:	4b96      	ldr	r3, [pc, #600]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10c50:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
   10c52:	4b94      	ldr	r3, [pc, #592]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10c54:	2200      	movs	r2, #0
   10c56:	5e9b      	ldrsh	r3, [r3, r2]
   10c58:	b29b      	uxth	r3, r3
   10c5a:	425b      	negs	r3, r3
   10c5c:	b29b      	uxth	r3, r3
   10c5e:	b21a      	sxth	r2, r3
   10c60:	4b93      	ldr	r3, [pc, #588]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10c62:	801a      	strh	r2, [r3, #0]
			cmz = mx;
   10c64:	4b95      	ldr	r3, [pc, #596]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10c66:	2200      	movs	r2, #0
   10c68:	5e9a      	ldrsh	r2, [r3, r2]
   10c6a:	4b93      	ldr	r3, [pc, #588]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10c6c:	801a      	strh	r2, [r3, #0]
			cmy = -my;
   10c6e:	4b91      	ldr	r3, [pc, #580]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10c70:	2200      	movs	r2, #0
   10c72:	5e9b      	ldrsh	r3, [r3, r2]
   10c74:	b29b      	uxth	r3, r3
   10c76:	425b      	negs	r3, r3
   10c78:	b29b      	uxth	r3, r3
   10c7a:	b21a      	sxth	r2, r3
   10c7c:	4b90      	ldr	r3, [pc, #576]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10c7e:	801a      	strh	r2, [r3, #0]
   10c80:	e2cc      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
   10c82:	1dbb      	adds	r3, r7, #6
   10c84:	781b      	ldrb	r3, [r3, #0]
   10c86:	2b06      	cmp	r3, #6
   10c88:	d000      	beq.n	10c8c <CorrectIMUvalues+0x5c0>
   10c8a:	e2c7      	b.n	1121c <CorrectIMUvalues+0xb50>
			caz = ax; // Verified
   10c8c:	4b83      	ldr	r3, [pc, #524]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10c8e:	2200      	movs	r2, #0
   10c90:	5e9a      	ldrsh	r2, [r3, r2]
   10c92:	4b81      	ldr	r3, [pc, #516]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10c94:	801a      	strh	r2, [r3, #0]
			cay = ay; // Verified
   10c96:	4b7f      	ldr	r3, [pc, #508]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10c98:	2200      	movs	r2, #0
   10c9a:	5e9a      	ldrsh	r2, [r3, r2]
   10c9c:	4b80      	ldr	r3, [pc, #512]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10c9e:	801a      	strh	r2, [r3, #0]
			cgz = gx;
   10ca0:	4b82      	ldr	r3, [pc, #520]	; (10eac <CorrectIMUvalues+0x7e0>)
   10ca2:	2200      	movs	r2, #0
   10ca4:	5e9a      	ldrsh	r2, [r3, r2]
   10ca6:	4b80      	ldr	r3, [pc, #512]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10ca8:	801a      	strh	r2, [r3, #0]
			cgy = gy;
   10caa:	4b7e      	ldr	r3, [pc, #504]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10cac:	2200      	movs	r2, #0
   10cae:	5e9a      	ldrsh	r2, [r3, r2]
   10cb0:	4b7f      	ldr	r3, [pc, #508]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10cb2:	801a      	strh	r2, [r3, #0]
			cmz = -mx;
   10cb4:	4b81      	ldr	r3, [pc, #516]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10cb6:	2200      	movs	r2, #0
   10cb8:	5e9b      	ldrsh	r3, [r3, r2]
   10cba:	b29b      	uxth	r3, r3
   10cbc:	425b      	negs	r3, r3
   10cbe:	b29b      	uxth	r3, r3
   10cc0:	b21a      	sxth	r2, r3
   10cc2:	4b7d      	ldr	r3, [pc, #500]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10cc4:	801a      	strh	r2, [r3, #0]
			cmy = my;
   10cc6:	4b7b      	ldr	r3, [pc, #492]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10cc8:	2200      	movs	r2, #0
   10cca:	5e9a      	ldrsh	r2, [r3, r2]
   10ccc:	4b7c      	ldr	r3, [pc, #496]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10cce:	801a      	strh	r2, [r3, #0]
   10cd0:	e2a4      	b.n	1121c <CorrectIMUvalues+0xb50>
		}
	} else if(connector_orient == ORIENT_RIGHT){ // Connectors Right
   10cd2:	1dfb      	adds	r3, r7, #7
   10cd4:	781b      	ldrb	r3, [r3, #0]
   10cd6:	2b04      	cmp	r3, #4
   10cd8:	d000      	beq.n	10cdc <CorrectIMUvalues+0x610>
   10cda:	e0f3      	b.n	10ec4 <CorrectIMUvalues+0x7f8>
		cax = az; // Verified
   10cdc:	4b67      	ldr	r3, [pc, #412]	; (10e7c <CorrectIMUvalues+0x7b0>)
   10cde:	2200      	movs	r2, #0
   10ce0:	5e9a      	ldrsh	r2, [r3, r2]
   10ce2:	4b67      	ldr	r3, [pc, #412]	; (10e80 <CorrectIMUvalues+0x7b4>)
   10ce4:	801a      	strh	r2, [r3, #0]
		cgx = gz;
   10ce6:	4b67      	ldr	r3, [pc, #412]	; (10e84 <CorrectIMUvalues+0x7b8>)
   10ce8:	2200      	movs	r2, #0
   10cea:	5e9a      	ldrsh	r2, [r3, r2]
   10cec:	4b66      	ldr	r3, [pc, #408]	; (10e88 <CorrectIMUvalues+0x7bc>)
   10cee:	801a      	strh	r2, [r3, #0]
		cmx = -mz;
   10cf0:	4b66      	ldr	r3, [pc, #408]	; (10e8c <CorrectIMUvalues+0x7c0>)
   10cf2:	2200      	movs	r2, #0
   10cf4:	5e9b      	ldrsh	r3, [r3, r2]
   10cf6:	b29b      	uxth	r3, r3
   10cf8:	425b      	negs	r3, r3
   10cfa:	b29b      	uxth	r3, r3
   10cfc:	b21a      	sxth	r2, r3
   10cfe:	4b64      	ldr	r3, [pc, #400]	; (10e90 <CorrectIMUvalues+0x7c4>)
   10d00:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
   10d02:	1dbb      	adds	r3, r7, #6
   10d04:	781b      	ldrb	r3, [r3, #0]
   10d06:	2b01      	cmp	r3, #1
   10d08:	d122      	bne.n	10d50 <CorrectIMUvalues+0x684>
			caz = ay; // Verified
   10d0a:	4b62      	ldr	r3, [pc, #392]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10d0c:	2200      	movs	r2, #0
   10d0e:	5e9a      	ldrsh	r2, [r3, r2]
   10d10:	4b61      	ldr	r3, [pc, #388]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10d12:	801a      	strh	r2, [r3, #0]
			cay = ax; // Verified
   10d14:	4b61      	ldr	r3, [pc, #388]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10d16:	2200      	movs	r2, #0
   10d18:	5e9a      	ldrsh	r2, [r3, r2]
   10d1a:	4b61      	ldr	r3, [pc, #388]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10d1c:	801a      	strh	r2, [r3, #0]
			cgz = gy;
   10d1e:	4b61      	ldr	r3, [pc, #388]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10d20:	2200      	movs	r2, #0
   10d22:	5e9a      	ldrsh	r2, [r3, r2]
   10d24:	4b60      	ldr	r3, [pc, #384]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10d26:	801a      	strh	r2, [r3, #0]
			cgy = gx;
   10d28:	4b60      	ldr	r3, [pc, #384]	; (10eac <CorrectIMUvalues+0x7e0>)
   10d2a:	2200      	movs	r2, #0
   10d2c:	5e9a      	ldrsh	r2, [r3, r2]
   10d2e:	4b60      	ldr	r3, [pc, #384]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10d30:	801a      	strh	r2, [r3, #0]
			cmz = -my;
   10d32:	4b60      	ldr	r3, [pc, #384]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10d34:	2200      	movs	r2, #0
   10d36:	5e9b      	ldrsh	r3, [r3, r2]
   10d38:	b29b      	uxth	r3, r3
   10d3a:	425b      	negs	r3, r3
   10d3c:	b29b      	uxth	r3, r3
   10d3e:	b21a      	sxth	r2, r3
   10d40:	4b5d      	ldr	r3, [pc, #372]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10d42:	801a      	strh	r2, [r3, #0]
			cmy = mx;
   10d44:	4b5d      	ldr	r3, [pc, #372]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10d46:	2200      	movs	r2, #0
   10d48:	5e9a      	ldrsh	r2, [r3, r2]
   10d4a:	4b5d      	ldr	r3, [pc, #372]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10d4c:	801a      	strh	r2, [r3, #0]
   10d4e:	e265      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
   10d50:	1dbb      	adds	r3, r7, #6
   10d52:	781b      	ldrb	r3, [r3, #0]
   10d54:	2b02      	cmp	r3, #2
   10d56:	d132      	bne.n	10dbe <CorrectIMUvalues+0x6f2>
			caz = -ay; // Verified
   10d58:	4b4e      	ldr	r3, [pc, #312]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10d5a:	2200      	movs	r2, #0
   10d5c:	5e9b      	ldrsh	r3, [r3, r2]
   10d5e:	b29b      	uxth	r3, r3
   10d60:	425b      	negs	r3, r3
   10d62:	b29b      	uxth	r3, r3
   10d64:	b21a      	sxth	r2, r3
   10d66:	4b4c      	ldr	r3, [pc, #304]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10d68:	801a      	strh	r2, [r3, #0]
			cay = -ax; // Verified
   10d6a:	4b4c      	ldr	r3, [pc, #304]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10d6c:	2200      	movs	r2, #0
   10d6e:	5e9b      	ldrsh	r3, [r3, r2]
   10d70:	b29b      	uxth	r3, r3
   10d72:	425b      	negs	r3, r3
   10d74:	b29b      	uxth	r3, r3
   10d76:	b21a      	sxth	r2, r3
   10d78:	4b49      	ldr	r3, [pc, #292]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10d7a:	801a      	strh	r2, [r3, #0]
			cgz = -gy;
   10d7c:	4b49      	ldr	r3, [pc, #292]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10d7e:	2200      	movs	r2, #0
   10d80:	5e9b      	ldrsh	r3, [r3, r2]
   10d82:	b29b      	uxth	r3, r3
   10d84:	425b      	negs	r3, r3
   10d86:	b29b      	uxth	r3, r3
   10d88:	b21a      	sxth	r2, r3
   10d8a:	4b47      	ldr	r3, [pc, #284]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10d8c:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
   10d8e:	4b47      	ldr	r3, [pc, #284]	; (10eac <CorrectIMUvalues+0x7e0>)
   10d90:	2200      	movs	r2, #0
   10d92:	5e9b      	ldrsh	r3, [r3, r2]
   10d94:	b29b      	uxth	r3, r3
   10d96:	425b      	negs	r3, r3
   10d98:	b29b      	uxth	r3, r3
   10d9a:	b21a      	sxth	r2, r3
   10d9c:	4b44      	ldr	r3, [pc, #272]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10d9e:	801a      	strh	r2, [r3, #0]
			cmz = my;
   10da0:	4b44      	ldr	r3, [pc, #272]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10da2:	2200      	movs	r2, #0
   10da4:	5e9a      	ldrsh	r2, [r3, r2]
   10da6:	4b44      	ldr	r3, [pc, #272]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10da8:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
   10daa:	4b44      	ldr	r3, [pc, #272]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10dac:	2200      	movs	r2, #0
   10dae:	5e9b      	ldrsh	r3, [r3, r2]
   10db0:	b29b      	uxth	r3, r3
   10db2:	425b      	negs	r3, r3
   10db4:	b29b      	uxth	r3, r3
   10db6:	b21a      	sxth	r2, r3
   10db8:	4b41      	ldr	r3, [pc, #260]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10dba:	801a      	strh	r2, [r3, #0]
   10dbc:	e22e      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
   10dbe:	1dbb      	adds	r3, r7, #6
   10dc0:	781b      	ldrb	r3, [r3, #0]
   10dc2:	2b05      	cmp	r3, #5
   10dc4:	d12e      	bne.n	10e24 <CorrectIMUvalues+0x758>
			caz = ax; // Verified
   10dc6:	4b35      	ldr	r3, [pc, #212]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10dc8:	2200      	movs	r2, #0
   10dca:	5e9a      	ldrsh	r2, [r3, r2]
   10dcc:	4b32      	ldr	r3, [pc, #200]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10dce:	801a      	strh	r2, [r3, #0]
			cay = -ay; // Verified
   10dd0:	4b30      	ldr	r3, [pc, #192]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10dd2:	2200      	movs	r2, #0
   10dd4:	5e9b      	ldrsh	r3, [r3, r2]
   10dd6:	b29b      	uxth	r3, r3
   10dd8:	425b      	negs	r3, r3
   10dda:	b29b      	uxth	r3, r3
   10ddc:	b21a      	sxth	r2, r3
   10dde:	4b30      	ldr	r3, [pc, #192]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10de0:	801a      	strh	r2, [r3, #0]
			cgz = gx;
   10de2:	4b32      	ldr	r3, [pc, #200]	; (10eac <CorrectIMUvalues+0x7e0>)
   10de4:	2200      	movs	r2, #0
   10de6:	5e9a      	ldrsh	r2, [r3, r2]
   10de8:	4b2f      	ldr	r3, [pc, #188]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10dea:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
   10dec:	4b2d      	ldr	r3, [pc, #180]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10dee:	2200      	movs	r2, #0
   10df0:	5e9b      	ldrsh	r3, [r3, r2]
   10df2:	b29b      	uxth	r3, r3
   10df4:	425b      	negs	r3, r3
   10df6:	b29b      	uxth	r3, r3
   10df8:	b21a      	sxth	r2, r3
   10dfa:	4b2d      	ldr	r3, [pc, #180]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10dfc:	801a      	strh	r2, [r3, #0]
			cmz = -mx;
   10dfe:	4b2f      	ldr	r3, [pc, #188]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10e00:	2200      	movs	r2, #0
   10e02:	5e9b      	ldrsh	r3, [r3, r2]
   10e04:	b29b      	uxth	r3, r3
   10e06:	425b      	negs	r3, r3
   10e08:	b29b      	uxth	r3, r3
   10e0a:	b21a      	sxth	r2, r3
   10e0c:	4b2a      	ldr	r3, [pc, #168]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10e0e:	801a      	strh	r2, [r3, #0]
			cmy = -my;
   10e10:	4b28      	ldr	r3, [pc, #160]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10e12:	2200      	movs	r2, #0
   10e14:	5e9b      	ldrsh	r3, [r3, r2]
   10e16:	b29b      	uxth	r3, r3
   10e18:	425b      	negs	r3, r3
   10e1a:	b29b      	uxth	r3, r3
   10e1c:	b21a      	sxth	r2, r3
   10e1e:	4b28      	ldr	r3, [pc, #160]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10e20:	801a      	strh	r2, [r3, #0]
   10e22:	e1fb      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
   10e24:	1dbb      	adds	r3, r7, #6
   10e26:	781b      	ldrb	r3, [r3, #0]
   10e28:	2b06      	cmp	r3, #6
   10e2a:	d000      	beq.n	10e2e <CorrectIMUvalues+0x762>
   10e2c:	e1f6      	b.n	1121c <CorrectIMUvalues+0xb50>
			caz = -ax; // Verified
   10e2e:	4b1b      	ldr	r3, [pc, #108]	; (10e9c <CorrectIMUvalues+0x7d0>)
   10e30:	2200      	movs	r2, #0
   10e32:	5e9b      	ldrsh	r3, [r3, r2]
   10e34:	b29b      	uxth	r3, r3
   10e36:	425b      	negs	r3, r3
   10e38:	b29b      	uxth	r3, r3
   10e3a:	b21a      	sxth	r2, r3
   10e3c:	4b16      	ldr	r3, [pc, #88]	; (10e98 <CorrectIMUvalues+0x7cc>)
   10e3e:	801a      	strh	r2, [r3, #0]
			cay = ay; // Verified
   10e40:	4b14      	ldr	r3, [pc, #80]	; (10e94 <CorrectIMUvalues+0x7c8>)
   10e42:	2200      	movs	r2, #0
   10e44:	5e9a      	ldrsh	r2, [r3, r2]
   10e46:	4b16      	ldr	r3, [pc, #88]	; (10ea0 <CorrectIMUvalues+0x7d4>)
   10e48:	801a      	strh	r2, [r3, #0]
			cgz = -gx;
   10e4a:	4b18      	ldr	r3, [pc, #96]	; (10eac <CorrectIMUvalues+0x7e0>)
   10e4c:	2200      	movs	r2, #0
   10e4e:	5e9b      	ldrsh	r3, [r3, r2]
   10e50:	b29b      	uxth	r3, r3
   10e52:	425b      	negs	r3, r3
   10e54:	b29b      	uxth	r3, r3
   10e56:	b21a      	sxth	r2, r3
   10e58:	4b13      	ldr	r3, [pc, #76]	; (10ea8 <CorrectIMUvalues+0x7dc>)
   10e5a:	801a      	strh	r2, [r3, #0]
			cgy = gy;
   10e5c:	4b11      	ldr	r3, [pc, #68]	; (10ea4 <CorrectIMUvalues+0x7d8>)
   10e5e:	2200      	movs	r2, #0
   10e60:	5e9a      	ldrsh	r2, [r3, r2]
   10e62:	4b13      	ldr	r3, [pc, #76]	; (10eb0 <CorrectIMUvalues+0x7e4>)
   10e64:	801a      	strh	r2, [r3, #0]
			cmz = mx;
   10e66:	4b15      	ldr	r3, [pc, #84]	; (10ebc <CorrectIMUvalues+0x7f0>)
   10e68:	2200      	movs	r2, #0
   10e6a:	5e9a      	ldrsh	r2, [r3, r2]
   10e6c:	4b12      	ldr	r3, [pc, #72]	; (10eb8 <CorrectIMUvalues+0x7ec>)
   10e6e:	801a      	strh	r2, [r3, #0]
			cmy = my;
   10e70:	4b10      	ldr	r3, [pc, #64]	; (10eb4 <CorrectIMUvalues+0x7e8>)
   10e72:	2200      	movs	r2, #0
   10e74:	5e9a      	ldrsh	r2, [r3, r2]
   10e76:	4b12      	ldr	r3, [pc, #72]	; (10ec0 <CorrectIMUvalues+0x7f4>)
   10e78:	801a      	strh	r2, [r3, #0]
   10e7a:	e1cf      	b.n	1121c <CorrectIMUvalues+0xb50>
   10e7c:	20000322 	.word	0x20000322
   10e80:	20000330 	.word	0x20000330
   10e84:	2000031c 	.word	0x2000031c
   10e88:	2000032a 	.word	0x2000032a
   10e8c:	20000328 	.word	0x20000328
   10e90:	20000336 	.word	0x20000336
   10e94:	20000320 	.word	0x20000320
   10e98:	20000334 	.word	0x20000334
   10e9c:	2000031e 	.word	0x2000031e
   10ea0:	20000332 	.word	0x20000332
   10ea4:	2000031a 	.word	0x2000031a
   10ea8:	2000032e 	.word	0x2000032e
   10eac:	20000318 	.word	0x20000318
   10eb0:	2000032c 	.word	0x2000032c
   10eb4:	20000326 	.word	0x20000326
   10eb8:	2000033a 	.word	0x2000033a
   10ebc:	20000324 	.word	0x20000324
   10ec0:	20000338 	.word	0x20000338
		}
	} else if(connector_orient == ORIENT_REAR){ // Connectors Rear
   10ec4:	1dfb      	adds	r3, r7, #7
   10ec6:	781b      	ldrb	r3, [r3, #0]
   10ec8:	2b05      	cmp	r3, #5
   10eca:	d000      	beq.n	10ece <CorrectIMUvalues+0x802>
   10ecc:	e0d7      	b.n	1107e <CorrectIMUvalues+0x9b2>
		cay = -az; // Verified
   10ece:	4be5      	ldr	r3, [pc, #916]	; (11264 <CorrectIMUvalues+0xb98>)
   10ed0:	2200      	movs	r2, #0
   10ed2:	5e9b      	ldrsh	r3, [r3, r2]
   10ed4:	b29b      	uxth	r3, r3
   10ed6:	425b      	negs	r3, r3
   10ed8:	b29b      	uxth	r3, r3
   10eda:	b21a      	sxth	r2, r3
   10edc:	4be2      	ldr	r3, [pc, #904]	; (11268 <CorrectIMUvalues+0xb9c>)
   10ede:	801a      	strh	r2, [r3, #0]
		cgy = -gz;
   10ee0:	4be2      	ldr	r3, [pc, #904]	; (1126c <CorrectIMUvalues+0xba0>)
   10ee2:	2200      	movs	r2, #0
   10ee4:	5e9b      	ldrsh	r3, [r3, r2]
   10ee6:	b29b      	uxth	r3, r3
   10ee8:	425b      	negs	r3, r3
   10eea:	b29b      	uxth	r3, r3
   10eec:	b21a      	sxth	r2, r3
   10eee:	4be0      	ldr	r3, [pc, #896]	; (11270 <CorrectIMUvalues+0xba4>)
   10ef0:	801a      	strh	r2, [r3, #0]
		cmy = -mz;
   10ef2:	4be0      	ldr	r3, [pc, #896]	; (11274 <CorrectIMUvalues+0xba8>)
   10ef4:	2200      	movs	r2, #0
   10ef6:	5e9b      	ldrsh	r3, [r3, r2]
   10ef8:	b29b      	uxth	r3, r3
   10efa:	425b      	negs	r3, r3
   10efc:	b29b      	uxth	r3, r3
   10efe:	b21a      	sxth	r2, r3
   10f00:	4bdd      	ldr	r3, [pc, #884]	; (11278 <CorrectIMUvalues+0xbac>)
   10f02:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
   10f04:	1dbb      	adds	r3, r7, #6
   10f06:	781b      	ldrb	r3, [r3, #0]
   10f08:	2b01      	cmp	r3, #1
   10f0a:	d11e      	bne.n	10f4a <CorrectIMUvalues+0x87e>
			cax = ax; // Verified
   10f0c:	4bdb      	ldr	r3, [pc, #876]	; (1127c <CorrectIMUvalues+0xbb0>)
   10f0e:	2200      	movs	r2, #0
   10f10:	5e9a      	ldrsh	r2, [r3, r2]
   10f12:	4bdb      	ldr	r3, [pc, #876]	; (11280 <CorrectIMUvalues+0xbb4>)
   10f14:	801a      	strh	r2, [r3, #0]
			caz = ay; // Verified
   10f16:	4bdb      	ldr	r3, [pc, #876]	; (11284 <CorrectIMUvalues+0xbb8>)
   10f18:	2200      	movs	r2, #0
   10f1a:	5e9a      	ldrsh	r2, [r3, r2]
   10f1c:	4bda      	ldr	r3, [pc, #872]	; (11288 <CorrectIMUvalues+0xbbc>)
   10f1e:	801a      	strh	r2, [r3, #0]
			cgx = gx;
   10f20:	4bda      	ldr	r3, [pc, #872]	; (1128c <CorrectIMUvalues+0xbc0>)
   10f22:	2200      	movs	r2, #0
   10f24:	5e9a      	ldrsh	r2, [r3, r2]
   10f26:	4bda      	ldr	r3, [pc, #872]	; (11290 <CorrectIMUvalues+0xbc4>)
   10f28:	801a      	strh	r2, [r3, #0]
			cgz = gy;
   10f2a:	4bda      	ldr	r3, [pc, #872]	; (11294 <CorrectIMUvalues+0xbc8>)
   10f2c:	2200      	movs	r2, #0
   10f2e:	5e9a      	ldrsh	r2, [r3, r2]
   10f30:	4bd9      	ldr	r3, [pc, #868]	; (11298 <CorrectIMUvalues+0xbcc>)
   10f32:	801a      	strh	r2, [r3, #0]
			cmx = mx;
   10f34:	4bd9      	ldr	r3, [pc, #868]	; (1129c <CorrectIMUvalues+0xbd0>)
   10f36:	2200      	movs	r2, #0
   10f38:	5e9a      	ldrsh	r2, [r3, r2]
   10f3a:	4bd9      	ldr	r3, [pc, #868]	; (112a0 <CorrectIMUvalues+0xbd4>)
   10f3c:	801a      	strh	r2, [r3, #0]
			cmz = my;
   10f3e:	4bd9      	ldr	r3, [pc, #868]	; (112a4 <CorrectIMUvalues+0xbd8>)
   10f40:	2200      	movs	r2, #0
   10f42:	5e9a      	ldrsh	r2, [r3, r2]
   10f44:	4bd8      	ldr	r3, [pc, #864]	; (112a8 <CorrectIMUvalues+0xbdc>)
   10f46:	801a      	strh	r2, [r3, #0]
   10f48:	e168      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
   10f4a:	1dbb      	adds	r3, r7, #6
   10f4c:	781b      	ldrb	r3, [r3, #0]
   10f4e:	2b02      	cmp	r3, #2
   10f50:	d136      	bne.n	10fc0 <CorrectIMUvalues+0x8f4>
			cax = -ax; // Verified
   10f52:	4bca      	ldr	r3, [pc, #808]	; (1127c <CorrectIMUvalues+0xbb0>)
   10f54:	2200      	movs	r2, #0
   10f56:	5e9b      	ldrsh	r3, [r3, r2]
   10f58:	b29b      	uxth	r3, r3
   10f5a:	425b      	negs	r3, r3
   10f5c:	b29b      	uxth	r3, r3
   10f5e:	b21a      	sxth	r2, r3
   10f60:	4bc7      	ldr	r3, [pc, #796]	; (11280 <CorrectIMUvalues+0xbb4>)
   10f62:	801a      	strh	r2, [r3, #0]
			caz = -ay; // Verified
   10f64:	4bc7      	ldr	r3, [pc, #796]	; (11284 <CorrectIMUvalues+0xbb8>)
   10f66:	2200      	movs	r2, #0
   10f68:	5e9b      	ldrsh	r3, [r3, r2]
   10f6a:	b29b      	uxth	r3, r3
   10f6c:	425b      	negs	r3, r3
   10f6e:	b29b      	uxth	r3, r3
   10f70:	b21a      	sxth	r2, r3
   10f72:	4bc5      	ldr	r3, [pc, #788]	; (11288 <CorrectIMUvalues+0xbbc>)
   10f74:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
   10f76:	4bc5      	ldr	r3, [pc, #788]	; (1128c <CorrectIMUvalues+0xbc0>)
   10f78:	2200      	movs	r2, #0
   10f7a:	5e9b      	ldrsh	r3, [r3, r2]
   10f7c:	b29b      	uxth	r3, r3
   10f7e:	425b      	negs	r3, r3
   10f80:	b29b      	uxth	r3, r3
   10f82:	b21a      	sxth	r2, r3
   10f84:	4bc2      	ldr	r3, [pc, #776]	; (11290 <CorrectIMUvalues+0xbc4>)
   10f86:	801a      	strh	r2, [r3, #0]
			cgz = -gy;
   10f88:	4bc2      	ldr	r3, [pc, #776]	; (11294 <CorrectIMUvalues+0xbc8>)
   10f8a:	2200      	movs	r2, #0
   10f8c:	5e9b      	ldrsh	r3, [r3, r2]
   10f8e:	b29b      	uxth	r3, r3
   10f90:	425b      	negs	r3, r3
   10f92:	b29b      	uxth	r3, r3
   10f94:	b21a      	sxth	r2, r3
   10f96:	4bc0      	ldr	r3, [pc, #768]	; (11298 <CorrectIMUvalues+0xbcc>)
   10f98:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
   10f9a:	4bc0      	ldr	r3, [pc, #768]	; (1129c <CorrectIMUvalues+0xbd0>)
   10f9c:	2200      	movs	r2, #0
   10f9e:	5e9b      	ldrsh	r3, [r3, r2]
   10fa0:	b29b      	uxth	r3, r3
   10fa2:	425b      	negs	r3, r3
   10fa4:	b29b      	uxth	r3, r3
   10fa6:	b21a      	sxth	r2, r3
   10fa8:	4bbd      	ldr	r3, [pc, #756]	; (112a0 <CorrectIMUvalues+0xbd4>)
   10faa:	801a      	strh	r2, [r3, #0]
			cmz = -my;
   10fac:	4bbd      	ldr	r3, [pc, #756]	; (112a4 <CorrectIMUvalues+0xbd8>)
   10fae:	2200      	movs	r2, #0
   10fb0:	5e9b      	ldrsh	r3, [r3, r2]
   10fb2:	b29b      	uxth	r3, r3
   10fb4:	425b      	negs	r3, r3
   10fb6:	b29b      	uxth	r3, r3
   10fb8:	b21a      	sxth	r2, r3
   10fba:	4bbb      	ldr	r3, [pc, #748]	; (112a8 <CorrectIMUvalues+0xbdc>)
   10fbc:	801a      	strh	r2, [r3, #0]
   10fbe:	e12d      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_LEFT){ // Power Left
   10fc0:	1dbb      	adds	r3, r7, #6
   10fc2:	781b      	ldrb	r3, [r3, #0]
   10fc4:	2b03      	cmp	r3, #3
   10fc6:	d12a      	bne.n	1101e <CorrectIMUvalues+0x952>
			cax = -ay; // Verified
   10fc8:	4bae      	ldr	r3, [pc, #696]	; (11284 <CorrectIMUvalues+0xbb8>)
   10fca:	2200      	movs	r2, #0
   10fcc:	5e9b      	ldrsh	r3, [r3, r2]
   10fce:	b29b      	uxth	r3, r3
   10fd0:	425b      	negs	r3, r3
   10fd2:	b29b      	uxth	r3, r3
   10fd4:	b21a      	sxth	r2, r3
   10fd6:	4baa      	ldr	r3, [pc, #680]	; (11280 <CorrectIMUvalues+0xbb4>)
   10fd8:	801a      	strh	r2, [r3, #0]
			caz = ax; // Verified
   10fda:	4ba8      	ldr	r3, [pc, #672]	; (1127c <CorrectIMUvalues+0xbb0>)
   10fdc:	2200      	movs	r2, #0
   10fde:	5e9a      	ldrsh	r2, [r3, r2]
   10fe0:	4ba9      	ldr	r3, [pc, #676]	; (11288 <CorrectIMUvalues+0xbbc>)
   10fe2:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
   10fe4:	4bab      	ldr	r3, [pc, #684]	; (11294 <CorrectIMUvalues+0xbc8>)
   10fe6:	2200      	movs	r2, #0
   10fe8:	5e9b      	ldrsh	r3, [r3, r2]
   10fea:	b29b      	uxth	r3, r3
   10fec:	425b      	negs	r3, r3
   10fee:	b29b      	uxth	r3, r3
   10ff0:	b21a      	sxth	r2, r3
   10ff2:	4ba7      	ldr	r3, [pc, #668]	; (11290 <CorrectIMUvalues+0xbc4>)
   10ff4:	801a      	strh	r2, [r3, #0]
			cgz = gx;
   10ff6:	4ba5      	ldr	r3, [pc, #660]	; (1128c <CorrectIMUvalues+0xbc0>)
   10ff8:	2200      	movs	r2, #0
   10ffa:	5e9a      	ldrsh	r2, [r3, r2]
   10ffc:	4ba6      	ldr	r3, [pc, #664]	; (11298 <CorrectIMUvalues+0xbcc>)
   10ffe:	801a      	strh	r2, [r3, #0]
			cmx = -my;
   11000:	4ba8      	ldr	r3, [pc, #672]	; (112a4 <CorrectIMUvalues+0xbd8>)
   11002:	2200      	movs	r2, #0
   11004:	5e9b      	ldrsh	r3, [r3, r2]
   11006:	b29b      	uxth	r3, r3
   11008:	425b      	negs	r3, r3
   1100a:	b29b      	uxth	r3, r3
   1100c:	b21a      	sxth	r2, r3
   1100e:	4ba4      	ldr	r3, [pc, #656]	; (112a0 <CorrectIMUvalues+0xbd4>)
   11010:	801a      	strh	r2, [r3, #0]
			cmz = mx;
   11012:	4ba2      	ldr	r3, [pc, #648]	; (1129c <CorrectIMUvalues+0xbd0>)
   11014:	2200      	movs	r2, #0
   11016:	5e9a      	ldrsh	r2, [r3, r2]
   11018:	4ba3      	ldr	r3, [pc, #652]	; (112a8 <CorrectIMUvalues+0xbdc>)
   1101a:	801a      	strh	r2, [r3, #0]
   1101c:	e0fe      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
   1101e:	1dbb      	adds	r3, r7, #6
   11020:	781b      	ldrb	r3, [r3, #0]
   11022:	2b04      	cmp	r3, #4
   11024:	d000      	beq.n	11028 <CorrectIMUvalues+0x95c>
   11026:	e0f9      	b.n	1121c <CorrectIMUvalues+0xb50>
			cax = ay; // Verified
   11028:	4b96      	ldr	r3, [pc, #600]	; (11284 <CorrectIMUvalues+0xbb8>)
   1102a:	2200      	movs	r2, #0
   1102c:	5e9a      	ldrsh	r2, [r3, r2]
   1102e:	4b94      	ldr	r3, [pc, #592]	; (11280 <CorrectIMUvalues+0xbb4>)
   11030:	801a      	strh	r2, [r3, #0]
			caz = -ax; // Verified
   11032:	4b92      	ldr	r3, [pc, #584]	; (1127c <CorrectIMUvalues+0xbb0>)
   11034:	2200      	movs	r2, #0
   11036:	5e9b      	ldrsh	r3, [r3, r2]
   11038:	b29b      	uxth	r3, r3
   1103a:	425b      	negs	r3, r3
   1103c:	b29b      	uxth	r3, r3
   1103e:	b21a      	sxth	r2, r3
   11040:	4b91      	ldr	r3, [pc, #580]	; (11288 <CorrectIMUvalues+0xbbc>)
   11042:	801a      	strh	r2, [r3, #0]
			cgx = gy;
   11044:	4b93      	ldr	r3, [pc, #588]	; (11294 <CorrectIMUvalues+0xbc8>)
   11046:	2200      	movs	r2, #0
   11048:	5e9a      	ldrsh	r2, [r3, r2]
   1104a:	4b91      	ldr	r3, [pc, #580]	; (11290 <CorrectIMUvalues+0xbc4>)
   1104c:	801a      	strh	r2, [r3, #0]
			cgz = -gx;
   1104e:	4b8f      	ldr	r3, [pc, #572]	; (1128c <CorrectIMUvalues+0xbc0>)
   11050:	2200      	movs	r2, #0
   11052:	5e9b      	ldrsh	r3, [r3, r2]
   11054:	b29b      	uxth	r3, r3
   11056:	425b      	negs	r3, r3
   11058:	b29b      	uxth	r3, r3
   1105a:	b21a      	sxth	r2, r3
   1105c:	4b8e      	ldr	r3, [pc, #568]	; (11298 <CorrectIMUvalues+0xbcc>)
   1105e:	801a      	strh	r2, [r3, #0]
			cmx = my;
   11060:	4b90      	ldr	r3, [pc, #576]	; (112a4 <CorrectIMUvalues+0xbd8>)
   11062:	2200      	movs	r2, #0
   11064:	5e9a      	ldrsh	r2, [r3, r2]
   11066:	4b8e      	ldr	r3, [pc, #568]	; (112a0 <CorrectIMUvalues+0xbd4>)
   11068:	801a      	strh	r2, [r3, #0]
			cmz = -mx;
   1106a:	4b8c      	ldr	r3, [pc, #560]	; (1129c <CorrectIMUvalues+0xbd0>)
   1106c:	2200      	movs	r2, #0
   1106e:	5e9b      	ldrsh	r3, [r3, r2]
   11070:	b29b      	uxth	r3, r3
   11072:	425b      	negs	r3, r3
   11074:	b29b      	uxth	r3, r3
   11076:	b21a      	sxth	r2, r3
   11078:	4b8b      	ldr	r3, [pc, #556]	; (112a8 <CorrectIMUvalues+0xbdc>)
   1107a:	801a      	strh	r2, [r3, #0]
   1107c:	e0ce      	b.n	1121c <CorrectIMUvalues+0xb50>
		}
	} else if(connector_orient == ORIENT_FRONT){ // Connectors Front
   1107e:	1dfb      	adds	r3, r7, #7
   11080:	781b      	ldrb	r3, [r3, #0]
   11082:	2b06      	cmp	r3, #6
   11084:	d000      	beq.n	11088 <CorrectIMUvalues+0x9bc>
   11086:	e0c9      	b.n	1121c <CorrectIMUvalues+0xb50>
		cay = az; // Verified
   11088:	4b76      	ldr	r3, [pc, #472]	; (11264 <CorrectIMUvalues+0xb98>)
   1108a:	2200      	movs	r2, #0
   1108c:	5e9a      	ldrsh	r2, [r3, r2]
   1108e:	4b76      	ldr	r3, [pc, #472]	; (11268 <CorrectIMUvalues+0xb9c>)
   11090:	801a      	strh	r2, [r3, #0]
		cgy = gz;
   11092:	4b76      	ldr	r3, [pc, #472]	; (1126c <CorrectIMUvalues+0xba0>)
   11094:	2200      	movs	r2, #0
   11096:	5e9a      	ldrsh	r2, [r3, r2]
   11098:	4b75      	ldr	r3, [pc, #468]	; (11270 <CorrectIMUvalues+0xba4>)
   1109a:	801a      	strh	r2, [r3, #0]
		cgy = mz;
   1109c:	4b75      	ldr	r3, [pc, #468]	; (11274 <CorrectIMUvalues+0xba8>)
   1109e:	2200      	movs	r2, #0
   110a0:	5e9a      	ldrsh	r2, [r3, r2]
   110a2:	4b73      	ldr	r3, [pc, #460]	; (11270 <CorrectIMUvalues+0xba4>)
   110a4:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
   110a6:	1dbb      	adds	r3, r7, #6
   110a8:	781b      	ldrb	r3, [r3, #0]
   110aa:	2b01      	cmp	r3, #1
   110ac:	d12a      	bne.n	11104 <CorrectIMUvalues+0xa38>
			cax = -ax; // Verified
   110ae:	4b73      	ldr	r3, [pc, #460]	; (1127c <CorrectIMUvalues+0xbb0>)
   110b0:	2200      	movs	r2, #0
   110b2:	5e9b      	ldrsh	r3, [r3, r2]
   110b4:	b29b      	uxth	r3, r3
   110b6:	425b      	negs	r3, r3
   110b8:	b29b      	uxth	r3, r3
   110ba:	b21a      	sxth	r2, r3
   110bc:	4b70      	ldr	r3, [pc, #448]	; (11280 <CorrectIMUvalues+0xbb4>)
   110be:	801a      	strh	r2, [r3, #0]
			caz = ay; // Verified
   110c0:	4b70      	ldr	r3, [pc, #448]	; (11284 <CorrectIMUvalues+0xbb8>)
   110c2:	2200      	movs	r2, #0
   110c4:	5e9a      	ldrsh	r2, [r3, r2]
   110c6:	4b70      	ldr	r3, [pc, #448]	; (11288 <CorrectIMUvalues+0xbbc>)
   110c8:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
   110ca:	4b70      	ldr	r3, [pc, #448]	; (1128c <CorrectIMUvalues+0xbc0>)
   110cc:	2200      	movs	r2, #0
   110ce:	5e9b      	ldrsh	r3, [r3, r2]
   110d0:	b29b      	uxth	r3, r3
   110d2:	425b      	negs	r3, r3
   110d4:	b29b      	uxth	r3, r3
   110d6:	b21a      	sxth	r2, r3
   110d8:	4b6d      	ldr	r3, [pc, #436]	; (11290 <CorrectIMUvalues+0xbc4>)
   110da:	801a      	strh	r2, [r3, #0]
			cgz = gy;
   110dc:	4b6d      	ldr	r3, [pc, #436]	; (11294 <CorrectIMUvalues+0xbc8>)
   110de:	2200      	movs	r2, #0
   110e0:	5e9a      	ldrsh	r2, [r3, r2]
   110e2:	4b6d      	ldr	r3, [pc, #436]	; (11298 <CorrectIMUvalues+0xbcc>)
   110e4:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
   110e6:	4b6d      	ldr	r3, [pc, #436]	; (1129c <CorrectIMUvalues+0xbd0>)
   110e8:	2200      	movs	r2, #0
   110ea:	5e9b      	ldrsh	r3, [r3, r2]
   110ec:	b29b      	uxth	r3, r3
   110ee:	425b      	negs	r3, r3
   110f0:	b29b      	uxth	r3, r3
   110f2:	b21a      	sxth	r2, r3
   110f4:	4b6a      	ldr	r3, [pc, #424]	; (112a0 <CorrectIMUvalues+0xbd4>)
   110f6:	801a      	strh	r2, [r3, #0]
			cmz = my;
   110f8:	4b6a      	ldr	r3, [pc, #424]	; (112a4 <CorrectIMUvalues+0xbd8>)
   110fa:	2200      	movs	r2, #0
   110fc:	5e9a      	ldrsh	r2, [r3, r2]
   110fe:	4b6a      	ldr	r3, [pc, #424]	; (112a8 <CorrectIMUvalues+0xbdc>)
   11100:	801a      	strh	r2, [r3, #0]
   11102:	e08b      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
   11104:	1dbb      	adds	r3, r7, #6
   11106:	781b      	ldrb	r3, [r3, #0]
   11108:	2b02      	cmp	r3, #2
   1110a:	d12a      	bne.n	11162 <CorrectIMUvalues+0xa96>
			cax = ax; // Verified
   1110c:	4b5b      	ldr	r3, [pc, #364]	; (1127c <CorrectIMUvalues+0xbb0>)
   1110e:	2200      	movs	r2, #0
   11110:	5e9a      	ldrsh	r2, [r3, r2]
   11112:	4b5b      	ldr	r3, [pc, #364]	; (11280 <CorrectIMUvalues+0xbb4>)
   11114:	801a      	strh	r2, [r3, #0]
			caz = -ay; // Verified
   11116:	4b5b      	ldr	r3, [pc, #364]	; (11284 <CorrectIMUvalues+0xbb8>)
   11118:	2200      	movs	r2, #0
   1111a:	5e9b      	ldrsh	r3, [r3, r2]
   1111c:	b29b      	uxth	r3, r3
   1111e:	425b      	negs	r3, r3
   11120:	b29b      	uxth	r3, r3
   11122:	b21a      	sxth	r2, r3
   11124:	4b58      	ldr	r3, [pc, #352]	; (11288 <CorrectIMUvalues+0xbbc>)
   11126:	801a      	strh	r2, [r3, #0]
			cgx = gx;
   11128:	4b58      	ldr	r3, [pc, #352]	; (1128c <CorrectIMUvalues+0xbc0>)
   1112a:	2200      	movs	r2, #0
   1112c:	5e9a      	ldrsh	r2, [r3, r2]
   1112e:	4b58      	ldr	r3, [pc, #352]	; (11290 <CorrectIMUvalues+0xbc4>)
   11130:	801a      	strh	r2, [r3, #0]
			cgz = -gy;
   11132:	4b58      	ldr	r3, [pc, #352]	; (11294 <CorrectIMUvalues+0xbc8>)
   11134:	2200      	movs	r2, #0
   11136:	5e9b      	ldrsh	r3, [r3, r2]
   11138:	b29b      	uxth	r3, r3
   1113a:	425b      	negs	r3, r3
   1113c:	b29b      	uxth	r3, r3
   1113e:	b21a      	sxth	r2, r3
   11140:	4b55      	ldr	r3, [pc, #340]	; (11298 <CorrectIMUvalues+0xbcc>)
   11142:	801a      	strh	r2, [r3, #0]
			cmx = mx;
   11144:	4b55      	ldr	r3, [pc, #340]	; (1129c <CorrectIMUvalues+0xbd0>)
   11146:	2200      	movs	r2, #0
   11148:	5e9a      	ldrsh	r2, [r3, r2]
   1114a:	4b55      	ldr	r3, [pc, #340]	; (112a0 <CorrectIMUvalues+0xbd4>)
   1114c:	801a      	strh	r2, [r3, #0]
			cmz = -my;
   1114e:	4b55      	ldr	r3, [pc, #340]	; (112a4 <CorrectIMUvalues+0xbd8>)
   11150:	2200      	movs	r2, #0
   11152:	5e9b      	ldrsh	r3, [r3, r2]
   11154:	b29b      	uxth	r3, r3
   11156:	425b      	negs	r3, r3
   11158:	b29b      	uxth	r3, r3
   1115a:	b21a      	sxth	r2, r3
   1115c:	4b52      	ldr	r3, [pc, #328]	; (112a8 <CorrectIMUvalues+0xbdc>)
   1115e:	801a      	strh	r2, [r3, #0]
   11160:	e05c      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_LEFT){ // Power Left
   11162:	1dbb      	adds	r3, r7, #6
   11164:	781b      	ldrb	r3, [r3, #0]
   11166:	2b03      	cmp	r3, #3
   11168:	d136      	bne.n	111d8 <CorrectIMUvalues+0xb0c>
			cax = -ay; // Verified
   1116a:	4b46      	ldr	r3, [pc, #280]	; (11284 <CorrectIMUvalues+0xbb8>)
   1116c:	2200      	movs	r2, #0
   1116e:	5e9b      	ldrsh	r3, [r3, r2]
   11170:	b29b      	uxth	r3, r3
   11172:	425b      	negs	r3, r3
   11174:	b29b      	uxth	r3, r3
   11176:	b21a      	sxth	r2, r3
   11178:	4b41      	ldr	r3, [pc, #260]	; (11280 <CorrectIMUvalues+0xbb4>)
   1117a:	801a      	strh	r2, [r3, #0]
			caz = -ax; // Verified
   1117c:	4b3f      	ldr	r3, [pc, #252]	; (1127c <CorrectIMUvalues+0xbb0>)
   1117e:	2200      	movs	r2, #0
   11180:	5e9b      	ldrsh	r3, [r3, r2]
   11182:	b29b      	uxth	r3, r3
   11184:	425b      	negs	r3, r3
   11186:	b29b      	uxth	r3, r3
   11188:	b21a      	sxth	r2, r3
   1118a:	4b3f      	ldr	r3, [pc, #252]	; (11288 <CorrectIMUvalues+0xbbc>)
   1118c:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
   1118e:	4b41      	ldr	r3, [pc, #260]	; (11294 <CorrectIMUvalues+0xbc8>)
   11190:	2200      	movs	r2, #0
   11192:	5e9b      	ldrsh	r3, [r3, r2]
   11194:	b29b      	uxth	r3, r3
   11196:	425b      	negs	r3, r3
   11198:	b29b      	uxth	r3, r3
   1119a:	b21a      	sxth	r2, r3
   1119c:	4b3c      	ldr	r3, [pc, #240]	; (11290 <CorrectIMUvalues+0xbc4>)
   1119e:	801a      	strh	r2, [r3, #0]
			cgz = -gx;
   111a0:	4b3a      	ldr	r3, [pc, #232]	; (1128c <CorrectIMUvalues+0xbc0>)
   111a2:	2200      	movs	r2, #0
   111a4:	5e9b      	ldrsh	r3, [r3, r2]
   111a6:	b29b      	uxth	r3, r3
   111a8:	425b      	negs	r3, r3
   111aa:	b29b      	uxth	r3, r3
   111ac:	b21a      	sxth	r2, r3
   111ae:	4b3a      	ldr	r3, [pc, #232]	; (11298 <CorrectIMUvalues+0xbcc>)
   111b0:	801a      	strh	r2, [r3, #0]
			cmx = -my;
   111b2:	4b3c      	ldr	r3, [pc, #240]	; (112a4 <CorrectIMUvalues+0xbd8>)
   111b4:	2200      	movs	r2, #0
   111b6:	5e9b      	ldrsh	r3, [r3, r2]
   111b8:	b29b      	uxth	r3, r3
   111ba:	425b      	negs	r3, r3
   111bc:	b29b      	uxth	r3, r3
   111be:	b21a      	sxth	r2, r3
   111c0:	4b37      	ldr	r3, [pc, #220]	; (112a0 <CorrectIMUvalues+0xbd4>)
   111c2:	801a      	strh	r2, [r3, #0]
			cmz = -mx;
   111c4:	4b35      	ldr	r3, [pc, #212]	; (1129c <CorrectIMUvalues+0xbd0>)
   111c6:	2200      	movs	r2, #0
   111c8:	5e9b      	ldrsh	r3, [r3, r2]
   111ca:	b29b      	uxth	r3, r3
   111cc:	425b      	negs	r3, r3
   111ce:	b29b      	uxth	r3, r3
   111d0:	b21a      	sxth	r2, r3
   111d2:	4b35      	ldr	r3, [pc, #212]	; (112a8 <CorrectIMUvalues+0xbdc>)
   111d4:	801a      	strh	r2, [r3, #0]
   111d6:	e021      	b.n	1121c <CorrectIMUvalues+0xb50>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
   111d8:	1dbb      	adds	r3, r7, #6
   111da:	781b      	ldrb	r3, [r3, #0]
   111dc:	2b04      	cmp	r3, #4
   111de:	d11d      	bne.n	1121c <CorrectIMUvalues+0xb50>
			cax = ay; // Verified
   111e0:	4b28      	ldr	r3, [pc, #160]	; (11284 <CorrectIMUvalues+0xbb8>)
   111e2:	2200      	movs	r2, #0
   111e4:	5e9a      	ldrsh	r2, [r3, r2]
   111e6:	4b26      	ldr	r3, [pc, #152]	; (11280 <CorrectIMUvalues+0xbb4>)
   111e8:	801a      	strh	r2, [r3, #0]
			caz = ax; // Verified
   111ea:	4b24      	ldr	r3, [pc, #144]	; (1127c <CorrectIMUvalues+0xbb0>)
   111ec:	2200      	movs	r2, #0
   111ee:	5e9a      	ldrsh	r2, [r3, r2]
   111f0:	4b25      	ldr	r3, [pc, #148]	; (11288 <CorrectIMUvalues+0xbbc>)
   111f2:	801a      	strh	r2, [r3, #0]
			cgx = gy;
   111f4:	4b27      	ldr	r3, [pc, #156]	; (11294 <CorrectIMUvalues+0xbc8>)
   111f6:	2200      	movs	r2, #0
   111f8:	5e9a      	ldrsh	r2, [r3, r2]
   111fa:	4b25      	ldr	r3, [pc, #148]	; (11290 <CorrectIMUvalues+0xbc4>)
   111fc:	801a      	strh	r2, [r3, #0]
			cgz = gx;
   111fe:	4b23      	ldr	r3, [pc, #140]	; (1128c <CorrectIMUvalues+0xbc0>)
   11200:	2200      	movs	r2, #0
   11202:	5e9a      	ldrsh	r2, [r3, r2]
   11204:	4b24      	ldr	r3, [pc, #144]	; (11298 <CorrectIMUvalues+0xbcc>)
   11206:	801a      	strh	r2, [r3, #0]
			cmx = my;
   11208:	4b26      	ldr	r3, [pc, #152]	; (112a4 <CorrectIMUvalues+0xbd8>)
   1120a:	2200      	movs	r2, #0
   1120c:	5e9a      	ldrsh	r2, [r3, r2]
   1120e:	4b24      	ldr	r3, [pc, #144]	; (112a0 <CorrectIMUvalues+0xbd4>)
   11210:	801a      	strh	r2, [r3, #0]
			cmz = mx;
   11212:	4b22      	ldr	r3, [pc, #136]	; (1129c <CorrectIMUvalues+0xbd0>)
   11214:	2200      	movs	r2, #0
   11216:	5e9a      	ldrsh	r2, [r3, r2]
   11218:	4b23      	ldr	r3, [pc, #140]	; (112a8 <CorrectIMUvalues+0xbdc>)
   1121a:	801a      	strh	r2, [r3, #0]
		}
	}
	caz = caz+(int16_t)(1./aRes); // Compensate for the 1G offset
   1121c:	4b23      	ldr	r3, [pc, #140]	; (112ac <CorrectIMUvalues+0xbe0>)
   1121e:	681a      	ldr	r2, [r3, #0]
   11220:	4b23      	ldr	r3, [pc, #140]	; (112b0 <CorrectIMUvalues+0xbe4>)
   11222:	1c10      	adds	r0, r2, #0
   11224:	4798      	blx	r3
   11226:	0002      	movs	r2, r0
   11228:	000b      	movs	r3, r1
   1122a:	4c22      	ldr	r4, [pc, #136]	; (112b4 <CorrectIMUvalues+0xbe8>)
   1122c:	2000      	movs	r0, #0
   1122e:	4922      	ldr	r1, [pc, #136]	; (112b8 <CorrectIMUvalues+0xbec>)
   11230:	47a0      	blx	r4
   11232:	0003      	movs	r3, r0
   11234:	000c      	movs	r4, r1
   11236:	0019      	movs	r1, r3
   11238:	0022      	movs	r2, r4
   1123a:	4b20      	ldr	r3, [pc, #128]	; (112bc <CorrectIMUvalues+0xbf0>)
   1123c:	0008      	movs	r0, r1
   1123e:	0011      	movs	r1, r2
   11240:	4798      	blx	r3
   11242:	0003      	movs	r3, r0
   11244:	b21b      	sxth	r3, r3
   11246:	b29a      	uxth	r2, r3
   11248:	4b0f      	ldr	r3, [pc, #60]	; (11288 <CorrectIMUvalues+0xbbc>)
   1124a:	2100      	movs	r1, #0
   1124c:	5e5b      	ldrsh	r3, [r3, r1]
   1124e:	b29b      	uxth	r3, r3
   11250:	18d3      	adds	r3, r2, r3
   11252:	b29b      	uxth	r3, r3
   11254:	b21a      	sxth	r2, r3
   11256:	4b0c      	ldr	r3, [pc, #48]	; (11288 <CorrectIMUvalues+0xbbc>)
   11258:	801a      	strh	r2, [r3, #0]
}
   1125a:	46c0      	nop			; (mov r8, r8)
   1125c:	46bd      	mov	sp, r7
   1125e:	b003      	add	sp, #12
   11260:	bd90      	pop	{r4, r7, pc}
   11262:	46c0      	nop			; (mov r8, r8)
   11264:	20000322 	.word	0x20000322
   11268:	20000332 	.word	0x20000332
   1126c:	2000031c 	.word	0x2000031c
   11270:	2000032c 	.word	0x2000032c
   11274:	20000328 	.word	0x20000328
   11278:	20000338 	.word	0x20000338
   1127c:	2000031e 	.word	0x2000031e
   11280:	20000330 	.word	0x20000330
   11284:	20000320 	.word	0x20000320
   11288:	20000334 	.word	0x20000334
   1128c:	20000318 	.word	0x20000318
   11290:	2000032a 	.word	0x2000032a
   11294:	2000031a 	.word	0x2000031a
   11298:	2000032e 	.word	0x2000032e
   1129c:	20000324 	.word	0x20000324
   112a0:	20000336 	.word	0x20000336
   112a4:	20000326 	.word	0x20000326
   112a8:	2000033a 	.word	0x2000033a
   112ac:	20000ff8 	.word	0x20000ff8
   112b0:	0001c759 	.word	0x0001c759
   112b4:	0001b269 	.word	0x0001b269
   112b8:	3ff00000 	.word	0x3ff00000
   112bc:	0001c5fd 	.word	0x0001c5fd

000112c0 <calculate_heading>:

void calculate_heading(){
   112c0:	b5b0      	push	{r4, r5, r7, lr}
   112c2:	af00      	add	r7, sp, #0
	headingTime = millis();
   112c4:	4b45      	ldr	r3, [pc, #276]	; (113dc <calculate_heading+0x11c>)
   112c6:	4798      	blx	r3
   112c8:	0002      	movs	r2, r0
   112ca:	4b45      	ldr	r3, [pc, #276]	; (113e0 <calculate_heading+0x120>)
   112cc:	601a      	str	r2, [r3, #0]
	if(abs(gzKalman) >= 0.5){
   112ce:	4b45      	ldr	r3, [pc, #276]	; (113e4 <calculate_heading+0x124>)
   112d0:	681a      	ldr	r2, [r3, #0]
   112d2:	4b45      	ldr	r3, [pc, #276]	; (113e8 <calculate_heading+0x128>)
   112d4:	1c10      	adds	r0, r2, #0
   112d6:	4798      	blx	r3
   112d8:	0003      	movs	r3, r0
   112da:	17d9      	asrs	r1, r3, #31
   112dc:	185a      	adds	r2, r3, r1
   112de:	404a      	eors	r2, r1
   112e0:	4b42      	ldr	r3, [pc, #264]	; (113ec <calculate_heading+0x12c>)
   112e2:	0010      	movs	r0, r2
   112e4:	4798      	blx	r3
   112e6:	4c42      	ldr	r4, [pc, #264]	; (113f0 <calculate_heading+0x130>)
   112e8:	2200      	movs	r2, #0
   112ea:	4b42      	ldr	r3, [pc, #264]	; (113f4 <calculate_heading+0x134>)
   112ec:	47a0      	blx	r4
   112ee:	1e03      	subs	r3, r0, #0
   112f0:	d046      	beq.n	11380 <calculate_heading+0xc0>
		if(headingTime < lheadingTime){
   112f2:	4b3b      	ldr	r3, [pc, #236]	; (113e0 <calculate_heading+0x120>)
   112f4:	681a      	ldr	r2, [r3, #0]
   112f6:	4b40      	ldr	r3, [pc, #256]	; (113f8 <calculate_heading+0x138>)
   112f8:	681b      	ldr	r3, [r3, #0]
   112fa:	429a      	cmp	r2, r3
   112fc:	d221      	bcs.n	11342 <calculate_heading+0x82>
			heading += (gzKalman) * (((float)(headingTime + ((0xFFFFFFFF/7500) - lheadingTime)))/1000);
   112fe:	4b38      	ldr	r3, [pc, #224]	; (113e0 <calculate_heading+0x120>)
   11300:	681a      	ldr	r2, [r3, #0]
   11302:	4b3d      	ldr	r3, [pc, #244]	; (113f8 <calculate_heading+0x138>)
   11304:	681b      	ldr	r3, [r3, #0]
   11306:	1ad3      	subs	r3, r2, r3
   11308:	4a3c      	ldr	r2, [pc, #240]	; (113fc <calculate_heading+0x13c>)
   1130a:	189a      	adds	r2, r3, r2
   1130c:	4b3c      	ldr	r3, [pc, #240]	; (11400 <calculate_heading+0x140>)
   1130e:	0010      	movs	r0, r2
   11310:	4798      	blx	r3
   11312:	1c02      	adds	r2, r0, #0
   11314:	4b3b      	ldr	r3, [pc, #236]	; (11404 <calculate_heading+0x144>)
   11316:	493c      	ldr	r1, [pc, #240]	; (11408 <calculate_heading+0x148>)
   11318:	1c10      	adds	r0, r2, #0
   1131a:	4798      	blx	r3
   1131c:	1c03      	adds	r3, r0, #0
   1131e:	1c18      	adds	r0, r3, #0
   11320:	4b30      	ldr	r3, [pc, #192]	; (113e4 <calculate_heading+0x124>)
   11322:	681a      	ldr	r2, [r3, #0]
   11324:	4b39      	ldr	r3, [pc, #228]	; (1140c <calculate_heading+0x14c>)
   11326:	1c11      	adds	r1, r2, #0
   11328:	4798      	blx	r3
   1132a:	1c03      	adds	r3, r0, #0
   1132c:	1c18      	adds	r0, r3, #0
   1132e:	4b38      	ldr	r3, [pc, #224]	; (11410 <calculate_heading+0x150>)
   11330:	681a      	ldr	r2, [r3, #0]
   11332:	4b38      	ldr	r3, [pc, #224]	; (11414 <calculate_heading+0x154>)
   11334:	1c11      	adds	r1, r2, #0
   11336:	4798      	blx	r3
   11338:	1c03      	adds	r3, r0, #0
   1133a:	1c1a      	adds	r2, r3, #0
   1133c:	4b34      	ldr	r3, [pc, #208]	; (11410 <calculate_heading+0x150>)
   1133e:	601a      	str	r2, [r3, #0]
   11340:	e01e      	b.n	11380 <calculate_heading+0xc0>
		}
		else
			heading += (gzKalman) * (((float)(headingTime - lheadingTime))/1000);
   11342:	4b27      	ldr	r3, [pc, #156]	; (113e0 <calculate_heading+0x120>)
   11344:	681a      	ldr	r2, [r3, #0]
   11346:	4b2c      	ldr	r3, [pc, #176]	; (113f8 <calculate_heading+0x138>)
   11348:	681b      	ldr	r3, [r3, #0]
   1134a:	1ad2      	subs	r2, r2, r3
   1134c:	4b2c      	ldr	r3, [pc, #176]	; (11400 <calculate_heading+0x140>)
   1134e:	0010      	movs	r0, r2
   11350:	4798      	blx	r3
   11352:	1c02      	adds	r2, r0, #0
   11354:	4b2b      	ldr	r3, [pc, #172]	; (11404 <calculate_heading+0x144>)
   11356:	492c      	ldr	r1, [pc, #176]	; (11408 <calculate_heading+0x148>)
   11358:	1c10      	adds	r0, r2, #0
   1135a:	4798      	blx	r3
   1135c:	1c03      	adds	r3, r0, #0
   1135e:	1c18      	adds	r0, r3, #0
   11360:	4b20      	ldr	r3, [pc, #128]	; (113e4 <calculate_heading+0x124>)
   11362:	681a      	ldr	r2, [r3, #0]
   11364:	4b29      	ldr	r3, [pc, #164]	; (1140c <calculate_heading+0x14c>)
   11366:	1c11      	adds	r1, r2, #0
   11368:	4798      	blx	r3
   1136a:	1c03      	adds	r3, r0, #0
   1136c:	1c18      	adds	r0, r3, #0
   1136e:	4b28      	ldr	r3, [pc, #160]	; (11410 <calculate_heading+0x150>)
   11370:	681a      	ldr	r2, [r3, #0]
   11372:	4b28      	ldr	r3, [pc, #160]	; (11414 <calculate_heading+0x154>)
   11374:	1c11      	adds	r1, r2, #0
   11376:	4798      	blx	r3
   11378:	1c03      	adds	r3, r0, #0
   1137a:	1c1a      	adds	r2, r3, #0
   1137c:	4b24      	ldr	r3, [pc, #144]	; (11410 <calculate_heading+0x150>)
   1137e:	601a      	str	r2, [r3, #0]
	}
	lheadingTime = headingTime;
   11380:	4b17      	ldr	r3, [pc, #92]	; (113e0 <calculate_heading+0x120>)
   11382:	681a      	ldr	r2, [r3, #0]
   11384:	4b1c      	ldr	r3, [pc, #112]	; (113f8 <calculate_heading+0x138>)
   11386:	601a      	str	r2, [r3, #0]
	while(heading < 0){	heading = 360 + heading; }
   11388:	e009      	b.n	1139e <calculate_heading+0xde>
   1138a:	4b21      	ldr	r3, [pc, #132]	; (11410 <calculate_heading+0x150>)
   1138c:	681a      	ldr	r2, [r3, #0]
   1138e:	4b21      	ldr	r3, [pc, #132]	; (11414 <calculate_heading+0x154>)
   11390:	4921      	ldr	r1, [pc, #132]	; (11418 <calculate_heading+0x158>)
   11392:	1c10      	adds	r0, r2, #0
   11394:	4798      	blx	r3
   11396:	1c03      	adds	r3, r0, #0
   11398:	1c1a      	adds	r2, r3, #0
   1139a:	4b1d      	ldr	r3, [pc, #116]	; (11410 <calculate_heading+0x150>)
   1139c:	601a      	str	r2, [r3, #0]
   1139e:	4b1c      	ldr	r3, [pc, #112]	; (11410 <calculate_heading+0x150>)
   113a0:	681a      	ldr	r2, [r3, #0]
   113a2:	4b1e      	ldr	r3, [pc, #120]	; (1141c <calculate_heading+0x15c>)
   113a4:	2100      	movs	r1, #0
   113a6:	1c10      	adds	r0, r2, #0
   113a8:	4798      	blx	r3
   113aa:	1e03      	subs	r3, r0, #0
   113ac:	d1ed      	bne.n	1138a <calculate_heading+0xca>
	while(heading > 360){ heading = heading - 360; }
   113ae:	e009      	b.n	113c4 <calculate_heading+0x104>
   113b0:	4b17      	ldr	r3, [pc, #92]	; (11410 <calculate_heading+0x150>)
   113b2:	681a      	ldr	r2, [r3, #0]
   113b4:	4b1a      	ldr	r3, [pc, #104]	; (11420 <calculate_heading+0x160>)
   113b6:	4918      	ldr	r1, [pc, #96]	; (11418 <calculate_heading+0x158>)
   113b8:	1c10      	adds	r0, r2, #0
   113ba:	4798      	blx	r3
   113bc:	1c03      	adds	r3, r0, #0
   113be:	1c1a      	adds	r2, r3, #0
   113c0:	4b13      	ldr	r3, [pc, #76]	; (11410 <calculate_heading+0x150>)
   113c2:	601a      	str	r2, [r3, #0]
   113c4:	4b12      	ldr	r3, [pc, #72]	; (11410 <calculate_heading+0x150>)
   113c6:	681a      	ldr	r2, [r3, #0]
   113c8:	4b16      	ldr	r3, [pc, #88]	; (11424 <calculate_heading+0x164>)
   113ca:	4913      	ldr	r1, [pc, #76]	; (11418 <calculate_heading+0x158>)
   113cc:	1c10      	adds	r0, r2, #0
   113ce:	4798      	blx	r3
   113d0:	1e03      	subs	r3, r0, #0
   113d2:	d1ed      	bne.n	113b0 <calculate_heading+0xf0>
}
   113d4:	46c0      	nop			; (mov r8, r8)
   113d6:	46bd      	mov	sp, r7
   113d8:	bdb0      	pop	{r4, r5, r7, pc}
   113da:	46c0      	nop			; (mov r8, r8)
   113dc:	00009f65 	.word	0x00009f65
   113e0:	20000388 	.word	0x20000388
   113e4:	20000380 	.word	0x20000380
   113e8:	0001aadd 	.word	0x0001aadd
   113ec:	0001c665 	.word	0x0001c665
   113f0:	00019d19 	.word	0x00019d19
   113f4:	3fe00000 	.word	0x3fe00000
   113f8:	2000038c 	.word	0x2000038c
   113fc:	0008bcf6 	.word	0x0008bcf6
   11400:	0001abbd 	.word	0x0001abbd
   11404:	0001a185 	.word	0x0001a185
   11408:	447a0000 	.word	0x447a0000
   1140c:	0001a565 	.word	0x0001a565
   11410:	20000384 	.word	0x20000384
   11414:	00019e61 	.word	0x00019e61
   11418:	43b40000 	.word	0x43b40000
   1141c:	00019d51 	.word	0x00019d51
   11420:	0001a7a5 	.word	0x0001a7a5
   11424:	00019d79 	.word	0x00019d79

00011428 <update_kalman_limits>:
		setRightRGB(0,0,0);
		ERROR_LEDs()
	}
}*/

void update_kalman_limits(){
   11428:	b580      	push	{r7, lr}
   1142a:	af00      	add	r7, sp, #0
	if(axKalman > kalmanAX_max)
   1142c:	4b52      	ldr	r3, [pc, #328]	; (11578 <update_kalman_limits+0x150>)
   1142e:	681a      	ldr	r2, [r3, #0]
   11430:	4b52      	ldr	r3, [pc, #328]	; (1157c <update_kalman_limits+0x154>)
   11432:	6819      	ldr	r1, [r3, #0]
   11434:	4b52      	ldr	r3, [pc, #328]	; (11580 <update_kalman_limits+0x158>)
   11436:	1c10      	adds	r0, r2, #0
   11438:	4798      	blx	r3
   1143a:	1e03      	subs	r3, r0, #0
   1143c:	d004      	beq.n	11448 <update_kalman_limits+0x20>
		kalmanAX_max = axKalman;
   1143e:	4b4e      	ldr	r3, [pc, #312]	; (11578 <update_kalman_limits+0x150>)
   11440:	681a      	ldr	r2, [r3, #0]
   11442:	4b4e      	ldr	r3, [pc, #312]	; (1157c <update_kalman_limits+0x154>)
   11444:	601a      	str	r2, [r3, #0]
   11446:	e00c      	b.n	11462 <update_kalman_limits+0x3a>
	else if(axKalman < kalmanAX_min)
   11448:	4b4b      	ldr	r3, [pc, #300]	; (11578 <update_kalman_limits+0x150>)
   1144a:	681a      	ldr	r2, [r3, #0]
   1144c:	4b4d      	ldr	r3, [pc, #308]	; (11584 <update_kalman_limits+0x15c>)
   1144e:	6819      	ldr	r1, [r3, #0]
   11450:	4b4d      	ldr	r3, [pc, #308]	; (11588 <update_kalman_limits+0x160>)
   11452:	1c10      	adds	r0, r2, #0
   11454:	4798      	blx	r3
   11456:	1e03      	subs	r3, r0, #0
   11458:	d003      	beq.n	11462 <update_kalman_limits+0x3a>
		kalmanAX_min = axKalman;
   1145a:	4b47      	ldr	r3, [pc, #284]	; (11578 <update_kalman_limits+0x150>)
   1145c:	681a      	ldr	r2, [r3, #0]
   1145e:	4b49      	ldr	r3, [pc, #292]	; (11584 <update_kalman_limits+0x15c>)
   11460:	601a      	str	r2, [r3, #0]

	if(ayKalman > kalmanAY_max)
   11462:	4b4a      	ldr	r3, [pc, #296]	; (1158c <update_kalman_limits+0x164>)
   11464:	681a      	ldr	r2, [r3, #0]
   11466:	4b4a      	ldr	r3, [pc, #296]	; (11590 <update_kalman_limits+0x168>)
   11468:	6819      	ldr	r1, [r3, #0]
   1146a:	4b45      	ldr	r3, [pc, #276]	; (11580 <update_kalman_limits+0x158>)
   1146c:	1c10      	adds	r0, r2, #0
   1146e:	4798      	blx	r3
   11470:	1e03      	subs	r3, r0, #0
   11472:	d004      	beq.n	1147e <update_kalman_limits+0x56>
		kalmanAY_max = ayKalman;
   11474:	4b45      	ldr	r3, [pc, #276]	; (1158c <update_kalman_limits+0x164>)
   11476:	681a      	ldr	r2, [r3, #0]
   11478:	4b45      	ldr	r3, [pc, #276]	; (11590 <update_kalman_limits+0x168>)
   1147a:	601a      	str	r2, [r3, #0]
   1147c:	e00c      	b.n	11498 <update_kalman_limits+0x70>
	else if(ayKalman < kalmanAY_min)
   1147e:	4b43      	ldr	r3, [pc, #268]	; (1158c <update_kalman_limits+0x164>)
   11480:	681a      	ldr	r2, [r3, #0]
   11482:	4b44      	ldr	r3, [pc, #272]	; (11594 <update_kalman_limits+0x16c>)
   11484:	6819      	ldr	r1, [r3, #0]
   11486:	4b40      	ldr	r3, [pc, #256]	; (11588 <update_kalman_limits+0x160>)
   11488:	1c10      	adds	r0, r2, #0
   1148a:	4798      	blx	r3
   1148c:	1e03      	subs	r3, r0, #0
   1148e:	d003      	beq.n	11498 <update_kalman_limits+0x70>
		kalmanAY_min = ayKalman;
   11490:	4b3e      	ldr	r3, [pc, #248]	; (1158c <update_kalman_limits+0x164>)
   11492:	681a      	ldr	r2, [r3, #0]
   11494:	4b3f      	ldr	r3, [pc, #252]	; (11594 <update_kalman_limits+0x16c>)
   11496:	601a      	str	r2, [r3, #0]

	if(azKalman > kalmanAZ_max)
   11498:	4b3f      	ldr	r3, [pc, #252]	; (11598 <update_kalman_limits+0x170>)
   1149a:	681a      	ldr	r2, [r3, #0]
   1149c:	4b3f      	ldr	r3, [pc, #252]	; (1159c <update_kalman_limits+0x174>)
   1149e:	6819      	ldr	r1, [r3, #0]
   114a0:	4b37      	ldr	r3, [pc, #220]	; (11580 <update_kalman_limits+0x158>)
   114a2:	1c10      	adds	r0, r2, #0
   114a4:	4798      	blx	r3
   114a6:	1e03      	subs	r3, r0, #0
   114a8:	d004      	beq.n	114b4 <update_kalman_limits+0x8c>
		kalmanAZ_max = azKalman;
   114aa:	4b3b      	ldr	r3, [pc, #236]	; (11598 <update_kalman_limits+0x170>)
   114ac:	681a      	ldr	r2, [r3, #0]
   114ae:	4b3b      	ldr	r3, [pc, #236]	; (1159c <update_kalman_limits+0x174>)
   114b0:	601a      	str	r2, [r3, #0]
   114b2:	e00c      	b.n	114ce <update_kalman_limits+0xa6>
	else if(azKalman < kalmanAZ_min)
   114b4:	4b38      	ldr	r3, [pc, #224]	; (11598 <update_kalman_limits+0x170>)
   114b6:	681a      	ldr	r2, [r3, #0]
   114b8:	4b39      	ldr	r3, [pc, #228]	; (115a0 <update_kalman_limits+0x178>)
   114ba:	6819      	ldr	r1, [r3, #0]
   114bc:	4b32      	ldr	r3, [pc, #200]	; (11588 <update_kalman_limits+0x160>)
   114be:	1c10      	adds	r0, r2, #0
   114c0:	4798      	blx	r3
   114c2:	1e03      	subs	r3, r0, #0
   114c4:	d003      	beq.n	114ce <update_kalman_limits+0xa6>
		kalmanAZ_min = azKalman;
   114c6:	4b34      	ldr	r3, [pc, #208]	; (11598 <update_kalman_limits+0x170>)
   114c8:	681a      	ldr	r2, [r3, #0]
   114ca:	4b35      	ldr	r3, [pc, #212]	; (115a0 <update_kalman_limits+0x178>)
   114cc:	601a      	str	r2, [r3, #0]
	
	if(gxKalman > kalmanGX_max)
   114ce:	4b35      	ldr	r3, [pc, #212]	; (115a4 <update_kalman_limits+0x17c>)
   114d0:	681a      	ldr	r2, [r3, #0]
   114d2:	4b35      	ldr	r3, [pc, #212]	; (115a8 <update_kalman_limits+0x180>)
   114d4:	6819      	ldr	r1, [r3, #0]
   114d6:	4b2a      	ldr	r3, [pc, #168]	; (11580 <update_kalman_limits+0x158>)
   114d8:	1c10      	adds	r0, r2, #0
   114da:	4798      	blx	r3
   114dc:	1e03      	subs	r3, r0, #0
   114de:	d004      	beq.n	114ea <update_kalman_limits+0xc2>
		kalmanGX_max = gxKalman;
   114e0:	4b30      	ldr	r3, [pc, #192]	; (115a4 <update_kalman_limits+0x17c>)
   114e2:	681a      	ldr	r2, [r3, #0]
   114e4:	4b30      	ldr	r3, [pc, #192]	; (115a8 <update_kalman_limits+0x180>)
   114e6:	601a      	str	r2, [r3, #0]
   114e8:	e00c      	b.n	11504 <update_kalman_limits+0xdc>
	else if(gxKalman < kalmanGX_min)
   114ea:	4b2e      	ldr	r3, [pc, #184]	; (115a4 <update_kalman_limits+0x17c>)
   114ec:	681a      	ldr	r2, [r3, #0]
   114ee:	4b2f      	ldr	r3, [pc, #188]	; (115ac <update_kalman_limits+0x184>)
   114f0:	6819      	ldr	r1, [r3, #0]
   114f2:	4b25      	ldr	r3, [pc, #148]	; (11588 <update_kalman_limits+0x160>)
   114f4:	1c10      	adds	r0, r2, #0
   114f6:	4798      	blx	r3
   114f8:	1e03      	subs	r3, r0, #0
   114fa:	d003      	beq.n	11504 <update_kalman_limits+0xdc>
		kalmanGX_min = gxKalman;
   114fc:	4b29      	ldr	r3, [pc, #164]	; (115a4 <update_kalman_limits+0x17c>)
   114fe:	681a      	ldr	r2, [r3, #0]
   11500:	4b2a      	ldr	r3, [pc, #168]	; (115ac <update_kalman_limits+0x184>)
   11502:	601a      	str	r2, [r3, #0]

	if(gyKalman > kalmanGY_max)
   11504:	4b2a      	ldr	r3, [pc, #168]	; (115b0 <update_kalman_limits+0x188>)
   11506:	681a      	ldr	r2, [r3, #0]
   11508:	4b2a      	ldr	r3, [pc, #168]	; (115b4 <update_kalman_limits+0x18c>)
   1150a:	6819      	ldr	r1, [r3, #0]
   1150c:	4b1c      	ldr	r3, [pc, #112]	; (11580 <update_kalman_limits+0x158>)
   1150e:	1c10      	adds	r0, r2, #0
   11510:	4798      	blx	r3
   11512:	1e03      	subs	r3, r0, #0
   11514:	d004      	beq.n	11520 <update_kalman_limits+0xf8>
		kalmanGY_max = gyKalman;
   11516:	4b26      	ldr	r3, [pc, #152]	; (115b0 <update_kalman_limits+0x188>)
   11518:	681a      	ldr	r2, [r3, #0]
   1151a:	4b26      	ldr	r3, [pc, #152]	; (115b4 <update_kalman_limits+0x18c>)
   1151c:	601a      	str	r2, [r3, #0]
   1151e:	e00c      	b.n	1153a <update_kalman_limits+0x112>
	else if(gyKalman < kalmanGY_min)
   11520:	4b23      	ldr	r3, [pc, #140]	; (115b0 <update_kalman_limits+0x188>)
   11522:	681a      	ldr	r2, [r3, #0]
   11524:	4b24      	ldr	r3, [pc, #144]	; (115b8 <update_kalman_limits+0x190>)
   11526:	6819      	ldr	r1, [r3, #0]
   11528:	4b17      	ldr	r3, [pc, #92]	; (11588 <update_kalman_limits+0x160>)
   1152a:	1c10      	adds	r0, r2, #0
   1152c:	4798      	blx	r3
   1152e:	1e03      	subs	r3, r0, #0
   11530:	d003      	beq.n	1153a <update_kalman_limits+0x112>
		kalmanGY_min = gyKalman;
   11532:	4b1f      	ldr	r3, [pc, #124]	; (115b0 <update_kalman_limits+0x188>)
   11534:	681a      	ldr	r2, [r3, #0]
   11536:	4b20      	ldr	r3, [pc, #128]	; (115b8 <update_kalman_limits+0x190>)
   11538:	601a      	str	r2, [r3, #0]

	if(gzKalman > kalmanAZ_max)
   1153a:	4b20      	ldr	r3, [pc, #128]	; (115bc <update_kalman_limits+0x194>)
   1153c:	681a      	ldr	r2, [r3, #0]
   1153e:	4b17      	ldr	r3, [pc, #92]	; (1159c <update_kalman_limits+0x174>)
   11540:	6819      	ldr	r1, [r3, #0]
   11542:	4b0f      	ldr	r3, [pc, #60]	; (11580 <update_kalman_limits+0x158>)
   11544:	1c10      	adds	r0, r2, #0
   11546:	4798      	blx	r3
   11548:	1e03      	subs	r3, r0, #0
   1154a:	d004      	beq.n	11556 <update_kalman_limits+0x12e>
		kalmanGZ_max = gzKalman;
   1154c:	4b1b      	ldr	r3, [pc, #108]	; (115bc <update_kalman_limits+0x194>)
   1154e:	681a      	ldr	r2, [r3, #0]
   11550:	4b1b      	ldr	r3, [pc, #108]	; (115c0 <update_kalman_limits+0x198>)
   11552:	601a      	str	r2, [r3, #0]
	else if(gzKalman < kalmanGZ_min)
		kalmanGZ_min = gzKalman;
}
   11554:	e00d      	b.n	11572 <update_kalman_limits+0x14a>
	else if(gzKalman < kalmanGZ_min)
   11556:	4b19      	ldr	r3, [pc, #100]	; (115bc <update_kalman_limits+0x194>)
   11558:	681a      	ldr	r2, [r3, #0]
   1155a:	4b1a      	ldr	r3, [pc, #104]	; (115c4 <update_kalman_limits+0x19c>)
   1155c:	6819      	ldr	r1, [r3, #0]
   1155e:	4b0a      	ldr	r3, [pc, #40]	; (11588 <update_kalman_limits+0x160>)
   11560:	1c10      	adds	r0, r2, #0
   11562:	4798      	blx	r3
   11564:	1e03      	subs	r3, r0, #0
   11566:	d100      	bne.n	1156a <update_kalman_limits+0x142>
}
   11568:	e003      	b.n	11572 <update_kalman_limits+0x14a>
		kalmanGZ_min = gzKalman;
   1156a:	4b14      	ldr	r3, [pc, #80]	; (115bc <update_kalman_limits+0x194>)
   1156c:	681a      	ldr	r2, [r3, #0]
   1156e:	4b15      	ldr	r3, [pc, #84]	; (115c4 <update_kalman_limits+0x19c>)
   11570:	601a      	str	r2, [r3, #0]
}
   11572:	46c0      	nop			; (mov r8, r8)
   11574:	46bd      	mov	sp, r7
   11576:	bd80      	pop	{r7, pc}
   11578:	2000036c 	.word	0x2000036c
   1157c:	20000010 	.word	0x20000010
   11580:	00019d79 	.word	0x00019d79
   11584:	2000000c 	.word	0x2000000c
   11588:	00019d51 	.word	0x00019d51
   1158c:	20000370 	.word	0x20000370
   11590:	20000018 	.word	0x20000018
   11594:	20000014 	.word	0x20000014
   11598:	20000374 	.word	0x20000374
   1159c:	20000020 	.word	0x20000020
   115a0:	2000001c 	.word	0x2000001c
   115a4:	20000378 	.word	0x20000378
   115a8:	20000028 	.word	0x20000028
   115ac:	20000024 	.word	0x20000024
   115b0:	2000037c 	.word	0x2000037c
   115b4:	20000030 	.word	0x20000030
   115b8:	2000002c 	.word	0x2000002c
   115bc:	20000380 	.word	0x20000380
   115c0:	20000038 	.word	0x20000038
   115c4:	20000034 	.word	0x20000034

000115c8 <averageAX>:

int16_t averageAX(){
   115c8:	b580      	push	{r7, lr}
   115ca:	af00      	add	r7, sp, #0
	static int sample_index = 0;
	AXtotal -= AXaverage[sample_index];
   115cc:	4b18      	ldr	r3, [pc, #96]	; (11630 <averageAX+0x68>)
   115ce:	681a      	ldr	r2, [r3, #0]
   115d0:	4b18      	ldr	r3, [pc, #96]	; (11634 <averageAX+0x6c>)
   115d2:	6819      	ldr	r1, [r3, #0]
   115d4:	4b18      	ldr	r3, [pc, #96]	; (11638 <averageAX+0x70>)
   115d6:	0049      	lsls	r1, r1, #1
   115d8:	5ecb      	ldrsh	r3, [r1, r3]
   115da:	1ad2      	subs	r2, r2, r3
   115dc:	4b14      	ldr	r3, [pc, #80]	; (11630 <averageAX+0x68>)
   115de:	601a      	str	r2, [r3, #0]
	AXtotal += cax;
   115e0:	4b16      	ldr	r3, [pc, #88]	; (1163c <averageAX+0x74>)
   115e2:	2200      	movs	r2, #0
   115e4:	5e9b      	ldrsh	r3, [r3, r2]
   115e6:	001a      	movs	r2, r3
   115e8:	4b11      	ldr	r3, [pc, #68]	; (11630 <averageAX+0x68>)
   115ea:	681b      	ldr	r3, [r3, #0]
   115ec:	18d2      	adds	r2, r2, r3
   115ee:	4b10      	ldr	r3, [pc, #64]	; (11630 <averageAX+0x68>)
   115f0:	601a      	str	r2, [r3, #0]
	AXaverage[sample_index] = cax;
   115f2:	4b10      	ldr	r3, [pc, #64]	; (11634 <averageAX+0x6c>)
   115f4:	681a      	ldr	r2, [r3, #0]
   115f6:	4b11      	ldr	r3, [pc, #68]	; (1163c <averageAX+0x74>)
   115f8:	2100      	movs	r1, #0
   115fa:	5e59      	ldrsh	r1, [r3, r1]
   115fc:	4b0e      	ldr	r3, [pc, #56]	; (11638 <averageAX+0x70>)
   115fe:	0052      	lsls	r2, r2, #1
   11600:	52d1      	strh	r1, [r2, r3]
	
	sample_index++;
   11602:	4b0c      	ldr	r3, [pc, #48]	; (11634 <averageAX+0x6c>)
   11604:	681b      	ldr	r3, [r3, #0]
   11606:	1c5a      	adds	r2, r3, #1
   11608:	4b0a      	ldr	r3, [pc, #40]	; (11634 <averageAX+0x6c>)
   1160a:	601a      	str	r2, [r3, #0]
	if(sample_index == ACCELXYsamples)
   1160c:	4b09      	ldr	r3, [pc, #36]	; (11634 <averageAX+0x6c>)
   1160e:	681b      	ldr	r3, [r3, #0]
   11610:	2b64      	cmp	r3, #100	; 0x64
   11612:	d102      	bne.n	1161a <averageAX+0x52>
	sample_index = 0;
   11614:	4b07      	ldr	r3, [pc, #28]	; (11634 <averageAX+0x6c>)
   11616:	2200      	movs	r2, #0
   11618:	601a      	str	r2, [r3, #0]

	return (int16_t)(AXtotal/ACCELXYsamples);
   1161a:	4b05      	ldr	r3, [pc, #20]	; (11630 <averageAX+0x68>)
   1161c:	681a      	ldr	r2, [r3, #0]
   1161e:	4b08      	ldr	r3, [pc, #32]	; (11640 <averageAX+0x78>)
   11620:	2164      	movs	r1, #100	; 0x64
   11622:	0010      	movs	r0, r2
   11624:	4798      	blx	r3
   11626:	0003      	movs	r3, r0
   11628:	b21b      	sxth	r3, r3
}
   1162a:	0018      	movs	r0, r3
   1162c:	46bd      	mov	sp, r7
   1162e:	bd80      	pop	{r7, pc}
   11630:	20000340 	.word	0x20000340
   11634:	200004c0 	.word	0x200004c0
   11638:	20001190 	.word	0x20001190
   1163c:	20000330 	.word	0x20000330
   11640:	00019ad9 	.word	0x00019ad9

00011644 <averageAY>:

int16_t averageAY(){
   11644:	b580      	push	{r7, lr}
   11646:	af00      	add	r7, sp, #0
	static int sample_index = 0;
	AYtotal -= AYaverage[sample_index];
   11648:	4b18      	ldr	r3, [pc, #96]	; (116ac <averageAY+0x68>)
   1164a:	681a      	ldr	r2, [r3, #0]
   1164c:	4b18      	ldr	r3, [pc, #96]	; (116b0 <averageAY+0x6c>)
   1164e:	6819      	ldr	r1, [r3, #0]
   11650:	4b18      	ldr	r3, [pc, #96]	; (116b4 <averageAY+0x70>)
   11652:	0049      	lsls	r1, r1, #1
   11654:	5ecb      	ldrsh	r3, [r1, r3]
   11656:	1ad2      	subs	r2, r2, r3
   11658:	4b14      	ldr	r3, [pc, #80]	; (116ac <averageAY+0x68>)
   1165a:	601a      	str	r2, [r3, #0]
	AYtotal += cay;
   1165c:	4b16      	ldr	r3, [pc, #88]	; (116b8 <averageAY+0x74>)
   1165e:	2200      	movs	r2, #0
   11660:	5e9b      	ldrsh	r3, [r3, r2]
   11662:	001a      	movs	r2, r3
   11664:	4b11      	ldr	r3, [pc, #68]	; (116ac <averageAY+0x68>)
   11666:	681b      	ldr	r3, [r3, #0]
   11668:	18d2      	adds	r2, r2, r3
   1166a:	4b10      	ldr	r3, [pc, #64]	; (116ac <averageAY+0x68>)
   1166c:	601a      	str	r2, [r3, #0]
	AYaverage[sample_index] = cay;
   1166e:	4b10      	ldr	r3, [pc, #64]	; (116b0 <averageAY+0x6c>)
   11670:	681a      	ldr	r2, [r3, #0]
   11672:	4b11      	ldr	r3, [pc, #68]	; (116b8 <averageAY+0x74>)
   11674:	2100      	movs	r1, #0
   11676:	5e59      	ldrsh	r1, [r3, r1]
   11678:	4b0e      	ldr	r3, [pc, #56]	; (116b4 <averageAY+0x70>)
   1167a:	0052      	lsls	r2, r2, #1
   1167c:	52d1      	strh	r1, [r2, r3]
	
	sample_index++;
   1167e:	4b0c      	ldr	r3, [pc, #48]	; (116b0 <averageAY+0x6c>)
   11680:	681b      	ldr	r3, [r3, #0]
   11682:	1c5a      	adds	r2, r3, #1
   11684:	4b0a      	ldr	r3, [pc, #40]	; (116b0 <averageAY+0x6c>)
   11686:	601a      	str	r2, [r3, #0]
	if(sample_index == ACCELXYsamples)
   11688:	4b09      	ldr	r3, [pc, #36]	; (116b0 <averageAY+0x6c>)
   1168a:	681b      	ldr	r3, [r3, #0]
   1168c:	2b64      	cmp	r3, #100	; 0x64
   1168e:	d102      	bne.n	11696 <averageAY+0x52>
	sample_index = 0;
   11690:	4b07      	ldr	r3, [pc, #28]	; (116b0 <averageAY+0x6c>)
   11692:	2200      	movs	r2, #0
   11694:	601a      	str	r2, [r3, #0]

	return (int16_t)(AYtotal/ACCELXYsamples);
   11696:	4b05      	ldr	r3, [pc, #20]	; (116ac <averageAY+0x68>)
   11698:	681a      	ldr	r2, [r3, #0]
   1169a:	4b08      	ldr	r3, [pc, #32]	; (116bc <averageAY+0x78>)
   1169c:	2164      	movs	r1, #100	; 0x64
   1169e:	0010      	movs	r0, r2
   116a0:	4798      	blx	r3
   116a2:	0003      	movs	r3, r0
   116a4:	b21b      	sxth	r3, r3
}
   116a6:	0018      	movs	r0, r3
   116a8:	46bd      	mov	sp, r7
   116aa:	bd80      	pop	{r7, pc}
   116ac:	20000344 	.word	0x20000344
   116b0:	200004c4 	.word	0x200004c4
   116b4:	200010a8 	.word	0x200010a8
   116b8:	20000332 	.word	0x20000332
   116bc:	00019ad9 	.word	0x00019ad9

000116c0 <averageAZ>:

int16_t averageAZ(){
   116c0:	b580      	push	{r7, lr}
   116c2:	af00      	add	r7, sp, #0
	static int sample_index = 0;
	AZtotal -= AZaverage[sample_index];
   116c4:	4b18      	ldr	r3, [pc, #96]	; (11728 <averageAZ+0x68>)
   116c6:	681a      	ldr	r2, [r3, #0]
   116c8:	4b18      	ldr	r3, [pc, #96]	; (1172c <averageAZ+0x6c>)
   116ca:	6819      	ldr	r1, [r3, #0]
   116cc:	4b18      	ldr	r3, [pc, #96]	; (11730 <averageAZ+0x70>)
   116ce:	0049      	lsls	r1, r1, #1
   116d0:	5ecb      	ldrsh	r3, [r1, r3]
   116d2:	1ad2      	subs	r2, r2, r3
   116d4:	4b14      	ldr	r3, [pc, #80]	; (11728 <averageAZ+0x68>)
   116d6:	601a      	str	r2, [r3, #0]
	AZtotal += caz;
   116d8:	4b16      	ldr	r3, [pc, #88]	; (11734 <averageAZ+0x74>)
   116da:	2200      	movs	r2, #0
   116dc:	5e9b      	ldrsh	r3, [r3, r2]
   116de:	001a      	movs	r2, r3
   116e0:	4b11      	ldr	r3, [pc, #68]	; (11728 <averageAZ+0x68>)
   116e2:	681b      	ldr	r3, [r3, #0]
   116e4:	18d2      	adds	r2, r2, r3
   116e6:	4b10      	ldr	r3, [pc, #64]	; (11728 <averageAZ+0x68>)
   116e8:	601a      	str	r2, [r3, #0]
	AZaverage[sample_index] = caz;
   116ea:	4b10      	ldr	r3, [pc, #64]	; (1172c <averageAZ+0x6c>)
   116ec:	681a      	ldr	r2, [r3, #0]
   116ee:	4b11      	ldr	r3, [pc, #68]	; (11734 <averageAZ+0x74>)
   116f0:	2100      	movs	r1, #0
   116f2:	5e59      	ldrsh	r1, [r3, r1]
   116f4:	4b0e      	ldr	r3, [pc, #56]	; (11730 <averageAZ+0x70>)
   116f6:	0052      	lsls	r2, r2, #1
   116f8:	52d1      	strh	r1, [r2, r3]

	sample_index++;
   116fa:	4b0c      	ldr	r3, [pc, #48]	; (1172c <averageAZ+0x6c>)
   116fc:	681b      	ldr	r3, [r3, #0]
   116fe:	1c5a      	adds	r2, r3, #1
   11700:	4b0a      	ldr	r3, [pc, #40]	; (1172c <averageAZ+0x6c>)
   11702:	601a      	str	r2, [r3, #0]
	if(sample_index == ACCELZsamples)
   11704:	4b09      	ldr	r3, [pc, #36]	; (1172c <averageAZ+0x6c>)
   11706:	681b      	ldr	r3, [r3, #0]
   11708:	2b96      	cmp	r3, #150	; 0x96
   1170a:	d102      	bne.n	11712 <averageAZ+0x52>
	sample_index = 0;
   1170c:	4b07      	ldr	r3, [pc, #28]	; (1172c <averageAZ+0x6c>)
   1170e:	2200      	movs	r2, #0
   11710:	601a      	str	r2, [r3, #0]

	return (int16_t)(AZtotal/ACCELZsamples);
   11712:	4b05      	ldr	r3, [pc, #20]	; (11728 <averageAZ+0x68>)
   11714:	681a      	ldr	r2, [r3, #0]
   11716:	4b08      	ldr	r3, [pc, #32]	; (11738 <averageAZ+0x78>)
   11718:	2196      	movs	r1, #150	; 0x96
   1171a:	0010      	movs	r0, r2
   1171c:	4798      	blx	r3
   1171e:	0003      	movs	r3, r0
   11720:	b21b      	sxth	r3, r3
}
   11722:	0018      	movs	r0, r3
   11724:	46bd      	mov	sp, r7
   11726:	bd80      	pop	{r7, pc}
   11728:	20000348 	.word	0x20000348
   1172c:	200004c8 	.word	0x200004c8
   11730:	20000ec4 	.word	0x20000ec4
   11734:	20000334 	.word	0x20000334
   11738:	00019ad9 	.word	0x00019ad9

0001173c <averageGX>:

float averageGX(){
   1173c:	b5b0      	push	{r4, r5, r7, lr}
   1173e:	af00      	add	r7, sp, #0
	static int sample_index = 0;
	GXtotal -= GXaverage[sample_index];
   11740:	4b1f      	ldr	r3, [pc, #124]	; (117c0 <averageGX+0x84>)
   11742:	6818      	ldr	r0, [r3, #0]
   11744:	4b1f      	ldr	r3, [pc, #124]	; (117c4 <averageGX+0x88>)
   11746:	681a      	ldr	r2, [r3, #0]
   11748:	4b1f      	ldr	r3, [pc, #124]	; (117c8 <averageGX+0x8c>)
   1174a:	0092      	lsls	r2, r2, #2
   1174c:	58d2      	ldr	r2, [r2, r3]
   1174e:	4b1f      	ldr	r3, [pc, #124]	; (117cc <averageGX+0x90>)
   11750:	1c11      	adds	r1, r2, #0
   11752:	4798      	blx	r3
   11754:	1c03      	adds	r3, r0, #0
   11756:	1c1a      	adds	r2, r3, #0
   11758:	4b19      	ldr	r3, [pc, #100]	; (117c0 <averageGX+0x84>)
   1175a:	601a      	str	r2, [r3, #0]
	GXtotal += calcGyro(cgx);
   1175c:	4b1c      	ldr	r3, [pc, #112]	; (117d0 <averageGX+0x94>)
   1175e:	2200      	movs	r2, #0
   11760:	5e9b      	ldrsh	r3, [r3, r2]
   11762:	0018      	movs	r0, r3
   11764:	4b1b      	ldr	r3, [pc, #108]	; (117d4 <averageGX+0x98>)
   11766:	4798      	blx	r3
   11768:	4b15      	ldr	r3, [pc, #84]	; (117c0 <averageGX+0x84>)
   1176a:	681a      	ldr	r2, [r3, #0]
   1176c:	4b1a      	ldr	r3, [pc, #104]	; (117d8 <averageGX+0x9c>)
   1176e:	1c11      	adds	r1, r2, #0
   11770:	4798      	blx	r3
   11772:	1c03      	adds	r3, r0, #0
   11774:	1c1a      	adds	r2, r3, #0
   11776:	4b12      	ldr	r3, [pc, #72]	; (117c0 <averageGX+0x84>)
   11778:	601a      	str	r2, [r3, #0]
	GXaverage[sample_index] = calcGyro(cgx);
   1177a:	4b12      	ldr	r3, [pc, #72]	; (117c4 <averageGX+0x88>)
   1177c:	681c      	ldr	r4, [r3, #0]
   1177e:	4b14      	ldr	r3, [pc, #80]	; (117d0 <averageGX+0x94>)
   11780:	2200      	movs	r2, #0
   11782:	5e9b      	ldrsh	r3, [r3, r2]
   11784:	0018      	movs	r0, r3
   11786:	4b13      	ldr	r3, [pc, #76]	; (117d4 <averageGX+0x98>)
   11788:	4798      	blx	r3
   1178a:	1c01      	adds	r1, r0, #0
   1178c:	4b0e      	ldr	r3, [pc, #56]	; (117c8 <averageGX+0x8c>)
   1178e:	00a2      	lsls	r2, r4, #2
   11790:	50d1      	str	r1, [r2, r3]

	sample_index++;
   11792:	4b0c      	ldr	r3, [pc, #48]	; (117c4 <averageGX+0x88>)
   11794:	681b      	ldr	r3, [r3, #0]
   11796:	1c5a      	adds	r2, r3, #1
   11798:	4b0a      	ldr	r3, [pc, #40]	; (117c4 <averageGX+0x88>)
   1179a:	601a      	str	r2, [r3, #0]
	if(sample_index == GYROsamples)
   1179c:	4b09      	ldr	r3, [pc, #36]	; (117c4 <averageGX+0x88>)
   1179e:	681b      	ldr	r3, [r3, #0]
   117a0:	2b05      	cmp	r3, #5
   117a2:	d102      	bne.n	117aa <averageGX+0x6e>
	sample_index = 0;
   117a4:	4b07      	ldr	r3, [pc, #28]	; (117c4 <averageGX+0x88>)
   117a6:	2200      	movs	r2, #0
   117a8:	601a      	str	r2, [r3, #0]

	return (GXtotal/GYROsamples);
   117aa:	4b05      	ldr	r3, [pc, #20]	; (117c0 <averageGX+0x84>)
   117ac:	681a      	ldr	r2, [r3, #0]
   117ae:	4b0b      	ldr	r3, [pc, #44]	; (117dc <averageGX+0xa0>)
   117b0:	490b      	ldr	r1, [pc, #44]	; (117e0 <averageGX+0xa4>)
   117b2:	1c10      	adds	r0, r2, #0
   117b4:	4798      	blx	r3
   117b6:	1c03      	adds	r3, r0, #0
}
   117b8:	1c18      	adds	r0, r3, #0
   117ba:	46bd      	mov	sp, r7
   117bc:	bdb0      	pop	{r4, r5, r7, pc}
   117be:	46c0      	nop			; (mov r8, r8)
   117c0:	2000034c 	.word	0x2000034c
   117c4:	200004cc 	.word	0x200004cc
   117c8:	20001b28 	.word	0x20001b28
   117cc:	0001a7a5 	.word	0x0001a7a5
   117d0:	2000032a 	.word	0x2000032a
   117d4:	00010049 	.word	0x00010049
   117d8:	00019e61 	.word	0x00019e61
   117dc:	0001a185 	.word	0x0001a185
   117e0:	40a00000 	.word	0x40a00000

000117e4 <averageGY>:

float averageGY(){
   117e4:	b5b0      	push	{r4, r5, r7, lr}
   117e6:	af00      	add	r7, sp, #0
	static int sample_index = 0;
	GYtotal -= GYaverage[sample_index];
   117e8:	4b1f      	ldr	r3, [pc, #124]	; (11868 <averageGY+0x84>)
   117ea:	6818      	ldr	r0, [r3, #0]
   117ec:	4b1f      	ldr	r3, [pc, #124]	; (1186c <averageGY+0x88>)
   117ee:	681a      	ldr	r2, [r3, #0]
   117f0:	4b1f      	ldr	r3, [pc, #124]	; (11870 <averageGY+0x8c>)
   117f2:	0092      	lsls	r2, r2, #2
   117f4:	58d2      	ldr	r2, [r2, r3]
   117f6:	4b1f      	ldr	r3, [pc, #124]	; (11874 <averageGY+0x90>)
   117f8:	1c11      	adds	r1, r2, #0
   117fa:	4798      	blx	r3
   117fc:	1c03      	adds	r3, r0, #0
   117fe:	1c1a      	adds	r2, r3, #0
   11800:	4b19      	ldr	r3, [pc, #100]	; (11868 <averageGY+0x84>)
   11802:	601a      	str	r2, [r3, #0]
	GYtotal += calcGyro(cgy);
   11804:	4b1c      	ldr	r3, [pc, #112]	; (11878 <averageGY+0x94>)
   11806:	2200      	movs	r2, #0
   11808:	5e9b      	ldrsh	r3, [r3, r2]
   1180a:	0018      	movs	r0, r3
   1180c:	4b1b      	ldr	r3, [pc, #108]	; (1187c <averageGY+0x98>)
   1180e:	4798      	blx	r3
   11810:	4b15      	ldr	r3, [pc, #84]	; (11868 <averageGY+0x84>)
   11812:	681a      	ldr	r2, [r3, #0]
   11814:	4b1a      	ldr	r3, [pc, #104]	; (11880 <averageGY+0x9c>)
   11816:	1c11      	adds	r1, r2, #0
   11818:	4798      	blx	r3
   1181a:	1c03      	adds	r3, r0, #0
   1181c:	1c1a      	adds	r2, r3, #0
   1181e:	4b12      	ldr	r3, [pc, #72]	; (11868 <averageGY+0x84>)
   11820:	601a      	str	r2, [r3, #0]
	GYaverage[sample_index] = calcGyro(cgy);
   11822:	4b12      	ldr	r3, [pc, #72]	; (1186c <averageGY+0x88>)
   11824:	681c      	ldr	r4, [r3, #0]
   11826:	4b14      	ldr	r3, [pc, #80]	; (11878 <averageGY+0x94>)
   11828:	2200      	movs	r2, #0
   1182a:	5e9b      	ldrsh	r3, [r3, r2]
   1182c:	0018      	movs	r0, r3
   1182e:	4b13      	ldr	r3, [pc, #76]	; (1187c <averageGY+0x98>)
   11830:	4798      	blx	r3
   11832:	1c01      	adds	r1, r0, #0
   11834:	4b0e      	ldr	r3, [pc, #56]	; (11870 <averageGY+0x8c>)
   11836:	00a2      	lsls	r2, r4, #2
   11838:	50d1      	str	r1, [r2, r3]

	sample_index++;
   1183a:	4b0c      	ldr	r3, [pc, #48]	; (1186c <averageGY+0x88>)
   1183c:	681b      	ldr	r3, [r3, #0]
   1183e:	1c5a      	adds	r2, r3, #1
   11840:	4b0a      	ldr	r3, [pc, #40]	; (1186c <averageGY+0x88>)
   11842:	601a      	str	r2, [r3, #0]
	if(sample_index == GYROsamples)
   11844:	4b09      	ldr	r3, [pc, #36]	; (1186c <averageGY+0x88>)
   11846:	681b      	ldr	r3, [r3, #0]
   11848:	2b05      	cmp	r3, #5
   1184a:	d102      	bne.n	11852 <averageGY+0x6e>
	sample_index = 0;
   1184c:	4b07      	ldr	r3, [pc, #28]	; (1186c <averageGY+0x88>)
   1184e:	2200      	movs	r2, #0
   11850:	601a      	str	r2, [r3, #0]

	return (GYtotal/GYROsamples);
   11852:	4b05      	ldr	r3, [pc, #20]	; (11868 <averageGY+0x84>)
   11854:	681a      	ldr	r2, [r3, #0]
   11856:	4b0b      	ldr	r3, [pc, #44]	; (11884 <averageGY+0xa0>)
   11858:	490b      	ldr	r1, [pc, #44]	; (11888 <averageGY+0xa4>)
   1185a:	1c10      	adds	r0, r2, #0
   1185c:	4798      	blx	r3
   1185e:	1c03      	adds	r3, r0, #0
}
   11860:	1c18      	adds	r0, r3, #0
   11862:	46bd      	mov	sp, r7
   11864:	bdb0      	pop	{r4, r5, r7, pc}
   11866:	46c0      	nop			; (mov r8, r8)
   11868:	20000350 	.word	0x20000350
   1186c:	200004d0 	.word	0x200004d0
   11870:	2000101c 	.word	0x2000101c
   11874:	0001a7a5 	.word	0x0001a7a5
   11878:	2000032c 	.word	0x2000032c
   1187c:	00010049 	.word	0x00010049
   11880:	00019e61 	.word	0x00019e61
   11884:	0001a185 	.word	0x0001a185
   11888:	40a00000 	.word	0x40a00000

0001188c <averageGZ>:

float averageGZ(){
   1188c:	b5b0      	push	{r4, r5, r7, lr}
   1188e:	af00      	add	r7, sp, #0
	static int sample_index = 0;
	GZtotal -= GZaverage[sample_index];
   11890:	4b1f      	ldr	r3, [pc, #124]	; (11910 <averageGZ+0x84>)
   11892:	6818      	ldr	r0, [r3, #0]
   11894:	4b1f      	ldr	r3, [pc, #124]	; (11914 <averageGZ+0x88>)
   11896:	681a      	ldr	r2, [r3, #0]
   11898:	4b1f      	ldr	r3, [pc, #124]	; (11918 <averageGZ+0x8c>)
   1189a:	0092      	lsls	r2, r2, #2
   1189c:	58d2      	ldr	r2, [r2, r3]
   1189e:	4b1f      	ldr	r3, [pc, #124]	; (1191c <averageGZ+0x90>)
   118a0:	1c11      	adds	r1, r2, #0
   118a2:	4798      	blx	r3
   118a4:	1c03      	adds	r3, r0, #0
   118a6:	1c1a      	adds	r2, r3, #0
   118a8:	4b19      	ldr	r3, [pc, #100]	; (11910 <averageGZ+0x84>)
   118aa:	601a      	str	r2, [r3, #0]
	GZtotal += calcGyro(cgz);
   118ac:	4b1c      	ldr	r3, [pc, #112]	; (11920 <averageGZ+0x94>)
   118ae:	2200      	movs	r2, #0
   118b0:	5e9b      	ldrsh	r3, [r3, r2]
   118b2:	0018      	movs	r0, r3
   118b4:	4b1b      	ldr	r3, [pc, #108]	; (11924 <averageGZ+0x98>)
   118b6:	4798      	blx	r3
   118b8:	4b15      	ldr	r3, [pc, #84]	; (11910 <averageGZ+0x84>)
   118ba:	681a      	ldr	r2, [r3, #0]
   118bc:	4b1a      	ldr	r3, [pc, #104]	; (11928 <averageGZ+0x9c>)
   118be:	1c11      	adds	r1, r2, #0
   118c0:	4798      	blx	r3
   118c2:	1c03      	adds	r3, r0, #0
   118c4:	1c1a      	adds	r2, r3, #0
   118c6:	4b12      	ldr	r3, [pc, #72]	; (11910 <averageGZ+0x84>)
   118c8:	601a      	str	r2, [r3, #0]
	GZaverage[sample_index] = calcGyro(cgz);
   118ca:	4b12      	ldr	r3, [pc, #72]	; (11914 <averageGZ+0x88>)
   118cc:	681c      	ldr	r4, [r3, #0]
   118ce:	4b14      	ldr	r3, [pc, #80]	; (11920 <averageGZ+0x94>)
   118d0:	2200      	movs	r2, #0
   118d2:	5e9b      	ldrsh	r3, [r3, r2]
   118d4:	0018      	movs	r0, r3
   118d6:	4b13      	ldr	r3, [pc, #76]	; (11924 <averageGZ+0x98>)
   118d8:	4798      	blx	r3
   118da:	1c01      	adds	r1, r0, #0
   118dc:	4b0e      	ldr	r3, [pc, #56]	; (11918 <averageGZ+0x8c>)
   118de:	00a2      	lsls	r2, r4, #2
   118e0:	50d1      	str	r1, [r2, r3]

	sample_index++;
   118e2:	4b0c      	ldr	r3, [pc, #48]	; (11914 <averageGZ+0x88>)
   118e4:	681b      	ldr	r3, [r3, #0]
   118e6:	1c5a      	adds	r2, r3, #1
   118e8:	4b0a      	ldr	r3, [pc, #40]	; (11914 <averageGZ+0x88>)
   118ea:	601a      	str	r2, [r3, #0]
	if(sample_index == GYROsamples)
   118ec:	4b09      	ldr	r3, [pc, #36]	; (11914 <averageGZ+0x88>)
   118ee:	681b      	ldr	r3, [r3, #0]
   118f0:	2b05      	cmp	r3, #5
   118f2:	d102      	bne.n	118fa <averageGZ+0x6e>
	sample_index = 0;
   118f4:	4b07      	ldr	r3, [pc, #28]	; (11914 <averageGZ+0x88>)
   118f6:	2200      	movs	r2, #0
   118f8:	601a      	str	r2, [r3, #0]

	return (GZtotal/GYROsamples);
   118fa:	4b05      	ldr	r3, [pc, #20]	; (11910 <averageGZ+0x84>)
   118fc:	681a      	ldr	r2, [r3, #0]
   118fe:	4b0b      	ldr	r3, [pc, #44]	; (1192c <averageGZ+0xa0>)
   11900:	490b      	ldr	r1, [pc, #44]	; (11930 <averageGZ+0xa4>)
   11902:	1c10      	adds	r0, r2, #0
   11904:	4798      	blx	r3
   11906:	1c03      	adds	r3, r0, #0
}
   11908:	1c18      	adds	r0, r3, #0
   1190a:	46bd      	mov	sp, r7
   1190c:	bdb0      	pop	{r4, r5, r7, pc}
   1190e:	46c0      	nop			; (mov r8, r8)
   11910:	20000354 	.word	0x20000354
   11914:	200004d4 	.word	0x200004d4
   11918:	200015dc 	.word	0x200015dc
   1191c:	0001a7a5 	.word	0x0001a7a5
   11920:	2000032e 	.word	0x2000032e
   11924:	00010049 	.word	0x00010049
   11928:	00019e61 	.word	0x00019e61
   1192c:	0001a185 	.word	0x0001a185
   11930:	40a00000 	.word	0x40a00000

00011934 <initKalman>:

void initKalman(float meas, float est, float _q)
{
   11934:	b580      	push	{r7, lr}
   11936:	b086      	sub	sp, #24
   11938:	af00      	add	r7, sp, #0
   1193a:	60f8      	str	r0, [r7, #12]
   1193c:	60b9      	str	r1, [r7, #8]
   1193e:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < KalmanArraySize; i++){
   11940:	2300      	movs	r3, #0
   11942:	617b      	str	r3, [r7, #20]
   11944:	e020      	b.n	11988 <initKalman+0x54>
		err_measure[i] = meas;
   11946:	4b26      	ldr	r3, [pc, #152]	; (119e0 <initKalman+0xac>)
   11948:	697a      	ldr	r2, [r7, #20]
   1194a:	0092      	lsls	r2, r2, #2
   1194c:	68f9      	ldr	r1, [r7, #12]
   1194e:	50d1      	str	r1, [r2, r3]
		err_estimate[i] = est;
   11950:	4b24      	ldr	r3, [pc, #144]	; (119e4 <initKalman+0xb0>)
   11952:	697a      	ldr	r2, [r7, #20]
   11954:	0092      	lsls	r2, r2, #2
   11956:	68b9      	ldr	r1, [r7, #8]
   11958:	50d1      	str	r1, [r2, r3]
		q[i] = _q;
   1195a:	4b23      	ldr	r3, [pc, #140]	; (119e8 <initKalman+0xb4>)
   1195c:	697a      	ldr	r2, [r7, #20]
   1195e:	0092      	lsls	r2, r2, #2
   11960:	6879      	ldr	r1, [r7, #4]
   11962:	50d1      	str	r1, [r2, r3]
		current_estimate[i] = 0;
   11964:	4b21      	ldr	r3, [pc, #132]	; (119ec <initKalman+0xb8>)
   11966:	697a      	ldr	r2, [r7, #20]
   11968:	0092      	lsls	r2, r2, #2
   1196a:	2100      	movs	r1, #0
   1196c:	50d1      	str	r1, [r2, r3]
		last_estimate[i] = 0;
   1196e:	4b20      	ldr	r3, [pc, #128]	; (119f0 <initKalman+0xbc>)
   11970:	697a      	ldr	r2, [r7, #20]
   11972:	0092      	lsls	r2, r2, #2
   11974:	2100      	movs	r1, #0
   11976:	50d1      	str	r1, [r2, r3]
		kalman_gain[i] = 0;
   11978:	4b1e      	ldr	r3, [pc, #120]	; (119f4 <initKalman+0xc0>)
   1197a:	697a      	ldr	r2, [r7, #20]
   1197c:	0092      	lsls	r2, r2, #2
   1197e:	2100      	movs	r1, #0
   11980:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < KalmanArraySize; i++){
   11982:	697b      	ldr	r3, [r7, #20]
   11984:	3301      	adds	r3, #1
   11986:	617b      	str	r3, [r7, #20]
   11988:	697b      	ldr	r3, [r7, #20]
   1198a:	2b06      	cmp	r3, #6
   1198c:	dddb      	ble.n	11946 <initKalman+0x12>
	}

	err_measure[ax_kalman] = 15;
   1198e:	4b14      	ldr	r3, [pc, #80]	; (119e0 <initKalman+0xac>)
   11990:	4a19      	ldr	r2, [pc, #100]	; (119f8 <initKalman+0xc4>)
   11992:	601a      	str	r2, [r3, #0]
	err_estimate[ax_kalman] = 15;
   11994:	4b13      	ldr	r3, [pc, #76]	; (119e4 <initKalman+0xb0>)
   11996:	4a18      	ldr	r2, [pc, #96]	; (119f8 <initKalman+0xc4>)
   11998:	601a      	str	r2, [r3, #0]
	q[ax_kalman] = 0.3;
   1199a:	4b13      	ldr	r3, [pc, #76]	; (119e8 <initKalman+0xb4>)
   1199c:	4a17      	ldr	r2, [pc, #92]	; (119fc <initKalman+0xc8>)
   1199e:	601a      	str	r2, [r3, #0]

	err_measure[ay_kalman] = 15;
   119a0:	4b0f      	ldr	r3, [pc, #60]	; (119e0 <initKalman+0xac>)
   119a2:	4a15      	ldr	r2, [pc, #84]	; (119f8 <initKalman+0xc4>)
   119a4:	605a      	str	r2, [r3, #4]
	err_estimate[ay_kalman] = 15;
   119a6:	4b0f      	ldr	r3, [pc, #60]	; (119e4 <initKalman+0xb0>)
   119a8:	4a13      	ldr	r2, [pc, #76]	; (119f8 <initKalman+0xc4>)
   119aa:	605a      	str	r2, [r3, #4]
	q[ay_kalman] = 0.3;
   119ac:	4b0e      	ldr	r3, [pc, #56]	; (119e8 <initKalman+0xb4>)
   119ae:	4a13      	ldr	r2, [pc, #76]	; (119fc <initKalman+0xc8>)
   119b0:	605a      	str	r2, [r3, #4]

	// 	err_measure[ay_kalman] = 20;
	// 	err_estimate[ay_kalman] = 20;
	// 	q[ay_kalman] = 0.8;

	err_measure[az_kalman] = 30;
   119b2:	4b0b      	ldr	r3, [pc, #44]	; (119e0 <initKalman+0xac>)
   119b4:	4a12      	ldr	r2, [pc, #72]	; (11a00 <initKalman+0xcc>)
   119b6:	609a      	str	r2, [r3, #8]
	err_estimate[az_kalman] = 30;
   119b8:	4b0a      	ldr	r3, [pc, #40]	; (119e4 <initKalman+0xb0>)
   119ba:	4a11      	ldr	r2, [pc, #68]	; (11a00 <initKalman+0xcc>)
   119bc:	609a      	str	r2, [r3, #8]
	q[az_kalman] = 0.3;
   119be:	4b0a      	ldr	r3, [pc, #40]	; (119e8 <initKalman+0xb4>)
   119c0:	4a0e      	ldr	r2, [pc, #56]	; (119fc <initKalman+0xc8>)
   119c2:	609a      	str	r2, [r3, #8]
	//
	// 	err_measure[gz_kalman] = 0.1;
	// 	err_estimate[gz_kalman] = 1;
	// 	q[gz_kalman] = 0.99;

	err_measure[light_kalman] = 200;
   119c4:	4b06      	ldr	r3, [pc, #24]	; (119e0 <initKalman+0xac>)
   119c6:	4a0f      	ldr	r2, [pc, #60]	; (11a04 <initKalman+0xd0>)
   119c8:	619a      	str	r2, [r3, #24]
	err_estimate[light_kalman] = 200;
   119ca:	4b06      	ldr	r3, [pc, #24]	; (119e4 <initKalman+0xb0>)
   119cc:	4a0d      	ldr	r2, [pc, #52]	; (11a04 <initKalman+0xd0>)
   119ce:	619a      	str	r2, [r3, #24]
	q[light_kalman] = 0.008;
   119d0:	4b05      	ldr	r3, [pc, #20]	; (119e8 <initKalman+0xb4>)
   119d2:	4a0d      	ldr	r2, [pc, #52]	; (11a08 <initKalman+0xd4>)
   119d4:	619a      	str	r2, [r3, #24]
}
   119d6:	46c0      	nop			; (mov r8, r8)
   119d8:	46bd      	mov	sp, r7
   119da:	b006      	add	sp, #24
   119dc:	bd80      	pop	{r7, pc}
   119de:	46c0      	nop			; (mov r8, r8)
   119e0:	20001460 	.word	0x20001460
   119e4:	20001000 	.word	0x20001000
   119e8:	20001ab8 	.word	0x20001ab8
   119ec:	20001174 	.word	0x20001174
   119f0:	20000e20 	.word	0x20000e20
   119f4:	20001820 	.word	0x20001820
   119f8:	41700000 	.word	0x41700000
   119fc:	3e99999a 	.word	0x3e99999a
   11a00:	41f00000 	.word	0x41f00000
   11a04:	43480000 	.word	0x43480000
   11a08:	3c03126f 	.word	0x3c03126f

00011a0c <updateKalman>:

float updateKalman(float meas, int kalmanIndex)
{
   11a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   11a0e:	b083      	sub	sp, #12
   11a10:	af00      	add	r7, sp, #0
   11a12:	6078      	str	r0, [r7, #4]
   11a14:	6039      	str	r1, [r7, #0]
	kalman_gain[kalmanIndex] = err_estimate[kalmanIndex]/(err_estimate[kalmanIndex] + err_measure[kalmanIndex]);
   11a16:	4b5e      	ldr	r3, [pc, #376]	; (11b90 <updateKalman+0x184>)
   11a18:	683a      	ldr	r2, [r7, #0]
   11a1a:	0092      	lsls	r2, r2, #2
   11a1c:	58d4      	ldr	r4, [r2, r3]
   11a1e:	4b5c      	ldr	r3, [pc, #368]	; (11b90 <updateKalman+0x184>)
   11a20:	683a      	ldr	r2, [r7, #0]
   11a22:	0092      	lsls	r2, r2, #2
   11a24:	58d0      	ldr	r0, [r2, r3]
   11a26:	4b5b      	ldr	r3, [pc, #364]	; (11b94 <updateKalman+0x188>)
   11a28:	683a      	ldr	r2, [r7, #0]
   11a2a:	0092      	lsls	r2, r2, #2
   11a2c:	58d2      	ldr	r2, [r2, r3]
   11a2e:	4b5a      	ldr	r3, [pc, #360]	; (11b98 <updateKalman+0x18c>)
   11a30:	1c11      	adds	r1, r2, #0
   11a32:	4798      	blx	r3
   11a34:	1c03      	adds	r3, r0, #0
   11a36:	1c1a      	adds	r2, r3, #0
   11a38:	4b58      	ldr	r3, [pc, #352]	; (11b9c <updateKalman+0x190>)
   11a3a:	1c11      	adds	r1, r2, #0
   11a3c:	1c20      	adds	r0, r4, #0
   11a3e:	4798      	blx	r3
   11a40:	1c03      	adds	r3, r0, #0
   11a42:	1c19      	adds	r1, r3, #0
   11a44:	4b56      	ldr	r3, [pc, #344]	; (11ba0 <updateKalman+0x194>)
   11a46:	683a      	ldr	r2, [r7, #0]
   11a48:	0092      	lsls	r2, r2, #2
   11a4a:	50d1      	str	r1, [r2, r3]
	kalman_gain[kalmanIndex] = max(kalman_gain[kalmanIndex],0.015);
   11a4c:	4b54      	ldr	r3, [pc, #336]	; (11ba0 <updateKalman+0x194>)
   11a4e:	683a      	ldr	r2, [r7, #0]
   11a50:	0092      	lsls	r2, r2, #2
   11a52:	58d2      	ldr	r2, [r2, r3]
   11a54:	4b53      	ldr	r3, [pc, #332]	; (11ba4 <updateKalman+0x198>)
   11a56:	1c10      	adds	r0, r2, #0
   11a58:	4798      	blx	r3
   11a5a:	4c53      	ldr	r4, [pc, #332]	; (11ba8 <updateKalman+0x19c>)
   11a5c:	4a53      	ldr	r2, [pc, #332]	; (11bac <updateKalman+0x1a0>)
   11a5e:	4b54      	ldr	r3, [pc, #336]	; (11bb0 <updateKalman+0x1a4>)
   11a60:	47a0      	blx	r4
   11a62:	1e03      	subs	r3, r0, #0
   11a64:	d004      	beq.n	11a70 <updateKalman+0x64>
   11a66:	4b4e      	ldr	r3, [pc, #312]	; (11ba0 <updateKalman+0x194>)
   11a68:	683a      	ldr	r2, [r7, #0]
   11a6a:	0092      	lsls	r2, r2, #2
   11a6c:	58d3      	ldr	r3, [r2, r3]
   11a6e:	e000      	b.n	11a72 <updateKalman+0x66>
   11a70:	4b50      	ldr	r3, [pc, #320]	; (11bb4 <updateKalman+0x1a8>)
   11a72:	4a4b      	ldr	r2, [pc, #300]	; (11ba0 <updateKalman+0x194>)
   11a74:	6839      	ldr	r1, [r7, #0]
   11a76:	0089      	lsls	r1, r1, #2
   11a78:	508b      	str	r3, [r1, r2]
	current_estimate[kalmanIndex] = last_estimate[kalmanIndex] + kalman_gain[kalmanIndex] * (meas - last_estimate[kalmanIndex]);
   11a7a:	4b4f      	ldr	r3, [pc, #316]	; (11bb8 <updateKalman+0x1ac>)
   11a7c:	683a      	ldr	r2, [r7, #0]
   11a7e:	0092      	lsls	r2, r2, #2
   11a80:	58d4      	ldr	r4, [r2, r3]
   11a82:	4b47      	ldr	r3, [pc, #284]	; (11ba0 <updateKalman+0x194>)
   11a84:	683a      	ldr	r2, [r7, #0]
   11a86:	0092      	lsls	r2, r2, #2
   11a88:	58d5      	ldr	r5, [r2, r3]
   11a8a:	4b4b      	ldr	r3, [pc, #300]	; (11bb8 <updateKalman+0x1ac>)
   11a8c:	683a      	ldr	r2, [r7, #0]
   11a8e:	0092      	lsls	r2, r2, #2
   11a90:	58d2      	ldr	r2, [r2, r3]
   11a92:	4b4a      	ldr	r3, [pc, #296]	; (11bbc <updateKalman+0x1b0>)
   11a94:	1c11      	adds	r1, r2, #0
   11a96:	6878      	ldr	r0, [r7, #4]
   11a98:	4798      	blx	r3
   11a9a:	1c03      	adds	r3, r0, #0
   11a9c:	1c1a      	adds	r2, r3, #0
   11a9e:	4b48      	ldr	r3, [pc, #288]	; (11bc0 <updateKalman+0x1b4>)
   11aa0:	1c11      	adds	r1, r2, #0
   11aa2:	1c28      	adds	r0, r5, #0
   11aa4:	4798      	blx	r3
   11aa6:	1c03      	adds	r3, r0, #0
   11aa8:	1c1a      	adds	r2, r3, #0
   11aaa:	4b3b      	ldr	r3, [pc, #236]	; (11b98 <updateKalman+0x18c>)
   11aac:	1c11      	adds	r1, r2, #0
   11aae:	1c20      	adds	r0, r4, #0
   11ab0:	4798      	blx	r3
   11ab2:	1c03      	adds	r3, r0, #0
   11ab4:	1c19      	adds	r1, r3, #0
   11ab6:	4b43      	ldr	r3, [pc, #268]	; (11bc4 <updateKalman+0x1b8>)
   11ab8:	683a      	ldr	r2, [r7, #0]
   11aba:	0092      	lsls	r2, r2, #2
   11abc:	50d1      	str	r1, [r2, r3]
	err_estimate[kalmanIndex] =  (1.0 - kalman_gain[kalmanIndex])*err_estimate[kalmanIndex] + abs(last_estimate[kalmanIndex]-current_estimate[kalmanIndex])*q[kalmanIndex];
   11abe:	4b38      	ldr	r3, [pc, #224]	; (11ba0 <updateKalman+0x194>)
   11ac0:	683a      	ldr	r2, [r7, #0]
   11ac2:	0092      	lsls	r2, r2, #2
   11ac4:	58d2      	ldr	r2, [r2, r3]
   11ac6:	4b37      	ldr	r3, [pc, #220]	; (11ba4 <updateKalman+0x198>)
   11ac8:	1c10      	adds	r0, r2, #0
   11aca:	4798      	blx	r3
   11acc:	0002      	movs	r2, r0
   11ace:	000b      	movs	r3, r1
   11ad0:	4c3d      	ldr	r4, [pc, #244]	; (11bc8 <updateKalman+0x1bc>)
   11ad2:	2000      	movs	r0, #0
   11ad4:	493d      	ldr	r1, [pc, #244]	; (11bcc <updateKalman+0x1c0>)
   11ad6:	47a0      	blx	r4
   11ad8:	0003      	movs	r3, r0
   11ada:	000c      	movs	r4, r1
   11adc:	001d      	movs	r5, r3
   11ade:	0026      	movs	r6, r4
   11ae0:	4b2b      	ldr	r3, [pc, #172]	; (11b90 <updateKalman+0x184>)
   11ae2:	683a      	ldr	r2, [r7, #0]
   11ae4:	0092      	lsls	r2, r2, #2
   11ae6:	58d2      	ldr	r2, [r2, r3]
   11ae8:	4b2e      	ldr	r3, [pc, #184]	; (11ba4 <updateKalman+0x198>)
   11aea:	1c10      	adds	r0, r2, #0
   11aec:	4798      	blx	r3
   11aee:	0002      	movs	r2, r0
   11af0:	000b      	movs	r3, r1
   11af2:	4c37      	ldr	r4, [pc, #220]	; (11bd0 <updateKalman+0x1c4>)
   11af4:	0028      	movs	r0, r5
   11af6:	0031      	movs	r1, r6
   11af8:	47a0      	blx	r4
   11afa:	0003      	movs	r3, r0
   11afc:	000c      	movs	r4, r1
   11afe:	001d      	movs	r5, r3
   11b00:	0026      	movs	r6, r4
   11b02:	4b2d      	ldr	r3, [pc, #180]	; (11bb8 <updateKalman+0x1ac>)
   11b04:	683a      	ldr	r2, [r7, #0]
   11b06:	0092      	lsls	r2, r2, #2
   11b08:	58d0      	ldr	r0, [r2, r3]
   11b0a:	4b2e      	ldr	r3, [pc, #184]	; (11bc4 <updateKalman+0x1b8>)
   11b0c:	683a      	ldr	r2, [r7, #0]
   11b0e:	0092      	lsls	r2, r2, #2
   11b10:	58d2      	ldr	r2, [r2, r3]
   11b12:	4b2a      	ldr	r3, [pc, #168]	; (11bbc <updateKalman+0x1b0>)
   11b14:	1c11      	adds	r1, r2, #0
   11b16:	4798      	blx	r3
   11b18:	1c03      	adds	r3, r0, #0
   11b1a:	1c1a      	adds	r2, r3, #0
   11b1c:	4b2d      	ldr	r3, [pc, #180]	; (11bd4 <updateKalman+0x1c8>)
   11b1e:	1c10      	adds	r0, r2, #0
   11b20:	4798      	blx	r3
   11b22:	0003      	movs	r3, r0
   11b24:	17d9      	asrs	r1, r3, #31
   11b26:	185a      	adds	r2, r3, r1
   11b28:	404a      	eors	r2, r1
   11b2a:	4b2b      	ldr	r3, [pc, #172]	; (11bd8 <updateKalman+0x1cc>)
   11b2c:	0010      	movs	r0, r2
   11b2e:	4798      	blx	r3
   11b30:	4b2a      	ldr	r3, [pc, #168]	; (11bdc <updateKalman+0x1d0>)
   11b32:	683a      	ldr	r2, [r7, #0]
   11b34:	0092      	lsls	r2, r2, #2
   11b36:	58d2      	ldr	r2, [r2, r3]
   11b38:	4b21      	ldr	r3, [pc, #132]	; (11bc0 <updateKalman+0x1b4>)
   11b3a:	1c11      	adds	r1, r2, #0
   11b3c:	4798      	blx	r3
   11b3e:	1c03      	adds	r3, r0, #0
   11b40:	1c1a      	adds	r2, r3, #0
   11b42:	4b18      	ldr	r3, [pc, #96]	; (11ba4 <updateKalman+0x198>)
   11b44:	1c10      	adds	r0, r2, #0
   11b46:	4798      	blx	r3
   11b48:	0002      	movs	r2, r0
   11b4a:	000b      	movs	r3, r1
   11b4c:	4c24      	ldr	r4, [pc, #144]	; (11be0 <updateKalman+0x1d4>)
   11b4e:	0028      	movs	r0, r5
   11b50:	0031      	movs	r1, r6
   11b52:	47a0      	blx	r4
   11b54:	0003      	movs	r3, r0
   11b56:	000c      	movs	r4, r1
   11b58:	0019      	movs	r1, r3
   11b5a:	0022      	movs	r2, r4
   11b5c:	4b21      	ldr	r3, [pc, #132]	; (11be4 <updateKalman+0x1d8>)
   11b5e:	0008      	movs	r0, r1
   11b60:	0011      	movs	r1, r2
   11b62:	4798      	blx	r3
   11b64:	1c01      	adds	r1, r0, #0
   11b66:	4b0a      	ldr	r3, [pc, #40]	; (11b90 <updateKalman+0x184>)
   11b68:	683a      	ldr	r2, [r7, #0]
   11b6a:	0092      	lsls	r2, r2, #2
   11b6c:	50d1      	str	r1, [r2, r3]
	last_estimate[kalmanIndex]=current_estimate[kalmanIndex];
   11b6e:	4b15      	ldr	r3, [pc, #84]	; (11bc4 <updateKalman+0x1b8>)
   11b70:	683a      	ldr	r2, [r7, #0]
   11b72:	0092      	lsls	r2, r2, #2
   11b74:	58d1      	ldr	r1, [r2, r3]
   11b76:	4b10      	ldr	r3, [pc, #64]	; (11bb8 <updateKalman+0x1ac>)
   11b78:	683a      	ldr	r2, [r7, #0]
   11b7a:	0092      	lsls	r2, r2, #2
   11b7c:	50d1      	str	r1, [r2, r3]

	return current_estimate[kalmanIndex];
   11b7e:	4b11      	ldr	r3, [pc, #68]	; (11bc4 <updateKalman+0x1b8>)
   11b80:	683a      	ldr	r2, [r7, #0]
   11b82:	0092      	lsls	r2, r2, #2
   11b84:	58d3      	ldr	r3, [r2, r3]
}
   11b86:	1c18      	adds	r0, r3, #0
   11b88:	46bd      	mov	sp, r7
   11b8a:	b003      	add	sp, #12
   11b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11b8e:	46c0      	nop			; (mov r8, r8)
   11b90:	20001000 	.word	0x20001000
   11b94:	20001460 	.word	0x20001460
   11b98:	00019e61 	.word	0x00019e61
   11b9c:	0001a185 	.word	0x0001a185
   11ba0:	20001820 	.word	0x20001820
   11ba4:	0001c759 	.word	0x0001c759
   11ba8:	00019d05 	.word	0x00019d05
   11bac:	eb851eb8 	.word	0xeb851eb8
   11bb0:	3f8eb851 	.word	0x3f8eb851
   11bb4:	3c75c28f 	.word	0x3c75c28f
   11bb8:	20000e20 	.word	0x20000e20
   11bbc:	0001a7a5 	.word	0x0001a7a5
   11bc0:	0001a565 	.word	0x0001a565
   11bc4:	20001174 	.word	0x20001174
   11bc8:	0001bfd1 	.word	0x0001bfd1
   11bcc:	3ff00000 	.word	0x3ff00000
   11bd0:	0001bad1 	.word	0x0001bad1
   11bd4:	0001aadd 	.word	0x0001aadd
   11bd8:	0001ab1d 	.word	0x0001ab1d
   11bdc:	20001ab8 	.word	0x20001ab8
   11be0:	0001ac49 	.word	0x0001ac49
   11be4:	0001c7fd 	.word	0x0001c7fd

00011be8 <crc16>:
	0x1ad0, 0x2ab3, 0x3a92, 0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b,
	0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0,
	0x0cc1, 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

uint16_t crc16(uint8_t *buf, uint16_t len) {
   11be8:	b580      	push	{r7, lr}
   11bea:	b084      	sub	sp, #16
   11bec:	af00      	add	r7, sp, #0
   11bee:	6078      	str	r0, [r7, #4]
   11bf0:	000a      	movs	r2, r1
   11bf2:	1cbb      	adds	r3, r7, #2
   11bf4:	801a      	strh	r2, [r3, #0]
	uint16_t i;
	uint16_t cksum = 0;
   11bf6:	230c      	movs	r3, #12
   11bf8:	18fb      	adds	r3, r7, r3
   11bfa:	2200      	movs	r2, #0
   11bfc:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
   11bfe:	230e      	movs	r3, #14
   11c00:	18fb      	adds	r3, r7, r3
   11c02:	2200      	movs	r2, #0
   11c04:	801a      	strh	r2, [r3, #0]
   11c06:	e021      	b.n	11c4c <crc16+0x64>
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
   11c08:	230c      	movs	r3, #12
   11c0a:	18fb      	adds	r3, r7, r3
   11c0c:	881b      	ldrh	r3, [r3, #0]
   11c0e:	0a1b      	lsrs	r3, r3, #8
   11c10:	b29b      	uxth	r3, r3
   11c12:	0019      	movs	r1, r3
   11c14:	687b      	ldr	r3, [r7, #4]
   11c16:	1c5a      	adds	r2, r3, #1
   11c18:	607a      	str	r2, [r7, #4]
   11c1a:	781b      	ldrb	r3, [r3, #0]
   11c1c:	404b      	eors	r3, r1
   11c1e:	22ff      	movs	r2, #255	; 0xff
   11c20:	401a      	ands	r2, r3
   11c22:	4b11      	ldr	r3, [pc, #68]	; (11c68 <crc16+0x80>)
   11c24:	0052      	lsls	r2, r2, #1
   11c26:	5ad3      	ldrh	r3, [r2, r3]
   11c28:	b21a      	sxth	r2, r3
   11c2a:	230c      	movs	r3, #12
   11c2c:	18fb      	adds	r3, r7, r3
   11c2e:	881b      	ldrh	r3, [r3, #0]
   11c30:	021b      	lsls	r3, r3, #8
   11c32:	b21b      	sxth	r3, r3
   11c34:	4053      	eors	r3, r2
   11c36:	b21a      	sxth	r2, r3
   11c38:	230c      	movs	r3, #12
   11c3a:	18fb      	adds	r3, r7, r3
   11c3c:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
   11c3e:	230e      	movs	r3, #14
   11c40:	18fb      	adds	r3, r7, r3
   11c42:	881a      	ldrh	r2, [r3, #0]
   11c44:	230e      	movs	r3, #14
   11c46:	18fb      	adds	r3, r7, r3
   11c48:	3201      	adds	r2, #1
   11c4a:	801a      	strh	r2, [r3, #0]
   11c4c:	230e      	movs	r3, #14
   11c4e:	18fa      	adds	r2, r7, r3
   11c50:	1cbb      	adds	r3, r7, #2
   11c52:	8812      	ldrh	r2, [r2, #0]
   11c54:	881b      	ldrh	r3, [r3, #0]
   11c56:	429a      	cmp	r2, r3
   11c58:	d3d6      	bcc.n	11c08 <crc16+0x20>
	}
	return cksum;
   11c5a:	230c      	movs	r3, #12
   11c5c:	18fb      	adds	r3, r7, r3
   11c5e:	881b      	ldrh	r3, [r3, #0]
}
   11c60:	0018      	movs	r0, r3
   11c62:	46bd      	mov	sp, r7
   11c64:	b004      	add	sp, #16
   11c66:	bd80      	pop	{r7, pc}
   11c68:	0001cf5c 	.word	0x0001cf5c

00011c6c <configure_vesc_usart>:
float buffer_get_float32_auto(uint8_t *buffer, int8_t index);


// Configure SERCOM5 as USART for VESC
void configure_vesc_usart()
{
   11c6c:	b580      	push	{r7, lr}
   11c6e:	b092      	sub	sp, #72	; 0x48
   11c70:	af00      	add	r7, sp, #0
	uint32_t baud = 0;
   11c72:	2300      	movs	r3, #0
   11c74:	647b      	str	r3, [r7, #68]	; 0x44
	if(UART_baud == BAUD_9600)
   11c76:	4b28      	ldr	r3, [pc, #160]	; (11d18 <configure_vesc_usart+0xac>)
   11c78:	781b      	ldrb	r3, [r3, #0]
   11c7a:	2b00      	cmp	r3, #0
   11c7c:	d103      	bne.n	11c86 <configure_vesc_usart+0x1a>
		baud = 9600;
   11c7e:	2396      	movs	r3, #150	; 0x96
   11c80:	019b      	lsls	r3, r3, #6
   11c82:	647b      	str	r3, [r7, #68]	; 0x44
   11c84:	e016      	b.n	11cb4 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_38400)
   11c86:	4b24      	ldr	r3, [pc, #144]	; (11d18 <configure_vesc_usart+0xac>)
   11c88:	781b      	ldrb	r3, [r3, #0]
   11c8a:	2b01      	cmp	r3, #1
   11c8c:	d103      	bne.n	11c96 <configure_vesc_usart+0x2a>
		baud = 38400;
   11c8e:	2396      	movs	r3, #150	; 0x96
   11c90:	021b      	lsls	r3, r3, #8
   11c92:	647b      	str	r3, [r7, #68]	; 0x44
   11c94:	e00e      	b.n	11cb4 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_57600)
   11c96:	4b20      	ldr	r3, [pc, #128]	; (11d18 <configure_vesc_usart+0xac>)
   11c98:	781b      	ldrb	r3, [r3, #0]
   11c9a:	2b02      	cmp	r3, #2
   11c9c:	d103      	bne.n	11ca6 <configure_vesc_usart+0x3a>
		baud = 57600;
   11c9e:	23e1      	movs	r3, #225	; 0xe1
   11ca0:	021b      	lsls	r3, r3, #8
   11ca2:	647b      	str	r3, [r7, #68]	; 0x44
   11ca4:	e006      	b.n	11cb4 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_115200)
   11ca6:	4b1c      	ldr	r3, [pc, #112]	; (11d18 <configure_vesc_usart+0xac>)
   11ca8:	781b      	ldrb	r3, [r3, #0]
   11caa:	2b03      	cmp	r3, #3
   11cac:	d102      	bne.n	11cb4 <configure_vesc_usart+0x48>
		baud = 115200;
   11cae:	23e1      	movs	r3, #225	; 0xe1
   11cb0:	025b      	lsls	r3, r3, #9
   11cb2:	647b      	str	r3, [r7, #68]	; 0x44

	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
   11cb4:	1d3b      	adds	r3, r7, #4
   11cb6:	0018      	movs	r0, r3
   11cb8:	4b18      	ldr	r3, [pc, #96]	; (11d1c <configure_vesc_usart+0xb0>)
   11cba:	4798      	blx	r3
	config_usart.baudrate    = baud;
   11cbc:	1d3b      	adds	r3, r7, #4
   11cbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
   11cc0:	621a      	str	r2, [r3, #32]
#ifdef HW_3v4
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
   11cc2:	1d3b      	adds	r3, r7, #4
   11cc4:	2280      	movs	r2, #128	; 0x80
   11cc6:	0352      	lsls	r2, r2, #13
   11cc8:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
   11cca:	1d3b      	adds	r3, r7, #4
   11ccc:	4a14      	ldr	r2, [pc, #80]	; (11d20 <configure_vesc_usart+0xb4>)
   11cce:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
   11cd0:	1d3b      	adds	r3, r7, #4
   11cd2:	4a14      	ldr	r2, [pc, #80]	; (11d24 <configure_vesc_usart+0xb8>)
   11cd4:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
   11cd6:	1d3b      	adds	r3, r7, #4
   11cd8:	2201      	movs	r2, #1
   11cda:	4252      	negs	r2, r2
   11cdc:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
   11cde:	1d3b      	adds	r3, r7, #4
   11ce0:	2201      	movs	r2, #1
   11ce2:	4252      	negs	r2, r2
   11ce4:	63da      	str	r2, [r3, #60]	; 0x3c
	config_usart.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
	config_usart.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
#endif
	while (usart_init(&vesc_usart,SERCOM1, &config_usart) != STATUS_OK)
   11ce6:	46c0      	nop			; (mov r8, r8)
   11ce8:	1d3a      	adds	r2, r7, #4
   11cea:	490f      	ldr	r1, [pc, #60]	; (11d28 <configure_vesc_usart+0xbc>)
   11cec:	4b0f      	ldr	r3, [pc, #60]	; (11d2c <configure_vesc_usart+0xc0>)
   11cee:	0018      	movs	r0, r3
   11cf0:	4b0f      	ldr	r3, [pc, #60]	; (11d30 <configure_vesc_usart+0xc4>)
   11cf2:	4798      	blx	r3
   11cf4:	1e03      	subs	r3, r0, #0
   11cf6:	d1f7      	bne.n	11ce8 <configure_vesc_usart+0x7c>
	{}
	usart_enable(&vesc_usart);
   11cf8:	4b0c      	ldr	r3, [pc, #48]	; (11d2c <configure_vesc_usart+0xc0>)
   11cfa:	0018      	movs	r0, r3
   11cfc:	4b0d      	ldr	r3, [pc, #52]	; (11d34 <configure_vesc_usart+0xc8>)
   11cfe:	4798      	blx	r3

	latest_vesc_vals.FW_VERSION_MAJOR = 0;
   11d00:	4b0d      	ldr	r3, [pc, #52]	; (11d38 <configure_vesc_usart+0xcc>)
   11d02:	223c      	movs	r2, #60	; 0x3c
   11d04:	2100      	movs	r1, #0
   11d06:	5499      	strb	r1, [r3, r2]
	latest_vesc_vals.FW_VERSION_MINOR = 0;
   11d08:	4b0b      	ldr	r3, [pc, #44]	; (11d38 <configure_vesc_usart+0xcc>)
   11d0a:	223d      	movs	r2, #61	; 0x3d
   11d0c:	2100      	movs	r1, #0
   11d0e:	5499      	strb	r1, [r3, r2]
}
   11d10:	46c0      	nop			; (mov r8, r8)
   11d12:	46bd      	mov	sp, r7
   11d14:	b012      	add	sp, #72	; 0x48
   11d16:	bd80      	pop	{r7, pc}
   11d18:	200003d0 	.word	0x200003d0
   11d1c:	00009ca1 	.word	0x00009ca1
   11d20:	00100002 	.word	0x00100002
   11d24:	00110002 	.word	0x00110002
   11d28:	42000c00 	.word	0x42000c00
   11d2c:	20000b3c 	.word	0x20000b3c
   11d30:	000060e5 	.word	0x000060e5
   11d34:	00009d61 	.word	0x00009d61
   11d38:	20000e7c 	.word	0x20000e7c

00011d3c <send_packet>:
	VESC_UART_BYTES_CRC,
	VESC_UART_BYTES_STOP,
};

uint8_t vesc_tx_buff[MAX_PAYLOAD_LEN+6];
void send_packet(struct uart_packet send_pak){
   11d3c:	b084      	sub	sp, #16
   11d3e:	b590      	push	{r4, r7, lr}
   11d40:	b085      	sub	sp, #20
   11d42:	af00      	add	r7, sp, #0
   11d44:	2420      	movs	r4, #32
   11d46:	193c      	adds	r4, r7, r4
   11d48:	6020      	str	r0, [r4, #0]
   11d4a:	6061      	str	r1, [r4, #4]
   11d4c:	60a2      	str	r2, [r4, #8]
   11d4e:	60e3      	str	r3, [r4, #12]
	if(check_timer_expired(&vesc_usart_time, vesc_usart_timeout))
   11d50:	4b48      	ldr	r3, [pc, #288]	; (11e74 <send_packet+0x138>)
   11d52:	681a      	ldr	r2, [r3, #0]
   11d54:	4b48      	ldr	r3, [pc, #288]	; (11e78 <send_packet+0x13c>)
   11d56:	0011      	movs	r1, r2
   11d58:	0018      	movs	r0, r3
   11d5a:	4b48      	ldr	r3, [pc, #288]	; (11e7c <send_packet+0x140>)
   11d5c:	4798      	blx	r3
   11d5e:	1e03      	subs	r3, r0, #0
   11d60:	d002      	beq.n	11d68 <send_packet+0x2c>
		HOLD_FOR_REPLY = false;
   11d62:	4b47      	ldr	r3, [pc, #284]	; (11e80 <send_packet+0x144>)
   11d64:	2200      	movs	r2, #0
   11d66:	701a      	strb	r2, [r3, #0]

	send_pak.stop = 0x03;
   11d68:	2320      	movs	r3, #32
   11d6a:	18fa      	adds	r2, r7, r3
   11d6c:	4b45      	ldr	r3, [pc, #276]	; (11e84 <send_packet+0x148>)
   11d6e:	2103      	movs	r1, #3
   11d70:	54d1      	strb	r1, [r2, r3]

	if(!HOLD_FOR_REPLY){
   11d72:	4b43      	ldr	r3, [pc, #268]	; (11e80 <send_packet+0x144>)
   11d74:	781b      	ldrb	r3, [r3, #0]
   11d76:	2201      	movs	r2, #1
   11d78:	4053      	eors	r3, r2
   11d7a:	b2db      	uxtb	r3, r3
   11d7c:	2b00      	cmp	r3, #0
   11d7e:	d100      	bne.n	11d82 <send_packet+0x46>
   11d80:	e071      	b.n	11e66 <send_packet+0x12a>
		uint16_t payload_len = 0;
   11d82:	230e      	movs	r3, #14
   11d84:	18fb      	adds	r3, r7, r3
   11d86:	2200      	movs	r2, #0
   11d88:	801a      	strh	r2, [r3, #0]
		if(send_pak.start == 0x03)
   11d8a:	2320      	movs	r3, #32
   11d8c:	18fb      	adds	r3, r7, r3
   11d8e:	781b      	ldrb	r3, [r3, #0]
   11d90:	2b03      	cmp	r3, #3
   11d92:	d10e      	bne.n	11db2 <send_packet+0x76>
			payload_len = ((send_pak.len[0]<<8)|send_pak.len[1]);
   11d94:	2320      	movs	r3, #32
   11d96:	18fb      	adds	r3, r7, r3
   11d98:	785b      	ldrb	r3, [r3, #1]
   11d9a:	021b      	lsls	r3, r3, #8
   11d9c:	b21a      	sxth	r2, r3
   11d9e:	2320      	movs	r3, #32
   11da0:	18fb      	adds	r3, r7, r3
   11da2:	789b      	ldrb	r3, [r3, #2]
   11da4:	b21b      	sxth	r3, r3
   11da6:	4313      	orrs	r3, r2
   11da8:	b21a      	sxth	r2, r3
   11daa:	230e      	movs	r3, #14
   11dac:	18fb      	adds	r3, r7, r3
   11dae:	801a      	strh	r2, [r3, #0]
   11db0:	e005      	b.n	11dbe <send_packet+0x82>
		else
			payload_len = send_pak.len[0];
   11db2:	2320      	movs	r3, #32
   11db4:	18fb      	adds	r3, r7, r3
   11db6:	785a      	ldrb	r2, [r3, #1]
   11db8:	230e      	movs	r3, #14
   11dba:	18fb      	adds	r3, r7, r3
   11dbc:	801a      	strh	r2, [r3, #0]
		
		uint16_t message_len = (send_pak.start+payload_len+3);
   11dbe:	2320      	movs	r3, #32
   11dc0:	18fb      	adds	r3, r7, r3
   11dc2:	781b      	ldrb	r3, [r3, #0]
   11dc4:	b29a      	uxth	r2, r3
   11dc6:	230e      	movs	r3, #14
   11dc8:	18fb      	adds	r3, r7, r3
   11dca:	881b      	ldrh	r3, [r3, #0]
   11dcc:	18d3      	adds	r3, r2, r3
   11dce:	b29a      	uxth	r2, r3
   11dd0:	1cbb      	adds	r3, r7, #2
   11dd2:	3203      	adds	r2, #3
   11dd4:	801a      	strh	r2, [r3, #0]
		uint8_t *send_ptr = &(send_pak.start);
   11dd6:	2320      	movs	r3, #32
   11dd8:	18fb      	adds	r3, r7, r3
   11dda:	60bb      	str	r3, [r7, #8]

		for(size_t i=0;i<message_len;i++){
   11ddc:	2300      	movs	r3, #0
   11dde:	607b      	str	r3, [r7, #4]
   11de0:	e02d      	b.n	11e3e <send_packet+0x102>
			if(send_pak.start==0x02 && i==2)
   11de2:	2320      	movs	r3, #32
   11de4:	18fb      	adds	r3, r7, r3
   11de6:	781b      	ldrb	r3, [r3, #0]
   11de8:	2b02      	cmp	r3, #2
   11dea:	d106      	bne.n	11dfa <send_packet+0xbe>
   11dec:	687b      	ldr	r3, [r7, #4]
   11dee:	2b02      	cmp	r3, #2
   11df0:	d103      	bne.n	11dfa <send_packet+0xbe>
			send_ptr+=1;
   11df2:	68bb      	ldr	r3, [r7, #8]
   11df4:	3301      	adds	r3, #1
   11df6:	60bb      	str	r3, [r7, #8]
   11df8:	e014      	b.n	11e24 <send_packet+0xe8>
			else if(i==payload_len+send_pak.start)
   11dfa:	230e      	movs	r3, #14
   11dfc:	18fb      	adds	r3, r7, r3
   11dfe:	881b      	ldrh	r3, [r3, #0]
   11e00:	2220      	movs	r2, #32
   11e02:	18ba      	adds	r2, r7, r2
   11e04:	7812      	ldrb	r2, [r2, #0]
   11e06:	189b      	adds	r3, r3, r2
   11e08:	001a      	movs	r2, r3
   11e0a:	687b      	ldr	r3, [r7, #4]
   11e0c:	429a      	cmp	r2, r3
   11e0e:	d109      	bne.n	11e24 <send_packet+0xe8>
			send_ptr+=(MAX_PAYLOAD_LEN-payload_len);
   11e10:	230e      	movs	r3, #14
   11e12:	18fb      	adds	r3, r7, r3
   11e14:	881b      	ldrh	r3, [r3, #0]
   11e16:	2280      	movs	r2, #128	; 0x80
   11e18:	0092      	lsls	r2, r2, #2
   11e1a:	1ad3      	subs	r3, r2, r3
   11e1c:	001a      	movs	r2, r3
   11e1e:	68bb      	ldr	r3, [r7, #8]
   11e20:	189b      	adds	r3, r3, r2
   11e22:	60bb      	str	r3, [r7, #8]

			vesc_tx_buff[i] = *send_ptr;
   11e24:	68bb      	ldr	r3, [r7, #8]
   11e26:	7819      	ldrb	r1, [r3, #0]
   11e28:	4a17      	ldr	r2, [pc, #92]	; (11e88 <send_packet+0x14c>)
   11e2a:	687b      	ldr	r3, [r7, #4]
   11e2c:	18d3      	adds	r3, r2, r3
   11e2e:	1c0a      	adds	r2, r1, #0
   11e30:	701a      	strb	r2, [r3, #0]

			send_ptr++;
   11e32:	68bb      	ldr	r3, [r7, #8]
   11e34:	3301      	adds	r3, #1
   11e36:	60bb      	str	r3, [r7, #8]
		for(size_t i=0;i<message_len;i++){
   11e38:	687b      	ldr	r3, [r7, #4]
   11e3a:	3301      	adds	r3, #1
   11e3c:	607b      	str	r3, [r7, #4]
   11e3e:	1cbb      	adds	r3, r7, #2
   11e40:	881a      	ldrh	r2, [r3, #0]
   11e42:	687b      	ldr	r3, [r7, #4]
   11e44:	429a      	cmp	r2, r3
   11e46:	d8cc      	bhi.n	11de2 <send_packet+0xa6>
		}
		
		HOLD_FOR_REPLY = true;
   11e48:	4b0d      	ldr	r3, [pc, #52]	; (11e80 <send_packet+0x144>)
   11e4a:	2201      	movs	r2, #1
   11e4c:	701a      	strb	r2, [r3, #0]
		usart_write_buffer_job(&vesc_usart, vesc_tx_buff, message_len);
   11e4e:	1cbb      	adds	r3, r7, #2
   11e50:	881a      	ldrh	r2, [r3, #0]
   11e52:	490d      	ldr	r1, [pc, #52]	; (11e88 <send_packet+0x14c>)
   11e54:	4b0d      	ldr	r3, [pc, #52]	; (11e8c <send_packet+0x150>)
   11e56:	0018      	movs	r0, r3
   11e58:	4b0d      	ldr	r3, [pc, #52]	; (11e90 <send_packet+0x154>)
   11e5a:	4798      	blx	r3
		vesc_usart_time = millis();
   11e5c:	4b0d      	ldr	r3, [pc, #52]	; (11e94 <send_packet+0x158>)
   11e5e:	4798      	blx	r3
   11e60:	0002      	movs	r2, r0
   11e62:	4b05      	ldr	r3, [pc, #20]	; (11e78 <send_packet+0x13c>)
   11e64:	601a      	str	r2, [r3, #0]
	}
}
   11e66:	46c0      	nop			; (mov r8, r8)
   11e68:	46bd      	mov	sp, r7
   11e6a:	b005      	add	sp, #20
   11e6c:	bc90      	pop	{r4, r7}
   11e6e:	bc08      	pop	{r3}
   11e70:	b004      	add	sp, #16
   11e72:	4718      	bx	r3
   11e74:	200000fc 	.word	0x200000fc
   11e78:	20000434 	.word	0x20000434
   11e7c:	00009fbd 	.word	0x00009fbd
   11e80:	20000438 	.word	0x20000438
   11e84:	00000205 	.word	0x00000205
   11e88:	20000934 	.word	0x20000934
   11e8c:	20000b3c 	.word	0x20000b3c
   11e90:	00006629 	.word	0x00006629
   11e94:	00009f65 	.word	0x00009f65

00011e98 <process_recieved_packet>:

void process_recieved_packet(){
   11e98:	b580      	push	{r7, lr}
   11e9a:	b082      	sub	sp, #8
   11e9c:	af00      	add	r7, sp, #0
	uint8_t packet_id = vesc_revieve_packet.payload[0];
   11e9e:	1dfb      	adds	r3, r7, #7
   11ea0:	4abc      	ldr	r2, [pc, #752]	; (12194 <process_recieved_packet+0x2fc>)
   11ea2:	78d2      	ldrb	r2, [r2, #3]
   11ea4:	701a      	strb	r2, [r3, #0]
	if(packet_id == COMM_FW_VERSION){ // Bytes are the same for all FW's
   11ea6:	4bbc      	ldr	r3, [pc, #752]	; (12198 <process_recieved_packet+0x300>)
   11ea8:	781b      	ldrb	r3, [r3, #0]
   11eaa:	1dfa      	adds	r2, r7, #7
   11eac:	7812      	ldrb	r2, [r2, #0]
   11eae:	429a      	cmp	r2, r3
   11eb0:	d10b      	bne.n	11eca <process_recieved_packet+0x32>
		latest_vesc_vals.FW_VERSION_MAJOR = (uint16_t)vesc_revieve_packet.payload[1];
   11eb2:	4bb8      	ldr	r3, [pc, #736]	; (12194 <process_recieved_packet+0x2fc>)
   11eb4:	7919      	ldrb	r1, [r3, #4]
   11eb6:	4bb9      	ldr	r3, [pc, #740]	; (1219c <process_recieved_packet+0x304>)
   11eb8:	223c      	movs	r2, #60	; 0x3c
   11eba:	5499      	strb	r1, [r3, r2]
		latest_vesc_vals.FW_VERSION_MINOR = (uint16_t)vesc_revieve_packet.payload[2];
   11ebc:	4bb5      	ldr	r3, [pc, #724]	; (12194 <process_recieved_packet+0x2fc>)
   11ebe:	7959      	ldrb	r1, [r3, #5]
   11ec0:	4bb6      	ldr	r3, [pc, #728]	; (1219c <process_recieved_packet+0x304>)
   11ec2:	223d      	movs	r2, #61	; 0x3d
   11ec4:	5499      	strb	r1, [r3, r2]
		latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[39] << 24) | (vesc_revieve_packet.payload[40] << 16) | (vesc_revieve_packet.payload[41] << 8) | vesc_revieve_packet.payload[42];
		latest_vesc_vals.fault = vesc_revieve_packet.payload[43];
	} else if(packet_id == COMM_GET_IMU_DATA){ 
		// TODO
	}*/
}
   11ec6:	f000 fe56 	bl	12b76 <process_recieved_packet+0xcde>
	} else if(packet_id == COMM_GET_VALUES){
   11eca:	4bb5      	ldr	r3, [pc, #724]	; (121a0 <process_recieved_packet+0x308>)
   11ecc:	781b      	ldrb	r3, [r3, #0]
   11ece:	1dfa      	adds	r2, r7, #7
   11ed0:	7812      	ldrb	r2, [r2, #0]
   11ed2:	429a      	cmp	r2, r3
   11ed4:	d000      	beq.n	11ed8 <process_recieved_packet+0x40>
   11ed6:	e17f      	b.n	121d8 <process_recieved_packet+0x340>
		latest_vesc_vals.temp_fet_filtered = (vesc_revieve_packet.payload[GET_VALUES_FET_TEMP] << 8) | vesc_revieve_packet.payload[GET_VALUES_FET_TEMP+1];
   11ed8:	4bb2      	ldr	r3, [pc, #712]	; (121a4 <process_recieved_packet+0x30c>)
   11eda:	781b      	ldrb	r3, [r3, #0]
   11edc:	001a      	movs	r2, r3
   11ede:	4bad      	ldr	r3, [pc, #692]	; (12194 <process_recieved_packet+0x2fc>)
   11ee0:	189b      	adds	r3, r3, r2
   11ee2:	78db      	ldrb	r3, [r3, #3]
   11ee4:	021b      	lsls	r3, r3, #8
   11ee6:	b21a      	sxth	r2, r3
   11ee8:	4bae      	ldr	r3, [pc, #696]	; (121a4 <process_recieved_packet+0x30c>)
   11eea:	781b      	ldrb	r3, [r3, #0]
   11eec:	3301      	adds	r3, #1
   11eee:	49a9      	ldr	r1, [pc, #676]	; (12194 <process_recieved_packet+0x2fc>)
   11ef0:	18cb      	adds	r3, r1, r3
   11ef2:	78db      	ldrb	r3, [r3, #3]
   11ef4:	b21b      	sxth	r3, r3
   11ef6:	4313      	orrs	r3, r2
   11ef8:	b21a      	sxth	r2, r3
   11efa:	4ba8      	ldr	r3, [pc, #672]	; (1219c <process_recieved_packet+0x304>)
   11efc:	801a      	strh	r2, [r3, #0]
		latest_vesc_vals.avg_motor_current = (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR] << 24) | (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+3];
   11efe:	4baa      	ldr	r3, [pc, #680]	; (121a8 <process_recieved_packet+0x310>)
   11f00:	781b      	ldrb	r3, [r3, #0]
   11f02:	001a      	movs	r2, r3
   11f04:	4ba3      	ldr	r3, [pc, #652]	; (12194 <process_recieved_packet+0x2fc>)
   11f06:	189b      	adds	r3, r3, r2
   11f08:	78db      	ldrb	r3, [r3, #3]
   11f0a:	061a      	lsls	r2, r3, #24
   11f0c:	4ba6      	ldr	r3, [pc, #664]	; (121a8 <process_recieved_packet+0x310>)
   11f0e:	781b      	ldrb	r3, [r3, #0]
   11f10:	3301      	adds	r3, #1
   11f12:	49a0      	ldr	r1, [pc, #640]	; (12194 <process_recieved_packet+0x2fc>)
   11f14:	18cb      	adds	r3, r1, r3
   11f16:	78db      	ldrb	r3, [r3, #3]
   11f18:	041b      	lsls	r3, r3, #16
   11f1a:	431a      	orrs	r2, r3
   11f1c:	4ba2      	ldr	r3, [pc, #648]	; (121a8 <process_recieved_packet+0x310>)
   11f1e:	781b      	ldrb	r3, [r3, #0]
   11f20:	3302      	adds	r3, #2
   11f22:	499c      	ldr	r1, [pc, #624]	; (12194 <process_recieved_packet+0x2fc>)
   11f24:	18cb      	adds	r3, r1, r3
   11f26:	78db      	ldrb	r3, [r3, #3]
   11f28:	021b      	lsls	r3, r3, #8
   11f2a:	4313      	orrs	r3, r2
   11f2c:	4a9e      	ldr	r2, [pc, #632]	; (121a8 <process_recieved_packet+0x310>)
   11f2e:	7812      	ldrb	r2, [r2, #0]
   11f30:	3203      	adds	r2, #3
   11f32:	4998      	ldr	r1, [pc, #608]	; (12194 <process_recieved_packet+0x2fc>)
   11f34:	188a      	adds	r2, r1, r2
   11f36:	78d2      	ldrb	r2, [r2, #3]
   11f38:	431a      	orrs	r2, r3
   11f3a:	4b98      	ldr	r3, [pc, #608]	; (1219c <process_recieved_packet+0x304>)
   11f3c:	605a      	str	r2, [r3, #4]
		latest_vesc_vals.avg_input_current = (vesc_revieve_packet.payload[GET_VALUES_IN_CURR] << 24) | (vesc_revieve_packet.payload[GET_VALUES_IN_CURR+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_IN_CURR+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_IN_CURR+3];
   11f3e:	4b9b      	ldr	r3, [pc, #620]	; (121ac <process_recieved_packet+0x314>)
   11f40:	781b      	ldrb	r3, [r3, #0]
   11f42:	001a      	movs	r2, r3
   11f44:	4b93      	ldr	r3, [pc, #588]	; (12194 <process_recieved_packet+0x2fc>)
   11f46:	189b      	adds	r3, r3, r2
   11f48:	78db      	ldrb	r3, [r3, #3]
   11f4a:	061a      	lsls	r2, r3, #24
   11f4c:	4b97      	ldr	r3, [pc, #604]	; (121ac <process_recieved_packet+0x314>)
   11f4e:	781b      	ldrb	r3, [r3, #0]
   11f50:	3301      	adds	r3, #1
   11f52:	4990      	ldr	r1, [pc, #576]	; (12194 <process_recieved_packet+0x2fc>)
   11f54:	18cb      	adds	r3, r1, r3
   11f56:	78db      	ldrb	r3, [r3, #3]
   11f58:	041b      	lsls	r3, r3, #16
   11f5a:	431a      	orrs	r2, r3
   11f5c:	4b93      	ldr	r3, [pc, #588]	; (121ac <process_recieved_packet+0x314>)
   11f5e:	781b      	ldrb	r3, [r3, #0]
   11f60:	3302      	adds	r3, #2
   11f62:	498c      	ldr	r1, [pc, #560]	; (12194 <process_recieved_packet+0x2fc>)
   11f64:	18cb      	adds	r3, r1, r3
   11f66:	78db      	ldrb	r3, [r3, #3]
   11f68:	021b      	lsls	r3, r3, #8
   11f6a:	4313      	orrs	r3, r2
   11f6c:	4a8f      	ldr	r2, [pc, #572]	; (121ac <process_recieved_packet+0x314>)
   11f6e:	7812      	ldrb	r2, [r2, #0]
   11f70:	3203      	adds	r2, #3
   11f72:	4988      	ldr	r1, [pc, #544]	; (12194 <process_recieved_packet+0x2fc>)
   11f74:	188a      	adds	r2, r1, r2
   11f76:	78d2      	ldrb	r2, [r2, #3]
   11f78:	431a      	orrs	r2, r3
   11f7a:	4b88      	ldr	r3, [pc, #544]	; (1219c <process_recieved_packet+0x304>)
   11f7c:	609a      	str	r2, [r3, #8]
		latest_vesc_vals.duty_cycle = (vesc_revieve_packet.payload[GET_VALUES_DUTY] << 8) | vesc_revieve_packet.payload[GET_VALUES_DUTY+1];
   11f7e:	4b8c      	ldr	r3, [pc, #560]	; (121b0 <process_recieved_packet+0x318>)
   11f80:	781b      	ldrb	r3, [r3, #0]
   11f82:	001a      	movs	r2, r3
   11f84:	4b83      	ldr	r3, [pc, #524]	; (12194 <process_recieved_packet+0x2fc>)
   11f86:	189b      	adds	r3, r3, r2
   11f88:	78db      	ldrb	r3, [r3, #3]
   11f8a:	021b      	lsls	r3, r3, #8
   11f8c:	b21a      	sxth	r2, r3
   11f8e:	4b88      	ldr	r3, [pc, #544]	; (121b0 <process_recieved_packet+0x318>)
   11f90:	781b      	ldrb	r3, [r3, #0]
   11f92:	3301      	adds	r3, #1
   11f94:	497f      	ldr	r1, [pc, #508]	; (12194 <process_recieved_packet+0x2fc>)
   11f96:	18cb      	adds	r3, r1, r3
   11f98:	78db      	ldrb	r3, [r3, #3]
   11f9a:	b21b      	sxth	r3, r3
   11f9c:	4313      	orrs	r3, r2
   11f9e:	b21a      	sxth	r2, r3
   11fa0:	4b7e      	ldr	r3, [pc, #504]	; (1219c <process_recieved_packet+0x304>)
   11fa2:	819a      	strh	r2, [r3, #12]
		latest_vesc_vals.rpm = (vesc_revieve_packet.payload[GET_VALUES_RPM] << 24) | (vesc_revieve_packet.payload[GET_VALUES_RPM+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_RPM+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_RPM+3];
   11fa4:	4b83      	ldr	r3, [pc, #524]	; (121b4 <process_recieved_packet+0x31c>)
   11fa6:	781b      	ldrb	r3, [r3, #0]
   11fa8:	001a      	movs	r2, r3
   11faa:	4b7a      	ldr	r3, [pc, #488]	; (12194 <process_recieved_packet+0x2fc>)
   11fac:	189b      	adds	r3, r3, r2
   11fae:	78db      	ldrb	r3, [r3, #3]
   11fb0:	061a      	lsls	r2, r3, #24
   11fb2:	4b80      	ldr	r3, [pc, #512]	; (121b4 <process_recieved_packet+0x31c>)
   11fb4:	781b      	ldrb	r3, [r3, #0]
   11fb6:	3301      	adds	r3, #1
   11fb8:	4976      	ldr	r1, [pc, #472]	; (12194 <process_recieved_packet+0x2fc>)
   11fba:	18cb      	adds	r3, r1, r3
   11fbc:	78db      	ldrb	r3, [r3, #3]
   11fbe:	041b      	lsls	r3, r3, #16
   11fc0:	431a      	orrs	r2, r3
   11fc2:	4b7c      	ldr	r3, [pc, #496]	; (121b4 <process_recieved_packet+0x31c>)
   11fc4:	781b      	ldrb	r3, [r3, #0]
   11fc6:	3302      	adds	r3, #2
   11fc8:	4972      	ldr	r1, [pc, #456]	; (12194 <process_recieved_packet+0x2fc>)
   11fca:	18cb      	adds	r3, r1, r3
   11fcc:	78db      	ldrb	r3, [r3, #3]
   11fce:	021b      	lsls	r3, r3, #8
   11fd0:	4313      	orrs	r3, r2
   11fd2:	4a78      	ldr	r2, [pc, #480]	; (121b4 <process_recieved_packet+0x31c>)
   11fd4:	7812      	ldrb	r2, [r2, #0]
   11fd6:	3203      	adds	r2, #3
   11fd8:	496e      	ldr	r1, [pc, #440]	; (12194 <process_recieved_packet+0x2fc>)
   11fda:	188a      	adds	r2, r1, r2
   11fdc:	78d2      	ldrb	r2, [r2, #3]
   11fde:	431a      	orrs	r2, r3
   11fe0:	4b6e      	ldr	r3, [pc, #440]	; (1219c <process_recieved_packet+0x304>)
   11fe2:	611a      	str	r2, [r3, #16]
		latest_vesc_vals.INPUT_VOLTAGE = (vesc_revieve_packet.payload[GET_VALUES_IN_VOLT] << 8) | vesc_revieve_packet.payload[GET_VALUES_IN_VOLT+1];
   11fe4:	4b74      	ldr	r3, [pc, #464]	; (121b8 <process_recieved_packet+0x320>)
   11fe6:	781b      	ldrb	r3, [r3, #0]
   11fe8:	001a      	movs	r2, r3
   11fea:	4b6a      	ldr	r3, [pc, #424]	; (12194 <process_recieved_packet+0x2fc>)
   11fec:	189b      	adds	r3, r3, r2
   11fee:	78db      	ldrb	r3, [r3, #3]
   11ff0:	021b      	lsls	r3, r3, #8
   11ff2:	b21a      	sxth	r2, r3
   11ff4:	4b70      	ldr	r3, [pc, #448]	; (121b8 <process_recieved_packet+0x320>)
   11ff6:	781b      	ldrb	r3, [r3, #0]
   11ff8:	3301      	adds	r3, #1
   11ffa:	4966      	ldr	r1, [pc, #408]	; (12194 <process_recieved_packet+0x2fc>)
   11ffc:	18cb      	adds	r3, r1, r3
   11ffe:	78db      	ldrb	r3, [r3, #3]
   12000:	b21b      	sxth	r3, r3
   12002:	4313      	orrs	r3, r2
   12004:	b21a      	sxth	r2, r3
   12006:	4b65      	ldr	r3, [pc, #404]	; (1219c <process_recieved_packet+0x304>)
   12008:	829a      	strh	r2, [r3, #20]
		latest_vesc_vals.amp_hours = ((vesc_revieve_packet.payload[GET_VALUES_AH_USED] << 24) | (vesc_revieve_packet.payload[GET_VALUES_AH_USED+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_AH_USED+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_AH_USED+3])/100;
   1200a:	4b6c      	ldr	r3, [pc, #432]	; (121bc <process_recieved_packet+0x324>)
   1200c:	781b      	ldrb	r3, [r3, #0]
   1200e:	001a      	movs	r2, r3
   12010:	4b60      	ldr	r3, [pc, #384]	; (12194 <process_recieved_packet+0x2fc>)
   12012:	189b      	adds	r3, r3, r2
   12014:	78db      	ldrb	r3, [r3, #3]
   12016:	061a      	lsls	r2, r3, #24
   12018:	4b68      	ldr	r3, [pc, #416]	; (121bc <process_recieved_packet+0x324>)
   1201a:	781b      	ldrb	r3, [r3, #0]
   1201c:	3301      	adds	r3, #1
   1201e:	495d      	ldr	r1, [pc, #372]	; (12194 <process_recieved_packet+0x2fc>)
   12020:	18cb      	adds	r3, r1, r3
   12022:	78db      	ldrb	r3, [r3, #3]
   12024:	041b      	lsls	r3, r3, #16
   12026:	431a      	orrs	r2, r3
   12028:	4b64      	ldr	r3, [pc, #400]	; (121bc <process_recieved_packet+0x324>)
   1202a:	781b      	ldrb	r3, [r3, #0]
   1202c:	3302      	adds	r3, #2
   1202e:	4959      	ldr	r1, [pc, #356]	; (12194 <process_recieved_packet+0x2fc>)
   12030:	18cb      	adds	r3, r1, r3
   12032:	78db      	ldrb	r3, [r3, #3]
   12034:	021b      	lsls	r3, r3, #8
   12036:	4313      	orrs	r3, r2
   12038:	4a60      	ldr	r2, [pc, #384]	; (121bc <process_recieved_packet+0x324>)
   1203a:	7812      	ldrb	r2, [r2, #0]
   1203c:	3203      	adds	r2, #3
   1203e:	4955      	ldr	r1, [pc, #340]	; (12194 <process_recieved_packet+0x2fc>)
   12040:	188a      	adds	r2, r1, r2
   12042:	78d2      	ldrb	r2, [r2, #3]
   12044:	431a      	orrs	r2, r3
   12046:	4b5e      	ldr	r3, [pc, #376]	; (121c0 <process_recieved_packet+0x328>)
   12048:	2164      	movs	r1, #100	; 0x64
   1204a:	0010      	movs	r0, r2
   1204c:	4798      	blx	r3
   1204e:	0003      	movs	r3, r0
   12050:	001a      	movs	r2, r3
   12052:	4b52      	ldr	r3, [pc, #328]	; (1219c <process_recieved_packet+0x304>)
   12054:	619a      	str	r2, [r3, #24]
		latest_vesc_vals.amp_hours_charged = ((vesc_revieve_packet.payload[GET_VALUES_AH_CHRG] << 24) | (vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+3])/100;
   12056:	4b5b      	ldr	r3, [pc, #364]	; (121c4 <process_recieved_packet+0x32c>)
   12058:	781b      	ldrb	r3, [r3, #0]
   1205a:	001a      	movs	r2, r3
   1205c:	4b4d      	ldr	r3, [pc, #308]	; (12194 <process_recieved_packet+0x2fc>)
   1205e:	189b      	adds	r3, r3, r2
   12060:	78db      	ldrb	r3, [r3, #3]
   12062:	061a      	lsls	r2, r3, #24
   12064:	4b57      	ldr	r3, [pc, #348]	; (121c4 <process_recieved_packet+0x32c>)
   12066:	781b      	ldrb	r3, [r3, #0]
   12068:	3301      	adds	r3, #1
   1206a:	494a      	ldr	r1, [pc, #296]	; (12194 <process_recieved_packet+0x2fc>)
   1206c:	18cb      	adds	r3, r1, r3
   1206e:	78db      	ldrb	r3, [r3, #3]
   12070:	041b      	lsls	r3, r3, #16
   12072:	431a      	orrs	r2, r3
   12074:	4b53      	ldr	r3, [pc, #332]	; (121c4 <process_recieved_packet+0x32c>)
   12076:	781b      	ldrb	r3, [r3, #0]
   12078:	3302      	adds	r3, #2
   1207a:	4946      	ldr	r1, [pc, #280]	; (12194 <process_recieved_packet+0x2fc>)
   1207c:	18cb      	adds	r3, r1, r3
   1207e:	78db      	ldrb	r3, [r3, #3]
   12080:	021b      	lsls	r3, r3, #8
   12082:	4313      	orrs	r3, r2
   12084:	4a4f      	ldr	r2, [pc, #316]	; (121c4 <process_recieved_packet+0x32c>)
   12086:	7812      	ldrb	r2, [r2, #0]
   12088:	3203      	adds	r2, #3
   1208a:	4942      	ldr	r1, [pc, #264]	; (12194 <process_recieved_packet+0x2fc>)
   1208c:	188a      	adds	r2, r1, r2
   1208e:	78d2      	ldrb	r2, [r2, #3]
   12090:	431a      	orrs	r2, r3
   12092:	4b4b      	ldr	r3, [pc, #300]	; (121c0 <process_recieved_packet+0x328>)
   12094:	2164      	movs	r1, #100	; 0x64
   12096:	0010      	movs	r0, r2
   12098:	4798      	blx	r3
   1209a:	0003      	movs	r3, r0
   1209c:	001a      	movs	r2, r3
   1209e:	4b3f      	ldr	r3, [pc, #252]	; (1219c <process_recieved_packet+0x304>)
   120a0:	61da      	str	r2, [r3, #28]
		latest_vesc_vals.watt_hours = ((vesc_revieve_packet.payload[GET_VALUES_WH_USED] << 24) | (vesc_revieve_packet.payload[GET_VALUES_WH_USED+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_WH_USED+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_WH_USED+3])/100;
   120a2:	4b49      	ldr	r3, [pc, #292]	; (121c8 <process_recieved_packet+0x330>)
   120a4:	781b      	ldrb	r3, [r3, #0]
   120a6:	001a      	movs	r2, r3
   120a8:	4b3a      	ldr	r3, [pc, #232]	; (12194 <process_recieved_packet+0x2fc>)
   120aa:	189b      	adds	r3, r3, r2
   120ac:	78db      	ldrb	r3, [r3, #3]
   120ae:	061a      	lsls	r2, r3, #24
   120b0:	4b45      	ldr	r3, [pc, #276]	; (121c8 <process_recieved_packet+0x330>)
   120b2:	781b      	ldrb	r3, [r3, #0]
   120b4:	3301      	adds	r3, #1
   120b6:	4937      	ldr	r1, [pc, #220]	; (12194 <process_recieved_packet+0x2fc>)
   120b8:	18cb      	adds	r3, r1, r3
   120ba:	78db      	ldrb	r3, [r3, #3]
   120bc:	041b      	lsls	r3, r3, #16
   120be:	431a      	orrs	r2, r3
   120c0:	4b41      	ldr	r3, [pc, #260]	; (121c8 <process_recieved_packet+0x330>)
   120c2:	781b      	ldrb	r3, [r3, #0]
   120c4:	3302      	adds	r3, #2
   120c6:	4933      	ldr	r1, [pc, #204]	; (12194 <process_recieved_packet+0x2fc>)
   120c8:	18cb      	adds	r3, r1, r3
   120ca:	78db      	ldrb	r3, [r3, #3]
   120cc:	021b      	lsls	r3, r3, #8
   120ce:	4313      	orrs	r3, r2
   120d0:	4a3d      	ldr	r2, [pc, #244]	; (121c8 <process_recieved_packet+0x330>)
   120d2:	7812      	ldrb	r2, [r2, #0]
   120d4:	3203      	adds	r2, #3
   120d6:	492f      	ldr	r1, [pc, #188]	; (12194 <process_recieved_packet+0x2fc>)
   120d8:	188a      	adds	r2, r1, r2
   120da:	78d2      	ldrb	r2, [r2, #3]
   120dc:	431a      	orrs	r2, r3
   120de:	4b38      	ldr	r3, [pc, #224]	; (121c0 <process_recieved_packet+0x328>)
   120e0:	2164      	movs	r1, #100	; 0x64
   120e2:	0010      	movs	r0, r2
   120e4:	4798      	blx	r3
   120e6:	0003      	movs	r3, r0
   120e8:	001a      	movs	r2, r3
   120ea:	4b2c      	ldr	r3, [pc, #176]	; (1219c <process_recieved_packet+0x304>)
   120ec:	621a      	str	r2, [r3, #32]
		latest_vesc_vals.watt_hours_charged = ((vesc_revieve_packet.payload[GET_VALUES_WH_CHRG] << 24) | (vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+3])/100;
   120ee:	4b37      	ldr	r3, [pc, #220]	; (121cc <process_recieved_packet+0x334>)
   120f0:	781b      	ldrb	r3, [r3, #0]
   120f2:	001a      	movs	r2, r3
   120f4:	4b27      	ldr	r3, [pc, #156]	; (12194 <process_recieved_packet+0x2fc>)
   120f6:	189b      	adds	r3, r3, r2
   120f8:	78db      	ldrb	r3, [r3, #3]
   120fa:	061a      	lsls	r2, r3, #24
   120fc:	4b33      	ldr	r3, [pc, #204]	; (121cc <process_recieved_packet+0x334>)
   120fe:	781b      	ldrb	r3, [r3, #0]
   12100:	3301      	adds	r3, #1
   12102:	4924      	ldr	r1, [pc, #144]	; (12194 <process_recieved_packet+0x2fc>)
   12104:	18cb      	adds	r3, r1, r3
   12106:	78db      	ldrb	r3, [r3, #3]
   12108:	041b      	lsls	r3, r3, #16
   1210a:	431a      	orrs	r2, r3
   1210c:	4b2f      	ldr	r3, [pc, #188]	; (121cc <process_recieved_packet+0x334>)
   1210e:	781b      	ldrb	r3, [r3, #0]
   12110:	3302      	adds	r3, #2
   12112:	4920      	ldr	r1, [pc, #128]	; (12194 <process_recieved_packet+0x2fc>)
   12114:	18cb      	adds	r3, r1, r3
   12116:	78db      	ldrb	r3, [r3, #3]
   12118:	021b      	lsls	r3, r3, #8
   1211a:	4313      	orrs	r3, r2
   1211c:	4a2b      	ldr	r2, [pc, #172]	; (121cc <process_recieved_packet+0x334>)
   1211e:	7812      	ldrb	r2, [r2, #0]
   12120:	3203      	adds	r2, #3
   12122:	491c      	ldr	r1, [pc, #112]	; (12194 <process_recieved_packet+0x2fc>)
   12124:	188a      	adds	r2, r1, r2
   12126:	78d2      	ldrb	r2, [r2, #3]
   12128:	431a      	orrs	r2, r3
   1212a:	4b25      	ldr	r3, [pc, #148]	; (121c0 <process_recieved_packet+0x328>)
   1212c:	2164      	movs	r1, #100	; 0x64
   1212e:	0010      	movs	r0, r2
   12130:	4798      	blx	r3
   12132:	0003      	movs	r3, r0
   12134:	001a      	movs	r2, r3
   12136:	4b19      	ldr	r3, [pc, #100]	; (1219c <process_recieved_packet+0x304>)
   12138:	625a      	str	r2, [r3, #36]	; 0x24
		latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[GET_VALUES_TACH] << 24) | (vesc_revieve_packet.payload[GET_VALUES_TACH+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_TACH+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_TACH+2];
   1213a:	4b25      	ldr	r3, [pc, #148]	; (121d0 <process_recieved_packet+0x338>)
   1213c:	781b      	ldrb	r3, [r3, #0]
   1213e:	001a      	movs	r2, r3
   12140:	4b14      	ldr	r3, [pc, #80]	; (12194 <process_recieved_packet+0x2fc>)
   12142:	189b      	adds	r3, r3, r2
   12144:	78db      	ldrb	r3, [r3, #3]
   12146:	061a      	lsls	r2, r3, #24
   12148:	4b21      	ldr	r3, [pc, #132]	; (121d0 <process_recieved_packet+0x338>)
   1214a:	781b      	ldrb	r3, [r3, #0]
   1214c:	3301      	adds	r3, #1
   1214e:	4911      	ldr	r1, [pc, #68]	; (12194 <process_recieved_packet+0x2fc>)
   12150:	18cb      	adds	r3, r1, r3
   12152:	78db      	ldrb	r3, [r3, #3]
   12154:	041b      	lsls	r3, r3, #16
   12156:	431a      	orrs	r2, r3
   12158:	4b1d      	ldr	r3, [pc, #116]	; (121d0 <process_recieved_packet+0x338>)
   1215a:	781b      	ldrb	r3, [r3, #0]
   1215c:	3302      	adds	r3, #2
   1215e:	490d      	ldr	r1, [pc, #52]	; (12194 <process_recieved_packet+0x2fc>)
   12160:	18cb      	adds	r3, r1, r3
   12162:	78db      	ldrb	r3, [r3, #3]
   12164:	021b      	lsls	r3, r3, #8
   12166:	4313      	orrs	r3, r2
   12168:	4a19      	ldr	r2, [pc, #100]	; (121d0 <process_recieved_packet+0x338>)
   1216a:	7812      	ldrb	r2, [r2, #0]
   1216c:	3202      	adds	r2, #2
   1216e:	4909      	ldr	r1, [pc, #36]	; (12194 <process_recieved_packet+0x2fc>)
   12170:	188a      	adds	r2, r1, r2
   12172:	78d2      	ldrb	r2, [r2, #3]
   12174:	431a      	orrs	r2, r3
   12176:	4b09      	ldr	r3, [pc, #36]	; (1219c <process_recieved_packet+0x304>)
   12178:	629a      	str	r2, [r3, #40]	; 0x28
		latest_vesc_vals.fault = vesc_revieve_packet.payload[GET_VALUES_FAULT];
   1217a:	4b16      	ldr	r3, [pc, #88]	; (121d4 <process_recieved_packet+0x33c>)
   1217c:	781b      	ldrb	r3, [r3, #0]
   1217e:	001a      	movs	r2, r3
   12180:	4b04      	ldr	r3, [pc, #16]	; (12194 <process_recieved_packet+0x2fc>)
   12182:	189b      	adds	r3, r3, r2
   12184:	78db      	ldrb	r3, [r3, #3]
   12186:	b259      	sxtb	r1, r3
   12188:	4b04      	ldr	r3, [pc, #16]	; (1219c <process_recieved_packet+0x304>)
   1218a:	222c      	movs	r2, #44	; 0x2c
   1218c:	5499      	strb	r1, [r3, r2]
}
   1218e:	f000 fcf2 	bl	12b76 <process_recieved_packet+0xcde>
   12192:	46c0      	nop			; (mov r8, r8)
   12194:	20001618 	.word	0x20001618
   12198:	2000040c 	.word	0x2000040c
   1219c:	20000e7c 	.word	0x20000e7c
   121a0:	2000040d 	.word	0x2000040d
   121a4:	20000414 	.word	0x20000414
   121a8:	20000415 	.word	0x20000415
   121ac:	20000416 	.word	0x20000416
   121b0:	20000417 	.word	0x20000417
   121b4:	20000418 	.word	0x20000418
   121b8:	20000419 	.word	0x20000419
   121bc:	2000041a 	.word	0x2000041a
   121c0:	00019ad9 	.word	0x00019ad9
   121c4:	2000041b 	.word	0x2000041b
   121c8:	2000041c 	.word	0x2000041c
   121cc:	2000041d 	.word	0x2000041d
   121d0:	2000041e 	.word	0x2000041e
   121d4:	2000041f 	.word	0x2000041f
	} else if(packet_id == COMM_GET_MCCONF){
   121d8:	4bfd      	ldr	r3, [pc, #1012]	; (125d0 <process_recieved_packet+0x738>)
   121da:	781b      	ldrb	r3, [r3, #0]
   121dc:	1dfa      	adds	r2, r7, #7
   121de:	7812      	ldrb	r2, [r2, #0]
   121e0:	429a      	cmp	r2, r3
   121e2:	d001      	beq.n	121e8 <process_recieved_packet+0x350>
   121e4:	f000 fc69 	bl	12aba <process_recieved_packet+0xc22>
		if(esc_fw == FW_3v6){
   121e8:	4bfa      	ldr	r3, [pc, #1000]	; (125d4 <process_recieved_packet+0x73c>)
   121ea:	781b      	ldrb	r3, [r3, #0]
   121ec:	2b00      	cmp	r3, #0
   121ee:	d000      	beq.n	121f2 <process_recieved_packet+0x35a>
   121f0:	e32a      	b.n	12848 <process_recieved_packet+0x9b0>
			mcconf_limits.motor_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+3])/1000;
   121f2:	4bf9      	ldr	r3, [pc, #996]	; (125d8 <process_recieved_packet+0x740>)
   121f4:	781b      	ldrb	r3, [r3, #0]
   121f6:	001a      	movs	r2, r3
   121f8:	4bf8      	ldr	r3, [pc, #992]	; (125dc <process_recieved_packet+0x744>)
   121fa:	189b      	adds	r3, r3, r2
   121fc:	78db      	ldrb	r3, [r3, #3]
   121fe:	061a      	lsls	r2, r3, #24
   12200:	4bf5      	ldr	r3, [pc, #980]	; (125d8 <process_recieved_packet+0x740>)
   12202:	781b      	ldrb	r3, [r3, #0]
   12204:	3301      	adds	r3, #1
   12206:	49f5      	ldr	r1, [pc, #980]	; (125dc <process_recieved_packet+0x744>)
   12208:	18cb      	adds	r3, r1, r3
   1220a:	78db      	ldrb	r3, [r3, #3]
   1220c:	041b      	lsls	r3, r3, #16
   1220e:	431a      	orrs	r2, r3
   12210:	4bf1      	ldr	r3, [pc, #964]	; (125d8 <process_recieved_packet+0x740>)
   12212:	781b      	ldrb	r3, [r3, #0]
   12214:	3302      	adds	r3, #2
   12216:	49f1      	ldr	r1, [pc, #964]	; (125dc <process_recieved_packet+0x744>)
   12218:	18cb      	adds	r3, r1, r3
   1221a:	78db      	ldrb	r3, [r3, #3]
   1221c:	021b      	lsls	r3, r3, #8
   1221e:	4313      	orrs	r3, r2
   12220:	4aed      	ldr	r2, [pc, #948]	; (125d8 <process_recieved_packet+0x740>)
   12222:	7812      	ldrb	r2, [r2, #0]
   12224:	3203      	adds	r2, #3
   12226:	49ed      	ldr	r1, [pc, #948]	; (125dc <process_recieved_packet+0x744>)
   12228:	188a      	adds	r2, r1, r2
   1222a:	78d2      	ldrb	r2, [r2, #3]
   1222c:	4313      	orrs	r3, r2
   1222e:	0018      	movs	r0, r3
   12230:	4beb      	ldr	r3, [pc, #940]	; (125e0 <process_recieved_packet+0x748>)
   12232:	22fa      	movs	r2, #250	; 0xfa
   12234:	0091      	lsls	r1, r2, #2
   12236:	4798      	blx	r3
   12238:	0003      	movs	r3, r0
   1223a:	001a      	movs	r2, r3
   1223c:	4be9      	ldr	r3, [pc, #932]	; (125e4 <process_recieved_packet+0x74c>)
   1223e:	601a      	str	r2, [r3, #0]
			mcconf_limits.motor_current_min = ((vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+3])/1000;
   12240:	4be9      	ldr	r3, [pc, #932]	; (125e8 <process_recieved_packet+0x750>)
   12242:	781b      	ldrb	r3, [r3, #0]
   12244:	001a      	movs	r2, r3
   12246:	4be5      	ldr	r3, [pc, #916]	; (125dc <process_recieved_packet+0x744>)
   12248:	189b      	adds	r3, r3, r2
   1224a:	78db      	ldrb	r3, [r3, #3]
   1224c:	061a      	lsls	r2, r3, #24
   1224e:	4be6      	ldr	r3, [pc, #920]	; (125e8 <process_recieved_packet+0x750>)
   12250:	781b      	ldrb	r3, [r3, #0]
   12252:	3301      	adds	r3, #1
   12254:	49e1      	ldr	r1, [pc, #900]	; (125dc <process_recieved_packet+0x744>)
   12256:	18cb      	adds	r3, r1, r3
   12258:	78db      	ldrb	r3, [r3, #3]
   1225a:	041b      	lsls	r3, r3, #16
   1225c:	431a      	orrs	r2, r3
   1225e:	4be2      	ldr	r3, [pc, #904]	; (125e8 <process_recieved_packet+0x750>)
   12260:	781b      	ldrb	r3, [r3, #0]
   12262:	3302      	adds	r3, #2
   12264:	49dd      	ldr	r1, [pc, #884]	; (125dc <process_recieved_packet+0x744>)
   12266:	18cb      	adds	r3, r1, r3
   12268:	78db      	ldrb	r3, [r3, #3]
   1226a:	021b      	lsls	r3, r3, #8
   1226c:	4313      	orrs	r3, r2
   1226e:	4ade      	ldr	r2, [pc, #888]	; (125e8 <process_recieved_packet+0x750>)
   12270:	7812      	ldrb	r2, [r2, #0]
   12272:	3203      	adds	r2, #3
   12274:	49d9      	ldr	r1, [pc, #868]	; (125dc <process_recieved_packet+0x744>)
   12276:	188a      	adds	r2, r1, r2
   12278:	78d2      	ldrb	r2, [r2, #3]
   1227a:	4313      	orrs	r3, r2
   1227c:	0018      	movs	r0, r3
   1227e:	4bd8      	ldr	r3, [pc, #864]	; (125e0 <process_recieved_packet+0x748>)
   12280:	22fa      	movs	r2, #250	; 0xfa
   12282:	0091      	lsls	r1, r2, #2
   12284:	4798      	blx	r3
   12286:	0003      	movs	r3, r0
   12288:	001a      	movs	r2, r3
   1228a:	4bd6      	ldr	r3, [pc, #856]	; (125e4 <process_recieved_packet+0x74c>)
   1228c:	605a      	str	r2, [r3, #4]
			mcconf_limits.input_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+3])/1000;
   1228e:	4bd7      	ldr	r3, [pc, #860]	; (125ec <process_recieved_packet+0x754>)
   12290:	781b      	ldrb	r3, [r3, #0]
   12292:	001a      	movs	r2, r3
   12294:	4bd1      	ldr	r3, [pc, #836]	; (125dc <process_recieved_packet+0x744>)
   12296:	189b      	adds	r3, r3, r2
   12298:	78db      	ldrb	r3, [r3, #3]
   1229a:	061a      	lsls	r2, r3, #24
   1229c:	4bd3      	ldr	r3, [pc, #844]	; (125ec <process_recieved_packet+0x754>)
   1229e:	781b      	ldrb	r3, [r3, #0]
   122a0:	3301      	adds	r3, #1
   122a2:	49ce      	ldr	r1, [pc, #824]	; (125dc <process_recieved_packet+0x744>)
   122a4:	18cb      	adds	r3, r1, r3
   122a6:	78db      	ldrb	r3, [r3, #3]
   122a8:	041b      	lsls	r3, r3, #16
   122aa:	431a      	orrs	r2, r3
   122ac:	4bcf      	ldr	r3, [pc, #828]	; (125ec <process_recieved_packet+0x754>)
   122ae:	781b      	ldrb	r3, [r3, #0]
   122b0:	3302      	adds	r3, #2
   122b2:	49ca      	ldr	r1, [pc, #808]	; (125dc <process_recieved_packet+0x744>)
   122b4:	18cb      	adds	r3, r1, r3
   122b6:	78db      	ldrb	r3, [r3, #3]
   122b8:	021b      	lsls	r3, r3, #8
   122ba:	4313      	orrs	r3, r2
   122bc:	4acb      	ldr	r2, [pc, #812]	; (125ec <process_recieved_packet+0x754>)
   122be:	7812      	ldrb	r2, [r2, #0]
   122c0:	3203      	adds	r2, #3
   122c2:	49c6      	ldr	r1, [pc, #792]	; (125dc <process_recieved_packet+0x744>)
   122c4:	188a      	adds	r2, r1, r2
   122c6:	78d2      	ldrb	r2, [r2, #3]
   122c8:	4313      	orrs	r3, r2
   122ca:	0018      	movs	r0, r3
   122cc:	4bc4      	ldr	r3, [pc, #784]	; (125e0 <process_recieved_packet+0x748>)
   122ce:	22fa      	movs	r2, #250	; 0xfa
   122d0:	0091      	lsls	r1, r2, #2
   122d2:	4798      	blx	r3
   122d4:	0003      	movs	r3, r0
   122d6:	001a      	movs	r2, r3
   122d8:	4bc2      	ldr	r3, [pc, #776]	; (125e4 <process_recieved_packet+0x74c>)
   122da:	609a      	str	r2, [r3, #8]
			mcconf_limits.input_current_min = ((vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+3])/1000;
   122dc:	4bc4      	ldr	r3, [pc, #784]	; (125f0 <process_recieved_packet+0x758>)
   122de:	781b      	ldrb	r3, [r3, #0]
   122e0:	001a      	movs	r2, r3
   122e2:	4bbe      	ldr	r3, [pc, #760]	; (125dc <process_recieved_packet+0x744>)
   122e4:	189b      	adds	r3, r3, r2
   122e6:	78db      	ldrb	r3, [r3, #3]
   122e8:	061a      	lsls	r2, r3, #24
   122ea:	4bc1      	ldr	r3, [pc, #772]	; (125f0 <process_recieved_packet+0x758>)
   122ec:	781b      	ldrb	r3, [r3, #0]
   122ee:	3301      	adds	r3, #1
   122f0:	49ba      	ldr	r1, [pc, #744]	; (125dc <process_recieved_packet+0x744>)
   122f2:	18cb      	adds	r3, r1, r3
   122f4:	78db      	ldrb	r3, [r3, #3]
   122f6:	041b      	lsls	r3, r3, #16
   122f8:	431a      	orrs	r2, r3
   122fa:	4bbd      	ldr	r3, [pc, #756]	; (125f0 <process_recieved_packet+0x758>)
   122fc:	781b      	ldrb	r3, [r3, #0]
   122fe:	3302      	adds	r3, #2
   12300:	49b6      	ldr	r1, [pc, #728]	; (125dc <process_recieved_packet+0x744>)
   12302:	18cb      	adds	r3, r1, r3
   12304:	78db      	ldrb	r3, [r3, #3]
   12306:	021b      	lsls	r3, r3, #8
   12308:	4313      	orrs	r3, r2
   1230a:	4ab9      	ldr	r2, [pc, #740]	; (125f0 <process_recieved_packet+0x758>)
   1230c:	7812      	ldrb	r2, [r2, #0]
   1230e:	3203      	adds	r2, #3
   12310:	49b2      	ldr	r1, [pc, #712]	; (125dc <process_recieved_packet+0x744>)
   12312:	188a      	adds	r2, r1, r2
   12314:	78d2      	ldrb	r2, [r2, #3]
   12316:	4313      	orrs	r3, r2
   12318:	0018      	movs	r0, r3
   1231a:	4bb1      	ldr	r3, [pc, #708]	; (125e0 <process_recieved_packet+0x748>)
   1231c:	22fa      	movs	r2, #250	; 0xfa
   1231e:	0091      	lsls	r1, r2, #2
   12320:	4798      	blx	r3
   12322:	0003      	movs	r3, r0
   12324:	001a      	movs	r2, r3
   12326:	4baf      	ldr	r3, [pc, #700]	; (125e4 <process_recieved_packet+0x74c>)
   12328:	60da      	str	r2, [r3, #12]
			mcconf_limits.abs_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+3])/1000;
   1232a:	4bb2      	ldr	r3, [pc, #712]	; (125f4 <process_recieved_packet+0x75c>)
   1232c:	781b      	ldrb	r3, [r3, #0]
   1232e:	001a      	movs	r2, r3
   12330:	4baa      	ldr	r3, [pc, #680]	; (125dc <process_recieved_packet+0x744>)
   12332:	189b      	adds	r3, r3, r2
   12334:	78db      	ldrb	r3, [r3, #3]
   12336:	061a      	lsls	r2, r3, #24
   12338:	4bae      	ldr	r3, [pc, #696]	; (125f4 <process_recieved_packet+0x75c>)
   1233a:	781b      	ldrb	r3, [r3, #0]
   1233c:	3301      	adds	r3, #1
   1233e:	49a7      	ldr	r1, [pc, #668]	; (125dc <process_recieved_packet+0x744>)
   12340:	18cb      	adds	r3, r1, r3
   12342:	78db      	ldrb	r3, [r3, #3]
   12344:	041b      	lsls	r3, r3, #16
   12346:	431a      	orrs	r2, r3
   12348:	4baa      	ldr	r3, [pc, #680]	; (125f4 <process_recieved_packet+0x75c>)
   1234a:	781b      	ldrb	r3, [r3, #0]
   1234c:	3302      	adds	r3, #2
   1234e:	49a3      	ldr	r1, [pc, #652]	; (125dc <process_recieved_packet+0x744>)
   12350:	18cb      	adds	r3, r1, r3
   12352:	78db      	ldrb	r3, [r3, #3]
   12354:	021b      	lsls	r3, r3, #8
   12356:	4313      	orrs	r3, r2
   12358:	4aa6      	ldr	r2, [pc, #664]	; (125f4 <process_recieved_packet+0x75c>)
   1235a:	7812      	ldrb	r2, [r2, #0]
   1235c:	3203      	adds	r2, #3
   1235e:	499f      	ldr	r1, [pc, #636]	; (125dc <process_recieved_packet+0x744>)
   12360:	188a      	adds	r2, r1, r2
   12362:	78d2      	ldrb	r2, [r2, #3]
   12364:	4313      	orrs	r3, r2
   12366:	0018      	movs	r0, r3
   12368:	4b9d      	ldr	r3, [pc, #628]	; (125e0 <process_recieved_packet+0x748>)
   1236a:	22fa      	movs	r2, #250	; 0xfa
   1236c:	0091      	lsls	r1, r2, #2
   1236e:	4798      	blx	r3
   12370:	0003      	movs	r3, r0
   12372:	001a      	movs	r2, r3
   12374:	4b9b      	ldr	r3, [pc, #620]	; (125e4 <process_recieved_packet+0x74c>)
   12376:	611a      	str	r2, [r3, #16]
			mcconf_limits.min_erpm = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+3])/1000;
   12378:	4b9f      	ldr	r3, [pc, #636]	; (125f8 <process_recieved_packet+0x760>)
   1237a:	781b      	ldrb	r3, [r3, #0]
   1237c:	001a      	movs	r2, r3
   1237e:	4b97      	ldr	r3, [pc, #604]	; (125dc <process_recieved_packet+0x744>)
   12380:	189b      	adds	r3, r3, r2
   12382:	78db      	ldrb	r3, [r3, #3]
   12384:	061a      	lsls	r2, r3, #24
   12386:	4b9c      	ldr	r3, [pc, #624]	; (125f8 <process_recieved_packet+0x760>)
   12388:	781b      	ldrb	r3, [r3, #0]
   1238a:	3301      	adds	r3, #1
   1238c:	4993      	ldr	r1, [pc, #588]	; (125dc <process_recieved_packet+0x744>)
   1238e:	18cb      	adds	r3, r1, r3
   12390:	78db      	ldrb	r3, [r3, #3]
   12392:	041b      	lsls	r3, r3, #16
   12394:	431a      	orrs	r2, r3
   12396:	4b98      	ldr	r3, [pc, #608]	; (125f8 <process_recieved_packet+0x760>)
   12398:	781b      	ldrb	r3, [r3, #0]
   1239a:	3302      	adds	r3, #2
   1239c:	498f      	ldr	r1, [pc, #572]	; (125dc <process_recieved_packet+0x744>)
   1239e:	18cb      	adds	r3, r1, r3
   123a0:	78db      	ldrb	r3, [r3, #3]
   123a2:	021b      	lsls	r3, r3, #8
   123a4:	4313      	orrs	r3, r2
   123a6:	4a94      	ldr	r2, [pc, #592]	; (125f8 <process_recieved_packet+0x760>)
   123a8:	7812      	ldrb	r2, [r2, #0]
   123aa:	3203      	adds	r2, #3
   123ac:	498b      	ldr	r1, [pc, #556]	; (125dc <process_recieved_packet+0x744>)
   123ae:	188a      	adds	r2, r1, r2
   123b0:	78d2      	ldrb	r2, [r2, #3]
   123b2:	4313      	orrs	r3, r2
   123b4:	0018      	movs	r0, r3
   123b6:	4b8a      	ldr	r3, [pc, #552]	; (125e0 <process_recieved_packet+0x748>)
   123b8:	22fa      	movs	r2, #250	; 0xfa
   123ba:	0091      	lsls	r1, r2, #2
   123bc:	4798      	blx	r3
   123be:	0003      	movs	r3, r0
   123c0:	001a      	movs	r2, r3
   123c2:	4b88      	ldr	r3, [pc, #544]	; (125e4 <process_recieved_packet+0x74c>)
   123c4:	615a      	str	r2, [r3, #20]
			mcconf_limits.max_erpm = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+3])/1000;
   123c6:	4b8d      	ldr	r3, [pc, #564]	; (125fc <process_recieved_packet+0x764>)
   123c8:	781b      	ldrb	r3, [r3, #0]
   123ca:	001a      	movs	r2, r3
   123cc:	4b83      	ldr	r3, [pc, #524]	; (125dc <process_recieved_packet+0x744>)
   123ce:	189b      	adds	r3, r3, r2
   123d0:	78db      	ldrb	r3, [r3, #3]
   123d2:	061a      	lsls	r2, r3, #24
   123d4:	4b89      	ldr	r3, [pc, #548]	; (125fc <process_recieved_packet+0x764>)
   123d6:	781b      	ldrb	r3, [r3, #0]
   123d8:	3301      	adds	r3, #1
   123da:	4980      	ldr	r1, [pc, #512]	; (125dc <process_recieved_packet+0x744>)
   123dc:	18cb      	adds	r3, r1, r3
   123de:	78db      	ldrb	r3, [r3, #3]
   123e0:	041b      	lsls	r3, r3, #16
   123e2:	431a      	orrs	r2, r3
   123e4:	4b85      	ldr	r3, [pc, #532]	; (125fc <process_recieved_packet+0x764>)
   123e6:	781b      	ldrb	r3, [r3, #0]
   123e8:	3302      	adds	r3, #2
   123ea:	497c      	ldr	r1, [pc, #496]	; (125dc <process_recieved_packet+0x744>)
   123ec:	18cb      	adds	r3, r1, r3
   123ee:	78db      	ldrb	r3, [r3, #3]
   123f0:	021b      	lsls	r3, r3, #8
   123f2:	4313      	orrs	r3, r2
   123f4:	4a81      	ldr	r2, [pc, #516]	; (125fc <process_recieved_packet+0x764>)
   123f6:	7812      	ldrb	r2, [r2, #0]
   123f8:	3203      	adds	r2, #3
   123fa:	4978      	ldr	r1, [pc, #480]	; (125dc <process_recieved_packet+0x744>)
   123fc:	188a      	adds	r2, r1, r2
   123fe:	78d2      	ldrb	r2, [r2, #3]
   12400:	4313      	orrs	r3, r2
   12402:	0018      	movs	r0, r3
   12404:	4b76      	ldr	r3, [pc, #472]	; (125e0 <process_recieved_packet+0x748>)
   12406:	22fa      	movs	r2, #250	; 0xfa
   12408:	0091      	lsls	r1, r2, #2
   1240a:	4798      	blx	r3
   1240c:	0003      	movs	r3, r0
   1240e:	001a      	movs	r2, r3
   12410:	4b74      	ldr	r3, [pc, #464]	; (125e4 <process_recieved_packet+0x74c>)
   12412:	619a      	str	r2, [r3, #24]
			mcconf_limits.max_erpm_fbrake = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+3])/1000;
   12414:	4b7a      	ldr	r3, [pc, #488]	; (12600 <process_recieved_packet+0x768>)
   12416:	781b      	ldrb	r3, [r3, #0]
   12418:	001a      	movs	r2, r3
   1241a:	4b70      	ldr	r3, [pc, #448]	; (125dc <process_recieved_packet+0x744>)
   1241c:	189b      	adds	r3, r3, r2
   1241e:	78db      	ldrb	r3, [r3, #3]
   12420:	061a      	lsls	r2, r3, #24
   12422:	4b77      	ldr	r3, [pc, #476]	; (12600 <process_recieved_packet+0x768>)
   12424:	781b      	ldrb	r3, [r3, #0]
   12426:	3301      	adds	r3, #1
   12428:	496c      	ldr	r1, [pc, #432]	; (125dc <process_recieved_packet+0x744>)
   1242a:	18cb      	adds	r3, r1, r3
   1242c:	78db      	ldrb	r3, [r3, #3]
   1242e:	041b      	lsls	r3, r3, #16
   12430:	431a      	orrs	r2, r3
   12432:	4b73      	ldr	r3, [pc, #460]	; (12600 <process_recieved_packet+0x768>)
   12434:	781b      	ldrb	r3, [r3, #0]
   12436:	3302      	adds	r3, #2
   12438:	4968      	ldr	r1, [pc, #416]	; (125dc <process_recieved_packet+0x744>)
   1243a:	18cb      	adds	r3, r1, r3
   1243c:	78db      	ldrb	r3, [r3, #3]
   1243e:	021b      	lsls	r3, r3, #8
   12440:	4313      	orrs	r3, r2
   12442:	4a6f      	ldr	r2, [pc, #444]	; (12600 <process_recieved_packet+0x768>)
   12444:	7812      	ldrb	r2, [r2, #0]
   12446:	3203      	adds	r2, #3
   12448:	4964      	ldr	r1, [pc, #400]	; (125dc <process_recieved_packet+0x744>)
   1244a:	188a      	adds	r2, r1, r2
   1244c:	78d2      	ldrb	r2, [r2, #3]
   1244e:	4313      	orrs	r3, r2
   12450:	0018      	movs	r0, r3
   12452:	4b63      	ldr	r3, [pc, #396]	; (125e0 <process_recieved_packet+0x748>)
   12454:	22fa      	movs	r2, #250	; 0xfa
   12456:	0091      	lsls	r1, r2, #2
   12458:	4798      	blx	r3
   1245a:	0003      	movs	r3, r0
   1245c:	001a      	movs	r2, r3
   1245e:	4b61      	ldr	r3, [pc, #388]	; (125e4 <process_recieved_packet+0x74c>)
   12460:	61da      	str	r2, [r3, #28]
			mcconf_limits.max_erpm_fbrake_cc = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+3])/1000;
   12462:	4b68      	ldr	r3, [pc, #416]	; (12604 <process_recieved_packet+0x76c>)
   12464:	781b      	ldrb	r3, [r3, #0]
   12466:	001a      	movs	r2, r3
   12468:	4b5c      	ldr	r3, [pc, #368]	; (125dc <process_recieved_packet+0x744>)
   1246a:	189b      	adds	r3, r3, r2
   1246c:	78db      	ldrb	r3, [r3, #3]
   1246e:	061a      	lsls	r2, r3, #24
   12470:	4b64      	ldr	r3, [pc, #400]	; (12604 <process_recieved_packet+0x76c>)
   12472:	781b      	ldrb	r3, [r3, #0]
   12474:	3301      	adds	r3, #1
   12476:	4959      	ldr	r1, [pc, #356]	; (125dc <process_recieved_packet+0x744>)
   12478:	18cb      	adds	r3, r1, r3
   1247a:	78db      	ldrb	r3, [r3, #3]
   1247c:	041b      	lsls	r3, r3, #16
   1247e:	431a      	orrs	r2, r3
   12480:	4b60      	ldr	r3, [pc, #384]	; (12604 <process_recieved_packet+0x76c>)
   12482:	781b      	ldrb	r3, [r3, #0]
   12484:	3302      	adds	r3, #2
   12486:	4955      	ldr	r1, [pc, #340]	; (125dc <process_recieved_packet+0x744>)
   12488:	18cb      	adds	r3, r1, r3
   1248a:	78db      	ldrb	r3, [r3, #3]
   1248c:	021b      	lsls	r3, r3, #8
   1248e:	4313      	orrs	r3, r2
   12490:	4a5c      	ldr	r2, [pc, #368]	; (12604 <process_recieved_packet+0x76c>)
   12492:	7812      	ldrb	r2, [r2, #0]
   12494:	3203      	adds	r2, #3
   12496:	4951      	ldr	r1, [pc, #324]	; (125dc <process_recieved_packet+0x744>)
   12498:	188a      	adds	r2, r1, r2
   1249a:	78d2      	ldrb	r2, [r2, #3]
   1249c:	4313      	orrs	r3, r2
   1249e:	0018      	movs	r0, r3
   124a0:	4b4f      	ldr	r3, [pc, #316]	; (125e0 <process_recieved_packet+0x748>)
   124a2:	22fa      	movs	r2, #250	; 0xfa
   124a4:	0091      	lsls	r1, r2, #2
   124a6:	4798      	blx	r3
   124a8:	0003      	movs	r3, r0
   124aa:	001a      	movs	r2, r3
   124ac:	4b4d      	ldr	r3, [pc, #308]	; (125e4 <process_recieved_packet+0x74c>)
   124ae:	621a      	str	r2, [r3, #32]
			mcconf_limits.min_vin = ((vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+3])/1000;
   124b0:	4b55      	ldr	r3, [pc, #340]	; (12608 <process_recieved_packet+0x770>)
   124b2:	781b      	ldrb	r3, [r3, #0]
   124b4:	001a      	movs	r2, r3
   124b6:	4b49      	ldr	r3, [pc, #292]	; (125dc <process_recieved_packet+0x744>)
   124b8:	189b      	adds	r3, r3, r2
   124ba:	78db      	ldrb	r3, [r3, #3]
   124bc:	061a      	lsls	r2, r3, #24
   124be:	4b52      	ldr	r3, [pc, #328]	; (12608 <process_recieved_packet+0x770>)
   124c0:	781b      	ldrb	r3, [r3, #0]
   124c2:	3301      	adds	r3, #1
   124c4:	4945      	ldr	r1, [pc, #276]	; (125dc <process_recieved_packet+0x744>)
   124c6:	18cb      	adds	r3, r1, r3
   124c8:	78db      	ldrb	r3, [r3, #3]
   124ca:	041b      	lsls	r3, r3, #16
   124cc:	431a      	orrs	r2, r3
   124ce:	4b4e      	ldr	r3, [pc, #312]	; (12608 <process_recieved_packet+0x770>)
   124d0:	781b      	ldrb	r3, [r3, #0]
   124d2:	3302      	adds	r3, #2
   124d4:	4941      	ldr	r1, [pc, #260]	; (125dc <process_recieved_packet+0x744>)
   124d6:	18cb      	adds	r3, r1, r3
   124d8:	78db      	ldrb	r3, [r3, #3]
   124da:	021b      	lsls	r3, r3, #8
   124dc:	4313      	orrs	r3, r2
   124de:	4a4a      	ldr	r2, [pc, #296]	; (12608 <process_recieved_packet+0x770>)
   124e0:	7812      	ldrb	r2, [r2, #0]
   124e2:	3203      	adds	r2, #3
   124e4:	493d      	ldr	r1, [pc, #244]	; (125dc <process_recieved_packet+0x744>)
   124e6:	188a      	adds	r2, r1, r2
   124e8:	78d2      	ldrb	r2, [r2, #3]
   124ea:	4313      	orrs	r3, r2
   124ec:	0018      	movs	r0, r3
   124ee:	4b3c      	ldr	r3, [pc, #240]	; (125e0 <process_recieved_packet+0x748>)
   124f0:	22fa      	movs	r2, #250	; 0xfa
   124f2:	0091      	lsls	r1, r2, #2
   124f4:	4798      	blx	r3
   124f6:	0003      	movs	r3, r0
   124f8:	001a      	movs	r2, r3
   124fa:	4b3a      	ldr	r3, [pc, #232]	; (125e4 <process_recieved_packet+0x74c>)
   124fc:	625a      	str	r2, [r3, #36]	; 0x24
			mcconf_limits.max_vin = ((vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+3])/1000;
   124fe:	4b43      	ldr	r3, [pc, #268]	; (1260c <process_recieved_packet+0x774>)
   12500:	781b      	ldrb	r3, [r3, #0]
   12502:	001a      	movs	r2, r3
   12504:	4b35      	ldr	r3, [pc, #212]	; (125dc <process_recieved_packet+0x744>)
   12506:	189b      	adds	r3, r3, r2
   12508:	78db      	ldrb	r3, [r3, #3]
   1250a:	061a      	lsls	r2, r3, #24
   1250c:	4b3f      	ldr	r3, [pc, #252]	; (1260c <process_recieved_packet+0x774>)
   1250e:	781b      	ldrb	r3, [r3, #0]
   12510:	3301      	adds	r3, #1
   12512:	4932      	ldr	r1, [pc, #200]	; (125dc <process_recieved_packet+0x744>)
   12514:	18cb      	adds	r3, r1, r3
   12516:	78db      	ldrb	r3, [r3, #3]
   12518:	041b      	lsls	r3, r3, #16
   1251a:	431a      	orrs	r2, r3
   1251c:	4b3b      	ldr	r3, [pc, #236]	; (1260c <process_recieved_packet+0x774>)
   1251e:	781b      	ldrb	r3, [r3, #0]
   12520:	3302      	adds	r3, #2
   12522:	492e      	ldr	r1, [pc, #184]	; (125dc <process_recieved_packet+0x744>)
   12524:	18cb      	adds	r3, r1, r3
   12526:	78db      	ldrb	r3, [r3, #3]
   12528:	021b      	lsls	r3, r3, #8
   1252a:	4313      	orrs	r3, r2
   1252c:	4a37      	ldr	r2, [pc, #220]	; (1260c <process_recieved_packet+0x774>)
   1252e:	7812      	ldrb	r2, [r2, #0]
   12530:	3203      	adds	r2, #3
   12532:	492a      	ldr	r1, [pc, #168]	; (125dc <process_recieved_packet+0x744>)
   12534:	188a      	adds	r2, r1, r2
   12536:	78d2      	ldrb	r2, [r2, #3]
   12538:	4313      	orrs	r3, r2
   1253a:	0018      	movs	r0, r3
   1253c:	4b28      	ldr	r3, [pc, #160]	; (125e0 <process_recieved_packet+0x748>)
   1253e:	22fa      	movs	r2, #250	; 0xfa
   12540:	0091      	lsls	r1, r2, #2
   12542:	4798      	blx	r3
   12544:	0003      	movs	r3, r0
   12546:	001a      	movs	r2, r3
   12548:	4b26      	ldr	r3, [pc, #152]	; (125e4 <process_recieved_packet+0x74c>)
   1254a:	629a      	str	r2, [r3, #40]	; 0x28
			mcconf_limits.battery_cut_start = ((vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+3])/1000;
   1254c:	4b30      	ldr	r3, [pc, #192]	; (12610 <process_recieved_packet+0x778>)
   1254e:	781b      	ldrb	r3, [r3, #0]
   12550:	001a      	movs	r2, r3
   12552:	4b22      	ldr	r3, [pc, #136]	; (125dc <process_recieved_packet+0x744>)
   12554:	189b      	adds	r3, r3, r2
   12556:	78db      	ldrb	r3, [r3, #3]
   12558:	061a      	lsls	r2, r3, #24
   1255a:	4b2d      	ldr	r3, [pc, #180]	; (12610 <process_recieved_packet+0x778>)
   1255c:	781b      	ldrb	r3, [r3, #0]
   1255e:	3301      	adds	r3, #1
   12560:	491e      	ldr	r1, [pc, #120]	; (125dc <process_recieved_packet+0x744>)
   12562:	18cb      	adds	r3, r1, r3
   12564:	78db      	ldrb	r3, [r3, #3]
   12566:	041b      	lsls	r3, r3, #16
   12568:	431a      	orrs	r2, r3
   1256a:	4b29      	ldr	r3, [pc, #164]	; (12610 <process_recieved_packet+0x778>)
   1256c:	781b      	ldrb	r3, [r3, #0]
   1256e:	3302      	adds	r3, #2
   12570:	491a      	ldr	r1, [pc, #104]	; (125dc <process_recieved_packet+0x744>)
   12572:	18cb      	adds	r3, r1, r3
   12574:	78db      	ldrb	r3, [r3, #3]
   12576:	021b      	lsls	r3, r3, #8
   12578:	4313      	orrs	r3, r2
   1257a:	4a25      	ldr	r2, [pc, #148]	; (12610 <process_recieved_packet+0x778>)
   1257c:	7812      	ldrb	r2, [r2, #0]
   1257e:	3203      	adds	r2, #3
   12580:	4916      	ldr	r1, [pc, #88]	; (125dc <process_recieved_packet+0x744>)
   12582:	188a      	adds	r2, r1, r2
   12584:	78d2      	ldrb	r2, [r2, #3]
   12586:	4313      	orrs	r3, r2
   12588:	0018      	movs	r0, r3
   1258a:	4b15      	ldr	r3, [pc, #84]	; (125e0 <process_recieved_packet+0x748>)
   1258c:	22fa      	movs	r2, #250	; 0xfa
   1258e:	0091      	lsls	r1, r2, #2
   12590:	4798      	blx	r3
   12592:	0003      	movs	r3, r0
   12594:	001a      	movs	r2, r3
   12596:	4b1f      	ldr	r3, [pc, #124]	; (12614 <process_recieved_packet+0x77c>)
   12598:	0010      	movs	r0, r2
   1259a:	4798      	blx	r3
   1259c:	1c02      	adds	r2, r0, #0
   1259e:	4b11      	ldr	r3, [pc, #68]	; (125e4 <process_recieved_packet+0x74c>)
   125a0:	62da      	str	r2, [r3, #44]	; 0x2c
			mcconf_limits.battery_cut_end = ((vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+3])/1000;
   125a2:	4b1d      	ldr	r3, [pc, #116]	; (12618 <process_recieved_packet+0x780>)
   125a4:	781b      	ldrb	r3, [r3, #0]
   125a6:	001a      	movs	r2, r3
   125a8:	4b0c      	ldr	r3, [pc, #48]	; (125dc <process_recieved_packet+0x744>)
   125aa:	189b      	adds	r3, r3, r2
   125ac:	78db      	ldrb	r3, [r3, #3]
   125ae:	061a      	lsls	r2, r3, #24
   125b0:	4b19      	ldr	r3, [pc, #100]	; (12618 <process_recieved_packet+0x780>)
   125b2:	781b      	ldrb	r3, [r3, #0]
   125b4:	3301      	adds	r3, #1
   125b6:	4909      	ldr	r1, [pc, #36]	; (125dc <process_recieved_packet+0x744>)
   125b8:	18cb      	adds	r3, r1, r3
   125ba:	78db      	ldrb	r3, [r3, #3]
   125bc:	041b      	lsls	r3, r3, #16
   125be:	431a      	orrs	r2, r3
   125c0:	4b15      	ldr	r3, [pc, #84]	; (12618 <process_recieved_packet+0x780>)
   125c2:	781b      	ldrb	r3, [r3, #0]
   125c4:	3302      	adds	r3, #2
   125c6:	4905      	ldr	r1, [pc, #20]	; (125dc <process_recieved_packet+0x744>)
   125c8:	18cb      	adds	r3, r1, r3
   125ca:	78db      	ldrb	r3, [r3, #3]
   125cc:	021b      	lsls	r3, r3, #8
   125ce:	e025      	b.n	1261c <process_recieved_packet+0x784>
   125d0:	2000040e 	.word	0x2000040e
   125d4:	200000e3 	.word	0x200000e3
   125d8:	20000420 	.word	0x20000420
   125dc:	20001618 	.word	0x20001618
   125e0:	00019ad9 	.word	0x00019ad9
   125e4:	20001ad8 	.word	0x20001ad8
   125e8:	20000421 	.word	0x20000421
   125ec:	20000422 	.word	0x20000422
   125f0:	20000423 	.word	0x20000423
   125f4:	20000424 	.word	0x20000424
   125f8:	20000425 	.word	0x20000425
   125fc:	20000426 	.word	0x20000426
   12600:	20000427 	.word	0x20000427
   12604:	20000428 	.word	0x20000428
   12608:	20000429 	.word	0x20000429
   1260c:	2000042a 	.word	0x2000042a
   12610:	2000042b 	.word	0x2000042b
   12614:	0001ab1d 	.word	0x0001ab1d
   12618:	2000042c 	.word	0x2000042c
   1261c:	4313      	orrs	r3, r2
   1261e:	4a7f      	ldr	r2, [pc, #508]	; (1281c <process_recieved_packet+0x984>)
   12620:	7812      	ldrb	r2, [r2, #0]
   12622:	3203      	adds	r2, #3
   12624:	497e      	ldr	r1, [pc, #504]	; (12820 <process_recieved_packet+0x988>)
   12626:	188a      	adds	r2, r1, r2
   12628:	78d2      	ldrb	r2, [r2, #3]
   1262a:	4313      	orrs	r3, r2
   1262c:	0018      	movs	r0, r3
   1262e:	4b7d      	ldr	r3, [pc, #500]	; (12824 <process_recieved_packet+0x98c>)
   12630:	22fa      	movs	r2, #250	; 0xfa
   12632:	0091      	lsls	r1, r2, #2
   12634:	4798      	blx	r3
   12636:	0003      	movs	r3, r0
   12638:	001a      	movs	r2, r3
   1263a:	4b7b      	ldr	r3, [pc, #492]	; (12828 <process_recieved_packet+0x990>)
   1263c:	0010      	movs	r0, r2
   1263e:	4798      	blx	r3
   12640:	1c02      	adds	r2, r0, #0
   12642:	4b7a      	ldr	r3, [pc, #488]	; (1282c <process_recieved_packet+0x994>)
   12644:	631a      	str	r2, [r3, #48]	; 0x30
			mcconf_limits.temp_fet_start = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+3])/1000;
   12646:	4b7a      	ldr	r3, [pc, #488]	; (12830 <process_recieved_packet+0x998>)
   12648:	781b      	ldrb	r3, [r3, #0]
   1264a:	001a      	movs	r2, r3
   1264c:	4b74      	ldr	r3, [pc, #464]	; (12820 <process_recieved_packet+0x988>)
   1264e:	189b      	adds	r3, r3, r2
   12650:	78db      	ldrb	r3, [r3, #3]
   12652:	061a      	lsls	r2, r3, #24
   12654:	4b76      	ldr	r3, [pc, #472]	; (12830 <process_recieved_packet+0x998>)
   12656:	781b      	ldrb	r3, [r3, #0]
   12658:	3301      	adds	r3, #1
   1265a:	4971      	ldr	r1, [pc, #452]	; (12820 <process_recieved_packet+0x988>)
   1265c:	18cb      	adds	r3, r1, r3
   1265e:	78db      	ldrb	r3, [r3, #3]
   12660:	041b      	lsls	r3, r3, #16
   12662:	431a      	orrs	r2, r3
   12664:	4b72      	ldr	r3, [pc, #456]	; (12830 <process_recieved_packet+0x998>)
   12666:	781b      	ldrb	r3, [r3, #0]
   12668:	3302      	adds	r3, #2
   1266a:	496d      	ldr	r1, [pc, #436]	; (12820 <process_recieved_packet+0x988>)
   1266c:	18cb      	adds	r3, r1, r3
   1266e:	78db      	ldrb	r3, [r3, #3]
   12670:	021b      	lsls	r3, r3, #8
   12672:	4313      	orrs	r3, r2
   12674:	4a6e      	ldr	r2, [pc, #440]	; (12830 <process_recieved_packet+0x998>)
   12676:	7812      	ldrb	r2, [r2, #0]
   12678:	3203      	adds	r2, #3
   1267a:	4969      	ldr	r1, [pc, #420]	; (12820 <process_recieved_packet+0x988>)
   1267c:	188a      	adds	r2, r1, r2
   1267e:	78d2      	ldrb	r2, [r2, #3]
   12680:	4313      	orrs	r3, r2
   12682:	0018      	movs	r0, r3
   12684:	4b67      	ldr	r3, [pc, #412]	; (12824 <process_recieved_packet+0x98c>)
   12686:	22fa      	movs	r2, #250	; 0xfa
   12688:	0091      	lsls	r1, r2, #2
   1268a:	4798      	blx	r3
   1268c:	0003      	movs	r3, r0
   1268e:	001a      	movs	r2, r3
   12690:	4b66      	ldr	r3, [pc, #408]	; (1282c <process_recieved_packet+0x994>)
   12692:	635a      	str	r2, [r3, #52]	; 0x34
			mcconf_limits.temp_fet_end = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+3])/1000;
   12694:	4b67      	ldr	r3, [pc, #412]	; (12834 <process_recieved_packet+0x99c>)
   12696:	781b      	ldrb	r3, [r3, #0]
   12698:	001a      	movs	r2, r3
   1269a:	4b61      	ldr	r3, [pc, #388]	; (12820 <process_recieved_packet+0x988>)
   1269c:	189b      	adds	r3, r3, r2
   1269e:	78db      	ldrb	r3, [r3, #3]
   126a0:	061a      	lsls	r2, r3, #24
   126a2:	4b64      	ldr	r3, [pc, #400]	; (12834 <process_recieved_packet+0x99c>)
   126a4:	781b      	ldrb	r3, [r3, #0]
   126a6:	3301      	adds	r3, #1
   126a8:	495d      	ldr	r1, [pc, #372]	; (12820 <process_recieved_packet+0x988>)
   126aa:	18cb      	adds	r3, r1, r3
   126ac:	78db      	ldrb	r3, [r3, #3]
   126ae:	041b      	lsls	r3, r3, #16
   126b0:	431a      	orrs	r2, r3
   126b2:	4b60      	ldr	r3, [pc, #384]	; (12834 <process_recieved_packet+0x99c>)
   126b4:	781b      	ldrb	r3, [r3, #0]
   126b6:	3302      	adds	r3, #2
   126b8:	4959      	ldr	r1, [pc, #356]	; (12820 <process_recieved_packet+0x988>)
   126ba:	18cb      	adds	r3, r1, r3
   126bc:	78db      	ldrb	r3, [r3, #3]
   126be:	021b      	lsls	r3, r3, #8
   126c0:	4313      	orrs	r3, r2
   126c2:	4a5c      	ldr	r2, [pc, #368]	; (12834 <process_recieved_packet+0x99c>)
   126c4:	7812      	ldrb	r2, [r2, #0]
   126c6:	3203      	adds	r2, #3
   126c8:	4955      	ldr	r1, [pc, #340]	; (12820 <process_recieved_packet+0x988>)
   126ca:	188a      	adds	r2, r1, r2
   126cc:	78d2      	ldrb	r2, [r2, #3]
   126ce:	4313      	orrs	r3, r2
   126d0:	0018      	movs	r0, r3
   126d2:	4b54      	ldr	r3, [pc, #336]	; (12824 <process_recieved_packet+0x98c>)
   126d4:	22fa      	movs	r2, #250	; 0xfa
   126d6:	0091      	lsls	r1, r2, #2
   126d8:	4798      	blx	r3
   126da:	0003      	movs	r3, r0
   126dc:	001a      	movs	r2, r3
   126de:	4b53      	ldr	r3, [pc, #332]	; (1282c <process_recieved_packet+0x994>)
   126e0:	639a      	str	r2, [r3, #56]	; 0x38
			mcconf_limits.temp_motor_start = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+2])/1000;
   126e2:	4b55      	ldr	r3, [pc, #340]	; (12838 <process_recieved_packet+0x9a0>)
   126e4:	781b      	ldrb	r3, [r3, #0]
   126e6:	001a      	movs	r2, r3
   126e8:	4b4d      	ldr	r3, [pc, #308]	; (12820 <process_recieved_packet+0x988>)
   126ea:	189b      	adds	r3, r3, r2
   126ec:	78db      	ldrb	r3, [r3, #3]
   126ee:	061a      	lsls	r2, r3, #24
   126f0:	4b51      	ldr	r3, [pc, #324]	; (12838 <process_recieved_packet+0x9a0>)
   126f2:	781b      	ldrb	r3, [r3, #0]
   126f4:	3301      	adds	r3, #1
   126f6:	494a      	ldr	r1, [pc, #296]	; (12820 <process_recieved_packet+0x988>)
   126f8:	18cb      	adds	r3, r1, r3
   126fa:	78db      	ldrb	r3, [r3, #3]
   126fc:	041b      	lsls	r3, r3, #16
   126fe:	431a      	orrs	r2, r3
   12700:	4b4d      	ldr	r3, [pc, #308]	; (12838 <process_recieved_packet+0x9a0>)
   12702:	781b      	ldrb	r3, [r3, #0]
   12704:	3302      	adds	r3, #2
   12706:	4946      	ldr	r1, [pc, #280]	; (12820 <process_recieved_packet+0x988>)
   12708:	18cb      	adds	r3, r1, r3
   1270a:	78db      	ldrb	r3, [r3, #3]
   1270c:	021b      	lsls	r3, r3, #8
   1270e:	4313      	orrs	r3, r2
   12710:	4a49      	ldr	r2, [pc, #292]	; (12838 <process_recieved_packet+0x9a0>)
   12712:	7812      	ldrb	r2, [r2, #0]
   12714:	3202      	adds	r2, #2
   12716:	4942      	ldr	r1, [pc, #264]	; (12820 <process_recieved_packet+0x988>)
   12718:	188a      	adds	r2, r1, r2
   1271a:	78d2      	ldrb	r2, [r2, #3]
   1271c:	4313      	orrs	r3, r2
   1271e:	0018      	movs	r0, r3
   12720:	4b40      	ldr	r3, [pc, #256]	; (12824 <process_recieved_packet+0x98c>)
   12722:	22fa      	movs	r2, #250	; 0xfa
   12724:	0091      	lsls	r1, r2, #2
   12726:	4798      	blx	r3
   12728:	0003      	movs	r3, r0
   1272a:	001a      	movs	r2, r3
   1272c:	4b3f      	ldr	r3, [pc, #252]	; (1282c <process_recieved_packet+0x994>)
   1272e:	63da      	str	r2, [r3, #60]	; 0x3c
			mcconf_limits.temp_motor_end = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+3])/1000;
   12730:	4b42      	ldr	r3, [pc, #264]	; (1283c <process_recieved_packet+0x9a4>)
   12732:	781b      	ldrb	r3, [r3, #0]
   12734:	001a      	movs	r2, r3
   12736:	4b3a      	ldr	r3, [pc, #232]	; (12820 <process_recieved_packet+0x988>)
   12738:	189b      	adds	r3, r3, r2
   1273a:	78db      	ldrb	r3, [r3, #3]
   1273c:	061a      	lsls	r2, r3, #24
   1273e:	4b3f      	ldr	r3, [pc, #252]	; (1283c <process_recieved_packet+0x9a4>)
   12740:	781b      	ldrb	r3, [r3, #0]
   12742:	3301      	adds	r3, #1
   12744:	4936      	ldr	r1, [pc, #216]	; (12820 <process_recieved_packet+0x988>)
   12746:	18cb      	adds	r3, r1, r3
   12748:	78db      	ldrb	r3, [r3, #3]
   1274a:	041b      	lsls	r3, r3, #16
   1274c:	431a      	orrs	r2, r3
   1274e:	4b3b      	ldr	r3, [pc, #236]	; (1283c <process_recieved_packet+0x9a4>)
   12750:	781b      	ldrb	r3, [r3, #0]
   12752:	3302      	adds	r3, #2
   12754:	4932      	ldr	r1, [pc, #200]	; (12820 <process_recieved_packet+0x988>)
   12756:	18cb      	adds	r3, r1, r3
   12758:	78db      	ldrb	r3, [r3, #3]
   1275a:	021b      	lsls	r3, r3, #8
   1275c:	4313      	orrs	r3, r2
   1275e:	4a37      	ldr	r2, [pc, #220]	; (1283c <process_recieved_packet+0x9a4>)
   12760:	7812      	ldrb	r2, [r2, #0]
   12762:	3203      	adds	r2, #3
   12764:	492e      	ldr	r1, [pc, #184]	; (12820 <process_recieved_packet+0x988>)
   12766:	188a      	adds	r2, r1, r2
   12768:	78d2      	ldrb	r2, [r2, #3]
   1276a:	4313      	orrs	r3, r2
   1276c:	0018      	movs	r0, r3
   1276e:	4b2d      	ldr	r3, [pc, #180]	; (12824 <process_recieved_packet+0x98c>)
   12770:	22fa      	movs	r2, #250	; 0xfa
   12772:	0091      	lsls	r1, r2, #2
   12774:	4798      	blx	r3
   12776:	0003      	movs	r3, r0
   12778:	001a      	movs	r2, r3
   1277a:	4b2c      	ldr	r3, [pc, #176]	; (1282c <process_recieved_packet+0x994>)
   1277c:	641a      	str	r2, [r3, #64]	; 0x40
			mcconf_limits.min_duty = ((vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+3])/1000;
   1277e:	4b30      	ldr	r3, [pc, #192]	; (12840 <process_recieved_packet+0x9a8>)
   12780:	781b      	ldrb	r3, [r3, #0]
   12782:	001a      	movs	r2, r3
   12784:	4b26      	ldr	r3, [pc, #152]	; (12820 <process_recieved_packet+0x988>)
   12786:	189b      	adds	r3, r3, r2
   12788:	78db      	ldrb	r3, [r3, #3]
   1278a:	061a      	lsls	r2, r3, #24
   1278c:	4b2c      	ldr	r3, [pc, #176]	; (12840 <process_recieved_packet+0x9a8>)
   1278e:	781b      	ldrb	r3, [r3, #0]
   12790:	3301      	adds	r3, #1
   12792:	4923      	ldr	r1, [pc, #140]	; (12820 <process_recieved_packet+0x988>)
   12794:	18cb      	adds	r3, r1, r3
   12796:	78db      	ldrb	r3, [r3, #3]
   12798:	041b      	lsls	r3, r3, #16
   1279a:	431a      	orrs	r2, r3
   1279c:	4b28      	ldr	r3, [pc, #160]	; (12840 <process_recieved_packet+0x9a8>)
   1279e:	781b      	ldrb	r3, [r3, #0]
   127a0:	3302      	adds	r3, #2
   127a2:	491f      	ldr	r1, [pc, #124]	; (12820 <process_recieved_packet+0x988>)
   127a4:	18cb      	adds	r3, r1, r3
   127a6:	78db      	ldrb	r3, [r3, #3]
   127a8:	021b      	lsls	r3, r3, #8
   127aa:	4313      	orrs	r3, r2
   127ac:	4a24      	ldr	r2, [pc, #144]	; (12840 <process_recieved_packet+0x9a8>)
   127ae:	7812      	ldrb	r2, [r2, #0]
   127b0:	3203      	adds	r2, #3
   127b2:	491b      	ldr	r1, [pc, #108]	; (12820 <process_recieved_packet+0x988>)
   127b4:	188a      	adds	r2, r1, r2
   127b6:	78d2      	ldrb	r2, [r2, #3]
   127b8:	4313      	orrs	r3, r2
   127ba:	0018      	movs	r0, r3
   127bc:	4b19      	ldr	r3, [pc, #100]	; (12824 <process_recieved_packet+0x98c>)
   127be:	22fa      	movs	r2, #250	; 0xfa
   127c0:	0091      	lsls	r1, r2, #2
   127c2:	4798      	blx	r3
   127c4:	0003      	movs	r3, r0
   127c6:	001a      	movs	r2, r3
   127c8:	4b18      	ldr	r3, [pc, #96]	; (1282c <process_recieved_packet+0x994>)
   127ca:	645a      	str	r2, [r3, #68]	; 0x44
			mcconf_limits.max_duty = ((vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+3])/1000;
   127cc:	4b1d      	ldr	r3, [pc, #116]	; (12844 <process_recieved_packet+0x9ac>)
   127ce:	781b      	ldrb	r3, [r3, #0]
   127d0:	001a      	movs	r2, r3
   127d2:	4b13      	ldr	r3, [pc, #76]	; (12820 <process_recieved_packet+0x988>)
   127d4:	189b      	adds	r3, r3, r2
   127d6:	78db      	ldrb	r3, [r3, #3]
   127d8:	061a      	lsls	r2, r3, #24
   127da:	4b1a      	ldr	r3, [pc, #104]	; (12844 <process_recieved_packet+0x9ac>)
   127dc:	781b      	ldrb	r3, [r3, #0]
   127de:	3301      	adds	r3, #1
   127e0:	490f      	ldr	r1, [pc, #60]	; (12820 <process_recieved_packet+0x988>)
   127e2:	18cb      	adds	r3, r1, r3
   127e4:	78db      	ldrb	r3, [r3, #3]
   127e6:	041b      	lsls	r3, r3, #16
   127e8:	431a      	orrs	r2, r3
   127ea:	4b16      	ldr	r3, [pc, #88]	; (12844 <process_recieved_packet+0x9ac>)
   127ec:	781b      	ldrb	r3, [r3, #0]
   127ee:	3302      	adds	r3, #2
   127f0:	490b      	ldr	r1, [pc, #44]	; (12820 <process_recieved_packet+0x988>)
   127f2:	18cb      	adds	r3, r1, r3
   127f4:	78db      	ldrb	r3, [r3, #3]
   127f6:	021b      	lsls	r3, r3, #8
   127f8:	4313      	orrs	r3, r2
   127fa:	4a12      	ldr	r2, [pc, #72]	; (12844 <process_recieved_packet+0x9ac>)
   127fc:	7812      	ldrb	r2, [r2, #0]
   127fe:	3203      	adds	r2, #3
   12800:	4907      	ldr	r1, [pc, #28]	; (12820 <process_recieved_packet+0x988>)
   12802:	188a      	adds	r2, r1, r2
   12804:	78d2      	ldrb	r2, [r2, #3]
   12806:	4313      	orrs	r3, r2
   12808:	0018      	movs	r0, r3
   1280a:	4b06      	ldr	r3, [pc, #24]	; (12824 <process_recieved_packet+0x98c>)
   1280c:	22fa      	movs	r2, #250	; 0xfa
   1280e:	0091      	lsls	r1, r2, #2
   12810:	4798      	blx	r3
   12812:	0003      	movs	r3, r0
   12814:	001a      	movs	r2, r3
   12816:	4b05      	ldr	r3, [pc, #20]	; (1282c <process_recieved_packet+0x994>)
   12818:	649a      	str	r2, [r3, #72]	; 0x48
   1281a:	e147      	b.n	12aac <process_recieved_packet+0xc14>
   1281c:	2000042c 	.word	0x2000042c
   12820:	20001618 	.word	0x20001618
   12824:	00019ad9 	.word	0x00019ad9
   12828:	0001ab1d 	.word	0x0001ab1d
   1282c:	20001ad8 	.word	0x20001ad8
   12830:	2000042d 	.word	0x2000042d
   12834:	2000042e 	.word	0x2000042e
   12838:	2000042f 	.word	0x2000042f
   1283c:	20000430 	.word	0x20000430
   12840:	20000431 	.word	0x20000431
   12844:	20000432 	.word	0x20000432
		} else if (esc_fw == FW_3v7_3v49 || esc_fw == FW_3v50_5v2 || esc_fw == FW_UNITY || esc_fw == FW_ACKMANIAC){
   12848:	4bcd      	ldr	r3, [pc, #820]	; (12b80 <process_recieved_packet+0xce8>)
   1284a:	781b      	ldrb	r3, [r3, #0]
   1284c:	2b01      	cmp	r3, #1
   1284e:	d00c      	beq.n	1286a <process_recieved_packet+0x9d2>
   12850:	4bcb      	ldr	r3, [pc, #812]	; (12b80 <process_recieved_packet+0xce8>)
   12852:	781b      	ldrb	r3, [r3, #0]
   12854:	2b02      	cmp	r3, #2
   12856:	d008      	beq.n	1286a <process_recieved_packet+0x9d2>
   12858:	4bc9      	ldr	r3, [pc, #804]	; (12b80 <process_recieved_packet+0xce8>)
   1285a:	781b      	ldrb	r3, [r3, #0]
   1285c:	2b03      	cmp	r3, #3
   1285e:	d004      	beq.n	1286a <process_recieved_packet+0x9d2>
   12860:	4bc7      	ldr	r3, [pc, #796]	; (12b80 <process_recieved_packet+0xce8>)
   12862:	781b      	ldrb	r3, [r3, #0]
   12864:	2b04      	cmp	r3, #4
   12866:	d000      	beq.n	1286a <process_recieved_packet+0x9d2>
   12868:	e120      	b.n	12aac <process_recieved_packet+0xc14>
			mcconf_limits.motor_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_MTR_CURR_MAX);
   1286a:	4bc6      	ldr	r3, [pc, #792]	; (12b84 <process_recieved_packet+0xcec>)
   1286c:	781b      	ldrb	r3, [r3, #0]
   1286e:	b25a      	sxtb	r2, r3
   12870:	4bc5      	ldr	r3, [pc, #788]	; (12b88 <process_recieved_packet+0xcf0>)
   12872:	0011      	movs	r1, r2
   12874:	0018      	movs	r0, r3
   12876:	4bc5      	ldr	r3, [pc, #788]	; (12b8c <process_recieved_packet+0xcf4>)
   12878:	4798      	blx	r3
   1287a:	1c02      	adds	r2, r0, #0
   1287c:	4bc4      	ldr	r3, [pc, #784]	; (12b90 <process_recieved_packet+0xcf8>)
   1287e:	1c10      	adds	r0, r2, #0
   12880:	4798      	blx	r3
   12882:	0002      	movs	r2, r0
   12884:	4bc3      	ldr	r3, [pc, #780]	; (12b94 <process_recieved_packet+0xcfc>)
   12886:	601a      	str	r2, [r3, #0]
			mcconf_limits.motor_current_min = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_MTR_CURR_MIN);
   12888:	4bc3      	ldr	r3, [pc, #780]	; (12b98 <process_recieved_packet+0xd00>)
   1288a:	781b      	ldrb	r3, [r3, #0]
   1288c:	b25a      	sxtb	r2, r3
   1288e:	4bbe      	ldr	r3, [pc, #760]	; (12b88 <process_recieved_packet+0xcf0>)
   12890:	0011      	movs	r1, r2
   12892:	0018      	movs	r0, r3
   12894:	4bbd      	ldr	r3, [pc, #756]	; (12b8c <process_recieved_packet+0xcf4>)
   12896:	4798      	blx	r3
   12898:	1c02      	adds	r2, r0, #0
   1289a:	4bbd      	ldr	r3, [pc, #756]	; (12b90 <process_recieved_packet+0xcf8>)
   1289c:	1c10      	adds	r0, r2, #0
   1289e:	4798      	blx	r3
   128a0:	0002      	movs	r2, r0
   128a2:	4bbc      	ldr	r3, [pc, #752]	; (12b94 <process_recieved_packet+0xcfc>)
   128a4:	605a      	str	r2, [r3, #4]
			mcconf_limits.input_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_IN_CURR_MAX);
   128a6:	4bbd      	ldr	r3, [pc, #756]	; (12b9c <process_recieved_packet+0xd04>)
   128a8:	781b      	ldrb	r3, [r3, #0]
   128aa:	b25a      	sxtb	r2, r3
   128ac:	4bb6      	ldr	r3, [pc, #728]	; (12b88 <process_recieved_packet+0xcf0>)
   128ae:	0011      	movs	r1, r2
   128b0:	0018      	movs	r0, r3
   128b2:	4bb6      	ldr	r3, [pc, #728]	; (12b8c <process_recieved_packet+0xcf4>)
   128b4:	4798      	blx	r3
   128b6:	1c02      	adds	r2, r0, #0
   128b8:	4bb5      	ldr	r3, [pc, #724]	; (12b90 <process_recieved_packet+0xcf8>)
   128ba:	1c10      	adds	r0, r2, #0
   128bc:	4798      	blx	r3
   128be:	0002      	movs	r2, r0
   128c0:	4bb4      	ldr	r3, [pc, #720]	; (12b94 <process_recieved_packet+0xcfc>)
   128c2:	609a      	str	r2, [r3, #8]
			mcconf_limits.input_current_min = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_IN_CURR_MIN);
   128c4:	4bb6      	ldr	r3, [pc, #728]	; (12ba0 <process_recieved_packet+0xd08>)
   128c6:	781b      	ldrb	r3, [r3, #0]
   128c8:	b25a      	sxtb	r2, r3
   128ca:	4baf      	ldr	r3, [pc, #700]	; (12b88 <process_recieved_packet+0xcf0>)
   128cc:	0011      	movs	r1, r2
   128ce:	0018      	movs	r0, r3
   128d0:	4bae      	ldr	r3, [pc, #696]	; (12b8c <process_recieved_packet+0xcf4>)
   128d2:	4798      	blx	r3
   128d4:	1c02      	adds	r2, r0, #0
   128d6:	4bae      	ldr	r3, [pc, #696]	; (12b90 <process_recieved_packet+0xcf8>)
   128d8:	1c10      	adds	r0, r2, #0
   128da:	4798      	blx	r3
   128dc:	0002      	movs	r2, r0
   128de:	4bad      	ldr	r3, [pc, #692]	; (12b94 <process_recieved_packet+0xcfc>)
   128e0:	60da      	str	r2, [r3, #12]
			mcconf_limits.abs_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ABS_CURR_MAX);
   128e2:	4bb0      	ldr	r3, [pc, #704]	; (12ba4 <process_recieved_packet+0xd0c>)
   128e4:	781b      	ldrb	r3, [r3, #0]
   128e6:	b25a      	sxtb	r2, r3
   128e8:	4ba7      	ldr	r3, [pc, #668]	; (12b88 <process_recieved_packet+0xcf0>)
   128ea:	0011      	movs	r1, r2
   128ec:	0018      	movs	r0, r3
   128ee:	4ba7      	ldr	r3, [pc, #668]	; (12b8c <process_recieved_packet+0xcf4>)
   128f0:	4798      	blx	r3
   128f2:	1c02      	adds	r2, r0, #0
   128f4:	4ba6      	ldr	r3, [pc, #664]	; (12b90 <process_recieved_packet+0xcf8>)
   128f6:	1c10      	adds	r0, r2, #0
   128f8:	4798      	blx	r3
   128fa:	0002      	movs	r2, r0
   128fc:	4ba5      	ldr	r3, [pc, #660]	; (12b94 <process_recieved_packet+0xcfc>)
   128fe:	611a      	str	r2, [r3, #16]
			mcconf_limits.min_erpm = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_MIN);
   12900:	4ba9      	ldr	r3, [pc, #676]	; (12ba8 <process_recieved_packet+0xd10>)
   12902:	781b      	ldrb	r3, [r3, #0]
   12904:	b25a      	sxtb	r2, r3
   12906:	4ba0      	ldr	r3, [pc, #640]	; (12b88 <process_recieved_packet+0xcf0>)
   12908:	0011      	movs	r1, r2
   1290a:	0018      	movs	r0, r3
   1290c:	4b9f      	ldr	r3, [pc, #636]	; (12b8c <process_recieved_packet+0xcf4>)
   1290e:	4798      	blx	r3
   12910:	1c02      	adds	r2, r0, #0
   12912:	4b9f      	ldr	r3, [pc, #636]	; (12b90 <process_recieved_packet+0xcf8>)
   12914:	1c10      	adds	r0, r2, #0
   12916:	4798      	blx	r3
   12918:	0002      	movs	r2, r0
   1291a:	4b9e      	ldr	r3, [pc, #632]	; (12b94 <process_recieved_packet+0xcfc>)
   1291c:	615a      	str	r2, [r3, #20]
			mcconf_limits.max_erpm = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_MAX);
   1291e:	4ba3      	ldr	r3, [pc, #652]	; (12bac <process_recieved_packet+0xd14>)
   12920:	781b      	ldrb	r3, [r3, #0]
   12922:	b25a      	sxtb	r2, r3
   12924:	4b98      	ldr	r3, [pc, #608]	; (12b88 <process_recieved_packet+0xcf0>)
   12926:	0011      	movs	r1, r2
   12928:	0018      	movs	r0, r3
   1292a:	4b98      	ldr	r3, [pc, #608]	; (12b8c <process_recieved_packet+0xcf4>)
   1292c:	4798      	blx	r3
   1292e:	1c02      	adds	r2, r0, #0
   12930:	4b97      	ldr	r3, [pc, #604]	; (12b90 <process_recieved_packet+0xcf8>)
   12932:	1c10      	adds	r0, r2, #0
   12934:	4798      	blx	r3
   12936:	0002      	movs	r2, r0
   12938:	4b96      	ldr	r3, [pc, #600]	; (12b94 <process_recieved_packet+0xcfc>)
   1293a:	619a      	str	r2, [r3, #24]
			mcconf_limits.max_erpm_fbrake = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_FBRAKE_MAX);
   1293c:	4b9c      	ldr	r3, [pc, #624]	; (12bb0 <process_recieved_packet+0xd18>)
   1293e:	781b      	ldrb	r3, [r3, #0]
   12940:	b25a      	sxtb	r2, r3
   12942:	4b91      	ldr	r3, [pc, #580]	; (12b88 <process_recieved_packet+0xcf0>)
   12944:	0011      	movs	r1, r2
   12946:	0018      	movs	r0, r3
   12948:	4b90      	ldr	r3, [pc, #576]	; (12b8c <process_recieved_packet+0xcf4>)
   1294a:	4798      	blx	r3
   1294c:	1c02      	adds	r2, r0, #0
   1294e:	4b90      	ldr	r3, [pc, #576]	; (12b90 <process_recieved_packet+0xcf8>)
   12950:	1c10      	adds	r0, r2, #0
   12952:	4798      	blx	r3
   12954:	0002      	movs	r2, r0
   12956:	4b8f      	ldr	r3, [pc, #572]	; (12b94 <process_recieved_packet+0xcfc>)
   12958:	61da      	str	r2, [r3, #28]
			mcconf_limits.max_erpm_fbrake_cc = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_FBRAKE_CC_MAX);
   1295a:	4b96      	ldr	r3, [pc, #600]	; (12bb4 <process_recieved_packet+0xd1c>)
   1295c:	781b      	ldrb	r3, [r3, #0]
   1295e:	b25a      	sxtb	r2, r3
   12960:	4b89      	ldr	r3, [pc, #548]	; (12b88 <process_recieved_packet+0xcf0>)
   12962:	0011      	movs	r1, r2
   12964:	0018      	movs	r0, r3
   12966:	4b89      	ldr	r3, [pc, #548]	; (12b8c <process_recieved_packet+0xcf4>)
   12968:	4798      	blx	r3
   1296a:	1c02      	adds	r2, r0, #0
   1296c:	4b88      	ldr	r3, [pc, #544]	; (12b90 <process_recieved_packet+0xcf8>)
   1296e:	1c10      	adds	r0, r2, #0
   12970:	4798      	blx	r3
   12972:	0002      	movs	r2, r0
   12974:	4b87      	ldr	r3, [pc, #540]	; (12b94 <process_recieved_packet+0xcfc>)
   12976:	621a      	str	r2, [r3, #32]
			mcconf_limits.min_vin = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_VIN_MIN);
   12978:	4b8f      	ldr	r3, [pc, #572]	; (12bb8 <process_recieved_packet+0xd20>)
   1297a:	781b      	ldrb	r3, [r3, #0]
   1297c:	b25a      	sxtb	r2, r3
   1297e:	4b82      	ldr	r3, [pc, #520]	; (12b88 <process_recieved_packet+0xcf0>)
   12980:	0011      	movs	r1, r2
   12982:	0018      	movs	r0, r3
   12984:	4b81      	ldr	r3, [pc, #516]	; (12b8c <process_recieved_packet+0xcf4>)
   12986:	4798      	blx	r3
   12988:	1c02      	adds	r2, r0, #0
   1298a:	4b81      	ldr	r3, [pc, #516]	; (12b90 <process_recieved_packet+0xcf8>)
   1298c:	1c10      	adds	r0, r2, #0
   1298e:	4798      	blx	r3
   12990:	0002      	movs	r2, r0
   12992:	4b80      	ldr	r3, [pc, #512]	; (12b94 <process_recieved_packet+0xcfc>)
   12994:	625a      	str	r2, [r3, #36]	; 0x24
			mcconf_limits.max_vin = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_VIN_MAX);
   12996:	4b89      	ldr	r3, [pc, #548]	; (12bbc <process_recieved_packet+0xd24>)
   12998:	781b      	ldrb	r3, [r3, #0]
   1299a:	b25a      	sxtb	r2, r3
   1299c:	4b7a      	ldr	r3, [pc, #488]	; (12b88 <process_recieved_packet+0xcf0>)
   1299e:	0011      	movs	r1, r2
   129a0:	0018      	movs	r0, r3
   129a2:	4b7a      	ldr	r3, [pc, #488]	; (12b8c <process_recieved_packet+0xcf4>)
   129a4:	4798      	blx	r3
   129a6:	1c02      	adds	r2, r0, #0
   129a8:	4b79      	ldr	r3, [pc, #484]	; (12b90 <process_recieved_packet+0xcf8>)
   129aa:	1c10      	adds	r0, r2, #0
   129ac:	4798      	blx	r3
   129ae:	0002      	movs	r2, r0
   129b0:	4b78      	ldr	r3, [pc, #480]	; (12b94 <process_recieved_packet+0xcfc>)
   129b2:	629a      	str	r2, [r3, #40]	; 0x28
			mcconf_limits.battery_cut_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_BAT_CUT_STRT);
   129b4:	4b82      	ldr	r3, [pc, #520]	; (12bc0 <process_recieved_packet+0xd28>)
   129b6:	781b      	ldrb	r3, [r3, #0]
   129b8:	b25a      	sxtb	r2, r3
   129ba:	4b73      	ldr	r3, [pc, #460]	; (12b88 <process_recieved_packet+0xcf0>)
   129bc:	0011      	movs	r1, r2
   129be:	0018      	movs	r0, r3
   129c0:	4b72      	ldr	r3, [pc, #456]	; (12b8c <process_recieved_packet+0xcf4>)
   129c2:	4798      	blx	r3
   129c4:	1c02      	adds	r2, r0, #0
   129c6:	4b73      	ldr	r3, [pc, #460]	; (12b94 <process_recieved_packet+0xcfc>)
   129c8:	62da      	str	r2, [r3, #44]	; 0x2c
			mcconf_limits.battery_cut_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_BAT_CUT_END);
   129ca:	4b7e      	ldr	r3, [pc, #504]	; (12bc4 <process_recieved_packet+0xd2c>)
   129cc:	781b      	ldrb	r3, [r3, #0]
   129ce:	b25a      	sxtb	r2, r3
   129d0:	4b6d      	ldr	r3, [pc, #436]	; (12b88 <process_recieved_packet+0xcf0>)
   129d2:	0011      	movs	r1, r2
   129d4:	0018      	movs	r0, r3
   129d6:	4b6d      	ldr	r3, [pc, #436]	; (12b8c <process_recieved_packet+0xcf4>)
   129d8:	4798      	blx	r3
   129da:	1c02      	adds	r2, r0, #0
   129dc:	4b6d      	ldr	r3, [pc, #436]	; (12b94 <process_recieved_packet+0xcfc>)
   129de:	631a      	str	r2, [r3, #48]	; 0x30
			mcconf_limits.temp_fet_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_FET_STRT);
   129e0:	4b79      	ldr	r3, [pc, #484]	; (12bc8 <process_recieved_packet+0xd30>)
   129e2:	781b      	ldrb	r3, [r3, #0]
   129e4:	b25a      	sxtb	r2, r3
   129e6:	4b68      	ldr	r3, [pc, #416]	; (12b88 <process_recieved_packet+0xcf0>)
   129e8:	0011      	movs	r1, r2
   129ea:	0018      	movs	r0, r3
   129ec:	4b67      	ldr	r3, [pc, #412]	; (12b8c <process_recieved_packet+0xcf4>)
   129ee:	4798      	blx	r3
   129f0:	1c02      	adds	r2, r0, #0
   129f2:	4b67      	ldr	r3, [pc, #412]	; (12b90 <process_recieved_packet+0xcf8>)
   129f4:	1c10      	adds	r0, r2, #0
   129f6:	4798      	blx	r3
   129f8:	0002      	movs	r2, r0
   129fa:	4b66      	ldr	r3, [pc, #408]	; (12b94 <process_recieved_packet+0xcfc>)
   129fc:	635a      	str	r2, [r3, #52]	; 0x34
			mcconf_limits.temp_fet_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_FET_END);
   129fe:	4b73      	ldr	r3, [pc, #460]	; (12bcc <process_recieved_packet+0xd34>)
   12a00:	781b      	ldrb	r3, [r3, #0]
   12a02:	b25a      	sxtb	r2, r3
   12a04:	4b60      	ldr	r3, [pc, #384]	; (12b88 <process_recieved_packet+0xcf0>)
   12a06:	0011      	movs	r1, r2
   12a08:	0018      	movs	r0, r3
   12a0a:	4b60      	ldr	r3, [pc, #384]	; (12b8c <process_recieved_packet+0xcf4>)
   12a0c:	4798      	blx	r3
   12a0e:	1c02      	adds	r2, r0, #0
   12a10:	4b5f      	ldr	r3, [pc, #380]	; (12b90 <process_recieved_packet+0xcf8>)
   12a12:	1c10      	adds	r0, r2, #0
   12a14:	4798      	blx	r3
   12a16:	0002      	movs	r2, r0
   12a18:	4b5e      	ldr	r3, [pc, #376]	; (12b94 <process_recieved_packet+0xcfc>)
   12a1a:	639a      	str	r2, [r3, #56]	; 0x38
			mcconf_limits.temp_motor_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_MTR_STRT);
   12a1c:	4b6c      	ldr	r3, [pc, #432]	; (12bd0 <process_recieved_packet+0xd38>)
   12a1e:	781b      	ldrb	r3, [r3, #0]
   12a20:	b25a      	sxtb	r2, r3
   12a22:	4b59      	ldr	r3, [pc, #356]	; (12b88 <process_recieved_packet+0xcf0>)
   12a24:	0011      	movs	r1, r2
   12a26:	0018      	movs	r0, r3
   12a28:	4b58      	ldr	r3, [pc, #352]	; (12b8c <process_recieved_packet+0xcf4>)
   12a2a:	4798      	blx	r3
   12a2c:	1c02      	adds	r2, r0, #0
   12a2e:	4b58      	ldr	r3, [pc, #352]	; (12b90 <process_recieved_packet+0xcf8>)
   12a30:	1c10      	adds	r0, r2, #0
   12a32:	4798      	blx	r3
   12a34:	0002      	movs	r2, r0
   12a36:	4b57      	ldr	r3, [pc, #348]	; (12b94 <process_recieved_packet+0xcfc>)
   12a38:	63da      	str	r2, [r3, #60]	; 0x3c
			mcconf_limits.temp_motor_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_MTR_END);
   12a3a:	4b66      	ldr	r3, [pc, #408]	; (12bd4 <process_recieved_packet+0xd3c>)
   12a3c:	781b      	ldrb	r3, [r3, #0]
   12a3e:	b25a      	sxtb	r2, r3
   12a40:	4b51      	ldr	r3, [pc, #324]	; (12b88 <process_recieved_packet+0xcf0>)
   12a42:	0011      	movs	r1, r2
   12a44:	0018      	movs	r0, r3
   12a46:	4b51      	ldr	r3, [pc, #324]	; (12b8c <process_recieved_packet+0xcf4>)
   12a48:	4798      	blx	r3
   12a4a:	1c02      	adds	r2, r0, #0
   12a4c:	4b50      	ldr	r3, [pc, #320]	; (12b90 <process_recieved_packet+0xcf8>)
   12a4e:	1c10      	adds	r0, r2, #0
   12a50:	4798      	blx	r3
   12a52:	0002      	movs	r2, r0
   12a54:	4b4f      	ldr	r3, [pc, #316]	; (12b94 <process_recieved_packet+0xcfc>)
   12a56:	641a      	str	r2, [r3, #64]	; 0x40
			mcconf_limits.min_duty = (buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_DUTY_MIN)*100);
   12a58:	4b5f      	ldr	r3, [pc, #380]	; (12bd8 <process_recieved_packet+0xd40>)
   12a5a:	781b      	ldrb	r3, [r3, #0]
   12a5c:	b25a      	sxtb	r2, r3
   12a5e:	4b4a      	ldr	r3, [pc, #296]	; (12b88 <process_recieved_packet+0xcf0>)
   12a60:	0011      	movs	r1, r2
   12a62:	0018      	movs	r0, r3
   12a64:	4b49      	ldr	r3, [pc, #292]	; (12b8c <process_recieved_packet+0xcf4>)
   12a66:	4798      	blx	r3
   12a68:	1c02      	adds	r2, r0, #0
   12a6a:	4b5c      	ldr	r3, [pc, #368]	; (12bdc <process_recieved_packet+0xd44>)
   12a6c:	495c      	ldr	r1, [pc, #368]	; (12be0 <process_recieved_packet+0xd48>)
   12a6e:	1c10      	adds	r0, r2, #0
   12a70:	4798      	blx	r3
   12a72:	1c03      	adds	r3, r0, #0
   12a74:	1c1a      	adds	r2, r3, #0
   12a76:	4b46      	ldr	r3, [pc, #280]	; (12b90 <process_recieved_packet+0xcf8>)
   12a78:	1c10      	adds	r0, r2, #0
   12a7a:	4798      	blx	r3
   12a7c:	0002      	movs	r2, r0
   12a7e:	4b45      	ldr	r3, [pc, #276]	; (12b94 <process_recieved_packet+0xcfc>)
   12a80:	645a      	str	r2, [r3, #68]	; 0x44
			mcconf_limits.max_duty = (buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_DUTY_MAX)*100);
   12a82:	4b58      	ldr	r3, [pc, #352]	; (12be4 <process_recieved_packet+0xd4c>)
   12a84:	781b      	ldrb	r3, [r3, #0]
   12a86:	b25a      	sxtb	r2, r3
   12a88:	4b3f      	ldr	r3, [pc, #252]	; (12b88 <process_recieved_packet+0xcf0>)
   12a8a:	0011      	movs	r1, r2
   12a8c:	0018      	movs	r0, r3
   12a8e:	4b3f      	ldr	r3, [pc, #252]	; (12b8c <process_recieved_packet+0xcf4>)
   12a90:	4798      	blx	r3
   12a92:	1c02      	adds	r2, r0, #0
   12a94:	4b51      	ldr	r3, [pc, #324]	; (12bdc <process_recieved_packet+0xd44>)
   12a96:	4952      	ldr	r1, [pc, #328]	; (12be0 <process_recieved_packet+0xd48>)
   12a98:	1c10      	adds	r0, r2, #0
   12a9a:	4798      	blx	r3
   12a9c:	1c03      	adds	r3, r0, #0
   12a9e:	1c1a      	adds	r2, r3, #0
   12aa0:	4b3b      	ldr	r3, [pc, #236]	; (12b90 <process_recieved_packet+0xcf8>)
   12aa2:	1c10      	adds	r0, r2, #0
   12aa4:	4798      	blx	r3
   12aa6:	0002      	movs	r2, r0
   12aa8:	4b3a      	ldr	r3, [pc, #232]	; (12b94 <process_recieved_packet+0xcfc>)
   12aaa:	649a      	str	r2, [r3, #72]	; 0x48
		SEND_LIMITS = 1;
   12aac:	4b4e      	ldr	r3, [pc, #312]	; (12be8 <process_recieved_packet+0xd50>)
   12aae:	2201      	movs	r2, #1
   12ab0:	701a      	strb	r2, [r3, #0]
		GET_LIMITS = 0;
   12ab2:	4b4e      	ldr	r3, [pc, #312]	; (12bec <process_recieved_packet+0xd54>)
   12ab4:	2200      	movs	r2, #0
   12ab6:	701a      	strb	r2, [r3, #0]
}
   12ab8:	e05d      	b.n	12b76 <process_recieved_packet+0xcde>
	} else if(packet_id == COMM_GET_DECODED_PPM){
   12aba:	4b4d      	ldr	r3, [pc, #308]	; (12bf0 <process_recieved_packet+0xd58>)
   12abc:	781b      	ldrb	r3, [r3, #0]
   12abe:	1dfa      	adds	r2, r7, #7
   12ac0:	7812      	ldrb	r2, [r2, #0]
   12ac2:	429a      	cmp	r2, r3
   12ac4:	d110      	bne.n	12ae8 <process_recieved_packet+0xc50>
		latest_vesc_vals.pwm_val = (int32_t)(((vesc_revieve_packet.payload[1]&0x00FF)<<24)|((vesc_revieve_packet.payload[2]&0x00FF)<<16)|((vesc_revieve_packet.payload[3]&0x00FF)<<8)|(vesc_revieve_packet.payload[4]&0x00FF));
   12ac6:	4b4b      	ldr	r3, [pc, #300]	; (12bf4 <process_recieved_packet+0xd5c>)
   12ac8:	791b      	ldrb	r3, [r3, #4]
   12aca:	061a      	lsls	r2, r3, #24
   12acc:	4b49      	ldr	r3, [pc, #292]	; (12bf4 <process_recieved_packet+0xd5c>)
   12ace:	795b      	ldrb	r3, [r3, #5]
   12ad0:	041b      	lsls	r3, r3, #16
   12ad2:	431a      	orrs	r2, r3
   12ad4:	4b47      	ldr	r3, [pc, #284]	; (12bf4 <process_recieved_packet+0xd5c>)
   12ad6:	799b      	ldrb	r3, [r3, #6]
   12ad8:	021b      	lsls	r3, r3, #8
   12ada:	4313      	orrs	r3, r2
   12adc:	4a45      	ldr	r2, [pc, #276]	; (12bf4 <process_recieved_packet+0xd5c>)
   12ade:	79d2      	ldrb	r2, [r2, #7]
   12ae0:	431a      	orrs	r2, r3
   12ae2:	4b45      	ldr	r3, [pc, #276]	; (12bf8 <process_recieved_packet+0xd60>)
   12ae4:	631a      	str	r2, [r3, #48]	; 0x30
}
   12ae6:	e046      	b.n	12b76 <process_recieved_packet+0xcde>
	} else if(packet_id == COMM_GET_DECODED_ADC){
   12ae8:	4b44      	ldr	r3, [pc, #272]	; (12bfc <process_recieved_packet+0xd64>)
   12aea:	781b      	ldrb	r3, [r3, #0]
   12aec:	1dfa      	adds	r2, r7, #7
   12aee:	7812      	ldrb	r2, [r2, #0]
   12af0:	429a      	cmp	r2, r3
   12af2:	d120      	bne.n	12b36 <process_recieved_packet+0xc9e>
		latest_vesc_vals.ADC1_val = (int32_t)(((vesc_revieve_packet.payload[1]&0x00FF)<<24)|((vesc_revieve_packet.payload[2]&0x00FF)<<16)|((vesc_revieve_packet.payload[3]&0x00FF)<<8)|(vesc_revieve_packet.payload[4]&0x00FF));
   12af4:	4b3f      	ldr	r3, [pc, #252]	; (12bf4 <process_recieved_packet+0xd5c>)
   12af6:	791b      	ldrb	r3, [r3, #4]
   12af8:	061a      	lsls	r2, r3, #24
   12afa:	4b3e      	ldr	r3, [pc, #248]	; (12bf4 <process_recieved_packet+0xd5c>)
   12afc:	795b      	ldrb	r3, [r3, #5]
   12afe:	041b      	lsls	r3, r3, #16
   12b00:	431a      	orrs	r2, r3
   12b02:	4b3c      	ldr	r3, [pc, #240]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b04:	799b      	ldrb	r3, [r3, #6]
   12b06:	021b      	lsls	r3, r3, #8
   12b08:	4313      	orrs	r3, r2
   12b0a:	4a3a      	ldr	r2, [pc, #232]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b0c:	79d2      	ldrb	r2, [r2, #7]
   12b0e:	431a      	orrs	r2, r3
   12b10:	4b39      	ldr	r3, [pc, #228]	; (12bf8 <process_recieved_packet+0xd60>)
   12b12:	635a      	str	r2, [r3, #52]	; 0x34
		latest_vesc_vals.ADC2_val = (int32_t)(((vesc_revieve_packet.payload[9]&0x00FF)<<24)|((vesc_revieve_packet.payload[10]&0x00FF)<<16)|((vesc_revieve_packet.payload[11]&0x00FF)<<8)|(vesc_revieve_packet.payload[12]&0x00FF));
   12b14:	4b37      	ldr	r3, [pc, #220]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b16:	7b1b      	ldrb	r3, [r3, #12]
   12b18:	061a      	lsls	r2, r3, #24
   12b1a:	4b36      	ldr	r3, [pc, #216]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b1c:	7b5b      	ldrb	r3, [r3, #13]
   12b1e:	041b      	lsls	r3, r3, #16
   12b20:	431a      	orrs	r2, r3
   12b22:	4b34      	ldr	r3, [pc, #208]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b24:	7b9b      	ldrb	r3, [r3, #14]
   12b26:	021b      	lsls	r3, r3, #8
   12b28:	4313      	orrs	r3, r2
   12b2a:	4a32      	ldr	r2, [pc, #200]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b2c:	7bd2      	ldrb	r2, [r2, #15]
   12b2e:	431a      	orrs	r2, r3
   12b30:	4b31      	ldr	r3, [pc, #196]	; (12bf8 <process_recieved_packet+0xd60>)
   12b32:	639a      	str	r2, [r3, #56]	; 0x38
}
   12b34:	e01f      	b.n	12b76 <process_recieved_packet+0xcde>
	} else if(packet_id == COMM_GET_DECODED_CHUK){
   12b36:	4b32      	ldr	r3, [pc, #200]	; (12c00 <process_recieved_packet+0xd68>)
   12b38:	781b      	ldrb	r3, [r3, #0]
   12b3a:	1dfa      	adds	r2, r7, #7
   12b3c:	7812      	ldrb	r2, [r2, #0]
   12b3e:	429a      	cmp	r2, r3
   12b40:	d119      	bne.n	12b76 <process_recieved_packet+0xcde>
			rec_chuck_struct.bt_c = ((((vesc_revieve_packet.payload[1] & 0x000000FF) << 24)|((vesc_revieve_packet.payload[2] & 0x000000FF) << 16)|((vesc_revieve_packet.payload[3] & 0x000000FF) << 8)|(vesc_revieve_packet.payload[4] & 0x000000FF)) == 0xFFF0DC45); //-992187
   12b42:	4b2c      	ldr	r3, [pc, #176]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b44:	791b      	ldrb	r3, [r3, #4]
   12b46:	061a      	lsls	r2, r3, #24
   12b48:	4b2a      	ldr	r3, [pc, #168]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b4a:	795b      	ldrb	r3, [r3, #5]
   12b4c:	041b      	lsls	r3, r3, #16
   12b4e:	431a      	orrs	r2, r3
   12b50:	4b28      	ldr	r3, [pc, #160]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b52:	799b      	ldrb	r3, [r3, #6]
   12b54:	021b      	lsls	r3, r3, #8
   12b56:	4313      	orrs	r3, r2
   12b58:	4a26      	ldr	r2, [pc, #152]	; (12bf4 <process_recieved_packet+0xd5c>)
   12b5a:	79d2      	ldrb	r2, [r2, #7]
   12b5c:	4313      	orrs	r3, r2
   12b5e:	4a29      	ldr	r2, [pc, #164]	; (12c04 <process_recieved_packet+0xd6c>)
   12b60:	4694      	mov	ip, r2
   12b62:	4463      	add	r3, ip
   12b64:	425a      	negs	r2, r3
   12b66:	4153      	adcs	r3, r2
   12b68:	b2da      	uxtb	r2, r3
   12b6a:	4b27      	ldr	r3, [pc, #156]	; (12c08 <process_recieved_packet+0xd70>)
   12b6c:	721a      	strb	r2, [r3, #8]
			rec_chuck_struct.bt_z = rec_chuck_struct.bt_c;
   12b6e:	4b26      	ldr	r3, [pc, #152]	; (12c08 <process_recieved_packet+0xd70>)
   12b70:	7a1a      	ldrb	r2, [r3, #8]
   12b72:	4b25      	ldr	r3, [pc, #148]	; (12c08 <process_recieved_packet+0xd70>)
   12b74:	725a      	strb	r2, [r3, #9]
}
   12b76:	46c0      	nop			; (mov r8, r8)
   12b78:	46bd      	mov	sp, r7
   12b7a:	b002      	add	sp, #8
   12b7c:	bd80      	pop	{r7, pc}
   12b7e:	46c0      	nop			; (mov r8, r8)
   12b80:	200000e3 	.word	0x200000e3
   12b84:	20000420 	.word	0x20000420
   12b88:	2000161b 	.word	0x2000161b
   12b8c:	00012c0d 	.word	0x00012c0d
   12b90:	0001aadd 	.word	0x0001aadd
   12b94:	20001ad8 	.word	0x20001ad8
   12b98:	20000421 	.word	0x20000421
   12b9c:	20000422 	.word	0x20000422
   12ba0:	20000423 	.word	0x20000423
   12ba4:	20000424 	.word	0x20000424
   12ba8:	20000425 	.word	0x20000425
   12bac:	20000426 	.word	0x20000426
   12bb0:	20000427 	.word	0x20000427
   12bb4:	20000428 	.word	0x20000428
   12bb8:	20000429 	.word	0x20000429
   12bbc:	2000042a 	.word	0x2000042a
   12bc0:	2000042b 	.word	0x2000042b
   12bc4:	2000042c 	.word	0x2000042c
   12bc8:	2000042d 	.word	0x2000042d
   12bcc:	2000042e 	.word	0x2000042e
   12bd0:	2000042f 	.word	0x2000042f
   12bd4:	20000430 	.word	0x20000430
   12bd8:	20000431 	.word	0x20000431
   12bdc:	0001a565 	.word	0x0001a565
   12be0:	42c80000 	.word	0x42c80000
   12be4:	20000432 	.word	0x20000432
   12be8:	200003cd 	.word	0x200003cd
   12bec:	200000e2 	.word	0x200000e2
   12bf0:	20000410 	.word	0x20000410
   12bf4:	20001618 	.word	0x20001618
   12bf8:	20000e7c 	.word	0x20000e7c
   12bfc:	20000411 	.word	0x20000411
   12c00:	20000412 	.word	0x20000412
   12c04:	000f23bb 	.word	0x000f23bb
   12c08:	20001b70 	.word	0x20001b70

00012c0c <buffer_get_float32_auto>:

float buffer_get_float32_auto(uint8_t *buffer, int8_t index) {
   12c0c:	b590      	push	{r4, r7, lr}
   12c0e:	b089      	sub	sp, #36	; 0x24
   12c10:	af00      	add	r7, sp, #0
   12c12:	6078      	str	r0, [r7, #4]
   12c14:	000a      	movs	r2, r1
   12c16:	1cfb      	adds	r3, r7, #3
   12c18:	701a      	strb	r2, [r3, #0]
	uint32_t res = ((uint32_t) buffer[index]) << 24 | ((uint32_t) buffer[index+1]) << 16 | ((uint32_t) buffer[index+2]) << 8 | ((uint32_t) buffer[index+3]);
   12c1a:	1cfb      	adds	r3, r7, #3
   12c1c:	781b      	ldrb	r3, [r3, #0]
   12c1e:	b25b      	sxtb	r3, r3
   12c20:	687a      	ldr	r2, [r7, #4]
   12c22:	18d3      	adds	r3, r2, r3
   12c24:	781b      	ldrb	r3, [r3, #0]
   12c26:	061a      	lsls	r2, r3, #24
   12c28:	1cfb      	adds	r3, r7, #3
   12c2a:	781b      	ldrb	r3, [r3, #0]
   12c2c:	b25b      	sxtb	r3, r3
   12c2e:	3301      	adds	r3, #1
   12c30:	6879      	ldr	r1, [r7, #4]
   12c32:	18cb      	adds	r3, r1, r3
   12c34:	781b      	ldrb	r3, [r3, #0]
   12c36:	041b      	lsls	r3, r3, #16
   12c38:	431a      	orrs	r2, r3
   12c3a:	1cfb      	adds	r3, r7, #3
   12c3c:	781b      	ldrb	r3, [r3, #0]
   12c3e:	b25b      	sxtb	r3, r3
   12c40:	3302      	adds	r3, #2
   12c42:	6879      	ldr	r1, [r7, #4]
   12c44:	18cb      	adds	r3, r1, r3
   12c46:	781b      	ldrb	r3, [r3, #0]
   12c48:	021b      	lsls	r3, r3, #8
   12c4a:	4313      	orrs	r3, r2
   12c4c:	1cfa      	adds	r2, r7, #3
   12c4e:	7812      	ldrb	r2, [r2, #0]
   12c50:	b252      	sxtb	r2, r2
   12c52:	3203      	adds	r2, #3
   12c54:	6879      	ldr	r1, [r7, #4]
   12c56:	188a      	adds	r2, r1, r2
   12c58:	7812      	ldrb	r2, [r2, #0]
   12c5a:	4313      	orrs	r3, r2
   12c5c:	617b      	str	r3, [r7, #20]

	int e = (res >> 23) & 0xFF;
   12c5e:	697b      	ldr	r3, [r7, #20]
   12c60:	0ddb      	lsrs	r3, r3, #23
   12c62:	001a      	movs	r2, r3
   12c64:	23ff      	movs	r3, #255	; 0xff
   12c66:	4013      	ands	r3, r2
   12c68:	61fb      	str	r3, [r7, #28]
	uint32_t sig_i = res & 0x7FFFFF;
   12c6a:	697b      	ldr	r3, [r7, #20]
   12c6c:	025b      	lsls	r3, r3, #9
   12c6e:	0a5b      	lsrs	r3, r3, #9
   12c70:	613b      	str	r3, [r7, #16]
	bool neg = res & (1U << 31);
   12c72:	697b      	ldr	r3, [r7, #20]
   12c74:	0fdb      	lsrs	r3, r3, #31
   12c76:	07da      	lsls	r2, r3, #31
   12c78:	230f      	movs	r3, #15
   12c7a:	18fb      	adds	r3, r7, r3
   12c7c:	1e51      	subs	r1, r2, #1
   12c7e:	418a      	sbcs	r2, r1
   12c80:	701a      	strb	r2, [r3, #0]

	float sig = 0.0;
   12c82:	2300      	movs	r3, #0
   12c84:	61bb      	str	r3, [r7, #24]
	if (e != 0 || sig_i != 0) {
   12c86:	69fb      	ldr	r3, [r7, #28]
   12c88:	2b00      	cmp	r3, #0
   12c8a:	d102      	bne.n	12c92 <buffer_get_float32_auto+0x86>
   12c8c:	693b      	ldr	r3, [r7, #16]
   12c8e:	2b00      	cmp	r3, #0
   12c90:	d01f      	beq.n	12cd2 <buffer_get_float32_auto+0xc6>
		sig = (float)sig_i / (8388608.0 * 2.0) + 0.5;
   12c92:	4b1a      	ldr	r3, [pc, #104]	; (12cfc <buffer_get_float32_auto+0xf0>)
   12c94:	6938      	ldr	r0, [r7, #16]
   12c96:	4798      	blx	r3
   12c98:	1c02      	adds	r2, r0, #0
   12c9a:	4b19      	ldr	r3, [pc, #100]	; (12d00 <buffer_get_float32_auto+0xf4>)
   12c9c:	1c10      	adds	r0, r2, #0
   12c9e:	4798      	blx	r3
   12ca0:	4c18      	ldr	r4, [pc, #96]	; (12d04 <buffer_get_float32_auto+0xf8>)
   12ca2:	2200      	movs	r2, #0
   12ca4:	4b18      	ldr	r3, [pc, #96]	; (12d08 <buffer_get_float32_auto+0xfc>)
   12ca6:	47a0      	blx	r4
   12ca8:	0003      	movs	r3, r0
   12caa:	000c      	movs	r4, r1
   12cac:	0018      	movs	r0, r3
   12cae:	0021      	movs	r1, r4
   12cb0:	4c16      	ldr	r4, [pc, #88]	; (12d0c <buffer_get_float32_auto+0x100>)
   12cb2:	2200      	movs	r2, #0
   12cb4:	4b16      	ldr	r3, [pc, #88]	; (12d10 <buffer_get_float32_auto+0x104>)
   12cb6:	47a0      	blx	r4
   12cb8:	0003      	movs	r3, r0
   12cba:	000c      	movs	r4, r1
   12cbc:	0019      	movs	r1, r3
   12cbe:	0022      	movs	r2, r4
   12cc0:	4b14      	ldr	r3, [pc, #80]	; (12d14 <buffer_get_float32_auto+0x108>)
   12cc2:	0008      	movs	r0, r1
   12cc4:	0011      	movs	r1, r2
   12cc6:	4798      	blx	r3
   12cc8:	1c03      	adds	r3, r0, #0
   12cca:	61bb      	str	r3, [r7, #24]
		e -= 126;
   12ccc:	69fb      	ldr	r3, [r7, #28]
   12cce:	3b7e      	subs	r3, #126	; 0x7e
   12cd0:	61fb      	str	r3, [r7, #28]
	}

	if (neg) {
   12cd2:	230f      	movs	r3, #15
   12cd4:	18fb      	adds	r3, r7, r3
   12cd6:	781b      	ldrb	r3, [r3, #0]
   12cd8:	2b00      	cmp	r3, #0
   12cda:	d004      	beq.n	12ce6 <buffer_get_float32_auto+0xda>
		sig = -sig;
   12cdc:	69bb      	ldr	r3, [r7, #24]
   12cde:	2280      	movs	r2, #128	; 0x80
   12ce0:	0612      	lsls	r2, r2, #24
   12ce2:	4053      	eors	r3, r2
   12ce4:	61bb      	str	r3, [r7, #24]
	}
	
	return ldexpf(sig, e);
   12ce6:	69fa      	ldr	r2, [r7, #28]
   12ce8:	69bb      	ldr	r3, [r7, #24]
   12cea:	0011      	movs	r1, r2
   12cec:	1c18      	adds	r0, r3, #0
   12cee:	4b0a      	ldr	r3, [pc, #40]	; (12d18 <buffer_get_float32_auto+0x10c>)
   12cf0:	4798      	blx	r3
   12cf2:	1c03      	adds	r3, r0, #0
}
   12cf4:	1c18      	adds	r0, r3, #0
   12cf6:	46bd      	mov	sp, r7
   12cf8:	b009      	add	sp, #36	; 0x24
   12cfa:	bd90      	pop	{r4, r7, pc}
   12cfc:	0001abbd 	.word	0x0001abbd
   12d00:	0001c759 	.word	0x0001c759
   12d04:	0001b269 	.word	0x0001b269
   12d08:	41700000 	.word	0x41700000
   12d0c:	0001ac49 	.word	0x0001ac49
   12d10:	3fe00000 	.word	0x3fe00000
   12d14:	0001c7fd 	.word	0x0001c7fd
   12d18:	00019895 	.word	0x00019895

00012d1c <vesc_get_fw_version>:


void vesc_get_fw_version(){
   12d1c:	b590      	push	{r4, r7, lr}
   12d1e:	4c2d      	ldr	r4, [pc, #180]	; (12dd4 <vesc_get_fw_version+0xb8>)
   12d20:	44a5      	add	sp, r4
   12d22:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
   12d24:	4b2c      	ldr	r3, [pc, #176]	; (12dd8 <vesc_get_fw_version+0xbc>)
   12d26:	2282      	movs	r2, #130	; 0x82
   12d28:	0092      	lsls	r2, r2, #2
   12d2a:	4694      	mov	ip, r2
   12d2c:	44bc      	add	ip, r7
   12d2e:	4463      	add	r3, ip
   12d30:	2202      	movs	r2, #2
   12d32:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
   12d34:	4b28      	ldr	r3, [pc, #160]	; (12dd8 <vesc_get_fw_version+0xbc>)
   12d36:	2282      	movs	r2, #130	; 0x82
   12d38:	0092      	lsls	r2, r2, #2
   12d3a:	4694      	mov	ip, r2
   12d3c:	44bc      	add	ip, r7
   12d3e:	4463      	add	r3, ip
   12d40:	2201      	movs	r2, #1
   12d42:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_FW_VERSION;
   12d44:	4b25      	ldr	r3, [pc, #148]	; (12ddc <vesc_get_fw_version+0xc0>)
   12d46:	781a      	ldrb	r2, [r3, #0]
   12d48:	4b23      	ldr	r3, [pc, #140]	; (12dd8 <vesc_get_fw_version+0xbc>)
   12d4a:	2182      	movs	r1, #130	; 0x82
   12d4c:	0089      	lsls	r1, r1, #2
   12d4e:	468c      	mov	ip, r1
   12d50:	44bc      	add	ip, r7
   12d52:	4463      	add	r3, ip
   12d54:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
   12d56:	4b22      	ldr	r3, [pc, #136]	; (12de0 <vesc_get_fw_version+0xc4>)
   12d58:	18fc      	adds	r4, r7, r3
   12d5a:	003b      	movs	r3, r7
   12d5c:	3303      	adds	r3, #3
   12d5e:	2101      	movs	r1, #1
   12d60:	0018      	movs	r0, r3
   12d62:	4b20      	ldr	r3, [pc, #128]	; (12de4 <vesc_get_fw_version+0xc8>)
   12d64:	4798      	blx	r3
   12d66:	0003      	movs	r3, r0
   12d68:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   12d6a:	4b1d      	ldr	r3, [pc, #116]	; (12de0 <vesc_get_fw_version+0xc4>)
   12d6c:	18fb      	adds	r3, r7, r3
   12d6e:	881b      	ldrh	r3, [r3, #0]
   12d70:	0a1b      	lsrs	r3, r3, #8
   12d72:	b29b      	uxth	r3, r3
   12d74:	b2d9      	uxtb	r1, r3
   12d76:	4b18      	ldr	r3, [pc, #96]	; (12dd8 <vesc_get_fw_version+0xbc>)
   12d78:	2282      	movs	r2, #130	; 0x82
   12d7a:	0092      	lsls	r2, r2, #2
   12d7c:	4694      	mov	ip, r2
   12d7e:	44bc      	add	ip, r7
   12d80:	4463      	add	r3, ip
   12d82:	4a19      	ldr	r2, [pc, #100]	; (12de8 <vesc_get_fw_version+0xcc>)
   12d84:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   12d86:	4b16      	ldr	r3, [pc, #88]	; (12de0 <vesc_get_fw_version+0xc4>)
   12d88:	18fb      	adds	r3, r7, r3
   12d8a:	881b      	ldrh	r3, [r3, #0]
   12d8c:	b2d9      	uxtb	r1, r3
   12d8e:	4b12      	ldr	r3, [pc, #72]	; (12dd8 <vesc_get_fw_version+0xbc>)
   12d90:	2282      	movs	r2, #130	; 0x82
   12d92:	0092      	lsls	r2, r2, #2
   12d94:	18ba      	adds	r2, r7, r2
   12d96:	18d2      	adds	r2, r2, r3
   12d98:	2381      	movs	r3, #129	; 0x81
   12d9a:	009b      	lsls	r3, r3, #2
   12d9c:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
   12d9e:	4b0e      	ldr	r3, [pc, #56]	; (12dd8 <vesc_get_fw_version+0xbc>)
   12da0:	2282      	movs	r2, #130	; 0x82
   12da2:	0092      	lsls	r2, r2, #2
   12da4:	18ba      	adds	r2, r7, r2
   12da6:	18d4      	adds	r4, r2, r3
   12da8:	466b      	mov	r3, sp
   12daa:	0018      	movs	r0, r3
   12dac:	0021      	movs	r1, r4
   12dae:	3110      	adds	r1, #16
   12db0:	23fb      	movs	r3, #251	; 0xfb
   12db2:	005b      	lsls	r3, r3, #1
   12db4:	001a      	movs	r2, r3
   12db6:	4b0d      	ldr	r3, [pc, #52]	; (12dec <vesc_get_fw_version+0xd0>)
   12db8:	4798      	blx	r3
   12dba:	6820      	ldr	r0, [r4, #0]
   12dbc:	6861      	ldr	r1, [r4, #4]
   12dbe:	68a2      	ldr	r2, [r4, #8]
   12dc0:	68e3      	ldr	r3, [r4, #12]
   12dc2:	4c0b      	ldr	r4, [pc, #44]	; (12df0 <vesc_get_fw_version+0xd4>)
   12dc4:	47a0      	blx	r4
}
   12dc6:	46c0      	nop			; (mov r8, r8)
   12dc8:	46bd      	mov	sp, r7
   12dca:	2383      	movs	r3, #131	; 0x83
   12dcc:	009b      	lsls	r3, r3, #2
   12dce:	449d      	add	sp, r3
   12dd0:	bd90      	pop	{r4, r7, pc}
   12dd2:	46c0      	nop			; (mov r8, r8)
   12dd4:	fffffbfc 	.word	0xfffffbfc
   12dd8:	fffffdf8 	.word	0xfffffdf8
   12ddc:	2000040c 	.word	0x2000040c
   12de0:	00000206 	.word	0x00000206
   12de4:	00011be9 	.word	0x00011be9
   12de8:	00000203 	.word	0x00000203
   12dec:	0001c9a1 	.word	0x0001c9a1
   12df0:	00011d3d 	.word	0x00011d3d

00012df4 <vesc_get_vals>:

void vesc_get_vals(){
   12df4:	b590      	push	{r4, r7, lr}
   12df6:	4c2d      	ldr	r4, [pc, #180]	; (12eac <vesc_get_vals+0xb8>)
   12df8:	44a5      	add	sp, r4
   12dfa:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;
	
	send_pack.start = 0x02;
   12dfc:	4b2c      	ldr	r3, [pc, #176]	; (12eb0 <vesc_get_vals+0xbc>)
   12dfe:	2282      	movs	r2, #130	; 0x82
   12e00:	0092      	lsls	r2, r2, #2
   12e02:	4694      	mov	ip, r2
   12e04:	44bc      	add	ip, r7
   12e06:	4463      	add	r3, ip
   12e08:	2202      	movs	r2, #2
   12e0a:	701a      	strb	r2, [r3, #0]
		send_pack.payload[4] = (mask&0xFF);
		uint16_t crc = crc16(send_pack.payload, 5);
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
	} else {*/
		send_pack.len[0] = 0x01;
   12e0c:	4b28      	ldr	r3, [pc, #160]	; (12eb0 <vesc_get_vals+0xbc>)
   12e0e:	2282      	movs	r2, #130	; 0x82
   12e10:	0092      	lsls	r2, r2, #2
   12e12:	4694      	mov	ip, r2
   12e14:	44bc      	add	ip, r7
   12e16:	4463      	add	r3, ip
   12e18:	2201      	movs	r2, #1
   12e1a:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_VALUES;
   12e1c:	4b25      	ldr	r3, [pc, #148]	; (12eb4 <vesc_get_vals+0xc0>)
   12e1e:	781a      	ldrb	r2, [r3, #0]
   12e20:	4b23      	ldr	r3, [pc, #140]	; (12eb0 <vesc_get_vals+0xbc>)
   12e22:	2182      	movs	r1, #130	; 0x82
   12e24:	0089      	lsls	r1, r1, #2
   12e26:	468c      	mov	ip, r1
   12e28:	44bc      	add	ip, r7
   12e2a:	4463      	add	r3, ip
   12e2c:	70da      	strb	r2, [r3, #3]
		uint16_t crc = crc16(send_pack.payload, 1);
   12e2e:	4b22      	ldr	r3, [pc, #136]	; (12eb8 <vesc_get_vals+0xc4>)
   12e30:	18fc      	adds	r4, r7, r3
   12e32:	003b      	movs	r3, r7
   12e34:	3303      	adds	r3, #3
   12e36:	2101      	movs	r1, #1
   12e38:	0018      	movs	r0, r3
   12e3a:	4b20      	ldr	r3, [pc, #128]	; (12ebc <vesc_get_vals+0xc8>)
   12e3c:	4798      	blx	r3
   12e3e:	0003      	movs	r3, r0
   12e40:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   12e42:	4b1d      	ldr	r3, [pc, #116]	; (12eb8 <vesc_get_vals+0xc4>)
   12e44:	18fb      	adds	r3, r7, r3
   12e46:	881b      	ldrh	r3, [r3, #0]
   12e48:	0a1b      	lsrs	r3, r3, #8
   12e4a:	b29b      	uxth	r3, r3
   12e4c:	b2d9      	uxtb	r1, r3
   12e4e:	4b18      	ldr	r3, [pc, #96]	; (12eb0 <vesc_get_vals+0xbc>)
   12e50:	2282      	movs	r2, #130	; 0x82
   12e52:	0092      	lsls	r2, r2, #2
   12e54:	4694      	mov	ip, r2
   12e56:	44bc      	add	ip, r7
   12e58:	4463      	add	r3, ip
   12e5a:	4a19      	ldr	r2, [pc, #100]	; (12ec0 <vesc_get_vals+0xcc>)
   12e5c:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   12e5e:	4b16      	ldr	r3, [pc, #88]	; (12eb8 <vesc_get_vals+0xc4>)
   12e60:	18fb      	adds	r3, r7, r3
   12e62:	881b      	ldrh	r3, [r3, #0]
   12e64:	b2d9      	uxtb	r1, r3
   12e66:	4b12      	ldr	r3, [pc, #72]	; (12eb0 <vesc_get_vals+0xbc>)
   12e68:	2282      	movs	r2, #130	; 0x82
   12e6a:	0092      	lsls	r2, r2, #2
   12e6c:	18ba      	adds	r2, r7, r2
   12e6e:	18d2      	adds	r2, r2, r3
   12e70:	2381      	movs	r3, #129	; 0x81
   12e72:	009b      	lsls	r3, r3, #2
   12e74:	54d1      	strb	r1, [r2, r3]
	//}

	send_packet(send_pack);
   12e76:	4b0e      	ldr	r3, [pc, #56]	; (12eb0 <vesc_get_vals+0xbc>)
   12e78:	2282      	movs	r2, #130	; 0x82
   12e7a:	0092      	lsls	r2, r2, #2
   12e7c:	18ba      	adds	r2, r7, r2
   12e7e:	18d4      	adds	r4, r2, r3
   12e80:	466b      	mov	r3, sp
   12e82:	0018      	movs	r0, r3
   12e84:	0021      	movs	r1, r4
   12e86:	3110      	adds	r1, #16
   12e88:	23fb      	movs	r3, #251	; 0xfb
   12e8a:	005b      	lsls	r3, r3, #1
   12e8c:	001a      	movs	r2, r3
   12e8e:	4b0d      	ldr	r3, [pc, #52]	; (12ec4 <vesc_get_vals+0xd0>)
   12e90:	4798      	blx	r3
   12e92:	6820      	ldr	r0, [r4, #0]
   12e94:	6861      	ldr	r1, [r4, #4]
   12e96:	68a2      	ldr	r2, [r4, #8]
   12e98:	68e3      	ldr	r3, [r4, #12]
   12e9a:	4c0b      	ldr	r4, [pc, #44]	; (12ec8 <vesc_get_vals+0xd4>)
   12e9c:	47a0      	blx	r4
}
   12e9e:	46c0      	nop			; (mov r8, r8)
   12ea0:	46bd      	mov	sp, r7
   12ea2:	2383      	movs	r3, #131	; 0x83
   12ea4:	009b      	lsls	r3, r3, #2
   12ea6:	449d      	add	sp, r3
   12ea8:	bd90      	pop	{r4, r7, pc}
   12eaa:	46c0      	nop			; (mov r8, r8)
   12eac:	fffffbfc 	.word	0xfffffbfc
   12eb0:	fffffdf8 	.word	0xfffffdf8
   12eb4:	2000040d 	.word	0x2000040d
   12eb8:	00000206 	.word	0x00000206
   12ebc:	00011be9 	.word	0x00011be9
   12ec0:	00000203 	.word	0x00000203
   12ec4:	0001c9a1 	.word	0x0001c9a1
   12ec8:	00011d3d 	.word	0x00011d3d

00012ecc <vesc_get_mcconf>:

void vesc_get_mcconf(){
   12ecc:	b590      	push	{r4, r7, lr}
   12ece:	4c2d      	ldr	r4, [pc, #180]	; (12f84 <vesc_get_mcconf+0xb8>)
   12ed0:	44a5      	add	sp, r4
   12ed2:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
   12ed4:	4b2c      	ldr	r3, [pc, #176]	; (12f88 <vesc_get_mcconf+0xbc>)
   12ed6:	2282      	movs	r2, #130	; 0x82
   12ed8:	0092      	lsls	r2, r2, #2
   12eda:	4694      	mov	ip, r2
   12edc:	44bc      	add	ip, r7
   12ede:	4463      	add	r3, ip
   12ee0:	2202      	movs	r2, #2
   12ee2:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
   12ee4:	4b28      	ldr	r3, [pc, #160]	; (12f88 <vesc_get_mcconf+0xbc>)
   12ee6:	2282      	movs	r2, #130	; 0x82
   12ee8:	0092      	lsls	r2, r2, #2
   12eea:	4694      	mov	ip, r2
   12eec:	44bc      	add	ip, r7
   12eee:	4463      	add	r3, ip
   12ef0:	2201      	movs	r2, #1
   12ef2:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_MCCONF;
   12ef4:	4b25      	ldr	r3, [pc, #148]	; (12f8c <vesc_get_mcconf+0xc0>)
   12ef6:	781a      	ldrb	r2, [r3, #0]
   12ef8:	4b23      	ldr	r3, [pc, #140]	; (12f88 <vesc_get_mcconf+0xbc>)
   12efa:	2182      	movs	r1, #130	; 0x82
   12efc:	0089      	lsls	r1, r1, #2
   12efe:	468c      	mov	ip, r1
   12f00:	44bc      	add	ip, r7
   12f02:	4463      	add	r3, ip
   12f04:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
   12f06:	4b22      	ldr	r3, [pc, #136]	; (12f90 <vesc_get_mcconf+0xc4>)
   12f08:	18fc      	adds	r4, r7, r3
   12f0a:	003b      	movs	r3, r7
   12f0c:	3303      	adds	r3, #3
   12f0e:	2101      	movs	r1, #1
   12f10:	0018      	movs	r0, r3
   12f12:	4b20      	ldr	r3, [pc, #128]	; (12f94 <vesc_get_mcconf+0xc8>)
   12f14:	4798      	blx	r3
   12f16:	0003      	movs	r3, r0
   12f18:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   12f1a:	4b1d      	ldr	r3, [pc, #116]	; (12f90 <vesc_get_mcconf+0xc4>)
   12f1c:	18fb      	adds	r3, r7, r3
   12f1e:	881b      	ldrh	r3, [r3, #0]
   12f20:	0a1b      	lsrs	r3, r3, #8
   12f22:	b29b      	uxth	r3, r3
   12f24:	b2d9      	uxtb	r1, r3
   12f26:	4b18      	ldr	r3, [pc, #96]	; (12f88 <vesc_get_mcconf+0xbc>)
   12f28:	2282      	movs	r2, #130	; 0x82
   12f2a:	0092      	lsls	r2, r2, #2
   12f2c:	4694      	mov	ip, r2
   12f2e:	44bc      	add	ip, r7
   12f30:	4463      	add	r3, ip
   12f32:	4a19      	ldr	r2, [pc, #100]	; (12f98 <vesc_get_mcconf+0xcc>)
   12f34:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   12f36:	4b16      	ldr	r3, [pc, #88]	; (12f90 <vesc_get_mcconf+0xc4>)
   12f38:	18fb      	adds	r3, r7, r3
   12f3a:	881b      	ldrh	r3, [r3, #0]
   12f3c:	b2d9      	uxtb	r1, r3
   12f3e:	4b12      	ldr	r3, [pc, #72]	; (12f88 <vesc_get_mcconf+0xbc>)
   12f40:	2282      	movs	r2, #130	; 0x82
   12f42:	0092      	lsls	r2, r2, #2
   12f44:	18ba      	adds	r2, r7, r2
   12f46:	18d2      	adds	r2, r2, r3
   12f48:	2381      	movs	r3, #129	; 0x81
   12f4a:	009b      	lsls	r3, r3, #2
   12f4c:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
   12f4e:	4b0e      	ldr	r3, [pc, #56]	; (12f88 <vesc_get_mcconf+0xbc>)
   12f50:	2282      	movs	r2, #130	; 0x82
   12f52:	0092      	lsls	r2, r2, #2
   12f54:	18ba      	adds	r2, r7, r2
   12f56:	18d4      	adds	r4, r2, r3
   12f58:	466b      	mov	r3, sp
   12f5a:	0018      	movs	r0, r3
   12f5c:	0021      	movs	r1, r4
   12f5e:	3110      	adds	r1, #16
   12f60:	23fb      	movs	r3, #251	; 0xfb
   12f62:	005b      	lsls	r3, r3, #1
   12f64:	001a      	movs	r2, r3
   12f66:	4b0d      	ldr	r3, [pc, #52]	; (12f9c <vesc_get_mcconf+0xd0>)
   12f68:	4798      	blx	r3
   12f6a:	6820      	ldr	r0, [r4, #0]
   12f6c:	6861      	ldr	r1, [r4, #4]
   12f6e:	68a2      	ldr	r2, [r4, #8]
   12f70:	68e3      	ldr	r3, [r4, #12]
   12f72:	4c0b      	ldr	r4, [pc, #44]	; (12fa0 <vesc_get_mcconf+0xd4>)
   12f74:	47a0      	blx	r4
}
   12f76:	46c0      	nop			; (mov r8, r8)
   12f78:	46bd      	mov	sp, r7
   12f7a:	2383      	movs	r3, #131	; 0x83
   12f7c:	009b      	lsls	r3, r3, #2
   12f7e:	449d      	add	sp, r3
   12f80:	bd90      	pop	{r4, r7, pc}
   12f82:	46c0      	nop			; (mov r8, r8)
   12f84:	fffffbfc 	.word	0xfffffbfc
   12f88:	fffffdf8 	.word	0xfffffdf8
   12f8c:	2000040e 	.word	0x2000040e
   12f90:	00000206 	.word	0x00000206
   12f94:	00011be9 	.word	0x00011be9
   12f98:	00000203 	.word	0x00000203
   12f9c:	0001c9a1 	.word	0x0001c9a1
   12fa0:	00011d3d 	.word	0x00011d3d

00012fa4 <vesc_get_pwm>:
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);

	send_packet(send_pack);
}

void vesc_get_pwm(){
   12fa4:	b590      	push	{r4, r7, lr}
   12fa6:	4c30      	ldr	r4, [pc, #192]	; (13068 <vesc_get_pwm+0xc4>)
   12fa8:	44a5      	add	sp, r4
   12faa:	af7e      	add	r7, sp, #504	; 0x1f8
	if(!SEND_VESC_CHUCK)
   12fac:	4b2f      	ldr	r3, [pc, #188]	; (1306c <vesc_get_pwm+0xc8>)
   12fae:	781b      	ldrb	r3, [r3, #0]
   12fb0:	2201      	movs	r2, #1
   12fb2:	4053      	eors	r3, r2
   12fb4:	b2db      	uxtb	r3, r3
   12fb6:	2b00      	cmp	r3, #0
   12fb8:	d050      	beq.n	1305c <vesc_get_pwm+0xb8>
	{
		struct uart_packet send_pack;

		send_pack.start = 0x02;
   12fba:	4b2d      	ldr	r3, [pc, #180]	; (13070 <vesc_get_pwm+0xcc>)
   12fbc:	2282      	movs	r2, #130	; 0x82
   12fbe:	0092      	lsls	r2, r2, #2
   12fc0:	4694      	mov	ip, r2
   12fc2:	44bc      	add	ip, r7
   12fc4:	4463      	add	r3, ip
   12fc6:	2202      	movs	r2, #2
   12fc8:	701a      	strb	r2, [r3, #0]
		send_pack.len[0] = 0x01;
   12fca:	4b29      	ldr	r3, [pc, #164]	; (13070 <vesc_get_pwm+0xcc>)
   12fcc:	2282      	movs	r2, #130	; 0x82
   12fce:	0092      	lsls	r2, r2, #2
   12fd0:	4694      	mov	ip, r2
   12fd2:	44bc      	add	ip, r7
   12fd4:	4463      	add	r3, ip
   12fd6:	2201      	movs	r2, #1
   12fd8:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_DECODED_PPM;
   12fda:	4b26      	ldr	r3, [pc, #152]	; (13074 <vesc_get_pwm+0xd0>)
   12fdc:	781a      	ldrb	r2, [r3, #0]
   12fde:	4b24      	ldr	r3, [pc, #144]	; (13070 <vesc_get_pwm+0xcc>)
   12fe0:	2182      	movs	r1, #130	; 0x82
   12fe2:	0089      	lsls	r1, r1, #2
   12fe4:	468c      	mov	ip, r1
   12fe6:	44bc      	add	ip, r7
   12fe8:	4463      	add	r3, ip
   12fea:	70da      	strb	r2, [r3, #3]
		uint16_t crc = crc16(send_pack.payload, 1);
   12fec:	4b22      	ldr	r3, [pc, #136]	; (13078 <vesc_get_pwm+0xd4>)
   12fee:	18fc      	adds	r4, r7, r3
   12ff0:	003b      	movs	r3, r7
   12ff2:	3303      	adds	r3, #3
   12ff4:	2101      	movs	r1, #1
   12ff6:	0018      	movs	r0, r3
   12ff8:	4b20      	ldr	r3, [pc, #128]	; (1307c <vesc_get_pwm+0xd8>)
   12ffa:	4798      	blx	r3
   12ffc:	0003      	movs	r3, r0
   12ffe:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   13000:	4b1d      	ldr	r3, [pc, #116]	; (13078 <vesc_get_pwm+0xd4>)
   13002:	18fb      	adds	r3, r7, r3
   13004:	881b      	ldrh	r3, [r3, #0]
   13006:	0a1b      	lsrs	r3, r3, #8
   13008:	b29b      	uxth	r3, r3
   1300a:	b2d9      	uxtb	r1, r3
   1300c:	4b18      	ldr	r3, [pc, #96]	; (13070 <vesc_get_pwm+0xcc>)
   1300e:	2282      	movs	r2, #130	; 0x82
   13010:	0092      	lsls	r2, r2, #2
   13012:	4694      	mov	ip, r2
   13014:	44bc      	add	ip, r7
   13016:	4463      	add	r3, ip
   13018:	4a19      	ldr	r2, [pc, #100]	; (13080 <vesc_get_pwm+0xdc>)
   1301a:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   1301c:	4b16      	ldr	r3, [pc, #88]	; (13078 <vesc_get_pwm+0xd4>)
   1301e:	18fb      	adds	r3, r7, r3
   13020:	881b      	ldrh	r3, [r3, #0]
   13022:	b2d9      	uxtb	r1, r3
   13024:	4b12      	ldr	r3, [pc, #72]	; (13070 <vesc_get_pwm+0xcc>)
   13026:	2282      	movs	r2, #130	; 0x82
   13028:	0092      	lsls	r2, r2, #2
   1302a:	18ba      	adds	r2, r7, r2
   1302c:	18d2      	adds	r2, r2, r3
   1302e:	2381      	movs	r3, #129	; 0x81
   13030:	009b      	lsls	r3, r3, #2
   13032:	54d1      	strb	r1, [r2, r3]

		send_packet(send_pack);
   13034:	4b0e      	ldr	r3, [pc, #56]	; (13070 <vesc_get_pwm+0xcc>)
   13036:	2282      	movs	r2, #130	; 0x82
   13038:	0092      	lsls	r2, r2, #2
   1303a:	18ba      	adds	r2, r7, r2
   1303c:	18d4      	adds	r4, r2, r3
   1303e:	466b      	mov	r3, sp
   13040:	0018      	movs	r0, r3
   13042:	0021      	movs	r1, r4
   13044:	3110      	adds	r1, #16
   13046:	23fb      	movs	r3, #251	; 0xfb
   13048:	005b      	lsls	r3, r3, #1
   1304a:	001a      	movs	r2, r3
   1304c:	4b0d      	ldr	r3, [pc, #52]	; (13084 <vesc_get_pwm+0xe0>)
   1304e:	4798      	blx	r3
   13050:	6820      	ldr	r0, [r4, #0]
   13052:	6861      	ldr	r1, [r4, #4]
   13054:	68a2      	ldr	r2, [r4, #8]
   13056:	68e3      	ldr	r3, [r4, #12]
   13058:	4c0b      	ldr	r4, [pc, #44]	; (13088 <vesc_get_pwm+0xe4>)
   1305a:	47a0      	blx	r4
	}
}
   1305c:	46c0      	nop			; (mov r8, r8)
   1305e:	46bd      	mov	sp, r7
   13060:	2383      	movs	r3, #131	; 0x83
   13062:	009b      	lsls	r3, r3, #2
   13064:	449d      	add	sp, r3
   13066:	bd90      	pop	{r4, r7, pc}
   13068:	fffffbfc 	.word	0xfffffbfc
   1306c:	2000043c 	.word	0x2000043c
   13070:	fffffdf8 	.word	0xfffffdf8
   13074:	20000410 	.word	0x20000410
   13078:	00000206 	.word	0x00000206
   1307c:	00011be9 	.word	0x00011be9
   13080:	00000203 	.word	0x00000203
   13084:	0001c9a1 	.word	0x0001c9a1
   13088:	00011d3d 	.word	0x00011d3d

0001308c <vesc_get_adc>:

void vesc_get_adc(){
   1308c:	b590      	push	{r4, r7, lr}
   1308e:	4c30      	ldr	r4, [pc, #192]	; (13150 <vesc_get_adc+0xc4>)
   13090:	44a5      	add	sp, r4
   13092:	af7e      	add	r7, sp, #504	; 0x1f8
	if(!SEND_VESC_CHUCK)
   13094:	4b2f      	ldr	r3, [pc, #188]	; (13154 <vesc_get_adc+0xc8>)
   13096:	781b      	ldrb	r3, [r3, #0]
   13098:	2201      	movs	r2, #1
   1309a:	4053      	eors	r3, r2
   1309c:	b2db      	uxtb	r3, r3
   1309e:	2b00      	cmp	r3, #0
   130a0:	d050      	beq.n	13144 <vesc_get_adc+0xb8>
	{
		struct uart_packet send_pack;

		send_pack.start = 0x02;
   130a2:	4b2d      	ldr	r3, [pc, #180]	; (13158 <vesc_get_adc+0xcc>)
   130a4:	2282      	movs	r2, #130	; 0x82
   130a6:	0092      	lsls	r2, r2, #2
   130a8:	4694      	mov	ip, r2
   130aa:	44bc      	add	ip, r7
   130ac:	4463      	add	r3, ip
   130ae:	2202      	movs	r2, #2
   130b0:	701a      	strb	r2, [r3, #0]
		send_pack.len[0] = 0x01;
   130b2:	4b29      	ldr	r3, [pc, #164]	; (13158 <vesc_get_adc+0xcc>)
   130b4:	2282      	movs	r2, #130	; 0x82
   130b6:	0092      	lsls	r2, r2, #2
   130b8:	4694      	mov	ip, r2
   130ba:	44bc      	add	ip, r7
   130bc:	4463      	add	r3, ip
   130be:	2201      	movs	r2, #1
   130c0:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_DECODED_ADC;
   130c2:	4b26      	ldr	r3, [pc, #152]	; (1315c <vesc_get_adc+0xd0>)
   130c4:	781a      	ldrb	r2, [r3, #0]
   130c6:	4b24      	ldr	r3, [pc, #144]	; (13158 <vesc_get_adc+0xcc>)
   130c8:	2182      	movs	r1, #130	; 0x82
   130ca:	0089      	lsls	r1, r1, #2
   130cc:	468c      	mov	ip, r1
   130ce:	44bc      	add	ip, r7
   130d0:	4463      	add	r3, ip
   130d2:	70da      	strb	r2, [r3, #3]
		uint16_t crc = crc16(send_pack.payload, 1);
   130d4:	4b22      	ldr	r3, [pc, #136]	; (13160 <vesc_get_adc+0xd4>)
   130d6:	18fc      	adds	r4, r7, r3
   130d8:	003b      	movs	r3, r7
   130da:	3303      	adds	r3, #3
   130dc:	2101      	movs	r1, #1
   130de:	0018      	movs	r0, r3
   130e0:	4b20      	ldr	r3, [pc, #128]	; (13164 <vesc_get_adc+0xd8>)
   130e2:	4798      	blx	r3
   130e4:	0003      	movs	r3, r0
   130e6:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   130e8:	4b1d      	ldr	r3, [pc, #116]	; (13160 <vesc_get_adc+0xd4>)
   130ea:	18fb      	adds	r3, r7, r3
   130ec:	881b      	ldrh	r3, [r3, #0]
   130ee:	0a1b      	lsrs	r3, r3, #8
   130f0:	b29b      	uxth	r3, r3
   130f2:	b2d9      	uxtb	r1, r3
   130f4:	4b18      	ldr	r3, [pc, #96]	; (13158 <vesc_get_adc+0xcc>)
   130f6:	2282      	movs	r2, #130	; 0x82
   130f8:	0092      	lsls	r2, r2, #2
   130fa:	4694      	mov	ip, r2
   130fc:	44bc      	add	ip, r7
   130fe:	4463      	add	r3, ip
   13100:	4a19      	ldr	r2, [pc, #100]	; (13168 <vesc_get_adc+0xdc>)
   13102:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   13104:	4b16      	ldr	r3, [pc, #88]	; (13160 <vesc_get_adc+0xd4>)
   13106:	18fb      	adds	r3, r7, r3
   13108:	881b      	ldrh	r3, [r3, #0]
   1310a:	b2d9      	uxtb	r1, r3
   1310c:	4b12      	ldr	r3, [pc, #72]	; (13158 <vesc_get_adc+0xcc>)
   1310e:	2282      	movs	r2, #130	; 0x82
   13110:	0092      	lsls	r2, r2, #2
   13112:	18ba      	adds	r2, r7, r2
   13114:	18d2      	adds	r2, r2, r3
   13116:	2381      	movs	r3, #129	; 0x81
   13118:	009b      	lsls	r3, r3, #2
   1311a:	54d1      	strb	r1, [r2, r3]

		send_packet(send_pack);
   1311c:	4b0e      	ldr	r3, [pc, #56]	; (13158 <vesc_get_adc+0xcc>)
   1311e:	2282      	movs	r2, #130	; 0x82
   13120:	0092      	lsls	r2, r2, #2
   13122:	18ba      	adds	r2, r7, r2
   13124:	18d4      	adds	r4, r2, r3
   13126:	466b      	mov	r3, sp
   13128:	0018      	movs	r0, r3
   1312a:	0021      	movs	r1, r4
   1312c:	3110      	adds	r1, #16
   1312e:	23fb      	movs	r3, #251	; 0xfb
   13130:	005b      	lsls	r3, r3, #1
   13132:	001a      	movs	r2, r3
   13134:	4b0d      	ldr	r3, [pc, #52]	; (1316c <vesc_get_adc+0xe0>)
   13136:	4798      	blx	r3
   13138:	6820      	ldr	r0, [r4, #0]
   1313a:	6861      	ldr	r1, [r4, #4]
   1313c:	68a2      	ldr	r2, [r4, #8]
   1313e:	68e3      	ldr	r3, [r4, #12]
   13140:	4c0b      	ldr	r4, [pc, #44]	; (13170 <vesc_get_adc+0xe4>)
   13142:	47a0      	blx	r4
	}
}
   13144:	46c0      	nop			; (mov r8, r8)
   13146:	46bd      	mov	sp, r7
   13148:	2383      	movs	r3, #131	; 0x83
   1314a:	009b      	lsls	r3, r3, #2
   1314c:	449d      	add	sp, r3
   1314e:	bd90      	pop	{r4, r7, pc}
   13150:	fffffbfc 	.word	0xfffffbfc
   13154:	2000043c 	.word	0x2000043c
   13158:	fffffdf8 	.word	0xfffffdf8
   1315c:	20000411 	.word	0x20000411
   13160:	00000206 	.word	0x00000206
   13164:	00011be9 	.word	0x00011be9
   13168:	00000203 	.word	0x00000203
   1316c:	0001c9a1 	.word	0x0001c9a1
   13170:	00011d3d 	.word	0x00011d3d

00013174 <vesc_get_chuck>:

void vesc_get_chuck(){
   13174:	b590      	push	{r4, r7, lr}
   13176:	4c2d      	ldr	r4, [pc, #180]	; (1322c <vesc_get_chuck+0xb8>)
   13178:	44a5      	add	sp, r4
   1317a:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
   1317c:	4b2c      	ldr	r3, [pc, #176]	; (13230 <vesc_get_chuck+0xbc>)
   1317e:	2282      	movs	r2, #130	; 0x82
   13180:	0092      	lsls	r2, r2, #2
   13182:	4694      	mov	ip, r2
   13184:	44bc      	add	ip, r7
   13186:	4463      	add	r3, ip
   13188:	2202      	movs	r2, #2
   1318a:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
   1318c:	4b28      	ldr	r3, [pc, #160]	; (13230 <vesc_get_chuck+0xbc>)
   1318e:	2282      	movs	r2, #130	; 0x82
   13190:	0092      	lsls	r2, r2, #2
   13192:	4694      	mov	ip, r2
   13194:	44bc      	add	ip, r7
   13196:	4463      	add	r3, ip
   13198:	2201      	movs	r2, #1
   1319a:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_DECODED_CHUK;
   1319c:	4b25      	ldr	r3, [pc, #148]	; (13234 <vesc_get_chuck+0xc0>)
   1319e:	781a      	ldrb	r2, [r3, #0]
   131a0:	4b23      	ldr	r3, [pc, #140]	; (13230 <vesc_get_chuck+0xbc>)
   131a2:	2182      	movs	r1, #130	; 0x82
   131a4:	0089      	lsls	r1, r1, #2
   131a6:	468c      	mov	ip, r1
   131a8:	44bc      	add	ip, r7
   131aa:	4463      	add	r3, ip
   131ac:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
   131ae:	4b22      	ldr	r3, [pc, #136]	; (13238 <vesc_get_chuck+0xc4>)
   131b0:	18fc      	adds	r4, r7, r3
   131b2:	003b      	movs	r3, r7
   131b4:	3303      	adds	r3, #3
   131b6:	2101      	movs	r1, #1
   131b8:	0018      	movs	r0, r3
   131ba:	4b20      	ldr	r3, [pc, #128]	; (1323c <vesc_get_chuck+0xc8>)
   131bc:	4798      	blx	r3
   131be:	0003      	movs	r3, r0
   131c0:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   131c2:	4b1d      	ldr	r3, [pc, #116]	; (13238 <vesc_get_chuck+0xc4>)
   131c4:	18fb      	adds	r3, r7, r3
   131c6:	881b      	ldrh	r3, [r3, #0]
   131c8:	0a1b      	lsrs	r3, r3, #8
   131ca:	b29b      	uxth	r3, r3
   131cc:	b2d9      	uxtb	r1, r3
   131ce:	4b18      	ldr	r3, [pc, #96]	; (13230 <vesc_get_chuck+0xbc>)
   131d0:	2282      	movs	r2, #130	; 0x82
   131d2:	0092      	lsls	r2, r2, #2
   131d4:	4694      	mov	ip, r2
   131d6:	44bc      	add	ip, r7
   131d8:	4463      	add	r3, ip
   131da:	4a19      	ldr	r2, [pc, #100]	; (13240 <vesc_get_chuck+0xcc>)
   131dc:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   131de:	4b16      	ldr	r3, [pc, #88]	; (13238 <vesc_get_chuck+0xc4>)
   131e0:	18fb      	adds	r3, r7, r3
   131e2:	881b      	ldrh	r3, [r3, #0]
   131e4:	b2d9      	uxtb	r1, r3
   131e6:	4b12      	ldr	r3, [pc, #72]	; (13230 <vesc_get_chuck+0xbc>)
   131e8:	2282      	movs	r2, #130	; 0x82
   131ea:	0092      	lsls	r2, r2, #2
   131ec:	18ba      	adds	r2, r7, r2
   131ee:	18d2      	adds	r2, r2, r3
   131f0:	2381      	movs	r3, #129	; 0x81
   131f2:	009b      	lsls	r3, r3, #2
   131f4:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
   131f6:	4b0e      	ldr	r3, [pc, #56]	; (13230 <vesc_get_chuck+0xbc>)
   131f8:	2282      	movs	r2, #130	; 0x82
   131fa:	0092      	lsls	r2, r2, #2
   131fc:	18ba      	adds	r2, r7, r2
   131fe:	18d4      	adds	r4, r2, r3
   13200:	466b      	mov	r3, sp
   13202:	0018      	movs	r0, r3
   13204:	0021      	movs	r1, r4
   13206:	3110      	adds	r1, #16
   13208:	23fb      	movs	r3, #251	; 0xfb
   1320a:	005b      	lsls	r3, r3, #1
   1320c:	001a      	movs	r2, r3
   1320e:	4b0d      	ldr	r3, [pc, #52]	; (13244 <vesc_get_chuck+0xd0>)
   13210:	4798      	blx	r3
   13212:	6820      	ldr	r0, [r4, #0]
   13214:	6861      	ldr	r1, [r4, #4]
   13216:	68a2      	ldr	r2, [r4, #8]
   13218:	68e3      	ldr	r3, [r4, #12]
   1321a:	4c0b      	ldr	r4, [pc, #44]	; (13248 <vesc_get_chuck+0xd4>)
   1321c:	47a0      	blx	r4
}
   1321e:	46c0      	nop			; (mov r8, r8)
   13220:	46bd      	mov	sp, r7
   13222:	2383      	movs	r3, #131	; 0x83
   13224:	009b      	lsls	r3, r3, #2
   13226:	449d      	add	sp, r3
   13228:	bd90      	pop	{r4, r7, pc}
   1322a:	46c0      	nop			; (mov r8, r8)
   1322c:	fffffbfc 	.word	0xfffffbfc
   13230:	fffffdf8 	.word	0xfffffdf8
   13234:	20000412 	.word	0x20000412
   13238:	00000206 	.word	0x00000206
   1323c:	00011be9 	.word	0x00011be9
   13240:	00000203 	.word	0x00000203
   13244:	0001c9a1 	.word	0x0001c9a1
   13248:	00011d3d 	.word	0x00011d3d

0001324c <vesc_set_chuck>:

void vesc_set_chuck(){
   1324c:	b590      	push	{r4, r7, lr}
   1324e:	4c64      	ldr	r4, [pc, #400]	; (133e0 <vesc_set_chuck+0x194>)
   13250:	44a5      	add	sp, r4
   13252:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
   13254:	4b63      	ldr	r3, [pc, #396]	; (133e4 <vesc_set_chuck+0x198>)
   13256:	2282      	movs	r2, #130	; 0x82
   13258:	0092      	lsls	r2, r2, #2
   1325a:	4694      	mov	ip, r2
   1325c:	44bc      	add	ip, r7
   1325e:	4463      	add	r3, ip
   13260:	2202      	movs	r2, #2
   13262:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x0B;
   13264:	4b5f      	ldr	r3, [pc, #380]	; (133e4 <vesc_set_chuck+0x198>)
   13266:	2282      	movs	r2, #130	; 0x82
   13268:	0092      	lsls	r2, r2, #2
   1326a:	4694      	mov	ip, r2
   1326c:	44bc      	add	ip, r7
   1326e:	4463      	add	r3, ip
   13270:	220b      	movs	r2, #11
   13272:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_SET_CHUCK_DATA;
   13274:	4b5c      	ldr	r3, [pc, #368]	; (133e8 <vesc_set_chuck+0x19c>)
   13276:	781a      	ldrb	r2, [r3, #0]
   13278:	4b5a      	ldr	r3, [pc, #360]	; (133e4 <vesc_set_chuck+0x198>)
   1327a:	2182      	movs	r1, #130	; 0x82
   1327c:	0089      	lsls	r1, r1, #2
   1327e:	468c      	mov	ip, r1
   13280:	44bc      	add	ip, r7
   13282:	4463      	add	r3, ip
   13284:	70da      	strb	r2, [r3, #3]
	send_pack.payload[1] = send_chuck_struct.js_x;
   13286:	4b59      	ldr	r3, [pc, #356]	; (133ec <vesc_set_chuck+0x1a0>)
   13288:	781b      	ldrb	r3, [r3, #0]
   1328a:	b25b      	sxtb	r3, r3
   1328c:	b2da      	uxtb	r2, r3
   1328e:	4b55      	ldr	r3, [pc, #340]	; (133e4 <vesc_set_chuck+0x198>)
   13290:	2182      	movs	r1, #130	; 0x82
   13292:	0089      	lsls	r1, r1, #2
   13294:	468c      	mov	ip, r1
   13296:	44bc      	add	ip, r7
   13298:	4463      	add	r3, ip
   1329a:	711a      	strb	r2, [r3, #4]
	send_pack.payload[2] = send_chuck_struct.js_y;
   1329c:	4b53      	ldr	r3, [pc, #332]	; (133ec <vesc_set_chuck+0x1a0>)
   1329e:	785b      	ldrb	r3, [r3, #1]
   132a0:	b25b      	sxtb	r3, r3
   132a2:	b2da      	uxtb	r2, r3
   132a4:	4b4f      	ldr	r3, [pc, #316]	; (133e4 <vesc_set_chuck+0x198>)
   132a6:	2182      	movs	r1, #130	; 0x82
   132a8:	0089      	lsls	r1, r1, #2
   132aa:	468c      	mov	ip, r1
   132ac:	44bc      	add	ip, r7
   132ae:	4463      	add	r3, ip
   132b0:	715a      	strb	r2, [r3, #5]
	send_pack.payload[3] = send_chuck_struct.bt_c;
   132b2:	4b4e      	ldr	r3, [pc, #312]	; (133ec <vesc_set_chuck+0x1a0>)
   132b4:	7a1b      	ldrb	r3, [r3, #8]
   132b6:	001a      	movs	r2, r3
   132b8:	4b4a      	ldr	r3, [pc, #296]	; (133e4 <vesc_set_chuck+0x198>)
   132ba:	2182      	movs	r1, #130	; 0x82
   132bc:	0089      	lsls	r1, r1, #2
   132be:	468c      	mov	ip, r1
   132c0:	44bc      	add	ip, r7
   132c2:	4463      	add	r3, ip
   132c4:	719a      	strb	r2, [r3, #6]
	send_pack.payload[4] = send_chuck_struct.bt_z;
   132c6:	4b49      	ldr	r3, [pc, #292]	; (133ec <vesc_set_chuck+0x1a0>)
   132c8:	7a5b      	ldrb	r3, [r3, #9]
   132ca:	001a      	movs	r2, r3
   132cc:	4b45      	ldr	r3, [pc, #276]	; (133e4 <vesc_set_chuck+0x198>)
   132ce:	2182      	movs	r1, #130	; 0x82
   132d0:	0089      	lsls	r1, r1, #2
   132d2:	468c      	mov	ip, r1
   132d4:	44bc      	add	ip, r7
   132d6:	4463      	add	r3, ip
   132d8:	71da      	strb	r2, [r3, #7]
	send_pack.payload[5] = (send_chuck_struct.acc_x & 0xF0) >> 8;
   132da:	4b42      	ldr	r3, [pc, #264]	; (133e4 <vesc_set_chuck+0x198>)
   132dc:	2282      	movs	r2, #130	; 0x82
   132de:	0092      	lsls	r2, r2, #2
   132e0:	4694      	mov	ip, r2
   132e2:	44bc      	add	ip, r7
   132e4:	4463      	add	r3, ip
   132e6:	2200      	movs	r2, #0
   132e8:	721a      	strb	r2, [r3, #8]
	send_pack.payload[6] = (send_chuck_struct.acc_x & 0x0F);
   132ea:	4b40      	ldr	r3, [pc, #256]	; (133ec <vesc_set_chuck+0x1a0>)
   132ec:	2202      	movs	r2, #2
   132ee:	5e9b      	ldrsh	r3, [r3, r2]
   132f0:	b2db      	uxtb	r3, r3
   132f2:	220f      	movs	r2, #15
   132f4:	4013      	ands	r3, r2
   132f6:	b2da      	uxtb	r2, r3
   132f8:	4b3a      	ldr	r3, [pc, #232]	; (133e4 <vesc_set_chuck+0x198>)
   132fa:	2182      	movs	r1, #130	; 0x82
   132fc:	0089      	lsls	r1, r1, #2
   132fe:	468c      	mov	ip, r1
   13300:	44bc      	add	ip, r7
   13302:	4463      	add	r3, ip
   13304:	725a      	strb	r2, [r3, #9]
	send_pack.payload[7] = (send_chuck_struct.acc_y & 0xF0) >> 8;
   13306:	4b37      	ldr	r3, [pc, #220]	; (133e4 <vesc_set_chuck+0x198>)
   13308:	2282      	movs	r2, #130	; 0x82
   1330a:	0092      	lsls	r2, r2, #2
   1330c:	4694      	mov	ip, r2
   1330e:	44bc      	add	ip, r7
   13310:	4463      	add	r3, ip
   13312:	2200      	movs	r2, #0
   13314:	729a      	strb	r2, [r3, #10]
	send_pack.payload[8] = (send_chuck_struct.acc_y & 0x0F);
   13316:	4b35      	ldr	r3, [pc, #212]	; (133ec <vesc_set_chuck+0x1a0>)
   13318:	2204      	movs	r2, #4
   1331a:	5e9b      	ldrsh	r3, [r3, r2]
   1331c:	b2db      	uxtb	r3, r3
   1331e:	220f      	movs	r2, #15
   13320:	4013      	ands	r3, r2
   13322:	b2da      	uxtb	r2, r3
   13324:	4b2f      	ldr	r3, [pc, #188]	; (133e4 <vesc_set_chuck+0x198>)
   13326:	2182      	movs	r1, #130	; 0x82
   13328:	0089      	lsls	r1, r1, #2
   1332a:	468c      	mov	ip, r1
   1332c:	44bc      	add	ip, r7
   1332e:	4463      	add	r3, ip
   13330:	72da      	strb	r2, [r3, #11]
	send_pack.payload[9] = (send_chuck_struct.acc_z & 0xF0) >> 8;
   13332:	4b2c      	ldr	r3, [pc, #176]	; (133e4 <vesc_set_chuck+0x198>)
   13334:	2282      	movs	r2, #130	; 0x82
   13336:	0092      	lsls	r2, r2, #2
   13338:	4694      	mov	ip, r2
   1333a:	44bc      	add	ip, r7
   1333c:	4463      	add	r3, ip
   1333e:	2200      	movs	r2, #0
   13340:	731a      	strb	r2, [r3, #12]
	send_pack.payload[10] = (send_chuck_struct.acc_z & 0x0F);
   13342:	4b2a      	ldr	r3, [pc, #168]	; (133ec <vesc_set_chuck+0x1a0>)
   13344:	2206      	movs	r2, #6
   13346:	5e9b      	ldrsh	r3, [r3, r2]
   13348:	b2db      	uxtb	r3, r3
   1334a:	220f      	movs	r2, #15
   1334c:	4013      	ands	r3, r2
   1334e:	b2da      	uxtb	r2, r3
   13350:	4b24      	ldr	r3, [pc, #144]	; (133e4 <vesc_set_chuck+0x198>)
   13352:	2182      	movs	r1, #130	; 0x82
   13354:	0089      	lsls	r1, r1, #2
   13356:	468c      	mov	ip, r1
   13358:	44bc      	add	ip, r7
   1335a:	4463      	add	r3, ip
   1335c:	735a      	strb	r2, [r3, #13]
	uint16_t crc = crc16(send_pack.payload, 11);
   1335e:	4b24      	ldr	r3, [pc, #144]	; (133f0 <vesc_set_chuck+0x1a4>)
   13360:	18fc      	adds	r4, r7, r3
   13362:	003b      	movs	r3, r7
   13364:	3303      	adds	r3, #3
   13366:	210b      	movs	r1, #11
   13368:	0018      	movs	r0, r3
   1336a:	4b22      	ldr	r3, [pc, #136]	; (133f4 <vesc_set_chuck+0x1a8>)
   1336c:	4798      	blx	r3
   1336e:	0003      	movs	r3, r0
   13370:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
   13372:	4b1f      	ldr	r3, [pc, #124]	; (133f0 <vesc_set_chuck+0x1a4>)
   13374:	18fb      	adds	r3, r7, r3
   13376:	881b      	ldrh	r3, [r3, #0]
   13378:	0a1b      	lsrs	r3, r3, #8
   1337a:	b29b      	uxth	r3, r3
   1337c:	b2d9      	uxtb	r1, r3
   1337e:	4b19      	ldr	r3, [pc, #100]	; (133e4 <vesc_set_chuck+0x198>)
   13380:	2282      	movs	r2, #130	; 0x82
   13382:	0092      	lsls	r2, r2, #2
   13384:	4694      	mov	ip, r2
   13386:	44bc      	add	ip, r7
   13388:	4463      	add	r3, ip
   1338a:	4a1b      	ldr	r2, [pc, #108]	; (133f8 <vesc_set_chuck+0x1ac>)
   1338c:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
   1338e:	4b18      	ldr	r3, [pc, #96]	; (133f0 <vesc_set_chuck+0x1a4>)
   13390:	18fb      	adds	r3, r7, r3
   13392:	881b      	ldrh	r3, [r3, #0]
   13394:	b2d9      	uxtb	r1, r3
   13396:	4b13      	ldr	r3, [pc, #76]	; (133e4 <vesc_set_chuck+0x198>)
   13398:	2282      	movs	r2, #130	; 0x82
   1339a:	0092      	lsls	r2, r2, #2
   1339c:	18ba      	adds	r2, r7, r2
   1339e:	18d2      	adds	r2, r2, r3
   133a0:	2381      	movs	r3, #129	; 0x81
   133a2:	009b      	lsls	r3, r3, #2
   133a4:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
   133a6:	4b0f      	ldr	r3, [pc, #60]	; (133e4 <vesc_set_chuck+0x198>)
   133a8:	2282      	movs	r2, #130	; 0x82
   133aa:	0092      	lsls	r2, r2, #2
   133ac:	18ba      	adds	r2, r7, r2
   133ae:	18d4      	adds	r4, r2, r3
   133b0:	466b      	mov	r3, sp
   133b2:	0018      	movs	r0, r3
   133b4:	0021      	movs	r1, r4
   133b6:	3110      	adds	r1, #16
   133b8:	23fb      	movs	r3, #251	; 0xfb
   133ba:	005b      	lsls	r3, r3, #1
   133bc:	001a      	movs	r2, r3
   133be:	4b0f      	ldr	r3, [pc, #60]	; (133fc <vesc_set_chuck+0x1b0>)
   133c0:	4798      	blx	r3
   133c2:	6820      	ldr	r0, [r4, #0]
   133c4:	6861      	ldr	r1, [r4, #4]
   133c6:	68a2      	ldr	r2, [r4, #8]
   133c8:	68e3      	ldr	r3, [r4, #12]
   133ca:	4c0d      	ldr	r4, [pc, #52]	; (13400 <vesc_set_chuck+0x1b4>)
   133cc:	47a0      	blx	r4
	HOLD_FOR_REPLY = false;
   133ce:	4b0d      	ldr	r3, [pc, #52]	; (13404 <vesc_set_chuck+0x1b8>)
   133d0:	2200      	movs	r2, #0
   133d2:	701a      	strb	r2, [r3, #0]
}
   133d4:	46c0      	nop			; (mov r8, r8)
   133d6:	46bd      	mov	sp, r7
   133d8:	2383      	movs	r3, #131	; 0x83
   133da:	009b      	lsls	r3, r3, #2
   133dc:	449d      	add	sp, r3
   133de:	bd90      	pop	{r4, r7, pc}
   133e0:	fffffbfc 	.word	0xfffffbfc
   133e4:	fffffdf8 	.word	0xfffffdf8
   133e8:	20000413 	.word	0x20000413
   133ec:	200005bc 	.word	0x200005bc
   133f0:	00000206 	.word	0x00000206
   133f4:	00011be9 	.word	0x00011be9
   133f8:	00000203 	.word	0x00000203
   133fc:	0001c9a1 	.word	0x0001c9a1
   13400:	00011d3d 	.word	0x00011d3d
   13404:	20000438 	.word	0x20000438

00013408 <vesc_read_all>:
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);

	send_packet(send_pack);
}

void vesc_read_all(){
   13408:	b580      	push	{r7, lr}
   1340a:	af00      	add	r7, sp, #0
	static uint8_t read_index = 0;
	if(HOLD_FOR_REPLY && check_timer_expired(&vesc_usart_time, vesc_usart_timeout))
   1340c:	4b5d      	ldr	r3, [pc, #372]	; (13584 <vesc_read_all+0x17c>)
   1340e:	781b      	ldrb	r3, [r3, #0]
   13410:	2b00      	cmp	r3, #0
   13412:	d00b      	beq.n	1342c <vesc_read_all+0x24>
   13414:	4b5c      	ldr	r3, [pc, #368]	; (13588 <vesc_read_all+0x180>)
   13416:	681a      	ldr	r2, [r3, #0]
   13418:	4b5c      	ldr	r3, [pc, #368]	; (1358c <vesc_read_all+0x184>)
   1341a:	0011      	movs	r1, r2
   1341c:	0018      	movs	r0, r3
   1341e:	4b5c      	ldr	r3, [pc, #368]	; (13590 <vesc_read_all+0x188>)
   13420:	4798      	blx	r3
   13422:	1e03      	subs	r3, r0, #0
   13424:	d002      	beq.n	1342c <vesc_read_all+0x24>
		HOLD_FOR_REPLY = false;
   13426:	4b57      	ldr	r3, [pc, #348]	; (13584 <vesc_read_all+0x17c>)
   13428:	2200      	movs	r2, #0
   1342a:	701a      	strb	r2, [r3, #0]
	
	if(!HOLD_FOR_REPLY){
   1342c:	4b55      	ldr	r3, [pc, #340]	; (13584 <vesc_read_all+0x17c>)
   1342e:	781b      	ldrb	r3, [r3, #0]
   13430:	2201      	movs	r2, #1
   13432:	4053      	eors	r3, r2
   13434:	b2db      	uxtb	r3, r3
   13436:	2b00      	cmp	r3, #0
   13438:	d100      	bne.n	1343c <vesc_read_all+0x34>
   1343a:	e094      	b.n	13566 <vesc_read_all+0x15e>
		if(check_timer_expired(&vesc_usart_time, VESC_UART_PERIOD)){
   1343c:	4b53      	ldr	r3, [pc, #332]	; (1358c <vesc_read_all+0x184>)
   1343e:	2114      	movs	r1, #20
   13440:	0018      	movs	r0, r3
   13442:	4b53      	ldr	r3, [pc, #332]	; (13590 <vesc_read_all+0x188>)
   13444:	4798      	blx	r3
   13446:	1e03      	subs	r3, r0, #0
   13448:	d100      	bne.n	1344c <vesc_read_all+0x44>
   1344a:	e08c      	b.n	13566 <vesc_read_all+0x15e>
			switch(read_index){
   1344c:	4b51      	ldr	r3, [pc, #324]	; (13594 <vesc_read_all+0x18c>)
   1344e:	781b      	ldrb	r3, [r3, #0]
   13450:	2b05      	cmp	r3, #5
   13452:	d900      	bls.n	13456 <vesc_read_all+0x4e>
   13454:	e087      	b.n	13566 <vesc_read_all+0x15e>
   13456:	009a      	lsls	r2, r3, #2
   13458:	4b4f      	ldr	r3, [pc, #316]	; (13598 <vesc_read_all+0x190>)
   1345a:	18d3      	adds	r3, r2, r3
   1345c:	681b      	ldr	r3, [r3, #0]
   1345e:	469f      	mov	pc, r3
				case 0:
				if(!READ_VESC_PWM){
   13460:	4b4e      	ldr	r3, [pc, #312]	; (1359c <vesc_read_all+0x194>)
   13462:	781b      	ldrb	r3, [r3, #0]
   13464:	2201      	movs	r2, #1
   13466:	4053      	eors	r3, r2
   13468:	b2db      	uxtb	r3, r3
   1346a:	2b00      	cmp	r3, #0
   1346c:	d006      	beq.n	1347c <vesc_read_all+0x74>
					read_index++;
   1346e:	4b49      	ldr	r3, [pc, #292]	; (13594 <vesc_read_all+0x18c>)
   13470:	781b      	ldrb	r3, [r3, #0]
   13472:	3301      	adds	r3, #1
   13474:	b2da      	uxtb	r2, r3
   13476:	4b47      	ldr	r3, [pc, #284]	; (13594 <vesc_read_all+0x18c>)
   13478:	701a      	strb	r2, [r3, #0]
				} else {
					read_index++;
					vesc_get_pwm();
				}
				break;
   1347a:	e074      	b.n	13566 <vesc_read_all+0x15e>
					read_index++;
   1347c:	4b45      	ldr	r3, [pc, #276]	; (13594 <vesc_read_all+0x18c>)
   1347e:	781b      	ldrb	r3, [r3, #0]
   13480:	3301      	adds	r3, #1
   13482:	b2da      	uxtb	r2, r3
   13484:	4b43      	ldr	r3, [pc, #268]	; (13594 <vesc_read_all+0x18c>)
   13486:	701a      	strb	r2, [r3, #0]
					vesc_get_pwm();
   13488:	4b45      	ldr	r3, [pc, #276]	; (135a0 <vesc_read_all+0x198>)
   1348a:	4798      	blx	r3
				break;
   1348c:	e06b      	b.n	13566 <vesc_read_all+0x15e>
				case 1:
				if(!READ_VESC_FW){
   1348e:	4b45      	ldr	r3, [pc, #276]	; (135a4 <vesc_read_all+0x19c>)
   13490:	781b      	ldrb	r3, [r3, #0]
   13492:	2201      	movs	r2, #1
   13494:	4053      	eors	r3, r2
   13496:	b2db      	uxtb	r3, r3
   13498:	2b00      	cmp	r3, #0
   1349a:	d006      	beq.n	134aa <vesc_read_all+0xa2>
					read_index++;
   1349c:	4b3d      	ldr	r3, [pc, #244]	; (13594 <vesc_read_all+0x18c>)
   1349e:	781b      	ldrb	r3, [r3, #0]
   134a0:	3301      	adds	r3, #1
   134a2:	b2da      	uxtb	r2, r3
   134a4:	4b3b      	ldr	r3, [pc, #236]	; (13594 <vesc_read_all+0x18c>)
   134a6:	701a      	strb	r2, [r3, #0]
				} else {
					read_index++;
					vesc_get_fw_version();
				}
				break;
   134a8:	e05d      	b.n	13566 <vesc_read_all+0x15e>
					read_index++;
   134aa:	4b3a      	ldr	r3, [pc, #232]	; (13594 <vesc_read_all+0x18c>)
   134ac:	781b      	ldrb	r3, [r3, #0]
   134ae:	3301      	adds	r3, #1
   134b0:	b2da      	uxtb	r2, r3
   134b2:	4b38      	ldr	r3, [pc, #224]	; (13594 <vesc_read_all+0x18c>)
   134b4:	701a      	strb	r2, [r3, #0]
					vesc_get_fw_version();
   134b6:	4b3c      	ldr	r3, [pc, #240]	; (135a8 <vesc_read_all+0x1a0>)
   134b8:	4798      	blx	r3
				break;
   134ba:	e054      	b.n	13566 <vesc_read_all+0x15e>
				case 2:
				if(!READ_VESC_VALS){
   134bc:	4b3b      	ldr	r3, [pc, #236]	; (135ac <vesc_read_all+0x1a4>)
   134be:	781b      	ldrb	r3, [r3, #0]
   134c0:	2201      	movs	r2, #1
   134c2:	4053      	eors	r3, r2
   134c4:	b2db      	uxtb	r3, r3
   134c6:	2b00      	cmp	r3, #0
   134c8:	d006      	beq.n	134d8 <vesc_read_all+0xd0>
					read_index++;
   134ca:	4b32      	ldr	r3, [pc, #200]	; (13594 <vesc_read_all+0x18c>)
   134cc:	781b      	ldrb	r3, [r3, #0]
   134ce:	3301      	adds	r3, #1
   134d0:	b2da      	uxtb	r2, r3
   134d2:	4b30      	ldr	r3, [pc, #192]	; (13594 <vesc_read_all+0x18c>)
   134d4:	701a      	strb	r2, [r3, #0]
				} else {
					read_index++;
					vesc_get_vals();
				}
				break;
   134d6:	e046      	b.n	13566 <vesc_read_all+0x15e>
					read_index++;
   134d8:	4b2e      	ldr	r3, [pc, #184]	; (13594 <vesc_read_all+0x18c>)
   134da:	781b      	ldrb	r3, [r3, #0]
   134dc:	3301      	adds	r3, #1
   134de:	b2da      	uxtb	r2, r3
   134e0:	4b2c      	ldr	r3, [pc, #176]	; (13594 <vesc_read_all+0x18c>)
   134e2:	701a      	strb	r2, [r3, #0]
					vesc_get_vals();
   134e4:	4b32      	ldr	r3, [pc, #200]	; (135b0 <vesc_read_all+0x1a8>)
   134e6:	4798      	blx	r3
				break;
   134e8:	e03d      	b.n	13566 <vesc_read_all+0x15e>
				case 3:
				if(!READ_VESC_CHUCK){
   134ea:	4b32      	ldr	r3, [pc, #200]	; (135b4 <vesc_read_all+0x1ac>)
   134ec:	781b      	ldrb	r3, [r3, #0]
   134ee:	2201      	movs	r2, #1
   134f0:	4053      	eors	r3, r2
   134f2:	b2db      	uxtb	r3, r3
   134f4:	2b00      	cmp	r3, #0
   134f6:	d006      	beq.n	13506 <vesc_read_all+0xfe>
					read_index++;
   134f8:	4b26      	ldr	r3, [pc, #152]	; (13594 <vesc_read_all+0x18c>)
   134fa:	781b      	ldrb	r3, [r3, #0]
   134fc:	3301      	adds	r3, #1
   134fe:	b2da      	uxtb	r2, r3
   13500:	4b24      	ldr	r3, [pc, #144]	; (13594 <vesc_read_all+0x18c>)
   13502:	701a      	strb	r2, [r3, #0]
   13504:	e007      	b.n	13516 <vesc_read_all+0x10e>
				} else {
					read_index++;
   13506:	4b23      	ldr	r3, [pc, #140]	; (13594 <vesc_read_all+0x18c>)
   13508:	781b      	ldrb	r3, [r3, #0]
   1350a:	3301      	adds	r3, #1
   1350c:	b2da      	uxtb	r2, r3
   1350e:	4b21      	ldr	r3, [pc, #132]	; (13594 <vesc_read_all+0x18c>)
   13510:	701a      	strb	r2, [r3, #0]
					vesc_get_chuck();
   13512:	4b29      	ldr	r3, [pc, #164]	; (135b8 <vesc_read_all+0x1b0>)
   13514:	4798      	blx	r3
				}
				case 4:
				if(!SEND_VESC_CHUCK){
   13516:	4b29      	ldr	r3, [pc, #164]	; (135bc <vesc_read_all+0x1b4>)
   13518:	781b      	ldrb	r3, [r3, #0]
   1351a:	2201      	movs	r2, #1
   1351c:	4053      	eors	r3, r2
   1351e:	b2db      	uxtb	r3, r3
   13520:	2b00      	cmp	r3, #0
   13522:	d006      	beq.n	13532 <vesc_read_all+0x12a>
					read_index++;
   13524:	4b1b      	ldr	r3, [pc, #108]	; (13594 <vesc_read_all+0x18c>)
   13526:	781b      	ldrb	r3, [r3, #0]
   13528:	3301      	adds	r3, #1
   1352a:	b2da      	uxtb	r2, r3
   1352c:	4b19      	ldr	r3, [pc, #100]	; (13594 <vesc_read_all+0x18c>)
   1352e:	701a      	strb	r2, [r3, #0]
				} else {
					read_index++;
					vesc_set_chuck();
				}
				break;
   13530:	e019      	b.n	13566 <vesc_read_all+0x15e>
					read_index++;
   13532:	4b18      	ldr	r3, [pc, #96]	; (13594 <vesc_read_all+0x18c>)
   13534:	781b      	ldrb	r3, [r3, #0]
   13536:	3301      	adds	r3, #1
   13538:	b2da      	uxtb	r2, r3
   1353a:	4b16      	ldr	r3, [pc, #88]	; (13594 <vesc_read_all+0x18c>)
   1353c:	701a      	strb	r2, [r3, #0]
					vesc_set_chuck();
   1353e:	4b20      	ldr	r3, [pc, #128]	; (135c0 <vesc_read_all+0x1b8>)
   13540:	4798      	blx	r3
				break;
   13542:	e010      	b.n	13566 <vesc_read_all+0x15e>
				case 5:
				if(!READ_VESC_ADC){
   13544:	4b1f      	ldr	r3, [pc, #124]	; (135c4 <vesc_read_all+0x1bc>)
   13546:	781b      	ldrb	r3, [r3, #0]
   13548:	2201      	movs	r2, #1
   1354a:	4053      	eors	r3, r2
   1354c:	b2db      	uxtb	r3, r3
   1354e:	2b00      	cmp	r3, #0
   13550:	d003      	beq.n	1355a <vesc_read_all+0x152>
					read_index=0;
   13552:	4b10      	ldr	r3, [pc, #64]	; (13594 <vesc_read_all+0x18c>)
   13554:	2200      	movs	r2, #0
   13556:	701a      	strb	r2, [r3, #0]
				} else {
					read_index=0;
					vesc_get_adc();
				}
				break;
   13558:	e004      	b.n	13564 <vesc_read_all+0x15c>
					read_index=0;
   1355a:	4b0e      	ldr	r3, [pc, #56]	; (13594 <vesc_read_all+0x18c>)
   1355c:	2200      	movs	r2, #0
   1355e:	701a      	strb	r2, [r3, #0]
					vesc_get_adc();
   13560:	4b19      	ldr	r3, [pc, #100]	; (135c8 <vesc_read_all+0x1c0>)
   13562:	4798      	blx	r3
				break;
   13564:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	
	READ_VESC_PWM = false;
   13566:	4b0d      	ldr	r3, [pc, #52]	; (1359c <vesc_read_all+0x194>)
   13568:	2200      	movs	r2, #0
   1356a:	701a      	strb	r2, [r3, #0]
	READ_VESC_FW = false;
   1356c:	4b0d      	ldr	r3, [pc, #52]	; (135a4 <vesc_read_all+0x19c>)
   1356e:	2200      	movs	r2, #0
   13570:	701a      	strb	r2, [r3, #0]
	READ_VESC_VALS = false;
   13572:	4b0e      	ldr	r3, [pc, #56]	; (135ac <vesc_read_all+0x1a4>)
   13574:	2200      	movs	r2, #0
   13576:	701a      	strb	r2, [r3, #0]
	READ_VESC_CHUCK = false;
   13578:	4b0e      	ldr	r3, [pc, #56]	; (135b4 <vesc_read_all+0x1ac>)
   1357a:	2200      	movs	r2, #0
   1357c:	701a      	strb	r2, [r3, #0]
}
   1357e:	46c0      	nop			; (mov r8, r8)
   13580:	46bd      	mov	sp, r7
   13582:	bd80      	pop	{r7, pc}
   13584:	20000438 	.word	0x20000438
   13588:	200000fc 	.word	0x200000fc
   1358c:	20000434 	.word	0x20000434
   13590:	00009fbd 	.word	0x00009fbd
   13594:	200004d8 	.word	0x200004d8
   13598:	0001d15c 	.word	0x0001d15c
   1359c:	20000439 	.word	0x20000439
   135a0:	00012fa5 	.word	0x00012fa5
   135a4:	2000043e 	.word	0x2000043e
   135a8:	00012d1d 	.word	0x00012d1d
   135ac:	2000043d 	.word	0x2000043d
   135b0:	00012df5 	.word	0x00012df5
   135b4:	2000043b 	.word	0x2000043b
   135b8:	00013175 	.word	0x00013175
   135bc:	2000043c 	.word	0x2000043c
   135c0:	0001324d 	.word	0x0001324d
   135c4:	2000043a 	.word	0x2000043a
   135c8:	0001308d 	.word	0x0001308d

000135cc <detect_vesc_firmware>:


void detect_vesc_firmware(){
   135cc:	b580      	push	{r7, lr}
   135ce:	af00      	add	r7, sp, #0
	vesc_get_fw_version();
   135d0:	4bd3      	ldr	r3, [pc, #844]	; (13920 <detect_vesc_firmware+0x354>)
   135d2:	4798      	blx	r3

	if(latest_vesc_vals.FW_VERSION_MAJOR != 0 || latest_vesc_vals.FW_VERSION_MINOR != 0)
   135d4:	4bd3      	ldr	r3, [pc, #844]	; (13924 <detect_vesc_firmware+0x358>)
   135d6:	223c      	movs	r2, #60	; 0x3c
   135d8:	5c9b      	ldrb	r3, [r3, r2]
   135da:	2b00      	cmp	r3, #0
   135dc:	d105      	bne.n	135ea <detect_vesc_firmware+0x1e>
   135de:	4bd1      	ldr	r3, [pc, #836]	; (13924 <detect_vesc_firmware+0x358>)
   135e0:	223d      	movs	r2, #61	; 0x3d
   135e2:	5c9b      	ldrb	r3, [r3, r2]
   135e4:	2b00      	cmp	r3, #0
   135e6:	d100      	bne.n	135ea <detect_vesc_firmware+0x1e>
   135e8:	e22e      	b.n	13a48 <detect_vesc_firmware+0x47c>
	{
		ESC_FW_READ = true;
   135ea:	4bcf      	ldr	r3, [pc, #828]	; (13928 <detect_vesc_firmware+0x35c>)
   135ec:	2201      	movs	r2, #1
   135ee:	701a      	strb	r2, [r3, #0]

		// Define the location in which particular values can be found in COMM messages used by each FW
		if((latest_vesc_vals.FW_VERSION_MAJOR == 2 && latest_vesc_vals.FW_VERSION_MINOR <= 18)||
   135f0:	4bcc      	ldr	r3, [pc, #816]	; (13924 <detect_vesc_firmware+0x358>)
   135f2:	223c      	movs	r2, #60	; 0x3c
   135f4:	5c9b      	ldrb	r3, [r3, r2]
   135f6:	2b02      	cmp	r3, #2
   135f8:	d104      	bne.n	13604 <detect_vesc_firmware+0x38>
   135fa:	4bca      	ldr	r3, [pc, #808]	; (13924 <detect_vesc_firmware+0x358>)
   135fc:	223d      	movs	r2, #61	; 0x3d
   135fe:	5c9b      	ldrb	r3, [r3, r2]
   13600:	2b12      	cmp	r3, #18
   13602:	d909      	bls.n	13618 <detect_vesc_firmware+0x4c>
			(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR <= 6)){ // <= v2.18 || < 3.7
   13604:	4bc7      	ldr	r3, [pc, #796]	; (13924 <detect_vesc_firmware+0x358>)
   13606:	223c      	movs	r2, #60	; 0x3c
   13608:	5c9b      	ldrb	r3, [r3, r2]
		if((latest_vesc_vals.FW_VERSION_MAJOR == 2 && latest_vesc_vals.FW_VERSION_MINOR <= 18)||
   1360a:	2b03      	cmp	r3, #3
   1360c:	d108      	bne.n	13620 <detect_vesc_firmware+0x54>
			(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR <= 6)){ // <= v2.18 || < 3.7
   1360e:	4bc5      	ldr	r3, [pc, #788]	; (13924 <detect_vesc_firmware+0x358>)
   13610:	223d      	movs	r2, #61	; 0x3d
   13612:	5c9b      	ldrb	r3, [r3, r2]
   13614:	2b06      	cmp	r3, #6
   13616:	d803      	bhi.n	13620 <detect_vesc_firmware+0x54>
			esc_fw = FW_3v6;
   13618:	4bc4      	ldr	r3, [pc, #784]	; (1392c <detect_vesc_firmware+0x360>)
   1361a:	2200      	movs	r2, #0
   1361c:	701a      	strb	r2, [r3, #0]
   1361e:	e04f      	b.n	136c0 <detect_vesc_firmware+0xf4>
		} else if((latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR >= 7 && latest_vesc_vals.FW_VERSION_MINOR <= 49)){ // >= 3.7 && <= 3.49
   13620:	4bc0      	ldr	r3, [pc, #768]	; (13924 <detect_vesc_firmware+0x358>)
   13622:	223c      	movs	r2, #60	; 0x3c
   13624:	5c9b      	ldrb	r3, [r3, r2]
   13626:	2b03      	cmp	r3, #3
   13628:	d10d      	bne.n	13646 <detect_vesc_firmware+0x7a>
   1362a:	4bbe      	ldr	r3, [pc, #760]	; (13924 <detect_vesc_firmware+0x358>)
   1362c:	223d      	movs	r2, #61	; 0x3d
   1362e:	5c9b      	ldrb	r3, [r3, r2]
   13630:	2b06      	cmp	r3, #6
   13632:	d908      	bls.n	13646 <detect_vesc_firmware+0x7a>
   13634:	4bbb      	ldr	r3, [pc, #748]	; (13924 <detect_vesc_firmware+0x358>)
   13636:	223d      	movs	r2, #61	; 0x3d
   13638:	5c9b      	ldrb	r3, [r3, r2]
   1363a:	2b31      	cmp	r3, #49	; 0x31
   1363c:	d803      	bhi.n	13646 <detect_vesc_firmware+0x7a>
			esc_fw = FW_3v7_3v49;
   1363e:	4bbb      	ldr	r3, [pc, #748]	; (1392c <detect_vesc_firmware+0x360>)
   13640:	2201      	movs	r2, #1
   13642:	701a      	strb	r2, [r3, #0]
   13644:	e03c      	b.n	136c0 <detect_vesc_firmware+0xf4>
		} else if((latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR >= 7 && latest_vesc_vals.FW_VERSION_MINOR <= 67)||
   13646:	4bb7      	ldr	r3, [pc, #732]	; (13924 <detect_vesc_firmware+0x358>)
   13648:	223c      	movs	r2, #60	; 0x3c
   1364a:	5c9b      	ldrb	r3, [r3, r2]
   1364c:	2b03      	cmp	r3, #3
   1364e:	d109      	bne.n	13664 <detect_vesc_firmware+0x98>
   13650:	4bb4      	ldr	r3, [pc, #720]	; (13924 <detect_vesc_firmware+0x358>)
   13652:	223d      	movs	r2, #61	; 0x3d
   13654:	5c9b      	ldrb	r3, [r3, r2]
   13656:	2b06      	cmp	r3, #6
   13658:	d904      	bls.n	13664 <detect_vesc_firmware+0x98>
   1365a:	4bb2      	ldr	r3, [pc, #712]	; (13924 <detect_vesc_firmware+0x358>)
   1365c:	223d      	movs	r2, #61	; 0x3d
   1365e:	5c9b      	ldrb	r3, [r3, r2]
   13660:	2b43      	cmp	r3, #67	; 0x43
   13662:	d913      	bls.n	1368c <detect_vesc_firmware+0xc0>
		(latest_vesc_vals.FW_VERSION_MAJOR == 4 && latest_vesc_vals.FW_VERSION_MINOR >= 0 && latest_vesc_vals.FW_VERSION_MINOR <= 2)||
   13664:	4baf      	ldr	r3, [pc, #700]	; (13924 <detect_vesc_firmware+0x358>)
   13666:	223c      	movs	r2, #60	; 0x3c
   13668:	5c9b      	ldrb	r3, [r3, r2]
		} else if((latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR >= 7 && latest_vesc_vals.FW_VERSION_MINOR <= 67)||
   1366a:	2b04      	cmp	r3, #4
   1366c:	d104      	bne.n	13678 <detect_vesc_firmware+0xac>
		(latest_vesc_vals.FW_VERSION_MAJOR == 4 && latest_vesc_vals.FW_VERSION_MINOR >= 0 && latest_vesc_vals.FW_VERSION_MINOR <= 2)||
   1366e:	4bad      	ldr	r3, [pc, #692]	; (13924 <detect_vesc_firmware+0x358>)
   13670:	223d      	movs	r2, #61	; 0x3d
   13672:	5c9b      	ldrb	r3, [r3, r2]
   13674:	2b02      	cmp	r3, #2
   13676:	d909      	bls.n	1368c <detect_vesc_firmware+0xc0>
		(latest_vesc_vals.FW_VERSION_MAJOR == 5 && latest_vesc_vals.FW_VERSION_MINOR >= 0 && latest_vesc_vals.FW_VERSION_MINOR <= 2)){ // >= 3.50 && <= 5.2
   13678:	4baa      	ldr	r3, [pc, #680]	; (13924 <detect_vesc_firmware+0x358>)
   1367a:	223c      	movs	r2, #60	; 0x3c
   1367c:	5c9b      	ldrb	r3, [r3, r2]
		(latest_vesc_vals.FW_VERSION_MAJOR == 4 && latest_vesc_vals.FW_VERSION_MINOR >= 0 && latest_vesc_vals.FW_VERSION_MINOR <= 2)||
   1367e:	2b05      	cmp	r3, #5
   13680:	d108      	bne.n	13694 <detect_vesc_firmware+0xc8>
		(latest_vesc_vals.FW_VERSION_MAJOR == 5 && latest_vesc_vals.FW_VERSION_MINOR >= 0 && latest_vesc_vals.FW_VERSION_MINOR <= 2)){ // >= 3.50 && <= 5.2
   13682:	4ba8      	ldr	r3, [pc, #672]	; (13924 <detect_vesc_firmware+0x358>)
   13684:	223d      	movs	r2, #61	; 0x3d
   13686:	5c9b      	ldrb	r3, [r3, r2]
   13688:	2b02      	cmp	r3, #2
   1368a:	d803      	bhi.n	13694 <detect_vesc_firmware+0xc8>
			esc_fw = FW_3v50_5v2;
   1368c:	4ba7      	ldr	r3, [pc, #668]	; (1392c <detect_vesc_firmware+0x360>)
   1368e:	2202      	movs	r2, #2
   13690:	701a      	strb	r2, [r3, #0]
   13692:	e015      	b.n	136c0 <detect_vesc_firmware+0xf4>
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 23){ // Unity
   13694:	4ba3      	ldr	r3, [pc, #652]	; (13924 <detect_vesc_firmware+0x358>)
   13696:	223c      	movs	r2, #60	; 0x3c
   13698:	5c9b      	ldrb	r3, [r3, r2]
   1369a:	2b17      	cmp	r3, #23
   1369c:	d103      	bne.n	136a6 <detect_vesc_firmware+0xda>
			esc_fw = FW_UNITY;
   1369e:	4ba3      	ldr	r3, [pc, #652]	; (1392c <detect_vesc_firmware+0x360>)
   136a0:	2203      	movs	r2, #3
   136a2:	701a      	strb	r2, [r3, #0]
   136a4:	e00c      	b.n	136c0 <detect_vesc_firmware+0xf4>
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR >= 100){ // Ackmaniac
   136a6:	4b9f      	ldr	r3, [pc, #636]	; (13924 <detect_vesc_firmware+0x358>)
   136a8:	223c      	movs	r2, #60	; 0x3c
   136aa:	5c9b      	ldrb	r3, [r3, r2]
   136ac:	2b03      	cmp	r3, #3
   136ae:	d107      	bne.n	136c0 <detect_vesc_firmware+0xf4>
   136b0:	4b9c      	ldr	r3, [pc, #624]	; (13924 <detect_vesc_firmware+0x358>)
   136b2:	223d      	movs	r2, #61	; 0x3d
   136b4:	5c9b      	ldrb	r3, [r3, r2]
   136b6:	2b63      	cmp	r3, #99	; 0x63
   136b8:	d902      	bls.n	136c0 <detect_vesc_firmware+0xf4>
			esc_fw = FW_ACKMANIAC;
   136ba:	4b9c      	ldr	r3, [pc, #624]	; (1392c <detect_vesc_firmware+0x360>)
   136bc:	2204      	movs	r2, #4
   136be:	701a      	strb	r2, [r3, #0]
		}

		switch(esc_fw){ // Set messgae IDs based on FW
   136c0:	4b9a      	ldr	r3, [pc, #616]	; (1392c <detect_vesc_firmware+0x360>)
   136c2:	781b      	ldrb	r3, [r3, #0]
   136c4:	2b00      	cmp	r3, #0
   136c6:	d003      	beq.n	136d0 <detect_vesc_firmware+0x104>
   136c8:	db34      	blt.n	13734 <detect_vesc_firmware+0x168>
   136ca:	2b04      	cmp	r3, #4
   136cc:	dc32      	bgt.n	13734 <detect_vesc_firmware+0x168>
   136ce:	e018      	b.n	13702 <detect_vesc_firmware+0x136>
			case FW_3v6: // <= v3.6
				COMM_FW_VERSION = 0;
   136d0:	4b97      	ldr	r3, [pc, #604]	; (13930 <detect_vesc_firmware+0x364>)
   136d2:	2200      	movs	r2, #0
   136d4:	701a      	strb	r2, [r3, #0]
				COMM_GET_VALUES = 4;
   136d6:	4b97      	ldr	r3, [pc, #604]	; (13934 <detect_vesc_firmware+0x368>)
   136d8:	2204      	movs	r2, #4
   136da:	701a      	strb	r2, [r3, #0]
				COMM_GET_MCCONF = 13;
   136dc:	4b96      	ldr	r3, [pc, #600]	; (13938 <detect_vesc_firmware+0x36c>)
   136de:	220d      	movs	r2, #13
   136e0:	701a      	strb	r2, [r3, #0]
				COMM_ALIVE = 29;
   136e2:	4b96      	ldr	r3, [pc, #600]	; (1393c <detect_vesc_firmware+0x370>)
   136e4:	221d      	movs	r2, #29
   136e6:	701a      	strb	r2, [r3, #0]
				COMM_GET_DECODED_PPM = 30;
   136e8:	4b95      	ldr	r3, [pc, #596]	; (13940 <detect_vesc_firmware+0x374>)
   136ea:	221e      	movs	r2, #30
   136ec:	701a      	strb	r2, [r3, #0]
				COMM_GET_DECODED_ADC = 31;
   136ee:	4b95      	ldr	r3, [pc, #596]	; (13944 <detect_vesc_firmware+0x378>)
   136f0:	221f      	movs	r2, #31
   136f2:	701a      	strb	r2, [r3, #0]
				COMM_GET_DECODED_CHUK = 32;
   136f4:	4b94      	ldr	r3, [pc, #592]	; (13948 <detect_vesc_firmware+0x37c>)
   136f6:	2220      	movs	r2, #32
   136f8:	701a      	strb	r2, [r3, #0]
				COMM_SET_CHUCK_DATA = 34;
   136fa:	4b94      	ldr	r3, [pc, #592]	; (1394c <detect_vesc_firmware+0x380>)
   136fc:	2222      	movs	r2, #34	; 0x22
   136fe:	701a      	strb	r2, [r3, #0]
				break;
   13700:	e018      	b.n	13734 <detect_vesc_firmware+0x168>
			case FW_3v7_3v49: // >= 3.7 && <= 3.49
			case FW_3v50_5v2: // >= 3.50 && <= 5.2
			case FW_UNITY:
			case FW_ACKMANIAC:
				COMM_FW_VERSION = 0;
   13702:	4b8b      	ldr	r3, [pc, #556]	; (13930 <detect_vesc_firmware+0x364>)
   13704:	2200      	movs	r2, #0
   13706:	701a      	strb	r2, [r3, #0]
				COMM_GET_VALUES = 4;
   13708:	4b8a      	ldr	r3, [pc, #552]	; (13934 <detect_vesc_firmware+0x368>)
   1370a:	2204      	movs	r2, #4
   1370c:	701a      	strb	r2, [r3, #0]
				COMM_GET_MCCONF = 14;
   1370e:	4b8a      	ldr	r3, [pc, #552]	; (13938 <detect_vesc_firmware+0x36c>)
   13710:	220e      	movs	r2, #14
   13712:	701a      	strb	r2, [r3, #0]
				COMM_ALIVE = 30;
   13714:	4b89      	ldr	r3, [pc, #548]	; (1393c <detect_vesc_firmware+0x370>)
   13716:	221e      	movs	r2, #30
   13718:	701a      	strb	r2, [r3, #0]
				COMM_GET_DECODED_PPM = 31;
   1371a:	4b89      	ldr	r3, [pc, #548]	; (13940 <detect_vesc_firmware+0x374>)
   1371c:	221f      	movs	r2, #31
   1371e:	701a      	strb	r2, [r3, #0]
				COMM_GET_DECODED_ADC = 32;
   13720:	4b88      	ldr	r3, [pc, #544]	; (13944 <detect_vesc_firmware+0x378>)
   13722:	2220      	movs	r2, #32
   13724:	701a      	strb	r2, [r3, #0]
				COMM_GET_DECODED_CHUK = 33;
   13726:	4b88      	ldr	r3, [pc, #544]	; (13948 <detect_vesc_firmware+0x37c>)
   13728:	2221      	movs	r2, #33	; 0x21
   1372a:	701a      	strb	r2, [r3, #0]
				COMM_SET_CHUCK_DATA = 35;
   1372c:	4b87      	ldr	r3, [pc, #540]	; (1394c <detect_vesc_firmware+0x380>)
   1372e:	2223      	movs	r2, #35	; 0x23
   13730:	701a      	strb	r2, [r3, #0]
				break;
   13732:	46c0      	nop			; (mov r8, r8)
		}

		switch(esc_fw){ // Set GET_VALUES parsing based on FW
   13734:	4b7d      	ldr	r3, [pc, #500]	; (1392c <detect_vesc_firmware+0x360>)
   13736:	781b      	ldrb	r3, [r3, #0]
   13738:	2b04      	cmp	r3, #4
   1373a:	d873      	bhi.n	13824 <detect_vesc_firmware+0x258>
   1373c:	009a      	lsls	r2, r3, #2
   1373e:	4b84      	ldr	r3, [pc, #528]	; (13950 <detect_vesc_firmware+0x384>)
   13740:	18d3      	adds	r3, r2, r3
   13742:	681b      	ldr	r3, [r3, #0]
   13744:	469f      	mov	pc, r3
			case FW_3v6: // <= v3.6
				GET_VALUES_FET_TEMP = 1;
   13746:	4b83      	ldr	r3, [pc, #524]	; (13954 <detect_vesc_firmware+0x388>)
   13748:	2201      	movs	r2, #1
   1374a:	701a      	strb	r2, [r3, #0]
				GET_VALUES_MTR_CURR = 15;
   1374c:	4b82      	ldr	r3, [pc, #520]	; (13958 <detect_vesc_firmware+0x38c>)
   1374e:	220f      	movs	r2, #15
   13750:	701a      	strb	r2, [r3, #0]
				GET_VALUES_IN_CURR = 19;
   13752:	4b82      	ldr	r3, [pc, #520]	; (1395c <detect_vesc_firmware+0x390>)
   13754:	2213      	movs	r2, #19
   13756:	701a      	strb	r2, [r3, #0]
				GET_VALUES_DUTY = 23;
   13758:	4b81      	ldr	r3, [pc, #516]	; (13960 <detect_vesc_firmware+0x394>)
   1375a:	2217      	movs	r2, #23
   1375c:	701a      	strb	r2, [r3, #0]
				GET_VALUES_RPM = 25;
   1375e:	4b81      	ldr	r3, [pc, #516]	; (13964 <detect_vesc_firmware+0x398>)
   13760:	2219      	movs	r2, #25
   13762:	701a      	strb	r2, [r3, #0]
				GET_VALUES_IN_VOLT = 29;
   13764:	4b80      	ldr	r3, [pc, #512]	; (13968 <detect_vesc_firmware+0x39c>)
   13766:	221d      	movs	r2, #29
   13768:	701a      	strb	r2, [r3, #0]
				GET_VALUES_AH_USED = 31;
   1376a:	4b80      	ldr	r3, [pc, #512]	; (1396c <detect_vesc_firmware+0x3a0>)
   1376c:	221f      	movs	r2, #31
   1376e:	701a      	strb	r2, [r3, #0]
				GET_VALUES_AH_CHRG = 35;
   13770:	4b7f      	ldr	r3, [pc, #508]	; (13970 <detect_vesc_firmware+0x3a4>)
   13772:	2223      	movs	r2, #35	; 0x23
   13774:	701a      	strb	r2, [r3, #0]
				GET_VALUES_WH_USED = 39;
   13776:	4b7f      	ldr	r3, [pc, #508]	; (13974 <detect_vesc_firmware+0x3a8>)
   13778:	2227      	movs	r2, #39	; 0x27
   1377a:	701a      	strb	r2, [r3, #0]
				GET_VALUES_WH_CHRG = 43;
   1377c:	4b7e      	ldr	r3, [pc, #504]	; (13978 <detect_vesc_firmware+0x3ac>)
   1377e:	222b      	movs	r2, #43	; 0x2b
   13780:	701a      	strb	r2, [r3, #0]
				GET_VALUES_TACH = 47;
   13782:	4b7e      	ldr	r3, [pc, #504]	; (1397c <detect_vesc_firmware+0x3b0>)
   13784:	222f      	movs	r2, #47	; 0x2f
   13786:	701a      	strb	r2, [r3, #0]
				GET_VALUES_FAULT = 55;
   13788:	4b7d      	ldr	r3, [pc, #500]	; (13980 <detect_vesc_firmware+0x3b4>)
   1378a:	2237      	movs	r2, #55	; 0x37
   1378c:	701a      	strb	r2, [r3, #0]
				break;
   1378e:	e049      	b.n	13824 <detect_vesc_firmware+0x258>
			case FW_3v7_3v49: // >= 3.7 && <= 3.49
			case FW_3v50_5v2: // >= 3.50 && <= 5.2
			case FW_ACKMANIAC:
				GET_VALUES_FET_TEMP = 1;
   13790:	4b70      	ldr	r3, [pc, #448]	; (13954 <detect_vesc_firmware+0x388>)
   13792:	2201      	movs	r2, #1
   13794:	701a      	strb	r2, [r3, #0]
				GET_VALUES_MTR_CURR = 5;
   13796:	4b70      	ldr	r3, [pc, #448]	; (13958 <detect_vesc_firmware+0x38c>)
   13798:	2205      	movs	r2, #5
   1379a:	701a      	strb	r2, [r3, #0]
				GET_VALUES_IN_CURR = 9;
   1379c:	4b6f      	ldr	r3, [pc, #444]	; (1395c <detect_vesc_firmware+0x390>)
   1379e:	2209      	movs	r2, #9
   137a0:	701a      	strb	r2, [r3, #0]
				GET_VALUES_DUTY = 21;
   137a2:	4b6f      	ldr	r3, [pc, #444]	; (13960 <detect_vesc_firmware+0x394>)
   137a4:	2215      	movs	r2, #21
   137a6:	701a      	strb	r2, [r3, #0]
				GET_VALUES_RPM = 23;
   137a8:	4b6e      	ldr	r3, [pc, #440]	; (13964 <detect_vesc_firmware+0x398>)
   137aa:	2217      	movs	r2, #23
   137ac:	701a      	strb	r2, [r3, #0]
				GET_VALUES_IN_VOLT = 27;
   137ae:	4b6e      	ldr	r3, [pc, #440]	; (13968 <detect_vesc_firmware+0x39c>)
   137b0:	221b      	movs	r2, #27
   137b2:	701a      	strb	r2, [r3, #0]
				GET_VALUES_AH_USED = 29;
   137b4:	4b6d      	ldr	r3, [pc, #436]	; (1396c <detect_vesc_firmware+0x3a0>)
   137b6:	221d      	movs	r2, #29
   137b8:	701a      	strb	r2, [r3, #0]
				GET_VALUES_AH_CHRG = 33;
   137ba:	4b6d      	ldr	r3, [pc, #436]	; (13970 <detect_vesc_firmware+0x3a4>)
   137bc:	2221      	movs	r2, #33	; 0x21
   137be:	701a      	strb	r2, [r3, #0]
				GET_VALUES_WH_USED = 37;
   137c0:	4b6c      	ldr	r3, [pc, #432]	; (13974 <detect_vesc_firmware+0x3a8>)
   137c2:	2225      	movs	r2, #37	; 0x25
   137c4:	701a      	strb	r2, [r3, #0]
				GET_VALUES_WH_CHRG = 41;
   137c6:	4b6c      	ldr	r3, [pc, #432]	; (13978 <detect_vesc_firmware+0x3ac>)
   137c8:	2229      	movs	r2, #41	; 0x29
   137ca:	701a      	strb	r2, [r3, #0]
				GET_VALUES_TACH = 45;
   137cc:	4b6b      	ldr	r3, [pc, #428]	; (1397c <detect_vesc_firmware+0x3b0>)
   137ce:	222d      	movs	r2, #45	; 0x2d
   137d0:	701a      	strb	r2, [r3, #0]
				GET_VALUES_FAULT = 53;
   137d2:	4b6b      	ldr	r3, [pc, #428]	; (13980 <detect_vesc_firmware+0x3b4>)
   137d4:	2235      	movs	r2, #53	; 0x35
   137d6:	701a      	strb	r2, [r3, #0]
				break;
   137d8:	e024      	b.n	13824 <detect_vesc_firmware+0x258>
			case FW_UNITY:
				GET_VALUES_FET_TEMP = 1;
   137da:	4b5e      	ldr	r3, [pc, #376]	; (13954 <detect_vesc_firmware+0x388>)
   137dc:	2201      	movs	r2, #1
   137de:	701a      	strb	r2, [r3, #0]
				GET_VALUES_MTR_CURR = 9;
   137e0:	4b5d      	ldr	r3, [pc, #372]	; (13958 <detect_vesc_firmware+0x38c>)
   137e2:	2209      	movs	r2, #9
   137e4:	701a      	strb	r2, [r3, #0]
				GET_VALUES_IN_CURR = 17;
   137e6:	4b5d      	ldr	r3, [pc, #372]	; (1395c <detect_vesc_firmware+0x390>)
   137e8:	2211      	movs	r2, #17
   137ea:	701a      	strb	r2, [r3, #0]
				GET_VALUES_DUTY = 37;
   137ec:	4b5c      	ldr	r3, [pc, #368]	; (13960 <detect_vesc_firmware+0x394>)
   137ee:	2225      	movs	r2, #37	; 0x25
   137f0:	701a      	strb	r2, [r3, #0]
				GET_VALUES_RPM = 41;
   137f2:	4b5c      	ldr	r3, [pc, #368]	; (13964 <detect_vesc_firmware+0x398>)
   137f4:	2229      	movs	r2, #41	; 0x29
   137f6:	701a      	strb	r2, [r3, #0]
				GET_VALUES_IN_VOLT = 49;
   137f8:	4b5b      	ldr	r3, [pc, #364]	; (13968 <detect_vesc_firmware+0x39c>)
   137fa:	2231      	movs	r2, #49	; 0x31
   137fc:	701a      	strb	r2, [r3, #0]
				GET_VALUES_AH_USED = 51;
   137fe:	4b5b      	ldr	r3, [pc, #364]	; (1396c <detect_vesc_firmware+0x3a0>)
   13800:	2233      	movs	r2, #51	; 0x33
   13802:	701a      	strb	r2, [r3, #0]
				GET_VALUES_AH_CHRG = 55;
   13804:	4b5a      	ldr	r3, [pc, #360]	; (13970 <detect_vesc_firmware+0x3a4>)
   13806:	2237      	movs	r2, #55	; 0x37
   13808:	701a      	strb	r2, [r3, #0]
				GET_VALUES_WH_USED = 59;
   1380a:	4b5a      	ldr	r3, [pc, #360]	; (13974 <detect_vesc_firmware+0x3a8>)
   1380c:	223b      	movs	r2, #59	; 0x3b
   1380e:	701a      	strb	r2, [r3, #0]
				GET_VALUES_WH_CHRG = 63;
   13810:	4b59      	ldr	r3, [pc, #356]	; (13978 <detect_vesc_firmware+0x3ac>)
   13812:	223f      	movs	r2, #63	; 0x3f
   13814:	701a      	strb	r2, [r3, #0]
				GET_VALUES_TACH = 67;
   13816:	4b59      	ldr	r3, [pc, #356]	; (1397c <detect_vesc_firmware+0x3b0>)
   13818:	2243      	movs	r2, #67	; 0x43
   1381a:	701a      	strb	r2, [r3, #0]
				GET_VALUES_FAULT = 83;
   1381c:	4b58      	ldr	r3, [pc, #352]	; (13980 <detect_vesc_firmware+0x3b4>)
   1381e:	2253      	movs	r2, #83	; 0x53
   13820:	701a      	strb	r2, [r3, #0]
				break;
   13822:	46c0      	nop			; (mov r8, r8)
		}

		switch(esc_fw){ // Set GET_MCCONF parsing based on FW
   13824:	4b41      	ldr	r3, [pc, #260]	; (1392c <detect_vesc_firmware+0x360>)
   13826:	781b      	ldrb	r3, [r3, #0]
   13828:	2b04      	cmp	r3, #4
   1382a:	d900      	bls.n	1382e <detect_vesc_firmware+0x262>
   1382c:	e10c      	b.n	13a48 <detect_vesc_firmware+0x47c>
   1382e:	009a      	lsls	r2, r3, #2
   13830:	4b54      	ldr	r3, [pc, #336]	; (13984 <detect_vesc_firmware+0x3b8>)
   13832:	18d3      	adds	r3, r2, r3
   13834:	681b      	ldr	r3, [r3, #0]
   13836:	469f      	mov	pc, r3
			case FW_3v6: // <= v3.6
				GET_MCCONF_MTR_CURR_MAX = 5;
   13838:	4b53      	ldr	r3, [pc, #332]	; (13988 <detect_vesc_firmware+0x3bc>)
   1383a:	2205      	movs	r2, #5
   1383c:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_MTR_CURR_MIN = 9;
   1383e:	4b53      	ldr	r3, [pc, #332]	; (1398c <detect_vesc_firmware+0x3c0>)
   13840:	2209      	movs	r2, #9
   13842:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_IN_CURR_MAX = 13;
   13844:	4b52      	ldr	r3, [pc, #328]	; (13990 <detect_vesc_firmware+0x3c4>)
   13846:	220d      	movs	r2, #13
   13848:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_IN_CURR_MIN = 17;
   1384a:	4b52      	ldr	r3, [pc, #328]	; (13994 <detect_vesc_firmware+0x3c8>)
   1384c:	2211      	movs	r2, #17
   1384e:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ABS_CURR_MAX = 21;
   13850:	4b51      	ldr	r3, [pc, #324]	; (13998 <detect_vesc_firmware+0x3cc>)
   13852:	2215      	movs	r2, #21
   13854:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_MIN = 25;
   13856:	4b51      	ldr	r3, [pc, #324]	; (1399c <detect_vesc_firmware+0x3d0>)
   13858:	2219      	movs	r2, #25
   1385a:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_MAX = 29;
   1385c:	4b50      	ldr	r3, [pc, #320]	; (139a0 <detect_vesc_firmware+0x3d4>)
   1385e:	221d      	movs	r2, #29
   13860:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_FBRAKE_MAX = 33;
   13862:	4b50      	ldr	r3, [pc, #320]	; (139a4 <detect_vesc_firmware+0x3d8>)
   13864:	2221      	movs	r2, #33	; 0x21
   13866:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_FBRAKE_CC_MAX = 37;
   13868:	4b4f      	ldr	r3, [pc, #316]	; (139a8 <detect_vesc_firmware+0x3dc>)
   1386a:	2225      	movs	r2, #37	; 0x25
   1386c:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_VIN_MIN = 41;
   1386e:	4b4f      	ldr	r3, [pc, #316]	; (139ac <detect_vesc_firmware+0x3e0>)
   13870:	2229      	movs	r2, #41	; 0x29
   13872:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_VIN_MAX = 45;
   13874:	4b4e      	ldr	r3, [pc, #312]	; (139b0 <detect_vesc_firmware+0x3e4>)
   13876:	222d      	movs	r2, #45	; 0x2d
   13878:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_BAT_CUT_STRT = 49;
   1387a:	4b4e      	ldr	r3, [pc, #312]	; (139b4 <detect_vesc_firmware+0x3e8>)
   1387c:	2231      	movs	r2, #49	; 0x31
   1387e:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_BAT_CUT_END = 53;
   13880:	4b4d      	ldr	r3, [pc, #308]	; (139b8 <detect_vesc_firmware+0x3ec>)
   13882:	2235      	movs	r2, #53	; 0x35
   13884:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_FET_STRT = 59;
   13886:	4b4d      	ldr	r3, [pc, #308]	; (139bc <detect_vesc_firmware+0x3f0>)
   13888:	223b      	movs	r2, #59	; 0x3b
   1388a:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_FET_END = 63;
   1388c:	4b4c      	ldr	r3, [pc, #304]	; (139c0 <detect_vesc_firmware+0x3f4>)
   1388e:	223f      	movs	r2, #63	; 0x3f
   13890:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_MTR_STRT = 67;
   13892:	4b4c      	ldr	r3, [pc, #304]	; (139c4 <detect_vesc_firmware+0x3f8>)
   13894:	2243      	movs	r2, #67	; 0x43
   13896:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_MTR_END = 71;
   13898:	4b4b      	ldr	r3, [pc, #300]	; (139c8 <detect_vesc_firmware+0x3fc>)
   1389a:	2247      	movs	r2, #71	; 0x47
   1389c:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_DUTY_MIN = 75;
   1389e:	4b4b      	ldr	r3, [pc, #300]	; (139cc <detect_vesc_firmware+0x400>)
   138a0:	224b      	movs	r2, #75	; 0x4b
   138a2:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_DUTY_MAX = 79;
   138a4:	4b4a      	ldr	r3, [pc, #296]	; (139d0 <detect_vesc_firmware+0x404>)
   138a6:	224f      	movs	r2, #79	; 0x4f
   138a8:	701a      	strb	r2, [r3, #0]
				break;
   138aa:	e0cd      	b.n	13a48 <detect_vesc_firmware+0x47c>
			case FW_3v7_3v49: // >= 3.7 && <= 3.49
			case FW_UNITY:
			case FW_ACKMANIAC:
				GET_MCCONF_MTR_CURR_MAX = 5;
   138ac:	4b36      	ldr	r3, [pc, #216]	; (13988 <detect_vesc_firmware+0x3bc>)
   138ae:	2205      	movs	r2, #5
   138b0:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_MTR_CURR_MIN = 9;
   138b2:	4b36      	ldr	r3, [pc, #216]	; (1398c <detect_vesc_firmware+0x3c0>)
   138b4:	2209      	movs	r2, #9
   138b6:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_IN_CURR_MAX = 13;
   138b8:	4b35      	ldr	r3, [pc, #212]	; (13990 <detect_vesc_firmware+0x3c4>)
   138ba:	220d      	movs	r2, #13
   138bc:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_IN_CURR_MIN = 17;
   138be:	4b35      	ldr	r3, [pc, #212]	; (13994 <detect_vesc_firmware+0x3c8>)
   138c0:	2211      	movs	r2, #17
   138c2:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ABS_CURR_MAX = 21;
   138c4:	4b34      	ldr	r3, [pc, #208]	; (13998 <detect_vesc_firmware+0x3cc>)
   138c6:	2215      	movs	r2, #21
   138c8:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_MIN = 25;
   138ca:	4b34      	ldr	r3, [pc, #208]	; (1399c <detect_vesc_firmware+0x3d0>)
   138cc:	2219      	movs	r2, #25
   138ce:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_MAX = 29;
   138d0:	4b33      	ldr	r3, [pc, #204]	; (139a0 <detect_vesc_firmware+0x3d4>)
   138d2:	221d      	movs	r2, #29
   138d4:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_FBRAKE_MAX = 37;
   138d6:	4b33      	ldr	r3, [pc, #204]	; (139a4 <detect_vesc_firmware+0x3d8>)
   138d8:	2225      	movs	r2, #37	; 0x25
   138da:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_FBRAKE_CC_MAX = 41;
   138dc:	4b32      	ldr	r3, [pc, #200]	; (139a8 <detect_vesc_firmware+0x3dc>)
   138de:	2229      	movs	r2, #41	; 0x29
   138e0:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_VIN_MIN = 45;
   138e2:	4b32      	ldr	r3, [pc, #200]	; (139ac <detect_vesc_firmware+0x3e0>)
   138e4:	222d      	movs	r2, #45	; 0x2d
   138e6:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_VIN_MAX = 49;
   138e8:	4b31      	ldr	r3, [pc, #196]	; (139b0 <detect_vesc_firmware+0x3e4>)
   138ea:	2231      	movs	r2, #49	; 0x31
   138ec:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_BAT_CUT_STRT = 53;
   138ee:	4b31      	ldr	r3, [pc, #196]	; (139b4 <detect_vesc_firmware+0x3e8>)
   138f0:	2235      	movs	r2, #53	; 0x35
   138f2:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_BAT_CUT_END = 57;
   138f4:	4b30      	ldr	r3, [pc, #192]	; (139b8 <detect_vesc_firmware+0x3ec>)
   138f6:	2239      	movs	r2, #57	; 0x39
   138f8:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_FET_STRT = 62;
   138fa:	4b30      	ldr	r3, [pc, #192]	; (139bc <detect_vesc_firmware+0x3f0>)
   138fc:	223e      	movs	r2, #62	; 0x3e
   138fe:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_FET_END = 66;
   13900:	4b2f      	ldr	r3, [pc, #188]	; (139c0 <detect_vesc_firmware+0x3f4>)
   13902:	2242      	movs	r2, #66	; 0x42
   13904:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_MTR_STRT = 70;
   13906:	4b2f      	ldr	r3, [pc, #188]	; (139c4 <detect_vesc_firmware+0x3f8>)
   13908:	2246      	movs	r2, #70	; 0x46
   1390a:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_MTR_END = 74;
   1390c:	4b2e      	ldr	r3, [pc, #184]	; (139c8 <detect_vesc_firmware+0x3fc>)
   1390e:	224a      	movs	r2, #74	; 0x4a
   13910:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_DUTY_MIN = 82;
   13912:	4b2e      	ldr	r3, [pc, #184]	; (139cc <detect_vesc_firmware+0x400>)
   13914:	2252      	movs	r2, #82	; 0x52
   13916:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_DUTY_MAX = 86;
   13918:	4b2d      	ldr	r3, [pc, #180]	; (139d0 <detect_vesc_firmware+0x404>)
   1391a:	2256      	movs	r2, #86	; 0x56
   1391c:	701a      	strb	r2, [r3, #0]
				break;
   1391e:	e093      	b.n	13a48 <detect_vesc_firmware+0x47c>
   13920:	00012d1d 	.word	0x00012d1d
   13924:	20000e7c 	.word	0x20000e7c
   13928:	200003ce 	.word	0x200003ce
   1392c:	200000e3 	.word	0x200000e3
   13930:	2000040c 	.word	0x2000040c
   13934:	2000040d 	.word	0x2000040d
   13938:	2000040e 	.word	0x2000040e
   1393c:	2000040f 	.word	0x2000040f
   13940:	20000410 	.word	0x20000410
   13944:	20000411 	.word	0x20000411
   13948:	20000412 	.word	0x20000412
   1394c:	20000413 	.word	0x20000413
   13950:	0001d174 	.word	0x0001d174
   13954:	20000414 	.word	0x20000414
   13958:	20000415 	.word	0x20000415
   1395c:	20000416 	.word	0x20000416
   13960:	20000417 	.word	0x20000417
   13964:	20000418 	.word	0x20000418
   13968:	20000419 	.word	0x20000419
   1396c:	2000041a 	.word	0x2000041a
   13970:	2000041b 	.word	0x2000041b
   13974:	2000041c 	.word	0x2000041c
   13978:	2000041d 	.word	0x2000041d
   1397c:	2000041e 	.word	0x2000041e
   13980:	2000041f 	.word	0x2000041f
   13984:	0001d188 	.word	0x0001d188
   13988:	20000420 	.word	0x20000420
   1398c:	20000421 	.word	0x20000421
   13990:	20000422 	.word	0x20000422
   13994:	20000423 	.word	0x20000423
   13998:	20000424 	.word	0x20000424
   1399c:	20000425 	.word	0x20000425
   139a0:	20000426 	.word	0x20000426
   139a4:	20000427 	.word	0x20000427
   139a8:	20000428 	.word	0x20000428
   139ac:	20000429 	.word	0x20000429
   139b0:	2000042a 	.word	0x2000042a
   139b4:	2000042b 	.word	0x2000042b
   139b8:	2000042c 	.word	0x2000042c
   139bc:	2000042d 	.word	0x2000042d
   139c0:	2000042e 	.word	0x2000042e
   139c4:	2000042f 	.word	0x2000042f
   139c8:	20000430 	.word	0x20000430
   139cc:	20000431 	.word	0x20000431
   139d0:	20000432 	.word	0x20000432
			case FW_3v50_5v2: // >= 3.50 && <= 5.2
				GET_MCCONF_MTR_CURR_MAX = 9;
   139d4:	4b1e      	ldr	r3, [pc, #120]	; (13a50 <detect_vesc_firmware+0x484>)
   139d6:	2209      	movs	r2, #9
   139d8:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_MTR_CURR_MIN = 13;
   139da:	4b1e      	ldr	r3, [pc, #120]	; (13a54 <detect_vesc_firmware+0x488>)
   139dc:	220d      	movs	r2, #13
   139de:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_IN_CURR_MAX = 17;
   139e0:	4b1d      	ldr	r3, [pc, #116]	; (13a58 <detect_vesc_firmware+0x48c>)
   139e2:	2211      	movs	r2, #17
   139e4:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_IN_CURR_MIN = 21;
   139e6:	4b1d      	ldr	r3, [pc, #116]	; (13a5c <detect_vesc_firmware+0x490>)
   139e8:	2215      	movs	r2, #21
   139ea:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ABS_CURR_MAX = 25;
   139ec:	4b1c      	ldr	r3, [pc, #112]	; (13a60 <detect_vesc_firmware+0x494>)
   139ee:	2219      	movs	r2, #25
   139f0:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_MIN = 29;
   139f2:	4b1c      	ldr	r3, [pc, #112]	; (13a64 <detect_vesc_firmware+0x498>)
   139f4:	221d      	movs	r2, #29
   139f6:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_MAX = 33;
   139f8:	4b1b      	ldr	r3, [pc, #108]	; (13a68 <detect_vesc_firmware+0x49c>)
   139fa:	2221      	movs	r2, #33	; 0x21
   139fc:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_FBRAKE_MAX = 41;
   139fe:	4b1b      	ldr	r3, [pc, #108]	; (13a6c <detect_vesc_firmware+0x4a0>)
   13a00:	2229      	movs	r2, #41	; 0x29
   13a02:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_ERPM_FBRAKE_CC_MAX = 45;
   13a04:	4b1a      	ldr	r3, [pc, #104]	; (13a70 <detect_vesc_firmware+0x4a4>)
   13a06:	222d      	movs	r2, #45	; 0x2d
   13a08:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_VIN_MIN = 49;
   13a0a:	4b1a      	ldr	r3, [pc, #104]	; (13a74 <detect_vesc_firmware+0x4a8>)
   13a0c:	2231      	movs	r2, #49	; 0x31
   13a0e:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_VIN_MAX = 53;
   13a10:	4b19      	ldr	r3, [pc, #100]	; (13a78 <detect_vesc_firmware+0x4ac>)
   13a12:	2235      	movs	r2, #53	; 0x35
   13a14:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_BAT_CUT_STRT = 57;
   13a16:	4b19      	ldr	r3, [pc, #100]	; (13a7c <detect_vesc_firmware+0x4b0>)
   13a18:	2239      	movs	r2, #57	; 0x39
   13a1a:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_BAT_CUT_END = 61;
   13a1c:	4b18      	ldr	r3, [pc, #96]	; (13a80 <detect_vesc_firmware+0x4b4>)
   13a1e:	223d      	movs	r2, #61	; 0x3d
   13a20:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_FET_STRT = 66;
   13a22:	4b18      	ldr	r3, [pc, #96]	; (13a84 <detect_vesc_firmware+0x4b8>)
   13a24:	2242      	movs	r2, #66	; 0x42
   13a26:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_FET_END = 70;
   13a28:	4b17      	ldr	r3, [pc, #92]	; (13a88 <detect_vesc_firmware+0x4bc>)
   13a2a:	2246      	movs	r2, #70	; 0x46
   13a2c:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_MTR_STRT = 74;
   13a2e:	4b17      	ldr	r3, [pc, #92]	; (13a8c <detect_vesc_firmware+0x4c0>)
   13a30:	224a      	movs	r2, #74	; 0x4a
   13a32:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_TMP_MTR_END = 78;
   13a34:	4b16      	ldr	r3, [pc, #88]	; (13a90 <detect_vesc_firmware+0x4c4>)
   13a36:	224e      	movs	r2, #78	; 0x4e
   13a38:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_DUTY_MIN = 86;
   13a3a:	4b16      	ldr	r3, [pc, #88]	; (13a94 <detect_vesc_firmware+0x4c8>)
   13a3c:	2256      	movs	r2, #86	; 0x56
   13a3e:	701a      	strb	r2, [r3, #0]
				GET_MCCONF_DUTY_MAX = 90;
   13a40:	4b15      	ldr	r3, [pc, #84]	; (13a98 <detect_vesc_firmware+0x4cc>)
   13a42:	225a      	movs	r2, #90	; 0x5a
   13a44:	701a      	strb	r2, [r3, #0]
				break;
   13a46:	46c0      	nop			; (mov r8, r8)
		}
	}
}
   13a48:	46c0      	nop			; (mov r8, r8)
   13a4a:	46bd      	mov	sp, r7
   13a4c:	bd80      	pop	{r7, pc}
   13a4e:	46c0      	nop			; (mov r8, r8)
   13a50:	20000420 	.word	0x20000420
   13a54:	20000421 	.word	0x20000421
   13a58:	20000422 	.word	0x20000422
   13a5c:	20000423 	.word	0x20000423
   13a60:	20000424 	.word	0x20000424
   13a64:	20000425 	.word	0x20000425
   13a68:	20000426 	.word	0x20000426
   13a6c:	20000427 	.word	0x20000427
   13a70:	20000428 	.word	0x20000428
   13a74:	20000429 	.word	0x20000429
   13a78:	2000042a 	.word	0x2000042a
   13a7c:	2000042b 	.word	0x2000042b
   13a80:	2000042c 	.word	0x2000042c
   13a84:	2000042d 	.word	0x2000042d
   13a88:	2000042e 	.word	0x2000042e
   13a8c:	2000042f 	.word	0x2000042f
   13a90:	20000430 	.word	0x20000430
   13a94:	20000431 	.word	0x20000431
   13a98:	20000432 	.word	0x20000432

00013a9c <CHECK_BUFFER>:

inline bool CHECK_BUFFER(uint8_t *buf){
   13a9c:	b580      	push	{r7, lr}
   13a9e:	b082      	sub	sp, #8
   13aa0:	af00      	add	r7, sp, #0
   13aa2:	6078      	str	r0, [r7, #4]
	return (((buf[0] == 0x2) && (buf[buf[1]+4] == 0x3)) || ((buf[0] == 0x3) && (buf[((buf[1]<<8)|buf[2])+5] == 0x3)));
   13aa4:	687b      	ldr	r3, [r7, #4]
   13aa6:	781b      	ldrb	r3, [r3, #0]
   13aa8:	2b02      	cmp	r3, #2
   13aaa:	d108      	bne.n	13abe <CHECK_BUFFER+0x22>
   13aac:	687b      	ldr	r3, [r7, #4]
   13aae:	3301      	adds	r3, #1
   13ab0:	781b      	ldrb	r3, [r3, #0]
   13ab2:	3304      	adds	r3, #4
   13ab4:	687a      	ldr	r2, [r7, #4]
   13ab6:	18d3      	adds	r3, r2, r3
   13ab8:	781b      	ldrb	r3, [r3, #0]
   13aba:	2b03      	cmp	r3, #3
   13abc:	d011      	beq.n	13ae2 <CHECK_BUFFER+0x46>
   13abe:	687b      	ldr	r3, [r7, #4]
   13ac0:	781b      	ldrb	r3, [r3, #0]
   13ac2:	2b03      	cmp	r3, #3
   13ac4:	d10f      	bne.n	13ae6 <CHECK_BUFFER+0x4a>
   13ac6:	687b      	ldr	r3, [r7, #4]
   13ac8:	3301      	adds	r3, #1
   13aca:	781b      	ldrb	r3, [r3, #0]
   13acc:	021b      	lsls	r3, r3, #8
   13ace:	687a      	ldr	r2, [r7, #4]
   13ad0:	3202      	adds	r2, #2
   13ad2:	7812      	ldrb	r2, [r2, #0]
   13ad4:	4313      	orrs	r3, r2
   13ad6:	3305      	adds	r3, #5
   13ad8:	687a      	ldr	r2, [r7, #4]
   13ada:	18d3      	adds	r3, r2, r3
   13adc:	781b      	ldrb	r3, [r3, #0]
   13ade:	2b03      	cmp	r3, #3
   13ae0:	d101      	bne.n	13ae6 <CHECK_BUFFER+0x4a>
   13ae2:	2301      	movs	r3, #1
   13ae4:	e000      	b.n	13ae8 <CHECK_BUFFER+0x4c>
   13ae6:	2300      	movs	r3, #0
   13ae8:	1c1a      	adds	r2, r3, #0
   13aea:	2301      	movs	r3, #1
   13aec:	4013      	ands	r3, r2
   13aee:	b2db      	uxtb	r3, r3
}
   13af0:	0018      	movs	r0, r3
   13af2:	46bd      	mov	sp, r7
   13af4:	b002      	add	sp, #8
   13af6:	bd80      	pop	{r7, pc}

00013af8 <read_vesc_packet>:

void read_vesc_packet(void){
   13af8:	b590      	push	{r4, r7, lr}
   13afa:	b083      	sub	sp, #12
   13afc:	af00      	add	r7, sp, #0
	if(CHECK_BUFFER(vesc_USART_read_buffer)){
   13afe:	4b5f      	ldr	r3, [pc, #380]	; (13c7c <read_vesc_packet+0x184>)
   13b00:	0018      	movs	r0, r3
   13b02:	4b5f      	ldr	r3, [pc, #380]	; (13c80 <read_vesc_packet+0x188>)
   13b04:	4798      	blx	r3
   13b06:	1e03      	subs	r3, r0, #0
   13b08:	d100      	bne.n	13b0c <read_vesc_packet+0x14>
   13b0a:	e082      	b.n	13c12 <read_vesc_packet+0x11a>
		VESC_PACKET_RECIEVED = true;
   13b0c:	4b5d      	ldr	r3, [pc, #372]	; (13c84 <read_vesc_packet+0x18c>)
   13b0e:	2201      	movs	r2, #1
   13b10:	701a      	strb	r2, [r3, #0]

		if(vesc_USART_read_buffer[0] == 0x2){
   13b12:	4b5a      	ldr	r3, [pc, #360]	; (13c7c <read_vesc_packet+0x184>)
   13b14:	781b      	ldrb	r3, [r3, #0]
   13b16:	2b02      	cmp	r3, #2
   13b18:	d11e      	bne.n	13b58 <read_vesc_packet+0x60>
			packet_len = vesc_USART_read_buffer[1];
   13b1a:	4b58      	ldr	r3, [pc, #352]	; (13c7c <read_vesc_packet+0x184>)
   13b1c:	785b      	ldrb	r3, [r3, #1]
   13b1e:	b29a      	uxth	r2, r3
   13b20:	4b59      	ldr	r3, [pc, #356]	; (13c88 <read_vesc_packet+0x190>)
   13b22:	801a      	strh	r2, [r3, #0]
			memcpy(vesc_revieve_packet.payload,vesc_USART_read_buffer+2,packet_len);
   13b24:	4959      	ldr	r1, [pc, #356]	; (13c8c <read_vesc_packet+0x194>)
   13b26:	4b58      	ldr	r3, [pc, #352]	; (13c88 <read_vesc_packet+0x190>)
   13b28:	881b      	ldrh	r3, [r3, #0]
   13b2a:	001a      	movs	r2, r3
   13b2c:	4b58      	ldr	r3, [pc, #352]	; (13c90 <read_vesc_packet+0x198>)
   13b2e:	0018      	movs	r0, r3
   13b30:	4b58      	ldr	r3, [pc, #352]	; (13c94 <read_vesc_packet+0x19c>)
   13b32:	4798      	blx	r3
			vesc_revieve_packet.crc[0] = vesc_USART_read_buffer[packet_len+2];
   13b34:	4b54      	ldr	r3, [pc, #336]	; (13c88 <read_vesc_packet+0x190>)
   13b36:	881b      	ldrh	r3, [r3, #0]
   13b38:	3302      	adds	r3, #2
   13b3a:	4a50      	ldr	r2, [pc, #320]	; (13c7c <read_vesc_packet+0x184>)
   13b3c:	5cd1      	ldrb	r1, [r2, r3]
   13b3e:	4b56      	ldr	r3, [pc, #344]	; (13c98 <read_vesc_packet+0x1a0>)
   13b40:	4a56      	ldr	r2, [pc, #344]	; (13c9c <read_vesc_packet+0x1a4>)
   13b42:	5499      	strb	r1, [r3, r2]
			vesc_revieve_packet.crc[1] = vesc_USART_read_buffer[packet_len+3];
   13b44:	4b50      	ldr	r3, [pc, #320]	; (13c88 <read_vesc_packet+0x190>)
   13b46:	881b      	ldrh	r3, [r3, #0]
   13b48:	3303      	adds	r3, #3
   13b4a:	4a4c      	ldr	r2, [pc, #304]	; (13c7c <read_vesc_packet+0x184>)
   13b4c:	5cd1      	ldrb	r1, [r2, r3]
   13b4e:	4a52      	ldr	r2, [pc, #328]	; (13c98 <read_vesc_packet+0x1a0>)
   13b50:	2381      	movs	r3, #129	; 0x81
   13b52:	009b      	lsls	r3, r3, #2
   13b54:	54d1      	strb	r1, [r2, r3]
   13b56:	e024      	b.n	13ba2 <read_vesc_packet+0xaa>
		} else{
			packet_len = ((vesc_USART_read_buffer[1]<<8)|vesc_USART_read_buffer[2]);
   13b58:	4b48      	ldr	r3, [pc, #288]	; (13c7c <read_vesc_packet+0x184>)
   13b5a:	785b      	ldrb	r3, [r3, #1]
   13b5c:	021b      	lsls	r3, r3, #8
   13b5e:	b21a      	sxth	r2, r3
   13b60:	4b46      	ldr	r3, [pc, #280]	; (13c7c <read_vesc_packet+0x184>)
   13b62:	789b      	ldrb	r3, [r3, #2]
   13b64:	b21b      	sxth	r3, r3
   13b66:	4313      	orrs	r3, r2
   13b68:	b21b      	sxth	r3, r3
   13b6a:	b29a      	uxth	r2, r3
   13b6c:	4b46      	ldr	r3, [pc, #280]	; (13c88 <read_vesc_packet+0x190>)
   13b6e:	801a      	strh	r2, [r3, #0]
			memcpy(vesc_revieve_packet.payload,vesc_USART_read_buffer+3,packet_len);
   13b70:	494b      	ldr	r1, [pc, #300]	; (13ca0 <read_vesc_packet+0x1a8>)
   13b72:	4b45      	ldr	r3, [pc, #276]	; (13c88 <read_vesc_packet+0x190>)
   13b74:	881b      	ldrh	r3, [r3, #0]
   13b76:	001a      	movs	r2, r3
   13b78:	4b45      	ldr	r3, [pc, #276]	; (13c90 <read_vesc_packet+0x198>)
   13b7a:	0018      	movs	r0, r3
   13b7c:	4b45      	ldr	r3, [pc, #276]	; (13c94 <read_vesc_packet+0x19c>)
   13b7e:	4798      	blx	r3
			vesc_revieve_packet.crc[0] = vesc_USART_read_buffer[packet_len+3];
   13b80:	4b41      	ldr	r3, [pc, #260]	; (13c88 <read_vesc_packet+0x190>)
   13b82:	881b      	ldrh	r3, [r3, #0]
   13b84:	3303      	adds	r3, #3
   13b86:	4a3d      	ldr	r2, [pc, #244]	; (13c7c <read_vesc_packet+0x184>)
   13b88:	5cd1      	ldrb	r1, [r2, r3]
   13b8a:	4b43      	ldr	r3, [pc, #268]	; (13c98 <read_vesc_packet+0x1a0>)
   13b8c:	4a43      	ldr	r2, [pc, #268]	; (13c9c <read_vesc_packet+0x1a4>)
   13b8e:	5499      	strb	r1, [r3, r2]
			vesc_revieve_packet.crc[1] = vesc_USART_read_buffer[packet_len+4];
   13b90:	4b3d      	ldr	r3, [pc, #244]	; (13c88 <read_vesc_packet+0x190>)
   13b92:	881b      	ldrh	r3, [r3, #0]
   13b94:	3304      	adds	r3, #4
   13b96:	4a39      	ldr	r2, [pc, #228]	; (13c7c <read_vesc_packet+0x184>)
   13b98:	5cd1      	ldrb	r1, [r2, r3]
   13b9a:	4a3f      	ldr	r2, [pc, #252]	; (13c98 <read_vesc_packet+0x1a0>)
   13b9c:	2381      	movs	r3, #129	; 0x81
   13b9e:	009b      	lsls	r3, r3, #2
   13ba0:	54d1      	strb	r1, [r2, r3]
		}
		
		// Check if the message was corrupted
		uint16_t crc_check = crc16(vesc_revieve_packet.payload, packet_len);
   13ba2:	4b39      	ldr	r3, [pc, #228]	; (13c88 <read_vesc_packet+0x190>)
   13ba4:	881a      	ldrh	r2, [r3, #0]
   13ba6:	1dbc      	adds	r4, r7, #6
   13ba8:	4b39      	ldr	r3, [pc, #228]	; (13c90 <read_vesc_packet+0x198>)
   13baa:	0011      	movs	r1, r2
   13bac:	0018      	movs	r0, r3
   13bae:	4b3d      	ldr	r3, [pc, #244]	; (13ca4 <read_vesc_packet+0x1ac>)
   13bb0:	4798      	blx	r3
   13bb2:	0003      	movs	r3, r0
   13bb4:	8023      	strh	r3, [r4, #0]
		if(crc_check != (uint16_t)((vesc_revieve_packet.crc[0]<<8)|vesc_revieve_packet.crc[1])){
   13bb6:	4b38      	ldr	r3, [pc, #224]	; (13c98 <read_vesc_packet+0x1a0>)
   13bb8:	4a38      	ldr	r2, [pc, #224]	; (13c9c <read_vesc_packet+0x1a4>)
   13bba:	5c9b      	ldrb	r3, [r3, r2]
   13bbc:	021b      	lsls	r3, r3, #8
   13bbe:	b21a      	sxth	r2, r3
   13bc0:	4935      	ldr	r1, [pc, #212]	; (13c98 <read_vesc_packet+0x1a0>)
   13bc2:	2381      	movs	r3, #129	; 0x81
   13bc4:	009b      	lsls	r3, r3, #2
   13bc6:	5ccb      	ldrb	r3, [r1, r3]
   13bc8:	b21b      	sxth	r3, r3
   13bca:	4313      	orrs	r3, r2
   13bcc:	b21b      	sxth	r3, r3
   13bce:	b29b      	uxth	r3, r3
   13bd0:	1dba      	adds	r2, r7, #6
   13bd2:	8812      	ldrh	r2, [r2, #0]
   13bd4:	429a      	cmp	r2, r3
   13bd6:	d002      	beq.n	13bde <read_vesc_packet+0xe6>
			//ERROR_LEDs(ERROR_TEAL);
			VESC_PACKET_RECIEVED = false; // dont handle the packet if it was
   13bd8:	4b2a      	ldr	r3, [pc, #168]	; (13c84 <read_vesc_packet+0x18c>)
   13bda:	2200      	movs	r2, #0
   13bdc:	701a      	strb	r2, [r3, #0]
		}
		
		vesc_usart_time = millis();
   13bde:	4b32      	ldr	r3, [pc, #200]	; (13ca8 <read_vesc_packet+0x1b0>)
   13be0:	4798      	blx	r3
   13be2:	0002      	movs	r2, r0
   13be4:	4b31      	ldr	r3, [pc, #196]	; (13cac <read_vesc_packet+0x1b4>)
   13be6:	601a      	str	r2, [r3, #0]
		HOLD_FOR_REPLY = false;
   13be8:	4b31      	ldr	r3, [pc, #196]	; (13cb0 <read_vesc_packet+0x1b8>)
   13bea:	2200      	movs	r2, #0
   13bec:	701a      	strb	r2, [r3, #0]
		
		memset(vesc_USART_read_buffer,0,MAX_PAYLOAD_LEN+6);
   13bee:	4a31      	ldr	r2, [pc, #196]	; (13cb4 <read_vesc_packet+0x1bc>)
   13bf0:	4b22      	ldr	r3, [pc, #136]	; (13c7c <read_vesc_packet+0x184>)
   13bf2:	2100      	movs	r1, #0
   13bf4:	0018      	movs	r0, r3
   13bf6:	4b30      	ldr	r3, [pc, #192]	; (13cb8 <read_vesc_packet+0x1c0>)
   13bf8:	4798      	blx	r3
		//Stop listening to the ESC UART
		usart_abort_job(&vesc_usart, USART_TRANSCEIVER_RX);
   13bfa:	4b30      	ldr	r3, [pc, #192]	; (13cbc <read_vesc_packet+0x1c4>)
   13bfc:	2100      	movs	r1, #0
   13bfe:	0018      	movs	r0, r3
   13c00:	4b2f      	ldr	r3, [pc, #188]	; (13cc0 <read_vesc_packet+0x1c8>)
   13c02:	4798      	blx	r3
		// Start listening to the ESC UART
		usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
   13c04:	4a2b      	ldr	r2, [pc, #172]	; (13cb4 <read_vesc_packet+0x1bc>)
   13c06:	491d      	ldr	r1, [pc, #116]	; (13c7c <read_vesc_packet+0x184>)
   13c08:	4b2c      	ldr	r3, [pc, #176]	; (13cbc <read_vesc_packet+0x1c4>)
   13c0a:	0018      	movs	r0, r3
   13c0c:	4b2d      	ldr	r3, [pc, #180]	; (13cc4 <read_vesc_packet+0x1cc>)
   13c0e:	4798      	blx	r3
   13c10:	e029      	b.n	13c66 <read_vesc_packet+0x16e>
	} else if(CHECK_FOR_NOISE_ESC(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6, &ESC_noise_timer)){
   13c12:	4b2d      	ldr	r3, [pc, #180]	; (13cc8 <read_vesc_packet+0x1d0>)
   13c14:	4a27      	ldr	r2, [pc, #156]	; (13cb4 <read_vesc_packet+0x1bc>)
   13c16:	4919      	ldr	r1, [pc, #100]	; (13c7c <read_vesc_packet+0x184>)
   13c18:	4828      	ldr	r0, [pc, #160]	; (13cbc <read_vesc_packet+0x1c4>)
   13c1a:	4c2c      	ldr	r4, [pc, #176]	; (13ccc <read_vesc_packet+0x1d4>)
   13c1c:	47a0      	blx	r4
   13c1e:	1e03      	subs	r3, r0, #0
   13c20:	d021      	beq.n	13c66 <read_vesc_packet+0x16e>
		//Stop listening to the BLE UART
		usart_abort_job(&vesc_usart, USART_TRANSCEIVER_RX);
   13c22:	4b26      	ldr	r3, [pc, #152]	; (13cbc <read_vesc_packet+0x1c4>)
   13c24:	2100      	movs	r1, #0
   13c26:	0018      	movs	r0, r3
   13c28:	4b25      	ldr	r3, [pc, #148]	; (13cc0 <read_vesc_packet+0x1c8>)
   13c2a:	4798      	blx	r3
		memset(vesc_USART_read_buffer, 0, MAX_PAYLOAD_LEN+6);
   13c2c:	4a21      	ldr	r2, [pc, #132]	; (13cb4 <read_vesc_packet+0x1bc>)
   13c2e:	4b13      	ldr	r3, [pc, #76]	; (13c7c <read_vesc_packet+0x184>)
   13c30:	2100      	movs	r1, #0
   13c32:	0018      	movs	r0, r3
   13c34:	4b20      	ldr	r3, [pc, #128]	; (13cb8 <read_vesc_packet+0x1c0>)
   13c36:	4798      	blx	r3
		uint32_t temp_timer = millis();
   13c38:	4b1b      	ldr	r3, [pc, #108]	; (13ca8 <read_vesc_packet+0x1b0>)
   13c3a:	4798      	blx	r3
   13c3c:	0003      	movs	r3, r0
   13c3e:	603b      	str	r3, [r7, #0]
		while(!check_timer_expired(&temp_timer, 10)){}
   13c40:	46c0      	nop			; (mov r8, r8)
   13c42:	003b      	movs	r3, r7
   13c44:	210a      	movs	r1, #10
   13c46:	0018      	movs	r0, r3
   13c48:	4b21      	ldr	r3, [pc, #132]	; (13cd0 <read_vesc_packet+0x1d8>)
   13c4a:	4798      	blx	r3
   13c4c:	0003      	movs	r3, r0
   13c4e:	001a      	movs	r2, r3
   13c50:	2301      	movs	r3, #1
   13c52:	4053      	eors	r3, r2
   13c54:	b2db      	uxtb	r3, r3
   13c56:	2b00      	cmp	r3, #0
   13c58:	d1f3      	bne.n	13c42 <read_vesc_packet+0x14a>
		// Start listening to the BLE UART
		usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
   13c5a:	4a16      	ldr	r2, [pc, #88]	; (13cb4 <read_vesc_packet+0x1bc>)
   13c5c:	4907      	ldr	r1, [pc, #28]	; (13c7c <read_vesc_packet+0x184>)
   13c5e:	4b17      	ldr	r3, [pc, #92]	; (13cbc <read_vesc_packet+0x1c4>)
   13c60:	0018      	movs	r0, r3
   13c62:	4b18      	ldr	r3, [pc, #96]	; (13cc4 <read_vesc_packet+0x1cc>)
   13c64:	4798      	blx	r3
	}

	if(VESC_PACKET_RECIEVED){
   13c66:	4b07      	ldr	r3, [pc, #28]	; (13c84 <read_vesc_packet+0x18c>)
   13c68:	781b      	ldrb	r3, [r3, #0]
   13c6a:	2b00      	cmp	r3, #0
   13c6c:	d001      	beq.n	13c72 <read_vesc_packet+0x17a>
		process_recieved_packet();
   13c6e:	4b19      	ldr	r3, [pc, #100]	; (13cd4 <read_vesc_packet+0x1dc>)
   13c70:	4798      	blx	r3
	}
}
   13c72:	46c0      	nop			; (mov r8, r8)
   13c74:	46bd      	mov	sp, r7
   13c76:	b003      	add	sp, #12
   13c78:	bd90      	pop	{r4, r7, pc}
   13c7a:	46c0      	nop			; (mov r8, r8)
   13c7c:	20001258 	.word	0x20001258
   13c80:	00013a9d 	.word	0x00013a9d
   13c84:	2000043f 	.word	0x2000043f
   13c88:	20000448 	.word	0x20000448
   13c8c:	2000125a 	.word	0x2000125a
   13c90:	2000161b 	.word	0x2000161b
   13c94:	0001c9a1 	.word	0x0001c9a1
   13c98:	20001618 	.word	0x20001618
   13c9c:	00000203 	.word	0x00000203
   13ca0:	2000125b 	.word	0x2000125b
   13ca4:	00011be9 	.word	0x00011be9
   13ca8:	00009f65 	.word	0x00009f65
   13cac:	20000434 	.word	0x20000434
   13cb0:	20000438 	.word	0x20000438
   13cb4:	00000206 	.word	0x00000206
   13cb8:	0001c9d7 	.word	0x0001c9d7
   13cbc:	20000b3c 	.word	0x20000b3c
   13cc0:	000066b9 	.word	0x000066b9
   13cc4:	00006671 	.word	0x00006671
   13cc8:	20000444 	.word	0x20000444
   13ccc:	00013e51 	.word	0x00013e51
   13cd0:	00009fbd 	.word	0x00009fbd
   13cd4:	00011e99 	.word	0x00011e99

00013cd8 <detect_esc_baud_pins>:

void detect_esc_baud_pins(void){
   13cd8:	b580      	push	{r7, lr}
   13cda:	af00      	add	r7, sp, #0
	static uint32_t send_delay = 15;
	static uint32_t recieve_delay = 50;
	static bool CONFIG_PACKET_SENT = false;
	static bool DISABLE_UART = true;

	if(!ESC_UART_CONFIGED){
   13cdc:	4b47      	ldr	r3, [pc, #284]	; (13dfc <detect_esc_baud_pins+0x124>)
   13cde:	781b      	ldrb	r3, [r3, #0]
   13ce0:	2201      	movs	r2, #1
   13ce2:	4053      	eors	r3, r2
   13ce4:	b2db      	uxtb	r3, r3
   13ce6:	2b00      	cmp	r3, #0
   13ce8:	d100      	bne.n	13cec <detect_esc_baud_pins+0x14>
   13cea:	e084      	b.n	13df6 <detect_esc_baud_pins+0x11e>
		if(DISABLE_UART){
   13cec:	4b44      	ldr	r3, [pc, #272]	; (13e00 <detect_esc_baud_pins+0x128>)
   13cee:	781b      	ldrb	r3, [r3, #0]
   13cf0:	2b00      	cmp	r3, #0
   13cf2:	d00b      	beq.n	13d0c <detect_esc_baud_pins+0x34>
			usart_disable(&vesc_usart);
   13cf4:	4b43      	ldr	r3, [pc, #268]	; (13e04 <detect_esc_baud_pins+0x12c>)
   13cf6:	0018      	movs	r0, r3
   13cf8:	4b43      	ldr	r3, [pc, #268]	; (13e08 <detect_esc_baud_pins+0x130>)
   13cfa:	4798      	blx	r3
			wait_time = millis();
   13cfc:	4b43      	ldr	r3, [pc, #268]	; (13e0c <detect_esc_baud_pins+0x134>)
   13cfe:	4798      	blx	r3
   13d00:	0002      	movs	r2, r0
   13d02:	4b43      	ldr	r3, [pc, #268]	; (13e10 <detect_esc_baud_pins+0x138>)
   13d04:	601a      	str	r2, [r3, #0]
			DISABLE_UART = false;
   13d06:	4b3e      	ldr	r3, [pc, #248]	; (13e00 <detect_esc_baud_pins+0x128>)
   13d08:	2200      	movs	r2, #0
   13d0a:	701a      	strb	r2, [r3, #0]
		}

		if(!CONFIG_PACKET_SENT && check_timer_expired(&wait_time, send_delay)){ // Pause 5ms
   13d0c:	4b41      	ldr	r3, [pc, #260]	; (13e14 <detect_esc_baud_pins+0x13c>)
   13d0e:	781b      	ldrb	r3, [r3, #0]
   13d10:	2201      	movs	r2, #1
   13d12:	4053      	eors	r3, r2
   13d14:	b2db      	uxtb	r3, r3
   13d16:	2b00      	cmp	r3, #0
   13d18:	d039      	beq.n	13d8e <detect_esc_baud_pins+0xb6>
   13d1a:	4b3f      	ldr	r3, [pc, #252]	; (13e18 <detect_esc_baud_pins+0x140>)
   13d1c:	681a      	ldr	r2, [r3, #0]
   13d1e:	4b3c      	ldr	r3, [pc, #240]	; (13e10 <detect_esc_baud_pins+0x138>)
   13d20:	0011      	movs	r1, r2
   13d22:	0018      	movs	r0, r3
   13d24:	4b3d      	ldr	r3, [pc, #244]	; (13e1c <detect_esc_baud_pins+0x144>)
   13d26:	4798      	blx	r3
   13d28:	1e03      	subs	r3, r0, #0
   13d2a:	d030      	beq.n	13d8e <detect_esc_baud_pins+0xb6>

			// Configure the VESC UART with a new buad rate
			UART_baud++;
   13d2c:	4b3c      	ldr	r3, [pc, #240]	; (13e20 <detect_esc_baud_pins+0x148>)
   13d2e:	781b      	ldrb	r3, [r3, #0]
   13d30:	3301      	adds	r3, #1
   13d32:	b2da      	uxtb	r2, r3
   13d34:	4b3a      	ldr	r3, [pc, #232]	; (13e20 <detect_esc_baud_pins+0x148>)
   13d36:	701a      	strb	r2, [r3, #0]
			if(UART_baud > BAUD_115200){
   13d38:	4b39      	ldr	r3, [pc, #228]	; (13e20 <detect_esc_baud_pins+0x148>)
   13d3a:	781b      	ldrb	r3, [r3, #0]
   13d3c:	2b03      	cmp	r3, #3
   13d3e:	d910      	bls.n	13d62 <detect_esc_baud_pins+0x8a>
				UART_baud = BAUD_9600;
   13d40:	4b37      	ldr	r3, [pc, #220]	; (13e20 <detect_esc_baud_pins+0x148>)
   13d42:	2200      	movs	r2, #0
   13d44:	701a      	strb	r2, [r3, #0]
				ESC_UART_PIN_CONFIG = !ESC_UART_PIN_CONFIG;
   13d46:	4b37      	ldr	r3, [pc, #220]	; (13e24 <detect_esc_baud_pins+0x14c>)
   13d48:	781b      	ldrb	r3, [r3, #0]
   13d4a:	1e5a      	subs	r2, r3, #1
   13d4c:	4193      	sbcs	r3, r2
   13d4e:	b2db      	uxtb	r3, r3
   13d50:	2201      	movs	r2, #1
   13d52:	4053      	eors	r3, r2
   13d54:	b2db      	uxtb	r3, r3
   13d56:	1c1a      	adds	r2, r3, #0
   13d58:	2301      	movs	r3, #1
   13d5a:	4013      	ands	r3, r2
   13d5c:	b2da      	uxtb	r2, r3
   13d5e:	4b31      	ldr	r3, [pc, #196]	; (13e24 <detect_esc_baud_pins+0x14c>)
   13d60:	701a      	strb	r2, [r3, #0]
			}
			configure_vesc_usart();
   13d62:	4b31      	ldr	r3, [pc, #196]	; (13e28 <detect_esc_baud_pins+0x150>)
   13d64:	4798      	blx	r3

			//port_pin_set_output_level(STATUS_LED, true); // TODO: Add status LED

			// Start listening for responses
			usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
   13d66:	4a31      	ldr	r2, [pc, #196]	; (13e2c <detect_esc_baud_pins+0x154>)
   13d68:	4931      	ldr	r1, [pc, #196]	; (13e30 <detect_esc_baud_pins+0x158>)
   13d6a:	4b26      	ldr	r3, [pc, #152]	; (13e04 <detect_esc_baud_pins+0x12c>)
   13d6c:	0018      	movs	r0, r3
   13d6e:	4b31      	ldr	r3, [pc, #196]	; (13e34 <detect_esc_baud_pins+0x15c>)
   13d70:	4798      	blx	r3

			// Dont wait for the normal send timeout to expire
			HOLD_FOR_REPLY = false;
   13d72:	4b31      	ldr	r3, [pc, #196]	; (13e38 <detect_esc_baud_pins+0x160>)
   13d74:	2200      	movs	r2, #0
   13d76:	701a      	strb	r2, [r3, #0]
			// Request FW version
			vesc_get_fw_version();
   13d78:	4b30      	ldr	r3, [pc, #192]	; (13e3c <detect_esc_baud_pins+0x164>)
   13d7a:	4798      	blx	r3

			CONFIG_PACKET_SENT = true;
   13d7c:	4b25      	ldr	r3, [pc, #148]	; (13e14 <detect_esc_baud_pins+0x13c>)
   13d7e:	2201      	movs	r2, #1
   13d80:	701a      	strb	r2, [r3, #0]

			wait_time = millis();
   13d82:	4b22      	ldr	r3, [pc, #136]	; (13e0c <detect_esc_baud_pins+0x134>)
   13d84:	4798      	blx	r3
   13d86:	0002      	movs	r2, r0
   13d88:	4b21      	ldr	r3, [pc, #132]	; (13e10 <detect_esc_baud_pins+0x138>)
   13d8a:	601a      	str	r2, [r3, #0]

			CONFIG_PACKET_SENT = false;
			DISABLE_UART = true;
		}
	}
}
   13d8c:	e033      	b.n	13df6 <detect_esc_baud_pins+0x11e>
		else if(CONFIG_PACKET_SENT && check_timer_expired(&wait_time, recieve_delay)){
   13d8e:	4b21      	ldr	r3, [pc, #132]	; (13e14 <detect_esc_baud_pins+0x13c>)
   13d90:	781b      	ldrb	r3, [r3, #0]
   13d92:	2b00      	cmp	r3, #0
   13d94:	d02f      	beq.n	13df6 <detect_esc_baud_pins+0x11e>
   13d96:	4b2a      	ldr	r3, [pc, #168]	; (13e40 <detect_esc_baud_pins+0x168>)
   13d98:	681a      	ldr	r2, [r3, #0]
   13d9a:	4b1d      	ldr	r3, [pc, #116]	; (13e10 <detect_esc_baud_pins+0x138>)
   13d9c:	0011      	movs	r1, r2
   13d9e:	0018      	movs	r0, r3
   13da0:	4b1e      	ldr	r3, [pc, #120]	; (13e1c <detect_esc_baud_pins+0x144>)
   13da2:	4798      	blx	r3
   13da4:	1e03      	subs	r3, r0, #0
   13da6:	d026      	beq.n	13df6 <detect_esc_baud_pins+0x11e>
			if(CHECK_BUFFER(vesc_USART_read_buffer)){
   13da8:	4b21      	ldr	r3, [pc, #132]	; (13e30 <detect_esc_baud_pins+0x158>)
   13daa:	0018      	movs	r0, r3
   13dac:	4b25      	ldr	r3, [pc, #148]	; (13e44 <detect_esc_baud_pins+0x16c>)
   13dae:	4798      	blx	r3
   13db0:	1e03      	subs	r3, r0, #0
   13db2:	d014      	beq.n	13dde <detect_esc_baud_pins+0x106>
				ESC_UART_CONFIGED = true;
   13db4:	4b11      	ldr	r3, [pc, #68]	; (13dfc <detect_esc_baud_pins+0x124>)
   13db6:	2201      	movs	r2, #1
   13db8:	701a      	strb	r2, [r3, #0]
				memset(vesc_USART_read_buffer,0,MAX_PAYLOAD_LEN+6);
   13dba:	4a1c      	ldr	r2, [pc, #112]	; (13e2c <detect_esc_baud_pins+0x154>)
   13dbc:	4b1c      	ldr	r3, [pc, #112]	; (13e30 <detect_esc_baud_pins+0x158>)
   13dbe:	2100      	movs	r1, #0
   13dc0:	0018      	movs	r0, r3
   13dc2:	4b21      	ldr	r3, [pc, #132]	; (13e48 <detect_esc_baud_pins+0x170>)
   13dc4:	4798      	blx	r3
				usart_abort_job(&vesc_usart, USART_TRANSCEIVER_RX);
   13dc6:	4b0f      	ldr	r3, [pc, #60]	; (13e04 <detect_esc_baud_pins+0x12c>)
   13dc8:	2100      	movs	r1, #0
   13dca:	0018      	movs	r0, r3
   13dcc:	4b1f      	ldr	r3, [pc, #124]	; (13e4c <detect_esc_baud_pins+0x174>)
   13dce:	4798      	blx	r3
				usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
   13dd0:	4a16      	ldr	r2, [pc, #88]	; (13e2c <detect_esc_baud_pins+0x154>)
   13dd2:	4917      	ldr	r1, [pc, #92]	; (13e30 <detect_esc_baud_pins+0x158>)
   13dd4:	4b0b      	ldr	r3, [pc, #44]	; (13e04 <detect_esc_baud_pins+0x12c>)
   13dd6:	0018      	movs	r0, r3
   13dd8:	4b16      	ldr	r3, [pc, #88]	; (13e34 <detect_esc_baud_pins+0x15c>)
   13dda:	4798      	blx	r3
   13ddc:	e005      	b.n	13dea <detect_esc_baud_pins+0x112>
				memset(vesc_USART_read_buffer,0,MAX_PAYLOAD_LEN+6); // Clear the VESC receive buffer
   13dde:	4a13      	ldr	r2, [pc, #76]	; (13e2c <detect_esc_baud_pins+0x154>)
   13de0:	4b13      	ldr	r3, [pc, #76]	; (13e30 <detect_esc_baud_pins+0x158>)
   13de2:	2100      	movs	r1, #0
   13de4:	0018      	movs	r0, r3
   13de6:	4b18      	ldr	r3, [pc, #96]	; (13e48 <detect_esc_baud_pins+0x170>)
   13de8:	4798      	blx	r3
			CONFIG_PACKET_SENT = false;
   13dea:	4b0a      	ldr	r3, [pc, #40]	; (13e14 <detect_esc_baud_pins+0x13c>)
   13dec:	2200      	movs	r2, #0
   13dee:	701a      	strb	r2, [r3, #0]
			DISABLE_UART = true;
   13df0:	4b03      	ldr	r3, [pc, #12]	; (13e00 <detect_esc_baud_pins+0x128>)
   13df2:	2201      	movs	r2, #1
   13df4:	701a      	strb	r2, [r3, #0]
}
   13df6:	46c0      	nop			; (mov r8, r8)
   13df8:	46bd      	mov	sp, r7
   13dfa:	bd80      	pop	{r7, pc}
   13dfc:	20000440 	.word	0x20000440
   13e00:	20000105 	.word	0x20000105
   13e04:	20000b3c 	.word	0x20000b3c
   13e08:	00009da9 	.word	0x00009da9
   13e0c:	00009f65 	.word	0x00009f65
   13e10:	200004dc 	.word	0x200004dc
   13e14:	200004e0 	.word	0x200004e0
   13e18:	20000108 	.word	0x20000108
   13e1c:	00009fbd 	.word	0x00009fbd
   13e20:	200003d0 	.word	0x200003d0
   13e24:	20000442 	.word	0x20000442
   13e28:	00011c6d 	.word	0x00011c6d
   13e2c:	00000206 	.word	0x00000206
   13e30:	20001258 	.word	0x20001258
   13e34:	00006671 	.word	0x00006671
   13e38:	20000438 	.word	0x20000438
   13e3c:	00012d1d 	.word	0x00012d1d
   13e40:	2000010c 	.word	0x2000010c
   13e44:	00013a9d 	.word	0x00013a9d
   13e48:	0001c9d7 	.word	0x0001c9d7
   13e4c:	000066b9 	.word	0x000066b9

00013e50 <CHECK_FOR_NOISE_ESC>:

bool CHECK_FOR_NOISE_ESC(struct usart_module *const module, uint8_t buf[MAX_PAYLOAD_LEN+6], uint16_t max_size, uint32_t *noise_timer){
   13e50:	b580      	push	{r7, lr}
   13e52:	b084      	sub	sp, #16
   13e54:	af00      	add	r7, sp, #0
   13e56:	60f8      	str	r0, [r7, #12]
   13e58:	60b9      	str	r1, [r7, #8]
   13e5a:	603b      	str	r3, [r7, #0]
   13e5c:	1dbb      	adds	r3, r7, #6
   13e5e:	801a      	strh	r2, [r3, #0]
	if(buf[0] != 0x02 && buf[0] != 0x03 && module->remaining_rx_buffer_length != max_size){
   13e60:	68bb      	ldr	r3, [r7, #8]
   13e62:	781b      	ldrb	r3, [r3, #0]
   13e64:	2b02      	cmp	r3, #2
   13e66:	d00c      	beq.n	13e82 <CHECK_FOR_NOISE_ESC+0x32>
   13e68:	68bb      	ldr	r3, [r7, #8]
   13e6a:	781b      	ldrb	r3, [r3, #0]
   13e6c:	2b03      	cmp	r3, #3
   13e6e:	d008      	beq.n	13e82 <CHECK_FOR_NOISE_ESC+0x32>
   13e70:	68fb      	ldr	r3, [r7, #12]
   13e72:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   13e74:	b29b      	uxth	r3, r3
   13e76:	1dba      	adds	r2, r7, #6
   13e78:	8812      	ldrh	r2, [r2, #0]
   13e7a:	429a      	cmp	r2, r3
   13e7c:	d001      	beq.n	13e82 <CHECK_FOR_NOISE_ESC+0x32>
		return true;
   13e7e:	2301      	movs	r3, #1
   13e80:	e01a      	b.n	13eb8 <CHECK_FOR_NOISE_ESC+0x68>
	} else if(buf[0] == 0x02 || buf[0] == 0x03){
   13e82:	68bb      	ldr	r3, [r7, #8]
   13e84:	781b      	ldrb	r3, [r3, #0]
   13e86:	2b02      	cmp	r3, #2
   13e88:	d003      	beq.n	13e92 <CHECK_FOR_NOISE_ESC+0x42>
   13e8a:	68bb      	ldr	r3, [r7, #8]
   13e8c:	781b      	ldrb	r3, [r3, #0]
   13e8e:	2b03      	cmp	r3, #3
   13e90:	d10c      	bne.n	13eac <CHECK_FOR_NOISE_ESC+0x5c>
		if(check_timer_expired(noise_timer,500)){
   13e92:	23fa      	movs	r3, #250	; 0xfa
   13e94:	005a      	lsls	r2, r3, #1
   13e96:	683b      	ldr	r3, [r7, #0]
   13e98:	0011      	movs	r1, r2
   13e9a:	0018      	movs	r0, r3
   13e9c:	4b08      	ldr	r3, [pc, #32]	; (13ec0 <CHECK_FOR_NOISE_ESC+0x70>)
   13e9e:	4798      	blx	r3
   13ea0:	1e03      	subs	r3, r0, #0
   13ea2:	d001      	beq.n	13ea8 <CHECK_FOR_NOISE_ESC+0x58>
			return true;
   13ea4:	2301      	movs	r3, #1
   13ea6:	e007      	b.n	13eb8 <CHECK_FOR_NOISE_ESC+0x68>
		}else{
			return false;
   13ea8:	2300      	movs	r3, #0
   13eaa:	e005      	b.n	13eb8 <CHECK_FOR_NOISE_ESC+0x68>
		}
	} else {
		*noise_timer = millis();
   13eac:	4b05      	ldr	r3, [pc, #20]	; (13ec4 <CHECK_FOR_NOISE_ESC+0x74>)
   13eae:	4798      	blx	r3
   13eb0:	0002      	movs	r2, r0
   13eb2:	683b      	ldr	r3, [r7, #0]
   13eb4:	601a      	str	r2, [r3, #0]
		return false;
   13eb6:	2300      	movs	r3, #0
	}
}
   13eb8:	0018      	movs	r0, r3
   13eba:	46bd      	mov	sp, r7
   13ebc:	b004      	add	sp, #16
   13ebe:	bd80      	pop	{r7, pc}
   13ec0:	00009fbd 	.word	0x00009fbd
   13ec4:	00009f65 	.word	0x00009f65

00013ec8 <detect_esc_uart_connected>:


void detect_esc_uart_connected(void){
   13ec8:	b580      	push	{r7, lr}
   13eca:	af00      	add	r7, sp, #0
	if(port_pin_get_input_level(ESC_UART_RXTX_1) || port_pin_get_input_level(ESC_UART_RXTX_2)){
   13ecc:	2010      	movs	r0, #16
   13ece:	4b07      	ldr	r3, [pc, #28]	; (13eec <detect_esc_uart_connected+0x24>)
   13ed0:	4798      	blx	r3
   13ed2:	1e03      	subs	r3, r0, #0
   13ed4:	d104      	bne.n	13ee0 <detect_esc_uart_connected+0x18>
   13ed6:	2011      	movs	r0, #17
   13ed8:	4b04      	ldr	r3, [pc, #16]	; (13eec <detect_esc_uart_connected+0x24>)
   13eda:	4798      	blx	r3
   13edc:	1e03      	subs	r3, r0, #0
   13ede:	d002      	beq.n	13ee6 <detect_esc_uart_connected+0x1e>
		ESC_UART_DETECTED = true;
   13ee0:	4b03      	ldr	r3, [pc, #12]	; (13ef0 <detect_esc_uart_connected+0x28>)
   13ee2:	2201      	movs	r2, #1
   13ee4:	701a      	strb	r2, [r3, #0]
	}
}
   13ee6:	46c0      	nop			; (mov r8, r8)
   13ee8:	46bd      	mov	sp, r7
   13eea:	bd80      	pop	{r7, pc}
   13eec:	000097d1 	.word	0x000097d1
   13ef0:	20000441 	.word	0x20000441

00013ef4 <save_led_data>:


// EEPROM size needs to be set to 0x02


void save_led_data(){
   13ef4:	b590      	push	{r4, r7, lr}
   13ef6:	b085      	sub	sp, #20
   13ef8:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   13efa:	2300      	movs	r3, #0
   13efc:	60fb      	str	r3, [r7, #12]
   13efe:	e005      	b.n	13f0c <save_led_data+0x18>
		eeprom_data[0] = 0;
   13f00:	4bd0      	ldr	r3, [pc, #832]	; (14244 <save_led_data+0x350>)
   13f02:	2200      	movs	r2, #0
   13f04:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   13f06:	68fb      	ldr	r3, [r7, #12]
   13f08:	3301      	adds	r3, #1
   13f0a:	60fb      	str	r3, [r7, #12]
   13f0c:	68fb      	ldr	r3, [r7, #12]
   13f0e:	2b3b      	cmp	r3, #59	; 0x3b
   13f10:	ddf6      	ble.n	13f00 <save_led_data+0xc>
	}

	eeprom_data[0] = SWITCHES;
   13f12:	4bcd      	ldr	r3, [pc, #820]	; (14248 <save_led_data+0x354>)
   13f14:	781a      	ldrb	r2, [r3, #0]
   13f16:	4bcb      	ldr	r3, [pc, #812]	; (14244 <save_led_data+0x350>)
   13f18:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = light_mode;
   13f1a:	4bcc      	ldr	r3, [pc, #816]	; (1424c <save_led_data+0x358>)
   13f1c:	781a      	ldrb	r2, [r3, #0]
   13f1e:	4bc9      	ldr	r3, [pc, #804]	; (14244 <save_led_data+0x350>)
   13f20:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = (Static_RGB.LR & 0xFF);
   13f22:	4bcb      	ldr	r3, [pc, #812]	; (14250 <save_led_data+0x35c>)
   13f24:	881b      	ldrh	r3, [r3, #0]
   13f26:	b2da      	uxtb	r2, r3
   13f28:	4bc6      	ldr	r3, [pc, #792]	; (14244 <save_led_data+0x350>)
   13f2a:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = (Static_RGB.LR & 0xFF00) >> 8;
   13f2c:	4bc8      	ldr	r3, [pc, #800]	; (14250 <save_led_data+0x35c>)
   13f2e:	881b      	ldrh	r3, [r3, #0]
   13f30:	0a1b      	lsrs	r3, r3, #8
   13f32:	b29b      	uxth	r3, r3
   13f34:	b2da      	uxtb	r2, r3
   13f36:	4bc3      	ldr	r3, [pc, #780]	; (14244 <save_led_data+0x350>)
   13f38:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = (Static_RGB.LG & 0xFF);
   13f3a:	4bc5      	ldr	r3, [pc, #788]	; (14250 <save_led_data+0x35c>)
   13f3c:	885b      	ldrh	r3, [r3, #2]
   13f3e:	b2da      	uxtb	r2, r3
   13f40:	4bc0      	ldr	r3, [pc, #768]	; (14244 <save_led_data+0x350>)
   13f42:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = (Static_RGB.LG & 0xFF00) >> 8;
   13f44:	4bc2      	ldr	r3, [pc, #776]	; (14250 <save_led_data+0x35c>)
   13f46:	885b      	ldrh	r3, [r3, #2]
   13f48:	0a1b      	lsrs	r3, r3, #8
   13f4a:	b29b      	uxth	r3, r3
   13f4c:	b2da      	uxtb	r2, r3
   13f4e:	4bbd      	ldr	r3, [pc, #756]	; (14244 <save_led_data+0x350>)
   13f50:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = (Static_RGB.LB & 0xFF);
   13f52:	4bbf      	ldr	r3, [pc, #764]	; (14250 <save_led_data+0x35c>)
   13f54:	889b      	ldrh	r3, [r3, #4]
   13f56:	b2da      	uxtb	r2, r3
   13f58:	4bba      	ldr	r3, [pc, #744]	; (14244 <save_led_data+0x350>)
   13f5a:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = (Static_RGB.LB & 0xFF00) >> 8;
   13f5c:	4bbc      	ldr	r3, [pc, #752]	; (14250 <save_led_data+0x35c>)
   13f5e:	889b      	ldrh	r3, [r3, #4]
   13f60:	0a1b      	lsrs	r3, r3, #8
   13f62:	b29b      	uxth	r3, r3
   13f64:	b2da      	uxtb	r2, r3
   13f66:	4bb7      	ldr	r3, [pc, #732]	; (14244 <save_led_data+0x350>)
   13f68:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = (Static_RGB.RR & 0xFF);
   13f6a:	4bb9      	ldr	r3, [pc, #740]	; (14250 <save_led_data+0x35c>)
   13f6c:	88db      	ldrh	r3, [r3, #6]
   13f6e:	b2da      	uxtb	r2, r3
   13f70:	4bb4      	ldr	r3, [pc, #720]	; (14244 <save_led_data+0x350>)
   13f72:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = (Static_RGB.RR & 0xFF00) >> 8;
   13f74:	4bb6      	ldr	r3, [pc, #728]	; (14250 <save_led_data+0x35c>)
   13f76:	88db      	ldrh	r3, [r3, #6]
   13f78:	0a1b      	lsrs	r3, r3, #8
   13f7a:	b29b      	uxth	r3, r3
   13f7c:	b2da      	uxtb	r2, r3
   13f7e:	4bb1      	ldr	r3, [pc, #708]	; (14244 <save_led_data+0x350>)
   13f80:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = (Static_RGB.RG & 0xFF);
   13f82:	4bb3      	ldr	r3, [pc, #716]	; (14250 <save_led_data+0x35c>)
   13f84:	891b      	ldrh	r3, [r3, #8]
   13f86:	b2da      	uxtb	r2, r3
   13f88:	4bae      	ldr	r3, [pc, #696]	; (14244 <save_led_data+0x350>)
   13f8a:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = (Static_RGB.RG & 0xFF00) >> 8;
   13f8c:	4bb0      	ldr	r3, [pc, #704]	; (14250 <save_led_data+0x35c>)
   13f8e:	891b      	ldrh	r3, [r3, #8]
   13f90:	0a1b      	lsrs	r3, r3, #8
   13f92:	b29b      	uxth	r3, r3
   13f94:	b2da      	uxtb	r2, r3
   13f96:	4bab      	ldr	r3, [pc, #684]	; (14244 <save_led_data+0x350>)
   13f98:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = (Static_RGB.RB & 0xFF);
   13f9a:	4bad      	ldr	r3, [pc, #692]	; (14250 <save_led_data+0x35c>)
   13f9c:	895b      	ldrh	r3, [r3, #10]
   13f9e:	b2da      	uxtb	r2, r3
   13fa0:	4ba8      	ldr	r3, [pc, #672]	; (14244 <save_led_data+0x350>)
   13fa2:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = (Static_RGB.RB & 0xFF00) >> 8;
   13fa4:	4baa      	ldr	r3, [pc, #680]	; (14250 <save_led_data+0x35c>)
   13fa6:	895b      	ldrh	r3, [r3, #10]
   13fa8:	0a1b      	lsrs	r3, r3, #8
   13faa:	b29b      	uxth	r3, r3
   13fac:	b2da      	uxtb	r2, r3
   13fae:	4ba5      	ldr	r3, [pc, #660]	; (14244 <save_led_data+0x350>)
   13fb0:	735a      	strb	r2, [r3, #13]
	int dataOffset = 14;
   13fb2:	230e      	movs	r3, #14
   13fb4:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < 8; i++){
   13fb6:	2300      	movs	r3, #0
   13fb8:	60bb      	str	r3, [r7, #8]
   13fba:	e058      	b.n	1406e <save_led_data+0x17a>
		eeprom_data[dataOffset + (i*5)] = ColorBase[i];
   13fbc:	68ba      	ldr	r2, [r7, #8]
   13fbe:	0013      	movs	r3, r2
   13fc0:	009b      	lsls	r3, r3, #2
   13fc2:	189a      	adds	r2, r3, r2
   13fc4:	683b      	ldr	r3, [r7, #0]
   13fc6:	18d3      	adds	r3, r2, r3
   13fc8:	49a2      	ldr	r1, [pc, #648]	; (14254 <save_led_data+0x360>)
   13fca:	68ba      	ldr	r2, [r7, #8]
   13fcc:	188a      	adds	r2, r1, r2
   13fce:	7811      	ldrb	r1, [r2, #0]
   13fd0:	4a9c      	ldr	r2, [pc, #624]	; (14244 <save_led_data+0x350>)
   13fd2:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+1] = BrightBase[i];
   13fd4:	68ba      	ldr	r2, [r7, #8]
   13fd6:	0013      	movs	r3, r2
   13fd8:	009b      	lsls	r3, r3, #2
   13fda:	189a      	adds	r2, r3, r2
   13fdc:	683b      	ldr	r3, [r7, #0]
   13fde:	18d3      	adds	r3, r2, r3
   13fe0:	3301      	adds	r3, #1
   13fe2:	499d      	ldr	r1, [pc, #628]	; (14258 <save_led_data+0x364>)
   13fe4:	68ba      	ldr	r2, [r7, #8]
   13fe6:	188a      	adds	r2, r1, r2
   13fe8:	7811      	ldrb	r1, [r2, #0]
   13fea:	4a96      	ldr	r2, [pc, #600]	; (14244 <save_led_data+0x350>)
   13fec:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+2] = RateBase[i];
   13fee:	68ba      	ldr	r2, [r7, #8]
   13ff0:	0013      	movs	r3, r2
   13ff2:	009b      	lsls	r3, r3, #2
   13ff4:	189a      	adds	r2, r3, r2
   13ff6:	683b      	ldr	r3, [r7, #0]
   13ff8:	18d3      	adds	r3, r2, r3
   13ffa:	3302      	adds	r3, #2
   13ffc:	4997      	ldr	r1, [pc, #604]	; (1425c <save_led_data+0x368>)
   13ffe:	68ba      	ldr	r2, [r7, #8]
   14000:	188a      	adds	r2, r1, r2
   14002:	7811      	ldrb	r1, [r2, #0]
   14004:	4a8f      	ldr	r2, [pc, #572]	; (14244 <save_led_data+0x350>)
   14006:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+3] = (uint8_t)(RateSens[i]*100);
   14008:	68ba      	ldr	r2, [r7, #8]
   1400a:	0013      	movs	r3, r2
   1400c:	009b      	lsls	r3, r3, #2
   1400e:	189a      	adds	r2, r3, r2
   14010:	683b      	ldr	r3, [r7, #0]
   14012:	18d3      	adds	r3, r2, r3
   14014:	1cdc      	adds	r4, r3, #3
   14016:	4b92      	ldr	r3, [pc, #584]	; (14260 <save_led_data+0x36c>)
   14018:	68ba      	ldr	r2, [r7, #8]
   1401a:	0092      	lsls	r2, r2, #2
   1401c:	58d2      	ldr	r2, [r2, r3]
   1401e:	4b91      	ldr	r3, [pc, #580]	; (14264 <save_led_data+0x370>)
   14020:	4991      	ldr	r1, [pc, #580]	; (14268 <save_led_data+0x374>)
   14022:	1c10      	adds	r0, r2, #0
   14024:	4798      	blx	r3
   14026:	1c03      	adds	r3, r0, #0
   14028:	1c1a      	adds	r2, r3, #0
   1402a:	4b90      	ldr	r3, [pc, #576]	; (1426c <save_led_data+0x378>)
   1402c:	1c10      	adds	r0, r2, #0
   1402e:	4798      	blx	r3
   14030:	0003      	movs	r3, r0
   14032:	b2da      	uxtb	r2, r3
   14034:	4b83      	ldr	r3, [pc, #524]	; (14244 <save_led_data+0x350>)
   14036:	551a      	strb	r2, [r3, r4]
		eeprom_data[dataOffset + (i*5)+4] = (uint8_t)(Brightness[i]*100);
   14038:	68ba      	ldr	r2, [r7, #8]
   1403a:	0013      	movs	r3, r2
   1403c:	009b      	lsls	r3, r3, #2
   1403e:	189a      	adds	r2, r3, r2
   14040:	683b      	ldr	r3, [r7, #0]
   14042:	18d3      	adds	r3, r2, r3
   14044:	1d1c      	adds	r4, r3, #4
   14046:	4b8a      	ldr	r3, [pc, #552]	; (14270 <save_led_data+0x37c>)
   14048:	68ba      	ldr	r2, [r7, #8]
   1404a:	0092      	lsls	r2, r2, #2
   1404c:	58d2      	ldr	r2, [r2, r3]
   1404e:	4b85      	ldr	r3, [pc, #532]	; (14264 <save_led_data+0x370>)
   14050:	4985      	ldr	r1, [pc, #532]	; (14268 <save_led_data+0x374>)
   14052:	1c10      	adds	r0, r2, #0
   14054:	4798      	blx	r3
   14056:	1c03      	adds	r3, r0, #0
   14058:	1c1a      	adds	r2, r3, #0
   1405a:	4b84      	ldr	r3, [pc, #528]	; (1426c <save_led_data+0x378>)
   1405c:	1c10      	adds	r0, r2, #0
   1405e:	4798      	blx	r3
   14060:	0003      	movs	r3, r0
   14062:	b2da      	uxtb	r2, r3
   14064:	4b77      	ldr	r3, [pc, #476]	; (14244 <save_led_data+0x350>)
   14066:	551a      	strb	r2, [r3, r4]
	for(int i = 0; i < 8; i++){
   14068:	68bb      	ldr	r3, [r7, #8]
   1406a:	3301      	adds	r3, #1
   1406c:	60bb      	str	r3, [r7, #8]
   1406e:	68bb      	ldr	r3, [r7, #8]
   14070:	2b07      	cmp	r3, #7
   14072:	dda3      	ble.n	13fbc <save_led_data+0xc8>
	}

	eeprom_emulator_write_page(0, eeprom_data);
   14074:	4b73      	ldr	r3, [pc, #460]	; (14244 <save_led_data+0x350>)
   14076:	0019      	movs	r1, r3
   14078:	2000      	movs	r0, #0
   1407a:	4b7e      	ldr	r3, [pc, #504]	; (14274 <save_led_data+0x380>)
   1407c:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
   1407e:	4b7e      	ldr	r3, [pc, #504]	; (14278 <save_led_data+0x384>)
   14080:	4798      	blx	r3

	
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   14082:	2300      	movs	r3, #0
   14084:	607b      	str	r3, [r7, #4]
   14086:	e005      	b.n	14094 <save_led_data+0x1a0>
		eeprom_data[0] = 0;
   14088:	4b6e      	ldr	r3, [pc, #440]	; (14244 <save_led_data+0x350>)
   1408a:	2200      	movs	r2, #0
   1408c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   1408e:	687b      	ldr	r3, [r7, #4]
   14090:	3301      	adds	r3, #1
   14092:	607b      	str	r3, [r7, #4]
   14094:	687b      	ldr	r3, [r7, #4]
   14096:	2b3b      	cmp	r3, #59	; 0x3b
   14098:	ddf6      	ble.n	14088 <save_led_data+0x194>
	}
	
	eeprom_data[0] = ColorBase[8];
   1409a:	4b6e      	ldr	r3, [pc, #440]	; (14254 <save_led_data+0x360>)
   1409c:	7a1a      	ldrb	r2, [r3, #8]
   1409e:	4b69      	ldr	r3, [pc, #420]	; (14244 <save_led_data+0x350>)
   140a0:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = BrightBase[8];
   140a2:	4b6d      	ldr	r3, [pc, #436]	; (14258 <save_led_data+0x364>)
   140a4:	7a1a      	ldrb	r2, [r3, #8]
   140a6:	4b67      	ldr	r3, [pc, #412]	; (14244 <save_led_data+0x350>)
   140a8:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = RateBase[8];
   140aa:	4b6c      	ldr	r3, [pc, #432]	; (1425c <save_led_data+0x368>)
   140ac:	7a1a      	ldrb	r2, [r3, #8]
   140ae:	4b65      	ldr	r3, [pc, #404]	; (14244 <save_led_data+0x350>)
   140b0:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = (uint8_t)(RateSens[8]*100);
   140b2:	4b6b      	ldr	r3, [pc, #428]	; (14260 <save_led_data+0x36c>)
   140b4:	6a1a      	ldr	r2, [r3, #32]
   140b6:	4b6b      	ldr	r3, [pc, #428]	; (14264 <save_led_data+0x370>)
   140b8:	496b      	ldr	r1, [pc, #428]	; (14268 <save_led_data+0x374>)
   140ba:	1c10      	adds	r0, r2, #0
   140bc:	4798      	blx	r3
   140be:	1c03      	adds	r3, r0, #0
   140c0:	1c1a      	adds	r2, r3, #0
   140c2:	4b6a      	ldr	r3, [pc, #424]	; (1426c <save_led_data+0x378>)
   140c4:	1c10      	adds	r0, r2, #0
   140c6:	4798      	blx	r3
   140c8:	0003      	movs	r3, r0
   140ca:	b2da      	uxtb	r2, r3
   140cc:	4b5d      	ldr	r3, [pc, #372]	; (14244 <save_led_data+0x350>)
   140ce:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = (uint8_t)(Brightness[8]*100);
   140d0:	4b67      	ldr	r3, [pc, #412]	; (14270 <save_led_data+0x37c>)
   140d2:	6a1a      	ldr	r2, [r3, #32]
   140d4:	4b63      	ldr	r3, [pc, #396]	; (14264 <save_led_data+0x370>)
   140d6:	4964      	ldr	r1, [pc, #400]	; (14268 <save_led_data+0x374>)
   140d8:	1c10      	adds	r0, r2, #0
   140da:	4798      	blx	r3
   140dc:	1c03      	adds	r3, r0, #0
   140de:	1c1a      	adds	r2, r3, #0
   140e0:	4b62      	ldr	r3, [pc, #392]	; (1426c <save_led_data+0x378>)
   140e2:	1c10      	adds	r0, r2, #0
   140e4:	4798      	blx	r3
   140e6:	0003      	movs	r3, r0
   140e8:	b2da      	uxtb	r2, r3
   140ea:	4b56      	ldr	r3, [pc, #344]	; (14244 <save_led_data+0x350>)
   140ec:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = (Custom_RGB.LR & 0xFF);
   140ee:	4b63      	ldr	r3, [pc, #396]	; (1427c <save_led_data+0x388>)
   140f0:	881b      	ldrh	r3, [r3, #0]
   140f2:	b2da      	uxtb	r2, r3
   140f4:	4b53      	ldr	r3, [pc, #332]	; (14244 <save_led_data+0x350>)
   140f6:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = (Custom_RGB.LR & 0xFF00) >> 8;
   140f8:	4b60      	ldr	r3, [pc, #384]	; (1427c <save_led_data+0x388>)
   140fa:	881b      	ldrh	r3, [r3, #0]
   140fc:	0a1b      	lsrs	r3, r3, #8
   140fe:	b29b      	uxth	r3, r3
   14100:	b2da      	uxtb	r2, r3
   14102:	4b50      	ldr	r3, [pc, #320]	; (14244 <save_led_data+0x350>)
   14104:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = (Custom_RGB.LG & 0xFF);
   14106:	4b5d      	ldr	r3, [pc, #372]	; (1427c <save_led_data+0x388>)
   14108:	885b      	ldrh	r3, [r3, #2]
   1410a:	b2da      	uxtb	r2, r3
   1410c:	4b4d      	ldr	r3, [pc, #308]	; (14244 <save_led_data+0x350>)
   1410e:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = (Custom_RGB.LG & 0xFF00) >> 8;
   14110:	4b5a      	ldr	r3, [pc, #360]	; (1427c <save_led_data+0x388>)
   14112:	885b      	ldrh	r3, [r3, #2]
   14114:	0a1b      	lsrs	r3, r3, #8
   14116:	b29b      	uxth	r3, r3
   14118:	b2da      	uxtb	r2, r3
   1411a:	4b4a      	ldr	r3, [pc, #296]	; (14244 <save_led_data+0x350>)
   1411c:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = (Custom_RGB.LB & 0xFF);
   1411e:	4b57      	ldr	r3, [pc, #348]	; (1427c <save_led_data+0x388>)
   14120:	889b      	ldrh	r3, [r3, #4]
   14122:	b2da      	uxtb	r2, r3
   14124:	4b47      	ldr	r3, [pc, #284]	; (14244 <save_led_data+0x350>)
   14126:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = (Custom_RGB.LB & 0xFF00) >> 8;
   14128:	4b54      	ldr	r3, [pc, #336]	; (1427c <save_led_data+0x388>)
   1412a:	889b      	ldrh	r3, [r3, #4]
   1412c:	0a1b      	lsrs	r3, r3, #8
   1412e:	b29b      	uxth	r3, r3
   14130:	b2da      	uxtb	r2, r3
   14132:	4b44      	ldr	r3, [pc, #272]	; (14244 <save_led_data+0x350>)
   14134:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = (Custom_RGB.RR & 0xFF);
   14136:	4b51      	ldr	r3, [pc, #324]	; (1427c <save_led_data+0x388>)
   14138:	88db      	ldrh	r3, [r3, #6]
   1413a:	b2da      	uxtb	r2, r3
   1413c:	4b41      	ldr	r3, [pc, #260]	; (14244 <save_led_data+0x350>)
   1413e:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = (Custom_RGB.RR & 0xFF00) >> 8;
   14140:	4b4e      	ldr	r3, [pc, #312]	; (1427c <save_led_data+0x388>)
   14142:	88db      	ldrh	r3, [r3, #6]
   14144:	0a1b      	lsrs	r3, r3, #8
   14146:	b29b      	uxth	r3, r3
   14148:	b2da      	uxtb	r2, r3
   1414a:	4b3e      	ldr	r3, [pc, #248]	; (14244 <save_led_data+0x350>)
   1414c:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = (Custom_RGB.RG & 0xFF);
   1414e:	4b4b      	ldr	r3, [pc, #300]	; (1427c <save_led_data+0x388>)
   14150:	891b      	ldrh	r3, [r3, #8]
   14152:	b2da      	uxtb	r2, r3
   14154:	4b3b      	ldr	r3, [pc, #236]	; (14244 <save_led_data+0x350>)
   14156:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = (Custom_RGB.RG & 0xFF00) >> 8;
   14158:	4b48      	ldr	r3, [pc, #288]	; (1427c <save_led_data+0x388>)
   1415a:	891b      	ldrh	r3, [r3, #8]
   1415c:	0a1b      	lsrs	r3, r3, #8
   1415e:	b29b      	uxth	r3, r3
   14160:	b2da      	uxtb	r2, r3
   14162:	4b38      	ldr	r3, [pc, #224]	; (14244 <save_led_data+0x350>)
   14164:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = (Custom_RGB.RB & 0xFF);
   14166:	4b45      	ldr	r3, [pc, #276]	; (1427c <save_led_data+0x388>)
   14168:	895b      	ldrh	r3, [r3, #10]
   1416a:	b2da      	uxtb	r2, r3
   1416c:	4b35      	ldr	r3, [pc, #212]	; (14244 <save_led_data+0x350>)
   1416e:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = (Custom_RGB.RB & 0xFF00) >> 8;
   14170:	4b42      	ldr	r3, [pc, #264]	; (1427c <save_led_data+0x388>)
   14172:	895b      	ldrh	r3, [r3, #10]
   14174:	0a1b      	lsrs	r3, r3, #8
   14176:	b29b      	uxth	r3, r3
   14178:	b2da      	uxtb	r2, r3
   1417a:	4b32      	ldr	r3, [pc, #200]	; (14244 <save_led_data+0x350>)
   1417c:	741a      	strb	r2, [r3, #16]

	eeprom_data[17] = Digital_Static_Zoom;
   1417e:	4b40      	ldr	r3, [pc, #256]	; (14280 <save_led_data+0x38c>)
   14180:	781a      	ldrb	r2, [r3, #0]
   14182:	4b30      	ldr	r3, [pc, #192]	; (14244 <save_led_data+0x350>)
   14184:	745a      	strb	r2, [r3, #17]
	eeprom_data[18] = Digital_Static_Shift;
   14186:	4b3f      	ldr	r3, [pc, #252]	; (14284 <save_led_data+0x390>)
   14188:	781a      	ldrb	r2, [r3, #0]
   1418a:	4b2e      	ldr	r3, [pc, #184]	; (14244 <save_led_data+0x350>)
   1418c:	749a      	strb	r2, [r3, #18]
	eeprom_data[19] = Digital_Static_Brightness;
   1418e:	4b3e      	ldr	r3, [pc, #248]	; (14288 <save_led_data+0x394>)
   14190:	781a      	ldrb	r2, [r3, #0]
   14192:	4b2c      	ldr	r3, [pc, #176]	; (14244 <save_led_data+0x350>)
   14194:	74da      	strb	r2, [r3, #19]
	eeprom_data[20] = Digital_Skittles_Brightness;
   14196:	4b3d      	ldr	r3, [pc, #244]	; (1428c <save_led_data+0x398>)
   14198:	781a      	ldrb	r2, [r3, #0]
   1419a:	4b2a      	ldr	r3, [pc, #168]	; (14244 <save_led_data+0x350>)
   1419c:	751a      	strb	r2, [r3, #20]
	eeprom_data[21] = Digital_Cycle_Zoom;
   1419e:	4b3c      	ldr	r3, [pc, #240]	; (14290 <save_led_data+0x39c>)
   141a0:	781a      	ldrb	r2, [r3, #0]
   141a2:	4b28      	ldr	r3, [pc, #160]	; (14244 <save_led_data+0x350>)
   141a4:	755a      	strb	r2, [r3, #21]
	eeprom_data[22] = Digital_Cycle_Rate;
   141a6:	4b3b      	ldr	r3, [pc, #236]	; (14294 <save_led_data+0x3a0>)
   141a8:	781a      	ldrb	r2, [r3, #0]
   141aa:	4b26      	ldr	r3, [pc, #152]	; (14244 <save_led_data+0x350>)
   141ac:	759a      	strb	r2, [r3, #22]
	eeprom_data[23] = Digital_Cycle_Brightness;
   141ae:	4b3a      	ldr	r3, [pc, #232]	; (14298 <save_led_data+0x3a4>)
   141b0:	781a      	ldrb	r2, [r3, #0]
   141b2:	4b24      	ldr	r3, [pc, #144]	; (14244 <save_led_data+0x350>)
   141b4:	75da      	strb	r2, [r3, #23]
	eeprom_data[24] = Digital_Compass_Brightness;
   141b6:	4b39      	ldr	r3, [pc, #228]	; (1429c <save_led_data+0x3a8>)
   141b8:	781a      	ldrb	r2, [r3, #0]
   141ba:	4b22      	ldr	r3, [pc, #136]	; (14244 <save_led_data+0x350>)
   141bc:	761a      	strb	r2, [r3, #24]
	eeprom_data[25] = Digital_Throttle_Zoom;
   141be:	4b38      	ldr	r3, [pc, #224]	; (142a0 <save_led_data+0x3ac>)
   141c0:	781a      	ldrb	r2, [r3, #0]
   141c2:	4b20      	ldr	r3, [pc, #128]	; (14244 <save_led_data+0x350>)
   141c4:	765a      	strb	r2, [r3, #25]
	eeprom_data[26] = Digital_Throttle_Shift;
   141c6:	4b37      	ldr	r3, [pc, #220]	; (142a4 <save_led_data+0x3b0>)
   141c8:	781a      	ldrb	r2, [r3, #0]
   141ca:	4b1e      	ldr	r3, [pc, #120]	; (14244 <save_led_data+0x350>)
   141cc:	769a      	strb	r2, [r3, #26]
	eeprom_data[27] = Digital_Throttle_Sens;
   141ce:	4b36      	ldr	r3, [pc, #216]	; (142a8 <save_led_data+0x3b4>)
   141d0:	781a      	ldrb	r2, [r3, #0]
   141d2:	4b1c      	ldr	r3, [pc, #112]	; (14244 <save_led_data+0x350>)
   141d4:	76da      	strb	r2, [r3, #27]
	eeprom_data[28] = Digital_Throttle_Brightness;
   141d6:	4b35      	ldr	r3, [pc, #212]	; (142ac <save_led_data+0x3b8>)
   141d8:	781a      	ldrb	r2, [r3, #0]
   141da:	4b1a      	ldr	r3, [pc, #104]	; (14244 <save_led_data+0x350>)
   141dc:	771a      	strb	r2, [r3, #28]
	eeprom_data[29] = Digital_RPM_Zoom;
   141de:	4b34      	ldr	r3, [pc, #208]	; (142b0 <save_led_data+0x3bc>)
   141e0:	781a      	ldrb	r2, [r3, #0]
   141e2:	4b18      	ldr	r3, [pc, #96]	; (14244 <save_led_data+0x350>)
   141e4:	775a      	strb	r2, [r3, #29]
	eeprom_data[30] = Digital_RPM_Rate;
   141e6:	4b33      	ldr	r3, [pc, #204]	; (142b4 <save_led_data+0x3c0>)
   141e8:	781a      	ldrb	r2, [r3, #0]
   141ea:	4b16      	ldr	r3, [pc, #88]	; (14244 <save_led_data+0x350>)
   141ec:	779a      	strb	r2, [r3, #30]
	eeprom_data[31] = Digital_RPM_Brightness;
   141ee:	4b32      	ldr	r3, [pc, #200]	; (142b8 <save_led_data+0x3c4>)
   141f0:	781a      	ldrb	r2, [r3, #0]
   141f2:	4b14      	ldr	r3, [pc, #80]	; (14244 <save_led_data+0x350>)
   141f4:	77da      	strb	r2, [r3, #31]
	eeprom_data[32] = (shuffled_analog_modes & 0xFF);
   141f6:	4b31      	ldr	r3, [pc, #196]	; (142bc <save_led_data+0x3c8>)
   141f8:	881b      	ldrh	r3, [r3, #0]
   141fa:	b2d9      	uxtb	r1, r3
   141fc:	4b11      	ldr	r3, [pc, #68]	; (14244 <save_led_data+0x350>)
   141fe:	2220      	movs	r2, #32
   14200:	5499      	strb	r1, [r3, r2]
	eeprom_data[33] = (shuffled_analog_modes & 0xFF00) >> 8;
   14202:	4b2e      	ldr	r3, [pc, #184]	; (142bc <save_led_data+0x3c8>)
   14204:	881b      	ldrh	r3, [r3, #0]
   14206:	0a1b      	lsrs	r3, r3, #8
   14208:	b29b      	uxth	r3, r3
   1420a:	b2d9      	uxtb	r1, r3
   1420c:	4b0d      	ldr	r3, [pc, #52]	; (14244 <save_led_data+0x350>)
   1420e:	2221      	movs	r2, #33	; 0x21
   14210:	5499      	strb	r1, [r3, r2]
	eeprom_data[34] = (shuffled_digital_modes & 0xFF);
   14212:	4b2b      	ldr	r3, [pc, #172]	; (142c0 <save_led_data+0x3cc>)
   14214:	881b      	ldrh	r3, [r3, #0]
   14216:	b2d9      	uxtb	r1, r3
   14218:	4b0a      	ldr	r3, [pc, #40]	; (14244 <save_led_data+0x350>)
   1421a:	2222      	movs	r2, #34	; 0x22
   1421c:	5499      	strb	r1, [r3, r2]
	eeprom_data[35] = (shuffled_digital_modes & 0xFF00) >> 8;
   1421e:	4b28      	ldr	r3, [pc, #160]	; (142c0 <save_led_data+0x3cc>)
   14220:	881b      	ldrh	r3, [r3, #0]
   14222:	0a1b      	lsrs	r3, r3, #8
   14224:	b29b      	uxth	r3, r3
   14226:	b2d9      	uxtb	r1, r3
   14228:	4b06      	ldr	r3, [pc, #24]	; (14244 <save_led_data+0x350>)
   1422a:	2223      	movs	r2, #35	; 0x23
   1422c:	5499      	strb	r1, [r3, r2]

	eeprom_emulator_write_page(1, eeprom_data);
   1422e:	4b05      	ldr	r3, [pc, #20]	; (14244 <save_led_data+0x350>)
   14230:	0019      	movs	r1, r3
   14232:	2001      	movs	r0, #1
   14234:	4b0f      	ldr	r3, [pc, #60]	; (14274 <save_led_data+0x380>)
   14236:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
   14238:	4b0f      	ldr	r3, [pc, #60]	; (14278 <save_led_data+0x384>)
   1423a:	4798      	blx	r3
}
   1423c:	46c0      	nop			; (mov r8, r8)
   1423e:	46bd      	mov	sp, r7
   14240:	b005      	add	sp, #20
   14242:	bd90      	pop	{r4, r7, pc}
   14244:	2000106c 	.word	0x2000106c
   14248:	200003b0 	.word	0x200003b0
   1424c:	2000003d 	.word	0x2000003d
   14250:	20000040 	.word	0x20000040
   14254:	20000094 	.word	0x20000094
   14258:	200000a0 	.word	0x200000a0
   1425c:	200000ac 	.word	0x200000ac
   14260:	2000004c 	.word	0x2000004c
   14264:	0001a565 	.word	0x0001a565
   14268:	42c80000 	.word	0x42c80000
   1426c:	00019df5 	.word	0x00019df5
   14270:	20000070 	.word	0x20000070
   14274:	000091f5 	.word	0x000091f5
   14278:	0000939d 	.word	0x0000939d
   1427c:	200000c4 	.word	0x200000c4
   14280:	200000b5 	.word	0x200000b5
   14284:	200000b6 	.word	0x200000b6
   14288:	200000b7 	.word	0x200000b7
   1428c:	200000b8 	.word	0x200000b8
   14290:	200000b9 	.word	0x200000b9
   14294:	200000ba 	.word	0x200000ba
   14298:	200000bb 	.word	0x200000bb
   1429c:	200000bc 	.word	0x200000bc
   142a0:	200000bd 	.word	0x200000bd
   142a4:	200000be 	.word	0x200000be
   142a8:	200000bf 	.word	0x200000bf
   142ac:	200000c0 	.word	0x200000c0
   142b0:	200000c1 	.word	0x200000c1
   142b4:	200000c2 	.word	0x200000c2
   142b8:	200000c3 	.word	0x200000c3
   142bc:	200003a8 	.word	0x200003a8
   142c0:	200003aa 	.word	0x200003aa

000142c4 <restore_led_data>:

void restore_led_data(){
   142c4:	b590      	push	{r4, r7, lr}
   142c6:	b09f      	sub	sp, #124	; 0x7c
   142c8:	af00      	add	r7, sp, #0
	eeprom_emulator_read_page(0, eeprom_data);
   142ca:	4bc3      	ldr	r3, [pc, #780]	; (145d8 <restore_led_data+0x314>)
   142cc:	0019      	movs	r1, r3
   142ce:	2000      	movs	r0, #0
   142d0:	4bc2      	ldr	r3, [pc, #776]	; (145dc <restore_led_data+0x318>)
   142d2:	4798      	blx	r3
	
	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
   142d4:	4bc0      	ldr	r3, [pc, #768]	; (145d8 <restore_led_data+0x314>)
   142d6:	781b      	ldrb	r3, [r3, #0]
   142d8:	2bff      	cmp	r3, #255	; 0xff
   142da:	d000      	beq.n	142de <restore_led_data+0x1a>
   142dc:	e0e7      	b.n	144ae <restore_led_data+0x1ea>
   142de:	4bbe      	ldr	r3, [pc, #760]	; (145d8 <restore_led_data+0x314>)
   142e0:	785b      	ldrb	r3, [r3, #1]
   142e2:	2bff      	cmp	r3, #255	; 0xff
   142e4:	d000      	beq.n	142e8 <restore_led_data+0x24>
   142e6:	e0e2      	b.n	144ae <restore_led_data+0x1ea>
		SWITCHES = 0x30; // SIDE: on	HEAD: on	LIGHT: disable	IMU: disable
   142e8:	4bbd      	ldr	r3, [pc, #756]	; (145e0 <restore_led_data+0x31c>)
   142ea:	2230      	movs	r2, #48	; 0x30
   142ec:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   142ee:	4bbc      	ldr	r3, [pc, #752]	; (145e0 <restore_led_data+0x31c>)
   142f0:	781b      	ldrb	r3, [r3, #0]
   142f2:	111b      	asrs	r3, r3, #4
   142f4:	b2db      	uxtb	r3, r3
   142f6:	2201      	movs	r2, #1
   142f8:	4013      	ands	r3, r2
   142fa:	b2da      	uxtb	r2, r3
   142fc:	4bb9      	ldr	r3, [pc, #740]	; (145e4 <restore_led_data+0x320>)
   142fe:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   14300:	4bb7      	ldr	r3, [pc, #732]	; (145e0 <restore_led_data+0x31c>)
   14302:	781b      	ldrb	r3, [r3, #0]
   14304:	115b      	asrs	r3, r3, #5
   14306:	b2db      	uxtb	r3, r3
   14308:	2201      	movs	r2, #1
   1430a:	4013      	ands	r3, r2
   1430c:	b2da      	uxtb	r2, r3
   1430e:	4bb6      	ldr	r3, [pc, #728]	; (145e8 <restore_led_data+0x324>)
   14310:	701a      	strb	r2, [r3, #0]
		LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   14312:	4bb3      	ldr	r3, [pc, #716]	; (145e0 <restore_led_data+0x31c>)
   14314:	781b      	ldrb	r3, [r3, #0]
   14316:	119b      	asrs	r3, r3, #6
   14318:	b2db      	uxtb	r3, r3
   1431a:	2201      	movs	r2, #1
   1431c:	4013      	ands	r3, r2
   1431e:	b2da      	uxtb	r2, r3
   14320:	4bb2      	ldr	r3, [pc, #712]	; (145ec <restore_led_data+0x328>)
   14322:	701a      	strb	r2, [r3, #0]
		IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   14324:	4bae      	ldr	r3, [pc, #696]	; (145e0 <restore_led_data+0x31c>)
   14326:	781b      	ldrb	r3, [r3, #0]
   14328:	09db      	lsrs	r3, r3, #7
   1432a:	b2da      	uxtb	r2, r3
   1432c:	4bb0      	ldr	r3, [pc, #704]	; (145f0 <restore_led_data+0x32c>)
   1432e:	701a      	strb	r2, [r3, #0]
		light_mode = MODE_ANALOG_COLOR_CYCLE;
   14330:	4bb0      	ldr	r3, [pc, #704]	; (145f4 <restore_led_data+0x330>)
   14332:	2201      	movs	r2, #1
   14334:	701a      	strb	r2, [r3, #0]

		Static_RGB.LR = 0;
   14336:	4bb0      	ldr	r3, [pc, #704]	; (145f8 <restore_led_data+0x334>)
   14338:	2200      	movs	r2, #0
   1433a:	801a      	strh	r2, [r3, #0]
		Static_RGB.LG = 0xFFFF;
   1433c:	4bae      	ldr	r3, [pc, #696]	; (145f8 <restore_led_data+0x334>)
   1433e:	2201      	movs	r2, #1
   14340:	4252      	negs	r2, r2
   14342:	805a      	strh	r2, [r3, #2]
		Static_RGB.LB = 0;
   14344:	4bac      	ldr	r3, [pc, #688]	; (145f8 <restore_led_data+0x334>)
   14346:	2200      	movs	r2, #0
   14348:	809a      	strh	r2, [r3, #4]
		Static_RGB.RR = 0;
   1434a:	4bab      	ldr	r3, [pc, #684]	; (145f8 <restore_led_data+0x334>)
   1434c:	2200      	movs	r2, #0
   1434e:	80da      	strh	r2, [r3, #6]
		Static_RGB.RG = 0;
   14350:	4ba9      	ldr	r3, [pc, #676]	; (145f8 <restore_led_data+0x334>)
   14352:	2200      	movs	r2, #0
   14354:	811a      	strh	r2, [r3, #8]
		Static_RGB.RB = 0xFFFF;
   14356:	4ba8      	ldr	r3, [pc, #672]	; (145f8 <restore_led_data+0x334>)
   14358:	2201      	movs	r2, #1
   1435a:	4252      	negs	r2, r2
   1435c:	815a      	strh	r2, [r3, #10]

		
		uint8_t default_ColorBase[9] = {0,1,2,7,1,7,9,10,1};
   1435e:	2360      	movs	r3, #96	; 0x60
   14360:	18fb      	adds	r3, r7, r3
   14362:	4aa6      	ldr	r2, [pc, #664]	; (145fc <restore_led_data+0x338>)
   14364:	ca03      	ldmia	r2!, {r0, r1}
   14366:	c303      	stmia	r3!, {r0, r1}
   14368:	7812      	ldrb	r2, [r2, #0]
   1436a:	701a      	strb	r2, [r3, #0]
		uint8_t default_BrightBase[9] = {255,0,0,0,3,3,0,0,2};
   1436c:	2354      	movs	r3, #84	; 0x54
   1436e:	18fb      	adds	r3, r7, r3
   14370:	4aa3      	ldr	r2, [pc, #652]	; (14600 <restore_led_data+0x33c>)
   14372:	ca03      	ldmia	r2!, {r0, r1}
   14374:	c303      	stmia	r3!, {r0, r1}
   14376:	7812      	ldrb	r2, [r2, #0]
   14378:	701a      	strb	r2, [r3, #0]
		uint8_t default_RateBase[9] = {255,0,255,0,0,255,0,0,3};
   1437a:	2348      	movs	r3, #72	; 0x48
   1437c:	18fb      	adds	r3, r7, r3
   1437e:	4aa1      	ldr	r2, [pc, #644]	; (14604 <restore_led_data+0x340>)
   14380:	ca03      	ldmia	r2!, {r0, r1}
   14382:	c303      	stmia	r3!, {r0, r1}
   14384:	7812      	ldrb	r2, [r2, #0]
   14386:	701a      	strb	r2, [r3, #0]
		float default_RateSens[9] = {0,0.75,0,0.5,0.5,0,0.5,0.5,0.5};
   14388:	003b      	movs	r3, r7
   1438a:	4a9f      	ldr	r2, [pc, #636]	; (14608 <restore_led_data+0x344>)
   1438c:	ca13      	ldmia	r2!, {r0, r1, r4}
   1438e:	c313      	stmia	r3!, {r0, r1, r4}
   14390:	ca13      	ldmia	r2!, {r0, r1, r4}
   14392:	c313      	stmia	r3!, {r0, r1, r4}
   14394:	ca13      	ldmia	r2!, {r0, r1, r4}
   14396:	c313      	stmia	r3!, {r0, r1, r4}
		float default_Brightness[9] = {0,0.25,0.5,0.5,0.5,0.5,0.5,0.5,0.5};
   14398:	2324      	movs	r3, #36	; 0x24
   1439a:	18fb      	adds	r3, r7, r3
   1439c:	4a9b      	ldr	r2, [pc, #620]	; (1460c <restore_led_data+0x348>)
   1439e:	ca13      	ldmia	r2!, {r0, r1, r4}
   143a0:	c313      	stmia	r3!, {r0, r1, r4}
   143a2:	ca13      	ldmia	r2!, {r0, r1, r4}
   143a4:	c313      	stmia	r3!, {r0, r1, r4}
   143a6:	ca13      	ldmia	r2!, {r0, r1, r4}
   143a8:	c313      	stmia	r3!, {r0, r1, r4}

		for(int i = 0; i < 9; i++){
   143aa:	2300      	movs	r3, #0
   143ac:	677b      	str	r3, [r7, #116]	; 0x74
   143ae:	e031      	b.n	14414 <restore_led_data+0x150>
			ColorBase[i] = default_ColorBase[i];
   143b0:	2360      	movs	r3, #96	; 0x60
   143b2:	18fa      	adds	r2, r7, r3
   143b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   143b6:	18d3      	adds	r3, r2, r3
   143b8:	7819      	ldrb	r1, [r3, #0]
   143ba:	4a95      	ldr	r2, [pc, #596]	; (14610 <restore_led_data+0x34c>)
   143bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   143be:	18d3      	adds	r3, r2, r3
   143c0:	1c0a      	adds	r2, r1, #0
   143c2:	701a      	strb	r2, [r3, #0]
			BrightBase[i] = default_BrightBase[i];
   143c4:	2354      	movs	r3, #84	; 0x54
   143c6:	18fa      	adds	r2, r7, r3
   143c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   143ca:	18d3      	adds	r3, r2, r3
   143cc:	7819      	ldrb	r1, [r3, #0]
   143ce:	4a91      	ldr	r2, [pc, #580]	; (14614 <restore_led_data+0x350>)
   143d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   143d2:	18d3      	adds	r3, r2, r3
   143d4:	1c0a      	adds	r2, r1, #0
   143d6:	701a      	strb	r2, [r3, #0]
			RateBase[i] = default_RateBase[i];
   143d8:	2348      	movs	r3, #72	; 0x48
   143da:	18fa      	adds	r2, r7, r3
   143dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   143de:	18d3      	adds	r3, r2, r3
   143e0:	7819      	ldrb	r1, [r3, #0]
   143e2:	4a8d      	ldr	r2, [pc, #564]	; (14618 <restore_led_data+0x354>)
   143e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   143e6:	18d3      	adds	r3, r2, r3
   143e8:	1c0a      	adds	r2, r1, #0
   143ea:	701a      	strb	r2, [r3, #0]
			RateSens[i] = default_RateSens[i];
   143ec:	003b      	movs	r3, r7
   143ee:	6f7a      	ldr	r2, [r7, #116]	; 0x74
   143f0:	0092      	lsls	r2, r2, #2
   143f2:	58d1      	ldr	r1, [r2, r3]
   143f4:	4b89      	ldr	r3, [pc, #548]	; (1461c <restore_led_data+0x358>)
   143f6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
   143f8:	0092      	lsls	r2, r2, #2
   143fa:	50d1      	str	r1, [r2, r3]
			Brightness[i] = default_Brightness[i];
   143fc:	2324      	movs	r3, #36	; 0x24
   143fe:	18fb      	adds	r3, r7, r3
   14400:	6f7a      	ldr	r2, [r7, #116]	; 0x74
   14402:	0092      	lsls	r2, r2, #2
   14404:	58d1      	ldr	r1, [r2, r3]
   14406:	4b86      	ldr	r3, [pc, #536]	; (14620 <restore_led_data+0x35c>)
   14408:	6f7a      	ldr	r2, [r7, #116]	; 0x74
   1440a:	0092      	lsls	r2, r2, #2
   1440c:	50d1      	str	r1, [r2, r3]
		for(int i = 0; i < 9; i++){
   1440e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   14410:	3301      	adds	r3, #1
   14412:	677b      	str	r3, [r7, #116]	; 0x74
   14414:	6f7b      	ldr	r3, [r7, #116]	; 0x74
   14416:	2b08      	cmp	r3, #8
   14418:	ddca      	ble.n	143b0 <restore_led_data+0xec>
		}

		Custom_RGB.LR = 0;
   1441a:	4b82      	ldr	r3, [pc, #520]	; (14624 <restore_led_data+0x360>)
   1441c:	2200      	movs	r2, #0
   1441e:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LG = 0;
   14420:	4b80      	ldr	r3, [pc, #512]	; (14624 <restore_led_data+0x360>)
   14422:	2200      	movs	r2, #0
   14424:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LB = 0xFFFF;
   14426:	4b7f      	ldr	r3, [pc, #508]	; (14624 <restore_led_data+0x360>)
   14428:	2201      	movs	r2, #1
   1442a:	4252      	negs	r2, r2
   1442c:	809a      	strh	r2, [r3, #4]
		Custom_RGB.RR = 0;
   1442e:	4b7d      	ldr	r3, [pc, #500]	; (14624 <restore_led_data+0x360>)
   14430:	2200      	movs	r2, #0
   14432:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RG = 0xFFFF;
   14434:	4b7b      	ldr	r3, [pc, #492]	; (14624 <restore_led_data+0x360>)
   14436:	2201      	movs	r2, #1
   14438:	4252      	negs	r2, r2
   1443a:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RB = 0;
   1443c:	4b79      	ldr	r3, [pc, #484]	; (14624 <restore_led_data+0x360>)
   1443e:	2200      	movs	r2, #0
   14440:	815a      	strh	r2, [r3, #10]

		Digital_Static_Zoom = 1;
   14442:	4b79      	ldr	r3, [pc, #484]	; (14628 <restore_led_data+0x364>)
   14444:	2201      	movs	r2, #1
   14446:	701a      	strb	r2, [r3, #0]
		Digital_Static_Shift = 50;
   14448:	4b78      	ldr	r3, [pc, #480]	; (1462c <restore_led_data+0x368>)
   1444a:	2232      	movs	r2, #50	; 0x32
   1444c:	701a      	strb	r2, [r3, #0]
		Digital_Static_Brightness = 50;
   1444e:	4b78      	ldr	r3, [pc, #480]	; (14630 <restore_led_data+0x36c>)
   14450:	2232      	movs	r2, #50	; 0x32
   14452:	701a      	strb	r2, [r3, #0]
		Digital_Skittles_Brightness = 50;
   14454:	4b77      	ldr	r3, [pc, #476]	; (14634 <restore_led_data+0x370>)
   14456:	2232      	movs	r2, #50	; 0x32
   14458:	701a      	strb	r2, [r3, #0]
		Digital_Cycle_Zoom = 1;
   1445a:	4b77      	ldr	r3, [pc, #476]	; (14638 <restore_led_data+0x374>)
   1445c:	2201      	movs	r2, #1
   1445e:	701a      	strb	r2, [r3, #0]
		Digital_Cycle_Rate = 50;
   14460:	4b76      	ldr	r3, [pc, #472]	; (1463c <restore_led_data+0x378>)
   14462:	2232      	movs	r2, #50	; 0x32
   14464:	701a      	strb	r2, [r3, #0]
		Digital_Cycle_Brightness = 50;
   14466:	4b76      	ldr	r3, [pc, #472]	; (14640 <restore_led_data+0x37c>)
   14468:	2232      	movs	r2, #50	; 0x32
   1446a:	701a      	strb	r2, [r3, #0]
		Digital_Compass_Brightness = 50;
   1446c:	4b75      	ldr	r3, [pc, #468]	; (14644 <restore_led_data+0x380>)
   1446e:	2232      	movs	r2, #50	; 0x32
   14470:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Zoom = 1;
   14472:	4b75      	ldr	r3, [pc, #468]	; (14648 <restore_led_data+0x384>)
   14474:	2201      	movs	r2, #1
   14476:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Shift = 50;
   14478:	4b74      	ldr	r3, [pc, #464]	; (1464c <restore_led_data+0x388>)
   1447a:	2232      	movs	r2, #50	; 0x32
   1447c:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Sens = 50;
   1447e:	4b74      	ldr	r3, [pc, #464]	; (14650 <restore_led_data+0x38c>)
   14480:	2232      	movs	r2, #50	; 0x32
   14482:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Brightness = 50;
   14484:	4b73      	ldr	r3, [pc, #460]	; (14654 <restore_led_data+0x390>)
   14486:	2232      	movs	r2, #50	; 0x32
   14488:	701a      	strb	r2, [r3, #0]
		Digital_RPM_Zoom = 7;
   1448a:	4b73      	ldr	r3, [pc, #460]	; (14658 <restore_led_data+0x394>)
   1448c:	2207      	movs	r2, #7
   1448e:	701a      	strb	r2, [r3, #0]
		Digital_RPM_Rate = 50;
   14490:	4b72      	ldr	r3, [pc, #456]	; (1465c <restore_led_data+0x398>)
   14492:	2232      	movs	r2, #50	; 0x32
   14494:	701a      	strb	r2, [r3, #0]
		Digital_RPM_Brightness = 50;
   14496:	4b72      	ldr	r3, [pc, #456]	; (14660 <restore_led_data+0x39c>)
   14498:	2232      	movs	r2, #50	; 0x32
   1449a:	701a      	strb	r2, [r3, #0]
		shuffled_analog_modes = 0;
   1449c:	4b71      	ldr	r3, [pc, #452]	; (14664 <restore_led_data+0x3a0>)
   1449e:	2200      	movs	r2, #0
   144a0:	801a      	strh	r2, [r3, #0]
		shuffled_digital_modes = 0;
   144a2:	4b71      	ldr	r3, [pc, #452]	; (14668 <restore_led_data+0x3a4>)
   144a4:	2200      	movs	r2, #0
   144a6:	801a      	strh	r2, [r3, #0]

		save_led_data();
   144a8:	4b70      	ldr	r3, [pc, #448]	; (1466c <restore_led_data+0x3a8>)
   144aa:	4798      	blx	r3
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
   144ac:	e232      	b.n	14914 <restore_led_data+0x650>
	}
	else{ // else restore the stored data
		SWITCHES = eeprom_data[0];
   144ae:	4b4a      	ldr	r3, [pc, #296]	; (145d8 <restore_led_data+0x314>)
   144b0:	781a      	ldrb	r2, [r3, #0]
   144b2:	4b4b      	ldr	r3, [pc, #300]	; (145e0 <restore_led_data+0x31c>)
   144b4:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   144b6:	4b4a      	ldr	r3, [pc, #296]	; (145e0 <restore_led_data+0x31c>)
   144b8:	781b      	ldrb	r3, [r3, #0]
   144ba:	111b      	asrs	r3, r3, #4
   144bc:	b2db      	uxtb	r3, r3
   144be:	2201      	movs	r2, #1
   144c0:	4013      	ands	r3, r2
   144c2:	b2da      	uxtb	r2, r3
   144c4:	4b47      	ldr	r3, [pc, #284]	; (145e4 <restore_led_data+0x320>)
   144c6:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   144c8:	4b45      	ldr	r3, [pc, #276]	; (145e0 <restore_led_data+0x31c>)
   144ca:	781b      	ldrb	r3, [r3, #0]
   144cc:	115b      	asrs	r3, r3, #5
   144ce:	b2db      	uxtb	r3, r3
   144d0:	2201      	movs	r2, #1
   144d2:	4013      	ands	r3, r2
   144d4:	b2da      	uxtb	r2, r3
   144d6:	4b44      	ldr	r3, [pc, #272]	; (145e8 <restore_led_data+0x324>)
   144d8:	701a      	strb	r2, [r3, #0]
		LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   144da:	4b41      	ldr	r3, [pc, #260]	; (145e0 <restore_led_data+0x31c>)
   144dc:	781b      	ldrb	r3, [r3, #0]
   144de:	119b      	asrs	r3, r3, #6
   144e0:	b2db      	uxtb	r3, r3
   144e2:	2201      	movs	r2, #1
   144e4:	4013      	ands	r3, r2
   144e6:	b2da      	uxtb	r2, r3
   144e8:	4b40      	ldr	r3, [pc, #256]	; (145ec <restore_led_data+0x328>)
   144ea:	701a      	strb	r2, [r3, #0]
		IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   144ec:	4b3c      	ldr	r3, [pc, #240]	; (145e0 <restore_led_data+0x31c>)
   144ee:	781b      	ldrb	r3, [r3, #0]
   144f0:	09db      	lsrs	r3, r3, #7
   144f2:	b2da      	uxtb	r2, r3
   144f4:	4b3e      	ldr	r3, [pc, #248]	; (145f0 <restore_led_data+0x32c>)
   144f6:	701a      	strb	r2, [r3, #0]
		light_mode = eeprom_data[1];
   144f8:	4b37      	ldr	r3, [pc, #220]	; (145d8 <restore_led_data+0x314>)
   144fa:	785a      	ldrb	r2, [r3, #1]
   144fc:	4b3d      	ldr	r3, [pc, #244]	; (145f4 <restore_led_data+0x330>)
   144fe:	701a      	strb	r2, [r3, #0]
		Static_RGB.LR = eeprom_data[2];
   14500:	4b35      	ldr	r3, [pc, #212]	; (145d8 <restore_led_data+0x314>)
   14502:	789b      	ldrb	r3, [r3, #2]
   14504:	b29a      	uxth	r2, r3
   14506:	4b3c      	ldr	r3, [pc, #240]	; (145f8 <restore_led_data+0x334>)
   14508:	801a      	strh	r2, [r3, #0]
		Static_RGB.LR = (Static_RGB.LR | (eeprom_data[3] << 8));
   1450a:	4b3b      	ldr	r3, [pc, #236]	; (145f8 <restore_led_data+0x334>)
   1450c:	881b      	ldrh	r3, [r3, #0]
   1450e:	b21a      	sxth	r2, r3
   14510:	4b31      	ldr	r3, [pc, #196]	; (145d8 <restore_led_data+0x314>)
   14512:	78db      	ldrb	r3, [r3, #3]
   14514:	021b      	lsls	r3, r3, #8
   14516:	b21b      	sxth	r3, r3
   14518:	4313      	orrs	r3, r2
   1451a:	b21b      	sxth	r3, r3
   1451c:	b29a      	uxth	r2, r3
   1451e:	4b36      	ldr	r3, [pc, #216]	; (145f8 <restore_led_data+0x334>)
   14520:	801a      	strh	r2, [r3, #0]
		Static_RGB.LG = eeprom_data[4];
   14522:	4b2d      	ldr	r3, [pc, #180]	; (145d8 <restore_led_data+0x314>)
   14524:	791b      	ldrb	r3, [r3, #4]
   14526:	b29a      	uxth	r2, r3
   14528:	4b33      	ldr	r3, [pc, #204]	; (145f8 <restore_led_data+0x334>)
   1452a:	805a      	strh	r2, [r3, #2]
		Static_RGB.LG = (Static_RGB.LG | (eeprom_data[5] << 8));
   1452c:	4b32      	ldr	r3, [pc, #200]	; (145f8 <restore_led_data+0x334>)
   1452e:	885b      	ldrh	r3, [r3, #2]
   14530:	b21a      	sxth	r2, r3
   14532:	4b29      	ldr	r3, [pc, #164]	; (145d8 <restore_led_data+0x314>)
   14534:	795b      	ldrb	r3, [r3, #5]
   14536:	021b      	lsls	r3, r3, #8
   14538:	b21b      	sxth	r3, r3
   1453a:	4313      	orrs	r3, r2
   1453c:	b21b      	sxth	r3, r3
   1453e:	b29a      	uxth	r2, r3
   14540:	4b2d      	ldr	r3, [pc, #180]	; (145f8 <restore_led_data+0x334>)
   14542:	805a      	strh	r2, [r3, #2]
		Static_RGB.LB = eeprom_data[6];
   14544:	4b24      	ldr	r3, [pc, #144]	; (145d8 <restore_led_data+0x314>)
   14546:	799b      	ldrb	r3, [r3, #6]
   14548:	b29a      	uxth	r2, r3
   1454a:	4b2b      	ldr	r3, [pc, #172]	; (145f8 <restore_led_data+0x334>)
   1454c:	809a      	strh	r2, [r3, #4]
		Static_RGB.LB = (Static_RGB.LB | (eeprom_data[7] << 8));
   1454e:	4b2a      	ldr	r3, [pc, #168]	; (145f8 <restore_led_data+0x334>)
   14550:	889b      	ldrh	r3, [r3, #4]
   14552:	b21a      	sxth	r2, r3
   14554:	4b20      	ldr	r3, [pc, #128]	; (145d8 <restore_led_data+0x314>)
   14556:	79db      	ldrb	r3, [r3, #7]
   14558:	021b      	lsls	r3, r3, #8
   1455a:	b21b      	sxth	r3, r3
   1455c:	4313      	orrs	r3, r2
   1455e:	b21b      	sxth	r3, r3
   14560:	b29a      	uxth	r2, r3
   14562:	4b25      	ldr	r3, [pc, #148]	; (145f8 <restore_led_data+0x334>)
   14564:	809a      	strh	r2, [r3, #4]
		Static_RGB.RR = eeprom_data[8];
   14566:	4b1c      	ldr	r3, [pc, #112]	; (145d8 <restore_led_data+0x314>)
   14568:	7a1b      	ldrb	r3, [r3, #8]
   1456a:	b29a      	uxth	r2, r3
   1456c:	4b22      	ldr	r3, [pc, #136]	; (145f8 <restore_led_data+0x334>)
   1456e:	80da      	strh	r2, [r3, #6]
		Static_RGB.RR = (Static_RGB.RR | (eeprom_data[9] << 8));
   14570:	4b21      	ldr	r3, [pc, #132]	; (145f8 <restore_led_data+0x334>)
   14572:	88db      	ldrh	r3, [r3, #6]
   14574:	b21a      	sxth	r2, r3
   14576:	4b18      	ldr	r3, [pc, #96]	; (145d8 <restore_led_data+0x314>)
   14578:	7a5b      	ldrb	r3, [r3, #9]
   1457a:	021b      	lsls	r3, r3, #8
   1457c:	b21b      	sxth	r3, r3
   1457e:	4313      	orrs	r3, r2
   14580:	b21b      	sxth	r3, r3
   14582:	b29a      	uxth	r2, r3
   14584:	4b1c      	ldr	r3, [pc, #112]	; (145f8 <restore_led_data+0x334>)
   14586:	80da      	strh	r2, [r3, #6]
		Static_RGB.RG = eeprom_data[10];
   14588:	4b13      	ldr	r3, [pc, #76]	; (145d8 <restore_led_data+0x314>)
   1458a:	7a9b      	ldrb	r3, [r3, #10]
   1458c:	b29a      	uxth	r2, r3
   1458e:	4b1a      	ldr	r3, [pc, #104]	; (145f8 <restore_led_data+0x334>)
   14590:	811a      	strh	r2, [r3, #8]
		Static_RGB.RG = (Static_RGB.RG | (eeprom_data[11] << 8));
   14592:	4b19      	ldr	r3, [pc, #100]	; (145f8 <restore_led_data+0x334>)
   14594:	891b      	ldrh	r3, [r3, #8]
   14596:	b21a      	sxth	r2, r3
   14598:	4b0f      	ldr	r3, [pc, #60]	; (145d8 <restore_led_data+0x314>)
   1459a:	7adb      	ldrb	r3, [r3, #11]
   1459c:	021b      	lsls	r3, r3, #8
   1459e:	b21b      	sxth	r3, r3
   145a0:	4313      	orrs	r3, r2
   145a2:	b21b      	sxth	r3, r3
   145a4:	b29a      	uxth	r2, r3
   145a6:	4b14      	ldr	r3, [pc, #80]	; (145f8 <restore_led_data+0x334>)
   145a8:	811a      	strh	r2, [r3, #8]
		Static_RGB.RB = eeprom_data[12];
   145aa:	4b0b      	ldr	r3, [pc, #44]	; (145d8 <restore_led_data+0x314>)
   145ac:	7b1b      	ldrb	r3, [r3, #12]
   145ae:	b29a      	uxth	r2, r3
   145b0:	4b11      	ldr	r3, [pc, #68]	; (145f8 <restore_led_data+0x334>)
   145b2:	815a      	strh	r2, [r3, #10]
		Static_RGB.RB = (Static_RGB.RB | (eeprom_data[13] << 8));
   145b4:	4b10      	ldr	r3, [pc, #64]	; (145f8 <restore_led_data+0x334>)
   145b6:	895b      	ldrh	r3, [r3, #10]
   145b8:	b21a      	sxth	r2, r3
   145ba:	4b07      	ldr	r3, [pc, #28]	; (145d8 <restore_led_data+0x314>)
   145bc:	7b5b      	ldrb	r3, [r3, #13]
   145be:	021b      	lsls	r3, r3, #8
   145c0:	b21b      	sxth	r3, r3
   145c2:	4313      	orrs	r3, r2
   145c4:	b21b      	sxth	r3, r3
   145c6:	b29a      	uxth	r2, r3
   145c8:	4b0b      	ldr	r3, [pc, #44]	; (145f8 <restore_led_data+0x334>)
   145ca:	815a      	strh	r2, [r3, #10]
		int dataOffset = 14;
   145cc:	230e      	movs	r3, #14
   145ce:	66fb      	str	r3, [r7, #108]	; 0x6c
		for(int i = 0; i < 8; i++){
   145d0:	2300      	movs	r3, #0
   145d2:	673b      	str	r3, [r7, #112]	; 0x70
   145d4:	e0a6      	b.n	14724 <restore_led_data+0x460>
   145d6:	46c0      	nop			; (mov r8, r8)
   145d8:	2000106c 	.word	0x2000106c
   145dc:	00009301 	.word	0x00009301
   145e0:	200003b0 	.word	0x200003b0
   145e4:	200000d5 	.word	0x200000d5
   145e8:	200003ad 	.word	0x200003ad
   145ec:	200003ae 	.word	0x200003ae
   145f0:	200003af 	.word	0x200003af
   145f4:	2000003d 	.word	0x2000003d
   145f8:	20000040 	.word	0x20000040
   145fc:	0001d19c 	.word	0x0001d19c
   14600:	0001d1a8 	.word	0x0001d1a8
   14604:	0001d1b4 	.word	0x0001d1b4
   14608:	0001d1c0 	.word	0x0001d1c0
   1460c:	0001d1e4 	.word	0x0001d1e4
   14610:	20000094 	.word	0x20000094
   14614:	200000a0 	.word	0x200000a0
   14618:	200000ac 	.word	0x200000ac
   1461c:	2000004c 	.word	0x2000004c
   14620:	20000070 	.word	0x20000070
   14624:	200000c4 	.word	0x200000c4
   14628:	200000b5 	.word	0x200000b5
   1462c:	200000b6 	.word	0x200000b6
   14630:	200000b7 	.word	0x200000b7
   14634:	200000b8 	.word	0x200000b8
   14638:	200000b9 	.word	0x200000b9
   1463c:	200000ba 	.word	0x200000ba
   14640:	200000bb 	.word	0x200000bb
   14644:	200000bc 	.word	0x200000bc
   14648:	200000bd 	.word	0x200000bd
   1464c:	200000be 	.word	0x200000be
   14650:	200000bf 	.word	0x200000bf
   14654:	200000c0 	.word	0x200000c0
   14658:	200000c1 	.word	0x200000c1
   1465c:	200000c2 	.word	0x200000c2
   14660:	200000c3 	.word	0x200000c3
   14664:	200003a8 	.word	0x200003a8
   14668:	200003aa 	.word	0x200003aa
   1466c:	00013ef5 	.word	0x00013ef5
			ColorBase[i] = eeprom_data[dataOffset + (i*5)];
   14670:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   14672:	0013      	movs	r3, r2
   14674:	009b      	lsls	r3, r3, #2
   14676:	189a      	adds	r2, r3, r2
   14678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   1467a:	18d3      	adds	r3, r2, r3
   1467c:	4aa7      	ldr	r2, [pc, #668]	; (1491c <restore_led_data+0x658>)
   1467e:	5cd1      	ldrb	r1, [r2, r3]
   14680:	4aa7      	ldr	r2, [pc, #668]	; (14920 <restore_led_data+0x65c>)
   14682:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   14684:	18d3      	adds	r3, r2, r3
   14686:	1c0a      	adds	r2, r1, #0
   14688:	701a      	strb	r2, [r3, #0]
			BrightBase[i] = eeprom_data[dataOffset + (i*5) + 1];
   1468a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   1468c:	0013      	movs	r3, r2
   1468e:	009b      	lsls	r3, r3, #2
   14690:	189a      	adds	r2, r3, r2
   14692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   14694:	18d3      	adds	r3, r2, r3
   14696:	3301      	adds	r3, #1
   14698:	4aa0      	ldr	r2, [pc, #640]	; (1491c <restore_led_data+0x658>)
   1469a:	5cd1      	ldrb	r1, [r2, r3]
   1469c:	4aa1      	ldr	r2, [pc, #644]	; (14924 <restore_led_data+0x660>)
   1469e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   146a0:	18d3      	adds	r3, r2, r3
   146a2:	1c0a      	adds	r2, r1, #0
   146a4:	701a      	strb	r2, [r3, #0]
			RateBase[i] = eeprom_data[dataOffset + (i*5) + 2];
   146a6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   146a8:	0013      	movs	r3, r2
   146aa:	009b      	lsls	r3, r3, #2
   146ac:	189a      	adds	r2, r3, r2
   146ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   146b0:	18d3      	adds	r3, r2, r3
   146b2:	3302      	adds	r3, #2
   146b4:	4a99      	ldr	r2, [pc, #612]	; (1491c <restore_led_data+0x658>)
   146b6:	5cd1      	ldrb	r1, [r2, r3]
   146b8:	4a9b      	ldr	r2, [pc, #620]	; (14928 <restore_led_data+0x664>)
   146ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   146bc:	18d3      	adds	r3, r2, r3
   146be:	1c0a      	adds	r2, r1, #0
   146c0:	701a      	strb	r2, [r3, #0]
			RateSens[i] = ((float)eeprom_data[dataOffset + (i*5) + 3])/100;
   146c2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   146c4:	0013      	movs	r3, r2
   146c6:	009b      	lsls	r3, r3, #2
   146c8:	189a      	adds	r2, r3, r2
   146ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   146cc:	18d3      	adds	r3, r2, r3
   146ce:	3303      	adds	r3, #3
   146d0:	4a92      	ldr	r2, [pc, #584]	; (1491c <restore_led_data+0x658>)
   146d2:	5cd2      	ldrb	r2, [r2, r3]
   146d4:	4b95      	ldr	r3, [pc, #596]	; (1492c <restore_led_data+0x668>)
   146d6:	0010      	movs	r0, r2
   146d8:	4798      	blx	r3
   146da:	1c02      	adds	r2, r0, #0
   146dc:	4b94      	ldr	r3, [pc, #592]	; (14930 <restore_led_data+0x66c>)
   146de:	4995      	ldr	r1, [pc, #596]	; (14934 <restore_led_data+0x670>)
   146e0:	1c10      	adds	r0, r2, #0
   146e2:	4798      	blx	r3
   146e4:	1c03      	adds	r3, r0, #0
   146e6:	1c19      	adds	r1, r3, #0
   146e8:	4b93      	ldr	r3, [pc, #588]	; (14938 <restore_led_data+0x674>)
   146ea:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   146ec:	0092      	lsls	r2, r2, #2
   146ee:	50d1      	str	r1, [r2, r3]
			Brightness[i] = ((float)eeprom_data[dataOffset + (i*5) + 4])/100;
   146f0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   146f2:	0013      	movs	r3, r2
   146f4:	009b      	lsls	r3, r3, #2
   146f6:	189a      	adds	r2, r3, r2
   146f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   146fa:	18d3      	adds	r3, r2, r3
   146fc:	3304      	adds	r3, #4
   146fe:	4a87      	ldr	r2, [pc, #540]	; (1491c <restore_led_data+0x658>)
   14700:	5cd2      	ldrb	r2, [r2, r3]
   14702:	4b8a      	ldr	r3, [pc, #552]	; (1492c <restore_led_data+0x668>)
   14704:	0010      	movs	r0, r2
   14706:	4798      	blx	r3
   14708:	1c02      	adds	r2, r0, #0
   1470a:	4b89      	ldr	r3, [pc, #548]	; (14930 <restore_led_data+0x66c>)
   1470c:	4989      	ldr	r1, [pc, #548]	; (14934 <restore_led_data+0x670>)
   1470e:	1c10      	adds	r0, r2, #0
   14710:	4798      	blx	r3
   14712:	1c03      	adds	r3, r0, #0
   14714:	1c19      	adds	r1, r3, #0
   14716:	4b89      	ldr	r3, [pc, #548]	; (1493c <restore_led_data+0x678>)
   14718:	6f3a      	ldr	r2, [r7, #112]	; 0x70
   1471a:	0092      	lsls	r2, r2, #2
   1471c:	50d1      	str	r1, [r2, r3]
		for(int i = 0; i < 8; i++){
   1471e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   14720:	3301      	adds	r3, #1
   14722:	673b      	str	r3, [r7, #112]	; 0x70
   14724:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   14726:	2b07      	cmp	r3, #7
   14728:	dda2      	ble.n	14670 <restore_led_data+0x3ac>
		}

		eeprom_emulator_read_page(1, eeprom_data);
   1472a:	4b7c      	ldr	r3, [pc, #496]	; (1491c <restore_led_data+0x658>)
   1472c:	0019      	movs	r1, r3
   1472e:	2001      	movs	r0, #1
   14730:	4b83      	ldr	r3, [pc, #524]	; (14940 <restore_led_data+0x67c>)
   14732:	4798      	blx	r3

		ColorBase[8] = eeprom_data[0];
   14734:	4b79      	ldr	r3, [pc, #484]	; (1491c <restore_led_data+0x658>)
   14736:	781a      	ldrb	r2, [r3, #0]
   14738:	4b79      	ldr	r3, [pc, #484]	; (14920 <restore_led_data+0x65c>)
   1473a:	721a      	strb	r2, [r3, #8]
		BrightBase[8] = eeprom_data[1];
   1473c:	4b77      	ldr	r3, [pc, #476]	; (1491c <restore_led_data+0x658>)
   1473e:	785a      	ldrb	r2, [r3, #1]
   14740:	4b78      	ldr	r3, [pc, #480]	; (14924 <restore_led_data+0x660>)
   14742:	721a      	strb	r2, [r3, #8]
		RateBase[8] = eeprom_data[2];
   14744:	4b75      	ldr	r3, [pc, #468]	; (1491c <restore_led_data+0x658>)
   14746:	789a      	ldrb	r2, [r3, #2]
   14748:	4b77      	ldr	r3, [pc, #476]	; (14928 <restore_led_data+0x664>)
   1474a:	721a      	strb	r2, [r3, #8]
		RateSens[8] = ((float)eeprom_data[3])/100;
   1474c:	4b73      	ldr	r3, [pc, #460]	; (1491c <restore_led_data+0x658>)
   1474e:	78da      	ldrb	r2, [r3, #3]
   14750:	4b76      	ldr	r3, [pc, #472]	; (1492c <restore_led_data+0x668>)
   14752:	0010      	movs	r0, r2
   14754:	4798      	blx	r3
   14756:	1c02      	adds	r2, r0, #0
   14758:	4b75      	ldr	r3, [pc, #468]	; (14930 <restore_led_data+0x66c>)
   1475a:	4976      	ldr	r1, [pc, #472]	; (14934 <restore_led_data+0x670>)
   1475c:	1c10      	adds	r0, r2, #0
   1475e:	4798      	blx	r3
   14760:	1c03      	adds	r3, r0, #0
   14762:	1c1a      	adds	r2, r3, #0
   14764:	4b74      	ldr	r3, [pc, #464]	; (14938 <restore_led_data+0x674>)
   14766:	621a      	str	r2, [r3, #32]
		Brightness[8] = ((float)eeprom_data[4])/100;
   14768:	4b6c      	ldr	r3, [pc, #432]	; (1491c <restore_led_data+0x658>)
   1476a:	791a      	ldrb	r2, [r3, #4]
   1476c:	4b6f      	ldr	r3, [pc, #444]	; (1492c <restore_led_data+0x668>)
   1476e:	0010      	movs	r0, r2
   14770:	4798      	blx	r3
   14772:	1c02      	adds	r2, r0, #0
   14774:	4b6e      	ldr	r3, [pc, #440]	; (14930 <restore_led_data+0x66c>)
   14776:	496f      	ldr	r1, [pc, #444]	; (14934 <restore_led_data+0x670>)
   14778:	1c10      	adds	r0, r2, #0
   1477a:	4798      	blx	r3
   1477c:	1c03      	adds	r3, r0, #0
   1477e:	1c1a      	adds	r2, r3, #0
   14780:	4b6e      	ldr	r3, [pc, #440]	; (1493c <restore_led_data+0x678>)
   14782:	621a      	str	r2, [r3, #32]
		Custom_RGB.LR = eeprom_data[5];
   14784:	4b65      	ldr	r3, [pc, #404]	; (1491c <restore_led_data+0x658>)
   14786:	795b      	ldrb	r3, [r3, #5]
   14788:	b29a      	uxth	r2, r3
   1478a:	4b6e      	ldr	r3, [pc, #440]	; (14944 <restore_led_data+0x680>)
   1478c:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LR = (Custom_RGB.LR | (eeprom_data[6] << 8));
   1478e:	4b6d      	ldr	r3, [pc, #436]	; (14944 <restore_led_data+0x680>)
   14790:	881b      	ldrh	r3, [r3, #0]
   14792:	b21a      	sxth	r2, r3
   14794:	4b61      	ldr	r3, [pc, #388]	; (1491c <restore_led_data+0x658>)
   14796:	799b      	ldrb	r3, [r3, #6]
   14798:	021b      	lsls	r3, r3, #8
   1479a:	b21b      	sxth	r3, r3
   1479c:	4313      	orrs	r3, r2
   1479e:	b21b      	sxth	r3, r3
   147a0:	b29a      	uxth	r2, r3
   147a2:	4b68      	ldr	r3, [pc, #416]	; (14944 <restore_led_data+0x680>)
   147a4:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LG = eeprom_data[7];
   147a6:	4b5d      	ldr	r3, [pc, #372]	; (1491c <restore_led_data+0x658>)
   147a8:	79db      	ldrb	r3, [r3, #7]
   147aa:	b29a      	uxth	r2, r3
   147ac:	4b65      	ldr	r3, [pc, #404]	; (14944 <restore_led_data+0x680>)
   147ae:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LG = (Custom_RGB.LG | (eeprom_data[8] << 8));
   147b0:	4b64      	ldr	r3, [pc, #400]	; (14944 <restore_led_data+0x680>)
   147b2:	885b      	ldrh	r3, [r3, #2]
   147b4:	b21a      	sxth	r2, r3
   147b6:	4b59      	ldr	r3, [pc, #356]	; (1491c <restore_led_data+0x658>)
   147b8:	7a1b      	ldrb	r3, [r3, #8]
   147ba:	021b      	lsls	r3, r3, #8
   147bc:	b21b      	sxth	r3, r3
   147be:	4313      	orrs	r3, r2
   147c0:	b21b      	sxth	r3, r3
   147c2:	b29a      	uxth	r2, r3
   147c4:	4b5f      	ldr	r3, [pc, #380]	; (14944 <restore_led_data+0x680>)
   147c6:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LB = eeprom_data[9];
   147c8:	4b54      	ldr	r3, [pc, #336]	; (1491c <restore_led_data+0x658>)
   147ca:	7a5b      	ldrb	r3, [r3, #9]
   147cc:	b29a      	uxth	r2, r3
   147ce:	4b5d      	ldr	r3, [pc, #372]	; (14944 <restore_led_data+0x680>)
   147d0:	809a      	strh	r2, [r3, #4]
		Custom_RGB.LB = (Custom_RGB.LB | (eeprom_data[10] << 8));
   147d2:	4b5c      	ldr	r3, [pc, #368]	; (14944 <restore_led_data+0x680>)
   147d4:	889b      	ldrh	r3, [r3, #4]
   147d6:	b21a      	sxth	r2, r3
   147d8:	4b50      	ldr	r3, [pc, #320]	; (1491c <restore_led_data+0x658>)
   147da:	7a9b      	ldrb	r3, [r3, #10]
   147dc:	021b      	lsls	r3, r3, #8
   147de:	b21b      	sxth	r3, r3
   147e0:	4313      	orrs	r3, r2
   147e2:	b21b      	sxth	r3, r3
   147e4:	b29a      	uxth	r2, r3
   147e6:	4b57      	ldr	r3, [pc, #348]	; (14944 <restore_led_data+0x680>)
   147e8:	809a      	strh	r2, [r3, #4]
		Custom_RGB.RR = eeprom_data[11];
   147ea:	4b4c      	ldr	r3, [pc, #304]	; (1491c <restore_led_data+0x658>)
   147ec:	7adb      	ldrb	r3, [r3, #11]
   147ee:	b29a      	uxth	r2, r3
   147f0:	4b54      	ldr	r3, [pc, #336]	; (14944 <restore_led_data+0x680>)
   147f2:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RR = (Custom_RGB.RR | (eeprom_data[12] << 8));
   147f4:	4b53      	ldr	r3, [pc, #332]	; (14944 <restore_led_data+0x680>)
   147f6:	88db      	ldrh	r3, [r3, #6]
   147f8:	b21a      	sxth	r2, r3
   147fa:	4b48      	ldr	r3, [pc, #288]	; (1491c <restore_led_data+0x658>)
   147fc:	7b1b      	ldrb	r3, [r3, #12]
   147fe:	021b      	lsls	r3, r3, #8
   14800:	b21b      	sxth	r3, r3
   14802:	4313      	orrs	r3, r2
   14804:	b21b      	sxth	r3, r3
   14806:	b29a      	uxth	r2, r3
   14808:	4b4e      	ldr	r3, [pc, #312]	; (14944 <restore_led_data+0x680>)
   1480a:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RG = eeprom_data[13];
   1480c:	4b43      	ldr	r3, [pc, #268]	; (1491c <restore_led_data+0x658>)
   1480e:	7b5b      	ldrb	r3, [r3, #13]
   14810:	b29a      	uxth	r2, r3
   14812:	4b4c      	ldr	r3, [pc, #304]	; (14944 <restore_led_data+0x680>)
   14814:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RG = (Custom_RGB.RG | (eeprom_data[14] << 8));
   14816:	4b4b      	ldr	r3, [pc, #300]	; (14944 <restore_led_data+0x680>)
   14818:	891b      	ldrh	r3, [r3, #8]
   1481a:	b21a      	sxth	r2, r3
   1481c:	4b3f      	ldr	r3, [pc, #252]	; (1491c <restore_led_data+0x658>)
   1481e:	7b9b      	ldrb	r3, [r3, #14]
   14820:	021b      	lsls	r3, r3, #8
   14822:	b21b      	sxth	r3, r3
   14824:	4313      	orrs	r3, r2
   14826:	b21b      	sxth	r3, r3
   14828:	b29a      	uxth	r2, r3
   1482a:	4b46      	ldr	r3, [pc, #280]	; (14944 <restore_led_data+0x680>)
   1482c:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RB = eeprom_data[15];
   1482e:	4b3b      	ldr	r3, [pc, #236]	; (1491c <restore_led_data+0x658>)
   14830:	7bdb      	ldrb	r3, [r3, #15]
   14832:	b29a      	uxth	r2, r3
   14834:	4b43      	ldr	r3, [pc, #268]	; (14944 <restore_led_data+0x680>)
   14836:	815a      	strh	r2, [r3, #10]
		Custom_RGB.RB = (Custom_RGB.RB | (eeprom_data[16] << 8));
   14838:	4b42      	ldr	r3, [pc, #264]	; (14944 <restore_led_data+0x680>)
   1483a:	895b      	ldrh	r3, [r3, #10]
   1483c:	b21a      	sxth	r2, r3
   1483e:	4b37      	ldr	r3, [pc, #220]	; (1491c <restore_led_data+0x658>)
   14840:	7c1b      	ldrb	r3, [r3, #16]
   14842:	021b      	lsls	r3, r3, #8
   14844:	b21b      	sxth	r3, r3
   14846:	4313      	orrs	r3, r2
   14848:	b21b      	sxth	r3, r3
   1484a:	b29a      	uxth	r2, r3
   1484c:	4b3d      	ldr	r3, [pc, #244]	; (14944 <restore_led_data+0x680>)
   1484e:	815a      	strh	r2, [r3, #10]

		Digital_Static_Zoom = eeprom_data[17];
   14850:	4b32      	ldr	r3, [pc, #200]	; (1491c <restore_led_data+0x658>)
   14852:	7c5a      	ldrb	r2, [r3, #17]
   14854:	4b3c      	ldr	r3, [pc, #240]	; (14948 <restore_led_data+0x684>)
   14856:	701a      	strb	r2, [r3, #0]
		Digital_Static_Shift = eeprom_data[18];
   14858:	4b30      	ldr	r3, [pc, #192]	; (1491c <restore_led_data+0x658>)
   1485a:	7c9a      	ldrb	r2, [r3, #18]
   1485c:	4b3b      	ldr	r3, [pc, #236]	; (1494c <restore_led_data+0x688>)
   1485e:	701a      	strb	r2, [r3, #0]
		Digital_Static_Brightness = eeprom_data[19];
   14860:	4b2e      	ldr	r3, [pc, #184]	; (1491c <restore_led_data+0x658>)
   14862:	7cda      	ldrb	r2, [r3, #19]
   14864:	4b3a      	ldr	r3, [pc, #232]	; (14950 <restore_led_data+0x68c>)
   14866:	701a      	strb	r2, [r3, #0]
		Digital_Skittles_Brightness = eeprom_data[20];
   14868:	4b2c      	ldr	r3, [pc, #176]	; (1491c <restore_led_data+0x658>)
   1486a:	7d1a      	ldrb	r2, [r3, #20]
   1486c:	4b39      	ldr	r3, [pc, #228]	; (14954 <restore_led_data+0x690>)
   1486e:	701a      	strb	r2, [r3, #0]
		Digital_Cycle_Zoom = eeprom_data[21];
   14870:	4b2a      	ldr	r3, [pc, #168]	; (1491c <restore_led_data+0x658>)
   14872:	7d5a      	ldrb	r2, [r3, #21]
   14874:	4b38      	ldr	r3, [pc, #224]	; (14958 <restore_led_data+0x694>)
   14876:	701a      	strb	r2, [r3, #0]
		Digital_Cycle_Rate = eeprom_data[22];
   14878:	4b28      	ldr	r3, [pc, #160]	; (1491c <restore_led_data+0x658>)
   1487a:	7d9a      	ldrb	r2, [r3, #22]
   1487c:	4b37      	ldr	r3, [pc, #220]	; (1495c <restore_led_data+0x698>)
   1487e:	701a      	strb	r2, [r3, #0]
		Digital_Cycle_Brightness = eeprom_data[23];
   14880:	4b26      	ldr	r3, [pc, #152]	; (1491c <restore_led_data+0x658>)
   14882:	7dda      	ldrb	r2, [r3, #23]
   14884:	4b36      	ldr	r3, [pc, #216]	; (14960 <restore_led_data+0x69c>)
   14886:	701a      	strb	r2, [r3, #0]
		Digital_Compass_Brightness = eeprom_data[24];
   14888:	4b24      	ldr	r3, [pc, #144]	; (1491c <restore_led_data+0x658>)
   1488a:	7e1a      	ldrb	r2, [r3, #24]
   1488c:	4b35      	ldr	r3, [pc, #212]	; (14964 <restore_led_data+0x6a0>)
   1488e:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Zoom = eeprom_data[25];
   14890:	4b22      	ldr	r3, [pc, #136]	; (1491c <restore_led_data+0x658>)
   14892:	7e5a      	ldrb	r2, [r3, #25]
   14894:	4b34      	ldr	r3, [pc, #208]	; (14968 <restore_led_data+0x6a4>)
   14896:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Shift = eeprom_data[26];
   14898:	4b20      	ldr	r3, [pc, #128]	; (1491c <restore_led_data+0x658>)
   1489a:	7e9a      	ldrb	r2, [r3, #26]
   1489c:	4b33      	ldr	r3, [pc, #204]	; (1496c <restore_led_data+0x6a8>)
   1489e:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Sens = eeprom_data[27];
   148a0:	4b1e      	ldr	r3, [pc, #120]	; (1491c <restore_led_data+0x658>)
   148a2:	7eda      	ldrb	r2, [r3, #27]
   148a4:	4b32      	ldr	r3, [pc, #200]	; (14970 <restore_led_data+0x6ac>)
   148a6:	701a      	strb	r2, [r3, #0]
		Digital_Throttle_Brightness = eeprom_data[28];
   148a8:	4b1c      	ldr	r3, [pc, #112]	; (1491c <restore_led_data+0x658>)
   148aa:	7f1a      	ldrb	r2, [r3, #28]
   148ac:	4b31      	ldr	r3, [pc, #196]	; (14974 <restore_led_data+0x6b0>)
   148ae:	701a      	strb	r2, [r3, #0]
		Digital_RPM_Zoom = eeprom_data[29];
   148b0:	4b1a      	ldr	r3, [pc, #104]	; (1491c <restore_led_data+0x658>)
   148b2:	7f5a      	ldrb	r2, [r3, #29]
   148b4:	4b30      	ldr	r3, [pc, #192]	; (14978 <restore_led_data+0x6b4>)
   148b6:	701a      	strb	r2, [r3, #0]
		Digital_RPM_Rate = eeprom_data[30];
   148b8:	4b18      	ldr	r3, [pc, #96]	; (1491c <restore_led_data+0x658>)
   148ba:	7f9a      	ldrb	r2, [r3, #30]
   148bc:	4b2f      	ldr	r3, [pc, #188]	; (1497c <restore_led_data+0x6b8>)
   148be:	701a      	strb	r2, [r3, #0]
		Digital_RPM_Brightness = eeprom_data[31];
   148c0:	4b16      	ldr	r3, [pc, #88]	; (1491c <restore_led_data+0x658>)
   148c2:	7fda      	ldrb	r2, [r3, #31]
   148c4:	4b2e      	ldr	r3, [pc, #184]	; (14980 <restore_led_data+0x6bc>)
   148c6:	701a      	strb	r2, [r3, #0]
		shuffled_analog_modes = eeprom_data[32];
   148c8:	4b14      	ldr	r3, [pc, #80]	; (1491c <restore_led_data+0x658>)
   148ca:	2220      	movs	r2, #32
   148cc:	5c9b      	ldrb	r3, [r3, r2]
   148ce:	b29a      	uxth	r2, r3
   148d0:	4b2c      	ldr	r3, [pc, #176]	; (14984 <restore_led_data+0x6c0>)
   148d2:	801a      	strh	r2, [r3, #0]
		shuffled_analog_modes |= (eeprom_data[33] << 8);
   148d4:	4b11      	ldr	r3, [pc, #68]	; (1491c <restore_led_data+0x658>)
   148d6:	2221      	movs	r2, #33	; 0x21
   148d8:	5c9b      	ldrb	r3, [r3, r2]
   148da:	021b      	lsls	r3, r3, #8
   148dc:	b21a      	sxth	r2, r3
   148de:	4b29      	ldr	r3, [pc, #164]	; (14984 <restore_led_data+0x6c0>)
   148e0:	881b      	ldrh	r3, [r3, #0]
   148e2:	b21b      	sxth	r3, r3
   148e4:	4313      	orrs	r3, r2
   148e6:	b21b      	sxth	r3, r3
   148e8:	b29a      	uxth	r2, r3
   148ea:	4b26      	ldr	r3, [pc, #152]	; (14984 <restore_led_data+0x6c0>)
   148ec:	801a      	strh	r2, [r3, #0]
		shuffled_digital_modes = eeprom_data[34];
   148ee:	4b0b      	ldr	r3, [pc, #44]	; (1491c <restore_led_data+0x658>)
   148f0:	2222      	movs	r2, #34	; 0x22
   148f2:	5c9b      	ldrb	r3, [r3, r2]
   148f4:	b29a      	uxth	r2, r3
   148f6:	4b24      	ldr	r3, [pc, #144]	; (14988 <restore_led_data+0x6c4>)
   148f8:	801a      	strh	r2, [r3, #0]
		shuffled_digital_modes |= (eeprom_data[35] << 8);
   148fa:	4b08      	ldr	r3, [pc, #32]	; (1491c <restore_led_data+0x658>)
   148fc:	2223      	movs	r2, #35	; 0x23
   148fe:	5c9b      	ldrb	r3, [r3, r2]
   14900:	021b      	lsls	r3, r3, #8
   14902:	b21a      	sxth	r2, r3
   14904:	4b20      	ldr	r3, [pc, #128]	; (14988 <restore_led_data+0x6c4>)
   14906:	881b      	ldrh	r3, [r3, #0]
   14908:	b21b      	sxth	r3, r3
   1490a:	4313      	orrs	r3, r2
   1490c:	b21b      	sxth	r3, r3
   1490e:	b29a      	uxth	r2, r3
   14910:	4b1d      	ldr	r3, [pc, #116]	; (14988 <restore_led_data+0x6c4>)
   14912:	801a      	strh	r2, [r3, #0]
	}
}
   14914:	46c0      	nop			; (mov r8, r8)
   14916:	46bd      	mov	sp, r7
   14918:	b01f      	add	sp, #124	; 0x7c
   1491a:	bd90      	pop	{r4, r7, pc}
   1491c:	2000106c 	.word	0x2000106c
   14920:	20000094 	.word	0x20000094
   14924:	200000a0 	.word	0x200000a0
   14928:	200000ac 	.word	0x200000ac
   1492c:	0001abbd 	.word	0x0001abbd
   14930:	0001a185 	.word	0x0001a185
   14934:	42c80000 	.word	0x42c80000
   14938:	2000004c 	.word	0x2000004c
   1493c:	20000070 	.word	0x20000070
   14940:	00009301 	.word	0x00009301
   14944:	200000c4 	.word	0x200000c4
   14948:	200000b5 	.word	0x200000b5
   1494c:	200000b6 	.word	0x200000b6
   14950:	200000b7 	.word	0x200000b7
   14954:	200000b8 	.word	0x200000b8
   14958:	200000b9 	.word	0x200000b9
   1495c:	200000ba 	.word	0x200000ba
   14960:	200000bb 	.word	0x200000bb
   14964:	200000bc 	.word	0x200000bc
   14968:	200000bd 	.word	0x200000bd
   1496c:	200000be 	.word	0x200000be
   14970:	200000bf 	.word	0x200000bf
   14974:	200000c0 	.word	0x200000c0
   14978:	200000c1 	.word	0x200000c1
   1497c:	200000c2 	.word	0x200000c2
   14980:	200000c3 	.word	0x200000c3
   14984:	200003a8 	.word	0x200003a8
   14988:	200003aa 	.word	0x200003aa

0001498c <save_cal_data>:

void save_cal_data()
{
   1498c:	b580      	push	{r7, lr}
   1498e:	b082      	sub	sp, #8
   14990:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   14992:	2300      	movs	r3, #0
   14994:	607b      	str	r3, [r7, #4]
   14996:	e005      	b.n	149a4 <save_cal_data+0x18>
		eeprom_data[0] = 0;
   14998:	4b44      	ldr	r3, [pc, #272]	; (14aac <save_cal_data+0x120>)
   1499a:	2200      	movs	r2, #0
   1499c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   1499e:	687b      	ldr	r3, [r7, #4]
   149a0:	3301      	adds	r3, #1
   149a2:	607b      	str	r3, [r7, #4]
   149a4:	687b      	ldr	r3, [r7, #4]
   149a6:	2b3b      	cmp	r3, #59	; 0x3b
   149a8:	ddf6      	ble.n	14998 <save_cal_data+0xc>
	}

	eeprom_data[0] = ((gBiasRaw[0]) & 0xFF00) >> 8;
   149aa:	4b41      	ldr	r3, [pc, #260]	; (14ab0 <save_cal_data+0x124>)
   149ac:	2200      	movs	r2, #0
   149ae:	5e9b      	ldrsh	r3, [r3, r2]
   149b0:	121b      	asrs	r3, r3, #8
   149b2:	b2da      	uxtb	r2, r3
   149b4:	4b3d      	ldr	r3, [pc, #244]	; (14aac <save_cal_data+0x120>)
   149b6:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = ((gBiasRaw[0]) & 0xFF);
   149b8:	4b3d      	ldr	r3, [pc, #244]	; (14ab0 <save_cal_data+0x124>)
   149ba:	2200      	movs	r2, #0
   149bc:	5e9b      	ldrsh	r3, [r3, r2]
   149be:	b2da      	uxtb	r2, r3
   149c0:	4b3a      	ldr	r3, [pc, #232]	; (14aac <save_cal_data+0x120>)
   149c2:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = ((gBiasRaw[1]) & 0xFF00) >> 8;
   149c4:	4b3a      	ldr	r3, [pc, #232]	; (14ab0 <save_cal_data+0x124>)
   149c6:	2202      	movs	r2, #2
   149c8:	5e9b      	ldrsh	r3, [r3, r2]
   149ca:	121b      	asrs	r3, r3, #8
   149cc:	b2da      	uxtb	r2, r3
   149ce:	4b37      	ldr	r3, [pc, #220]	; (14aac <save_cal_data+0x120>)
   149d0:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = ((gBiasRaw[1]) & 0xFF);
   149d2:	4b37      	ldr	r3, [pc, #220]	; (14ab0 <save_cal_data+0x124>)
   149d4:	2202      	movs	r2, #2
   149d6:	5e9b      	ldrsh	r3, [r3, r2]
   149d8:	b2da      	uxtb	r2, r3
   149da:	4b34      	ldr	r3, [pc, #208]	; (14aac <save_cal_data+0x120>)
   149dc:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = ((gBiasRaw[2]) & 0xFF00) >> 8;
   149de:	4b34      	ldr	r3, [pc, #208]	; (14ab0 <save_cal_data+0x124>)
   149e0:	2204      	movs	r2, #4
   149e2:	5e9b      	ldrsh	r3, [r3, r2]
   149e4:	121b      	asrs	r3, r3, #8
   149e6:	b2da      	uxtb	r2, r3
   149e8:	4b30      	ldr	r3, [pc, #192]	; (14aac <save_cal_data+0x120>)
   149ea:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = ((gBiasRaw[2]) & 0xFF);
   149ec:	4b30      	ldr	r3, [pc, #192]	; (14ab0 <save_cal_data+0x124>)
   149ee:	2204      	movs	r2, #4
   149f0:	5e9b      	ldrsh	r3, [r3, r2]
   149f2:	b2da      	uxtb	r2, r3
   149f4:	4b2d      	ldr	r3, [pc, #180]	; (14aac <save_cal_data+0x120>)
   149f6:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = ((aBiasRaw[0]) & 0xFF00) >> 8;
   149f8:	4b2e      	ldr	r3, [pc, #184]	; (14ab4 <save_cal_data+0x128>)
   149fa:	2200      	movs	r2, #0
   149fc:	5e9b      	ldrsh	r3, [r3, r2]
   149fe:	121b      	asrs	r3, r3, #8
   14a00:	b2da      	uxtb	r2, r3
   14a02:	4b2a      	ldr	r3, [pc, #168]	; (14aac <save_cal_data+0x120>)
   14a04:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = ((aBiasRaw[0]) & 0xFF);
   14a06:	4b2b      	ldr	r3, [pc, #172]	; (14ab4 <save_cal_data+0x128>)
   14a08:	2200      	movs	r2, #0
   14a0a:	5e9b      	ldrsh	r3, [r3, r2]
   14a0c:	b2da      	uxtb	r2, r3
   14a0e:	4b27      	ldr	r3, [pc, #156]	; (14aac <save_cal_data+0x120>)
   14a10:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = ((aBiasRaw[1]) & 0xFF00) >> 8;
   14a12:	4b28      	ldr	r3, [pc, #160]	; (14ab4 <save_cal_data+0x128>)
   14a14:	2202      	movs	r2, #2
   14a16:	5e9b      	ldrsh	r3, [r3, r2]
   14a18:	121b      	asrs	r3, r3, #8
   14a1a:	b2da      	uxtb	r2, r3
   14a1c:	4b23      	ldr	r3, [pc, #140]	; (14aac <save_cal_data+0x120>)
   14a1e:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = ((aBiasRaw[1]) & 0xFF);
   14a20:	4b24      	ldr	r3, [pc, #144]	; (14ab4 <save_cal_data+0x128>)
   14a22:	2202      	movs	r2, #2
   14a24:	5e9b      	ldrsh	r3, [r3, r2]
   14a26:	b2da      	uxtb	r2, r3
   14a28:	4b20      	ldr	r3, [pc, #128]	; (14aac <save_cal_data+0x120>)
   14a2a:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = ((aBiasRaw[2]) & 0xFF00) >> 8;
   14a2c:	4b21      	ldr	r3, [pc, #132]	; (14ab4 <save_cal_data+0x128>)
   14a2e:	2204      	movs	r2, #4
   14a30:	5e9b      	ldrsh	r3, [r3, r2]
   14a32:	121b      	asrs	r3, r3, #8
   14a34:	b2da      	uxtb	r2, r3
   14a36:	4b1d      	ldr	r3, [pc, #116]	; (14aac <save_cal_data+0x120>)
   14a38:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = ((aBiasRaw[2]) & 0xFF);
   14a3a:	4b1e      	ldr	r3, [pc, #120]	; (14ab4 <save_cal_data+0x128>)
   14a3c:	2204      	movs	r2, #4
   14a3e:	5e9b      	ldrsh	r3, [r3, r2]
   14a40:	b2da      	uxtb	r2, r3
   14a42:	4b1a      	ldr	r3, [pc, #104]	; (14aac <save_cal_data+0x120>)
   14a44:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = ((mBiasRaw[0]) & 0xFF00) >> 8;
   14a46:	4b1c      	ldr	r3, [pc, #112]	; (14ab8 <save_cal_data+0x12c>)
   14a48:	2200      	movs	r2, #0
   14a4a:	5e9b      	ldrsh	r3, [r3, r2]
   14a4c:	121b      	asrs	r3, r3, #8
   14a4e:	b2da      	uxtb	r2, r3
   14a50:	4b16      	ldr	r3, [pc, #88]	; (14aac <save_cal_data+0x120>)
   14a52:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = ((mBiasRaw[0]) & 0xFF);
   14a54:	4b18      	ldr	r3, [pc, #96]	; (14ab8 <save_cal_data+0x12c>)
   14a56:	2200      	movs	r2, #0
   14a58:	5e9b      	ldrsh	r3, [r3, r2]
   14a5a:	b2da      	uxtb	r2, r3
   14a5c:	4b13      	ldr	r3, [pc, #76]	; (14aac <save_cal_data+0x120>)
   14a5e:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = ((mBiasRaw[1]) & 0xFF00) >> 8;
   14a60:	4b15      	ldr	r3, [pc, #84]	; (14ab8 <save_cal_data+0x12c>)
   14a62:	2202      	movs	r2, #2
   14a64:	5e9b      	ldrsh	r3, [r3, r2]
   14a66:	121b      	asrs	r3, r3, #8
   14a68:	b2da      	uxtb	r2, r3
   14a6a:	4b10      	ldr	r3, [pc, #64]	; (14aac <save_cal_data+0x120>)
   14a6c:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = ((mBiasRaw[1]) & 0xFF);
   14a6e:	4b12      	ldr	r3, [pc, #72]	; (14ab8 <save_cal_data+0x12c>)
   14a70:	2202      	movs	r2, #2
   14a72:	5e9b      	ldrsh	r3, [r3, r2]
   14a74:	b2da      	uxtb	r2, r3
   14a76:	4b0d      	ldr	r3, [pc, #52]	; (14aac <save_cal_data+0x120>)
   14a78:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = ((mBiasRaw[2]) & 0xFF00) >> 8;
   14a7a:	4b0f      	ldr	r3, [pc, #60]	; (14ab8 <save_cal_data+0x12c>)
   14a7c:	2204      	movs	r2, #4
   14a7e:	5e9b      	ldrsh	r3, [r3, r2]
   14a80:	121b      	asrs	r3, r3, #8
   14a82:	b2da      	uxtb	r2, r3
   14a84:	4b09      	ldr	r3, [pc, #36]	; (14aac <save_cal_data+0x120>)
   14a86:	741a      	strb	r2, [r3, #16]
	eeprom_data[17] = ((mBiasRaw[2]) & 0xFF);
   14a88:	4b0b      	ldr	r3, [pc, #44]	; (14ab8 <save_cal_data+0x12c>)
   14a8a:	2204      	movs	r2, #4
   14a8c:	5e9b      	ldrsh	r3, [r3, r2]
   14a8e:	b2da      	uxtb	r2, r3
   14a90:	4b06      	ldr	r3, [pc, #24]	; (14aac <save_cal_data+0x120>)
   14a92:	745a      	strb	r2, [r3, #17]

	//Write EEPROM data
	eeprom_emulator_write_page(2, eeprom_data);
   14a94:	4b05      	ldr	r3, [pc, #20]	; (14aac <save_cal_data+0x120>)
   14a96:	0019      	movs	r1, r3
   14a98:	2002      	movs	r0, #2
   14a9a:	4b08      	ldr	r3, [pc, #32]	; (14abc <save_cal_data+0x130>)
   14a9c:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
   14a9e:	4b08      	ldr	r3, [pc, #32]	; (14ac0 <save_cal_data+0x134>)
   14aa0:	4798      	blx	r3
}
   14aa2:	46c0      	nop			; (mov r8, r8)
   14aa4:	46bd      	mov	sp, r7
   14aa6:	b002      	add	sp, #8
   14aa8:	bd80      	pop	{r7, pc}
   14aaa:	46c0      	nop			; (mov r8, r8)
   14aac:	2000106c 	.word	0x2000106c
   14ab0:	2000147c 	.word	0x2000147c
   14ab4:	20001484 	.word	0x20001484
   14ab8:	200006f4 	.word	0x200006f4
   14abc:	000091f5 	.word	0x000091f5
   14ac0:	0000939d 	.word	0x0000939d

00014ac4 <restore_cal_data>:

void restore_cal_data(bool autoCal)
{
   14ac4:	b580      	push	{r7, lr}
   14ac6:	b084      	sub	sp, #16
   14ac8:	af00      	add	r7, sp, #0
   14aca:	0002      	movs	r2, r0
   14acc:	1dfb      	adds	r3, r7, #7
   14ace:	701a      	strb	r2, [r3, #0]
	eeprom_emulator_read_page(2, eeprom_data);
   14ad0:	4b63      	ldr	r3, [pc, #396]	; (14c60 <restore_cal_data+0x19c>)
   14ad2:	0019      	movs	r1, r3
   14ad4:	2002      	movs	r0, #2
   14ad6:	4b63      	ldr	r3, [pc, #396]	; (14c64 <restore_cal_data+0x1a0>)
   14ad8:	4798      	blx	r3
	int16_t temp = 0;
   14ada:	230e      	movs	r3, #14
   14adc:	18fb      	adds	r3, r7, r3
   14ade:	2200      	movs	r2, #0
   14ae0:	801a      	strh	r2, [r3, #0]

	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
   14ae2:	4b5f      	ldr	r3, [pc, #380]	; (14c60 <restore_cal_data+0x19c>)
   14ae4:	781b      	ldrb	r3, [r3, #0]
   14ae6:	2bff      	cmp	r3, #255	; 0xff
   14ae8:	d121      	bne.n	14b2e <restore_cal_data+0x6a>
   14aea:	4b5d      	ldr	r3, [pc, #372]	; (14c60 <restore_cal_data+0x19c>)
   14aec:	785b      	ldrb	r3, [r3, #1]
   14aee:	2bff      	cmp	r3, #255	; 0xff
   14af0:	d11d      	bne.n	14b2e <restore_cal_data+0x6a>
		gBiasRaw[0] = 0;
   14af2:	4b5d      	ldr	r3, [pc, #372]	; (14c68 <restore_cal_data+0x1a4>)
   14af4:	2200      	movs	r2, #0
   14af6:	801a      	strh	r2, [r3, #0]
		gBiasRaw[1] = 0;
   14af8:	4b5b      	ldr	r3, [pc, #364]	; (14c68 <restore_cal_data+0x1a4>)
   14afa:	2200      	movs	r2, #0
   14afc:	805a      	strh	r2, [r3, #2]
		gBiasRaw[2] = 0;
   14afe:	4b5a      	ldr	r3, [pc, #360]	; (14c68 <restore_cal_data+0x1a4>)
   14b00:	2200      	movs	r2, #0
   14b02:	809a      	strh	r2, [r3, #4]
		aBiasRaw[0] = 0;
   14b04:	4b59      	ldr	r3, [pc, #356]	; (14c6c <restore_cal_data+0x1a8>)
   14b06:	2200      	movs	r2, #0
   14b08:	801a      	strh	r2, [r3, #0]
		aBiasRaw[1] = 0;
   14b0a:	4b58      	ldr	r3, [pc, #352]	; (14c6c <restore_cal_data+0x1a8>)
   14b0c:	2200      	movs	r2, #0
   14b0e:	805a      	strh	r2, [r3, #2]
		aBiasRaw[2] = 0;
   14b10:	4b56      	ldr	r3, [pc, #344]	; (14c6c <restore_cal_data+0x1a8>)
   14b12:	2200      	movs	r2, #0
   14b14:	809a      	strh	r2, [r3, #4]
		mBiasRaw[0] = 0;
   14b16:	4b56      	ldr	r3, [pc, #344]	; (14c70 <restore_cal_data+0x1ac>)
   14b18:	2200      	movs	r2, #0
   14b1a:	801a      	strh	r2, [r3, #0]
		mBiasRaw[1] = 0;
   14b1c:	4b54      	ldr	r3, [pc, #336]	; (14c70 <restore_cal_data+0x1ac>)
   14b1e:	2200      	movs	r2, #0
   14b20:	805a      	strh	r2, [r3, #2]
		mBiasRaw[2] = 0;
   14b22:	4b53      	ldr	r3, [pc, #332]	; (14c70 <restore_cal_data+0x1ac>)
   14b24:	2200      	movs	r2, #0
   14b26:	809a      	strh	r2, [r3, #4]

		save_cal_data();
   14b28:	4b52      	ldr	r3, [pc, #328]	; (14c74 <restore_cal_data+0x1b0>)
   14b2a:	4798      	blx	r3
   14b2c:	e08f      	b.n	14c4e <restore_cal_data+0x18a>
	}
	else{ // else restore the stored data
		gBiasRaw[0] = (temp | (eeprom_data[0] << 8) | eeprom_data[1]);
   14b2e:	4b4c      	ldr	r3, [pc, #304]	; (14c60 <restore_cal_data+0x19c>)
   14b30:	781b      	ldrb	r3, [r3, #0]
   14b32:	021b      	lsls	r3, r3, #8
   14b34:	b21a      	sxth	r2, r3
   14b36:	230e      	movs	r3, #14
   14b38:	18fb      	adds	r3, r7, r3
   14b3a:	881b      	ldrh	r3, [r3, #0]
   14b3c:	4313      	orrs	r3, r2
   14b3e:	b21a      	sxth	r2, r3
   14b40:	4b47      	ldr	r3, [pc, #284]	; (14c60 <restore_cal_data+0x19c>)
   14b42:	785b      	ldrb	r3, [r3, #1]
   14b44:	b21b      	sxth	r3, r3
   14b46:	4313      	orrs	r3, r2
   14b48:	b21a      	sxth	r2, r3
   14b4a:	4b47      	ldr	r3, [pc, #284]	; (14c68 <restore_cal_data+0x1a4>)
   14b4c:	801a      	strh	r2, [r3, #0]
		gBiasRaw[1] = (temp | (eeprom_data[2] << 8) | eeprom_data[3]);
   14b4e:	4b44      	ldr	r3, [pc, #272]	; (14c60 <restore_cal_data+0x19c>)
   14b50:	789b      	ldrb	r3, [r3, #2]
   14b52:	021b      	lsls	r3, r3, #8
   14b54:	b21a      	sxth	r2, r3
   14b56:	230e      	movs	r3, #14
   14b58:	18fb      	adds	r3, r7, r3
   14b5a:	881b      	ldrh	r3, [r3, #0]
   14b5c:	4313      	orrs	r3, r2
   14b5e:	b21a      	sxth	r2, r3
   14b60:	4b3f      	ldr	r3, [pc, #252]	; (14c60 <restore_cal_data+0x19c>)
   14b62:	78db      	ldrb	r3, [r3, #3]
   14b64:	b21b      	sxth	r3, r3
   14b66:	4313      	orrs	r3, r2
   14b68:	b21a      	sxth	r2, r3
   14b6a:	4b3f      	ldr	r3, [pc, #252]	; (14c68 <restore_cal_data+0x1a4>)
   14b6c:	805a      	strh	r2, [r3, #2]
		gBiasRaw[2] = (temp | (eeprom_data[4] << 8) | eeprom_data[5]);
   14b6e:	4b3c      	ldr	r3, [pc, #240]	; (14c60 <restore_cal_data+0x19c>)
   14b70:	791b      	ldrb	r3, [r3, #4]
   14b72:	021b      	lsls	r3, r3, #8
   14b74:	b21a      	sxth	r2, r3
   14b76:	230e      	movs	r3, #14
   14b78:	18fb      	adds	r3, r7, r3
   14b7a:	881b      	ldrh	r3, [r3, #0]
   14b7c:	4313      	orrs	r3, r2
   14b7e:	b21a      	sxth	r2, r3
   14b80:	4b37      	ldr	r3, [pc, #220]	; (14c60 <restore_cal_data+0x19c>)
   14b82:	795b      	ldrb	r3, [r3, #5]
   14b84:	b21b      	sxth	r3, r3
   14b86:	4313      	orrs	r3, r2
   14b88:	b21a      	sxth	r2, r3
   14b8a:	4b37      	ldr	r3, [pc, #220]	; (14c68 <restore_cal_data+0x1a4>)
   14b8c:	809a      	strh	r2, [r3, #4]
		aBiasRaw[0] = (temp | (eeprom_data[6] << 8) | eeprom_data[7]);
   14b8e:	4b34      	ldr	r3, [pc, #208]	; (14c60 <restore_cal_data+0x19c>)
   14b90:	799b      	ldrb	r3, [r3, #6]
   14b92:	021b      	lsls	r3, r3, #8
   14b94:	b21a      	sxth	r2, r3
   14b96:	230e      	movs	r3, #14
   14b98:	18fb      	adds	r3, r7, r3
   14b9a:	881b      	ldrh	r3, [r3, #0]
   14b9c:	4313      	orrs	r3, r2
   14b9e:	b21a      	sxth	r2, r3
   14ba0:	4b2f      	ldr	r3, [pc, #188]	; (14c60 <restore_cal_data+0x19c>)
   14ba2:	79db      	ldrb	r3, [r3, #7]
   14ba4:	b21b      	sxth	r3, r3
   14ba6:	4313      	orrs	r3, r2
   14ba8:	b21a      	sxth	r2, r3
   14baa:	4b30      	ldr	r3, [pc, #192]	; (14c6c <restore_cal_data+0x1a8>)
   14bac:	801a      	strh	r2, [r3, #0]
		aBiasRaw[1] = (temp | (eeprom_data[8] << 8) | eeprom_data[9]);
   14bae:	4b2c      	ldr	r3, [pc, #176]	; (14c60 <restore_cal_data+0x19c>)
   14bb0:	7a1b      	ldrb	r3, [r3, #8]
   14bb2:	021b      	lsls	r3, r3, #8
   14bb4:	b21a      	sxth	r2, r3
   14bb6:	230e      	movs	r3, #14
   14bb8:	18fb      	adds	r3, r7, r3
   14bba:	881b      	ldrh	r3, [r3, #0]
   14bbc:	4313      	orrs	r3, r2
   14bbe:	b21a      	sxth	r2, r3
   14bc0:	4b27      	ldr	r3, [pc, #156]	; (14c60 <restore_cal_data+0x19c>)
   14bc2:	7a5b      	ldrb	r3, [r3, #9]
   14bc4:	b21b      	sxth	r3, r3
   14bc6:	4313      	orrs	r3, r2
   14bc8:	b21a      	sxth	r2, r3
   14bca:	4b28      	ldr	r3, [pc, #160]	; (14c6c <restore_cal_data+0x1a8>)
   14bcc:	805a      	strh	r2, [r3, #2]
		aBiasRaw[2] = (temp | (eeprom_data[10] << 8) | eeprom_data[11]);
   14bce:	4b24      	ldr	r3, [pc, #144]	; (14c60 <restore_cal_data+0x19c>)
   14bd0:	7a9b      	ldrb	r3, [r3, #10]
   14bd2:	021b      	lsls	r3, r3, #8
   14bd4:	b21a      	sxth	r2, r3
   14bd6:	230e      	movs	r3, #14
   14bd8:	18fb      	adds	r3, r7, r3
   14bda:	881b      	ldrh	r3, [r3, #0]
   14bdc:	4313      	orrs	r3, r2
   14bde:	b21a      	sxth	r2, r3
   14be0:	4b1f      	ldr	r3, [pc, #124]	; (14c60 <restore_cal_data+0x19c>)
   14be2:	7adb      	ldrb	r3, [r3, #11]
   14be4:	b21b      	sxth	r3, r3
   14be6:	4313      	orrs	r3, r2
   14be8:	b21a      	sxth	r2, r3
   14bea:	4b20      	ldr	r3, [pc, #128]	; (14c6c <restore_cal_data+0x1a8>)
   14bec:	809a      	strh	r2, [r3, #4]
		mBiasRaw[0] = (temp | (eeprom_data[12] << 8) | eeprom_data[13]);
   14bee:	4b1c      	ldr	r3, [pc, #112]	; (14c60 <restore_cal_data+0x19c>)
   14bf0:	7b1b      	ldrb	r3, [r3, #12]
   14bf2:	021b      	lsls	r3, r3, #8
   14bf4:	b21a      	sxth	r2, r3
   14bf6:	230e      	movs	r3, #14
   14bf8:	18fb      	adds	r3, r7, r3
   14bfa:	881b      	ldrh	r3, [r3, #0]
   14bfc:	4313      	orrs	r3, r2
   14bfe:	b21a      	sxth	r2, r3
   14c00:	4b17      	ldr	r3, [pc, #92]	; (14c60 <restore_cal_data+0x19c>)
   14c02:	7b5b      	ldrb	r3, [r3, #13]
   14c04:	b21b      	sxth	r3, r3
   14c06:	4313      	orrs	r3, r2
   14c08:	b21a      	sxth	r2, r3
   14c0a:	4b19      	ldr	r3, [pc, #100]	; (14c70 <restore_cal_data+0x1ac>)
   14c0c:	801a      	strh	r2, [r3, #0]
		mBiasRaw[1] = (temp | (eeprom_data[14] << 8) | eeprom_data[15]);
   14c0e:	4b14      	ldr	r3, [pc, #80]	; (14c60 <restore_cal_data+0x19c>)
   14c10:	7b9b      	ldrb	r3, [r3, #14]
   14c12:	021b      	lsls	r3, r3, #8
   14c14:	b21a      	sxth	r2, r3
   14c16:	230e      	movs	r3, #14
   14c18:	18fb      	adds	r3, r7, r3
   14c1a:	881b      	ldrh	r3, [r3, #0]
   14c1c:	4313      	orrs	r3, r2
   14c1e:	b21a      	sxth	r2, r3
   14c20:	4b0f      	ldr	r3, [pc, #60]	; (14c60 <restore_cal_data+0x19c>)
   14c22:	7bdb      	ldrb	r3, [r3, #15]
   14c24:	b21b      	sxth	r3, r3
   14c26:	4313      	orrs	r3, r2
   14c28:	b21a      	sxth	r2, r3
   14c2a:	4b11      	ldr	r3, [pc, #68]	; (14c70 <restore_cal_data+0x1ac>)
   14c2c:	805a      	strh	r2, [r3, #2]
		mBiasRaw[2] = (temp | (eeprom_data[16] << 8) | eeprom_data[17]);
   14c2e:	4b0c      	ldr	r3, [pc, #48]	; (14c60 <restore_cal_data+0x19c>)
   14c30:	7c1b      	ldrb	r3, [r3, #16]
   14c32:	021b      	lsls	r3, r3, #8
   14c34:	b21a      	sxth	r2, r3
   14c36:	230e      	movs	r3, #14
   14c38:	18fb      	adds	r3, r7, r3
   14c3a:	881b      	ldrh	r3, [r3, #0]
   14c3c:	4313      	orrs	r3, r2
   14c3e:	b21a      	sxth	r2, r3
   14c40:	4b07      	ldr	r3, [pc, #28]	; (14c60 <restore_cal_data+0x19c>)
   14c42:	7c5b      	ldrb	r3, [r3, #17]
   14c44:	b21b      	sxth	r3, r3
   14c46:	4313      	orrs	r3, r2
   14c48:	b21a      	sxth	r2, r3
   14c4a:	4b09      	ldr	r3, [pc, #36]	; (14c70 <restore_cal_data+0x1ac>)
   14c4c:	809a      	strh	r2, [r3, #4]
	}
	
	_autoCalc = autoCal;
   14c4e:	4b0a      	ldr	r3, [pc, #40]	; (14c78 <restore_cal_data+0x1b4>)
   14c50:	1dfa      	adds	r2, r7, #7
   14c52:	7812      	ldrb	r2, [r2, #0]
   14c54:	701a      	strb	r2, [r3, #0]
}
   14c56:	46c0      	nop			; (mov r8, r8)
   14c58:	46bd      	mov	sp, r7
   14c5a:	b004      	add	sp, #16
   14c5c:	bd80      	pop	{r7, pc}
   14c5e:	46c0      	nop			; (mov r8, r8)
   14c60:	2000106c 	.word	0x2000106c
   14c64:	00009301 	.word	0x00009301
   14c68:	2000147c 	.word	0x2000147c
   14c6c:	20001484 	.word	0x20001484
   14c70:	200006f4 	.word	0x200006f4
   14c74:	0001498d 	.word	0x0001498d
   14c78:	20000e1c 	.word	0x20000e1c

00014c7c <save_orientation_controls_remote_esc_lights>:

void save_orientation_controls_remote_esc_lights()
{
   14c7c:	b580      	push	{r7, lr}
   14c7e:	b082      	sub	sp, #8
   14c80:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   14c82:	2300      	movs	r3, #0
   14c84:	607b      	str	r3, [r7, #4]
   14c86:	e005      	b.n	14c94 <save_orientation_controls_remote_esc_lights+0x18>
		eeprom_data[0] = 0;
   14c88:	4b5a      	ldr	r3, [pc, #360]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14c8a:	2200      	movs	r2, #0
   14c8c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
   14c8e:	687b      	ldr	r3, [r7, #4]
   14c90:	3301      	adds	r3, #1
   14c92:	607b      	str	r3, [r7, #4]
   14c94:	687b      	ldr	r3, [r7, #4]
   14c96:	2b3b      	cmp	r3, #59	; 0x3b
   14c98:	ddf6      	ble.n	14c88 <save_orientation_controls_remote_esc_lights+0xc>
	}

	eeprom_data[0] = ORIENTATION[0];
   14c9a:	4b57      	ldr	r3, [pc, #348]	; (14df8 <save_orientation_controls_remote_esc_lights+0x17c>)
   14c9c:	781a      	ldrb	r2, [r3, #0]
   14c9e:	4b55      	ldr	r3, [pc, #340]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14ca0:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = ORIENTATION[1];
   14ca2:	4b55      	ldr	r3, [pc, #340]	; (14df8 <save_orientation_controls_remote_esc_lights+0x17c>)
   14ca4:	785a      	ldrb	r2, [r3, #1]
   14ca6:	4b53      	ldr	r3, [pc, #332]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14ca8:	705a      	strb	r2, [r3, #1]

	eeprom_data[2] = ((BRIGHTS_ENABLED << 2) | (AUX_ENABLED << 1) | TURN_ENABLED);
   14caa:	4b54      	ldr	r3, [pc, #336]	; (14dfc <save_orientation_controls_remote_esc_lights+0x180>)
   14cac:	781b      	ldrb	r3, [r3, #0]
   14cae:	009b      	lsls	r3, r3, #2
   14cb0:	b25a      	sxtb	r2, r3
   14cb2:	4b53      	ldr	r3, [pc, #332]	; (14e00 <save_orientation_controls_remote_esc_lights+0x184>)
   14cb4:	781b      	ldrb	r3, [r3, #0]
   14cb6:	005b      	lsls	r3, r3, #1
   14cb8:	b25b      	sxtb	r3, r3
   14cba:	4313      	orrs	r3, r2
   14cbc:	b25a      	sxtb	r2, r3
   14cbe:	4b51      	ldr	r3, [pc, #324]	; (14e04 <save_orientation_controls_remote_esc_lights+0x188>)
   14cc0:	781b      	ldrb	r3, [r3, #0]
   14cc2:	b25b      	sxtb	r3, r3
   14cc4:	4313      	orrs	r3, r2
   14cc6:	b25b      	sxtb	r3, r3
   14cc8:	b2da      	uxtb	r2, r3
   14cca:	4b4a      	ldr	r3, [pc, #296]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14ccc:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = auxControlType;
   14cce:	4b4e      	ldr	r3, [pc, #312]	; (14e08 <save_orientation_controls_remote_esc_lights+0x18c>)
   14cd0:	781a      	ldrb	r2, [r3, #0]
   14cd2:	4b48      	ldr	r3, [pc, #288]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14cd4:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = auxTimedDuration;
   14cd6:	4b4d      	ldr	r3, [pc, #308]	; (14e0c <save_orientation_controls_remote_esc_lights+0x190>)
   14cd8:	781a      	ldrb	r2, [r3, #0]
   14cda:	4b46      	ldr	r3, [pc, #280]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14cdc:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = single_aux_control;
   14cde:	4b4c      	ldr	r3, [pc, #304]	; (14e10 <save_orientation_controls_remote_esc_lights+0x194>)
   14ce0:	781a      	ldrb	r2, [r3, #0]
   14ce2:	4b44      	ldr	r3, [pc, #272]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14ce4:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = single_all_control;
   14ce6:	4b4b      	ldr	r3, [pc, #300]	; (14e14 <save_orientation_controls_remote_esc_lights+0x198>)
   14ce8:	781a      	ldrb	r2, [r3, #0]
   14cea:	4b42      	ldr	r3, [pc, #264]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14cec:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = single_head_control;
   14cee:	4b4a      	ldr	r3, [pc, #296]	; (14e18 <save_orientation_controls_remote_esc_lights+0x19c>)
   14cf0:	781a      	ldrb	r2, [r3, #0]
   14cf2:	4b40      	ldr	r3, [pc, #256]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14cf4:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = single_side_control;
   14cf6:	4b49      	ldr	r3, [pc, #292]	; (14e1c <save_orientation_controls_remote_esc_lights+0x1a0>)
   14cf8:	781a      	ldrb	r2, [r3, #0]
   14cfa:	4b3e      	ldr	r3, [pc, #248]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14cfc:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = single_up_control;
   14cfe:	4b48      	ldr	r3, [pc, #288]	; (14e20 <save_orientation_controls_remote_esc_lights+0x1a4>)
   14d00:	781a      	ldrb	r2, [r3, #0]
   14d02:	4b3c      	ldr	r3, [pc, #240]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d04:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = single_down_control;
   14d06:	4b47      	ldr	r3, [pc, #284]	; (14e24 <save_orientation_controls_remote_esc_lights+0x1a8>)
   14d08:	781a      	ldrb	r2, [r3, #0]
   14d0a:	4b3a      	ldr	r3, [pc, #232]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d0c:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = single_brights_control;
   14d0e:	4b46      	ldr	r3, [pc, #280]	; (14e28 <save_orientation_controls_remote_esc_lights+0x1ac>)
   14d10:	781a      	ldrb	r2, [r3, #0]
   14d12:	4b38      	ldr	r3, [pc, #224]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d14:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = lowbeam_level;
   14d16:	4b45      	ldr	r3, [pc, #276]	; (14e2c <save_orientation_controls_remote_esc_lights+0x1b0>)
   14d18:	781a      	ldrb	r2, [r3, #0]
   14d1a:	4b36      	ldr	r3, [pc, #216]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d1c:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = dual_head_control;
	eeprom_data[14] = dual_side_control;
	eeprom_data[15] = dual_up_control;
	eeprom_data[16] = dual_down_control;*/

	eeprom_data[17] = ((remote_type << 4) | (button_type & 0x0F));
   14d1e:	4b44      	ldr	r3, [pc, #272]	; (14e30 <save_orientation_controls_remote_esc_lights+0x1b4>)
   14d20:	781b      	ldrb	r3, [r3, #0]
   14d22:	011b      	lsls	r3, r3, #4
   14d24:	b25a      	sxtb	r2, r3
   14d26:	4b43      	ldr	r3, [pc, #268]	; (14e34 <save_orientation_controls_remote_esc_lights+0x1b8>)
   14d28:	781b      	ldrb	r3, [r3, #0]
   14d2a:	b25b      	sxtb	r3, r3
   14d2c:	210f      	movs	r1, #15
   14d2e:	400b      	ands	r3, r1
   14d30:	b25b      	sxtb	r3, r3
   14d32:	4313      	orrs	r3, r2
   14d34:	b25b      	sxtb	r3, r3
   14d36:	b2da      	uxtb	r2, r3
   14d38:	4b2e      	ldr	r3, [pc, #184]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d3a:	745a      	strb	r2, [r3, #17]
	eeprom_data[18] = deadzone;
   14d3c:	4b3e      	ldr	r3, [pc, #248]	; (14e38 <save_orientation_controls_remote_esc_lights+0x1bc>)
   14d3e:	781a      	ldrb	r2, [r3, #0]
   14d40:	4b2c      	ldr	r3, [pc, #176]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d42:	749a      	strb	r2, [r3, #18]
	
	eeprom_data[19] = esc_fw;
   14d44:	4b3d      	ldr	r3, [pc, #244]	; (14e3c <save_orientation_controls_remote_esc_lights+0x1c0>)
   14d46:	781a      	ldrb	r2, [r3, #0]
   14d48:	4b2a      	ldr	r3, [pc, #168]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d4a:	74da      	strb	r2, [r3, #19]
	eeprom_data[20] = ((esc_comms << 4) | (UART_baud & 0x0F));//*/
   14d4c:	4b3c      	ldr	r3, [pc, #240]	; (14e40 <save_orientation_controls_remote_esc_lights+0x1c4>)
   14d4e:	781b      	ldrb	r3, [r3, #0]
   14d50:	011b      	lsls	r3, r3, #4
   14d52:	b25a      	sxtb	r2, r3
   14d54:	4b3b      	ldr	r3, [pc, #236]	; (14e44 <save_orientation_controls_remote_esc_lights+0x1c8>)
   14d56:	781b      	ldrb	r3, [r3, #0]
   14d58:	b25b      	sxtb	r3, r3
   14d5a:	210f      	movs	r1, #15
   14d5c:	400b      	ands	r3, r1
   14d5e:	b25b      	sxtb	r3, r3
   14d60:	4313      	orrs	r3, r2
   14d62:	b25b      	sxtb	r3, r3
   14d64:	b2da      	uxtb	r2, r3
   14d66:	4b23      	ldr	r3, [pc, #140]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d68:	751a      	strb	r2, [r3, #20]
	
	eeprom_data[21] = (RGB_led_type << 4) | brake_light_mode;
   14d6a:	4b37      	ldr	r3, [pc, #220]	; (14e48 <save_orientation_controls_remote_esc_lights+0x1cc>)
   14d6c:	781b      	ldrb	r3, [r3, #0]
   14d6e:	011b      	lsls	r3, r3, #4
   14d70:	b25a      	sxtb	r2, r3
   14d72:	4b36      	ldr	r3, [pc, #216]	; (14e4c <save_orientation_controls_remote_esc_lights+0x1d0>)
   14d74:	781b      	ldrb	r3, [r3, #0]
   14d76:	b25b      	sxtb	r3, r3
   14d78:	4313      	orrs	r3, r2
   14d7a:	b25b      	sxtb	r3, r3
   14d7c:	b2da      	uxtb	r2, r3
   14d7e:	4b1d      	ldr	r3, [pc, #116]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d80:	755a      	strb	r2, [r3, #21]
	eeprom_data[22] = deadzone;
   14d82:	4b2d      	ldr	r3, [pc, #180]	; (14e38 <save_orientation_controls_remote_esc_lights+0x1bc>)
   14d84:	781a      	ldrb	r2, [r3, #0]
   14d86:	4b1b      	ldr	r3, [pc, #108]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d88:	759a      	strb	r2, [r3, #22]
	eeprom_data[23] = led_num;
   14d8a:	4b31      	ldr	r3, [pc, #196]	; (14e50 <save_orientation_controls_remote_esc_lights+0x1d4>)
   14d8c:	781a      	ldrb	r2, [r3, #0]
   14d8e:	4b19      	ldr	r3, [pc, #100]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14d90:	75da      	strb	r2, [r3, #23]
	eeprom_data[24] = (SYNC_RGB << 7) | (BRAKE_ALWAYS_ON << 6) | (DEFAULT_STATE << 5) | (STANDBY_ENABLED << 4) | (SHUFFLE_ENABLED << 3) | (AUTO_DETECT_ESC << 2);
   14d92:	4b30      	ldr	r3, [pc, #192]	; (14e54 <save_orientation_controls_remote_esc_lights+0x1d8>)
   14d94:	781b      	ldrb	r3, [r3, #0]
   14d96:	01db      	lsls	r3, r3, #7
   14d98:	b25a      	sxtb	r2, r3
   14d9a:	4b2f      	ldr	r3, [pc, #188]	; (14e58 <save_orientation_controls_remote_esc_lights+0x1dc>)
   14d9c:	781b      	ldrb	r3, [r3, #0]
   14d9e:	019b      	lsls	r3, r3, #6
   14da0:	b25b      	sxtb	r3, r3
   14da2:	4313      	orrs	r3, r2
   14da4:	b25a      	sxtb	r2, r3
   14da6:	4b2d      	ldr	r3, [pc, #180]	; (14e5c <save_orientation_controls_remote_esc_lights+0x1e0>)
   14da8:	781b      	ldrb	r3, [r3, #0]
   14daa:	015b      	lsls	r3, r3, #5
   14dac:	b25b      	sxtb	r3, r3
   14dae:	4313      	orrs	r3, r2
   14db0:	b25a      	sxtb	r2, r3
   14db2:	4b2b      	ldr	r3, [pc, #172]	; (14e60 <save_orientation_controls_remote_esc_lights+0x1e4>)
   14db4:	781b      	ldrb	r3, [r3, #0]
   14db6:	011b      	lsls	r3, r3, #4
   14db8:	b25b      	sxtb	r3, r3
   14dba:	4313      	orrs	r3, r2
   14dbc:	b25a      	sxtb	r2, r3
   14dbe:	4b29      	ldr	r3, [pc, #164]	; (14e64 <save_orientation_controls_remote_esc_lights+0x1e8>)
   14dc0:	781b      	ldrb	r3, [r3, #0]
   14dc2:	00db      	lsls	r3, r3, #3
   14dc4:	b25b      	sxtb	r3, r3
   14dc6:	4313      	orrs	r3, r2
   14dc8:	b25a      	sxtb	r2, r3
   14dca:	4b27      	ldr	r3, [pc, #156]	; (14e68 <save_orientation_controls_remote_esc_lights+0x1ec>)
   14dcc:	781b      	ldrb	r3, [r3, #0]
   14dce:	009b      	lsls	r3, r3, #2
   14dd0:	b25b      	sxtb	r3, r3
   14dd2:	4313      	orrs	r3, r2
   14dd4:	b25b      	sxtb	r3, r3
   14dd6:	b2da      	uxtb	r2, r3
   14dd8:	4b06      	ldr	r3, [pc, #24]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14dda:	761a      	strb	r2, [r3, #24]

	//Write EEPROM data
	eeprom_emulator_write_page(3, eeprom_data);
   14ddc:	4b05      	ldr	r3, [pc, #20]	; (14df4 <save_orientation_controls_remote_esc_lights+0x178>)
   14dde:	0019      	movs	r1, r3
   14de0:	2003      	movs	r0, #3
   14de2:	4b22      	ldr	r3, [pc, #136]	; (14e6c <save_orientation_controls_remote_esc_lights+0x1f0>)
   14de4:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
   14de6:	4b22      	ldr	r3, [pc, #136]	; (14e70 <save_orientation_controls_remote_esc_lights+0x1f4>)
   14de8:	4798      	blx	r3
}
   14dea:	46c0      	nop			; (mov r8, r8)
   14dec:	46bd      	mov	sp, r7
   14dee:	b002      	add	sp, #8
   14df0:	bd80      	pop	{r7, pc}
   14df2:	46c0      	nop			; (mov r8, r8)
   14df4:	2000106c 	.word	0x2000106c
   14df8:	20000008 	.word	0x20000008
   14dfc:	200003a4 	.word	0x200003a4
   14e00:	200003e6 	.word	0x200003e6
   14e04:	200003e7 	.word	0x200003e7
   14e08:	200003ea 	.word	0x200003ea
   14e0c:	200003eb 	.word	0x200003eb
   14e10:	200003ec 	.word	0x200003ec
   14e14:	200003ed 	.word	0x200003ed
   14e18:	200003ee 	.word	0x200003ee
   14e1c:	200003ef 	.word	0x200003ef
   14e20:	200003f0 	.word	0x200003f0
   14e24:	200003f1 	.word	0x200003f1
   14e28:	200003f2 	.word	0x200003f2
   14e2c:	200000d4 	.word	0x200000d4
   14e30:	200003d1 	.word	0x200003d1
   14e34:	200003d2 	.word	0x200003d2
   14e38:	200000e4 	.word	0x200000e4
   14e3c:	200000e3 	.word	0x200000e3
   14e40:	200003cf 	.word	0x200003cf
   14e44:	200003d0 	.word	0x200003d0
   14e48:	20001ad4 	.word	0x20001ad4
   14e4c:	200003a2 	.word	0x200003a2
   14e50:	200000e0 	.word	0x200000e0
   14e54:	200000d2 	.word	0x200000d2
   14e58:	200000d3 	.word	0x200000d3
   14e5c:	200003a3 	.word	0x200003a3
   14e60:	200003a5 	.word	0x200003a5
   14e64:	200003a6 	.word	0x200003a6
   14e68:	20000100 	.word	0x20000100
   14e6c:	000091f5 	.word	0x000091f5
   14e70:	0000939d 	.word	0x0000939d

00014e74 <restore_orientation_controls_remote_esc_lights>:

void restore_orientation_controls_remote_esc_lights()
{
   14e74:	b580      	push	{r7, lr}
   14e76:	af00      	add	r7, sp, #0
	eeprom_emulator_read_page(3, eeprom_data);
   14e78:	4b97      	ldr	r3, [pc, #604]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14e7a:	0019      	movs	r1, r3
   14e7c:	2003      	movs	r0, #3
   14e7e:	4b97      	ldr	r3, [pc, #604]	; (150dc <restore_orientation_controls_remote_esc_lights+0x268>)
   14e80:	4798      	blx	r3

	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
   14e82:	4b95      	ldr	r3, [pc, #596]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14e84:	781b      	ldrb	r3, [r3, #0]
   14e86:	2bff      	cmp	r3, #255	; 0xff
   14e88:	d163      	bne.n	14f52 <restore_orientation_controls_remote_esc_lights+0xde>
   14e8a:	4b93      	ldr	r3, [pc, #588]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14e8c:	785b      	ldrb	r3, [r3, #1]
   14e8e:	2bff      	cmp	r3, #255	; 0xff
   14e90:	d15f      	bne.n	14f52 <restore_orientation_controls_remote_esc_lights+0xde>
		ORIENTATION[0] = 1; // Connectors up
   14e92:	4b93      	ldr	r3, [pc, #588]	; (150e0 <restore_orientation_controls_remote_esc_lights+0x26c>)
   14e94:	2201      	movs	r2, #1
   14e96:	701a      	strb	r2, [r3, #0]
		ORIENTATION[1] = 6; // Power front
   14e98:	4b91      	ldr	r3, [pc, #580]	; (150e0 <restore_orientation_controls_remote_esc_lights+0x26c>)
   14e9a:	2206      	movs	r2, #6
   14e9c:	705a      	strb	r2, [r3, #1]

		BRIGHTS_ENABLED = false;
   14e9e:	4b91      	ldr	r3, [pc, #580]	; (150e4 <restore_orientation_controls_remote_esc_lights+0x270>)
   14ea0:	2200      	movs	r2, #0
   14ea2:	701a      	strb	r2, [r3, #0]
		AUX_ENABLED = false; // Aux disabled
   14ea4:	4b90      	ldr	r3, [pc, #576]	; (150e8 <restore_orientation_controls_remote_esc_lights+0x274>)
   14ea6:	2200      	movs	r2, #0
   14ea8:	701a      	strb	r2, [r3, #0]
		TURN_ENABLED = false; // Turn disabled
   14eaa:	4b90      	ldr	r3, [pc, #576]	; (150ec <restore_orientation_controls_remote_esc_lights+0x278>)
   14eac:	2200      	movs	r2, #0
   14eae:	701a      	strb	r2, [r3, #0]
		auxControlType = AUX_MOMENTARY;
   14eb0:	4b8f      	ldr	r3, [pc, #572]	; (150f0 <restore_orientation_controls_remote_esc_lights+0x27c>)
   14eb2:	2200      	movs	r2, #0
   14eb4:	701a      	strb	r2, [r3, #0]
		auxTimedDuration = 10; // 1 second
   14eb6:	4b8f      	ldr	r3, [pc, #572]	; (150f4 <restore_orientation_controls_remote_esc_lights+0x280>)
   14eb8:	220a      	movs	r2, #10
   14eba:	701a      	strb	r2, [r3, #0]
		single_aux_control = PRESS_NONE;
   14ebc:	4b8e      	ldr	r3, [pc, #568]	; (150f8 <restore_orientation_controls_remote_esc_lights+0x284>)
   14ebe:	2200      	movs	r2, #0
   14ec0:	701a      	strb	r2, [r3, #0]
		single_all_control = SINGLE_TAP;
   14ec2:	4b8e      	ldr	r3, [pc, #568]	; (150fc <restore_orientation_controls_remote_esc_lights+0x288>)
   14ec4:	2201      	movs	r2, #1
   14ec6:	701a      	strb	r2, [r3, #0]
		single_head_control = MEDIUM_PRESS;
   14ec8:	4b8d      	ldr	r3, [pc, #564]	; (15100 <restore_orientation_controls_remote_esc_lights+0x28c>)
   14eca:	2206      	movs	r2, #6
   14ecc:	701a      	strb	r2, [r3, #0]
		single_side_control = LONG_PRESS;
   14ece:	4b8d      	ldr	r3, [pc, #564]	; (15104 <restore_orientation_controls_remote_esc_lights+0x290>)
   14ed0:	2207      	movs	r2, #7
   14ed2:	701a      	strb	r2, [r3, #0]
		single_up_control = DOUBLE_TAP;
   14ed4:	4b8c      	ldr	r3, [pc, #560]	; (15108 <restore_orientation_controls_remote_esc_lights+0x294>)
   14ed6:	2202      	movs	r2, #2
   14ed8:	701a      	strb	r2, [r3, #0]
		single_down_control = TRIPLE_TAP;
   14eda:	4b8c      	ldr	r3, [pc, #560]	; (1510c <restore_orientation_controls_remote_esc_lights+0x298>)
   14edc:	2203      	movs	r2, #3
   14ede:	701a      	strb	r2, [r3, #0]
		single_brights_control = PRESS_NONE;
   14ee0:	4b8b      	ldr	r3, [pc, #556]	; (15110 <restore_orientation_controls_remote_esc_lights+0x29c>)
   14ee2:	2200      	movs	r2, #0
   14ee4:	701a      	strb	r2, [r3, #0]
		lowbeam_level = 70;
   14ee6:	4b8b      	ldr	r3, [pc, #556]	; (15114 <restore_orientation_controls_remote_esc_lights+0x2a0>)
   14ee8:	2246      	movs	r2, #70	; 0x46
   14eea:	701a      	strb	r2, [r3, #0]
		dual_head_control = MEDIUM_PRESS;
		dual_side_control = LONG_PRESS;
		dual_up_control =  RIGHT_TAP;
		dual_down_control = LEFT_TAP;*/

		remote_type = 0;
   14eec:	4b8a      	ldr	r3, [pc, #552]	; (15118 <restore_orientation_controls_remote_esc_lights+0x2a4>)
   14eee:	2200      	movs	r2, #0
   14ef0:	701a      	strb	r2, [r3, #0]
		deadzone = 10;
   14ef2:	4b8a      	ldr	r3, [pc, #552]	; (1511c <restore_orientation_controls_remote_esc_lights+0x2a8>)
   14ef4:	220a      	movs	r2, #10
   14ef6:	701a      	strb	r2, [r3, #0]
		button_type = 1;
   14ef8:	4b89      	ldr	r3, [pc, #548]	; (15120 <restore_orientation_controls_remote_esc_lights+0x2ac>)
   14efa:	2201      	movs	r2, #1
   14efc:	701a      	strb	r2, [r3, #0]

		esc_fw = FW_3v7_3v49; // Set v3.7-v5.1 as the default FW to prevent bricking any ESCs
   14efe:	4b89      	ldr	r3, [pc, #548]	; (15124 <restore_orientation_controls_remote_esc_lights+0x2b0>)
   14f00:	2201      	movs	r2, #1
   14f02:	701a      	strb	r2, [r3, #0]
		esc_comms = COMMS_UART;
   14f04:	4b88      	ldr	r3, [pc, #544]	; (15128 <restore_orientation_controls_remote_esc_lights+0x2b4>)
   14f06:	2202      	movs	r2, #2
   14f08:	701a      	strb	r2, [r3, #0]
		UART_baud = BAUD_9600;
   14f0a:	4b88      	ldr	r3, [pc, #544]	; (1512c <restore_orientation_controls_remote_esc_lights+0x2b8>)
   14f0c:	2200      	movs	r2, #0
   14f0e:	701a      	strb	r2, [r3, #0]

		RGB_led_type = RGB_ANALOG;
   14f10:	4b87      	ldr	r3, [pc, #540]	; (15130 <restore_orientation_controls_remote_esc_lights+0x2bc>)
   14f12:	2200      	movs	r2, #0
   14f14:	701a      	strb	r2, [r3, #0]
		brake_light_mode = BRAKE_FADE;
   14f16:	4b87      	ldr	r3, [pc, #540]	; (15134 <restore_orientation_controls_remote_esc_lights+0x2c0>)
   14f18:	2200      	movs	r2, #0
   14f1a:	701a      	strb	r2, [r3, #0]
		deadzone = 20;
   14f1c:	4b7f      	ldr	r3, [pc, #508]	; (1511c <restore_orientation_controls_remote_esc_lights+0x2a8>)
   14f1e:	2214      	movs	r2, #20
   14f20:	701a      	strb	r2, [r3, #0]
		led_num = 30;
   14f22:	4b85      	ldr	r3, [pc, #532]	; (15138 <restore_orientation_controls_remote_esc_lights+0x2c4>)
   14f24:	221e      	movs	r2, #30
   14f26:	701a      	strb	r2, [r3, #0]
		SYNC_RGB = true;
   14f28:	4b84      	ldr	r3, [pc, #528]	; (1513c <restore_orientation_controls_remote_esc_lights+0x2c8>)
   14f2a:	2201      	movs	r2, #1
   14f2c:	701a      	strb	r2, [r3, #0]
		BRAKE_ALWAYS_ON = false;
   14f2e:	4b84      	ldr	r3, [pc, #528]	; (15140 <restore_orientation_controls_remote_esc_lights+0x2cc>)
   14f30:	2200      	movs	r2, #0
   14f32:	701a      	strb	r2, [r3, #0]
		DEFAULT_STATE = false;
   14f34:	4b83      	ldr	r3, [pc, #524]	; (15144 <restore_orientation_controls_remote_esc_lights+0x2d0>)
   14f36:	2200      	movs	r2, #0
   14f38:	701a      	strb	r2, [r3, #0]
		STANDBY_ENABLED = false;
   14f3a:	4b83      	ldr	r3, [pc, #524]	; (15148 <restore_orientation_controls_remote_esc_lights+0x2d4>)
   14f3c:	2200      	movs	r2, #0
   14f3e:	701a      	strb	r2, [r3, #0]
		SHUFFLE_ENABLED = false;
   14f40:	4b82      	ldr	r3, [pc, #520]	; (1514c <restore_orientation_controls_remote_esc_lights+0x2d8>)
   14f42:	2200      	movs	r2, #0
   14f44:	701a      	strb	r2, [r3, #0]
		AUTO_DETECT_ESC = true;
   14f46:	4b82      	ldr	r3, [pc, #520]	; (15150 <restore_orientation_controls_remote_esc_lights+0x2dc>)
   14f48:	2201      	movs	r2, #1
   14f4a:	701a      	strb	r2, [r3, #0]

		save_orientation_controls_remote_esc_lights();
   14f4c:	4b81      	ldr	r3, [pc, #516]	; (15154 <restore_orientation_controls_remote_esc_lights+0x2e0>)
   14f4e:	4798      	blx	r3
   14f50:	e0bf      	b.n	150d2 <restore_orientation_controls_remote_esc_lights+0x25e>
	}
	else { // else restore the stored data
		ORIENTATION[0] = eeprom_data[0];
   14f52:	4b61      	ldr	r3, [pc, #388]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14f54:	781a      	ldrb	r2, [r3, #0]
   14f56:	4b62      	ldr	r3, [pc, #392]	; (150e0 <restore_orientation_controls_remote_esc_lights+0x26c>)
   14f58:	701a      	strb	r2, [r3, #0]
		ORIENTATION[1] = eeprom_data[1];
   14f5a:	4b5f      	ldr	r3, [pc, #380]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14f5c:	785a      	ldrb	r2, [r3, #1]
   14f5e:	4b60      	ldr	r3, [pc, #384]	; (150e0 <restore_orientation_controls_remote_esc_lights+0x26c>)
   14f60:	705a      	strb	r2, [r3, #1]
		
		BRIGHTS_ENABLED = (eeprom_data[2] & 0x04) >> 2;
   14f62:	4b5d      	ldr	r3, [pc, #372]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14f64:	789b      	ldrb	r3, [r3, #2]
   14f66:	109b      	asrs	r3, r3, #2
   14f68:	2201      	movs	r2, #1
   14f6a:	4013      	ands	r3, r2
   14f6c:	1e5a      	subs	r2, r3, #1
   14f6e:	4193      	sbcs	r3, r2
   14f70:	b2da      	uxtb	r2, r3
   14f72:	4b5c      	ldr	r3, [pc, #368]	; (150e4 <restore_orientation_controls_remote_esc_lights+0x270>)
   14f74:	701a      	strb	r2, [r3, #0]
		AUX_ENABLED = (eeprom_data[2] & 0x02) >> 1;
   14f76:	4b58      	ldr	r3, [pc, #352]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14f78:	789b      	ldrb	r3, [r3, #2]
   14f7a:	105b      	asrs	r3, r3, #1
   14f7c:	2201      	movs	r2, #1
   14f7e:	4013      	ands	r3, r2
   14f80:	1e5a      	subs	r2, r3, #1
   14f82:	4193      	sbcs	r3, r2
   14f84:	b2da      	uxtb	r2, r3
   14f86:	4b58      	ldr	r3, [pc, #352]	; (150e8 <restore_orientation_controls_remote_esc_lights+0x274>)
   14f88:	701a      	strb	r2, [r3, #0]
		TURN_ENABLED = (eeprom_data[2] & 0x01);
   14f8a:	4b53      	ldr	r3, [pc, #332]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14f8c:	789b      	ldrb	r3, [r3, #2]
   14f8e:	001a      	movs	r2, r3
   14f90:	2301      	movs	r3, #1
   14f92:	4013      	ands	r3, r2
   14f94:	1e5a      	subs	r2, r3, #1
   14f96:	4193      	sbcs	r3, r2
   14f98:	b2da      	uxtb	r2, r3
   14f9a:	4b54      	ldr	r3, [pc, #336]	; (150ec <restore_orientation_controls_remote_esc_lights+0x278>)
   14f9c:	701a      	strb	r2, [r3, #0]
		auxControlType = eeprom_data[3];
   14f9e:	4b4e      	ldr	r3, [pc, #312]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fa0:	78da      	ldrb	r2, [r3, #3]
   14fa2:	4b53      	ldr	r3, [pc, #332]	; (150f0 <restore_orientation_controls_remote_esc_lights+0x27c>)
   14fa4:	701a      	strb	r2, [r3, #0]
		auxTimedDuration = eeprom_data[4];
   14fa6:	4b4c      	ldr	r3, [pc, #304]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fa8:	791a      	ldrb	r2, [r3, #4]
   14faa:	4b52      	ldr	r3, [pc, #328]	; (150f4 <restore_orientation_controls_remote_esc_lights+0x280>)
   14fac:	701a      	strb	r2, [r3, #0]
		single_aux_control = eeprom_data[5];
   14fae:	4b4a      	ldr	r3, [pc, #296]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fb0:	795a      	ldrb	r2, [r3, #5]
   14fb2:	4b51      	ldr	r3, [pc, #324]	; (150f8 <restore_orientation_controls_remote_esc_lights+0x284>)
   14fb4:	701a      	strb	r2, [r3, #0]
		single_all_control = eeprom_data[6];
   14fb6:	4b48      	ldr	r3, [pc, #288]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fb8:	799a      	ldrb	r2, [r3, #6]
   14fba:	4b50      	ldr	r3, [pc, #320]	; (150fc <restore_orientation_controls_remote_esc_lights+0x288>)
   14fbc:	701a      	strb	r2, [r3, #0]
		single_head_control = eeprom_data[7];
   14fbe:	4b46      	ldr	r3, [pc, #280]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fc0:	79da      	ldrb	r2, [r3, #7]
   14fc2:	4b4f      	ldr	r3, [pc, #316]	; (15100 <restore_orientation_controls_remote_esc_lights+0x28c>)
   14fc4:	701a      	strb	r2, [r3, #0]
		single_side_control = eeprom_data[8];
   14fc6:	4b44      	ldr	r3, [pc, #272]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fc8:	7a1a      	ldrb	r2, [r3, #8]
   14fca:	4b4e      	ldr	r3, [pc, #312]	; (15104 <restore_orientation_controls_remote_esc_lights+0x290>)
   14fcc:	701a      	strb	r2, [r3, #0]
		single_up_control = eeprom_data[9];
   14fce:	4b42      	ldr	r3, [pc, #264]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fd0:	7a5a      	ldrb	r2, [r3, #9]
   14fd2:	4b4d      	ldr	r3, [pc, #308]	; (15108 <restore_orientation_controls_remote_esc_lights+0x294>)
   14fd4:	701a      	strb	r2, [r3, #0]
		single_down_control = eeprom_data[10];
   14fd6:	4b40      	ldr	r3, [pc, #256]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fd8:	7a9a      	ldrb	r2, [r3, #10]
   14fda:	4b4c      	ldr	r3, [pc, #304]	; (1510c <restore_orientation_controls_remote_esc_lights+0x298>)
   14fdc:	701a      	strb	r2, [r3, #0]
		single_brights_control = eeprom_data[11];
   14fde:	4b3e      	ldr	r3, [pc, #248]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fe0:	7ada      	ldrb	r2, [r3, #11]
   14fe2:	4b4b      	ldr	r3, [pc, #300]	; (15110 <restore_orientation_controls_remote_esc_lights+0x29c>)
   14fe4:	701a      	strb	r2, [r3, #0]
		lowbeam_level = eeprom_data[12];
   14fe6:	4b3c      	ldr	r3, [pc, #240]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14fe8:	7b1a      	ldrb	r2, [r3, #12]
   14fea:	4b4a      	ldr	r3, [pc, #296]	; (15114 <restore_orientation_controls_remote_esc_lights+0x2a0>)
   14fec:	701a      	strb	r2, [r3, #0]
		dual_head_control = eeprom_data[13];
		dual_side_control = eeprom_data[14];
		dual_up_control = eeprom_data[15];
		dual_down_control = eeprom_data[16];*/

		remote_type = ((eeprom_data[17]&0xF0)>>4);
   14fee:	4b3a      	ldr	r3, [pc, #232]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14ff0:	7c5b      	ldrb	r3, [r3, #17]
   14ff2:	091b      	lsrs	r3, r3, #4
   14ff4:	b2da      	uxtb	r2, r3
   14ff6:	4b48      	ldr	r3, [pc, #288]	; (15118 <restore_orientation_controls_remote_esc_lights+0x2a4>)
   14ff8:	701a      	strb	r2, [r3, #0]
		button_type = (eeprom_data[17]&0x0F);
   14ffa:	4b37      	ldr	r3, [pc, #220]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   14ffc:	7c5b      	ldrb	r3, [r3, #17]
   14ffe:	220f      	movs	r2, #15
   15000:	4013      	ands	r3, r2
   15002:	b2da      	uxtb	r2, r3
   15004:	4b46      	ldr	r3, [pc, #280]	; (15120 <restore_orientation_controls_remote_esc_lights+0x2ac>)
   15006:	701a      	strb	r2, [r3, #0]
		deadzone = eeprom_data[18];
   15008:	4b33      	ldr	r3, [pc, #204]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   1500a:	7c9a      	ldrb	r2, [r3, #18]
   1500c:	4b43      	ldr	r3, [pc, #268]	; (1511c <restore_orientation_controls_remote_esc_lights+0x2a8>)
   1500e:	701a      	strb	r2, [r3, #0]

		esc_fw = eeprom_data[19];
   15010:	4b31      	ldr	r3, [pc, #196]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15012:	7cda      	ldrb	r2, [r3, #19]
   15014:	4b43      	ldr	r3, [pc, #268]	; (15124 <restore_orientation_controls_remote_esc_lights+0x2b0>)
   15016:	701a      	strb	r2, [r3, #0]
		esc_comms = ((eeprom_data[20]&0xF0)>>4);
   15018:	4b2f      	ldr	r3, [pc, #188]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   1501a:	7d1b      	ldrb	r3, [r3, #20]
   1501c:	091b      	lsrs	r3, r3, #4
   1501e:	b2da      	uxtb	r2, r3
   15020:	4b41      	ldr	r3, [pc, #260]	; (15128 <restore_orientation_controls_remote_esc_lights+0x2b4>)
   15022:	701a      	strb	r2, [r3, #0]
		UART_baud = (eeprom_data[20]&0x0F);//*/
   15024:	4b2c      	ldr	r3, [pc, #176]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15026:	7d1b      	ldrb	r3, [r3, #20]
   15028:	220f      	movs	r2, #15
   1502a:	4013      	ands	r3, r2
   1502c:	b2da      	uxtb	r2, r3
   1502e:	4b3f      	ldr	r3, [pc, #252]	; (1512c <restore_orientation_controls_remote_esc_lights+0x2b8>)
   15030:	701a      	strb	r2, [r3, #0]
		
		RGB_led_type = ((eeprom_data[21]&0xF0)>>4);
   15032:	4b29      	ldr	r3, [pc, #164]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15034:	7d5b      	ldrb	r3, [r3, #21]
   15036:	091b      	lsrs	r3, r3, #4
   15038:	b2da      	uxtb	r2, r3
   1503a:	4b3d      	ldr	r3, [pc, #244]	; (15130 <restore_orientation_controls_remote_esc_lights+0x2bc>)
   1503c:	701a      	strb	r2, [r3, #0]
		brake_light_mode = (eeprom_data[21]&0x0F);
   1503e:	4b26      	ldr	r3, [pc, #152]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15040:	7d5b      	ldrb	r3, [r3, #21]
   15042:	220f      	movs	r2, #15
   15044:	4013      	ands	r3, r2
   15046:	b2da      	uxtb	r2, r3
   15048:	4b3a      	ldr	r3, [pc, #232]	; (15134 <restore_orientation_controls_remote_esc_lights+0x2c0>)
   1504a:	701a      	strb	r2, [r3, #0]
		deadzone = eeprom_data[22];
   1504c:	4b22      	ldr	r3, [pc, #136]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   1504e:	7d9a      	ldrb	r2, [r3, #22]
   15050:	4b32      	ldr	r3, [pc, #200]	; (1511c <restore_orientation_controls_remote_esc_lights+0x2a8>)
   15052:	701a      	strb	r2, [r3, #0]
		led_num = eeprom_data[23];
   15054:	4b20      	ldr	r3, [pc, #128]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15056:	7dda      	ldrb	r2, [r3, #23]
   15058:	4b37      	ldr	r3, [pc, #220]	; (15138 <restore_orientation_controls_remote_esc_lights+0x2c4>)
   1505a:	701a      	strb	r2, [r3, #0]
		SYNC_RGB = ((eeprom_data[24]&0x80)>>7);
   1505c:	4b1e      	ldr	r3, [pc, #120]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   1505e:	7e1b      	ldrb	r3, [r3, #24]
   15060:	09db      	lsrs	r3, r3, #7
   15062:	b2db      	uxtb	r3, r3
   15064:	1e5a      	subs	r2, r3, #1
   15066:	4193      	sbcs	r3, r2
   15068:	b2da      	uxtb	r2, r3
   1506a:	4b34      	ldr	r3, [pc, #208]	; (1513c <restore_orientation_controls_remote_esc_lights+0x2c8>)
   1506c:	701a      	strb	r2, [r3, #0]
		BRAKE_ALWAYS_ON = ((eeprom_data[24]&0x40)>>6);
   1506e:	4b1a      	ldr	r3, [pc, #104]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15070:	7e1b      	ldrb	r3, [r3, #24]
   15072:	119b      	asrs	r3, r3, #6
   15074:	2201      	movs	r2, #1
   15076:	4013      	ands	r3, r2
   15078:	1e5a      	subs	r2, r3, #1
   1507a:	4193      	sbcs	r3, r2
   1507c:	b2da      	uxtb	r2, r3
   1507e:	4b30      	ldr	r3, [pc, #192]	; (15140 <restore_orientation_controls_remote_esc_lights+0x2cc>)
   15080:	701a      	strb	r2, [r3, #0]
		DEFAULT_STATE = ((eeprom_data[24]&0x20)>>5);
   15082:	4b15      	ldr	r3, [pc, #84]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15084:	7e1b      	ldrb	r3, [r3, #24]
   15086:	115b      	asrs	r3, r3, #5
   15088:	2201      	movs	r2, #1
   1508a:	4013      	ands	r3, r2
   1508c:	1e5a      	subs	r2, r3, #1
   1508e:	4193      	sbcs	r3, r2
   15090:	b2da      	uxtb	r2, r3
   15092:	4b2c      	ldr	r3, [pc, #176]	; (15144 <restore_orientation_controls_remote_esc_lights+0x2d0>)
   15094:	701a      	strb	r2, [r3, #0]
		STANDBY_ENABLED = ((eeprom_data[24]&0x10)>>4);
   15096:	4b10      	ldr	r3, [pc, #64]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   15098:	7e1b      	ldrb	r3, [r3, #24]
   1509a:	111b      	asrs	r3, r3, #4
   1509c:	2201      	movs	r2, #1
   1509e:	4013      	ands	r3, r2
   150a0:	1e5a      	subs	r2, r3, #1
   150a2:	4193      	sbcs	r3, r2
   150a4:	b2da      	uxtb	r2, r3
   150a6:	4b28      	ldr	r3, [pc, #160]	; (15148 <restore_orientation_controls_remote_esc_lights+0x2d4>)
   150a8:	701a      	strb	r2, [r3, #0]
		SHUFFLE_ENABLED = ((eeprom_data[24]&0x08)>>3);
   150aa:	4b0b      	ldr	r3, [pc, #44]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   150ac:	7e1b      	ldrb	r3, [r3, #24]
   150ae:	10db      	asrs	r3, r3, #3
   150b0:	2201      	movs	r2, #1
   150b2:	4013      	ands	r3, r2
   150b4:	1e5a      	subs	r2, r3, #1
   150b6:	4193      	sbcs	r3, r2
   150b8:	b2da      	uxtb	r2, r3
   150ba:	4b24      	ldr	r3, [pc, #144]	; (1514c <restore_orientation_controls_remote_esc_lights+0x2d8>)
   150bc:	701a      	strb	r2, [r3, #0]
		AUTO_DETECT_ESC = ((eeprom_data[24]&0x04)>>2);
   150be:	4b06      	ldr	r3, [pc, #24]	; (150d8 <restore_orientation_controls_remote_esc_lights+0x264>)
   150c0:	7e1b      	ldrb	r3, [r3, #24]
   150c2:	109b      	asrs	r3, r3, #2
   150c4:	2201      	movs	r2, #1
   150c6:	4013      	ands	r3, r2
   150c8:	1e5a      	subs	r2, r3, #1
   150ca:	4193      	sbcs	r3, r2
   150cc:	b2da      	uxtb	r2, r3
   150ce:	4b20      	ldr	r3, [pc, #128]	; (15150 <restore_orientation_controls_remote_esc_lights+0x2dc>)
   150d0:	701a      	strb	r2, [r3, #0]
	}
}
   150d2:	46c0      	nop			; (mov r8, r8)
   150d4:	46bd      	mov	sp, r7
   150d6:	bd80      	pop	{r7, pc}
   150d8:	2000106c 	.word	0x2000106c
   150dc:	00009301 	.word	0x00009301
   150e0:	20000008 	.word	0x20000008
   150e4:	200003a4 	.word	0x200003a4
   150e8:	200003e6 	.word	0x200003e6
   150ec:	200003e7 	.word	0x200003e7
   150f0:	200003ea 	.word	0x200003ea
   150f4:	200003eb 	.word	0x200003eb
   150f8:	200003ec 	.word	0x200003ec
   150fc:	200003ed 	.word	0x200003ed
   15100:	200003ee 	.word	0x200003ee
   15104:	200003ef 	.word	0x200003ef
   15108:	200003f0 	.word	0x200003f0
   1510c:	200003f1 	.word	0x200003f1
   15110:	200003f2 	.word	0x200003f2
   15114:	200000d4 	.word	0x200000d4
   15118:	200003d1 	.word	0x200003d1
   1511c:	200000e4 	.word	0x200000e4
   15120:	200003d2 	.word	0x200003d2
   15124:	200000e3 	.word	0x200000e3
   15128:	200003cf 	.word	0x200003cf
   1512c:	200003d0 	.word	0x200003d0
   15130:	20001ad4 	.word	0x20001ad4
   15134:	200003a2 	.word	0x200003a2
   15138:	200000e0 	.word	0x200000e0
   1513c:	200000d2 	.word	0x200000d2
   15140:	200000d3 	.word	0x200000d3
   15144:	200003a3 	.word	0x200003a3
   15148:	200003a5 	.word	0x200003a5
   1514c:	200003a6 	.word	0x200003a6
   15150:	20000100 	.word	0x20000100
   15154:	00014c7d 	.word	0x00014c7d

00015158 <configure_pw_tc>:
void HandleAppRemote(void);
void configure_pw_tc(void);

struct tc_module pw_timer;
void configure_pw_tc(void)
{
   15158:	b580      	push	{r7, lr}
   1515a:	b08e      	sub	sp, #56	; 0x38
   1515c:	af00      	add	r7, sp, #0
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
   1515e:	1d3b      	adds	r3, r7, #4
   15160:	0018      	movs	r0, r3
   15162:	4b11      	ldr	r3, [pc, #68]	; (151a8 <configure_pw_tc+0x50>)
   15164:	4798      	blx	r3
	config_tc.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
   15166:	1d3b      	adds	r3, r7, #4
   15168:	2201      	movs	r2, #1
   1516a:	72da      	strb	r2, [r3, #11]
	//config_tc.counter_16_bit = true;
	tc_init(&pw_timer, TC3, &config_tc);
   1516c:	1d3a      	adds	r2, r7, #4
   1516e:	490f      	ldr	r1, [pc, #60]	; (151ac <configure_pw_tc+0x54>)
   15170:	4b0f      	ldr	r3, [pc, #60]	; (151b0 <configure_pw_tc+0x58>)
   15172:	0018      	movs	r0, r3
   15174:	4b0f      	ldr	r3, [pc, #60]	; (151b4 <configure_pw_tc+0x5c>)
   15176:	4798      	blx	r3
	TC3->COUNT16.CTRLC.reg  |= TC_CTRLC_CPTEN0;
   15178:	4a0c      	ldr	r2, [pc, #48]	; (151ac <configure_pw_tc+0x54>)
   1517a:	4b0c      	ldr	r3, [pc, #48]	; (151ac <configure_pw_tc+0x54>)
   1517c:	799b      	ldrb	r3, [r3, #6]
   1517e:	b2db      	uxtb	r3, r3
   15180:	2110      	movs	r1, #16
   15182:	430b      	orrs	r3, r1
   15184:	b2db      	uxtb	r3, r3
   15186:	7193      	strb	r3, [r2, #6]
	TC3->COUNT16.EVCTRL.reg |= TC_EVCTRL_TCEI | TC_EVCTRL_EVACT_PWP;
   15188:	4a08      	ldr	r2, [pc, #32]	; (151ac <configure_pw_tc+0x54>)
   1518a:	4b08      	ldr	r3, [pc, #32]	; (151ac <configure_pw_tc+0x54>)
   1518c:	895b      	ldrh	r3, [r3, #10]
   1518e:	b29b      	uxth	r3, r3
   15190:	2126      	movs	r1, #38	; 0x26
   15192:	430b      	orrs	r3, r1
   15194:	b29b      	uxth	r3, r3
   15196:	8153      	strh	r3, [r2, #10]
	tc_enable(&pw_timer);
   15198:	4b05      	ldr	r3, [pc, #20]	; (151b0 <configure_pw_tc+0x58>)
   1519a:	0018      	movs	r0, r3
   1519c:	4b06      	ldr	r3, [pc, #24]	; (151b8 <configure_pw_tc+0x60>)
   1519e:	4798      	blx	r3
}//*/
   151a0:	46c0      	nop			; (mov r8, r8)
   151a2:	46bd      	mov	sp, r7
   151a4:	b00e      	add	sp, #56	; 0x38
   151a6:	bd80      	pop	{r7, pc}
   151a8:	00009e1d 	.word	0x00009e1d
   151ac:	42002c00 	.word	0x42002c00
   151b0:	200015fc 	.word	0x200015fc
   151b4:	00005871 	.word	0x00005871
   151b8:	00009ea5 	.word	0x00009ea5

000151bc <config_eic_channel>:

/* Sense: 
 * None, Rise, Fall, Both, High, Low
 * 0x0	 0x1   0x2	 0x3   0x4   0x5
 */
void config_eic_channel(int ch, int sense, bool filt) {
   151bc:	b5b0      	push	{r4, r5, r7, lr}
   151be:	b084      	sub	sp, #16
   151c0:	af00      	add	r7, sp, #0
   151c2:	60f8      	str	r0, [r7, #12]
   151c4:	60b9      	str	r1, [r7, #8]
   151c6:	1dfb      	adds	r3, r7, #7
   151c8:	701a      	strb	r2, [r3, #0]
	// Config channel
	EIC->CONFIG[ch/8].reg &= ~(0xF << 4*(ch%8));
   151ca:	4c32      	ldr	r4, [pc, #200]	; (15294 <config_eic_channel+0xd8>)
   151cc:	68fb      	ldr	r3, [r7, #12]
   151ce:	2b00      	cmp	r3, #0
   151d0:	da00      	bge.n	151d4 <config_eic_channel+0x18>
   151d2:	3307      	adds	r3, #7
   151d4:	10db      	asrs	r3, r3, #3
   151d6:	001a      	movs	r2, r3
   151d8:	492e      	ldr	r1, [pc, #184]	; (15294 <config_eic_channel+0xd8>)
   151da:	1d93      	adds	r3, r2, #6
   151dc:	009b      	lsls	r3, r3, #2
   151de:	5859      	ldr	r1, [r3, r1]
   151e0:	68fb      	ldr	r3, [r7, #12]
   151e2:	482d      	ldr	r0, [pc, #180]	; (15298 <config_eic_channel+0xdc>)
   151e4:	4003      	ands	r3, r0
   151e6:	d504      	bpl.n	151f2 <config_eic_channel+0x36>
   151e8:	3b01      	subs	r3, #1
   151ea:	2008      	movs	r0, #8
   151ec:	4240      	negs	r0, r0
   151ee:	4303      	orrs	r3, r0
   151f0:	3301      	adds	r3, #1
   151f2:	009b      	lsls	r3, r3, #2
   151f4:	200f      	movs	r0, #15
   151f6:	4098      	lsls	r0, r3
   151f8:	0003      	movs	r3, r0
   151fa:	43db      	mvns	r3, r3
   151fc:	4019      	ands	r1, r3
   151fe:	1d93      	adds	r3, r2, #6
   15200:	009b      	lsls	r3, r3, #2
   15202:	5119      	str	r1, [r3, r4]
	EIC->CONFIG[ch/8].reg |= (0xF & ((filt? 0x8 : 0) | (0x7 & sense))) << 4*(ch%8);
   15204:	4d23      	ldr	r5, [pc, #140]	; (15294 <config_eic_channel+0xd8>)
   15206:	68fb      	ldr	r3, [r7, #12]
   15208:	2b00      	cmp	r3, #0
   1520a:	da00      	bge.n	1520e <config_eic_channel+0x52>
   1520c:	3307      	adds	r3, #7
   1520e:	10db      	asrs	r3, r3, #3
   15210:	001a      	movs	r2, r3
   15212:	4920      	ldr	r1, [pc, #128]	; (15294 <config_eic_channel+0xd8>)
   15214:	1d93      	adds	r3, r2, #6
   15216:	009b      	lsls	r3, r3, #2
   15218:	5859      	ldr	r1, [r3, r1]
   1521a:	1dfb      	adds	r3, r7, #7
   1521c:	781b      	ldrb	r3, [r3, #0]
   1521e:	2b00      	cmp	r3, #0
   15220:	d001      	beq.n	15226 <config_eic_channel+0x6a>
   15222:	2308      	movs	r3, #8
   15224:	e000      	b.n	15228 <config_eic_channel+0x6c>
   15226:	2300      	movs	r3, #0
   15228:	68b8      	ldr	r0, [r7, #8]
   1522a:	2407      	movs	r4, #7
   1522c:	4020      	ands	r0, r4
   1522e:	4303      	orrs	r3, r0
   15230:	200f      	movs	r0, #15
   15232:	4018      	ands	r0, r3
   15234:	68fb      	ldr	r3, [r7, #12]
   15236:	4c18      	ldr	r4, [pc, #96]	; (15298 <config_eic_channel+0xdc>)
   15238:	4023      	ands	r3, r4
   1523a:	d504      	bpl.n	15246 <config_eic_channel+0x8a>
   1523c:	3b01      	subs	r3, #1
   1523e:	2408      	movs	r4, #8
   15240:	4264      	negs	r4, r4
   15242:	4323      	orrs	r3, r4
   15244:	3301      	adds	r3, #1
   15246:	009b      	lsls	r3, r3, #2
   15248:	4098      	lsls	r0, r3
   1524a:	0003      	movs	r3, r0
   1524c:	4319      	orrs	r1, r3
   1524e:	1d93      	adds	r3, r2, #6
   15250:	009b      	lsls	r3, r3, #2
   15252:	5159      	str	r1, [r3, r5]
	// No wake-up
	EIC->WAKEUP.reg &= ~(1 << ch);	
   15254:	4b0f      	ldr	r3, [pc, #60]	; (15294 <config_eic_channel+0xd8>)
   15256:	4a0f      	ldr	r2, [pc, #60]	; (15294 <config_eic_channel+0xd8>)
   15258:	6952      	ldr	r2, [r2, #20]
   1525a:	2001      	movs	r0, #1
   1525c:	68f9      	ldr	r1, [r7, #12]
   1525e:	4088      	lsls	r0, r1
   15260:	0001      	movs	r1, r0
   15262:	43c9      	mvns	r1, r1
   15264:	400a      	ands	r2, r1
   15266:	615a      	str	r2, [r3, #20]
	// No interrupt
	EIC->INTENCLR.reg |= 1<<ch;
   15268:	4b0a      	ldr	r3, [pc, #40]	; (15294 <config_eic_channel+0xd8>)
   1526a:	4a0a      	ldr	r2, [pc, #40]	; (15294 <config_eic_channel+0xd8>)
   1526c:	6892      	ldr	r2, [r2, #8]
   1526e:	2001      	movs	r0, #1
   15270:	68f9      	ldr	r1, [r7, #12]
   15272:	4088      	lsls	r0, r1
   15274:	0001      	movs	r1, r0
   15276:	430a      	orrs	r2, r1
   15278:	609a      	str	r2, [r3, #8]
	// Generate Event 
	EIC->EVCTRL.reg |= 1<<ch;
   1527a:	4b06      	ldr	r3, [pc, #24]	; (15294 <config_eic_channel+0xd8>)
   1527c:	4a05      	ldr	r2, [pc, #20]	; (15294 <config_eic_channel+0xd8>)
   1527e:	6852      	ldr	r2, [r2, #4]
   15280:	2001      	movs	r0, #1
   15282:	68f9      	ldr	r1, [r7, #12]
   15284:	4088      	lsls	r0, r1
   15286:	0001      	movs	r1, r0
   15288:	430a      	orrs	r2, r1
   1528a:	605a      	str	r2, [r3, #4]
}
   1528c:	46c0      	nop			; (mov r8, r8)
   1528e:	46bd      	mov	sp, r7
   15290:	b004      	add	sp, #16
   15292:	bdb0      	pop	{r4, r5, r7, pc}
   15294:	40001800 	.word	0x40001800
   15298:	80000007 	.word	0x80000007

0001529c <config_eic>:

void config_eic() {
   1529c:	b580      	push	{r7, lr}
   1529e:	af00      	add	r7, sp, #0
PM->APBAMASK.reg |= PM_APBAMASK_EIC;
   152a0:	4b17      	ldr	r3, [pc, #92]	; (15300 <config_eic+0x64>)
   152a2:	4a17      	ldr	r2, [pc, #92]	; (15300 <config_eic+0x64>)
   152a4:	6992      	ldr	r2, [r2, #24]
   152a6:	2140      	movs	r1, #64	; 0x40
   152a8:	430a      	orrs	r2, r1
   152aa:	619a      	str	r2, [r3, #24]
GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(EIC_GCLK_ID) |
   152ac:	4b15      	ldr	r3, [pc, #84]	; (15304 <config_eic+0x68>)
   152ae:	4a16      	ldr	r2, [pc, #88]	; (15308 <config_eic+0x6c>)
   152b0:	805a      	strh	r2, [r3, #2]
GCLK_CLKCTRL_CLKEN |
GCLK_CLKCTRL_GEN(0);
EIC->CTRL.reg = EIC_CTRL_SWRST;
   152b2:	4b16      	ldr	r3, [pc, #88]	; (1530c <config_eic+0x70>)
   152b4:	2201      	movs	r2, #1
   152b6:	701a      	strb	r2, [r3, #0]
while(EIC->CTRL.bit.SWRST && EIC->STATUS.bit.SYNCBUSY);
   152b8:	46c0      	nop			; (mov r8, r8)
   152ba:	4b14      	ldr	r3, [pc, #80]	; (1530c <config_eic+0x70>)
   152bc:	781b      	ldrb	r3, [r3, #0]
   152be:	07db      	lsls	r3, r3, #31
   152c0:	0fdb      	lsrs	r3, r3, #31
   152c2:	b2db      	uxtb	r3, r3
   152c4:	2b00      	cmp	r3, #0
   152c6:	d006      	beq.n	152d6 <config_eic+0x3a>
   152c8:	4b10      	ldr	r3, [pc, #64]	; (1530c <config_eic+0x70>)
   152ca:	785b      	ldrb	r3, [r3, #1]
   152cc:	061b      	lsls	r3, r3, #24
   152ce:	0fdb      	lsrs	r3, r3, #31
   152d0:	b2db      	uxtb	r3, r3
   152d2:	2b00      	cmp	r3, #0
   152d4:	d1f1      	bne.n	152ba <config_eic+0x1e>
config_eic_channel(2, 4, false);
   152d6:	2200      	movs	r2, #0
   152d8:	2104      	movs	r1, #4
   152da:	2002      	movs	r0, #2
   152dc:	4b0c      	ldr	r3, [pc, #48]	; (15310 <config_eic+0x74>)
   152de:	4798      	blx	r3

EIC->CTRL.bit.ENABLE = 1;
   152e0:	4a0a      	ldr	r2, [pc, #40]	; (1530c <config_eic+0x70>)
   152e2:	7813      	ldrb	r3, [r2, #0]
   152e4:	2102      	movs	r1, #2
   152e6:	430b      	orrs	r3, r1
   152e8:	7013      	strb	r3, [r2, #0]
while(EIC->STATUS.bit.SYNCBUSY);
   152ea:	46c0      	nop			; (mov r8, r8)
   152ec:	4b07      	ldr	r3, [pc, #28]	; (1530c <config_eic+0x70>)
   152ee:	785b      	ldrb	r3, [r3, #1]
   152f0:	061b      	lsls	r3, r3, #24
   152f2:	0fdb      	lsrs	r3, r3, #31
   152f4:	b2db      	uxtb	r3, r3
   152f6:	2b00      	cmp	r3, #0
   152f8:	d1f8      	bne.n	152ec <config_eic+0x50>
}
   152fa:	46c0      	nop			; (mov r8, r8)
   152fc:	46bd      	mov	sp, r7
   152fe:	bd80      	pop	{r7, pc}
   15300:	40000400 	.word	0x40000400
   15304:	40000c00 	.word	0x40000c00
   15308:	00004005 	.word	0x00004005
   1530c:	40001800 	.word	0x40001800
   15310:	000151bd 	.word	0x000151bd

00015314 <config_evsys>:

void config_evsys() {
   15314:	b580      	push	{r7, lr}
   15316:	af00      	add	r7, sp, #0
	PM->APBCMASK.reg |= PM_APBCMASK_EVSYS;
   15318:	4b17      	ldr	r3, [pc, #92]	; (15378 <config_evsys+0x64>)
   1531a:	4a17      	ldr	r2, [pc, #92]	; (15378 <config_evsys+0x64>)
   1531c:	6a12      	ldr	r2, [r2, #32]
   1531e:	2102      	movs	r1, #2
   15320:	430a      	orrs	r2, r1
   15322:	621a      	str	r2, [r3, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(EVSYS_GCLK_ID_0) |
   15324:	4b15      	ldr	r3, [pc, #84]	; (1537c <config_evsys+0x68>)
   15326:	4a16      	ldr	r2, [pc, #88]	; (15380 <config_evsys+0x6c>)
   15328:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_CLKEN |
	GCLK_CLKCTRL_GEN(0);
	while(GCLK->STATUS.bit.SYNCBUSY);
   1532a:	46c0      	nop			; (mov r8, r8)
   1532c:	4b13      	ldr	r3, [pc, #76]	; (1537c <config_evsys+0x68>)
   1532e:	785b      	ldrb	r3, [r3, #1]
   15330:	061b      	lsls	r3, r3, #24
   15332:	0fdb      	lsrs	r3, r3, #31
   15334:	b2db      	uxtb	r3, r3
   15336:	2b00      	cmp	r3, #0
   15338:	d1f8      	bne.n	1532c <config_evsys+0x18>

	EVSYS->CTRL.bit.SWRST = 1;
   1533a:	4a12      	ldr	r2, [pc, #72]	; (15384 <config_evsys+0x70>)
   1533c:	7813      	ldrb	r3, [r2, #0]
   1533e:	2101      	movs	r1, #1
   15340:	430b      	orrs	r3, r1
   15342:	7013      	strb	r3, [r2, #0]
	while(EVSYS->CTRL.bit.SWRST);
   15344:	46c0      	nop			; (mov r8, r8)
   15346:	4b0f      	ldr	r3, [pc, #60]	; (15384 <config_evsys+0x70>)
   15348:	781b      	ldrb	r3, [r3, #0]
   1534a:	07db      	lsls	r3, r3, #31
   1534c:	0fdb      	lsrs	r3, r3, #31
   1534e:	b2db      	uxtb	r3, r3
   15350:	2b00      	cmp	r3, #0
   15352:	d1f8      	bne.n	15346 <config_evsys+0x32>

	// Event receiver
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(1) | // Set channel n-1
   15354:	4b0b      	ldr	r3, [pc, #44]	; (15384 <config_evsys+0x70>)
   15356:	2289      	movs	r2, #137	; 0x89
   15358:	0052      	lsls	r2, r2, #1
   1535a:	811a      	strh	r2, [r3, #8]
	//EVSYS_USER_USER(EVSYS_ID_USER_TCC1_EV_1); // Match/Capture 1 on TCC1
	EVSYS_USER_USER(EVSYS_ID_USER_TC3_EVU); // Match/Capture on TC3
	// Event channel
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0) | // Set channel n
   1535c:	4b09      	ldr	r3, [pc, #36]	; (15384 <config_evsys+0x70>)
   1535e:	4a0a      	ldr	r2, [pc, #40]	; (15388 <config_evsys+0x74>)
   15360:	605a      	str	r2, [r3, #4]
	EVSYS_CHANNEL_PATH_ASYNCHRONOUS |
	EVSYS_CHANNEL_EVGEN(EVSYS_ID_GEN_EIC_EXTINT_2) |
	EVSYS_CHANNEL_EDGSEL_BOTH_EDGES; // Detect both edges
	// Wait channel to be ready
	while(!EVSYS->CHSTATUS.bit.USRRDY0);
   15362:	46c0      	nop			; (mov r8, r8)
   15364:	4b07      	ldr	r3, [pc, #28]	; (15384 <config_evsys+0x70>)
   15366:	68db      	ldr	r3, [r3, #12]
   15368:	07db      	lsls	r3, r3, #31
   1536a:	0fdb      	lsrs	r3, r3, #31
   1536c:	b2db      	uxtb	r3, r3
   1536e:	2b00      	cmp	r3, #0
   15370:	d0f8      	beq.n	15364 <config_evsys+0x50>
	// EVSYS is always enabled
}
   15372:	46c0      	nop			; (mov r8, r8)
   15374:	46bd      	mov	sp, r7
   15376:	bd80      	pop	{r7, pc}
   15378:	40000400 	.word	0x40000400
   1537c:	40000c00 	.word	0x40000c00
   15380:	00004007 	.word	0x00004007
   15384:	42000400 	.word	0x42000400
   15388:	0e0e0000 	.word	0x0e0e0000

0001538c <gpio_in>:

void gpio_in(int port, int pin)	{
   1538c:	b590      	push	{r4, r7, lr}
   1538e:	b083      	sub	sp, #12
   15390:	af00      	add	r7, sp, #0
   15392:	6078      	str	r0, [r7, #4]
   15394:	6039      	str	r1, [r7, #0]
	PORT->Group[port].DIRCLR.reg = (1 << pin);
   15396:	4a13      	ldr	r2, [pc, #76]	; (153e4 <gpio_in+0x58>)
   15398:	2101      	movs	r1, #1
   1539a:	683b      	ldr	r3, [r7, #0]
   1539c:	4099      	lsls	r1, r3
   1539e:	000b      	movs	r3, r1
   153a0:	0019      	movs	r1, r3
   153a2:	687b      	ldr	r3, [r7, #4]
   153a4:	01db      	lsls	r3, r3, #7
   153a6:	18d3      	adds	r3, r2, r3
   153a8:	3304      	adds	r3, #4
   153aa:	6019      	str	r1, [r3, #0]
	PORT->Group[port].PINCFG[pin].reg |= PORT_PINCFG_INEN;
   153ac:	480d      	ldr	r0, [pc, #52]	; (153e4 <gpio_in+0x58>)
   153ae:	4a0d      	ldr	r2, [pc, #52]	; (153e4 <gpio_in+0x58>)
   153b0:	687b      	ldr	r3, [r7, #4]
   153b2:	2140      	movs	r1, #64	; 0x40
   153b4:	01db      	lsls	r3, r3, #7
   153b6:	18d2      	adds	r2, r2, r3
   153b8:	683b      	ldr	r3, [r7, #0]
   153ba:	18d3      	adds	r3, r2, r3
   153bc:	185b      	adds	r3, r3, r1
   153be:	781b      	ldrb	r3, [r3, #0]
   153c0:	b2db      	uxtb	r3, r3
   153c2:	2202      	movs	r2, #2
   153c4:	4313      	orrs	r3, r2
   153c6:	b2dc      	uxtb	r4, r3
   153c8:	687b      	ldr	r3, [r7, #4]
   153ca:	2140      	movs	r1, #64	; 0x40
   153cc:	01db      	lsls	r3, r3, #7
   153ce:	18c2      	adds	r2, r0, r3
   153d0:	683b      	ldr	r3, [r7, #0]
   153d2:	18d3      	adds	r3, r2, r3
   153d4:	185b      	adds	r3, r3, r1
   153d6:	1c22      	adds	r2, r4, #0
   153d8:	701a      	strb	r2, [r3, #0]
}
   153da:	46c0      	nop			; (mov r8, r8)
   153dc:	46bd      	mov	sp, r7
   153de:	b003      	add	sp, #12
   153e0:	bd90      	pop	{r4, r7, pc}
   153e2:	46c0      	nop			; (mov r8, r8)
   153e4:	41004400 	.word	0x41004400

000153e8 <gpio_pmuxen>:

void gpio_pmuxen(int port, int pin, int mux) {
   153e8:	b590      	push	{r4, r7, lr}
   153ea:	b085      	sub	sp, #20
   153ec:	af00      	add	r7, sp, #0
   153ee:	60f8      	str	r0, [r7, #12]
   153f0:	60b9      	str	r1, [r7, #8]
   153f2:	607a      	str	r2, [r7, #4]
	PORT->Group[port].PINCFG[pin].reg |= PORT_PINCFG_PMUXEN;
   153f4:	4827      	ldr	r0, [pc, #156]	; (15494 <gpio_pmuxen+0xac>)
   153f6:	4a27      	ldr	r2, [pc, #156]	; (15494 <gpio_pmuxen+0xac>)
   153f8:	68fb      	ldr	r3, [r7, #12]
   153fa:	2140      	movs	r1, #64	; 0x40
   153fc:	01db      	lsls	r3, r3, #7
   153fe:	18d2      	adds	r2, r2, r3
   15400:	68bb      	ldr	r3, [r7, #8]
   15402:	18d3      	adds	r3, r2, r3
   15404:	185b      	adds	r3, r3, r1
   15406:	781b      	ldrb	r3, [r3, #0]
   15408:	b2db      	uxtb	r3, r3
   1540a:	2201      	movs	r2, #1
   1540c:	4313      	orrs	r3, r2
   1540e:	b2dc      	uxtb	r4, r3
   15410:	68fb      	ldr	r3, [r7, #12]
   15412:	2140      	movs	r1, #64	; 0x40
   15414:	01db      	lsls	r3, r3, #7
   15416:	18c2      	adds	r2, r0, r3
   15418:	68bb      	ldr	r3, [r7, #8]
   1541a:	18d3      	adds	r3, r2, r3
   1541c:	185b      	adds	r3, r3, r1
   1541e:	1c22      	adds	r2, r4, #0
   15420:	701a      	strb	r2, [r3, #0]
	if (pin & 1)
   15422:	68bb      	ldr	r3, [r7, #8]
   15424:	2201      	movs	r2, #1
   15426:	4013      	ands	r3, r2
   15428:	d017      	beq.n	1545a <gpio_pmuxen+0x72>
	PORT->Group[port].PMUX[pin>>1].bit.PMUXO = mux;
   1542a:	4c1a      	ldr	r4, [pc, #104]	; (15494 <gpio_pmuxen+0xac>)
   1542c:	68bb      	ldr	r3, [r7, #8]
   1542e:	105b      	asrs	r3, r3, #1
   15430:	687a      	ldr	r2, [r7, #4]
   15432:	b2d2      	uxtb	r2, r2
   15434:	1c11      	adds	r1, r2, #0
   15436:	220f      	movs	r2, #15
   15438:	400a      	ands	r2, r1
   1543a:	b2d1      	uxtb	r1, r2
   1543c:	68fa      	ldr	r2, [r7, #12]
   1543e:	2030      	movs	r0, #48	; 0x30
   15440:	01d2      	lsls	r2, r2, #7
   15442:	18a2      	adds	r2, r4, r2
   15444:	18d3      	adds	r3, r2, r3
   15446:	181a      	adds	r2, r3, r0
   15448:	7813      	ldrb	r3, [r2, #0]
   1544a:	0108      	lsls	r0, r1, #4
   1544c:	210f      	movs	r1, #15
   1544e:	400b      	ands	r3, r1
   15450:	1c19      	adds	r1, r3, #0
   15452:	1c03      	adds	r3, r0, #0
   15454:	430b      	orrs	r3, r1
   15456:	7013      	strb	r3, [r2, #0]
	else
	PORT->Group[port].PMUX[pin>>1].bit.PMUXE = mux;
}
   15458:	e017      	b.n	1548a <gpio_pmuxen+0xa2>
	PORT->Group[port].PMUX[pin>>1].bit.PMUXE = mux;
   1545a:	4c0e      	ldr	r4, [pc, #56]	; (15494 <gpio_pmuxen+0xac>)
   1545c:	68bb      	ldr	r3, [r7, #8]
   1545e:	105b      	asrs	r3, r3, #1
   15460:	687a      	ldr	r2, [r7, #4]
   15462:	b2d2      	uxtb	r2, r2
   15464:	1c11      	adds	r1, r2, #0
   15466:	220f      	movs	r2, #15
   15468:	400a      	ands	r2, r1
   1546a:	b2d1      	uxtb	r1, r2
   1546c:	68fa      	ldr	r2, [r7, #12]
   1546e:	2030      	movs	r0, #48	; 0x30
   15470:	01d2      	lsls	r2, r2, #7
   15472:	18a2      	adds	r2, r4, r2
   15474:	18d3      	adds	r3, r2, r3
   15476:	181a      	adds	r2, r3, r0
   15478:	7813      	ldrb	r3, [r2, #0]
   1547a:	200f      	movs	r0, #15
   1547c:	4008      	ands	r0, r1
   1547e:	210f      	movs	r1, #15
   15480:	438b      	bics	r3, r1
   15482:	1c19      	adds	r1, r3, #0
   15484:	1c03      	adds	r3, r0, #0
   15486:	430b      	orrs	r3, r1
   15488:	7013      	strb	r3, [r2, #0]
}
   1548a:	46c0      	nop			; (mov r8, r8)
   1548c:	46bd      	mov	sp, r7
   1548e:	b005      	add	sp, #20
   15490:	bd90      	pop	{r4, r7, pc}
   15492:	46c0      	nop			; (mov r8, r8)
   15494:	41004400 	.word	0x41004400

00015498 <config_gpio>:

void config_gpio() {
   15498:	b580      	push	{r7, lr}
   1549a:	af00      	add	r7, sp, #0
	gpio_in(1, 2);
   1549c:	2102      	movs	r1, #2
   1549e:	2001      	movs	r0, #1
   154a0:	4b05      	ldr	r3, [pc, #20]	; (154b8 <config_gpio+0x20>)
   154a2:	4798      	blx	r3
	gpio_pmuxen(1, 2, PINMUX_PB02A_EIC_EXTINT2);
   154a4:	2388      	movs	r3, #136	; 0x88
   154a6:	039b      	lsls	r3, r3, #14
   154a8:	001a      	movs	r2, r3
   154aa:	2102      	movs	r1, #2
   154ac:	2001      	movs	r0, #1
   154ae:	4b03      	ldr	r3, [pc, #12]	; (154bc <config_gpio+0x24>)
   154b0:	4798      	blx	r3
}
   154b2:	46c0      	nop			; (mov r8, r8)
   154b4:	46bd      	mov	sp, r7
   154b6:	bd80      	pop	{r7, pc}
   154b8:	0001538d 	.word	0x0001538d
   154bc:	000153e9 	.word	0x000153e9

000154c0 <get_pulse_width>:

//uint16_t light_sens = 0; // for PWM debugging
inline int get_pulse_width() {
   154c0:	b580      	push	{r7, lr}
   154c2:	af00      	add	r7, sp, #0
	return TC3->COUNT16.CC[0].bit.CC;
   154c4:	4b02      	ldr	r3, [pc, #8]	; (154d0 <get_pulse_width+0x10>)
   154c6:	8b1b      	ldrh	r3, [r3, #24]
   154c8:	b29b      	uxth	r3, r3
}
   154ca:	0018      	movs	r0, r3
   154cc:	46bd      	mov	sp, r7
   154ce:	bd80      	pop	{r7, pc}
   154d0:	42002c00 	.word	0x42002c00

000154d4 <HandleUserInput>:

void HandleUserInput()
{
   154d4:	b590      	push	{r4, r7, lr}
   154d6:	b085      	sub	sp, #20
   154d8:	af00      	add	r7, sp, #0
	///////////////   Use the appropriate throttle input   ///////////////
	//////////////////////////////////////////////////////////////////////
	switch(remote_type){
   154da:	4bd0      	ldr	r3, [pc, #832]	; (1581c <HandleUserInput+0x348>)
   154dc:	781b      	ldrb	r3, [r3, #0]
   154de:	2b01      	cmp	r3, #1
   154e0:	d041      	beq.n	15566 <HandleUserInput+0x92>
   154e2:	dc02      	bgt.n	154ea <HandleUserInput+0x16>
   154e4:	2b00      	cmp	r3, #0
   154e6:	d003      	beq.n	154f0 <HandleUserInput+0x1c>
   154e8:	e066      	b.n	155b8 <HandleUserInput+0xe4>
   154ea:	2b02      	cmp	r3, #2
   154ec:	d048      	beq.n	15580 <HandleUserInput+0xac>
		case REMOTE_APP:
			//if(app_remote_check && REMOTE_TYPE < 2)
				//temp_y = AppRemoteY;
			//else
				//temp_y = VescRemoteY;
			break;
   154ee:	e063      	b.n	155b8 <HandleUserInput+0xe4>
			READ_VESC_PWM = true;
   154f0:	4bcb      	ldr	r3, [pc, #812]	; (15820 <HandleUserInput+0x34c>)
   154f2:	2201      	movs	r2, #1
   154f4:	701a      	strb	r2, [r3, #0]
			float temp = (((float)latest_vesc_vals.pwm_val + 595000.0)*(255.0/1495000.0));
   154f6:	4bcb      	ldr	r3, [pc, #812]	; (15824 <HandleUserInput+0x350>)
   154f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   154fa:	4bcb      	ldr	r3, [pc, #812]	; (15828 <HandleUserInput+0x354>)
   154fc:	0010      	movs	r0, r2
   154fe:	4798      	blx	r3
   15500:	1c02      	adds	r2, r0, #0
   15502:	4bca      	ldr	r3, [pc, #808]	; (1582c <HandleUserInput+0x358>)
   15504:	1c10      	adds	r0, r2, #0
   15506:	4798      	blx	r3
   15508:	4cc9      	ldr	r4, [pc, #804]	; (15830 <HandleUserInput+0x35c>)
   1550a:	2200      	movs	r2, #0
   1550c:	4bc9      	ldr	r3, [pc, #804]	; (15834 <HandleUserInput+0x360>)
   1550e:	47a0      	blx	r4
   15510:	0003      	movs	r3, r0
   15512:	000c      	movs	r4, r1
   15514:	0018      	movs	r0, r3
   15516:	0021      	movs	r1, r4
   15518:	4cc7      	ldr	r4, [pc, #796]	; (15838 <HandleUserInput+0x364>)
   1551a:	4ac8      	ldr	r2, [pc, #800]	; (1583c <HandleUserInput+0x368>)
   1551c:	4bc8      	ldr	r3, [pc, #800]	; (15840 <HandleUserInput+0x36c>)
   1551e:	47a0      	blx	r4
   15520:	0003      	movs	r3, r0
   15522:	000c      	movs	r4, r1
   15524:	0019      	movs	r1, r3
   15526:	0022      	movs	r2, r4
   15528:	4bc6      	ldr	r3, [pc, #792]	; (15844 <HandleUserInput+0x370>)
   1552a:	0008      	movs	r0, r1
   1552c:	0011      	movs	r1, r2
   1552e:	4798      	blx	r3
   15530:	1c03      	adds	r3, r0, #0
   15532:	60fb      	str	r3, [r7, #12]
			if(temp < 0)
   15534:	4bc4      	ldr	r3, [pc, #784]	; (15848 <HandleUserInput+0x374>)
   15536:	2100      	movs	r1, #0
   15538:	68f8      	ldr	r0, [r7, #12]
   1553a:	4798      	blx	r3
   1553c:	1e03      	subs	r3, r0, #0
   1553e:	d002      	beq.n	15546 <HandleUserInput+0x72>
				temp = 0;
   15540:	2300      	movs	r3, #0
   15542:	60fb      	str	r3, [r7, #12]
   15544:	e007      	b.n	15556 <HandleUserInput+0x82>
			else if(temp > 255)
   15546:	4bc1      	ldr	r3, [pc, #772]	; (1584c <HandleUserInput+0x378>)
   15548:	49c1      	ldr	r1, [pc, #772]	; (15850 <HandleUserInput+0x37c>)
   1554a:	68f8      	ldr	r0, [r7, #12]
   1554c:	4798      	blx	r3
   1554e:	1e03      	subs	r3, r0, #0
   15550:	d001      	beq.n	15556 <HandleUserInput+0x82>
				temp = 255;
   15552:	4bbf      	ldr	r3, [pc, #764]	; (15850 <HandleUserInput+0x37c>)
   15554:	60fb      	str	r3, [r7, #12]
			remote_y = (uint8_t)(temp);
   15556:	4bbf      	ldr	r3, [pc, #764]	; (15854 <HandleUserInput+0x380>)
   15558:	68f8      	ldr	r0, [r7, #12]
   1555a:	4798      	blx	r3
   1555c:	0003      	movs	r3, r0
   1555e:	b2da      	uxtb	r2, r3
   15560:	4bbd      	ldr	r3, [pc, #756]	; (15858 <HandleUserInput+0x384>)
   15562:	701a      	strb	r2, [r3, #0]
			break;}
   15564:	e028      	b.n	155b8 <HandleUserInput+0xe4>
			READ_VESC_CHUCK = true;
   15566:	4bbd      	ldr	r3, [pc, #756]	; (1585c <HandleUserInput+0x388>)
   15568:	2201      	movs	r2, #1
   1556a:	701a      	strb	r2, [r3, #0]
			remote_y = rec_chuck_struct.js_y;
   1556c:	4bbc      	ldr	r3, [pc, #752]	; (15860 <HandleUserInput+0x38c>)
   1556e:	785b      	ldrb	r3, [r3, #1]
   15570:	b25b      	sxtb	r3, r3
   15572:	b2da      	uxtb	r2, r3
   15574:	4bb8      	ldr	r3, [pc, #736]	; (15858 <HandleUserInput+0x384>)
   15576:	701a      	strb	r2, [r3, #0]
				remote_x = 255/2;
   15578:	4bba      	ldr	r3, [pc, #744]	; (15864 <HandleUserInput+0x390>)
   1557a:	227f      	movs	r2, #127	; 0x7f
   1557c:	701a      	strb	r2, [r3, #0]
			break;
   1557e:	e01b      	b.n	155b8 <HandleUserInput+0xe4>
			READ_VESC_ADC = true;
   15580:	4bb9      	ldr	r3, [pc, #740]	; (15868 <HandleUserInput+0x394>)
   15582:	2201      	movs	r2, #1
   15584:	701a      	strb	r2, [r3, #0]
			int32_t accel_val = ((latest_vesc_vals.ADC1_val >> 12)/2);
   15586:	4ba7      	ldr	r3, [pc, #668]	; (15824 <HandleUserInput+0x350>)
   15588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1558a:	131b      	asrs	r3, r3, #12
   1558c:	d500      	bpl.n	15590 <HandleUserInput+0xbc>
   1558e:	3301      	adds	r3, #1
   15590:	105b      	asrs	r3, r3, #1
   15592:	60bb      	str	r3, [r7, #8]
			int32_t brake_val = ((latest_vesc_vals.ADC2_val >> 12)/2);
   15594:	4ba3      	ldr	r3, [pc, #652]	; (15824 <HandleUserInput+0x350>)
   15596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   15598:	131b      	asrs	r3, r3, #12
   1559a:	d500      	bpl.n	1559e <HandleUserInput+0xca>
   1559c:	3301      	adds	r3, #1
   1559e:	105b      	asrs	r3, r3, #1
   155a0:	607b      	str	r3, [r7, #4]
			remote_y = (uint8_t)(accel_val-brake_val+(0x0FF/2));
   155a2:	68bb      	ldr	r3, [r7, #8]
   155a4:	b2da      	uxtb	r2, r3
   155a6:	687b      	ldr	r3, [r7, #4]
   155a8:	b2db      	uxtb	r3, r3
   155aa:	1ad3      	subs	r3, r2, r3
   155ac:	b2db      	uxtb	r3, r3
   155ae:	337f      	adds	r3, #127	; 0x7f
   155b0:	b2da      	uxtb	r2, r3
   155b2:	4ba9      	ldr	r3, [pc, #676]	; (15858 <HandleUserInput+0x384>)
   155b4:	701a      	strb	r2, [r3, #0]
			break;
   155b6:	46c0      	nop			; (mov r8, r8)
	}


	////////////////   Use the appropriate button input   ////////////////
	//////////////////////////////////////////////////////////////////////
	switch(button_type){
   155b8:	4bac      	ldr	r3, [pc, #688]	; (1586c <HandleUserInput+0x398>)
   155ba:	781b      	ldrb	r3, [r3, #0]
   155bc:	2b07      	cmp	r3, #7
   155be:	d855      	bhi.n	1566c <HandleUserInput+0x198>
   155c0:	009a      	lsls	r2, r3, #2
   155c2:	4bab      	ldr	r3, [pc, #684]	; (15870 <HandleUserInput+0x39c>)
   155c4:	18d3      	adds	r3, r2, r3
   155c6:	681b      	ldr	r3, [r3, #0]
   155c8:	469f      	mov	pc, r3
		case BTN_MOMENTARY: 
		case BTN_LATCHED:
			remote_btn_state = port_pin_get_input_level(PPM_IN);
   155ca:	2022      	movs	r0, #34	; 0x22
   155cc:	4ba9      	ldr	r3, [pc, #676]	; (15874 <HandleUserInput+0x3a0>)
   155ce:	4798      	blx	r3
   155d0:	0003      	movs	r3, r0
   155d2:	001a      	movs	r2, r3
   155d4:	4ba8      	ldr	r3, [pc, #672]	; (15878 <HandleUserInput+0x3a4>)
   155d6:	701a      	strb	r2, [r3, #0]
			if(!DEFAULT_SET){
   155d8:	4ba8      	ldr	r3, [pc, #672]	; (1587c <HandleUserInput+0x3a8>)
   155da:	781b      	ldrb	r3, [r3, #0]
   155dc:	2b00      	cmp	r3, #0
   155de:	d149      	bne.n	15674 <HandleUserInput+0x1a0>
				remote_btn_default_state = remote_btn_state;
   155e0:	4ba5      	ldr	r3, [pc, #660]	; (15878 <HandleUserInput+0x3a4>)
   155e2:	781a      	ldrb	r2, [r3, #0]
   155e4:	4ba6      	ldr	r3, [pc, #664]	; (15880 <HandleUserInput+0x3ac>)
   155e6:	701a      	strb	r2, [r3, #0]
			}
			break;
   155e8:	e044      	b.n	15674 <HandleUserInput+0x1a0>
		case BTN_LATCHED_PPM:{
				static bool FIRST_READ = true;
				//static int pulse_width = 0;		// For debugging pulse width
				//pulse_width = get_pulse_width();	// For debugging pulse width
				if(get_pulse_width() > 9000)
   155ea:	4ba6      	ldr	r3, [pc, #664]	; (15884 <HandleUserInput+0x3b0>)
   155ec:	4798      	blx	r3
   155ee:	0002      	movs	r2, r0
   155f0:	4ba5      	ldr	r3, [pc, #660]	; (15888 <HandleUserInput+0x3b4>)
   155f2:	429a      	cmp	r2, r3
   155f4:	dd03      	ble.n	155fe <HandleUserInput+0x12a>
					remote_btn_state = false;
   155f6:	4ba0      	ldr	r3, [pc, #640]	; (15878 <HandleUserInput+0x3a4>)
   155f8:	2200      	movs	r2, #0
   155fa:	701a      	strb	r2, [r3, #0]
   155fc:	e002      	b.n	15604 <HandleUserInput+0x130>
				else
					remote_btn_state = true;
   155fe:	4b9e      	ldr	r3, [pc, #632]	; (15878 <HandleUserInput+0x3a4>)
   15600:	2201      	movs	r2, #1
   15602:	701a      	strb	r2, [r3, #0]
				if(FIRST_READ){
   15604:	4ba1      	ldr	r3, [pc, #644]	; (1588c <HandleUserInput+0x3b8>)
   15606:	781b      	ldrb	r3, [r3, #0]
   15608:	2b00      	cmp	r3, #0
   1560a:	d035      	beq.n	15678 <HandleUserInput+0x1a4>
					lremote_btn_state = remote_btn_state;
   1560c:	4b9a      	ldr	r3, [pc, #616]	; (15878 <HandleUserInput+0x3a4>)
   1560e:	781a      	ldrb	r2, [r3, #0]
   15610:	4b9f      	ldr	r3, [pc, #636]	; (15890 <HandleUserInput+0x3bc>)
   15612:	701a      	strb	r2, [r3, #0]
					FIRST_READ = false;
   15614:	4b9d      	ldr	r3, [pc, #628]	; (1588c <HandleUserInput+0x3b8>)
   15616:	2200      	movs	r2, #0
   15618:	701a      	strb	r2, [r3, #0]
				}
				//light_sens = pulse_width; // for debugging pulse width reading
			}
			break;
   1561a:	e02d      	b.n	15678 <HandleUserInput+0x1a4>
		case BTN_UART_C:
			READ_VESC_CHUCK = true;
   1561c:	4b8f      	ldr	r3, [pc, #572]	; (1585c <HandleUserInput+0x388>)
   1561e:	2201      	movs	r2, #1
   15620:	701a      	strb	r2, [r3, #0]
			remote_btn_state = rec_chuck_struct.bt_c;
   15622:	4b8f      	ldr	r3, [pc, #572]	; (15860 <HandleUserInput+0x38c>)
   15624:	7a1b      	ldrb	r3, [r3, #8]
   15626:	001a      	movs	r2, r3
   15628:	4b93      	ldr	r3, [pc, #588]	; (15878 <HandleUserInput+0x3a4>)
   1562a:	701a      	strb	r2, [r3, #0]
			break;	
   1562c:	e025      	b.n	1567a <HandleUserInput+0x1a6>
		case BTN_UART_Z:
			READ_VESC_CHUCK = true;
   1562e:	4b8b      	ldr	r3, [pc, #556]	; (1585c <HandleUserInput+0x388>)
   15630:	2201      	movs	r2, #1
   15632:	701a      	strb	r2, [r3, #0]
			remote_btn_state = rec_chuck_struct.bt_z;
   15634:	4b8a      	ldr	r3, [pc, #552]	; (15860 <HandleUserInput+0x38c>)
   15636:	7a5b      	ldrb	r3, [r3, #9]
   15638:	001a      	movs	r2, r3
   1563a:	4b8f      	ldr	r3, [pc, #572]	; (15878 <HandleUserInput+0x3a4>)
   1563c:	701a      	strb	r2, [r3, #0]
			break;
   1563e:	e01c      	b.n	1567a <HandleUserInput+0x1a6>
		case BTN_THROTTLE_DWN:
			remote_btn_state = (remote_y < (127 - DWN_THRESH));
   15640:	4b85      	ldr	r3, [pc, #532]	; (15858 <HandleUserInput+0x384>)
   15642:	781a      	ldrb	r2, [r3, #0]
   15644:	2174      	movs	r1, #116	; 0x74
   15646:	2300      	movs	r3, #0
   15648:	4291      	cmp	r1, r2
   1564a:	415b      	adcs	r3, r3
   1564c:	b2db      	uxtb	r3, r3
   1564e:	001a      	movs	r2, r3
   15650:	4b89      	ldr	r3, [pc, #548]	; (15878 <HandleUserInput+0x3a4>)
   15652:	701a      	strb	r2, [r3, #0]
			break;
   15654:	e011      	b.n	1567a <HandleUserInput+0x1a6>
		case BTN_THROTTLE_UP:
			remote_btn_state = (remote_y > (127 + UP_THRESH));
   15656:	4b80      	ldr	r3, [pc, #512]	; (15858 <HandleUserInput+0x384>)
   15658:	781b      	ldrb	r3, [r3, #0]
   1565a:	2289      	movs	r2, #137	; 0x89
   1565c:	429a      	cmp	r2, r3
   1565e:	419b      	sbcs	r3, r3
   15660:	425b      	negs	r3, r3
   15662:	b2db      	uxtb	r3, r3
   15664:	001a      	movs	r2, r3
   15666:	4b84      	ldr	r3, [pc, #528]	; (15878 <HandleUserInput+0x3a4>)
   15668:	701a      	strb	r2, [r3, #0]
			break;
   1566a:	e006      	b.n	1567a <HandleUserInput+0x1a6>
		default:
			remote_btn_state = 0;
   1566c:	4b82      	ldr	r3, [pc, #520]	; (15878 <HandleUserInput+0x3a4>)
   1566e:	2200      	movs	r2, #0
   15670:	701a      	strb	r2, [r3, #0]
			break;
   15672:	e002      	b.n	1567a <HandleUserInput+0x1a6>
			break;
   15674:	46c0      	nop			; (mov r8, r8)
   15676:	e000      	b.n	1567a <HandleUserInput+0x1a6>
			break;
   15678:	46c0      	nop			; (mov r8, r8)
	}
	
	if(!DEFAULT_SET){
   1567a:	4b80      	ldr	r3, [pc, #512]	; (1587c <HandleUserInput+0x3a8>)
   1567c:	781b      	ldrb	r3, [r3, #0]
   1567e:	2b00      	cmp	r3, #0
   15680:	d106      	bne.n	15690 <HandleUserInput+0x1bc>
		remote_btn_default_state = remote_btn_state;
   15682:	4b7d      	ldr	r3, [pc, #500]	; (15878 <HandleUserInput+0x3a4>)
   15684:	781a      	ldrb	r2, [r3, #0]
   15686:	4b7e      	ldr	r3, [pc, #504]	; (15880 <HandleUserInput+0x3ac>)
   15688:	701a      	strb	r2, [r3, #0]
		DEFAULT_SET = true;
   1568a:	4b7c      	ldr	r3, [pc, #496]	; (1587c <HandleUserInput+0x3a8>)
   1568c:	2201      	movs	r2, #1
   1568e:	701a      	strb	r2, [r3, #0]
	}

	////   Determine the time the button was held down and released   ////
	//////////////////////////////////////////////////////////////////////
	if(button_type != BTN_LATCHED && button_type != BTN_LATCHED_PPM){
   15690:	4b76      	ldr	r3, [pc, #472]	; (1586c <HandleUserInput+0x398>)
   15692:	781b      	ldrb	r3, [r3, #0]
   15694:	2b02      	cmp	r3, #2
   15696:	d100      	bne.n	1569a <HandleUserInput+0x1c6>
   15698:	e085      	b.n	157a6 <HandleUserInput+0x2d2>
   1569a:	4b74      	ldr	r3, [pc, #464]	; (1586c <HandleUserInput+0x398>)
   1569c:	781b      	ldrb	r3, [r3, #0]
   1569e:	2b03      	cmp	r3, #3
   156a0:	d100      	bne.n	156a4 <HandleUserInput+0x1d0>
   156a2:	e080      	b.n	157a6 <HandleUserInput+0x2d2>
		if(remote_btn_state == !remote_btn_default_state && lremote_btn_state == remote_btn_default_state){
   156a4:	4b74      	ldr	r3, [pc, #464]	; (15878 <HandleUserInput+0x3a4>)
   156a6:	781b      	ldrb	r3, [r3, #0]
   156a8:	001a      	movs	r2, r3
   156aa:	4b75      	ldr	r3, [pc, #468]	; (15880 <HandleUserInput+0x3ac>)
   156ac:	781b      	ldrb	r3, [r3, #0]
   156ae:	4259      	negs	r1, r3
   156b0:	414b      	adcs	r3, r1
   156b2:	b2db      	uxtb	r3, r3
   156b4:	429a      	cmp	r2, r3
   156b6:	d10e      	bne.n	156d6 <HandleUserInput+0x202>
   156b8:	4b75      	ldr	r3, [pc, #468]	; (15890 <HandleUserInput+0x3bc>)
   156ba:	781a      	ldrb	r2, [r3, #0]
   156bc:	4b70      	ldr	r3, [pc, #448]	; (15880 <HandleUserInput+0x3ac>)
   156be:	781b      	ldrb	r3, [r3, #0]
   156c0:	429a      	cmp	r2, r3
   156c2:	d108      	bne.n	156d6 <HandleUserInput+0x202>
			lButtonTime = millis(); // Mark the time of button state transition
   156c4:	4b73      	ldr	r3, [pc, #460]	; (15894 <HandleUserInput+0x3c0>)
   156c6:	4798      	blx	r3
   156c8:	0002      	movs	r2, r0
   156ca:	4b73      	ldr	r3, [pc, #460]	; (15898 <HandleUserInput+0x3c4>)
   156cc:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
   156ce:	4b73      	ldr	r3, [pc, #460]	; (1589c <HandleUserInput+0x3c8>)
   156d0:	2200      	movs	r2, #0
   156d2:	601a      	str	r2, [r3, #0]
   156d4:	e066      	b.n	157a4 <HandleUserInput+0x2d0>
		} else if(remote_btn_state == remote_btn_default_state && lremote_btn_state == !remote_btn_default_state){
   156d6:	4b68      	ldr	r3, [pc, #416]	; (15878 <HandleUserInput+0x3a4>)
   156d8:	781a      	ldrb	r2, [r3, #0]
   156da:	4b69      	ldr	r3, [pc, #420]	; (15880 <HandleUserInput+0x3ac>)
   156dc:	781b      	ldrb	r3, [r3, #0]
   156de:	429a      	cmp	r2, r3
   156e0:	d11e      	bne.n	15720 <HandleUserInput+0x24c>
   156e2:	4b6b      	ldr	r3, [pc, #428]	; (15890 <HandleUserInput+0x3bc>)
   156e4:	781b      	ldrb	r3, [r3, #0]
   156e6:	001a      	movs	r2, r3
   156e8:	4b65      	ldr	r3, [pc, #404]	; (15880 <HandleUserInput+0x3ac>)
   156ea:	781b      	ldrb	r3, [r3, #0]
   156ec:	4259      	negs	r1, r3
   156ee:	414b      	adcs	r3, r1
   156f0:	b2db      	uxtb	r3, r3
   156f2:	429a      	cmp	r2, r3
   156f4:	d114      	bne.n	15720 <HandleUserInput+0x24c>
			check_time(&lButtonTime);
   156f6:	4b68      	ldr	r3, [pc, #416]	; (15898 <HandleUserInput+0x3c4>)
   156f8:	0018      	movs	r0, r3
   156fa:	4b69      	ldr	r3, [pc, #420]	; (158a0 <HandleUserInput+0x3cc>)
   156fc:	4798      	blx	r3
			ButtonDownTime = millis() - lButtonTime;  // Track time button was pressed
   156fe:	4b65      	ldr	r3, [pc, #404]	; (15894 <HandleUserInput+0x3c0>)
   15700:	4798      	blx	r3
   15702:	0002      	movs	r2, r0
   15704:	4b64      	ldr	r3, [pc, #400]	; (15898 <HandleUserInput+0x3c4>)
   15706:	681b      	ldr	r3, [r3, #0]
   15708:	1ad2      	subs	r2, r2, r3
   1570a:	4b66      	ldr	r3, [pc, #408]	; (158a4 <HandleUserInput+0x3d0>)
   1570c:	601a      	str	r2, [r3, #0]

			lButtonTime = millis();  // Mark the time of button state transition
   1570e:	4b61      	ldr	r3, [pc, #388]	; (15894 <HandleUserInput+0x3c0>)
   15710:	4798      	blx	r3
   15712:	0002      	movs	r2, r0
   15714:	4b60      	ldr	r3, [pc, #384]	; (15898 <HandleUserInput+0x3c4>)
   15716:	601a      	str	r2, [r3, #0]
			ButtonHeldTime = 0;
   15718:	4b63      	ldr	r3, [pc, #396]	; (158a8 <HandleUserInput+0x3d4>)
   1571a:	2200      	movs	r2, #0
   1571c:	601a      	str	r2, [r3, #0]
   1571e:	e041      	b.n	157a4 <HandleUserInput+0x2d0>
		} else if(remote_btn_state == remote_btn_default_state && lremote_btn_state == remote_btn_default_state){
   15720:	4b55      	ldr	r3, [pc, #340]	; (15878 <HandleUserInput+0x3a4>)
   15722:	781a      	ldrb	r2, [r3, #0]
   15724:	4b56      	ldr	r3, [pc, #344]	; (15880 <HandleUserInput+0x3ac>)
   15726:	781b      	ldrb	r3, [r3, #0]
   15728:	429a      	cmp	r2, r3
   1572a:	d118      	bne.n	1575e <HandleUserInput+0x28a>
   1572c:	4b58      	ldr	r3, [pc, #352]	; (15890 <HandleUserInput+0x3bc>)
   1572e:	781a      	ldrb	r2, [r3, #0]
   15730:	4b53      	ldr	r3, [pc, #332]	; (15880 <HandleUserInput+0x3ac>)
   15732:	781b      	ldrb	r3, [r3, #0]
   15734:	429a      	cmp	r2, r3
   15736:	d112      	bne.n	1575e <HandleUserInput+0x28a>
			check_time(&lButtonTime);
   15738:	4b57      	ldr	r3, [pc, #348]	; (15898 <HandleUserInput+0x3c4>)
   1573a:	0018      	movs	r0, r3
   1573c:	4b58      	ldr	r3, [pc, #352]	; (158a0 <HandleUserInput+0x3cc>)
   1573e:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
   15740:	4b54      	ldr	r3, [pc, #336]	; (15894 <HandleUserInput+0x3c0>)
   15742:	4798      	blx	r3
   15744:	0002      	movs	r2, r0
   15746:	4b54      	ldr	r3, [pc, #336]	; (15898 <HandleUserInput+0x3c4>)
   15748:	681b      	ldr	r3, [r3, #0]
   1574a:	1ad2      	subs	r2, r2, r3
   1574c:	4b53      	ldr	r3, [pc, #332]	; (1589c <HandleUserInput+0x3c8>)
   1574e:	601a      	str	r2, [r3, #0]

			ButtonDownTime = 0;
   15750:	4b54      	ldr	r3, [pc, #336]	; (158a4 <HandleUserInput+0x3d0>)
   15752:	2200      	movs	r2, #0
   15754:	601a      	str	r2, [r3, #0]
			TurnSignalOn = false;
   15756:	4b55      	ldr	r3, [pc, #340]	; (158ac <HandleUserInput+0x3d8>)
   15758:	2200      	movs	r2, #0
   1575a:	701a      	strb	r2, [r3, #0]
   1575c:	e022      	b.n	157a4 <HandleUserInput+0x2d0>
		} else if(remote_btn_state == !remote_btn_default_state && lremote_btn_state == !remote_btn_default_state){
   1575e:	4b46      	ldr	r3, [pc, #280]	; (15878 <HandleUserInput+0x3a4>)
   15760:	781b      	ldrb	r3, [r3, #0]
   15762:	001a      	movs	r2, r3
   15764:	4b46      	ldr	r3, [pc, #280]	; (15880 <HandleUserInput+0x3ac>)
   15766:	781b      	ldrb	r3, [r3, #0]
   15768:	4259      	negs	r1, r3
   1576a:	414b      	adcs	r3, r1
   1576c:	b2db      	uxtb	r3, r3
   1576e:	429a      	cmp	r2, r3
   15770:	d000      	beq.n	15774 <HandleUserInput+0x2a0>
   15772:	e0dd      	b.n	15930 <HandleUserInput+0x45c>
   15774:	4b46      	ldr	r3, [pc, #280]	; (15890 <HandleUserInput+0x3bc>)
   15776:	781b      	ldrb	r3, [r3, #0]
   15778:	001a      	movs	r2, r3
   1577a:	4b41      	ldr	r3, [pc, #260]	; (15880 <HandleUserInput+0x3ac>)
   1577c:	781b      	ldrb	r3, [r3, #0]
   1577e:	4259      	negs	r1, r3
   15780:	414b      	adcs	r3, r1
   15782:	b2db      	uxtb	r3, r3
   15784:	429a      	cmp	r2, r3
   15786:	d000      	beq.n	1578a <HandleUserInput+0x2b6>
   15788:	e0d2      	b.n	15930 <HandleUserInput+0x45c>
			check_time(&lButtonTime);
   1578a:	4b43      	ldr	r3, [pc, #268]	; (15898 <HandleUserInput+0x3c4>)
   1578c:	0018      	movs	r0, r3
   1578e:	4b44      	ldr	r3, [pc, #272]	; (158a0 <HandleUserInput+0x3cc>)
   15790:	4798      	blx	r3
			ButtonHeldTime = millis() - lButtonTime; // Track time button is not pressed
   15792:	4b40      	ldr	r3, [pc, #256]	; (15894 <HandleUserInput+0x3c0>)
   15794:	4798      	blx	r3
   15796:	0002      	movs	r2, r0
   15798:	4b3f      	ldr	r3, [pc, #252]	; (15898 <HandleUserInput+0x3c4>)
   1579a:	681b      	ldr	r3, [r3, #0]
   1579c:	1ad2      	subs	r2, r2, r3
   1579e:	4b42      	ldr	r3, [pc, #264]	; (158a8 <HandleUserInput+0x3d4>)
   157a0:	601a      	str	r2, [r3, #0]
		if(remote_btn_state == !remote_btn_default_state && lremote_btn_state == remote_btn_default_state){
   157a2:	e0c5      	b.n	15930 <HandleUserInput+0x45c>
   157a4:	e0c4      	b.n	15930 <HandleUserInput+0x45c>
		}
	} else {
		ButtonHeldTime = 0;
   157a6:	4b40      	ldr	r3, [pc, #256]	; (158a8 <HandleUserInput+0x3d4>)
   157a8:	2200      	movs	r2, #0
   157aa:	601a      	str	r2, [r3, #0]
		if(remote_btn_state == !remote_btn_default_state && lremote_btn_state == remote_btn_default_state){
   157ac:	4b32      	ldr	r3, [pc, #200]	; (15878 <HandleUserInput+0x3a4>)
   157ae:	781b      	ldrb	r3, [r3, #0]
   157b0:	001a      	movs	r2, r3
   157b2:	4b33      	ldr	r3, [pc, #204]	; (15880 <HandleUserInput+0x3ac>)
   157b4:	781b      	ldrb	r3, [r3, #0]
   157b6:	4259      	negs	r1, r3
   157b8:	414b      	adcs	r3, r1
   157ba:	b2db      	uxtb	r3, r3
   157bc:	429a      	cmp	r2, r3
   157be:	d111      	bne.n	157e4 <HandleUserInput+0x310>
   157c0:	4b33      	ldr	r3, [pc, #204]	; (15890 <HandleUserInput+0x3bc>)
   157c2:	781a      	ldrb	r2, [r3, #0]
   157c4:	4b2e      	ldr	r3, [pc, #184]	; (15880 <HandleUserInput+0x3ac>)
   157c6:	781b      	ldrb	r3, [r3, #0]
   157c8:	429a      	cmp	r2, r3
   157ca:	d10b      	bne.n	157e4 <HandleUserInput+0x310>
			ButtonDownTime = 250;  // Track time button was pressed
   157cc:	4b35      	ldr	r3, [pc, #212]	; (158a4 <HandleUserInput+0x3d0>)
   157ce:	22fa      	movs	r2, #250	; 0xfa
   157d0:	601a      	str	r2, [r3, #0]
			lButtonTime = millis(); // Mark the time of button state transition
   157d2:	4b30      	ldr	r3, [pc, #192]	; (15894 <HandleUserInput+0x3c0>)
   157d4:	4798      	blx	r3
   157d6:	0002      	movs	r2, r0
   157d8:	4b2f      	ldr	r3, [pc, #188]	; (15898 <HandleUserInput+0x3c4>)
   157da:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
   157dc:	4b2f      	ldr	r3, [pc, #188]	; (1589c <HandleUserInput+0x3c8>)
   157de:	2200      	movs	r2, #0
   157e0:	601a      	str	r2, [r3, #0]
   157e2:	e0a6      	b.n	15932 <HandleUserInput+0x45e>
		} else if(remote_btn_state == remote_btn_default_state && lremote_btn_state == !remote_btn_default_state){
   157e4:	4b24      	ldr	r3, [pc, #144]	; (15878 <HandleUserInput+0x3a4>)
   157e6:	781a      	ldrb	r2, [r3, #0]
   157e8:	4b25      	ldr	r3, [pc, #148]	; (15880 <HandleUserInput+0x3ac>)
   157ea:	781b      	ldrb	r3, [r3, #0]
   157ec:	429a      	cmp	r2, r3
   157ee:	d15f      	bne.n	158b0 <HandleUserInput+0x3dc>
   157f0:	4b27      	ldr	r3, [pc, #156]	; (15890 <HandleUserInput+0x3bc>)
   157f2:	781b      	ldrb	r3, [r3, #0]
   157f4:	001a      	movs	r2, r3
   157f6:	4b22      	ldr	r3, [pc, #136]	; (15880 <HandleUserInput+0x3ac>)
   157f8:	781b      	ldrb	r3, [r3, #0]
   157fa:	4259      	negs	r1, r3
   157fc:	414b      	adcs	r3, r1
   157fe:	b2db      	uxtb	r3, r3
   15800:	429a      	cmp	r2, r3
   15802:	d155      	bne.n	158b0 <HandleUserInput+0x3dc>
			ButtonDownTime = 250;  // Track time button was pressed
   15804:	4b27      	ldr	r3, [pc, #156]	; (158a4 <HandleUserInput+0x3d0>)
   15806:	22fa      	movs	r2, #250	; 0xfa
   15808:	601a      	str	r2, [r3, #0]
			lButtonTime = millis();  // Mark the time of button state transition
   1580a:	4b22      	ldr	r3, [pc, #136]	; (15894 <HandleUserInput+0x3c0>)
   1580c:	4798      	blx	r3
   1580e:	0002      	movs	r2, r0
   15810:	4b21      	ldr	r3, [pc, #132]	; (15898 <HandleUserInput+0x3c4>)
   15812:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
   15814:	4b21      	ldr	r3, [pc, #132]	; (1589c <HandleUserInput+0x3c8>)
   15816:	2200      	movs	r2, #0
   15818:	601a      	str	r2, [r3, #0]
   1581a:	e08a      	b.n	15932 <HandleUserInput+0x45e>
   1581c:	200003d1 	.word	0x200003d1
   15820:	20000439 	.word	0x20000439
   15824:	20000e7c 	.word	0x20000e7c
   15828:	0001ab1d 	.word	0x0001ab1d
   1582c:	0001c759 	.word	0x0001c759
   15830:	0001ac49 	.word	0x0001ac49
   15834:	41222870 	.word	0x41222870
   15838:	0001bad1 	.word	0x0001bad1
   1583c:	ca397ea4 	.word	0xca397ea4
   15840:	3f265b54 	.word	0x3f265b54
   15844:	0001c7fd 	.word	0x0001c7fd
   15848:	00019d51 	.word	0x00019d51
   1584c:	00019d79 	.word	0x00019d79
   15850:	437f0000 	.word	0x437f0000
   15854:	00019df5 	.word	0x00019df5
   15858:	200003d3 	.word	0x200003d3
   1585c:	2000043b 	.word	0x2000043b
   15860:	20001b70 	.word	0x20001b70
   15864:	200003d4 	.word	0x200003d4
   15868:	2000043a 	.word	0x2000043a
   1586c:	200003d2 	.word	0x200003d2
   15870:	0001d258 	.word	0x0001d258
   15874:	000097d1 	.word	0x000097d1
   15878:	200003d5 	.word	0x200003d5
   1587c:	200003d8 	.word	0x200003d8
   15880:	200003d7 	.word	0x200003d7
   15884:	000154c1 	.word	0x000154c1
   15888:	00002328 	.word	0x00002328
   1588c:	20000110 	.word	0x20000110
   15890:	200003d6 	.word	0x200003d6
   15894:	00009f65 	.word	0x00009f65
   15898:	20000404 	.word	0x20000404
   1589c:	20000400 	.word	0x20000400
   158a0:	00009f95 	.word	0x00009f95
   158a4:	200003fc 	.word	0x200003fc
   158a8:	200003f8 	.word	0x200003f8
   158ac:	200003ac 	.word	0x200003ac
		} else if(remote_btn_state == remote_btn_default_state && lremote_btn_state == remote_btn_default_state){
   158b0:	4bc4      	ldr	r3, [pc, #784]	; (15bc4 <HandleUserInput+0x6f0>)
   158b2:	781a      	ldrb	r2, [r3, #0]
   158b4:	4bc4      	ldr	r3, [pc, #784]	; (15bc8 <HandleUserInput+0x6f4>)
   158b6:	781b      	ldrb	r3, [r3, #0]
   158b8:	429a      	cmp	r2, r3
   158ba:	d115      	bne.n	158e8 <HandleUserInput+0x414>
   158bc:	4bc3      	ldr	r3, [pc, #780]	; (15bcc <HandleUserInput+0x6f8>)
   158be:	781a      	ldrb	r2, [r3, #0]
   158c0:	4bc1      	ldr	r3, [pc, #772]	; (15bc8 <HandleUserInput+0x6f4>)
   158c2:	781b      	ldrb	r3, [r3, #0]
   158c4:	429a      	cmp	r2, r3
   158c6:	d10f      	bne.n	158e8 <HandleUserInput+0x414>
			check_time(&lButtonTime);
   158c8:	4bc1      	ldr	r3, [pc, #772]	; (15bd0 <HandleUserInput+0x6fc>)
   158ca:	0018      	movs	r0, r3
   158cc:	4bc1      	ldr	r3, [pc, #772]	; (15bd4 <HandleUserInput+0x700>)
   158ce:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
   158d0:	4bc1      	ldr	r3, [pc, #772]	; (15bd8 <HandleUserInput+0x704>)
   158d2:	4798      	blx	r3
   158d4:	0002      	movs	r2, r0
   158d6:	4bbe      	ldr	r3, [pc, #760]	; (15bd0 <HandleUserInput+0x6fc>)
   158d8:	681b      	ldr	r3, [r3, #0]
   158da:	1ad2      	subs	r2, r2, r3
   158dc:	4bbf      	ldr	r3, [pc, #764]	; (15bdc <HandleUserInput+0x708>)
   158de:	601a      	str	r2, [r3, #0]

			ButtonDownTime = 0;
   158e0:	4bbf      	ldr	r3, [pc, #764]	; (15be0 <HandleUserInput+0x70c>)
   158e2:	2200      	movs	r2, #0
   158e4:	601a      	str	r2, [r3, #0]
   158e6:	e024      	b.n	15932 <HandleUserInput+0x45e>
		} else if(remote_btn_state == !remote_btn_default_state && lremote_btn_state == !remote_btn_default_state){
   158e8:	4bb6      	ldr	r3, [pc, #728]	; (15bc4 <HandleUserInput+0x6f0>)
   158ea:	781b      	ldrb	r3, [r3, #0]
   158ec:	001a      	movs	r2, r3
   158ee:	4bb6      	ldr	r3, [pc, #728]	; (15bc8 <HandleUserInput+0x6f4>)
   158f0:	781b      	ldrb	r3, [r3, #0]
   158f2:	4259      	negs	r1, r3
   158f4:	414b      	adcs	r3, r1
   158f6:	b2db      	uxtb	r3, r3
   158f8:	429a      	cmp	r2, r3
   158fa:	d11a      	bne.n	15932 <HandleUserInput+0x45e>
   158fc:	4bb3      	ldr	r3, [pc, #716]	; (15bcc <HandleUserInput+0x6f8>)
   158fe:	781b      	ldrb	r3, [r3, #0]
   15900:	001a      	movs	r2, r3
   15902:	4bb1      	ldr	r3, [pc, #708]	; (15bc8 <HandleUserInput+0x6f4>)
   15904:	781b      	ldrb	r3, [r3, #0]
   15906:	4259      	negs	r1, r3
   15908:	414b      	adcs	r3, r1
   1590a:	b2db      	uxtb	r3, r3
   1590c:	429a      	cmp	r2, r3
   1590e:	d110      	bne.n	15932 <HandleUserInput+0x45e>
			check_time(&lButtonTime);
   15910:	4baf      	ldr	r3, [pc, #700]	; (15bd0 <HandleUserInput+0x6fc>)
   15912:	0018      	movs	r0, r3
   15914:	4baf      	ldr	r3, [pc, #700]	; (15bd4 <HandleUserInput+0x700>)
   15916:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
   15918:	4baf      	ldr	r3, [pc, #700]	; (15bd8 <HandleUserInput+0x704>)
   1591a:	4798      	blx	r3
   1591c:	0002      	movs	r2, r0
   1591e:	4bac      	ldr	r3, [pc, #688]	; (15bd0 <HandleUserInput+0x6fc>)
   15920:	681b      	ldr	r3, [r3, #0]
   15922:	1ad2      	subs	r2, r2, r3
   15924:	4bad      	ldr	r3, [pc, #692]	; (15bdc <HandleUserInput+0x708>)
   15926:	601a      	str	r2, [r3, #0]
			
			ButtonDownTime = 0;
   15928:	4bad      	ldr	r3, [pc, #692]	; (15be0 <HandleUserInput+0x70c>)
   1592a:	2200      	movs	r2, #0
   1592c:	601a      	str	r2, [r3, #0]
   1592e:	e000      	b.n	15932 <HandleUserInput+0x45e>
		if(remote_btn_state == !remote_btn_default_state && lremote_btn_state == remote_btn_default_state){
   15930:	46c0      	nop			; (mov r8, r8)
		}
	}
	lremote_btn_state = remote_btn_state;
   15932:	4ba4      	ldr	r3, [pc, #656]	; (15bc4 <HandleUserInput+0x6f0>)
   15934:	781a      	ldrb	r2, [r3, #0]
   15936:	4ba5      	ldr	r3, [pc, #660]	; (15bcc <HandleUserInput+0x6f8>)
   15938:	701a      	strb	r2, [r3, #0]

	////////   Determine the type of button press that occurred   ////////
	//////////////////////////////////////////////////////////////////////
	ButtonPressType = PRESS_NONE;
   1593a:	4baa      	ldr	r3, [pc, #680]	; (15be4 <HandleUserInput+0x710>)
   1593c:	2200      	movs	r2, #0
   1593e:	701a      	strb	r2, [r3, #0]
	if(ButtonDownTime > 0 && ButtonDownTime < BUTTON_TAP_DOWN_TIME){ // Button Tap
   15940:	4ba7      	ldr	r3, [pc, #668]	; (15be0 <HandleUserInput+0x70c>)
   15942:	681b      	ldr	r3, [r3, #0]
   15944:	2b00      	cmp	r3, #0
   15946:	d00c      	beq.n	15962 <HandleUserInput+0x48e>
   15948:	4ba5      	ldr	r3, [pc, #660]	; (15be0 <HandleUserInput+0x70c>)
   1594a:	681a      	ldr	r2, [r3, #0]
   1594c:	23f4      	movs	r3, #244	; 0xf4
   1594e:	33ff      	adds	r3, #255	; 0xff
   15950:	429a      	cmp	r2, r3
   15952:	d806      	bhi.n	15962 <HandleUserInput+0x48e>
		tapIndex++;
   15954:	4ba4      	ldr	r3, [pc, #656]	; (15be8 <HandleUserInput+0x714>)
   15956:	781b      	ldrb	r3, [r3, #0]
   15958:	3301      	adds	r3, #1
   1595a:	b2da      	uxtb	r2, r3
   1595c:	4ba2      	ldr	r3, [pc, #648]	; (15be8 <HandleUserInput+0x714>)
   1595e:	701a      	strb	r2, [r3, #0]
   15960:	e024      	b.n	159ac <HandleUserInput+0x4d8>
	} else if(ButtonDownTime > BUTTON_TAP_DOWN_TIME && ButtonDownTime < BUTTON_LONG_HOLD_TIME && !TurnSignalOn){ // Medium Press
   15962:	4b9f      	ldr	r3, [pc, #636]	; (15be0 <HandleUserInput+0x70c>)
   15964:	681a      	ldr	r2, [r3, #0]
   15966:	23fa      	movs	r3, #250	; 0xfa
   15968:	005b      	lsls	r3, r3, #1
   1596a:	429a      	cmp	r2, r3
   1596c:	d90f      	bls.n	1598e <HandleUserInput+0x4ba>
   1596e:	4b9c      	ldr	r3, [pc, #624]	; (15be0 <HandleUserInput+0x70c>)
   15970:	681b      	ldr	r3, [r3, #0]
   15972:	4a9e      	ldr	r2, [pc, #632]	; (15bec <HandleUserInput+0x718>)
   15974:	4293      	cmp	r3, r2
   15976:	d80a      	bhi.n	1598e <HandleUserInput+0x4ba>
   15978:	4b9d      	ldr	r3, [pc, #628]	; (15bf0 <HandleUserInput+0x71c>)
   1597a:	781b      	ldrb	r3, [r3, #0]
   1597c:	2201      	movs	r2, #1
   1597e:	4053      	eors	r3, r2
   15980:	b2db      	uxtb	r3, r3
   15982:	2b00      	cmp	r3, #0
   15984:	d003      	beq.n	1598e <HandleUserInput+0x4ba>
		ButtonPressType = MEDIUM_PRESS;
   15986:	4b97      	ldr	r3, [pc, #604]	; (15be4 <HandleUserInput+0x710>)
   15988:	2206      	movs	r2, #6
   1598a:	701a      	strb	r2, [r3, #0]
   1598c:	e00e      	b.n	159ac <HandleUserInput+0x4d8>
	} else if(ButtonDownTime >= BUTTON_LONG_HOLD_TIME && !TurnSignalOn){ // Long Press
   1598e:	4b94      	ldr	r3, [pc, #592]	; (15be0 <HandleUserInput+0x70c>)
   15990:	681b      	ldr	r3, [r3, #0]
   15992:	4a96      	ldr	r2, [pc, #600]	; (15bec <HandleUserInput+0x718>)
   15994:	4293      	cmp	r3, r2
   15996:	d909      	bls.n	159ac <HandleUserInput+0x4d8>
   15998:	4b95      	ldr	r3, [pc, #596]	; (15bf0 <HandleUserInput+0x71c>)
   1599a:	781b      	ldrb	r3, [r3, #0]
   1599c:	2201      	movs	r2, #1
   1599e:	4053      	eors	r3, r2
   159a0:	b2db      	uxtb	r3, r3
   159a2:	2b00      	cmp	r3, #0
   159a4:	d002      	beq.n	159ac <HandleUserInput+0x4d8>
		ButtonPressType = LONG_PRESS;
   159a6:	4b8f      	ldr	r3, [pc, #572]	; (15be4 <HandleUserInput+0x710>)
   159a8:	2207      	movs	r2, #7
   159aa:	701a      	strb	r2, [r3, #0]
	}
	if(tapIndex > 0 && ButtonUpTime > BUTTON_TAP_UP_TIME){
   159ac:	4b8e      	ldr	r3, [pc, #568]	; (15be8 <HandleUserInput+0x714>)
   159ae:	781b      	ldrb	r3, [r3, #0]
   159b0:	2b00      	cmp	r3, #0
   159b2:	d008      	beq.n	159c6 <HandleUserInput+0x4f2>
   159b4:	4b89      	ldr	r3, [pc, #548]	; (15bdc <HandleUserInput+0x708>)
   159b6:	681a      	ldr	r2, [r3, #0]
   159b8:	23fa      	movs	r3, #250	; 0xfa
   159ba:	005b      	lsls	r3, r3, #1
   159bc:	429a      	cmp	r2, r3
   159be:	d902      	bls.n	159c6 <HandleUserInput+0x4f2>
		tapSequence = 1;
   159c0:	4b8c      	ldr	r3, [pc, #560]	; (15bf4 <HandleUserInput+0x720>)
   159c2:	2201      	movs	r2, #1
   159c4:	701a      	strb	r2, [r3, #0]
	}
	if(tapSequence){
   159c6:	4b8b      	ldr	r3, [pc, #556]	; (15bf4 <HandleUserInput+0x720>)
   159c8:	781b      	ldrb	r3, [r3, #0]
   159ca:	2b00      	cmp	r3, #0
   159cc:	d028      	beq.n	15a20 <HandleUserInput+0x54c>
		/*if(remote_type == REMOTE_UART_DUAL && VescRemoteX <= 110 && tapIndex == 1)
			ButtonPressType = LEFT_TAP;
		else if(remote_type == REMOTE_UART_DUAL && VescRemoteX >= 150 && tapIndex == 1)
		ButtonPressType = RIGHT_TAP;
		else*/ 
		if(tapIndex == 1){
   159ce:	4b86      	ldr	r3, [pc, #536]	; (15be8 <HandleUserInput+0x714>)
   159d0:	781b      	ldrb	r3, [r3, #0]
   159d2:	2b01      	cmp	r3, #1
   159d4:	d10f      	bne.n	159f6 <HandleUserInput+0x522>
			if(FirstPress && button_type == BTN_LATCHED_PPM){
   159d6:	4b88      	ldr	r3, [pc, #544]	; (15bf8 <HandleUserInput+0x724>)
   159d8:	781b      	ldrb	r3, [r3, #0]
   159da:	2b00      	cmp	r3, #0
   159dc:	d007      	beq.n	159ee <HandleUserInput+0x51a>
   159de:	4b87      	ldr	r3, [pc, #540]	; (15bfc <HandleUserInput+0x728>)
   159e0:	781b      	ldrb	r3, [r3, #0]
   159e2:	2b03      	cmp	r3, #3
   159e4:	d103      	bne.n	159ee <HandleUserInput+0x51a>
				FirstPress = 0;
   159e6:	4b84      	ldr	r3, [pc, #528]	; (15bf8 <HandleUserInput+0x724>)
   159e8:	2200      	movs	r2, #0
   159ea:	701a      	strb	r2, [r3, #0]
   159ec:	e012      	b.n	15a14 <HandleUserInput+0x540>
			}else{
				ButtonPressType = SINGLE_TAP;
   159ee:	4b7d      	ldr	r3, [pc, #500]	; (15be4 <HandleUserInput+0x710>)
   159f0:	2201      	movs	r2, #1
   159f2:	701a      	strb	r2, [r3, #0]
   159f4:	e00e      	b.n	15a14 <HandleUserInput+0x540>
			}
		}
		else if(tapIndex == 2)
   159f6:	4b7c      	ldr	r3, [pc, #496]	; (15be8 <HandleUserInput+0x714>)
   159f8:	781b      	ldrb	r3, [r3, #0]
   159fa:	2b02      	cmp	r3, #2
   159fc:	d103      	bne.n	15a06 <HandleUserInput+0x532>
			ButtonPressType = DOUBLE_TAP;
   159fe:	4b79      	ldr	r3, [pc, #484]	; (15be4 <HandleUserInput+0x710>)
   15a00:	2202      	movs	r2, #2
   15a02:	701a      	strb	r2, [r3, #0]
   15a04:	e006      	b.n	15a14 <HandleUserInput+0x540>
		else if(tapIndex == 3)
   15a06:	4b78      	ldr	r3, [pc, #480]	; (15be8 <HandleUserInput+0x714>)
   15a08:	781b      	ldrb	r3, [r3, #0]
   15a0a:	2b03      	cmp	r3, #3
   15a0c:	d102      	bne.n	15a14 <HandleUserInput+0x540>
			ButtonPressType = TRIPLE_TAP;
   15a0e:	4b75      	ldr	r3, [pc, #468]	; (15be4 <HandleUserInput+0x710>)
   15a10:	2203      	movs	r2, #3
   15a12:	701a      	strb	r2, [r3, #0]
		
		tapSequence = 0;
   15a14:	4b77      	ldr	r3, [pc, #476]	; (15bf4 <HandleUserInput+0x720>)
   15a16:	2200      	movs	r2, #0
   15a18:	701a      	strb	r2, [r3, #0]
		tapIndex = 0;
   15a1a:	4b73      	ldr	r3, [pc, #460]	; (15be8 <HandleUserInput+0x714>)
   15a1c:	2200      	movs	r2, #0
   15a1e:	701a      	strb	r2, [r3, #0]
	}
	
	//////////////////////   Handle the aux output   /////////////////////
	//////////////////////////////////////////////////////////////////////
	if(AUX_ENABLED){
   15a20:	4b77      	ldr	r3, [pc, #476]	; (15c00 <HandleUserInput+0x72c>)
   15a22:	781b      	ldrb	r3, [r3, #0]
   15a24:	2b00      	cmp	r3, #0
   15a26:	d100      	bne.n	15a2a <HandleUserInput+0x556>
   15a28:	e085      	b.n	15b36 <HandleUserInput+0x662>
		if(AppAuxButton && !lAppAuxButton) {
   15a2a:	4b76      	ldr	r3, [pc, #472]	; (15c04 <HandleUserInput+0x730>)
   15a2c:	781b      	ldrb	r3, [r3, #0]
   15a2e:	2b00      	cmp	r3, #0
   15a30:	d007      	beq.n	15a42 <HandleUserInput+0x56e>
   15a32:	4b75      	ldr	r3, [pc, #468]	; (15c08 <HandleUserInput+0x734>)
   15a34:	781b      	ldrb	r3, [r3, #0]
   15a36:	2b00      	cmp	r3, #0
   15a38:	d103      	bne.n	15a42 <HandleUserInput+0x56e>
			 AUX_OUTPUT = true;
   15a3a:	4b74      	ldr	r3, [pc, #464]	; (15c0c <HandleUserInput+0x738>)
   15a3c:	2201      	movs	r2, #1
   15a3e:	701a      	strb	r2, [r3, #0]
   15a40:	e06f      	b.n	15b22 <HandleUserInput+0x64e>
		} else if(!AppAuxButton && lAppAuxButton){
   15a42:	4b70      	ldr	r3, [pc, #448]	; (15c04 <HandleUserInput+0x730>)
   15a44:	781b      	ldrb	r3, [r3, #0]
   15a46:	2b00      	cmp	r3, #0
   15a48:	d107      	bne.n	15a5a <HandleUserInput+0x586>
   15a4a:	4b6f      	ldr	r3, [pc, #444]	; (15c08 <HandleUserInput+0x734>)
   15a4c:	781b      	ldrb	r3, [r3, #0]
   15a4e:	2b00      	cmp	r3, #0
   15a50:	d003      	beq.n	15a5a <HandleUserInput+0x586>
			 AUX_OUTPUT = false;
   15a52:	4b6e      	ldr	r3, [pc, #440]	; (15c0c <HandleUserInput+0x738>)
   15a54:	2200      	movs	r2, #0
   15a56:	701a      	strb	r2, [r3, #0]
   15a58:	e063      	b.n	15b22 <HandleUserInput+0x64e>
		} else {
			switch(auxControlType){
   15a5a:	4b6d      	ldr	r3, [pc, #436]	; (15c10 <HandleUserInput+0x73c>)
   15a5c:	781b      	ldrb	r3, [r3, #0]
   15a5e:	2b01      	cmp	r3, #1
   15a60:	d018      	beq.n	15a94 <HandleUserInput+0x5c0>
   15a62:	dc02      	bgt.n	15a6a <HandleUserInput+0x596>
   15a64:	2b00      	cmp	r3, #0
   15a66:	d003      	beq.n	15a70 <HandleUserInput+0x59c>
   15a68:	e05b      	b.n	15b22 <HandleUserInput+0x64e>
   15a6a:	2b02      	cmp	r3, #2
   15a6c:	d02b      	beq.n	15ac6 <HandleUserInput+0x5f2>

				if(AUX_OUTPUT == true && check_timer_expired(&AuxOnTime, (auxTimedDuration * 100)) && !lAppAuxButton)
					AUX_OUTPUT = false;
				break;
				case AUX_PATTERN:
				break;
   15a6e:	e058      	b.n	15b22 <HandleUserInput+0x64e>
				if(ButtonHeldTime > 500 && single_aux_control != PRESS_NONE){
   15a70:	4b68      	ldr	r3, [pc, #416]	; (15c14 <HandleUserInput+0x740>)
   15a72:	681a      	ldr	r2, [r3, #0]
   15a74:	23fa      	movs	r3, #250	; 0xfa
   15a76:	005b      	lsls	r3, r3, #1
   15a78:	429a      	cmp	r2, r3
   15a7a:	d907      	bls.n	15a8c <HandleUserInput+0x5b8>
   15a7c:	4b66      	ldr	r3, [pc, #408]	; (15c18 <HandleUserInput+0x744>)
   15a7e:	781b      	ldrb	r3, [r3, #0]
   15a80:	2b00      	cmp	r3, #0
   15a82:	d003      	beq.n	15a8c <HandleUserInput+0x5b8>
					AUX_OUTPUT = true;
   15a84:	4b61      	ldr	r3, [pc, #388]	; (15c0c <HandleUserInput+0x738>)
   15a86:	2201      	movs	r2, #1
   15a88:	701a      	strb	r2, [r3, #0]
				break;
   15a8a:	e04a      	b.n	15b22 <HandleUserInput+0x64e>
					AUX_OUTPUT = false;
   15a8c:	4b5f      	ldr	r3, [pc, #380]	; (15c0c <HandleUserInput+0x738>)
   15a8e:	2200      	movs	r2, #0
   15a90:	701a      	strb	r2, [r3, #0]
				break;
   15a92:	e046      	b.n	15b22 <HandleUserInput+0x64e>
				if(single_aux_control == ButtonPressType && single_aux_control != PRESS_NONE){
   15a94:	4b60      	ldr	r3, [pc, #384]	; (15c18 <HandleUserInput+0x744>)
   15a96:	781a      	ldrb	r2, [r3, #0]
   15a98:	4b52      	ldr	r3, [pc, #328]	; (15be4 <HandleUserInput+0x710>)
   15a9a:	781b      	ldrb	r3, [r3, #0]
   15a9c:	429a      	cmp	r2, r3
   15a9e:	d13d      	bne.n	15b1c <HandleUserInput+0x648>
   15aa0:	4b5d      	ldr	r3, [pc, #372]	; (15c18 <HandleUserInput+0x744>)
   15aa2:	781b      	ldrb	r3, [r3, #0]
   15aa4:	2b00      	cmp	r3, #0
   15aa6:	d039      	beq.n	15b1c <HandleUserInput+0x648>
					AUX_OUTPUT = !AUX_OUTPUT;
   15aa8:	4b58      	ldr	r3, [pc, #352]	; (15c0c <HandleUserInput+0x738>)
   15aaa:	781b      	ldrb	r3, [r3, #0]
   15aac:	1e5a      	subs	r2, r3, #1
   15aae:	4193      	sbcs	r3, r2
   15ab0:	b2db      	uxtb	r3, r3
   15ab2:	2201      	movs	r2, #1
   15ab4:	4053      	eors	r3, r2
   15ab6:	b2db      	uxtb	r3, r3
   15ab8:	1c1a      	adds	r2, r3, #0
   15aba:	2301      	movs	r3, #1
   15abc:	4013      	ands	r3, r2
   15abe:	b2da      	uxtb	r2, r3
   15ac0:	4b52      	ldr	r3, [pc, #328]	; (15c0c <HandleUserInput+0x738>)
   15ac2:	701a      	strb	r2, [r3, #0]
				break;
   15ac4:	e02a      	b.n	15b1c <HandleUserInput+0x648>
				if((single_aux_control == ButtonPressType && single_aux_control != PRESS_NONE)){
   15ac6:	4b54      	ldr	r3, [pc, #336]	; (15c18 <HandleUserInput+0x744>)
   15ac8:	781a      	ldrb	r2, [r3, #0]
   15aca:	4b46      	ldr	r3, [pc, #280]	; (15be4 <HandleUserInput+0x710>)
   15acc:	781b      	ldrb	r3, [r3, #0]
   15ace:	429a      	cmp	r2, r3
   15ad0:	d10b      	bne.n	15aea <HandleUserInput+0x616>
   15ad2:	4b51      	ldr	r3, [pc, #324]	; (15c18 <HandleUserInput+0x744>)
   15ad4:	781b      	ldrb	r3, [r3, #0]
   15ad6:	2b00      	cmp	r3, #0
   15ad8:	d007      	beq.n	15aea <HandleUserInput+0x616>
					AUX_OUTPUT = true;
   15ada:	4b4c      	ldr	r3, [pc, #304]	; (15c0c <HandleUserInput+0x738>)
   15adc:	2201      	movs	r2, #1
   15ade:	701a      	strb	r2, [r3, #0]
					AuxOnTime = millis();
   15ae0:	4b3d      	ldr	r3, [pc, #244]	; (15bd8 <HandleUserInput+0x704>)
   15ae2:	4798      	blx	r3
   15ae4:	0002      	movs	r2, r0
   15ae6:	4b4d      	ldr	r3, [pc, #308]	; (15c1c <HandleUserInput+0x748>)
   15ae8:	601a      	str	r2, [r3, #0]
				if(AUX_OUTPUT == true && check_timer_expired(&AuxOnTime, (auxTimedDuration * 100)) && !lAppAuxButton)
   15aea:	4b48      	ldr	r3, [pc, #288]	; (15c0c <HandleUserInput+0x738>)
   15aec:	781b      	ldrb	r3, [r3, #0]
   15aee:	2b00      	cmp	r3, #0
   15af0:	d016      	beq.n	15b20 <HandleUserInput+0x64c>
   15af2:	4b4b      	ldr	r3, [pc, #300]	; (15c20 <HandleUserInput+0x74c>)
   15af4:	781b      	ldrb	r3, [r3, #0]
   15af6:	001a      	movs	r2, r3
   15af8:	2364      	movs	r3, #100	; 0x64
   15afa:	4353      	muls	r3, r2
   15afc:	001a      	movs	r2, r3
   15afe:	4b47      	ldr	r3, [pc, #284]	; (15c1c <HandleUserInput+0x748>)
   15b00:	0011      	movs	r1, r2
   15b02:	0018      	movs	r0, r3
   15b04:	4b47      	ldr	r3, [pc, #284]	; (15c24 <HandleUserInput+0x750>)
   15b06:	4798      	blx	r3
   15b08:	1e03      	subs	r3, r0, #0
   15b0a:	d009      	beq.n	15b20 <HandleUserInput+0x64c>
   15b0c:	4b3e      	ldr	r3, [pc, #248]	; (15c08 <HandleUserInput+0x734>)
   15b0e:	781b      	ldrb	r3, [r3, #0]
   15b10:	2b00      	cmp	r3, #0
   15b12:	d105      	bne.n	15b20 <HandleUserInput+0x64c>
					AUX_OUTPUT = false;
   15b14:	4b3d      	ldr	r3, [pc, #244]	; (15c0c <HandleUserInput+0x738>)
   15b16:	2200      	movs	r2, #0
   15b18:	701a      	strb	r2, [r3, #0]
				break;
   15b1a:	e001      	b.n	15b20 <HandleUserInput+0x64c>
				break;
   15b1c:	46c0      	nop			; (mov r8, r8)
   15b1e:	e000      	b.n	15b22 <HandleUserInput+0x64e>
				break;
   15b20:	46c0      	nop			; (mov r8, r8)
			}
		}
		lAppAuxButton = AppAuxButton;
   15b22:	4b38      	ldr	r3, [pc, #224]	; (15c04 <HandleUserInput+0x730>)
   15b24:	781a      	ldrb	r2, [r3, #0]
   15b26:	4b38      	ldr	r3, [pc, #224]	; (15c08 <HandleUserInput+0x734>)
   15b28:	701a      	strb	r2, [r3, #0]

		setAux(AUX_OUTPUT);
   15b2a:	4b38      	ldr	r3, [pc, #224]	; (15c0c <HandleUserInput+0x738>)
   15b2c:	781b      	ldrb	r3, [r3, #0]
   15b2e:	0018      	movs	r0, r3
   15b30:	4b3d      	ldr	r3, [pc, #244]	; (15c28 <HandleUserInput+0x754>)
   15b32:	4798      	blx	r3
   15b34:	e002      	b.n	15b3c <HandleUserInput+0x668>
	}
	else{
		setAux(false);
   15b36:	2000      	movs	r0, #0
   15b38:	4b3b      	ldr	r3, [pc, #236]	; (15c28 <HandleUserInput+0x754>)
   15b3a:	4798      	blx	r3
	}

	/////////////   Handle the side, head, and tail lights   /////////////
	//////////////////////////////////////////////////////////////////////
	if(ButtonPressType != PRESS_NONE){
   15b3c:	4b29      	ldr	r3, [pc, #164]	; (15be4 <HandleUserInput+0x710>)
   15b3e:	781b      	ldrb	r3, [r3, #0]
   15b40:	2b00      	cmp	r3, #0
   15b42:	d100      	bne.n	15b46 <HandleUserInput+0x672>
   15b44:	e0e4      	b.n	15d10 <HandleUserInput+0x83c>
		//if(remote_type != REMOTE_UART_DUAL){ // If single axis remote is connected
			if(single_brights_control == ButtonPressType){
   15b46:	4b39      	ldr	r3, [pc, #228]	; (15c2c <HandleUserInput+0x758>)
   15b48:	781a      	ldrb	r2, [r3, #0]
   15b4a:	4b26      	ldr	r3, [pc, #152]	; (15be4 <HandleUserInput+0x710>)
   15b4c:	781b      	ldrb	r3, [r3, #0]
   15b4e:	429a      	cmp	r2, r3
   15b50:	d108      	bne.n	15b64 <HandleUserInput+0x690>
				BRIGHTS = !BRIGHTS;
   15b52:	4b37      	ldr	r3, [pc, #220]	; (15c30 <HandleUserInput+0x75c>)
   15b54:	781b      	ldrb	r3, [r3, #0]
   15b56:	425a      	negs	r2, r3
   15b58:	4153      	adcs	r3, r2
   15b5a:	b2db      	uxtb	r3, r3
   15b5c:	001a      	movs	r2, r3
   15b5e:	4b34      	ldr	r3, [pc, #208]	; (15c30 <HandleUserInput+0x75c>)
   15b60:	701a      	strb	r2, [r3, #0]
				SIDELIGHTS = true;
				RestoreTurnLights = false;
			}
		}*/
	}
}
   15b62:	e0d5      	b.n	15d10 <HandleUserInput+0x83c>
			else if(single_all_control == ButtonPressType){
   15b64:	4b33      	ldr	r3, [pc, #204]	; (15c34 <HandleUserInput+0x760>)
   15b66:	781a      	ldrb	r2, [r3, #0]
   15b68:	4b1e      	ldr	r3, [pc, #120]	; (15be4 <HandleUserInput+0x710>)
   15b6a:	781b      	ldrb	r3, [r3, #0]
   15b6c:	429a      	cmp	r2, r3
   15b6e:	d108      	bne.n	15b82 <HandleUserInput+0x6ae>
				LIGHTS_ON = !LIGHTS_ON;
   15b70:	4b31      	ldr	r3, [pc, #196]	; (15c38 <HandleUserInput+0x764>)
   15b72:	781b      	ldrb	r3, [r3, #0]
   15b74:	425a      	negs	r2, r3
   15b76:	4153      	adcs	r3, r2
   15b78:	b2db      	uxtb	r3, r3
   15b7a:	001a      	movs	r2, r3
   15b7c:	4b2e      	ldr	r3, [pc, #184]	; (15c38 <HandleUserInput+0x764>)
   15b7e:	701a      	strb	r2, [r3, #0]
}
   15b80:	e0c6      	b.n	15d10 <HandleUserInput+0x83c>
			else if(single_head_control == ButtonPressType){
   15b82:	4b2e      	ldr	r3, [pc, #184]	; (15c3c <HandleUserInput+0x768>)
   15b84:	781a      	ldrb	r2, [r3, #0]
   15b86:	4b17      	ldr	r3, [pc, #92]	; (15be4 <HandleUserInput+0x710>)
   15b88:	781b      	ldrb	r3, [r3, #0]
   15b8a:	429a      	cmp	r2, r3
   15b8c:	d165      	bne.n	15c5a <HandleUserInput+0x786>
				if(!LIGHTS_ON){
   15b8e:	4b2a      	ldr	r3, [pc, #168]	; (15c38 <HandleUserInput+0x764>)
   15b90:	781b      	ldrb	r3, [r3, #0]
   15b92:	2b00      	cmp	r3, #0
   15b94:	d109      	bne.n	15baa <HandleUserInput+0x6d6>
					HEADLIGHTS = true;
   15b96:	4b2a      	ldr	r3, [pc, #168]	; (15c40 <HandleUserInput+0x76c>)
   15b98:	2201      	movs	r2, #1
   15b9a:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
   15b9c:	4b29      	ldr	r3, [pc, #164]	; (15c44 <HandleUserInput+0x770>)
   15b9e:	2200      	movs	r2, #0
   15ba0:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
   15ba2:	4b25      	ldr	r3, [pc, #148]	; (15c38 <HandleUserInput+0x764>)
   15ba4:	2201      	movs	r2, #1
   15ba6:	701a      	strb	r2, [r3, #0]
}
   15ba8:	e0b2      	b.n	15d10 <HandleUserInput+0x83c>
				else if(SIDELIGHTS)
   15baa:	4b26      	ldr	r3, [pc, #152]	; (15c44 <HandleUserInput+0x770>)
   15bac:	781b      	ldrb	r3, [r3, #0]
   15bae:	2b00      	cmp	r3, #0
   15bb0:	d04a      	beq.n	15c48 <HandleUserInput+0x774>
				HEADLIGHTS = !HEADLIGHTS;
   15bb2:	4b23      	ldr	r3, [pc, #140]	; (15c40 <HandleUserInput+0x76c>)
   15bb4:	781b      	ldrb	r3, [r3, #0]
   15bb6:	425a      	negs	r2, r3
   15bb8:	4153      	adcs	r3, r2
   15bba:	b2db      	uxtb	r3, r3
   15bbc:	001a      	movs	r2, r3
   15bbe:	4b20      	ldr	r3, [pc, #128]	; (15c40 <HandleUserInput+0x76c>)
   15bc0:	701a      	strb	r2, [r3, #0]
}
   15bc2:	e0a5      	b.n	15d10 <HandleUserInput+0x83c>
   15bc4:	200003d5 	.word	0x200003d5
   15bc8:	200003d7 	.word	0x200003d7
   15bcc:	200003d6 	.word	0x200003d6
   15bd0:	20000404 	.word	0x20000404
   15bd4:	00009f95 	.word	0x00009f95
   15bd8:	00009f65 	.word	0x00009f65
   15bdc:	20000400 	.word	0x20000400
   15be0:	200003fc 	.word	0x200003fc
   15be4:	200003f5 	.word	0x200003f5
   15be8:	200003f7 	.word	0x200003f7
   15bec:	000005db 	.word	0x000005db
   15bf0:	200003ac 	.word	0x200003ac
   15bf4:	200003f6 	.word	0x200003f6
   15bf8:	200000fa 	.word	0x200000fa
   15bfc:	200003d2 	.word	0x200003d2
   15c00:	200003e6 	.word	0x200003e6
   15c04:	200003f3 	.word	0x200003f3
   15c08:	200003f4 	.word	0x200003f4
   15c0c:	200003e8 	.word	0x200003e8
   15c10:	200003ea 	.word	0x200003ea
   15c14:	200003f8 	.word	0x200003f8
   15c18:	200003ec 	.word	0x200003ec
   15c1c:	20000408 	.word	0x20000408
   15c20:	200003eb 	.word	0x200003eb
   15c24:	00009fbd 	.word	0x00009fbd
   15c28:	0000a599 	.word	0x0000a599
   15c2c:	200003f2 	.word	0x200003f2
   15c30:	200003b1 	.word	0x200003b1
   15c34:	200003ed 	.word	0x200003ed
   15c38:	200000d6 	.word	0x200000d6
   15c3c:	200003ee 	.word	0x200003ee
   15c40:	200003ad 	.word	0x200003ad
   15c44:	200000d5 	.word	0x200000d5
				LIGHTS_ON = !LIGHTS_ON;
   15c48:	4b33      	ldr	r3, [pc, #204]	; (15d18 <HandleUserInput+0x844>)
   15c4a:	781b      	ldrb	r3, [r3, #0]
   15c4c:	425a      	negs	r2, r3
   15c4e:	4153      	adcs	r3, r2
   15c50:	b2db      	uxtb	r3, r3
   15c52:	001a      	movs	r2, r3
   15c54:	4b30      	ldr	r3, [pc, #192]	; (15d18 <HandleUserInput+0x844>)
   15c56:	701a      	strb	r2, [r3, #0]
}
   15c58:	e05a      	b.n	15d10 <HandleUserInput+0x83c>
			else if(single_side_control == ButtonPressType){
   15c5a:	4b30      	ldr	r3, [pc, #192]	; (15d1c <HandleUserInput+0x848>)
   15c5c:	781a      	ldrb	r2, [r3, #0]
   15c5e:	4b30      	ldr	r3, [pc, #192]	; (15d20 <HandleUserInput+0x84c>)
   15c60:	781b      	ldrb	r3, [r3, #0]
   15c62:	429a      	cmp	r2, r3
   15c64:	d123      	bne.n	15cae <HandleUserInput+0x7da>
				if(!LIGHTS_ON){
   15c66:	4b2c      	ldr	r3, [pc, #176]	; (15d18 <HandleUserInput+0x844>)
   15c68:	781b      	ldrb	r3, [r3, #0]
   15c6a:	2b00      	cmp	r3, #0
   15c6c:	d109      	bne.n	15c82 <HandleUserInput+0x7ae>
					HEADLIGHTS = false;
   15c6e:	4b2d      	ldr	r3, [pc, #180]	; (15d24 <HandleUserInput+0x850>)
   15c70:	2200      	movs	r2, #0
   15c72:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = true;
   15c74:	4b2c      	ldr	r3, [pc, #176]	; (15d28 <HandleUserInput+0x854>)
   15c76:	2201      	movs	r2, #1
   15c78:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
   15c7a:	4b27      	ldr	r3, [pc, #156]	; (15d18 <HandleUserInput+0x844>)
   15c7c:	2201      	movs	r2, #1
   15c7e:	701a      	strb	r2, [r3, #0]
}
   15c80:	e046      	b.n	15d10 <HandleUserInput+0x83c>
				else if(HEADLIGHTS)
   15c82:	4b28      	ldr	r3, [pc, #160]	; (15d24 <HandleUserInput+0x850>)
   15c84:	781b      	ldrb	r3, [r3, #0]
   15c86:	2b00      	cmp	r3, #0
   15c88:	d008      	beq.n	15c9c <HandleUserInput+0x7c8>
				SIDELIGHTS = !SIDELIGHTS;
   15c8a:	4b27      	ldr	r3, [pc, #156]	; (15d28 <HandleUserInput+0x854>)
   15c8c:	781b      	ldrb	r3, [r3, #0]
   15c8e:	425a      	negs	r2, r3
   15c90:	4153      	adcs	r3, r2
   15c92:	b2db      	uxtb	r3, r3
   15c94:	001a      	movs	r2, r3
   15c96:	4b24      	ldr	r3, [pc, #144]	; (15d28 <HandleUserInput+0x854>)
   15c98:	701a      	strb	r2, [r3, #0]
}
   15c9a:	e039      	b.n	15d10 <HandleUserInput+0x83c>
				LIGHTS_ON = !LIGHTS_ON;
   15c9c:	4b1e      	ldr	r3, [pc, #120]	; (15d18 <HandleUserInput+0x844>)
   15c9e:	781b      	ldrb	r3, [r3, #0]
   15ca0:	425a      	negs	r2, r3
   15ca2:	4153      	adcs	r3, r2
   15ca4:	b2db      	uxtb	r3, r3
   15ca6:	001a      	movs	r2, r3
   15ca8:	4b1b      	ldr	r3, [pc, #108]	; (15d18 <HandleUserInput+0x844>)
   15caa:	701a      	strb	r2, [r3, #0]
}
   15cac:	e030      	b.n	15d10 <HandleUserInput+0x83c>
			else if(single_down_control == ButtonPressType){
   15cae:	4b1f      	ldr	r3, [pc, #124]	; (15d2c <HandleUserInput+0x858>)
   15cb0:	781a      	ldrb	r2, [r3, #0]
   15cb2:	4b1b      	ldr	r3, [pc, #108]	; (15d20 <HandleUserInput+0x84c>)
   15cb4:	781b      	ldrb	r3, [r3, #0]
   15cb6:	429a      	cmp	r2, r3
   15cb8:	d113      	bne.n	15ce2 <HandleUserInput+0x80e>
				if(light_mode == 0)
   15cba:	4b1d      	ldr	r3, [pc, #116]	; (15d30 <HandleUserInput+0x85c>)
   15cbc:	781b      	ldrb	r3, [r3, #0]
   15cbe:	2b00      	cmp	r3, #0
   15cc0:	d106      	bne.n	15cd0 <HandleUserInput+0x7fc>
					light_mode = light_modes - 1;
   15cc2:	4b1c      	ldr	r3, [pc, #112]	; (15d34 <HandleUserInput+0x860>)
   15cc4:	781b      	ldrb	r3, [r3, #0]
   15cc6:	3b01      	subs	r3, #1
   15cc8:	b2da      	uxtb	r2, r3
   15cca:	4b19      	ldr	r3, [pc, #100]	; (15d30 <HandleUserInput+0x85c>)
   15ccc:	701a      	strb	r2, [r3, #0]
   15cce:	e005      	b.n	15cdc <HandleUserInput+0x808>
					light_mode--;
   15cd0:	4b17      	ldr	r3, [pc, #92]	; (15d30 <HandleUserInput+0x85c>)
   15cd2:	781b      	ldrb	r3, [r3, #0]
   15cd4:	3b01      	subs	r3, #1
   15cd6:	b2da      	uxtb	r2, r3
   15cd8:	4b15      	ldr	r3, [pc, #84]	; (15d30 <HandleUserInput+0x85c>)
   15cda:	701a      	strb	r2, [r3, #0]
				save_led_data();
   15cdc:	4b16      	ldr	r3, [pc, #88]	; (15d38 <HandleUserInput+0x864>)
   15cde:	4798      	blx	r3
}
   15ce0:	e016      	b.n	15d10 <HandleUserInput+0x83c>
			else if(single_up_control == ButtonPressType){
   15ce2:	4b16      	ldr	r3, [pc, #88]	; (15d3c <HandleUserInput+0x868>)
   15ce4:	781a      	ldrb	r2, [r3, #0]
   15ce6:	4b0e      	ldr	r3, [pc, #56]	; (15d20 <HandleUserInput+0x84c>)
   15ce8:	781b      	ldrb	r3, [r3, #0]
   15cea:	429a      	cmp	r2, r3
   15cec:	d110      	bne.n	15d10 <HandleUserInput+0x83c>
				light_mode++;
   15cee:	4b10      	ldr	r3, [pc, #64]	; (15d30 <HandleUserInput+0x85c>)
   15cf0:	781b      	ldrb	r3, [r3, #0]
   15cf2:	3301      	adds	r3, #1
   15cf4:	b2da      	uxtb	r2, r3
   15cf6:	4b0e      	ldr	r3, [pc, #56]	; (15d30 <HandleUserInput+0x85c>)
   15cf8:	701a      	strb	r2, [r3, #0]
				if(light_mode >= light_modes)
   15cfa:	4b0d      	ldr	r3, [pc, #52]	; (15d30 <HandleUserInput+0x85c>)
   15cfc:	781a      	ldrb	r2, [r3, #0]
   15cfe:	4b0d      	ldr	r3, [pc, #52]	; (15d34 <HandleUserInput+0x860>)
   15d00:	781b      	ldrb	r3, [r3, #0]
   15d02:	429a      	cmp	r2, r3
   15d04:	d302      	bcc.n	15d0c <HandleUserInput+0x838>
					light_mode = 0;
   15d06:	4b0a      	ldr	r3, [pc, #40]	; (15d30 <HandleUserInput+0x85c>)
   15d08:	2200      	movs	r2, #0
   15d0a:	701a      	strb	r2, [r3, #0]
				save_led_data();
   15d0c:	4b0a      	ldr	r3, [pc, #40]	; (15d38 <HandleUserInput+0x864>)
   15d0e:	4798      	blx	r3
}
   15d10:	46c0      	nop			; (mov r8, r8)
   15d12:	46bd      	mov	sp, r7
   15d14:	b005      	add	sp, #20
   15d16:	bd90      	pop	{r4, r7, pc}
   15d18:	200000d6 	.word	0x200000d6
   15d1c:	200003ef 	.word	0x200003ef
   15d20:	200003f5 	.word	0x200003f5
   15d24:	200003ad 	.word	0x200003ad
   15d28:	200000d5 	.word	0x200000d5
   15d2c:	200003f1 	.word	0x200003f1
   15d30:	2000003d 	.word	0x2000003d
   15d34:	2000003c 	.word	0x2000003c
   15d38:	00013ef5 	.word	0x00013ef5
   15d3c:	200003f0 	.word	0x200003f0

00015d40 <HandleAppRemote>:

void HandleAppRemote(){
   15d40:	b580      	push	{r7, lr}
   15d42:	b082      	sub	sp, #8
   15d44:	af00      	add	r7, sp, #0
	send_chuck_struct.js_x = 0xFF/2;
   15d46:	4b38      	ldr	r3, [pc, #224]	; (15e28 <HandleAppRemote+0xe8>)
   15d48:	227f      	movs	r2, #127	; 0x7f
   15d4a:	701a      	strb	r2, [r3, #0]
	send_chuck_struct.bt_z = false;
   15d4c:	4b36      	ldr	r3, [pc, #216]	; (15e28 <HandleAppRemote+0xe8>)
   15d4e:	2200      	movs	r2, #0
   15d50:	725a      	strb	r2, [r3, #9]
	send_chuck_struct.bt_c = false;
   15d52:	4b35      	ldr	r3, [pc, #212]	; (15e28 <HandleAppRemote+0xe8>)
   15d54:	2200      	movs	r2, #0
   15d56:	721a      	strb	r2, [r3, #8]
	send_chuck_struct.acc_x = 0;
   15d58:	4b33      	ldr	r3, [pc, #204]	; (15e28 <HandleAppRemote+0xe8>)
   15d5a:	2200      	movs	r2, #0
   15d5c:	805a      	strh	r2, [r3, #2]
	send_chuck_struct.acc_y = 0;
   15d5e:	4b32      	ldr	r3, [pc, #200]	; (15e28 <HandleAppRemote+0xe8>)
   15d60:	2200      	movs	r2, #0
   15d62:	809a      	strh	r2, [r3, #4]
	send_chuck_struct.acc_z = 0;
   15d64:	4b30      	ldr	r3, [pc, #192]	; (15e28 <HandleAppRemote+0xe8>)
   15d66:	2200      	movs	r2, #0
   15d68:	80da      	strh	r2, [r3, #6]
	
	uint32_t app_remote_soft_timeout = 100;
   15d6a:	2364      	movs	r3, #100	; 0x64
   15d6c:	607b      	str	r3, [r7, #4]
	uint32_t app_remote_hard_timeout = 500;
   15d6e:	23fa      	movs	r3, #250	; 0xfa
   15d70:	005b      	lsls	r3, r3, #1
   15d72:	603b      	str	r3, [r7, #0]
	static uint32_t app_remote_time = 0;

	if(NEW_REMOTE_DATA){
   15d74:	4b2d      	ldr	r3, [pc, #180]	; (15e2c <HandleAppRemote+0xec>)
   15d76:	781b      	ldrb	r3, [r3, #0]
   15d78:	2b00      	cmp	r3, #0
   15d7a:	d014      	beq.n	15da6 <HandleAppRemote+0x66>
		send_chuck_struct.js_y = remote_y = AppRemoteY;
   15d7c:	4b2c      	ldr	r3, [pc, #176]	; (15e30 <HandleAppRemote+0xf0>)
   15d7e:	781a      	ldrb	r2, [r3, #0]
   15d80:	4b2c      	ldr	r3, [pc, #176]	; (15e34 <HandleAppRemote+0xf4>)
   15d82:	701a      	strb	r2, [r3, #0]
   15d84:	4b2b      	ldr	r3, [pc, #172]	; (15e34 <HandleAppRemote+0xf4>)
   15d86:	781b      	ldrb	r3, [r3, #0]
   15d88:	b25a      	sxtb	r2, r3
   15d8a:	4b27      	ldr	r3, [pc, #156]	; (15e28 <HandleAppRemote+0xe8>)
   15d8c:	705a      	strb	r2, [r3, #1]
		app_remote_time = millis();
   15d8e:	4b2a      	ldr	r3, [pc, #168]	; (15e38 <HandleAppRemote+0xf8>)
   15d90:	4798      	blx	r3
   15d92:	0002      	movs	r2, r0
   15d94:	4b29      	ldr	r3, [pc, #164]	; (15e3c <HandleAppRemote+0xfc>)
   15d96:	601a      	str	r2, [r3, #0]
		NEW_REMOTE_DATA = false;
   15d98:	4b24      	ldr	r3, [pc, #144]	; (15e2c <HandleAppRemote+0xec>)
   15d9a:	2200      	movs	r2, #0
   15d9c:	701a      	strb	r2, [r3, #0]
		SEND_VESC_CHUCK = true;
   15d9e:	4b28      	ldr	r3, [pc, #160]	; (15e40 <HandleAppRemote+0x100>)
   15da0:	2201      	movs	r2, #1
   15da2:	701a      	strb	r2, [r3, #0]
		SEND_VESC_CHUCK = true;
	}
	else{
		SEND_VESC_CHUCK = false;
	}
}
   15da4:	e03c      	b.n	15e20 <HandleAppRemote+0xe0>
	} else if(SEND_VESC_CHUCK && !check_timer_expired(&app_remote_time, app_remote_soft_timeout)){
   15da6:	4b26      	ldr	r3, [pc, #152]	; (15e40 <HandleAppRemote+0x100>)
   15da8:	781b      	ldrb	r3, [r3, #0]
   15daa:	2b00      	cmp	r3, #0
   15dac:	d019      	beq.n	15de2 <HandleAppRemote+0xa2>
   15dae:	687a      	ldr	r2, [r7, #4]
   15db0:	4b22      	ldr	r3, [pc, #136]	; (15e3c <HandleAppRemote+0xfc>)
   15db2:	0011      	movs	r1, r2
   15db4:	0018      	movs	r0, r3
   15db6:	4b23      	ldr	r3, [pc, #140]	; (15e44 <HandleAppRemote+0x104>)
   15db8:	4798      	blx	r3
   15dba:	0003      	movs	r3, r0
   15dbc:	001a      	movs	r2, r3
   15dbe:	2301      	movs	r3, #1
   15dc0:	4053      	eors	r3, r2
   15dc2:	b2db      	uxtb	r3, r3
   15dc4:	2b00      	cmp	r3, #0
   15dc6:	d00c      	beq.n	15de2 <HandleAppRemote+0xa2>
		send_chuck_struct.js_y = remote_y = AppRemoteY;
   15dc8:	4b19      	ldr	r3, [pc, #100]	; (15e30 <HandleAppRemote+0xf0>)
   15dca:	781a      	ldrb	r2, [r3, #0]
   15dcc:	4b19      	ldr	r3, [pc, #100]	; (15e34 <HandleAppRemote+0xf4>)
   15dce:	701a      	strb	r2, [r3, #0]
   15dd0:	4b18      	ldr	r3, [pc, #96]	; (15e34 <HandleAppRemote+0xf4>)
   15dd2:	781b      	ldrb	r3, [r3, #0]
   15dd4:	b25a      	sxtb	r2, r3
   15dd6:	4b14      	ldr	r3, [pc, #80]	; (15e28 <HandleAppRemote+0xe8>)
   15dd8:	705a      	strb	r2, [r3, #1]
		SEND_VESC_CHUCK = true;
   15dda:	4b19      	ldr	r3, [pc, #100]	; (15e40 <HandleAppRemote+0x100>)
   15ddc:	2201      	movs	r2, #1
   15dde:	701a      	strb	r2, [r3, #0]
   15de0:	e01e      	b.n	15e20 <HandleAppRemote+0xe0>
	} else if(SEND_VESC_CHUCK && !check_timer_expired(&app_remote_time, app_remote_hard_timeout)){
   15de2:	4b17      	ldr	r3, [pc, #92]	; (15e40 <HandleAppRemote+0x100>)
   15de4:	781b      	ldrb	r3, [r3, #0]
   15de6:	2b00      	cmp	r3, #0
   15de8:	d016      	beq.n	15e18 <HandleAppRemote+0xd8>
   15dea:	683a      	ldr	r2, [r7, #0]
   15dec:	4b13      	ldr	r3, [pc, #76]	; (15e3c <HandleAppRemote+0xfc>)
   15dee:	0011      	movs	r1, r2
   15df0:	0018      	movs	r0, r3
   15df2:	4b14      	ldr	r3, [pc, #80]	; (15e44 <HandleAppRemote+0x104>)
   15df4:	4798      	blx	r3
   15df6:	0003      	movs	r3, r0
   15df8:	001a      	movs	r2, r3
   15dfa:	2301      	movs	r3, #1
   15dfc:	4053      	eors	r3, r2
   15dfe:	b2db      	uxtb	r3, r3
   15e00:	2b00      	cmp	r3, #0
   15e02:	d009      	beq.n	15e18 <HandleAppRemote+0xd8>
		send_chuck_struct.js_y = remote_y = 0xFF/2;
   15e04:	4b0b      	ldr	r3, [pc, #44]	; (15e34 <HandleAppRemote+0xf4>)
   15e06:	227f      	movs	r2, #127	; 0x7f
   15e08:	701a      	strb	r2, [r3, #0]
   15e0a:	4b07      	ldr	r3, [pc, #28]	; (15e28 <HandleAppRemote+0xe8>)
   15e0c:	227f      	movs	r2, #127	; 0x7f
   15e0e:	705a      	strb	r2, [r3, #1]
		SEND_VESC_CHUCK = true;
   15e10:	4b0b      	ldr	r3, [pc, #44]	; (15e40 <HandleAppRemote+0x100>)
   15e12:	2201      	movs	r2, #1
   15e14:	701a      	strb	r2, [r3, #0]
   15e16:	e003      	b.n	15e20 <HandleAppRemote+0xe0>
		SEND_VESC_CHUCK = false;
   15e18:	4b09      	ldr	r3, [pc, #36]	; (15e40 <HandleAppRemote+0x100>)
   15e1a:	2200      	movs	r2, #0
   15e1c:	701a      	strb	r2, [r3, #0]
}
   15e1e:	e7ff      	b.n	15e20 <HandleAppRemote+0xe0>
   15e20:	46c0      	nop			; (mov r8, r8)
   15e22:	46bd      	mov	sp, r7
   15e24:	b002      	add	sp, #8
   15e26:	bd80      	pop	{r7, pc}
   15e28:	200005bc 	.word	0x200005bc
   15e2c:	200003e9 	.word	0x200003e9
   15e30:	200000f9 	.word	0x200000f9
   15e34:	200003d3 	.word	0x200003d3
   15e38:	00009f65 	.word	0x00009f65
   15e3c:	200004e4 	.word	0x200004e4
   15e40:	2000043c 	.word	0x2000043c
   15e44:	00009fbd 	.word	0x00009fbd

00015e48 <configure_ble_usart>:
struct ble_packet ble_recieve_packet;


// Configure SERCOM5 as USART for BLE module
void configure_ble_usart(int baud)
{
   15e48:	b580      	push	{r7, lr}
   15e4a:	b092      	sub	sp, #72	; 0x48
   15e4c:	af00      	add	r7, sp, #0
   15e4e:	6078      	str	r0, [r7, #4]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
   15e50:	2308      	movs	r3, #8
   15e52:	18fb      	adds	r3, r7, r3
   15e54:	0018      	movs	r0, r3
   15e56:	4b17      	ldr	r3, [pc, #92]	; (15eb4 <configure_ble_usart+0x6c>)
   15e58:	4798      	blx	r3
	config_usart.baudrate    = baud;
   15e5a:	687a      	ldr	r2, [r7, #4]
   15e5c:	2308      	movs	r3, #8
   15e5e:	18fb      	adds	r3, r7, r3
   15e60:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
   15e62:	2308      	movs	r3, #8
   15e64:	18fb      	adds	r3, r7, r3
   15e66:	22c4      	movs	r2, #196	; 0xc4
   15e68:	0392      	lsls	r2, r2, #14
   15e6a:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
   15e6c:	2308      	movs	r3, #8
   15e6e:	18fb      	adds	r3, r7, r3
   15e70:	2201      	movs	r2, #1
   15e72:	4252      	negs	r2, r2
   15e74:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
   15e76:	2308      	movs	r3, #8
   15e78:	18fb      	adds	r3, r7, r3
   15e7a:	2201      	movs	r2, #1
   15e7c:	4252      	negs	r2, r2
   15e7e:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_PA20C_SERCOM5_PAD2;
   15e80:	2308      	movs	r3, #8
   15e82:	18fb      	adds	r3, r7, r3
   15e84:	4a0c      	ldr	r2, [pc, #48]	; (15eb8 <configure_ble_usart+0x70>)
   15e86:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PA21C_SERCOM5_PAD3;
   15e88:	2308      	movs	r3, #8
   15e8a:	18fb      	adds	r3, r7, r3
   15e8c:	4a0b      	ldr	r2, [pc, #44]	; (15ebc <configure_ble_usart+0x74>)
   15e8e:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&ble_usart,SERCOM5, &config_usart) != STATUS_OK)
   15e90:	46c0      	nop			; (mov r8, r8)
   15e92:	2308      	movs	r3, #8
   15e94:	18fa      	adds	r2, r7, r3
   15e96:	490a      	ldr	r1, [pc, #40]	; (15ec0 <configure_ble_usart+0x78>)
   15e98:	4b0a      	ldr	r3, [pc, #40]	; (15ec4 <configure_ble_usart+0x7c>)
   15e9a:	0018      	movs	r0, r3
   15e9c:	4b0a      	ldr	r3, [pc, #40]	; (15ec8 <configure_ble_usart+0x80>)
   15e9e:	4798      	blx	r3
   15ea0:	1e03      	subs	r3, r0, #0
   15ea2:	d1f6      	bne.n	15e92 <configure_ble_usart+0x4a>
	{}
	usart_enable(&ble_usart);
   15ea4:	4b07      	ldr	r3, [pc, #28]	; (15ec4 <configure_ble_usart+0x7c>)
   15ea6:	0018      	movs	r0, r3
   15ea8:	4b08      	ldr	r3, [pc, #32]	; (15ecc <configure_ble_usart+0x84>)
   15eaa:	4798      	blx	r3
}
   15eac:	46c0      	nop			; (mov r8, r8)
   15eae:	46bd      	mov	sp, r7
   15eb0:	b012      	add	sp, #72	; 0x48
   15eb2:	bd80      	pop	{r7, pc}
   15eb4:	00009ca1 	.word	0x00009ca1
   15eb8:	00140002 	.word	0x00140002
   15ebc:	00150002 	.word	0x00150002
   15ec0:	42001c00 	.word	0x42001c00
   15ec4:	200006fc 	.word	0x200006fc
   15ec8:	000060e5 	.word	0x000060e5
   15ecc:	00009d61 	.word	0x00009d61

00015ed0 <configure_BLE_module>:

void configure_BLE_module()
{
   15ed0:	b590      	push	{r4, r7, lr}
   15ed2:	b09d      	sub	sp, #116	; 0x74
   15ed4:	af00      	add	r7, sp, #0
	int baud = 0;
   15ed6:	2300      	movs	r3, #0
   15ed8:	66fb      	str	r3, [r7, #108]	; 0x6c
	int bauds[5] = {9600, 19200, 38400, 57600, 115200};
   15eda:	2330      	movs	r3, #48	; 0x30
   15edc:	18fb      	adds	r3, r7, r3
   15ede:	4a8a      	ldr	r2, [pc, #552]	; (16108 <configure_BLE_module+0x238>)
   15ee0:	ca13      	ldmia	r2!, {r0, r1, r4}
   15ee2:	c313      	stmia	r3!, {r0, r1, r4}
   15ee4:	ca03      	ldmia	r2!, {r0, r1}
   15ee6:	c303      	stmia	r3!, {r0, r1}
	uint32_t ble_config_time = millis();
   15ee8:	4b88      	ldr	r3, [pc, #544]	; (1610c <configure_BLE_module+0x23c>)
   15eea:	4798      	blx	r3
   15eec:	0003      	movs	r3, r0
   15eee:	62fb      	str	r3, [r7, #44]	; 0x2c
	static uint32_t ble_config_timeout = 2000;

	while(1){
		if(check_timer_expired(&ble_config_time, ble_config_timeout)){
   15ef0:	4b87      	ldr	r3, [pc, #540]	; (16110 <configure_BLE_module+0x240>)
   15ef2:	681a      	ldr	r2, [r3, #0]
   15ef4:	232c      	movs	r3, #44	; 0x2c
   15ef6:	18fb      	adds	r3, r7, r3
   15ef8:	0011      	movs	r1, r2
   15efa:	0018      	movs	r0, r3
   15efc:	4b85      	ldr	r3, [pc, #532]	; (16114 <configure_BLE_module+0x244>)
   15efe:	4798      	blx	r3
   15f00:	1e03      	subs	r3, r0, #0
   15f02:	d017      	beq.n	15f34 <configure_BLE_module+0x64>
			configure_ble_usart(BLE_BAUD);
   15f04:	23e1      	movs	r3, #225	; 0xe1
   15f06:	025b      	lsls	r3, r3, #9
   15f08:	0018      	movs	r0, r3
   15f0a:	4b83      	ldr	r3, [pc, #524]	; (16118 <configure_BLE_module+0x248>)
   15f0c:	4798      	blx	r3
			for(int i = 0; i < 5000; ++i);
   15f0e:	2300      	movs	r3, #0
   15f10:	66bb      	str	r3, [r7, #104]	; 0x68
   15f12:	e002      	b.n	15f1a <configure_BLE_module+0x4a>
   15f14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   15f16:	3301      	adds	r3, #1
   15f18:	66bb      	str	r3, [r7, #104]	; 0x68
   15f1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   15f1c:	4a7f      	ldr	r2, [pc, #508]	; (1611c <configure_BLE_module+0x24c>)
   15f1e:	4293      	cmp	r3, r2
   15f20:	ddf8      	ble.n	15f14 <configure_BLE_module+0x44>
			usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
   15f22:	2304      	movs	r3, #4
   15f24:	33ff      	adds	r3, #255	; 0xff
   15f26:	001a      	movs	r2, r3
   15f28:	497d      	ldr	r1, [pc, #500]	; (16120 <configure_BLE_module+0x250>)
   15f2a:	4b7e      	ldr	r3, [pc, #504]	; (16124 <configure_BLE_module+0x254>)
   15f2c:	0018      	movs	r0, r3
   15f2e:	4b7e      	ldr	r3, [pc, #504]	; (16128 <configure_BLE_module+0x258>)
   15f30:	4798      	blx	r3
			break;
   15f32:	e0e4      	b.n	160fe <configure_BLE_module+0x22e>
		}
		
		configure_ble_usart(bauds[baud]);
   15f34:	2330      	movs	r3, #48	; 0x30
   15f36:	18fb      	adds	r3, r7, r3
   15f38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   15f3a:	0092      	lsls	r2, r2, #2
   15f3c:	58d3      	ldr	r3, [r2, r3]
   15f3e:	0018      	movs	r0, r3
   15f40:	4b75      	ldr	r3, [pc, #468]	; (16118 <configure_BLE_module+0x248>)
   15f42:	4798      	blx	r3
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
   15f44:	2304      	movs	r3, #4
   15f46:	33ff      	adds	r3, #255	; 0xff
   15f48:	001a      	movs	r2, r3
   15f4a:	4975      	ldr	r1, [pc, #468]	; (16120 <configure_BLE_module+0x250>)
   15f4c:	4b75      	ldr	r3, [pc, #468]	; (16124 <configure_BLE_module+0x254>)
   15f4e:	0018      	movs	r0, r3
   15f50:	4b75      	ldr	r3, [pc, #468]	; (16128 <configure_BLE_module+0x258>)
   15f52:	4798      	blx	r3

		baud += 1;
   15f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   15f56:	3301      	adds	r3, #1
   15f58:	66fb      	str	r3, [r7, #108]	; 0x6c
		if(baud > 4)
   15f5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   15f5c:	2b04      	cmp	r3, #4
   15f5e:	dd01      	ble.n	15f64 <configure_BLE_module+0x94>
		baud = 0;
   15f60:	2300      	movs	r3, #0
   15f62:	66fb      	str	r3, [r7, #108]	; 0x6c
		
		for(int i = 0; i < 10000; ++i);
   15f64:	2300      	movs	r3, #0
   15f66:	667b      	str	r3, [r7, #100]	; 0x64
   15f68:	e002      	b.n	15f70 <configure_BLE_module+0xa0>
   15f6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   15f6c:	3301      	adds	r3, #1
   15f6e:	667b      	str	r3, [r7, #100]	; 0x64
   15f70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   15f72:	4a6e      	ldr	r2, [pc, #440]	; (1612c <configure_BLE_module+0x25c>)
   15f74:	4293      	cmp	r3, r2
   15f76:	ddf8      	ble.n	15f6a <configure_BLE_module+0x9a>
		else if(BLE_BAUD == 38400)
		strcpy(string1,"AT+BAUD2");
		else if(BLE_BAUD == 57600)
		strcpy(string1,"AT+BAUD3");
		else if(BLE_BAUD == 115200)
		strcpy(string1,"AT+BAUD4");
   15f78:	2324      	movs	r3, #36	; 0x24
   15f7a:	18fb      	adds	r3, r7, r3
   15f7c:	4a6c      	ldr	r2, [pc, #432]	; (16130 <configure_BLE_module+0x260>)
   15f7e:	ca03      	ldmia	r2!, {r0, r1}
   15f80:	c303      	stmia	r3!, {r0, r1}
   15f82:	7812      	ldrb	r2, [r2, #0]
   15f84:	701a      	strb	r2, [r3, #0]
		OK_EXPECTED = true;
   15f86:	4b6b      	ldr	r3, [pc, #428]	; (16134 <configure_BLE_module+0x264>)
   15f88:	2201      	movs	r2, #1
   15f8a:	701a      	strb	r2, [r3, #0]
		while(usart_write_buffer_wait(&ble_usart, string1, sizeof(string1))!=STATUS_OK){}
   15f8c:	46c0      	nop			; (mov r8, r8)
   15f8e:	2324      	movs	r3, #36	; 0x24
   15f90:	18f9      	adds	r1, r7, r3
   15f92:	4b64      	ldr	r3, [pc, #400]	; (16124 <configure_BLE_module+0x254>)
   15f94:	2208      	movs	r2, #8
   15f96:	0018      	movs	r0, r3
   15f98:	4b67      	ldr	r3, [pc, #412]	; (16138 <configure_BLE_module+0x268>)
   15f9a:	4798      	blx	r3
   15f9c:	1e03      	subs	r3, r0, #0
   15f9e:	d1f6      	bne.n	15f8e <configure_BLE_module+0xbe>
		for(int i = 0; i < 25000; ++i);
   15fa0:	2300      	movs	r3, #0
   15fa2:	663b      	str	r3, [r7, #96]	; 0x60
   15fa4:	e002      	b.n	15fac <configure_BLE_module+0xdc>
   15fa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   15fa8:	3301      	adds	r3, #1
   15faa:	663b      	str	r3, [r7, #96]	; 0x60
   15fac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   15fae:	4a63      	ldr	r2, [pc, #396]	; (1613c <configure_BLE_module+0x26c>)
   15fb0:	4293      	cmp	r3, r2
   15fb2:	ddf8      	ble.n	15fa6 <configure_BLE_module+0xd6>
		
		OK_EXPECTED = true;
   15fb4:	4b5f      	ldr	r3, [pc, #380]	; (16134 <configure_BLE_module+0x264>)
   15fb6:	2201      	movs	r2, #1
   15fb8:	701a      	strb	r2, [r3, #0]
		uint8_t string2[14] = "AT+NAMETelTail";
   15fba:	2314      	movs	r3, #20
   15fbc:	18fb      	adds	r3, r7, r3
   15fbe:	4a60      	ldr	r2, [pc, #384]	; (16140 <configure_BLE_module+0x270>)
   15fc0:	ca13      	ldmia	r2!, {r0, r1, r4}
   15fc2:	c313      	stmia	r3!, {r0, r1, r4}
   15fc4:	8812      	ldrh	r2, [r2, #0]
   15fc6:	801a      	strh	r2, [r3, #0]
		while(usart_write_buffer_wait(&ble_usart, string2, sizeof(string2))!=STATUS_OK){}
   15fc8:	46c0      	nop			; (mov r8, r8)
   15fca:	2314      	movs	r3, #20
   15fcc:	18f9      	adds	r1, r7, r3
   15fce:	4b55      	ldr	r3, [pc, #340]	; (16124 <configure_BLE_module+0x254>)
   15fd0:	220e      	movs	r2, #14
   15fd2:	0018      	movs	r0, r3
   15fd4:	4b58      	ldr	r3, [pc, #352]	; (16138 <configure_BLE_module+0x268>)
   15fd6:	4798      	blx	r3
   15fd8:	1e03      	subs	r3, r0, #0
   15fda:	d1f6      	bne.n	15fca <configure_BLE_module+0xfa>
		for(int i = 0; i < 25000; ++i);
   15fdc:	2300      	movs	r3, #0
   15fde:	65fb      	str	r3, [r7, #92]	; 0x5c
   15fe0:	e002      	b.n	15fe8 <configure_BLE_module+0x118>
   15fe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   15fe4:	3301      	adds	r3, #1
   15fe6:	65fb      	str	r3, [r7, #92]	; 0x5c
   15fe8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   15fea:	4a54      	ldr	r2, [pc, #336]	; (1613c <configure_BLE_module+0x26c>)
   15fec:	4293      	cmp	r3, r2
   15fee:	ddf8      	ble.n	15fe2 <configure_BLE_module+0x112>
		
		OK_EXPECTED = true;
   15ff0:	4b50      	ldr	r3, [pc, #320]	; (16134 <configure_BLE_module+0x264>)
   15ff2:	2201      	movs	r2, #1
   15ff4:	701a      	strb	r2, [r3, #0]
		uint8_t string3[8] = "AT+POWE3"; // Default = 2
   15ff6:	230c      	movs	r3, #12
   15ff8:	18fb      	adds	r3, r7, r3
   15ffa:	4a52      	ldr	r2, [pc, #328]	; (16144 <configure_BLE_module+0x274>)
   15ffc:	ca03      	ldmia	r2!, {r0, r1}
   15ffe:	c303      	stmia	r3!, {r0, r1}
		while(usart_write_buffer_wait(&ble_usart, string3, sizeof(string3))!=STATUS_OK){}
   16000:	46c0      	nop			; (mov r8, r8)
   16002:	230c      	movs	r3, #12
   16004:	18f9      	adds	r1, r7, r3
   16006:	4b47      	ldr	r3, [pc, #284]	; (16124 <configure_BLE_module+0x254>)
   16008:	2208      	movs	r2, #8
   1600a:	0018      	movs	r0, r3
   1600c:	4b4a      	ldr	r3, [pc, #296]	; (16138 <configure_BLE_module+0x268>)
   1600e:	4798      	blx	r3
   16010:	1e03      	subs	r3, r0, #0
   16012:	d1f6      	bne.n	16002 <configure_BLE_module+0x132>
		for(int i = 0; i < 25000; ++i);
   16014:	2300      	movs	r3, #0
   16016:	65bb      	str	r3, [r7, #88]	; 0x58
   16018:	e002      	b.n	16020 <configure_BLE_module+0x150>
   1601a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   1601c:	3301      	adds	r3, #1
   1601e:	65bb      	str	r3, [r7, #88]	; 0x58
   16020:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   16022:	4a46      	ldr	r2, [pc, #280]	; (1613c <configure_BLE_module+0x26c>)
   16024:	4293      	cmp	r3, r2
   16026:	ddf8      	ble.n	1601a <configure_BLE_module+0x14a>
		
		read_ble_packet();
   16028:	4b47      	ldr	r3, [pc, #284]	; (16148 <configure_BLE_module+0x278>)
   1602a:	4798      	blx	r3
		if(!BLE_CONFIGURED){
   1602c:	4b47      	ldr	r3, [pc, #284]	; (1614c <configure_BLE_module+0x27c>)
   1602e:	781b      	ldrb	r3, [r3, #0]
   16030:	2201      	movs	r2, #1
   16032:	4053      	eors	r3, r2
   16034:	b2db      	uxtb	r3, r3
   16036:	2b00      	cmp	r3, #0
   16038:	d00e      	beq.n	16058 <configure_BLE_module+0x188>
			usart_disable(&ble_usart);
   1603a:	4b3a      	ldr	r3, [pc, #232]	; (16124 <configure_BLE_module+0x254>)
   1603c:	0018      	movs	r0, r3
   1603e:	4b44      	ldr	r3, [pc, #272]	; (16150 <configure_BLE_module+0x280>)
   16040:	4798      	blx	r3
			for(int i = 0; i < 10000; ++i);
   16042:	2300      	movs	r3, #0
   16044:	657b      	str	r3, [r7, #84]	; 0x54
   16046:	e002      	b.n	1604e <configure_BLE_module+0x17e>
   16048:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1604a:	3301      	adds	r3, #1
   1604c:	657b      	str	r3, [r7, #84]	; 0x54
   1604e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   16050:	4a36      	ldr	r2, [pc, #216]	; (1612c <configure_BLE_module+0x25c>)
   16052:	4293      	cmp	r3, r2
   16054:	ddf8      	ble.n	16048 <configure_BLE_module+0x178>
	while(1){
   16056:	e74b      	b.n	15ef0 <configure_BLE_module+0x20>
		}
		else{
			uint8_t string4[8] = "AT+RESET";
   16058:	1d3b      	adds	r3, r7, #4
   1605a:	4a3e      	ldr	r2, [pc, #248]	; (16154 <configure_BLE_module+0x284>)
   1605c:	ca03      	ldmia	r2!, {r0, r1}
   1605e:	c303      	stmia	r3!, {r0, r1}
			while(usart_write_buffer_wait(&ble_usart, string4, sizeof(string4))!=STATUS_OK){}
   16060:	46c0      	nop			; (mov r8, r8)
   16062:	1d39      	adds	r1, r7, #4
   16064:	4b2f      	ldr	r3, [pc, #188]	; (16124 <configure_BLE_module+0x254>)
   16066:	2208      	movs	r2, #8
   16068:	0018      	movs	r0, r3
   1606a:	4b33      	ldr	r3, [pc, #204]	; (16138 <configure_BLE_module+0x268>)
   1606c:	4798      	blx	r3
   1606e:	1e03      	subs	r3, r0, #0
   16070:	d1f7      	bne.n	16062 <configure_BLE_module+0x192>
			for(int i = 0; i < 25000; ++i);
   16072:	2300      	movs	r3, #0
   16074:	653b      	str	r3, [r7, #80]	; 0x50
   16076:	e002      	b.n	1607e <configure_BLE_module+0x1ae>
   16078:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   1607a:	3301      	adds	r3, #1
   1607c:	653b      	str	r3, [r7, #80]	; 0x50
   1607e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   16080:	4a2e      	ldr	r2, [pc, #184]	; (1613c <configure_BLE_module+0x26c>)
   16082:	4293      	cmp	r3, r2
   16084:	ddf8      	ble.n	16078 <configure_BLE_module+0x1a8>
			usart_disable(&ble_usart);
   16086:	4b27      	ldr	r3, [pc, #156]	; (16124 <configure_BLE_module+0x254>)
   16088:	0018      	movs	r0, r3
   1608a:	4b31      	ldr	r3, [pc, #196]	; (16150 <configure_BLE_module+0x280>)
   1608c:	4798      	blx	r3
			for(int i = 0; i < 500000; ++i);
   1608e:	2300      	movs	r3, #0
   16090:	64fb      	str	r3, [r7, #76]	; 0x4c
   16092:	e002      	b.n	1609a <configure_BLE_module+0x1ca>
   16094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   16096:	3301      	adds	r3, #1
   16098:	64fb      	str	r3, [r7, #76]	; 0x4c
   1609a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1609c:	4a2e      	ldr	r2, [pc, #184]	; (16158 <configure_BLE_module+0x288>)
   1609e:	4293      	cmp	r3, r2
   160a0:	ddf8      	ble.n	16094 <configure_BLE_module+0x1c4>
			configure_ble_usart(BLE_BAUD);
   160a2:	23e1      	movs	r3, #225	; 0xe1
   160a4:	025b      	lsls	r3, r3, #9
   160a6:	0018      	movs	r0, r3
   160a8:	4b1b      	ldr	r3, [pc, #108]	; (16118 <configure_BLE_module+0x248>)
   160aa:	4798      	blx	r3
			for(int i = 0; i < 5000; ++i);
   160ac:	2300      	movs	r3, #0
   160ae:	64bb      	str	r3, [r7, #72]	; 0x48
   160b0:	e002      	b.n	160b8 <configure_BLE_module+0x1e8>
   160b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   160b4:	3301      	adds	r3, #1
   160b6:	64bb      	str	r3, [r7, #72]	; 0x48
   160b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   160ba:	4a18      	ldr	r2, [pc, #96]	; (1611c <configure_BLE_module+0x24c>)
   160bc:	4293      	cmp	r3, r2
   160be:	ddf8      	ble.n	160b2 <configure_BLE_module+0x1e2>
			uint8_t string5[2] = "AT";
   160c0:	003b      	movs	r3, r7
   160c2:	4a26      	ldr	r2, [pc, #152]	; (1615c <configure_BLE_module+0x28c>)
   160c4:	801a      	strh	r2, [r3, #0]
			while(usart_write_buffer_wait(&ble_usart, string5, sizeof(string5))!=STATUS_OK){}
   160c6:	46c0      	nop			; (mov r8, r8)
   160c8:	0039      	movs	r1, r7
   160ca:	4b16      	ldr	r3, [pc, #88]	; (16124 <configure_BLE_module+0x254>)
   160cc:	2202      	movs	r2, #2
   160ce:	0018      	movs	r0, r3
   160d0:	4b19      	ldr	r3, [pc, #100]	; (16138 <configure_BLE_module+0x268>)
   160d2:	4798      	blx	r3
   160d4:	1e03      	subs	r3, r0, #0
   160d6:	d1f7      	bne.n	160c8 <configure_BLE_module+0x1f8>
			for(int i = 0; i < 10000; ++i);
   160d8:	2300      	movs	r3, #0
   160da:	647b      	str	r3, [r7, #68]	; 0x44
   160dc:	e002      	b.n	160e4 <configure_BLE_module+0x214>
   160de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   160e0:	3301      	adds	r3, #1
   160e2:	647b      	str	r3, [r7, #68]	; 0x44
   160e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   160e6:	4a11      	ldr	r2, [pc, #68]	; (1612c <configure_BLE_module+0x25c>)
   160e8:	4293      	cmp	r3, r2
   160ea:	ddf8      	ble.n	160de <configure_BLE_module+0x20e>
			usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
   160ec:	2304      	movs	r3, #4
   160ee:	33ff      	adds	r3, #255	; 0xff
   160f0:	001a      	movs	r2, r3
   160f2:	490b      	ldr	r1, [pc, #44]	; (16120 <configure_BLE_module+0x250>)
   160f4:	4b0b      	ldr	r3, [pc, #44]	; (16124 <configure_BLE_module+0x254>)
   160f6:	0018      	movs	r0, r3
   160f8:	4b0b      	ldr	r3, [pc, #44]	; (16128 <configure_BLE_module+0x258>)
   160fa:	4798      	blx	r3
			break;
   160fc:	46c0      	nop			; (mov r8, r8)
		}
	}
}
   160fe:	46c0      	nop			; (mov r8, r8)
   16100:	46bd      	mov	sp, r7
   16102:	b01d      	add	sp, #116	; 0x74
   16104:	bd90      	pop	{r4, r7, pc}
   16106:	46c0      	nop			; (mov r8, r8)
   16108:	0001d214 	.word	0x0001d214
   1610c:	00009f65 	.word	0x00009f65
   16110:	20000114 	.word	0x20000114
   16114:	00009fbd 	.word	0x00009fbd
   16118:	00015e49 	.word	0x00015e49
   1611c:	00001387 	.word	0x00001387
   16120:	20001840 	.word	0x20001840
   16124:	200006fc 	.word	0x200006fc
   16128:	00006671 	.word	0x00006671
   1612c:	0000270f 	.word	0x0000270f
   16130:	0001d208 	.word	0x0001d208
   16134:	20000453 	.word	0x20000453
   16138:	000063bd 	.word	0x000063bd
   1613c:	000061a7 	.word	0x000061a7
   16140:	0001d228 	.word	0x0001d228
   16144:	0001d238 	.word	0x0001d238
   16148:	000173e1 	.word	0x000173e1
   1614c:	2000044b 	.word	0x2000044b
   16150:	00009da9 	.word	0x00009da9
   16154:	0001d244 	.word	0x0001d244
   16158:	0007a11f 	.word	0x0007a11f
   1615c:	00005441 	.word	0x00005441

00016160 <check_ble_AT_recieved>:

inline bool check_ble_AT_recieved(){
   16160:	b580      	push	{r7, lr}
   16162:	af00      	add	r7, sp, #0
	return (ble_USART_read_buffer[0] == 'O' && ble_USART_read_buffer[1] == 'K');
   16164:	4b08      	ldr	r3, [pc, #32]	; (16188 <check_ble_AT_recieved+0x28>)
   16166:	781b      	ldrb	r3, [r3, #0]
   16168:	2b4f      	cmp	r3, #79	; 0x4f
   1616a:	d105      	bne.n	16178 <check_ble_AT_recieved+0x18>
   1616c:	4b06      	ldr	r3, [pc, #24]	; (16188 <check_ble_AT_recieved+0x28>)
   1616e:	785b      	ldrb	r3, [r3, #1]
   16170:	2b4b      	cmp	r3, #75	; 0x4b
   16172:	d101      	bne.n	16178 <check_ble_AT_recieved+0x18>
   16174:	2301      	movs	r3, #1
   16176:	e000      	b.n	1617a <check_ble_AT_recieved+0x1a>
   16178:	2300      	movs	r3, #0
   1617a:	1c1a      	adds	r2, r3, #0
   1617c:	2301      	movs	r3, #1
   1617e:	4013      	ands	r3, r2
   16180:	b2db      	uxtb	r3, r3
}
   16182:	0018      	movs	r0, r3
   16184:	46bd      	mov	sp, r7
   16186:	bd80      	pop	{r7, pc}
   16188:	20001840 	.word	0x20001840

0001618c <check_ble_packet_recieved>:

inline bool check_ble_packet_recieved(){
   1618c:	b580      	push	{r7, lr}
   1618e:	af00      	add	r7, sp, #0
	return (ble_USART_read_buffer[0] == BLE_START_BYTE && ble_USART_read_buffer[ble_USART_read_buffer[1]+3] == BLE_STOP_BYTE);
   16190:	4b0a      	ldr	r3, [pc, #40]	; (161bc <check_ble_packet_recieved+0x30>)
   16192:	781b      	ldrb	r3, [r3, #0]
   16194:	2ba5      	cmp	r3, #165	; 0xa5
   16196:	d108      	bne.n	161aa <check_ble_packet_recieved+0x1e>
   16198:	4b08      	ldr	r3, [pc, #32]	; (161bc <check_ble_packet_recieved+0x30>)
   1619a:	785b      	ldrb	r3, [r3, #1]
   1619c:	3303      	adds	r3, #3
   1619e:	4a07      	ldr	r2, [pc, #28]	; (161bc <check_ble_packet_recieved+0x30>)
   161a0:	5cd3      	ldrb	r3, [r2, r3]
   161a2:	2b5a      	cmp	r3, #90	; 0x5a
   161a4:	d101      	bne.n	161aa <check_ble_packet_recieved+0x1e>
   161a6:	2301      	movs	r3, #1
   161a8:	e000      	b.n	161ac <check_ble_packet_recieved+0x20>
   161aa:	2300      	movs	r3, #0
   161ac:	1c1a      	adds	r2, r3, #0
   161ae:	2301      	movs	r3, #1
   161b0:	4013      	ands	r3, r2
   161b2:	b2db      	uxtb	r3, r3
}
   161b4:	0018      	movs	r0, r3
   161b6:	46bd      	mov	sp, r7
   161b8:	bd80      	pop	{r7, pc}
   161ba:	46c0      	nop			; (mov r8, r8)
   161bc:	20001840 	.word	0x20001840

000161c0 <process_ble_packet>:

void process_ble_packet(){
   161c0:	b580      	push	{r7, lr}
   161c2:	af00      	add	r7, sp, #0
	switch(ble_recieve_packet.ID){
   161c4:	4bf3      	ldr	r3, [pc, #972]	; (16594 <process_ble_packet+0x3d4>)
   161c6:	781b      	ldrb	r3, [r3, #0]
   161c8:	3ba1      	subs	r3, #161	; 0xa1
   161ca:	2b5e      	cmp	r3, #94	; 0x5e
   161cc:	d901      	bls.n	161d2 <process_ble_packet+0x12>
   161ce:	f001 f8ee 	bl	173ae <process_ble_packet+0x11ee>
   161d2:	009a      	lsls	r2, r3, #2
   161d4:	4bf0      	ldr	r3, [pc, #960]	; (16598 <process_ble_packet+0x3d8>)
   161d6:	18d3      	adds	r3, r2, r3
   161d8:	681b      	ldr	r3, [r3, #0]
   161da:	469f      	mov	pc, r3
		case Read_Motor_Limits:
			GET_LIMITS = 1;
   161dc:	4bef      	ldr	r3, [pc, #956]	; (1659c <process_ble_packet+0x3dc>)
   161de:	2201      	movs	r2, #1
   161e0:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   161e2:	4bef      	ldr	r3, [pc, #956]	; (165a0 <process_ble_packet+0x3e0>)
   161e4:	2200      	movs	r2, #0
   161e6:	701a      	strb	r2, [r3, #0]
			break;
   161e8:	f001 f8e1 	bl	173ae <process_ble_packet+0x11ee>
		case (int)Read_LED_Vars:
			SEND_LED_CHARS = 1;
   161ec:	4bed      	ldr	r3, [pc, #948]	; (165a4 <process_ble_packet+0x3e4>)
   161ee:	2201      	movs	r2, #1
   161f0:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   161f2:	4beb      	ldr	r3, [pc, #940]	; (165a0 <process_ble_packet+0x3e0>)
   161f4:	2200      	movs	r2, #0
   161f6:	701a      	strb	r2, [r3, #0]
			break;
   161f8:	f001 f8d9 	bl	173ae <process_ble_packet+0x11ee>
		case Calibrate_All:
			calibrate(true);
   161fc:	2001      	movs	r0, #1
   161fe:	4bea      	ldr	r3, [pc, #936]	; (165a8 <process_ble_packet+0x3e8>)
   16200:	4798      	blx	r3
			save_cal_data();
   16202:	4bea      	ldr	r3, [pc, #936]	; (165ac <process_ble_packet+0x3ec>)
   16204:	4798      	blx	r3
			break;
   16206:	f001 f8d2 	bl	173ae <process_ble_packet+0x11ee>
		case Read_Sensor_Vars:
			SEND_SENSORS = 1;
   1620a:	4be9      	ldr	r3, [pc, #932]	; (165b0 <process_ble_packet+0x3f0>)
   1620c:	2201      	movs	r2, #1
   1620e:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   16210:	4be3      	ldr	r3, [pc, #908]	; (165a0 <process_ble_packet+0x3e0>)
   16212:	2200      	movs	r2, #0
   16214:	701a      	strb	r2, [r3, #0]
			break;
   16216:	f001 f8ca 	bl	173ae <process_ble_packet+0x11ee>
		case LED_Toggle:
			LIGHTS_ON = !LIGHTS_ON;
   1621a:	4be6      	ldr	r3, [pc, #920]	; (165b4 <process_ble_packet+0x3f4>)
   1621c:	781b      	ldrb	r3, [r3, #0]
   1621e:	425a      	negs	r2, r3
   16220:	4153      	adcs	r3, r2
   16222:	b2db      	uxtb	r3, r3
   16224:	001a      	movs	r2, r3
   16226:	4be3      	ldr	r3, [pc, #908]	; (165b4 <process_ble_packet+0x3f4>)
   16228:	701a      	strb	r2, [r3, #0]
			save_led_data();
   1622a:	4be3      	ldr	r3, [pc, #908]	; (165b8 <process_ble_packet+0x3f8>)
   1622c:	4798      	blx	r3
			break;
   1622e:	f001 f8be 	bl	173ae <process_ble_packet+0x11ee>
		case LED_Mode_Down:
			if(light_mode == 0)
   16232:	4be2      	ldr	r3, [pc, #904]	; (165bc <process_ble_packet+0x3fc>)
   16234:	781b      	ldrb	r3, [r3, #0]
   16236:	2b00      	cmp	r3, #0
   16238:	d106      	bne.n	16248 <process_ble_packet+0x88>
				light_mode = light_modes - 1;
   1623a:	4be1      	ldr	r3, [pc, #900]	; (165c0 <process_ble_packet+0x400>)
   1623c:	781b      	ldrb	r3, [r3, #0]
   1623e:	3b01      	subs	r3, #1
   16240:	b2da      	uxtb	r2, r3
   16242:	4bde      	ldr	r3, [pc, #888]	; (165bc <process_ble_packet+0x3fc>)
   16244:	701a      	strb	r2, [r3, #0]
   16246:	e005      	b.n	16254 <process_ble_packet+0x94>
			else
				light_mode--;
   16248:	4bdc      	ldr	r3, [pc, #880]	; (165bc <process_ble_packet+0x3fc>)
   1624a:	781b      	ldrb	r3, [r3, #0]
   1624c:	3b01      	subs	r3, #1
   1624e:	b2da      	uxtb	r2, r3
   16250:	4bda      	ldr	r3, [pc, #872]	; (165bc <process_ble_packet+0x3fc>)
   16252:	701a      	strb	r2, [r3, #0]
			save_led_data();
   16254:	4bd8      	ldr	r3, [pc, #864]	; (165b8 <process_ble_packet+0x3f8>)
   16256:	4798      	blx	r3
			break;
   16258:	f001 f8a9 	bl	173ae <process_ble_packet+0x11ee>
		case LED_Mode_Up:
			light_mode++;
   1625c:	4bd7      	ldr	r3, [pc, #860]	; (165bc <process_ble_packet+0x3fc>)
   1625e:	781b      	ldrb	r3, [r3, #0]
   16260:	3301      	adds	r3, #1
   16262:	b2da      	uxtb	r2, r3
   16264:	4bd5      	ldr	r3, [pc, #852]	; (165bc <process_ble_packet+0x3fc>)
   16266:	701a      	strb	r2, [r3, #0]
			if(light_mode >= light_modes)
   16268:	4bd4      	ldr	r3, [pc, #848]	; (165bc <process_ble_packet+0x3fc>)
   1626a:	781a      	ldrb	r2, [r3, #0]
   1626c:	4bd4      	ldr	r3, [pc, #848]	; (165c0 <process_ble_packet+0x400>)
   1626e:	781b      	ldrb	r3, [r3, #0]
   16270:	429a      	cmp	r2, r3
   16272:	d302      	bcc.n	1627a <process_ble_packet+0xba>
				light_mode = 0;
   16274:	4bd1      	ldr	r3, [pc, #836]	; (165bc <process_ble_packet+0x3fc>)
   16276:	2200      	movs	r2, #0
   16278:	701a      	strb	r2, [r3, #0]
			save_led_data();
   1627a:	4bcf      	ldr	r3, [pc, #828]	; (165b8 <process_ble_packet+0x3f8>)
   1627c:	4798      	blx	r3
			break;
   1627e:	f001 f896 	bl	173ae <process_ble_packet+0x11ee>
		case Read_Orientaion:
			SEND_ORIENTAION_CONFIG = 1;
   16282:	4bd0      	ldr	r3, [pc, #832]	; (165c4 <process_ble_packet+0x404>)
   16284:	2201      	movs	r2, #1
   16286:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   16288:	4bc5      	ldr	r3, [pc, #788]	; (165a0 <process_ble_packet+0x3e0>)
   1628a:	2200      	movs	r2, #0
   1628c:	701a      	strb	r2, [r3, #0]
			break;
   1628e:	f001 f88e 	bl	173ae <process_ble_packet+0x11ee>
		case Read_Controls:
			SEND_CONTROLS_CONFIG = 1;
   16292:	4bcd      	ldr	r3, [pc, #820]	; (165c8 <process_ble_packet+0x408>)
   16294:	2201      	movs	r2, #1
   16296:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   16298:	4bc1      	ldr	r3, [pc, #772]	; (165a0 <process_ble_packet+0x3e0>)
   1629a:	2200      	movs	r2, #0
   1629c:	701a      	strb	r2, [r3, #0]
			break;
   1629e:	f001 f886 	bl	173ae <process_ble_packet+0x11ee>
		case Read_Remote_Config:
			SEND_REMOTE_CONFIG = 1;
   162a2:	4bca      	ldr	r3, [pc, #808]	; (165cc <process_ble_packet+0x40c>)
   162a4:	2201      	movs	r2, #1
   162a6:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   162a8:	4bbd      	ldr	r3, [pc, #756]	; (165a0 <process_ble_packet+0x3e0>)
   162aa:	2200      	movs	r2, #0
   162ac:	701a      	strb	r2, [r3, #0]
			break;
   162ae:	f001 f87e 	bl	173ae <process_ble_packet+0x11ee>
		case Read_ESC_Config:
			SEND_ESC_CONFIG = 1;
   162b2:	4bc7      	ldr	r3, [pc, #796]	; (165d0 <process_ble_packet+0x410>)
   162b4:	2201      	movs	r2, #1
   162b6:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   162b8:	4bb9      	ldr	r3, [pc, #740]	; (165a0 <process_ble_packet+0x3e0>)
   162ba:	2200      	movs	r2, #0
   162bc:	701a      	strb	r2, [r3, #0]
			break;
   162be:	f001 f876 	bl	173ae <process_ble_packet+0x11ee>
		case Read_Lights_Config:
			SEND_Lights_CONFIG = 1;
   162c2:	4bc4      	ldr	r3, [pc, #784]	; (165d4 <process_ble_packet+0x414>)
   162c4:	2201      	movs	r2, #1
   162c6:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   162c8:	4bb5      	ldr	r3, [pc, #724]	; (165a0 <process_ble_packet+0x3e0>)
   162ca:	2200      	movs	r2, #0
   162cc:	701a      	strb	r2, [r3, #0]
			break;
   162ce:	f001 f86e 	bl	173ae <process_ble_packet+0x11ee>
		case Read_TTL_FW_HW:
			SEND_TTL_FW_HW = 1;
   162d2:	4bc1      	ldr	r3, [pc, #772]	; (165d8 <process_ble_packet+0x418>)
   162d4:	2201      	movs	r2, #1
   162d6:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   162d8:	4bb1      	ldr	r3, [pc, #708]	; (165a0 <process_ble_packet+0x3e0>)
   162da:	2200      	movs	r2, #0
   162dc:	701a      	strb	r2, [r3, #0]
			break;
   162de:	f001 f866 	bl	173ae <process_ble_packet+0x11ee>
		case Update_TTL_FW:
			NVIC_SystemReset();
   162e2:	4bbe      	ldr	r3, [pc, #760]	; (165dc <process_ble_packet+0x41c>)
   162e4:	4798      	blx	r3
			break;
   162e6:	f001 f862 	bl	173ae <process_ble_packet+0x11ee>
		case Aux_Pressed:
			AppAuxButton = 1;
   162ea:	4bbd      	ldr	r3, [pc, #756]	; (165e0 <process_ble_packet+0x420>)
   162ec:	2201      	movs	r2, #1
   162ee:	701a      	strb	r2, [r3, #0]
			break;
   162f0:	f001 f85d 	bl	173ae <process_ble_packet+0x11ee>
		case Aux_Released:
			AppAuxButton = 0;
   162f4:	4bba      	ldr	r3, [pc, #744]	; (165e0 <process_ble_packet+0x420>)
   162f6:	2200      	movs	r2, #0
   162f8:	701a      	strb	r2, [r3, #0]
			break;
   162fa:	f001 f858 	bl	173ae <process_ble_packet+0x11ee>
		case Test_Outputs:
			TEST_TTL_OUTPUTS = 1;
   162fe:	4bb9      	ldr	r3, [pc, #740]	; (165e4 <process_ble_packet+0x424>)
   16300:	2201      	movs	r2, #1
   16302:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   16304:	4ba6      	ldr	r3, [pc, #664]	; (165a0 <process_ble_packet+0x3e0>)
   16306:	2200      	movs	r2, #0
   16308:	701a      	strb	r2, [r3, #0]
			break;
   1630a:	f001 f850 	bl	173ae <process_ble_packet+0x11ee>
		case Read_ESC_Detection:
			SEND_ESC_DETECTION = 1;
   1630e:	4bb6      	ldr	r3, [pc, #728]	; (165e8 <process_ble_packet+0x428>)
   16310:	2201      	movs	r2, #1
   16312:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   16314:	4ba2      	ldr	r3, [pc, #648]	; (165a0 <process_ble_packet+0x3e0>)
   16316:	2200      	movs	r2, #0
   16318:	701a      	strb	r2, [r3, #0]
			break;
   1631a:	f001 f848 	bl	173ae <process_ble_packet+0x11ee>
		case Set_ESC_Detection:
			AUTO_DETECT_ESC = (ble_recieve_packet.payload[0] == 0x01);
   1631e:	4b9d      	ldr	r3, [pc, #628]	; (16594 <process_ble_packet+0x3d4>)
   16320:	789b      	ldrb	r3, [r3, #2]
   16322:	3b01      	subs	r3, #1
   16324:	425a      	negs	r2, r3
   16326:	4153      	adcs	r3, r2
   16328:	b2da      	uxtb	r2, r3
   1632a:	4bb0      	ldr	r3, [pc, #704]	; (165ec <process_ble_packet+0x42c>)
   1632c:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc_lights();
   1632e:	4bb0      	ldr	r3, [pc, #704]	; (165f0 <process_ble_packet+0x430>)
   16330:	4798      	blx	r3
			break;
   16332:	f001 f83c 	bl	173ae <process_ble_packet+0x11ee>
		case Remote_Data:
			AppRemoteY = (ble_recieve_packet.payload[0] & 0x0FF);
   16336:	4b97      	ldr	r3, [pc, #604]	; (16594 <process_ble_packet+0x3d4>)
   16338:	789a      	ldrb	r2, [r3, #2]
   1633a:	4bae      	ldr	r3, [pc, #696]	; (165f4 <process_ble_packet+0x434>)
   1633c:	701a      	strb	r2, [r3, #0]
			NEW_REMOTE_DATA = true;
   1633e:	4bae      	ldr	r3, [pc, #696]	; (165f8 <process_ble_packet+0x438>)
   16340:	2201      	movs	r2, #1
   16342:	701a      	strb	r2, [r3, #0]
			break;
   16344:	f001 f833 	bl	173ae <process_ble_packet+0x11ee>
		case RPM_Throttle_Values:
			LIGHTS_ON = 1;
   16348:	4b9a      	ldr	r3, [pc, #616]	; (165b4 <process_ble_packet+0x3f4>)
   1634a:	2201      	movs	r2, #1
   1634c:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_RPM_THROTTLE;
   1634e:	4b9b      	ldr	r3, [pc, #620]	; (165bc <process_ble_packet+0x3fc>)
   16350:	2205      	movs	r2, #5
   16352:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16354:	4b8f      	ldr	r3, [pc, #572]	; (16594 <process_ble_packet+0x3d4>)
   16356:	789b      	ldrb	r3, [r3, #2]
   16358:	220f      	movs	r2, #15
   1635a:	4393      	bics	r3, r2
   1635c:	b2da      	uxtb	r2, r3
   1635e:	4ba7      	ldr	r3, [pc, #668]	; (165fc <process_ble_packet+0x43c>)
   16360:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16362:	4ba6      	ldr	r3, [pc, #664]	; (165fc <process_ble_packet+0x43c>)
   16364:	781b      	ldrb	r3, [r3, #0]
   16366:	111b      	asrs	r3, r3, #4
   16368:	b2db      	uxtb	r3, r3
   1636a:	2201      	movs	r2, #1
   1636c:	4013      	ands	r3, r2
   1636e:	b2da      	uxtb	r2, r3
   16370:	4ba3      	ldr	r3, [pc, #652]	; (16600 <process_ble_packet+0x440>)
   16372:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16374:	4ba1      	ldr	r3, [pc, #644]	; (165fc <process_ble_packet+0x43c>)
   16376:	781b      	ldrb	r3, [r3, #0]
   16378:	115b      	asrs	r3, r3, #5
   1637a:	b2db      	uxtb	r3, r3
   1637c:	2201      	movs	r2, #1
   1637e:	4013      	ands	r3, r2
   16380:	b2da      	uxtb	r2, r3
   16382:	4ba0      	ldr	r3, [pc, #640]	; (16604 <process_ble_packet+0x444>)
   16384:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16386:	4b9d      	ldr	r3, [pc, #628]	; (165fc <process_ble_packet+0x43c>)
   16388:	781b      	ldrb	r3, [r3, #0]
   1638a:	119b      	asrs	r3, r3, #6
   1638c:	b2db      	uxtb	r3, r3
   1638e:	2201      	movs	r2, #1
   16390:	4013      	ands	r3, r2
   16392:	b2da      	uxtb	r2, r3
   16394:	4b9c      	ldr	r3, [pc, #624]	; (16608 <process_ble_packet+0x448>)
   16396:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16398:	4b98      	ldr	r3, [pc, #608]	; (165fc <process_ble_packet+0x43c>)
   1639a:	781b      	ldrb	r3, [r3, #0]
   1639c:	09db      	lsrs	r3, r3, #7
   1639e:	b2da      	uxtb	r2, r3
   163a0:	4b9a      	ldr	r3, [pc, #616]	; (1660c <process_ble_packet+0x44c>)
   163a2:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[1])>>7)==0x1, MODE_ANALOG_RPM_THROTTLE);
   163a4:	4b7b      	ldr	r3, [pc, #492]	; (16594 <process_ble_packet+0x3d4>)
   163a6:	78db      	ldrb	r3, [r3, #3]
   163a8:	09db      	lsrs	r3, r3, #7
   163aa:	b2db      	uxtb	r3, r3
   163ac:	3b01      	subs	r3, #1
   163ae:	425a      	negs	r2, r3
   163b0:	4153      	adcs	r3, r2
   163b2:	b2d9      	uxtb	r1, r3
   163b4:	4b96      	ldr	r3, [pc, #600]	; (16610 <process_ble_packet+0x450>)
   163b6:	2205      	movs	r2, #5
   163b8:	0018      	movs	r0, r3
   163ba:	4b96      	ldr	r3, [pc, #600]	; (16614 <process_ble_packet+0x454>)
   163bc:	4798      	blx	r3
			save_led_data();
   163be:	4b7e      	ldr	r3, [pc, #504]	; (165b8 <process_ble_packet+0x3f8>)
   163c0:	4798      	blx	r3
			break;
   163c2:	f000 fff4 	bl	173ae <process_ble_packet+0x11ee>
		case Compass_Cycle_Values:
			LIGHTS_ON = 1;
   163c6:	4b7b      	ldr	r3, [pc, #492]	; (165b4 <process_ble_packet+0x3f4>)
   163c8:	2201      	movs	r2, #1
   163ca:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_COMPASS_CYCLE;
   163cc:	4b7b      	ldr	r3, [pc, #492]	; (165bc <process_ble_packet+0x3fc>)
   163ce:	2202      	movs	r2, #2
   163d0:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   163d2:	4b70      	ldr	r3, [pc, #448]	; (16594 <process_ble_packet+0x3d4>)
   163d4:	789b      	ldrb	r3, [r3, #2]
   163d6:	220f      	movs	r2, #15
   163d8:	4393      	bics	r3, r2
   163da:	b2da      	uxtb	r2, r3
   163dc:	4b87      	ldr	r3, [pc, #540]	; (165fc <process_ble_packet+0x43c>)
   163de:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   163e0:	4b86      	ldr	r3, [pc, #536]	; (165fc <process_ble_packet+0x43c>)
   163e2:	781b      	ldrb	r3, [r3, #0]
   163e4:	111b      	asrs	r3, r3, #4
   163e6:	b2db      	uxtb	r3, r3
   163e8:	2201      	movs	r2, #1
   163ea:	4013      	ands	r3, r2
   163ec:	b2da      	uxtb	r2, r3
   163ee:	4b84      	ldr	r3, [pc, #528]	; (16600 <process_ble_packet+0x440>)
   163f0:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   163f2:	4b82      	ldr	r3, [pc, #520]	; (165fc <process_ble_packet+0x43c>)
   163f4:	781b      	ldrb	r3, [r3, #0]
   163f6:	115b      	asrs	r3, r3, #5
   163f8:	b2db      	uxtb	r3, r3
   163fa:	2201      	movs	r2, #1
   163fc:	4013      	ands	r3, r2
   163fe:	b2da      	uxtb	r2, r3
   16400:	4b80      	ldr	r3, [pc, #512]	; (16604 <process_ble_packet+0x444>)
   16402:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16404:	4b7d      	ldr	r3, [pc, #500]	; (165fc <process_ble_packet+0x43c>)
   16406:	781b      	ldrb	r3, [r3, #0]
   16408:	119b      	asrs	r3, r3, #6
   1640a:	b2db      	uxtb	r3, r3
   1640c:	2201      	movs	r2, #1
   1640e:	4013      	ands	r3, r2
   16410:	b2da      	uxtb	r2, r3
   16412:	4b7d      	ldr	r3, [pc, #500]	; (16608 <process_ble_packet+0x448>)
   16414:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16416:	4b79      	ldr	r3, [pc, #484]	; (165fc <process_ble_packet+0x43c>)
   16418:	781b      	ldrb	r3, [r3, #0]
   1641a:	09db      	lsrs	r3, r3, #7
   1641c:	b2da      	uxtb	r2, r3
   1641e:	4b7b      	ldr	r3, [pc, #492]	; (1660c <process_ble_packet+0x44c>)
   16420:	701a      	strb	r2, [r3, #0]
			Brightness[MODE_ANALOG_COMPASS_CYCLE] = ((float)(ble_recieve_packet.payload[1]))/100;
   16422:	4b5c      	ldr	r3, [pc, #368]	; (16594 <process_ble_packet+0x3d4>)
   16424:	78da      	ldrb	r2, [r3, #3]
   16426:	4b7c      	ldr	r3, [pc, #496]	; (16618 <process_ble_packet+0x458>)
   16428:	0010      	movs	r0, r2
   1642a:	4798      	blx	r3
   1642c:	1c02      	adds	r2, r0, #0
   1642e:	4b7b      	ldr	r3, [pc, #492]	; (1661c <process_ble_packet+0x45c>)
   16430:	497b      	ldr	r1, [pc, #492]	; (16620 <process_ble_packet+0x460>)
   16432:	1c10      	adds	r0, r2, #0
   16434:	4798      	blx	r3
   16436:	1c03      	adds	r3, r0, #0
   16438:	1c1a      	adds	r2, r3, #0
   1643a:	4b7a      	ldr	r3, [pc, #488]	; (16624 <process_ble_packet+0x464>)
   1643c:	609a      	str	r2, [r3, #8]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[2])>>7)==0x1, MODE_ANALOG_COMPASS_CYCLE);
   1643e:	4b55      	ldr	r3, [pc, #340]	; (16594 <process_ble_packet+0x3d4>)
   16440:	791b      	ldrb	r3, [r3, #4]
   16442:	09db      	lsrs	r3, r3, #7
   16444:	b2db      	uxtb	r3, r3
   16446:	3b01      	subs	r3, #1
   16448:	425a      	negs	r2, r3
   1644a:	4153      	adcs	r3, r2
   1644c:	b2d9      	uxtb	r1, r3
   1644e:	4b70      	ldr	r3, [pc, #448]	; (16610 <process_ble_packet+0x450>)
   16450:	2202      	movs	r2, #2
   16452:	0018      	movs	r0, r3
   16454:	4b6f      	ldr	r3, [pc, #444]	; (16614 <process_ble_packet+0x454>)
   16456:	4798      	blx	r3
			save_led_data();
   16458:	4b57      	ldr	r3, [pc, #348]	; (165b8 <process_ble_packet+0x3f8>)
   1645a:	4798      	blx	r3
			break;
   1645c:	f000 ffa7 	bl	173ae <process_ble_packet+0x11ee>
		case RPM_Values:
			LIGHTS_ON = 1;
   16460:	4b54      	ldr	r3, [pc, #336]	; (165b4 <process_ble_packet+0x3f4>)
   16462:	2201      	movs	r2, #1
   16464:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_RPM_CYCLE;
   16466:	4b55      	ldr	r3, [pc, #340]	; (165bc <process_ble_packet+0x3fc>)
   16468:	2204      	movs	r2, #4
   1646a:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   1646c:	4b49      	ldr	r3, [pc, #292]	; (16594 <process_ble_packet+0x3d4>)
   1646e:	789b      	ldrb	r3, [r3, #2]
   16470:	220f      	movs	r2, #15
   16472:	4393      	bics	r3, r2
   16474:	b2da      	uxtb	r2, r3
   16476:	4b61      	ldr	r3, [pc, #388]	; (165fc <process_ble_packet+0x43c>)
   16478:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   1647a:	4b60      	ldr	r3, [pc, #384]	; (165fc <process_ble_packet+0x43c>)
   1647c:	781b      	ldrb	r3, [r3, #0]
   1647e:	111b      	asrs	r3, r3, #4
   16480:	b2db      	uxtb	r3, r3
   16482:	2201      	movs	r2, #1
   16484:	4013      	ands	r3, r2
   16486:	b2da      	uxtb	r2, r3
   16488:	4b5d      	ldr	r3, [pc, #372]	; (16600 <process_ble_packet+0x440>)
   1648a:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   1648c:	4b5b      	ldr	r3, [pc, #364]	; (165fc <process_ble_packet+0x43c>)
   1648e:	781b      	ldrb	r3, [r3, #0]
   16490:	115b      	asrs	r3, r3, #5
   16492:	b2db      	uxtb	r3, r3
   16494:	2201      	movs	r2, #1
   16496:	4013      	ands	r3, r2
   16498:	b2da      	uxtb	r2, r3
   1649a:	4b5a      	ldr	r3, [pc, #360]	; (16604 <process_ble_packet+0x444>)
   1649c:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1649e:	4b57      	ldr	r3, [pc, #348]	; (165fc <process_ble_packet+0x43c>)
   164a0:	781b      	ldrb	r3, [r3, #0]
   164a2:	119b      	asrs	r3, r3, #6
   164a4:	b2db      	uxtb	r3, r3
   164a6:	2201      	movs	r2, #1
   164a8:	4013      	ands	r3, r2
   164aa:	b2da      	uxtb	r2, r3
   164ac:	4b56      	ldr	r3, [pc, #344]	; (16608 <process_ble_packet+0x448>)
   164ae:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   164b0:	4b52      	ldr	r3, [pc, #328]	; (165fc <process_ble_packet+0x43c>)
   164b2:	781b      	ldrb	r3, [r3, #0]
   164b4:	09db      	lsrs	r3, r3, #7
   164b6:	b2da      	uxtb	r2, r3
   164b8:	4b54      	ldr	r3, [pc, #336]	; (1660c <process_ble_packet+0x44c>)
   164ba:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_ANALOG_RPM_CYCLE] = ((float)(ble_recieve_packet.payload[1]))/100;
   164bc:	4b35      	ldr	r3, [pc, #212]	; (16594 <process_ble_packet+0x3d4>)
   164be:	78da      	ldrb	r2, [r3, #3]
   164c0:	4b55      	ldr	r3, [pc, #340]	; (16618 <process_ble_packet+0x458>)
   164c2:	0010      	movs	r0, r2
   164c4:	4798      	blx	r3
   164c6:	1c02      	adds	r2, r0, #0
   164c8:	4b54      	ldr	r3, [pc, #336]	; (1661c <process_ble_packet+0x45c>)
   164ca:	4955      	ldr	r1, [pc, #340]	; (16620 <process_ble_packet+0x460>)
   164cc:	1c10      	adds	r0, r2, #0
   164ce:	4798      	blx	r3
   164d0:	1c03      	adds	r3, r0, #0
   164d2:	1c1a      	adds	r2, r3, #0
   164d4:	4b54      	ldr	r3, [pc, #336]	; (16628 <process_ble_packet+0x468>)
   164d6:	611a      	str	r2, [r3, #16]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[2])>>7)==0x1, MODE_ANALOG_RPM_CYCLE);
   164d8:	4b2e      	ldr	r3, [pc, #184]	; (16594 <process_ble_packet+0x3d4>)
   164da:	791b      	ldrb	r3, [r3, #4]
   164dc:	09db      	lsrs	r3, r3, #7
   164de:	b2db      	uxtb	r3, r3
   164e0:	3b01      	subs	r3, #1
   164e2:	425a      	negs	r2, r3
   164e4:	4153      	adcs	r3, r2
   164e6:	b2d9      	uxtb	r1, r3
   164e8:	4b49      	ldr	r3, [pc, #292]	; (16610 <process_ble_packet+0x450>)
   164ea:	2204      	movs	r2, #4
   164ec:	0018      	movs	r0, r3
   164ee:	4b49      	ldr	r3, [pc, #292]	; (16614 <process_ble_packet+0x454>)
   164f0:	4798      	blx	r3
			save_led_data();
   164f2:	4b31      	ldr	r3, [pc, #196]	; (165b8 <process_ble_packet+0x3f8>)
   164f4:	4798      	blx	r3
			break;
   164f6:	f000 ff5a 	bl	173ae <process_ble_packet+0x11ee>
		case X_Accel_Values:
			LIGHTS_ON = 1;
   164fa:	4b2e      	ldr	r3, [pc, #184]	; (165b4 <process_ble_packet+0x3f4>)
   164fc:	2201      	movs	r2, #1
   164fe:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_X_ACCEL;
   16500:	4b2e      	ldr	r3, [pc, #184]	; (165bc <process_ble_packet+0x3fc>)
   16502:	2206      	movs	r2, #6
   16504:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16506:	4b23      	ldr	r3, [pc, #140]	; (16594 <process_ble_packet+0x3d4>)
   16508:	789b      	ldrb	r3, [r3, #2]
   1650a:	220f      	movs	r2, #15
   1650c:	4393      	bics	r3, r2
   1650e:	b2da      	uxtb	r2, r3
   16510:	4b3a      	ldr	r3, [pc, #232]	; (165fc <process_ble_packet+0x43c>)
   16512:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16514:	4b39      	ldr	r3, [pc, #228]	; (165fc <process_ble_packet+0x43c>)
   16516:	781b      	ldrb	r3, [r3, #0]
   16518:	111b      	asrs	r3, r3, #4
   1651a:	b2db      	uxtb	r3, r3
   1651c:	2201      	movs	r2, #1
   1651e:	4013      	ands	r3, r2
   16520:	b2da      	uxtb	r2, r3
   16522:	4b37      	ldr	r3, [pc, #220]	; (16600 <process_ble_packet+0x440>)
   16524:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16526:	4b35      	ldr	r3, [pc, #212]	; (165fc <process_ble_packet+0x43c>)
   16528:	781b      	ldrb	r3, [r3, #0]
   1652a:	115b      	asrs	r3, r3, #5
   1652c:	b2db      	uxtb	r3, r3
   1652e:	2201      	movs	r2, #1
   16530:	4013      	ands	r3, r2
   16532:	b2da      	uxtb	r2, r3
   16534:	4b33      	ldr	r3, [pc, #204]	; (16604 <process_ble_packet+0x444>)
   16536:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16538:	4b30      	ldr	r3, [pc, #192]	; (165fc <process_ble_packet+0x43c>)
   1653a:	781b      	ldrb	r3, [r3, #0]
   1653c:	119b      	asrs	r3, r3, #6
   1653e:	b2db      	uxtb	r3, r3
   16540:	2201      	movs	r2, #1
   16542:	4013      	ands	r3, r2
   16544:	b2da      	uxtb	r2, r3
   16546:	4b30      	ldr	r3, [pc, #192]	; (16608 <process_ble_packet+0x448>)
   16548:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   1654a:	4b2c      	ldr	r3, [pc, #176]	; (165fc <process_ble_packet+0x43c>)
   1654c:	781b      	ldrb	r3, [r3, #0]
   1654e:	09db      	lsrs	r3, r3, #7
   16550:	b2da      	uxtb	r2, r3
   16552:	4b2e      	ldr	r3, [pc, #184]	; (1660c <process_ble_packet+0x44c>)
   16554:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_ANALOG_X_ACCEL] = ((float)(ble_recieve_packet.payload[1]))/100;
   16556:	4b0f      	ldr	r3, [pc, #60]	; (16594 <process_ble_packet+0x3d4>)
   16558:	78da      	ldrb	r2, [r3, #3]
   1655a:	4b2f      	ldr	r3, [pc, #188]	; (16618 <process_ble_packet+0x458>)
   1655c:	0010      	movs	r0, r2
   1655e:	4798      	blx	r3
   16560:	1c02      	adds	r2, r0, #0
   16562:	4b2e      	ldr	r3, [pc, #184]	; (1661c <process_ble_packet+0x45c>)
   16564:	492e      	ldr	r1, [pc, #184]	; (16620 <process_ble_packet+0x460>)
   16566:	1c10      	adds	r0, r2, #0
   16568:	4798      	blx	r3
   1656a:	1c03      	adds	r3, r0, #0
   1656c:	1c1a      	adds	r2, r3, #0
   1656e:	4b2e      	ldr	r3, [pc, #184]	; (16628 <process_ble_packet+0x468>)
   16570:	619a      	str	r2, [r3, #24]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[2])>>7)==0x1, MODE_ANALOG_X_ACCEL);
   16572:	4b08      	ldr	r3, [pc, #32]	; (16594 <process_ble_packet+0x3d4>)
   16574:	791b      	ldrb	r3, [r3, #4]
   16576:	09db      	lsrs	r3, r3, #7
   16578:	b2db      	uxtb	r3, r3
   1657a:	3b01      	subs	r3, #1
   1657c:	425a      	negs	r2, r3
   1657e:	4153      	adcs	r3, r2
   16580:	b2d9      	uxtb	r1, r3
   16582:	4b23      	ldr	r3, [pc, #140]	; (16610 <process_ble_packet+0x450>)
   16584:	2206      	movs	r2, #6
   16586:	0018      	movs	r0, r3
   16588:	4b22      	ldr	r3, [pc, #136]	; (16614 <process_ble_packet+0x454>)
   1658a:	4798      	blx	r3
			save_led_data();
   1658c:	4b0a      	ldr	r3, [pc, #40]	; (165b8 <process_ble_packet+0x3f8>)
   1658e:	4798      	blx	r3
			break;
   16590:	f000 ff0d 	bl	173ae <process_ble_packet+0x11ee>
   16594:	20000730 	.word	0x20000730
   16598:	0001d278 	.word	0x0001d278
   1659c:	200000e2 	.word	0x200000e2
   165a0:	20000101 	.word	0x20000101
   165a4:	2000044a 	.word	0x2000044a
   165a8:	0000faa5 	.word	0x0000faa5
   165ac:	0001498d 	.word	0x0001498d
   165b0:	2000044c 	.word	0x2000044c
   165b4:	200000d6 	.word	0x200000d6
   165b8:	00013ef5 	.word	0x00013ef5
   165bc:	2000003d 	.word	0x2000003d
   165c0:	2000003c 	.word	0x2000003c
   165c4:	2000044d 	.word	0x2000044d
   165c8:	2000044e 	.word	0x2000044e
   165cc:	2000044f 	.word	0x2000044f
   165d0:	20000450 	.word	0x20000450
   165d4:	20000451 	.word	0x20000451
   165d8:	20000452 	.word	0x20000452
   165dc:	00009531 	.word	0x00009531
   165e0:	200003f3 	.word	0x200003f3
   165e4:	20000454 	.word	0x20000454
   165e8:	20000455 	.word	0x20000455
   165ec:	20000100 	.word	0x20000100
   165f0:	00014c7d 	.word	0x00014c7d
   165f4:	200000f9 	.word	0x200000f9
   165f8:	200003e9 	.word	0x200003e9
   165fc:	200003b0 	.word	0x200003b0
   16600:	200000d5 	.word	0x200000d5
   16604:	200003ad 	.word	0x200003ad
   16608:	200003ae 	.word	0x200003ae
   1660c:	200003af 	.word	0x200003af
   16610:	200003a8 	.word	0x200003a8
   16614:	0000eff9 	.word	0x0000eff9
   16618:	0001abbd 	.word	0x0001abbd
   1661c:	0001a185 	.word	0x0001a185
   16620:	42c80000 	.word	0x42c80000
   16624:	20000070 	.word	0x20000070
   16628:	2000004c 	.word	0x2000004c
		case Y_Accel_Values:
			LIGHTS_ON = 1;
   1662c:	4bd6      	ldr	r3, [pc, #856]	; (16988 <process_ble_packet+0x7c8>)
   1662e:	2201      	movs	r2, #1
   16630:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_Y_ACCEL;
   16632:	4bd6      	ldr	r3, [pc, #856]	; (1698c <process_ble_packet+0x7cc>)
   16634:	2207      	movs	r2, #7
   16636:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16638:	4bd5      	ldr	r3, [pc, #852]	; (16990 <process_ble_packet+0x7d0>)
   1663a:	789b      	ldrb	r3, [r3, #2]
   1663c:	220f      	movs	r2, #15
   1663e:	4393      	bics	r3, r2
   16640:	b2da      	uxtb	r2, r3
   16642:	4bd4      	ldr	r3, [pc, #848]	; (16994 <process_ble_packet+0x7d4>)
   16644:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16646:	4bd3      	ldr	r3, [pc, #844]	; (16994 <process_ble_packet+0x7d4>)
   16648:	781b      	ldrb	r3, [r3, #0]
   1664a:	111b      	asrs	r3, r3, #4
   1664c:	b2db      	uxtb	r3, r3
   1664e:	2201      	movs	r2, #1
   16650:	4013      	ands	r3, r2
   16652:	b2da      	uxtb	r2, r3
   16654:	4bd0      	ldr	r3, [pc, #832]	; (16998 <process_ble_packet+0x7d8>)
   16656:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16658:	4bce      	ldr	r3, [pc, #824]	; (16994 <process_ble_packet+0x7d4>)
   1665a:	781b      	ldrb	r3, [r3, #0]
   1665c:	115b      	asrs	r3, r3, #5
   1665e:	b2db      	uxtb	r3, r3
   16660:	2201      	movs	r2, #1
   16662:	4013      	ands	r3, r2
   16664:	b2da      	uxtb	r2, r3
   16666:	4bcd      	ldr	r3, [pc, #820]	; (1699c <process_ble_packet+0x7dc>)
   16668:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1666a:	4bca      	ldr	r3, [pc, #808]	; (16994 <process_ble_packet+0x7d4>)
   1666c:	781b      	ldrb	r3, [r3, #0]
   1666e:	119b      	asrs	r3, r3, #6
   16670:	b2db      	uxtb	r3, r3
   16672:	2201      	movs	r2, #1
   16674:	4013      	ands	r3, r2
   16676:	b2da      	uxtb	r2, r3
   16678:	4bc9      	ldr	r3, [pc, #804]	; (169a0 <process_ble_packet+0x7e0>)
   1667a:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   1667c:	4bc5      	ldr	r3, [pc, #788]	; (16994 <process_ble_packet+0x7d4>)
   1667e:	781b      	ldrb	r3, [r3, #0]
   16680:	09db      	lsrs	r3, r3, #7
   16682:	b2da      	uxtb	r2, r3
   16684:	4bc7      	ldr	r3, [pc, #796]	; (169a4 <process_ble_packet+0x7e4>)
   16686:	701a      	strb	r2, [r3, #0]
			Brightness[MODE_ANALOG_Y_ACCEL] = ((float)(ble_recieve_packet.payload[1]))/100;
   16688:	4bc1      	ldr	r3, [pc, #772]	; (16990 <process_ble_packet+0x7d0>)
   1668a:	78da      	ldrb	r2, [r3, #3]
   1668c:	4bc6      	ldr	r3, [pc, #792]	; (169a8 <process_ble_packet+0x7e8>)
   1668e:	0010      	movs	r0, r2
   16690:	4798      	blx	r3
   16692:	1c02      	adds	r2, r0, #0
   16694:	4bc5      	ldr	r3, [pc, #788]	; (169ac <process_ble_packet+0x7ec>)
   16696:	49c6      	ldr	r1, [pc, #792]	; (169b0 <process_ble_packet+0x7f0>)
   16698:	1c10      	adds	r0, r2, #0
   1669a:	4798      	blx	r3
   1669c:	1c03      	adds	r3, r0, #0
   1669e:	1c1a      	adds	r2, r3, #0
   166a0:	4bc4      	ldr	r3, [pc, #784]	; (169b4 <process_ble_packet+0x7f4>)
   166a2:	61da      	str	r2, [r3, #28]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[2])>>7)==0x1, MODE_ANALOG_Y_ACCEL);
   166a4:	4bba      	ldr	r3, [pc, #744]	; (16990 <process_ble_packet+0x7d0>)
   166a6:	791b      	ldrb	r3, [r3, #4]
   166a8:	09db      	lsrs	r3, r3, #7
   166aa:	b2db      	uxtb	r3, r3
   166ac:	3b01      	subs	r3, #1
   166ae:	425a      	negs	r2, r3
   166b0:	4153      	adcs	r3, r2
   166b2:	b2d9      	uxtb	r1, r3
   166b4:	4bc0      	ldr	r3, [pc, #768]	; (169b8 <process_ble_packet+0x7f8>)
   166b6:	2207      	movs	r2, #7
   166b8:	0018      	movs	r0, r3
   166ba:	4bc0      	ldr	r3, [pc, #768]	; (169bc <process_ble_packet+0x7fc>)
   166bc:	4798      	blx	r3
			save_led_data();
   166be:	4bc0      	ldr	r3, [pc, #768]	; (169c0 <process_ble_packet+0x800>)
   166c0:	4798      	blx	r3
			break;
   166c2:	f000 fe74 	bl	173ae <process_ble_packet+0x11ee>
		case Apply_Orientation:
			ORIENTATION[0] = ble_recieve_packet.payload[0];
   166c6:	4bb2      	ldr	r3, [pc, #712]	; (16990 <process_ble_packet+0x7d0>)
   166c8:	789a      	ldrb	r2, [r3, #2]
   166ca:	4bbe      	ldr	r3, [pc, #760]	; (169c4 <process_ble_packet+0x804>)
   166cc:	701a      	strb	r2, [r3, #0]
			ORIENTATION[1] = ble_recieve_packet.payload[1];
   166ce:	4bb0      	ldr	r3, [pc, #704]	; (16990 <process_ble_packet+0x7d0>)
   166d0:	78da      	ldrb	r2, [r3, #3]
   166d2:	4bbc      	ldr	r3, [pc, #752]	; (169c4 <process_ble_packet+0x804>)
   166d4:	705a      	strb	r2, [r3, #1]
			save_orientation_controls_remote_esc_lights();
   166d6:	4bbc      	ldr	r3, [pc, #752]	; (169c8 <process_ble_packet+0x808>)
   166d8:	4798      	blx	r3
			break;
   166da:	f000 fe68 	bl	173ae <process_ble_packet+0x11ee>
		case Apply_Remote_Config:
			remote_type = (ble_recieve_packet.payload[0]&0x0F0)>>4;
   166de:	4bac      	ldr	r3, [pc, #688]	; (16990 <process_ble_packet+0x7d0>)
   166e0:	789b      	ldrb	r3, [r3, #2]
   166e2:	091b      	lsrs	r3, r3, #4
   166e4:	b2da      	uxtb	r2, r3
   166e6:	4bb9      	ldr	r3, [pc, #740]	; (169cc <process_ble_packet+0x80c>)
   166e8:	701a      	strb	r2, [r3, #0]
			button_type = (ble_recieve_packet.payload[0]&0x0F);
   166ea:	4ba9      	ldr	r3, [pc, #676]	; (16990 <process_ble_packet+0x7d0>)
   166ec:	789b      	ldrb	r3, [r3, #2]
   166ee:	220f      	movs	r2, #15
   166f0:	4013      	ands	r3, r2
   166f2:	b2da      	uxtb	r2, r3
   166f4:	4bb6      	ldr	r3, [pc, #728]	; (169d0 <process_ble_packet+0x810>)
   166f6:	701a      	strb	r2, [r3, #0]
			deadzone = ble_recieve_packet.payload[1];
   166f8:	4ba5      	ldr	r3, [pc, #660]	; (16990 <process_ble_packet+0x7d0>)
   166fa:	78da      	ldrb	r2, [r3, #3]
   166fc:	4bb5      	ldr	r3, [pc, #724]	; (169d4 <process_ble_packet+0x814>)
   166fe:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc_lights();
   16700:	4bb1      	ldr	r3, [pc, #708]	; (169c8 <process_ble_packet+0x808>)
   16702:	4798      	blx	r3
			break;
   16704:	f000 fe53 	bl	173ae <process_ble_packet+0x11ee>
		case Apply_ESC_Config:
			esc_fw = ble_recieve_packet.payload[0];
   16708:	4ba1      	ldr	r3, [pc, #644]	; (16990 <process_ble_packet+0x7d0>)
   1670a:	789a      	ldrb	r2, [r3, #2]
   1670c:	4bb2      	ldr	r3, [pc, #712]	; (169d8 <process_ble_packet+0x818>)
   1670e:	701a      	strb	r2, [r3, #0]
			esc_comms = (ble_recieve_packet.payload[1]&0x0F0)>>4;
   16710:	4b9f      	ldr	r3, [pc, #636]	; (16990 <process_ble_packet+0x7d0>)
   16712:	78db      	ldrb	r3, [r3, #3]
   16714:	091b      	lsrs	r3, r3, #4
   16716:	b2da      	uxtb	r2, r3
   16718:	4bb0      	ldr	r3, [pc, #704]	; (169dc <process_ble_packet+0x81c>)
   1671a:	701a      	strb	r2, [r3, #0]
			UART_baud = (ble_recieve_packet.payload[1]&0x0F);
   1671c:	4b9c      	ldr	r3, [pc, #624]	; (16990 <process_ble_packet+0x7d0>)
   1671e:	78db      	ldrb	r3, [r3, #3]
   16720:	220f      	movs	r2, #15
   16722:	4013      	ands	r3, r2
   16724:	b2da      	uxtb	r2, r3
   16726:	4bae      	ldr	r3, [pc, #696]	; (169e0 <process_ble_packet+0x820>)
   16728:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc_lights();
   1672a:	4ba7      	ldr	r3, [pc, #668]	; (169c8 <process_ble_packet+0x808>)
   1672c:	4798      	blx	r3
			configured_comms = esc_comms;
   1672e:	4bab      	ldr	r3, [pc, #684]	; (169dc <process_ble_packet+0x81c>)
   16730:	781a      	ldrb	r2, [r3, #0]
   16732:	4bac      	ldr	r3, [pc, #688]	; (169e4 <process_ble_packet+0x824>)
   16734:	701a      	strb	r2, [r3, #0]
			break;
   16736:	f000 fe3a 	bl	173ae <process_ble_packet+0x11ee>
		case Apply_Lights_Config:
			RGB_led_type = (ble_recieve_packet.payload[0]&0x0F0)>>4;
   1673a:	4b95      	ldr	r3, [pc, #596]	; (16990 <process_ble_packet+0x7d0>)
   1673c:	789b      	ldrb	r3, [r3, #2]
   1673e:	091b      	lsrs	r3, r3, #4
   16740:	b2da      	uxtb	r2, r3
   16742:	4ba9      	ldr	r3, [pc, #676]	; (169e8 <process_ble_packet+0x828>)
   16744:	701a      	strb	r2, [r3, #0]
			if(RGB_led_type == RGB_ANALOG){
   16746:	4ba8      	ldr	r3, [pc, #672]	; (169e8 <process_ble_packet+0x828>)
   16748:	781b      	ldrb	r3, [r3, #0]
   1674a:	2b00      	cmp	r3, #0
   1674c:	d103      	bne.n	16756 <process_ble_packet+0x596>
				light_modes = ANALOG_MODE_NUM;
   1674e:	4ba7      	ldr	r3, [pc, #668]	; (169ec <process_ble_packet+0x82c>)
   16750:	2209      	movs	r2, #9
   16752:	701a      	strb	r2, [r3, #0]
   16754:	e002      	b.n	1675c <process_ble_packet+0x59c>
			} else if(RGB_DIGITAL_APA102){
				light_modes = DIGITAL_MODE_NUM;
   16756:	4ba5      	ldr	r3, [pc, #660]	; (169ec <process_ble_packet+0x82c>)
   16758:	2209      	movs	r2, #9
   1675a:	701a      	strb	r2, [r3, #0]
			}
			brake_light_mode = (ble_recieve_packet.payload[0]&0x0F);
   1675c:	4b8c      	ldr	r3, [pc, #560]	; (16990 <process_ble_packet+0x7d0>)
   1675e:	789b      	ldrb	r3, [r3, #2]
   16760:	220f      	movs	r2, #15
   16762:	4013      	ands	r3, r2
   16764:	b2da      	uxtb	r2, r3
   16766:	4ba2      	ldr	r3, [pc, #648]	; (169f0 <process_ble_packet+0x830>)
   16768:	701a      	strb	r2, [r3, #0]
			deadzone = (ble_recieve_packet.payload[1]);
   1676a:	4b89      	ldr	r3, [pc, #548]	; (16990 <process_ble_packet+0x7d0>)
   1676c:	78da      	ldrb	r2, [r3, #3]
   1676e:	4b99      	ldr	r3, [pc, #612]	; (169d4 <process_ble_packet+0x814>)
   16770:	701a      	strb	r2, [r3, #0]
			led_num = (ble_recieve_packet.payload[2]);
   16772:	4b87      	ldr	r3, [pc, #540]	; (16990 <process_ble_packet+0x7d0>)
   16774:	791a      	ldrb	r2, [r3, #4]
   16776:	4b9f      	ldr	r3, [pc, #636]	; (169f4 <process_ble_packet+0x834>)
   16778:	701a      	strb	r2, [r3, #0]
			SYNC_RGB = (ble_recieve_packet.payload[3]&0x80)==0x80;
   1677a:	4b85      	ldr	r3, [pc, #532]	; (16990 <process_ble_packet+0x7d0>)
   1677c:	795b      	ldrb	r3, [r3, #5]
   1677e:	b25b      	sxtb	r3, r3
   16780:	b2db      	uxtb	r3, r3
   16782:	09db      	lsrs	r3, r3, #7
   16784:	b2da      	uxtb	r2, r3
   16786:	4b9c      	ldr	r3, [pc, #624]	; (169f8 <process_ble_packet+0x838>)
   16788:	701a      	strb	r2, [r3, #0]
			BRAKE_ALWAYS_ON = (ble_recieve_packet.payload[3]&0x40)==0x40;
   1678a:	4b81      	ldr	r3, [pc, #516]	; (16990 <process_ble_packet+0x7d0>)
   1678c:	795b      	ldrb	r3, [r3, #5]
   1678e:	001a      	movs	r2, r3
   16790:	2340      	movs	r3, #64	; 0x40
   16792:	4013      	ands	r3, r2
   16794:	1e5a      	subs	r2, r3, #1
   16796:	4193      	sbcs	r3, r2
   16798:	b2da      	uxtb	r2, r3
   1679a:	4b98      	ldr	r3, [pc, #608]	; (169fc <process_ble_packet+0x83c>)
   1679c:	701a      	strb	r2, [r3, #0]
			DEFAULT_STATE = (ble_recieve_packet.payload[3]&0x20)==0x20;
   1679e:	4b7c      	ldr	r3, [pc, #496]	; (16990 <process_ble_packet+0x7d0>)
   167a0:	795b      	ldrb	r3, [r3, #5]
   167a2:	001a      	movs	r2, r3
   167a4:	2320      	movs	r3, #32
   167a6:	4013      	ands	r3, r2
   167a8:	1e5a      	subs	r2, r3, #1
   167aa:	4193      	sbcs	r3, r2
   167ac:	b2da      	uxtb	r2, r3
   167ae:	4b94      	ldr	r3, [pc, #592]	; (16a00 <process_ble_packet+0x840>)
   167b0:	701a      	strb	r2, [r3, #0]
			BRIGHTS_ENABLED = (ble_recieve_packet.payload[3]&0x10)==0x10;
   167b2:	4b77      	ldr	r3, [pc, #476]	; (16990 <process_ble_packet+0x7d0>)
   167b4:	795b      	ldrb	r3, [r3, #5]
   167b6:	001a      	movs	r2, r3
   167b8:	2310      	movs	r3, #16
   167ba:	4013      	ands	r3, r2
   167bc:	1e5a      	subs	r2, r3, #1
   167be:	4193      	sbcs	r3, r2
   167c0:	b2da      	uxtb	r2, r3
   167c2:	4b90      	ldr	r3, [pc, #576]	; (16a04 <process_ble_packet+0x844>)
   167c4:	701a      	strb	r2, [r3, #0]
			STANDBY_ENABLED = (ble_recieve_packet.payload[3]&0x08)==0x08;
   167c6:	4b72      	ldr	r3, [pc, #456]	; (16990 <process_ble_packet+0x7d0>)
   167c8:	795b      	ldrb	r3, [r3, #5]
   167ca:	001a      	movs	r2, r3
   167cc:	2308      	movs	r3, #8
   167ce:	4013      	ands	r3, r2
   167d0:	1e5a      	subs	r2, r3, #1
   167d2:	4193      	sbcs	r3, r2
   167d4:	b2da      	uxtb	r2, r3
   167d6:	4b8c      	ldr	r3, [pc, #560]	; (16a08 <process_ble_packet+0x848>)
   167d8:	701a      	strb	r2, [r3, #0]
			SHUFFLE_ENABLED = (ble_recieve_packet.payload[3]&0x04)==0x04;
   167da:	4b6d      	ldr	r3, [pc, #436]	; (16990 <process_ble_packet+0x7d0>)
   167dc:	795b      	ldrb	r3, [r3, #5]
   167de:	001a      	movs	r2, r3
   167e0:	2304      	movs	r3, #4
   167e2:	4013      	ands	r3, r2
   167e4:	1e5a      	subs	r2, r3, #1
   167e6:	4193      	sbcs	r3, r2
   167e8:	b2da      	uxtb	r2, r3
   167ea:	4b88      	ldr	r3, [pc, #544]	; (16a0c <process_ble_packet+0x84c>)
   167ec:	701a      	strb	r2, [r3, #0]
			lowbeam_level = (ble_recieve_packet.payload[4]);
   167ee:	4b68      	ldr	r3, [pc, #416]	; (16990 <process_ble_packet+0x7d0>)
   167f0:	799a      	ldrb	r2, [r3, #6]
   167f2:	4b87      	ldr	r3, [pc, #540]	; (16a10 <process_ble_packet+0x850>)
   167f4:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc_lights();
   167f6:	4b74      	ldr	r3, [pc, #464]	; (169c8 <process_ble_packet+0x808>)
   167f8:	4798      	blx	r3
			if(configured_RGB_led_type != RGB_led_type){
   167fa:	4b86      	ldr	r3, [pc, #536]	; (16a14 <process_ble_packet+0x854>)
   167fc:	781a      	ldrb	r2, [r3, #0]
   167fe:	4b7a      	ldr	r3, [pc, #488]	; (169e8 <process_ble_packet+0x828>)
   16800:	781b      	ldrb	r3, [r3, #0]
   16802:	429a      	cmp	r2, r3
   16804:	d101      	bne.n	1680a <process_ble_packet+0x64a>
   16806:	f000 fdd1 	bl	173ac <process_ble_packet+0x11ec>
				ERROR_LEDs(ERROR_PURPLE, SHORT_ERROR);
   1680a:	2100      	movs	r1, #0
   1680c:	2005      	movs	r0, #5
   1680e:	4b82      	ldr	r3, [pc, #520]	; (16a18 <process_ble_packet+0x858>)
   16810:	4798      	blx	r3
				NVIC_SystemReset();
   16812:	4b82      	ldr	r3, [pc, #520]	; (16a1c <process_ble_packet+0x85c>)
   16814:	4798      	blx	r3
			}
			break;
   16816:	f000 fdc9 	bl	173ac <process_ble_packet+0x11ec>
		case Color_Cycle_Values:
			LIGHTS_ON = 1;
   1681a:	4b5b      	ldr	r3, [pc, #364]	; (16988 <process_ble_packet+0x7c8>)
   1681c:	2201      	movs	r2, #1
   1681e:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_COLOR_CYCLE;
   16820:	4b5a      	ldr	r3, [pc, #360]	; (1698c <process_ble_packet+0x7cc>)
   16822:	2201      	movs	r2, #1
   16824:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16826:	4b5a      	ldr	r3, [pc, #360]	; (16990 <process_ble_packet+0x7d0>)
   16828:	789b      	ldrb	r3, [r3, #2]
   1682a:	220f      	movs	r2, #15
   1682c:	4393      	bics	r3, r2
   1682e:	b2da      	uxtb	r2, r3
   16830:	4b58      	ldr	r3, [pc, #352]	; (16994 <process_ble_packet+0x7d4>)
   16832:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16834:	4b57      	ldr	r3, [pc, #348]	; (16994 <process_ble_packet+0x7d4>)
   16836:	781b      	ldrb	r3, [r3, #0]
   16838:	111b      	asrs	r3, r3, #4
   1683a:	b2db      	uxtb	r3, r3
   1683c:	2201      	movs	r2, #1
   1683e:	4013      	ands	r3, r2
   16840:	b2da      	uxtb	r2, r3
   16842:	4b55      	ldr	r3, [pc, #340]	; (16998 <process_ble_packet+0x7d8>)
   16844:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16846:	4b53      	ldr	r3, [pc, #332]	; (16994 <process_ble_packet+0x7d4>)
   16848:	781b      	ldrb	r3, [r3, #0]
   1684a:	115b      	asrs	r3, r3, #5
   1684c:	b2db      	uxtb	r3, r3
   1684e:	2201      	movs	r2, #1
   16850:	4013      	ands	r3, r2
   16852:	b2da      	uxtb	r2, r3
   16854:	4b51      	ldr	r3, [pc, #324]	; (1699c <process_ble_packet+0x7dc>)
   16856:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16858:	4b4e      	ldr	r3, [pc, #312]	; (16994 <process_ble_packet+0x7d4>)
   1685a:	781b      	ldrb	r3, [r3, #0]
   1685c:	119b      	asrs	r3, r3, #6
   1685e:	b2db      	uxtb	r3, r3
   16860:	2201      	movs	r2, #1
   16862:	4013      	ands	r3, r2
   16864:	b2da      	uxtb	r2, r3
   16866:	4b4e      	ldr	r3, [pc, #312]	; (169a0 <process_ble_packet+0x7e0>)
   16868:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   1686a:	4b4a      	ldr	r3, [pc, #296]	; (16994 <process_ble_packet+0x7d4>)
   1686c:	781b      	ldrb	r3, [r3, #0]
   1686e:	09db      	lsrs	r3, r3, #7
   16870:	b2da      	uxtb	r2, r3
   16872:	4b4c      	ldr	r3, [pc, #304]	; (169a4 <process_ble_packet+0x7e4>)
   16874:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_ANALOG_COLOR_CYCLE] = ((float)(ble_recieve_packet.payload[1]))/100;
   16876:	4b46      	ldr	r3, [pc, #280]	; (16990 <process_ble_packet+0x7d0>)
   16878:	78da      	ldrb	r2, [r3, #3]
   1687a:	4b4b      	ldr	r3, [pc, #300]	; (169a8 <process_ble_packet+0x7e8>)
   1687c:	0010      	movs	r0, r2
   1687e:	4798      	blx	r3
   16880:	1c02      	adds	r2, r0, #0
   16882:	4b4a      	ldr	r3, [pc, #296]	; (169ac <process_ble_packet+0x7ec>)
   16884:	494a      	ldr	r1, [pc, #296]	; (169b0 <process_ble_packet+0x7f0>)
   16886:	1c10      	adds	r0, r2, #0
   16888:	4798      	blx	r3
   1688a:	1c03      	adds	r3, r0, #0
   1688c:	1c1a      	adds	r2, r3, #0
   1688e:	4b64      	ldr	r3, [pc, #400]	; (16a20 <process_ble_packet+0x860>)
   16890:	605a      	str	r2, [r3, #4]
			Brightness[MODE_ANALOG_COLOR_CYCLE] = ((float)(ble_recieve_packet.payload[2]))/100;
   16892:	4b3f      	ldr	r3, [pc, #252]	; (16990 <process_ble_packet+0x7d0>)
   16894:	791a      	ldrb	r2, [r3, #4]
   16896:	4b44      	ldr	r3, [pc, #272]	; (169a8 <process_ble_packet+0x7e8>)
   16898:	0010      	movs	r0, r2
   1689a:	4798      	blx	r3
   1689c:	1c02      	adds	r2, r0, #0
   1689e:	4b43      	ldr	r3, [pc, #268]	; (169ac <process_ble_packet+0x7ec>)
   168a0:	4943      	ldr	r1, [pc, #268]	; (169b0 <process_ble_packet+0x7f0>)
   168a2:	1c10      	adds	r0, r2, #0
   168a4:	4798      	blx	r3
   168a6:	1c03      	adds	r3, r0, #0
   168a8:	1c1a      	adds	r2, r3, #0
   168aa:	4b42      	ldr	r3, [pc, #264]	; (169b4 <process_ble_packet+0x7f4>)
   168ac:	605a      	str	r2, [r3, #4]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[3])>>7)==0x1, MODE_ANALOG_COLOR_CYCLE);
   168ae:	4b38      	ldr	r3, [pc, #224]	; (16990 <process_ble_packet+0x7d0>)
   168b0:	795b      	ldrb	r3, [r3, #5]
   168b2:	09db      	lsrs	r3, r3, #7
   168b4:	b2db      	uxtb	r3, r3
   168b6:	3b01      	subs	r3, #1
   168b8:	425a      	negs	r2, r3
   168ba:	4153      	adcs	r3, r2
   168bc:	b2d9      	uxtb	r1, r3
   168be:	4b3e      	ldr	r3, [pc, #248]	; (169b8 <process_ble_packet+0x7f8>)
   168c0:	2201      	movs	r2, #1
   168c2:	0018      	movs	r0, r3
   168c4:	4b3d      	ldr	r3, [pc, #244]	; (169bc <process_ble_packet+0x7fc>)
   168c6:	4798      	blx	r3
			save_led_data();
   168c8:	4b3d      	ldr	r3, [pc, #244]	; (169c0 <process_ble_packet+0x800>)
   168ca:	4798      	blx	r3
			break;
   168cc:	f000 fd6f 	bl	173ae <process_ble_packet+0x11ee>
		case Throttle_Values:
			LIGHTS_ON = 1;
   168d0:	4b2d      	ldr	r3, [pc, #180]	; (16988 <process_ble_packet+0x7c8>)
   168d2:	2201      	movs	r2, #1
   168d4:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_THROTTLE;
   168d6:	4b2d      	ldr	r3, [pc, #180]	; (1698c <process_ble_packet+0x7cc>)
   168d8:	2203      	movs	r2, #3
   168da:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   168dc:	4b2c      	ldr	r3, [pc, #176]	; (16990 <process_ble_packet+0x7d0>)
   168de:	789b      	ldrb	r3, [r3, #2]
   168e0:	220f      	movs	r2, #15
   168e2:	4393      	bics	r3, r2
   168e4:	b2da      	uxtb	r2, r3
   168e6:	4b2b      	ldr	r3, [pc, #172]	; (16994 <process_ble_packet+0x7d4>)
   168e8:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   168ea:	4b2a      	ldr	r3, [pc, #168]	; (16994 <process_ble_packet+0x7d4>)
   168ec:	781b      	ldrb	r3, [r3, #0]
   168ee:	111b      	asrs	r3, r3, #4
   168f0:	b2db      	uxtb	r3, r3
   168f2:	2201      	movs	r2, #1
   168f4:	4013      	ands	r3, r2
   168f6:	b2da      	uxtb	r2, r3
   168f8:	4b27      	ldr	r3, [pc, #156]	; (16998 <process_ble_packet+0x7d8>)
   168fa:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   168fc:	4b25      	ldr	r3, [pc, #148]	; (16994 <process_ble_packet+0x7d4>)
   168fe:	781b      	ldrb	r3, [r3, #0]
   16900:	115b      	asrs	r3, r3, #5
   16902:	b2db      	uxtb	r3, r3
   16904:	2201      	movs	r2, #1
   16906:	4013      	ands	r3, r2
   16908:	b2da      	uxtb	r2, r3
   1690a:	4b24      	ldr	r3, [pc, #144]	; (1699c <process_ble_packet+0x7dc>)
   1690c:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1690e:	4b21      	ldr	r3, [pc, #132]	; (16994 <process_ble_packet+0x7d4>)
   16910:	781b      	ldrb	r3, [r3, #0]
   16912:	119b      	asrs	r3, r3, #6
   16914:	b2db      	uxtb	r3, r3
   16916:	2201      	movs	r2, #1
   16918:	4013      	ands	r3, r2
   1691a:	b2da      	uxtb	r2, r3
   1691c:	4b20      	ldr	r3, [pc, #128]	; (169a0 <process_ble_packet+0x7e0>)
   1691e:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16920:	4b1c      	ldr	r3, [pc, #112]	; (16994 <process_ble_packet+0x7d4>)
   16922:	781b      	ldrb	r3, [r3, #0]
   16924:	09db      	lsrs	r3, r3, #7
   16926:	b2da      	uxtb	r2, r3
   16928:	4b1e      	ldr	r3, [pc, #120]	; (169a4 <process_ble_packet+0x7e4>)
   1692a:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_ANALOG_THROTTLE] = ((float)(ble_recieve_packet.payload[1]))/100;
   1692c:	4b18      	ldr	r3, [pc, #96]	; (16990 <process_ble_packet+0x7d0>)
   1692e:	78da      	ldrb	r2, [r3, #3]
   16930:	4b1d      	ldr	r3, [pc, #116]	; (169a8 <process_ble_packet+0x7e8>)
   16932:	0010      	movs	r0, r2
   16934:	4798      	blx	r3
   16936:	1c02      	adds	r2, r0, #0
   16938:	4b1c      	ldr	r3, [pc, #112]	; (169ac <process_ble_packet+0x7ec>)
   1693a:	491d      	ldr	r1, [pc, #116]	; (169b0 <process_ble_packet+0x7f0>)
   1693c:	1c10      	adds	r0, r2, #0
   1693e:	4798      	blx	r3
   16940:	1c03      	adds	r3, r0, #0
   16942:	1c1a      	adds	r2, r3, #0
   16944:	4b36      	ldr	r3, [pc, #216]	; (16a20 <process_ble_packet+0x860>)
   16946:	60da      	str	r2, [r3, #12]
			Brightness[MODE_ANALOG_THROTTLE] = ((float)(ble_recieve_packet.payload[2]))/100;
   16948:	4b11      	ldr	r3, [pc, #68]	; (16990 <process_ble_packet+0x7d0>)
   1694a:	791a      	ldrb	r2, [r3, #4]
   1694c:	4b16      	ldr	r3, [pc, #88]	; (169a8 <process_ble_packet+0x7e8>)
   1694e:	0010      	movs	r0, r2
   16950:	4798      	blx	r3
   16952:	1c02      	adds	r2, r0, #0
   16954:	4b15      	ldr	r3, [pc, #84]	; (169ac <process_ble_packet+0x7ec>)
   16956:	4916      	ldr	r1, [pc, #88]	; (169b0 <process_ble_packet+0x7f0>)
   16958:	1c10      	adds	r0, r2, #0
   1695a:	4798      	blx	r3
   1695c:	1c03      	adds	r3, r0, #0
   1695e:	1c1a      	adds	r2, r3, #0
   16960:	4b14      	ldr	r3, [pc, #80]	; (169b4 <process_ble_packet+0x7f4>)
   16962:	60da      	str	r2, [r3, #12]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[3])>>7)==0x1, MODE_ANALOG_THROTTLE);
   16964:	4b0a      	ldr	r3, [pc, #40]	; (16990 <process_ble_packet+0x7d0>)
   16966:	795b      	ldrb	r3, [r3, #5]
   16968:	09db      	lsrs	r3, r3, #7
   1696a:	b2db      	uxtb	r3, r3
   1696c:	3b01      	subs	r3, #1
   1696e:	425a      	negs	r2, r3
   16970:	4153      	adcs	r3, r2
   16972:	b2d9      	uxtb	r1, r3
   16974:	4b10      	ldr	r3, [pc, #64]	; (169b8 <process_ble_packet+0x7f8>)
   16976:	2203      	movs	r2, #3
   16978:	0018      	movs	r0, r3
   1697a:	4b10      	ldr	r3, [pc, #64]	; (169bc <process_ble_packet+0x7fc>)
   1697c:	4798      	blx	r3
			save_led_data();
   1697e:	4b10      	ldr	r3, [pc, #64]	; (169c0 <process_ble_packet+0x800>)
   16980:	4798      	blx	r3
			break;
   16982:	f000 fd14 	bl	173ae <process_ble_packet+0x11ee>
   16986:	46c0      	nop			; (mov r8, r8)
   16988:	200000d6 	.word	0x200000d6
   1698c:	2000003d 	.word	0x2000003d
   16990:	20000730 	.word	0x20000730
   16994:	200003b0 	.word	0x200003b0
   16998:	200000d5 	.word	0x200000d5
   1699c:	200003ad 	.word	0x200003ad
   169a0:	200003ae 	.word	0x200003ae
   169a4:	200003af 	.word	0x200003af
   169a8:	0001abbd 	.word	0x0001abbd
   169ac:	0001a185 	.word	0x0001a185
   169b0:	42c80000 	.word	0x42c80000
   169b4:	20000070 	.word	0x20000070
   169b8:	200003a8 	.word	0x200003a8
   169bc:	0000eff9 	.word	0x0000eff9
   169c0:	00013ef5 	.word	0x00013ef5
   169c4:	20000008 	.word	0x20000008
   169c8:	00014c7d 	.word	0x00014c7d
   169cc:	200003d1 	.word	0x200003d1
   169d0:	200003d2 	.word	0x200003d2
   169d4:	200000e4 	.word	0x200000e4
   169d8:	200000e3 	.word	0x200000e3
   169dc:	200003cf 	.word	0x200003cf
   169e0:	200003d0 	.word	0x200003d0
   169e4:	20000443 	.word	0x20000443
   169e8:	20001ad4 	.word	0x20001ad4
   169ec:	2000003c 	.word	0x2000003c
   169f0:	200003a2 	.word	0x200003a2
   169f4:	200000e0 	.word	0x200000e0
   169f8:	200000d2 	.word	0x200000d2
   169fc:	200000d3 	.word	0x200000d3
   16a00:	200003a3 	.word	0x200003a3
   16a04:	200003a4 	.word	0x200003a4
   16a08:	200003a5 	.word	0x200003a5
   16a0c:	200003a6 	.word	0x200003a6
   16a10:	200000d4 	.word	0x200000d4
   16a14:	200006f0 	.word	0x200006f0
   16a18:	0000a789 	.word	0x0000a789
   16a1c:	00009531 	.word	0x00009531
   16a20:	2000004c 	.word	0x2000004c
		case Static_Values:
			LIGHTS_ON = 1;
   16a24:	4bee      	ldr	r3, [pc, #952]	; (16de0 <process_ble_packet+0xc20>)
   16a26:	2201      	movs	r2, #1
   16a28:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_STATIC;
   16a2a:	4bee      	ldr	r3, [pc, #952]	; (16de4 <process_ble_packet+0xc24>)
   16a2c:	2200      	movs	r2, #0
   16a2e:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16a30:	4bed      	ldr	r3, [pc, #948]	; (16de8 <process_ble_packet+0xc28>)
   16a32:	789b      	ldrb	r3, [r3, #2]
   16a34:	220f      	movs	r2, #15
   16a36:	4393      	bics	r3, r2
   16a38:	b2da      	uxtb	r2, r3
   16a3a:	4bec      	ldr	r3, [pc, #944]	; (16dec <process_ble_packet+0xc2c>)
   16a3c:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16a3e:	4beb      	ldr	r3, [pc, #940]	; (16dec <process_ble_packet+0xc2c>)
   16a40:	781b      	ldrb	r3, [r3, #0]
   16a42:	111b      	asrs	r3, r3, #4
   16a44:	b2db      	uxtb	r3, r3
   16a46:	2201      	movs	r2, #1
   16a48:	4013      	ands	r3, r2
   16a4a:	b2da      	uxtb	r2, r3
   16a4c:	4be8      	ldr	r3, [pc, #928]	; (16df0 <process_ble_packet+0xc30>)
   16a4e:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16a50:	4be6      	ldr	r3, [pc, #920]	; (16dec <process_ble_packet+0xc2c>)
   16a52:	781b      	ldrb	r3, [r3, #0]
   16a54:	115b      	asrs	r3, r3, #5
   16a56:	b2db      	uxtb	r3, r3
   16a58:	2201      	movs	r2, #1
   16a5a:	4013      	ands	r3, r2
   16a5c:	b2da      	uxtb	r2, r3
   16a5e:	4be5      	ldr	r3, [pc, #916]	; (16df4 <process_ble_packet+0xc34>)
   16a60:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16a62:	4be2      	ldr	r3, [pc, #904]	; (16dec <process_ble_packet+0xc2c>)
   16a64:	781b      	ldrb	r3, [r3, #0]
   16a66:	119b      	asrs	r3, r3, #6
   16a68:	b2db      	uxtb	r3, r3
   16a6a:	2201      	movs	r2, #1
   16a6c:	4013      	ands	r3, r2
   16a6e:	b2da      	uxtb	r2, r3
   16a70:	4be1      	ldr	r3, [pc, #900]	; (16df8 <process_ble_packet+0xc38>)
   16a72:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16a74:	4bdd      	ldr	r3, [pc, #884]	; (16dec <process_ble_packet+0xc2c>)
   16a76:	781b      	ldrb	r3, [r3, #0]
   16a78:	09db      	lsrs	r3, r3, #7
   16a7a:	b2da      	uxtb	r2, r3
   16a7c:	4bdf      	ldr	r3, [pc, #892]	; (16dfc <process_ble_packet+0xc3c>)
   16a7e:	701a      	strb	r2, [r3, #0]
			Static_RGB.LR = (uint16_t)((float)ble_recieve_packet.payload[1] * 257);
   16a80:	4bd9      	ldr	r3, [pc, #868]	; (16de8 <process_ble_packet+0xc28>)
   16a82:	78da      	ldrb	r2, [r3, #3]
   16a84:	4bde      	ldr	r3, [pc, #888]	; (16e00 <process_ble_packet+0xc40>)
   16a86:	0010      	movs	r0, r2
   16a88:	4798      	blx	r3
   16a8a:	1c02      	adds	r2, r0, #0
   16a8c:	4bdd      	ldr	r3, [pc, #884]	; (16e04 <process_ble_packet+0xc44>)
   16a8e:	49de      	ldr	r1, [pc, #888]	; (16e08 <process_ble_packet+0xc48>)
   16a90:	1c10      	adds	r0, r2, #0
   16a92:	4798      	blx	r3
   16a94:	1c03      	adds	r3, r0, #0
   16a96:	1c1a      	adds	r2, r3, #0
   16a98:	4bdc      	ldr	r3, [pc, #880]	; (16e0c <process_ble_packet+0xc4c>)
   16a9a:	1c10      	adds	r0, r2, #0
   16a9c:	4798      	blx	r3
   16a9e:	0003      	movs	r3, r0
   16aa0:	b29a      	uxth	r2, r3
   16aa2:	4bdb      	ldr	r3, [pc, #876]	; (16e10 <process_ble_packet+0xc50>)
   16aa4:	801a      	strh	r2, [r3, #0]
			Static_RGB.LG = (uint16_t)((float)ble_recieve_packet.payload[2] * 257);
   16aa6:	4bd0      	ldr	r3, [pc, #832]	; (16de8 <process_ble_packet+0xc28>)
   16aa8:	791a      	ldrb	r2, [r3, #4]
   16aaa:	4bd5      	ldr	r3, [pc, #852]	; (16e00 <process_ble_packet+0xc40>)
   16aac:	0010      	movs	r0, r2
   16aae:	4798      	blx	r3
   16ab0:	1c02      	adds	r2, r0, #0
   16ab2:	4bd4      	ldr	r3, [pc, #848]	; (16e04 <process_ble_packet+0xc44>)
   16ab4:	49d4      	ldr	r1, [pc, #848]	; (16e08 <process_ble_packet+0xc48>)
   16ab6:	1c10      	adds	r0, r2, #0
   16ab8:	4798      	blx	r3
   16aba:	1c03      	adds	r3, r0, #0
   16abc:	1c1a      	adds	r2, r3, #0
   16abe:	4bd3      	ldr	r3, [pc, #844]	; (16e0c <process_ble_packet+0xc4c>)
   16ac0:	1c10      	adds	r0, r2, #0
   16ac2:	4798      	blx	r3
   16ac4:	0003      	movs	r3, r0
   16ac6:	b29a      	uxth	r2, r3
   16ac8:	4bd1      	ldr	r3, [pc, #836]	; (16e10 <process_ble_packet+0xc50>)
   16aca:	805a      	strh	r2, [r3, #2]
			Static_RGB.LB = (uint16_t)((float)ble_recieve_packet.payload[3] * 257);
   16acc:	4bc6      	ldr	r3, [pc, #792]	; (16de8 <process_ble_packet+0xc28>)
   16ace:	795a      	ldrb	r2, [r3, #5]
   16ad0:	4bcb      	ldr	r3, [pc, #812]	; (16e00 <process_ble_packet+0xc40>)
   16ad2:	0010      	movs	r0, r2
   16ad4:	4798      	blx	r3
   16ad6:	1c02      	adds	r2, r0, #0
   16ad8:	4bca      	ldr	r3, [pc, #808]	; (16e04 <process_ble_packet+0xc44>)
   16ada:	49cb      	ldr	r1, [pc, #812]	; (16e08 <process_ble_packet+0xc48>)
   16adc:	1c10      	adds	r0, r2, #0
   16ade:	4798      	blx	r3
   16ae0:	1c03      	adds	r3, r0, #0
   16ae2:	1c1a      	adds	r2, r3, #0
   16ae4:	4bc9      	ldr	r3, [pc, #804]	; (16e0c <process_ble_packet+0xc4c>)
   16ae6:	1c10      	adds	r0, r2, #0
   16ae8:	4798      	blx	r3
   16aea:	0003      	movs	r3, r0
   16aec:	b29a      	uxth	r2, r3
   16aee:	4bc8      	ldr	r3, [pc, #800]	; (16e10 <process_ble_packet+0xc50>)
   16af0:	809a      	strh	r2, [r3, #4]
			Static_RGB.RR = (uint16_t)((float)ble_recieve_packet.payload[4] * 257);
   16af2:	4bbd      	ldr	r3, [pc, #756]	; (16de8 <process_ble_packet+0xc28>)
   16af4:	799a      	ldrb	r2, [r3, #6]
   16af6:	4bc2      	ldr	r3, [pc, #776]	; (16e00 <process_ble_packet+0xc40>)
   16af8:	0010      	movs	r0, r2
   16afa:	4798      	blx	r3
   16afc:	1c02      	adds	r2, r0, #0
   16afe:	4bc1      	ldr	r3, [pc, #772]	; (16e04 <process_ble_packet+0xc44>)
   16b00:	49c1      	ldr	r1, [pc, #772]	; (16e08 <process_ble_packet+0xc48>)
   16b02:	1c10      	adds	r0, r2, #0
   16b04:	4798      	blx	r3
   16b06:	1c03      	adds	r3, r0, #0
   16b08:	1c1a      	adds	r2, r3, #0
   16b0a:	4bc0      	ldr	r3, [pc, #768]	; (16e0c <process_ble_packet+0xc4c>)
   16b0c:	1c10      	adds	r0, r2, #0
   16b0e:	4798      	blx	r3
   16b10:	0003      	movs	r3, r0
   16b12:	b29a      	uxth	r2, r3
   16b14:	4bbe      	ldr	r3, [pc, #760]	; (16e10 <process_ble_packet+0xc50>)
   16b16:	80da      	strh	r2, [r3, #6]
			Static_RGB.RG = (uint16_t)((float)ble_recieve_packet.payload[5] * 257);
   16b18:	4bb3      	ldr	r3, [pc, #716]	; (16de8 <process_ble_packet+0xc28>)
   16b1a:	79da      	ldrb	r2, [r3, #7]
   16b1c:	4bb8      	ldr	r3, [pc, #736]	; (16e00 <process_ble_packet+0xc40>)
   16b1e:	0010      	movs	r0, r2
   16b20:	4798      	blx	r3
   16b22:	1c02      	adds	r2, r0, #0
   16b24:	4bb7      	ldr	r3, [pc, #732]	; (16e04 <process_ble_packet+0xc44>)
   16b26:	49b8      	ldr	r1, [pc, #736]	; (16e08 <process_ble_packet+0xc48>)
   16b28:	1c10      	adds	r0, r2, #0
   16b2a:	4798      	blx	r3
   16b2c:	1c03      	adds	r3, r0, #0
   16b2e:	1c1a      	adds	r2, r3, #0
   16b30:	4bb6      	ldr	r3, [pc, #728]	; (16e0c <process_ble_packet+0xc4c>)
   16b32:	1c10      	adds	r0, r2, #0
   16b34:	4798      	blx	r3
   16b36:	0003      	movs	r3, r0
   16b38:	b29a      	uxth	r2, r3
   16b3a:	4bb5      	ldr	r3, [pc, #724]	; (16e10 <process_ble_packet+0xc50>)
   16b3c:	811a      	strh	r2, [r3, #8]
			Static_RGB.RB = (uint16_t)((float)ble_recieve_packet.payload[6] * 257);
   16b3e:	4baa      	ldr	r3, [pc, #680]	; (16de8 <process_ble_packet+0xc28>)
   16b40:	7a1a      	ldrb	r2, [r3, #8]
   16b42:	4baf      	ldr	r3, [pc, #700]	; (16e00 <process_ble_packet+0xc40>)
   16b44:	0010      	movs	r0, r2
   16b46:	4798      	blx	r3
   16b48:	1c02      	adds	r2, r0, #0
   16b4a:	4bae      	ldr	r3, [pc, #696]	; (16e04 <process_ble_packet+0xc44>)
   16b4c:	49ae      	ldr	r1, [pc, #696]	; (16e08 <process_ble_packet+0xc48>)
   16b4e:	1c10      	adds	r0, r2, #0
   16b50:	4798      	blx	r3
   16b52:	1c03      	adds	r3, r0, #0
   16b54:	1c1a      	adds	r2, r3, #0
   16b56:	4bad      	ldr	r3, [pc, #692]	; (16e0c <process_ble_packet+0xc4c>)
   16b58:	1c10      	adds	r0, r2, #0
   16b5a:	4798      	blx	r3
   16b5c:	0003      	movs	r3, r0
   16b5e:	b29a      	uxth	r2, r3
   16b60:	4bab      	ldr	r3, [pc, #684]	; (16e10 <process_ble_packet+0xc50>)
   16b62:	815a      	strh	r2, [r3, #10]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[7])>>7)==0x1, MODE_ANALOG_STATIC);
   16b64:	4ba0      	ldr	r3, [pc, #640]	; (16de8 <process_ble_packet+0xc28>)
   16b66:	7a5b      	ldrb	r3, [r3, #9]
   16b68:	09db      	lsrs	r3, r3, #7
   16b6a:	b2db      	uxtb	r3, r3
   16b6c:	3b01      	subs	r3, #1
   16b6e:	425a      	negs	r2, r3
   16b70:	4153      	adcs	r3, r2
   16b72:	b2d9      	uxtb	r1, r3
   16b74:	4ba7      	ldr	r3, [pc, #668]	; (16e14 <process_ble_packet+0xc54>)
   16b76:	2200      	movs	r2, #0
   16b78:	0018      	movs	r0, r3
   16b7a:	4ba7      	ldr	r3, [pc, #668]	; (16e18 <process_ble_packet+0xc58>)
   16b7c:	4798      	blx	r3
			save_led_data();
   16b7e:	4ba7      	ldr	r3, [pc, #668]	; (16e1c <process_ble_packet+0xc5c>)
   16b80:	4798      	blx	r3
			//save_orientation_controls_remote_esc_lights();
			break;
   16b82:	f000 fc14 	bl	173ae <process_ble_packet+0x11ee>
		case Apply_Control_Settings:
			AUX_ENABLED = (ble_recieve_packet.payload[0]&0x80)>>7;
   16b86:	4b98      	ldr	r3, [pc, #608]	; (16de8 <process_ble_packet+0xc28>)
   16b88:	789b      	ldrb	r3, [r3, #2]
   16b8a:	09db      	lsrs	r3, r3, #7
   16b8c:	b2db      	uxtb	r3, r3
   16b8e:	1e5a      	subs	r2, r3, #1
   16b90:	4193      	sbcs	r3, r2
   16b92:	b2da      	uxtb	r2, r3
   16b94:	4ba2      	ldr	r3, [pc, #648]	; (16e20 <process_ble_packet+0xc60>)
   16b96:	701a      	strb	r2, [r3, #0]
			TURN_ENABLED = (ble_recieve_packet.payload[0]&0x40)>>6;
   16b98:	4b93      	ldr	r3, [pc, #588]	; (16de8 <process_ble_packet+0xc28>)
   16b9a:	789b      	ldrb	r3, [r3, #2]
   16b9c:	119b      	asrs	r3, r3, #6
   16b9e:	2201      	movs	r2, #1
   16ba0:	4013      	ands	r3, r2
   16ba2:	1e5a      	subs	r2, r3, #1
   16ba4:	4193      	sbcs	r3, r2
   16ba6:	b2da      	uxtb	r2, r3
   16ba8:	4b9e      	ldr	r3, [pc, #632]	; (16e24 <process_ble_packet+0xc64>)
   16baa:	701a      	strb	r2, [r3, #0]
			auxControlType = (ble_recieve_packet.payload[0]&0x0F);
   16bac:	4b8e      	ldr	r3, [pc, #568]	; (16de8 <process_ble_packet+0xc28>)
   16bae:	789b      	ldrb	r3, [r3, #2]
   16bb0:	220f      	movs	r2, #15
   16bb2:	4013      	ands	r3, r2
   16bb4:	b2da      	uxtb	r2, r3
   16bb6:	4b9c      	ldr	r3, [pc, #624]	; (16e28 <process_ble_packet+0xc68>)
   16bb8:	701a      	strb	r2, [r3, #0]
			auxTimedDuration = (ble_recieve_packet.payload[1]&0xFF);
   16bba:	4b8b      	ldr	r3, [pc, #556]	; (16de8 <process_ble_packet+0xc28>)
   16bbc:	78da      	ldrb	r2, [r3, #3]
   16bbe:	4b9b      	ldr	r3, [pc, #620]	; (16e2c <process_ble_packet+0xc6c>)
   16bc0:	701a      	strb	r2, [r3, #0]
			single_aux_control = (ble_recieve_packet.payload[2]&0xF0)>>4;
   16bc2:	4b89      	ldr	r3, [pc, #548]	; (16de8 <process_ble_packet+0xc28>)
   16bc4:	791b      	ldrb	r3, [r3, #4]
   16bc6:	091b      	lsrs	r3, r3, #4
   16bc8:	b2da      	uxtb	r2, r3
   16bca:	4b99      	ldr	r3, [pc, #612]	; (16e30 <process_ble_packet+0xc70>)
   16bcc:	701a      	strb	r2, [r3, #0]
			single_all_control = (ble_recieve_packet.payload[2]&0x0F);
   16bce:	4b86      	ldr	r3, [pc, #536]	; (16de8 <process_ble_packet+0xc28>)
   16bd0:	791b      	ldrb	r3, [r3, #4]
   16bd2:	220f      	movs	r2, #15
   16bd4:	4013      	ands	r3, r2
   16bd6:	b2da      	uxtb	r2, r3
   16bd8:	4b96      	ldr	r3, [pc, #600]	; (16e34 <process_ble_packet+0xc74>)
   16bda:	701a      	strb	r2, [r3, #0]
			single_head_control = (ble_recieve_packet.payload[3]&0xF0)>>4;
   16bdc:	4b82      	ldr	r3, [pc, #520]	; (16de8 <process_ble_packet+0xc28>)
   16bde:	795b      	ldrb	r3, [r3, #5]
   16be0:	091b      	lsrs	r3, r3, #4
   16be2:	b2da      	uxtb	r2, r3
   16be4:	4b94      	ldr	r3, [pc, #592]	; (16e38 <process_ble_packet+0xc78>)
   16be6:	701a      	strb	r2, [r3, #0]
			single_side_control = (ble_recieve_packet.payload[3]&0x0F);
   16be8:	4b7f      	ldr	r3, [pc, #508]	; (16de8 <process_ble_packet+0xc28>)
   16bea:	795b      	ldrb	r3, [r3, #5]
   16bec:	220f      	movs	r2, #15
   16bee:	4013      	ands	r3, r2
   16bf0:	b2da      	uxtb	r2, r3
   16bf2:	4b92      	ldr	r3, [pc, #584]	; (16e3c <process_ble_packet+0xc7c>)
   16bf4:	701a      	strb	r2, [r3, #0]
			single_down_control = (ble_recieve_packet.payload[4]&0xF0)>>4;
   16bf6:	4b7c      	ldr	r3, [pc, #496]	; (16de8 <process_ble_packet+0xc28>)
   16bf8:	799b      	ldrb	r3, [r3, #6]
   16bfa:	091b      	lsrs	r3, r3, #4
   16bfc:	b2da      	uxtb	r2, r3
   16bfe:	4b90      	ldr	r3, [pc, #576]	; (16e40 <process_ble_packet+0xc80>)
   16c00:	701a      	strb	r2, [r3, #0]
			single_up_control = (ble_recieve_packet.payload[4]&0x0F);
   16c02:	4b79      	ldr	r3, [pc, #484]	; (16de8 <process_ble_packet+0xc28>)
   16c04:	799b      	ldrb	r3, [r3, #6]
   16c06:	220f      	movs	r2, #15
   16c08:	4013      	ands	r3, r2
   16c0a:	b2da      	uxtb	r2, r3
   16c0c:	4b8d      	ldr	r3, [pc, #564]	; (16e44 <process_ble_packet+0xc84>)
   16c0e:	701a      	strb	r2, [r3, #0]
			single_brights_control = (ble_recieve_packet.payload[5]&0x0F);
   16c10:	4b75      	ldr	r3, [pc, #468]	; (16de8 <process_ble_packet+0xc28>)
   16c12:	79db      	ldrb	r3, [r3, #7]
   16c14:	220f      	movs	r2, #15
   16c16:	4013      	ands	r3, r2
   16c18:	b2da      	uxtb	r2, r3
   16c1a:	4b8b      	ldr	r3, [pc, #556]	; (16e48 <process_ble_packet+0xc88>)
   16c1c:	701a      	strb	r2, [r3, #0]
			dual_all_control = (ble_recieve_packet.payload[5]&0x0F);
			dual_head_control = (ble_recieve_packet.payload[6]&0xF0)>>4;
			dual_side_control = (ble_recieve_packet.payload[6]&0x0F);
			dual_down_control = (ble_recieve_packet.payload[7]&0xF0)>>4;
			dual_up_control = (ble_recieve_packet.payload[7]&0x0F);*/
			save_orientation_controls_remote_esc_lights();
   16c1e:	4b8b      	ldr	r3, [pc, #556]	; (16e4c <process_ble_packet+0xc8c>)
   16c20:	4798      	blx	r3
			break;
   16c22:	e3c4      	b.n	173ae <process_ble_packet+0x11ee>
		case Custom_Values:
			LIGHTS_ON = 1;
   16c24:	4b6e      	ldr	r3, [pc, #440]	; (16de0 <process_ble_packet+0xc20>)
   16c26:	2201      	movs	r2, #1
   16c28:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_ANALOG_CUSTOM;
   16c2a:	4b6e      	ldr	r3, [pc, #440]	; (16de4 <process_ble_packet+0xc24>)
   16c2c:	2208      	movs	r2, #8
   16c2e:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16c30:	4b6d      	ldr	r3, [pc, #436]	; (16de8 <process_ble_packet+0xc28>)
   16c32:	789b      	ldrb	r3, [r3, #2]
   16c34:	220f      	movs	r2, #15
   16c36:	4393      	bics	r3, r2
   16c38:	b2da      	uxtb	r2, r3
   16c3a:	4b6c      	ldr	r3, [pc, #432]	; (16dec <process_ble_packet+0xc2c>)
   16c3c:	701a      	strb	r2, [r3, #0]
			//RGB_led_type = (ble_recieve_packet.payload[0] & 0x0F);
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16c3e:	4b6b      	ldr	r3, [pc, #428]	; (16dec <process_ble_packet+0xc2c>)
   16c40:	781b      	ldrb	r3, [r3, #0]
   16c42:	111b      	asrs	r3, r3, #4
   16c44:	b2db      	uxtb	r3, r3
   16c46:	2201      	movs	r2, #1
   16c48:	4013      	ands	r3, r2
   16c4a:	b2da      	uxtb	r2, r3
   16c4c:	4b68      	ldr	r3, [pc, #416]	; (16df0 <process_ble_packet+0xc30>)
   16c4e:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16c50:	4b66      	ldr	r3, [pc, #408]	; (16dec <process_ble_packet+0xc2c>)
   16c52:	781b      	ldrb	r3, [r3, #0]
   16c54:	115b      	asrs	r3, r3, #5
   16c56:	b2db      	uxtb	r3, r3
   16c58:	2201      	movs	r2, #1
   16c5a:	4013      	ands	r3, r2
   16c5c:	b2da      	uxtb	r2, r3
   16c5e:	4b65      	ldr	r3, [pc, #404]	; (16df4 <process_ble_packet+0xc34>)
   16c60:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16c62:	4b62      	ldr	r3, [pc, #392]	; (16dec <process_ble_packet+0xc2c>)
   16c64:	781b      	ldrb	r3, [r3, #0]
   16c66:	119b      	asrs	r3, r3, #6
   16c68:	b2db      	uxtb	r3, r3
   16c6a:	2201      	movs	r2, #1
   16c6c:	4013      	ands	r3, r2
   16c6e:	b2da      	uxtb	r2, r3
   16c70:	4b61      	ldr	r3, [pc, #388]	; (16df8 <process_ble_packet+0xc38>)
   16c72:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16c74:	4b5d      	ldr	r3, [pc, #372]	; (16dec <process_ble_packet+0xc2c>)
   16c76:	781b      	ldrb	r3, [r3, #0]
   16c78:	09db      	lsrs	r3, r3, #7
   16c7a:	b2da      	uxtb	r2, r3
   16c7c:	4b5f      	ldr	r3, [pc, #380]	; (16dfc <process_ble_packet+0xc3c>)
   16c7e:	701a      	strb	r2, [r3, #0]
			ColorBase[MODE_ANALOG_CUSTOM] = (ble_recieve_packet.payload[1] & 0x0FF);
   16c80:	4b59      	ldr	r3, [pc, #356]	; (16de8 <process_ble_packet+0xc28>)
   16c82:	78da      	ldrb	r2, [r3, #3]
   16c84:	4b72      	ldr	r3, [pc, #456]	; (16e50 <process_ble_packet+0xc90>)
   16c86:	721a      	strb	r2, [r3, #8]
			RateBase[MODE_ANALOG_CUSTOM] = (ble_recieve_packet.payload[2] & 0xF0) >> 4;
   16c88:	4b57      	ldr	r3, [pc, #348]	; (16de8 <process_ble_packet+0xc28>)
   16c8a:	791b      	ldrb	r3, [r3, #4]
   16c8c:	091b      	lsrs	r3, r3, #4
   16c8e:	b2da      	uxtb	r2, r3
   16c90:	4b70      	ldr	r3, [pc, #448]	; (16e54 <process_ble_packet+0xc94>)
   16c92:	721a      	strb	r2, [r3, #8]
			BrightBase[MODE_ANALOG_CUSTOM] = (ble_recieve_packet.payload[2] & 0x0F);
   16c94:	4b54      	ldr	r3, [pc, #336]	; (16de8 <process_ble_packet+0xc28>)
   16c96:	791b      	ldrb	r3, [r3, #4]
   16c98:	220f      	movs	r2, #15
   16c9a:	4013      	ands	r3, r2
   16c9c:	b2da      	uxtb	r2, r3
   16c9e:	4b6e      	ldr	r3, [pc, #440]	; (16e58 <process_ble_packet+0xc98>)
   16ca0:	721a      	strb	r2, [r3, #8]
			Custom_RGB.LR = (uint16_t)((float)ble_recieve_packet.payload[3] * 257);
   16ca2:	4b51      	ldr	r3, [pc, #324]	; (16de8 <process_ble_packet+0xc28>)
   16ca4:	795a      	ldrb	r2, [r3, #5]
   16ca6:	4b56      	ldr	r3, [pc, #344]	; (16e00 <process_ble_packet+0xc40>)
   16ca8:	0010      	movs	r0, r2
   16caa:	4798      	blx	r3
   16cac:	1c02      	adds	r2, r0, #0
   16cae:	4b55      	ldr	r3, [pc, #340]	; (16e04 <process_ble_packet+0xc44>)
   16cb0:	4955      	ldr	r1, [pc, #340]	; (16e08 <process_ble_packet+0xc48>)
   16cb2:	1c10      	adds	r0, r2, #0
   16cb4:	4798      	blx	r3
   16cb6:	1c03      	adds	r3, r0, #0
   16cb8:	1c1a      	adds	r2, r3, #0
   16cba:	4b54      	ldr	r3, [pc, #336]	; (16e0c <process_ble_packet+0xc4c>)
   16cbc:	1c10      	adds	r0, r2, #0
   16cbe:	4798      	blx	r3
   16cc0:	0003      	movs	r3, r0
   16cc2:	b29a      	uxth	r2, r3
   16cc4:	4b65      	ldr	r3, [pc, #404]	; (16e5c <process_ble_packet+0xc9c>)
   16cc6:	801a      	strh	r2, [r3, #0]
			Custom_RGB.LG = (uint16_t)((float)ble_recieve_packet.payload[4] * 257);
   16cc8:	4b47      	ldr	r3, [pc, #284]	; (16de8 <process_ble_packet+0xc28>)
   16cca:	799a      	ldrb	r2, [r3, #6]
   16ccc:	4b4c      	ldr	r3, [pc, #304]	; (16e00 <process_ble_packet+0xc40>)
   16cce:	0010      	movs	r0, r2
   16cd0:	4798      	blx	r3
   16cd2:	1c02      	adds	r2, r0, #0
   16cd4:	4b4b      	ldr	r3, [pc, #300]	; (16e04 <process_ble_packet+0xc44>)
   16cd6:	494c      	ldr	r1, [pc, #304]	; (16e08 <process_ble_packet+0xc48>)
   16cd8:	1c10      	adds	r0, r2, #0
   16cda:	4798      	blx	r3
   16cdc:	1c03      	adds	r3, r0, #0
   16cde:	1c1a      	adds	r2, r3, #0
   16ce0:	4b4a      	ldr	r3, [pc, #296]	; (16e0c <process_ble_packet+0xc4c>)
   16ce2:	1c10      	adds	r0, r2, #0
   16ce4:	4798      	blx	r3
   16ce6:	0003      	movs	r3, r0
   16ce8:	b29a      	uxth	r2, r3
   16cea:	4b5c      	ldr	r3, [pc, #368]	; (16e5c <process_ble_packet+0xc9c>)
   16cec:	805a      	strh	r2, [r3, #2]
			Custom_RGB.LB = (uint16_t)((float)ble_recieve_packet.payload[5] * 257);
   16cee:	4b3e      	ldr	r3, [pc, #248]	; (16de8 <process_ble_packet+0xc28>)
   16cf0:	79da      	ldrb	r2, [r3, #7]
   16cf2:	4b43      	ldr	r3, [pc, #268]	; (16e00 <process_ble_packet+0xc40>)
   16cf4:	0010      	movs	r0, r2
   16cf6:	4798      	blx	r3
   16cf8:	1c02      	adds	r2, r0, #0
   16cfa:	4b42      	ldr	r3, [pc, #264]	; (16e04 <process_ble_packet+0xc44>)
   16cfc:	4942      	ldr	r1, [pc, #264]	; (16e08 <process_ble_packet+0xc48>)
   16cfe:	1c10      	adds	r0, r2, #0
   16d00:	4798      	blx	r3
   16d02:	1c03      	adds	r3, r0, #0
   16d04:	1c1a      	adds	r2, r3, #0
   16d06:	4b41      	ldr	r3, [pc, #260]	; (16e0c <process_ble_packet+0xc4c>)
   16d08:	1c10      	adds	r0, r2, #0
   16d0a:	4798      	blx	r3
   16d0c:	0003      	movs	r3, r0
   16d0e:	b29a      	uxth	r2, r3
   16d10:	4b52      	ldr	r3, [pc, #328]	; (16e5c <process_ble_packet+0xc9c>)
   16d12:	809a      	strh	r2, [r3, #4]
			Custom_RGB.RR = (uint16_t)((float)ble_recieve_packet.payload[6] * 257);
   16d14:	4b34      	ldr	r3, [pc, #208]	; (16de8 <process_ble_packet+0xc28>)
   16d16:	7a1a      	ldrb	r2, [r3, #8]
   16d18:	4b39      	ldr	r3, [pc, #228]	; (16e00 <process_ble_packet+0xc40>)
   16d1a:	0010      	movs	r0, r2
   16d1c:	4798      	blx	r3
   16d1e:	1c02      	adds	r2, r0, #0
   16d20:	4b38      	ldr	r3, [pc, #224]	; (16e04 <process_ble_packet+0xc44>)
   16d22:	4939      	ldr	r1, [pc, #228]	; (16e08 <process_ble_packet+0xc48>)
   16d24:	1c10      	adds	r0, r2, #0
   16d26:	4798      	blx	r3
   16d28:	1c03      	adds	r3, r0, #0
   16d2a:	1c1a      	adds	r2, r3, #0
   16d2c:	4b37      	ldr	r3, [pc, #220]	; (16e0c <process_ble_packet+0xc4c>)
   16d2e:	1c10      	adds	r0, r2, #0
   16d30:	4798      	blx	r3
   16d32:	0003      	movs	r3, r0
   16d34:	b29a      	uxth	r2, r3
   16d36:	4b49      	ldr	r3, [pc, #292]	; (16e5c <process_ble_packet+0xc9c>)
   16d38:	80da      	strh	r2, [r3, #6]
			Custom_RGB.RG = (uint16_t)((float)ble_recieve_packet.payload[7] * 257);
   16d3a:	4b2b      	ldr	r3, [pc, #172]	; (16de8 <process_ble_packet+0xc28>)
   16d3c:	7a5a      	ldrb	r2, [r3, #9]
   16d3e:	4b30      	ldr	r3, [pc, #192]	; (16e00 <process_ble_packet+0xc40>)
   16d40:	0010      	movs	r0, r2
   16d42:	4798      	blx	r3
   16d44:	1c02      	adds	r2, r0, #0
   16d46:	4b2f      	ldr	r3, [pc, #188]	; (16e04 <process_ble_packet+0xc44>)
   16d48:	492f      	ldr	r1, [pc, #188]	; (16e08 <process_ble_packet+0xc48>)
   16d4a:	1c10      	adds	r0, r2, #0
   16d4c:	4798      	blx	r3
   16d4e:	1c03      	adds	r3, r0, #0
   16d50:	1c1a      	adds	r2, r3, #0
   16d52:	4b2e      	ldr	r3, [pc, #184]	; (16e0c <process_ble_packet+0xc4c>)
   16d54:	1c10      	adds	r0, r2, #0
   16d56:	4798      	blx	r3
   16d58:	0003      	movs	r3, r0
   16d5a:	b29a      	uxth	r2, r3
   16d5c:	4b3f      	ldr	r3, [pc, #252]	; (16e5c <process_ble_packet+0xc9c>)
   16d5e:	811a      	strh	r2, [r3, #8]
			Custom_RGB.RB = (uint16_t)((float)ble_recieve_packet.payload[8] * 257);
   16d60:	4b21      	ldr	r3, [pc, #132]	; (16de8 <process_ble_packet+0xc28>)
   16d62:	7a9a      	ldrb	r2, [r3, #10]
   16d64:	4b26      	ldr	r3, [pc, #152]	; (16e00 <process_ble_packet+0xc40>)
   16d66:	0010      	movs	r0, r2
   16d68:	4798      	blx	r3
   16d6a:	1c02      	adds	r2, r0, #0
   16d6c:	4b25      	ldr	r3, [pc, #148]	; (16e04 <process_ble_packet+0xc44>)
   16d6e:	4926      	ldr	r1, [pc, #152]	; (16e08 <process_ble_packet+0xc48>)
   16d70:	1c10      	adds	r0, r2, #0
   16d72:	4798      	blx	r3
   16d74:	1c03      	adds	r3, r0, #0
   16d76:	1c1a      	adds	r2, r3, #0
   16d78:	4b24      	ldr	r3, [pc, #144]	; (16e0c <process_ble_packet+0xc4c>)
   16d7a:	1c10      	adds	r0, r2, #0
   16d7c:	4798      	blx	r3
   16d7e:	0003      	movs	r3, r0
   16d80:	b29a      	uxth	r2, r3
   16d82:	4b36      	ldr	r3, [pc, #216]	; (16e5c <process_ble_packet+0xc9c>)
   16d84:	815a      	strh	r2, [r3, #10]
			RateSens[MODE_ANALOG_CUSTOM] = ((float)(ble_recieve_packet.payload[9]))/100;
   16d86:	4b18      	ldr	r3, [pc, #96]	; (16de8 <process_ble_packet+0xc28>)
   16d88:	7ada      	ldrb	r2, [r3, #11]
   16d8a:	4b1d      	ldr	r3, [pc, #116]	; (16e00 <process_ble_packet+0xc40>)
   16d8c:	0010      	movs	r0, r2
   16d8e:	4798      	blx	r3
   16d90:	1c02      	adds	r2, r0, #0
   16d92:	4b33      	ldr	r3, [pc, #204]	; (16e60 <process_ble_packet+0xca0>)
   16d94:	4933      	ldr	r1, [pc, #204]	; (16e64 <process_ble_packet+0xca4>)
   16d96:	1c10      	adds	r0, r2, #0
   16d98:	4798      	blx	r3
   16d9a:	1c03      	adds	r3, r0, #0
   16d9c:	1c1a      	adds	r2, r3, #0
   16d9e:	4b32      	ldr	r3, [pc, #200]	; (16e68 <process_ble_packet+0xca8>)
   16da0:	621a      	str	r2, [r3, #32]
			Brightness[MODE_ANALOG_CUSTOM] = ((float)(ble_recieve_packet.payload[10]))/100;
   16da2:	4b11      	ldr	r3, [pc, #68]	; (16de8 <process_ble_packet+0xc28>)
   16da4:	7b1a      	ldrb	r2, [r3, #12]
   16da6:	4b16      	ldr	r3, [pc, #88]	; (16e00 <process_ble_packet+0xc40>)
   16da8:	0010      	movs	r0, r2
   16daa:	4798      	blx	r3
   16dac:	1c02      	adds	r2, r0, #0
   16dae:	4b2c      	ldr	r3, [pc, #176]	; (16e60 <process_ble_packet+0xca0>)
   16db0:	492c      	ldr	r1, [pc, #176]	; (16e64 <process_ble_packet+0xca4>)
   16db2:	1c10      	adds	r0, r2, #0
   16db4:	4798      	blx	r3
   16db6:	1c03      	adds	r3, r0, #0
   16db8:	1c1a      	adds	r2, r3, #0
   16dba:	4b2c      	ldr	r3, [pc, #176]	; (16e6c <process_ble_packet+0xcac>)
   16dbc:	621a      	str	r2, [r3, #32]
			set_mode_shuffle_state(&shuffled_analog_modes, ((0x80 & ble_recieve_packet.payload[11])>>7)==0x1, MODE_ANALOG_CUSTOM);
   16dbe:	4b0a      	ldr	r3, [pc, #40]	; (16de8 <process_ble_packet+0xc28>)
   16dc0:	7b5b      	ldrb	r3, [r3, #13]
   16dc2:	09db      	lsrs	r3, r3, #7
   16dc4:	b2db      	uxtb	r3, r3
   16dc6:	3b01      	subs	r3, #1
   16dc8:	425a      	negs	r2, r3
   16dca:	4153      	adcs	r3, r2
   16dcc:	b2d9      	uxtb	r1, r3
   16dce:	4b11      	ldr	r3, [pc, #68]	; (16e14 <process_ble_packet+0xc54>)
   16dd0:	2208      	movs	r2, #8
   16dd2:	0018      	movs	r0, r3
   16dd4:	4b10      	ldr	r3, [pc, #64]	; (16e18 <process_ble_packet+0xc58>)
   16dd6:	4798      	blx	r3
			save_led_data();
   16dd8:	4b10      	ldr	r3, [pc, #64]	; (16e1c <process_ble_packet+0xc5c>)
   16dda:	4798      	blx	r3
			break;
   16ddc:	e2e7      	b.n	173ae <process_ble_packet+0x11ee>
   16dde:	46c0      	nop			; (mov r8, r8)
   16de0:	200000d6 	.word	0x200000d6
   16de4:	2000003d 	.word	0x2000003d
   16de8:	20000730 	.word	0x20000730
   16dec:	200003b0 	.word	0x200003b0
   16df0:	200000d5 	.word	0x200000d5
   16df4:	200003ad 	.word	0x200003ad
   16df8:	200003ae 	.word	0x200003ae
   16dfc:	200003af 	.word	0x200003af
   16e00:	0001abbd 	.word	0x0001abbd
   16e04:	0001a565 	.word	0x0001a565
   16e08:	43808000 	.word	0x43808000
   16e0c:	00019df5 	.word	0x00019df5
   16e10:	20000040 	.word	0x20000040
   16e14:	200003a8 	.word	0x200003a8
   16e18:	0000eff9 	.word	0x0000eff9
   16e1c:	00013ef5 	.word	0x00013ef5
   16e20:	200003e6 	.word	0x200003e6
   16e24:	200003e7 	.word	0x200003e7
   16e28:	200003ea 	.word	0x200003ea
   16e2c:	200003eb 	.word	0x200003eb
   16e30:	200003ec 	.word	0x200003ec
   16e34:	200003ed 	.word	0x200003ed
   16e38:	200003ee 	.word	0x200003ee
   16e3c:	200003ef 	.word	0x200003ef
   16e40:	200003f1 	.word	0x200003f1
   16e44:	200003f0 	.word	0x200003f0
   16e48:	200003f2 	.word	0x200003f2
   16e4c:	00014c7d 	.word	0x00014c7d
   16e50:	20000094 	.word	0x20000094
   16e54:	200000ac 	.word	0x200000ac
   16e58:	200000a0 	.word	0x200000a0
   16e5c:	200000c4 	.word	0x200000c4
   16e60:	0001a185 	.word	0x0001a185
   16e64:	42c80000 	.word	0x42c80000
   16e68:	2000004c 	.word	0x2000004c
   16e6c:	20000070 	.word	0x20000070
		case Digital_Static_Values:
			LIGHTS_ON = 1;
   16e70:	4bf6      	ldr	r3, [pc, #984]	; (1724c <process_ble_packet+0x108c>)
   16e72:	2201      	movs	r2, #1
   16e74:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_STATIC;
   16e76:	4bf6      	ldr	r3, [pc, #984]	; (17250 <process_ble_packet+0x1090>)
   16e78:	2200      	movs	r2, #0
   16e7a:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16e7c:	4bf5      	ldr	r3, [pc, #980]	; (17254 <process_ble_packet+0x1094>)
   16e7e:	789b      	ldrb	r3, [r3, #2]
   16e80:	220f      	movs	r2, #15
   16e82:	4393      	bics	r3, r2
   16e84:	b2da      	uxtb	r2, r3
   16e86:	4bf4      	ldr	r3, [pc, #976]	; (17258 <process_ble_packet+0x1098>)
   16e88:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16e8a:	4bf3      	ldr	r3, [pc, #972]	; (17258 <process_ble_packet+0x1098>)
   16e8c:	781b      	ldrb	r3, [r3, #0]
   16e8e:	111b      	asrs	r3, r3, #4
   16e90:	b2db      	uxtb	r3, r3
   16e92:	2201      	movs	r2, #1
   16e94:	4013      	ands	r3, r2
   16e96:	b2da      	uxtb	r2, r3
   16e98:	4bf0      	ldr	r3, [pc, #960]	; (1725c <process_ble_packet+0x109c>)
   16e9a:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16e9c:	4bee      	ldr	r3, [pc, #952]	; (17258 <process_ble_packet+0x1098>)
   16e9e:	781b      	ldrb	r3, [r3, #0]
   16ea0:	115b      	asrs	r3, r3, #5
   16ea2:	b2db      	uxtb	r3, r3
   16ea4:	2201      	movs	r2, #1
   16ea6:	4013      	ands	r3, r2
   16ea8:	b2da      	uxtb	r2, r3
   16eaa:	4bed      	ldr	r3, [pc, #948]	; (17260 <process_ble_packet+0x10a0>)
   16eac:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16eae:	4bea      	ldr	r3, [pc, #936]	; (17258 <process_ble_packet+0x1098>)
   16eb0:	781b      	ldrb	r3, [r3, #0]
   16eb2:	119b      	asrs	r3, r3, #6
   16eb4:	b2db      	uxtb	r3, r3
   16eb6:	2201      	movs	r2, #1
   16eb8:	4013      	ands	r3, r2
   16eba:	b2da      	uxtb	r2, r3
   16ebc:	4be9      	ldr	r3, [pc, #932]	; (17264 <process_ble_packet+0x10a4>)
   16ebe:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16ec0:	4be5      	ldr	r3, [pc, #916]	; (17258 <process_ble_packet+0x1098>)
   16ec2:	781b      	ldrb	r3, [r3, #0]
   16ec4:	09db      	lsrs	r3, r3, #7
   16ec6:	b2da      	uxtb	r2, r3
   16ec8:	4be7      	ldr	r3, [pc, #924]	; (17268 <process_ble_packet+0x10a8>)
   16eca:	701a      	strb	r2, [r3, #0]
			Digital_Static_Zoom = ble_recieve_packet.payload[1];
   16ecc:	4be1      	ldr	r3, [pc, #900]	; (17254 <process_ble_packet+0x1094>)
   16ece:	78da      	ldrb	r2, [r3, #3]
   16ed0:	4be6      	ldr	r3, [pc, #920]	; (1726c <process_ble_packet+0x10ac>)
   16ed2:	701a      	strb	r2, [r3, #0]
			Digital_Static_Shift = ble_recieve_packet.payload[2];
   16ed4:	4bdf      	ldr	r3, [pc, #892]	; (17254 <process_ble_packet+0x1094>)
   16ed6:	791a      	ldrb	r2, [r3, #4]
   16ed8:	4be5      	ldr	r3, [pc, #916]	; (17270 <process_ble_packet+0x10b0>)
   16eda:	701a      	strb	r2, [r3, #0]
			Digital_Static_Brightness = ble_recieve_packet.payload[3];
   16edc:	4bdd      	ldr	r3, [pc, #884]	; (17254 <process_ble_packet+0x1094>)
   16ede:	795a      	ldrb	r2, [r3, #5]
   16ee0:	4be4      	ldr	r3, [pc, #912]	; (17274 <process_ble_packet+0x10b4>)
   16ee2:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[4])>>7)==0x1, MODE_DIGITAL_STATIC);
   16ee4:	4bdb      	ldr	r3, [pc, #876]	; (17254 <process_ble_packet+0x1094>)
   16ee6:	799b      	ldrb	r3, [r3, #6]
   16ee8:	09db      	lsrs	r3, r3, #7
   16eea:	b2db      	uxtb	r3, r3
   16eec:	3b01      	subs	r3, #1
   16eee:	425a      	negs	r2, r3
   16ef0:	4153      	adcs	r3, r2
   16ef2:	b2d9      	uxtb	r1, r3
   16ef4:	4be0      	ldr	r3, [pc, #896]	; (17278 <process_ble_packet+0x10b8>)
   16ef6:	2200      	movs	r2, #0
   16ef8:	0018      	movs	r0, r3
   16efa:	4be0      	ldr	r3, [pc, #896]	; (1727c <process_ble_packet+0x10bc>)
   16efc:	4798      	blx	r3
			save_led_data();
   16efe:	4be0      	ldr	r3, [pc, #896]	; (17280 <process_ble_packet+0x10c0>)
   16f00:	4798      	blx	r3
			break;
   16f02:	e254      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_Skittles_Values:
			LIGHTS_ON = 1;
   16f04:	4bd1      	ldr	r3, [pc, #836]	; (1724c <process_ble_packet+0x108c>)
   16f06:	2201      	movs	r2, #1
   16f08:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_SKITTLES;
   16f0a:	4bd1      	ldr	r3, [pc, #836]	; (17250 <process_ble_packet+0x1090>)
   16f0c:	2201      	movs	r2, #1
   16f0e:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16f10:	4bd0      	ldr	r3, [pc, #832]	; (17254 <process_ble_packet+0x1094>)
   16f12:	789b      	ldrb	r3, [r3, #2]
   16f14:	220f      	movs	r2, #15
   16f16:	4393      	bics	r3, r2
   16f18:	b2da      	uxtb	r2, r3
   16f1a:	4bcf      	ldr	r3, [pc, #828]	; (17258 <process_ble_packet+0x1098>)
   16f1c:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16f1e:	4bce      	ldr	r3, [pc, #824]	; (17258 <process_ble_packet+0x1098>)
   16f20:	781b      	ldrb	r3, [r3, #0]
   16f22:	111b      	asrs	r3, r3, #4
   16f24:	b2db      	uxtb	r3, r3
   16f26:	2201      	movs	r2, #1
   16f28:	4013      	ands	r3, r2
   16f2a:	b2da      	uxtb	r2, r3
   16f2c:	4bcb      	ldr	r3, [pc, #812]	; (1725c <process_ble_packet+0x109c>)
   16f2e:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16f30:	4bc9      	ldr	r3, [pc, #804]	; (17258 <process_ble_packet+0x1098>)
   16f32:	781b      	ldrb	r3, [r3, #0]
   16f34:	115b      	asrs	r3, r3, #5
   16f36:	b2db      	uxtb	r3, r3
   16f38:	2201      	movs	r2, #1
   16f3a:	4013      	ands	r3, r2
   16f3c:	b2da      	uxtb	r2, r3
   16f3e:	4bc8      	ldr	r3, [pc, #800]	; (17260 <process_ble_packet+0x10a0>)
   16f40:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16f42:	4bc5      	ldr	r3, [pc, #788]	; (17258 <process_ble_packet+0x1098>)
   16f44:	781b      	ldrb	r3, [r3, #0]
   16f46:	119b      	asrs	r3, r3, #6
   16f48:	b2db      	uxtb	r3, r3
   16f4a:	2201      	movs	r2, #1
   16f4c:	4013      	ands	r3, r2
   16f4e:	b2da      	uxtb	r2, r3
   16f50:	4bc4      	ldr	r3, [pc, #784]	; (17264 <process_ble_packet+0x10a4>)
   16f52:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16f54:	4bc0      	ldr	r3, [pc, #768]	; (17258 <process_ble_packet+0x1098>)
   16f56:	781b      	ldrb	r3, [r3, #0]
   16f58:	09db      	lsrs	r3, r3, #7
   16f5a:	b2da      	uxtb	r2, r3
   16f5c:	4bc2      	ldr	r3, [pc, #776]	; (17268 <process_ble_packet+0x10a8>)
   16f5e:	701a      	strb	r2, [r3, #0]
			Digital_Skittles_Brightness = ble_recieve_packet.payload[1];
   16f60:	4bbc      	ldr	r3, [pc, #752]	; (17254 <process_ble_packet+0x1094>)
   16f62:	78da      	ldrb	r2, [r3, #3]
   16f64:	4bc7      	ldr	r3, [pc, #796]	; (17284 <process_ble_packet+0x10c4>)
   16f66:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[2])>>7)==0x1, MODE_DIGITAL_SKITTLES);
   16f68:	4bba      	ldr	r3, [pc, #744]	; (17254 <process_ble_packet+0x1094>)
   16f6a:	791b      	ldrb	r3, [r3, #4]
   16f6c:	09db      	lsrs	r3, r3, #7
   16f6e:	b2db      	uxtb	r3, r3
   16f70:	3b01      	subs	r3, #1
   16f72:	425a      	negs	r2, r3
   16f74:	4153      	adcs	r3, r2
   16f76:	b2d9      	uxtb	r1, r3
   16f78:	4bbf      	ldr	r3, [pc, #764]	; (17278 <process_ble_packet+0x10b8>)
   16f7a:	2201      	movs	r2, #1
   16f7c:	0018      	movs	r0, r3
   16f7e:	4bbf      	ldr	r3, [pc, #764]	; (1727c <process_ble_packet+0x10bc>)
   16f80:	4798      	blx	r3
			save_led_data();
   16f82:	4bbf      	ldr	r3, [pc, #764]	; (17280 <process_ble_packet+0x10c0>)
   16f84:	4798      	blx	r3
			break;
   16f86:	e212      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_Cycle_Values:
			LIGHTS_ON = 1;
   16f88:	4bb0      	ldr	r3, [pc, #704]	; (1724c <process_ble_packet+0x108c>)
   16f8a:	2201      	movs	r2, #1
   16f8c:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_GRADIENT_CYCLE;
   16f8e:	4bb0      	ldr	r3, [pc, #704]	; (17250 <process_ble_packet+0x1090>)
   16f90:	2202      	movs	r2, #2
   16f92:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   16f94:	4baf      	ldr	r3, [pc, #700]	; (17254 <process_ble_packet+0x1094>)
   16f96:	789b      	ldrb	r3, [r3, #2]
   16f98:	220f      	movs	r2, #15
   16f9a:	4393      	bics	r3, r2
   16f9c:	b2da      	uxtb	r2, r3
   16f9e:	4bae      	ldr	r3, [pc, #696]	; (17258 <process_ble_packet+0x1098>)
   16fa0:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   16fa2:	4bad      	ldr	r3, [pc, #692]	; (17258 <process_ble_packet+0x1098>)
   16fa4:	781b      	ldrb	r3, [r3, #0]
   16fa6:	111b      	asrs	r3, r3, #4
   16fa8:	b2db      	uxtb	r3, r3
   16faa:	2201      	movs	r2, #1
   16fac:	4013      	ands	r3, r2
   16fae:	b2da      	uxtb	r2, r3
   16fb0:	4baa      	ldr	r3, [pc, #680]	; (1725c <process_ble_packet+0x109c>)
   16fb2:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   16fb4:	4ba8      	ldr	r3, [pc, #672]	; (17258 <process_ble_packet+0x1098>)
   16fb6:	781b      	ldrb	r3, [r3, #0]
   16fb8:	115b      	asrs	r3, r3, #5
   16fba:	b2db      	uxtb	r3, r3
   16fbc:	2201      	movs	r2, #1
   16fbe:	4013      	ands	r3, r2
   16fc0:	b2da      	uxtb	r2, r3
   16fc2:	4ba7      	ldr	r3, [pc, #668]	; (17260 <process_ble_packet+0x10a0>)
   16fc4:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   16fc6:	4ba4      	ldr	r3, [pc, #656]	; (17258 <process_ble_packet+0x1098>)
   16fc8:	781b      	ldrb	r3, [r3, #0]
   16fca:	119b      	asrs	r3, r3, #6
   16fcc:	b2db      	uxtb	r3, r3
   16fce:	2201      	movs	r2, #1
   16fd0:	4013      	ands	r3, r2
   16fd2:	b2da      	uxtb	r2, r3
   16fd4:	4ba3      	ldr	r3, [pc, #652]	; (17264 <process_ble_packet+0x10a4>)
   16fd6:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   16fd8:	4b9f      	ldr	r3, [pc, #636]	; (17258 <process_ble_packet+0x1098>)
   16fda:	781b      	ldrb	r3, [r3, #0]
   16fdc:	09db      	lsrs	r3, r3, #7
   16fde:	b2da      	uxtb	r2, r3
   16fe0:	4ba1      	ldr	r3, [pc, #644]	; (17268 <process_ble_packet+0x10a8>)
   16fe2:	701a      	strb	r2, [r3, #0]
			Digital_Cycle_Zoom = ble_recieve_packet.payload[1];
   16fe4:	4b9b      	ldr	r3, [pc, #620]	; (17254 <process_ble_packet+0x1094>)
   16fe6:	78da      	ldrb	r2, [r3, #3]
   16fe8:	4ba7      	ldr	r3, [pc, #668]	; (17288 <process_ble_packet+0x10c8>)
   16fea:	701a      	strb	r2, [r3, #0]
			Digital_Cycle_Rate = ble_recieve_packet.payload[2];
   16fec:	4b99      	ldr	r3, [pc, #612]	; (17254 <process_ble_packet+0x1094>)
   16fee:	791a      	ldrb	r2, [r3, #4]
   16ff0:	4ba6      	ldr	r3, [pc, #664]	; (1728c <process_ble_packet+0x10cc>)
   16ff2:	701a      	strb	r2, [r3, #0]
			Digital_Cycle_Brightness = ble_recieve_packet.payload[3];
   16ff4:	4b97      	ldr	r3, [pc, #604]	; (17254 <process_ble_packet+0x1094>)
   16ff6:	795a      	ldrb	r2, [r3, #5]
   16ff8:	4ba5      	ldr	r3, [pc, #660]	; (17290 <process_ble_packet+0x10d0>)
   16ffa:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[4])>>7)==0x1, MODE_DIGITAL_GRADIENT_CYCLE);
   16ffc:	4b95      	ldr	r3, [pc, #596]	; (17254 <process_ble_packet+0x1094>)
   16ffe:	799b      	ldrb	r3, [r3, #6]
   17000:	09db      	lsrs	r3, r3, #7
   17002:	b2db      	uxtb	r3, r3
   17004:	3b01      	subs	r3, #1
   17006:	425a      	negs	r2, r3
   17008:	4153      	adcs	r3, r2
   1700a:	b2d9      	uxtb	r1, r3
   1700c:	4b9a      	ldr	r3, [pc, #616]	; (17278 <process_ble_packet+0x10b8>)
   1700e:	2202      	movs	r2, #2
   17010:	0018      	movs	r0, r3
   17012:	4b9a      	ldr	r3, [pc, #616]	; (1727c <process_ble_packet+0x10bc>)
   17014:	4798      	blx	r3
			save_led_data();
   17016:	4b9a      	ldr	r3, [pc, #616]	; (17280 <process_ble_packet+0x10c0>)
   17018:	4798      	blx	r3
			break;
   1701a:	e1c8      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_Compass_Values:
			LIGHTS_ON = 1;
   1701c:	4b8b      	ldr	r3, [pc, #556]	; (1724c <process_ble_packet+0x108c>)
   1701e:	2201      	movs	r2, #1
   17020:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_COMPASS_CYCLE;
   17022:	4b8b      	ldr	r3, [pc, #556]	; (17250 <process_ble_packet+0x1090>)
   17024:	2203      	movs	r2, #3
   17026:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   17028:	4b8a      	ldr	r3, [pc, #552]	; (17254 <process_ble_packet+0x1094>)
   1702a:	789b      	ldrb	r3, [r3, #2]
   1702c:	220f      	movs	r2, #15
   1702e:	4393      	bics	r3, r2
   17030:	b2da      	uxtb	r2, r3
   17032:	4b89      	ldr	r3, [pc, #548]	; (17258 <process_ble_packet+0x1098>)
   17034:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   17036:	4b88      	ldr	r3, [pc, #544]	; (17258 <process_ble_packet+0x1098>)
   17038:	781b      	ldrb	r3, [r3, #0]
   1703a:	111b      	asrs	r3, r3, #4
   1703c:	b2db      	uxtb	r3, r3
   1703e:	2201      	movs	r2, #1
   17040:	4013      	ands	r3, r2
   17042:	b2da      	uxtb	r2, r3
   17044:	4b85      	ldr	r3, [pc, #532]	; (1725c <process_ble_packet+0x109c>)
   17046:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   17048:	4b83      	ldr	r3, [pc, #524]	; (17258 <process_ble_packet+0x1098>)
   1704a:	781b      	ldrb	r3, [r3, #0]
   1704c:	115b      	asrs	r3, r3, #5
   1704e:	b2db      	uxtb	r3, r3
   17050:	2201      	movs	r2, #1
   17052:	4013      	ands	r3, r2
   17054:	b2da      	uxtb	r2, r3
   17056:	4b82      	ldr	r3, [pc, #520]	; (17260 <process_ble_packet+0x10a0>)
   17058:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1705a:	4b7f      	ldr	r3, [pc, #508]	; (17258 <process_ble_packet+0x1098>)
   1705c:	781b      	ldrb	r3, [r3, #0]
   1705e:	119b      	asrs	r3, r3, #6
   17060:	b2db      	uxtb	r3, r3
   17062:	2201      	movs	r2, #1
   17064:	4013      	ands	r3, r2
   17066:	b2da      	uxtb	r2, r3
   17068:	4b7e      	ldr	r3, [pc, #504]	; (17264 <process_ble_packet+0x10a4>)
   1706a:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   1706c:	4b7a      	ldr	r3, [pc, #488]	; (17258 <process_ble_packet+0x1098>)
   1706e:	781b      	ldrb	r3, [r3, #0]
   17070:	09db      	lsrs	r3, r3, #7
   17072:	b2da      	uxtb	r2, r3
   17074:	4b7c      	ldr	r3, [pc, #496]	; (17268 <process_ble_packet+0x10a8>)
   17076:	701a      	strb	r2, [r3, #0]
			Digital_Compass_Brightness = ble_recieve_packet.payload[1];
   17078:	4b76      	ldr	r3, [pc, #472]	; (17254 <process_ble_packet+0x1094>)
   1707a:	78da      	ldrb	r2, [r3, #3]
   1707c:	4b85      	ldr	r3, [pc, #532]	; (17294 <process_ble_packet+0x10d4>)
   1707e:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[2])>>7)==0x1, MODE_DIGITAL_COMPASS_CYCLE);
   17080:	4b74      	ldr	r3, [pc, #464]	; (17254 <process_ble_packet+0x1094>)
   17082:	791b      	ldrb	r3, [r3, #4]
   17084:	09db      	lsrs	r3, r3, #7
   17086:	b2db      	uxtb	r3, r3
   17088:	3b01      	subs	r3, #1
   1708a:	425a      	negs	r2, r3
   1708c:	4153      	adcs	r3, r2
   1708e:	b2d9      	uxtb	r1, r3
   17090:	4b79      	ldr	r3, [pc, #484]	; (17278 <process_ble_packet+0x10b8>)
   17092:	2203      	movs	r2, #3
   17094:	0018      	movs	r0, r3
   17096:	4b79      	ldr	r3, [pc, #484]	; (1727c <process_ble_packet+0x10bc>)
   17098:	4798      	blx	r3
			save_led_data();
   1709a:	4b79      	ldr	r3, [pc, #484]	; (17280 <process_ble_packet+0x10c0>)
   1709c:	4798      	blx	r3
			break;
   1709e:	e186      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_Throttle_Values:
			LIGHTS_ON = 1;
   170a0:	4b6a      	ldr	r3, [pc, #424]	; (1724c <process_ble_packet+0x108c>)
   170a2:	2201      	movs	r2, #1
   170a4:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_THROTTLE;
   170a6:	4b6a      	ldr	r3, [pc, #424]	; (17250 <process_ble_packet+0x1090>)
   170a8:	2204      	movs	r2, #4
   170aa:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   170ac:	4b69      	ldr	r3, [pc, #420]	; (17254 <process_ble_packet+0x1094>)
   170ae:	789b      	ldrb	r3, [r3, #2]
   170b0:	220f      	movs	r2, #15
   170b2:	4393      	bics	r3, r2
   170b4:	b2da      	uxtb	r2, r3
   170b6:	4b68      	ldr	r3, [pc, #416]	; (17258 <process_ble_packet+0x1098>)
   170b8:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   170ba:	4b67      	ldr	r3, [pc, #412]	; (17258 <process_ble_packet+0x1098>)
   170bc:	781b      	ldrb	r3, [r3, #0]
   170be:	111b      	asrs	r3, r3, #4
   170c0:	b2db      	uxtb	r3, r3
   170c2:	2201      	movs	r2, #1
   170c4:	4013      	ands	r3, r2
   170c6:	b2da      	uxtb	r2, r3
   170c8:	4b64      	ldr	r3, [pc, #400]	; (1725c <process_ble_packet+0x109c>)
   170ca:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   170cc:	4b62      	ldr	r3, [pc, #392]	; (17258 <process_ble_packet+0x1098>)
   170ce:	781b      	ldrb	r3, [r3, #0]
   170d0:	115b      	asrs	r3, r3, #5
   170d2:	b2db      	uxtb	r3, r3
   170d4:	2201      	movs	r2, #1
   170d6:	4013      	ands	r3, r2
   170d8:	b2da      	uxtb	r2, r3
   170da:	4b61      	ldr	r3, [pc, #388]	; (17260 <process_ble_packet+0x10a0>)
   170dc:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   170de:	4b5e      	ldr	r3, [pc, #376]	; (17258 <process_ble_packet+0x1098>)
   170e0:	781b      	ldrb	r3, [r3, #0]
   170e2:	119b      	asrs	r3, r3, #6
   170e4:	b2db      	uxtb	r3, r3
   170e6:	2201      	movs	r2, #1
   170e8:	4013      	ands	r3, r2
   170ea:	b2da      	uxtb	r2, r3
   170ec:	4b5d      	ldr	r3, [pc, #372]	; (17264 <process_ble_packet+0x10a4>)
   170ee:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   170f0:	4b59      	ldr	r3, [pc, #356]	; (17258 <process_ble_packet+0x1098>)
   170f2:	781b      	ldrb	r3, [r3, #0]
   170f4:	09db      	lsrs	r3, r3, #7
   170f6:	b2da      	uxtb	r2, r3
   170f8:	4b5b      	ldr	r3, [pc, #364]	; (17268 <process_ble_packet+0x10a8>)
   170fa:	701a      	strb	r2, [r3, #0]
			Digital_Throttle_Zoom = ble_recieve_packet.payload[1];
   170fc:	4b55      	ldr	r3, [pc, #340]	; (17254 <process_ble_packet+0x1094>)
   170fe:	78da      	ldrb	r2, [r3, #3]
   17100:	4b65      	ldr	r3, [pc, #404]	; (17298 <process_ble_packet+0x10d8>)
   17102:	701a      	strb	r2, [r3, #0]
			Digital_Throttle_Shift = ble_recieve_packet.payload[2];
   17104:	4b53      	ldr	r3, [pc, #332]	; (17254 <process_ble_packet+0x1094>)
   17106:	791a      	ldrb	r2, [r3, #4]
   17108:	4b64      	ldr	r3, [pc, #400]	; (1729c <process_ble_packet+0x10dc>)
   1710a:	701a      	strb	r2, [r3, #0]
			Digital_Throttle_Sens = ble_recieve_packet.payload[3];
   1710c:	4b51      	ldr	r3, [pc, #324]	; (17254 <process_ble_packet+0x1094>)
   1710e:	795a      	ldrb	r2, [r3, #5]
   17110:	4b63      	ldr	r3, [pc, #396]	; (172a0 <process_ble_packet+0x10e0>)
   17112:	701a      	strb	r2, [r3, #0]
			Digital_Throttle_Brightness = ble_recieve_packet.payload[4];
   17114:	4b4f      	ldr	r3, [pc, #316]	; (17254 <process_ble_packet+0x1094>)
   17116:	799a      	ldrb	r2, [r3, #6]
   17118:	4b62      	ldr	r3, [pc, #392]	; (172a4 <process_ble_packet+0x10e4>)
   1711a:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[5])>>7)==0x1, MODE_DIGITAL_THROTTLE);
   1711c:	4b4d      	ldr	r3, [pc, #308]	; (17254 <process_ble_packet+0x1094>)
   1711e:	79db      	ldrb	r3, [r3, #7]
   17120:	09db      	lsrs	r3, r3, #7
   17122:	b2db      	uxtb	r3, r3
   17124:	3b01      	subs	r3, #1
   17126:	425a      	negs	r2, r3
   17128:	4153      	adcs	r3, r2
   1712a:	b2d9      	uxtb	r1, r3
   1712c:	4b52      	ldr	r3, [pc, #328]	; (17278 <process_ble_packet+0x10b8>)
   1712e:	2204      	movs	r2, #4
   17130:	0018      	movs	r0, r3
   17132:	4b52      	ldr	r3, [pc, #328]	; (1727c <process_ble_packet+0x10bc>)
   17134:	4798      	blx	r3
			save_led_data();
   17136:	4b52      	ldr	r3, [pc, #328]	; (17280 <process_ble_packet+0x10c0>)
   17138:	4798      	blx	r3
			break;
   1713a:	e138      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_RPM_Values:
			LIGHTS_ON = 1;
   1713c:	4b43      	ldr	r3, [pc, #268]	; (1724c <process_ble_packet+0x108c>)
   1713e:	2201      	movs	r2, #1
   17140:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_RPM_CYCLE;
   17142:	4b43      	ldr	r3, [pc, #268]	; (17250 <process_ble_packet+0x1090>)
   17144:	2205      	movs	r2, #5
   17146:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   17148:	4b42      	ldr	r3, [pc, #264]	; (17254 <process_ble_packet+0x1094>)
   1714a:	789b      	ldrb	r3, [r3, #2]
   1714c:	220f      	movs	r2, #15
   1714e:	4393      	bics	r3, r2
   17150:	b2da      	uxtb	r2, r3
   17152:	4b41      	ldr	r3, [pc, #260]	; (17258 <process_ble_packet+0x1098>)
   17154:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   17156:	4b40      	ldr	r3, [pc, #256]	; (17258 <process_ble_packet+0x1098>)
   17158:	781b      	ldrb	r3, [r3, #0]
   1715a:	111b      	asrs	r3, r3, #4
   1715c:	b2db      	uxtb	r3, r3
   1715e:	2201      	movs	r2, #1
   17160:	4013      	ands	r3, r2
   17162:	b2da      	uxtb	r2, r3
   17164:	4b3d      	ldr	r3, [pc, #244]	; (1725c <process_ble_packet+0x109c>)
   17166:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   17168:	4b3b      	ldr	r3, [pc, #236]	; (17258 <process_ble_packet+0x1098>)
   1716a:	781b      	ldrb	r3, [r3, #0]
   1716c:	115b      	asrs	r3, r3, #5
   1716e:	b2db      	uxtb	r3, r3
   17170:	2201      	movs	r2, #1
   17172:	4013      	ands	r3, r2
   17174:	b2da      	uxtb	r2, r3
   17176:	4b3a      	ldr	r3, [pc, #232]	; (17260 <process_ble_packet+0x10a0>)
   17178:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1717a:	4b37      	ldr	r3, [pc, #220]	; (17258 <process_ble_packet+0x1098>)
   1717c:	781b      	ldrb	r3, [r3, #0]
   1717e:	119b      	asrs	r3, r3, #6
   17180:	b2db      	uxtb	r3, r3
   17182:	2201      	movs	r2, #1
   17184:	4013      	ands	r3, r2
   17186:	b2da      	uxtb	r2, r3
   17188:	4b36      	ldr	r3, [pc, #216]	; (17264 <process_ble_packet+0x10a4>)
   1718a:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   1718c:	4b32      	ldr	r3, [pc, #200]	; (17258 <process_ble_packet+0x1098>)
   1718e:	781b      	ldrb	r3, [r3, #0]
   17190:	09db      	lsrs	r3, r3, #7
   17192:	b2da      	uxtb	r2, r3
   17194:	4b34      	ldr	r3, [pc, #208]	; (17268 <process_ble_packet+0x10a8>)
   17196:	701a      	strb	r2, [r3, #0]
			Digital_RPM_Zoom = ble_recieve_packet.payload[1];
   17198:	4b2e      	ldr	r3, [pc, #184]	; (17254 <process_ble_packet+0x1094>)
   1719a:	78da      	ldrb	r2, [r3, #3]
   1719c:	4b42      	ldr	r3, [pc, #264]	; (172a8 <process_ble_packet+0x10e8>)
   1719e:	701a      	strb	r2, [r3, #0]
			Digital_RPM_Rate = ble_recieve_packet.payload[2];
   171a0:	4b2c      	ldr	r3, [pc, #176]	; (17254 <process_ble_packet+0x1094>)
   171a2:	791a      	ldrb	r2, [r3, #4]
   171a4:	4b41      	ldr	r3, [pc, #260]	; (172ac <process_ble_packet+0x10ec>)
   171a6:	701a      	strb	r2, [r3, #0]
			Digital_RPM_Brightness = ble_recieve_packet.payload[3];
   171a8:	4b2a      	ldr	r3, [pc, #168]	; (17254 <process_ble_packet+0x1094>)
   171aa:	795a      	ldrb	r2, [r3, #5]
   171ac:	4b40      	ldr	r3, [pc, #256]	; (172b0 <process_ble_packet+0x10f0>)
   171ae:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[4])>>7)==0x1, MODE_DIGITAL_RPM_CYCLE);
   171b0:	4b28      	ldr	r3, [pc, #160]	; (17254 <process_ble_packet+0x1094>)
   171b2:	799b      	ldrb	r3, [r3, #6]
   171b4:	09db      	lsrs	r3, r3, #7
   171b6:	b2db      	uxtb	r3, r3
   171b8:	3b01      	subs	r3, #1
   171ba:	425a      	negs	r2, r3
   171bc:	4153      	adcs	r3, r2
   171be:	b2d9      	uxtb	r1, r3
   171c0:	4b2d      	ldr	r3, [pc, #180]	; (17278 <process_ble_packet+0x10b8>)
   171c2:	2205      	movs	r2, #5
   171c4:	0018      	movs	r0, r3
   171c6:	4b2d      	ldr	r3, [pc, #180]	; (1727c <process_ble_packet+0x10bc>)
   171c8:	4798      	blx	r3
			save_led_data();
   171ca:	4b2d      	ldr	r3, [pc, #180]	; (17280 <process_ble_packet+0x10c0>)
   171cc:	4798      	blx	r3
			break;
   171ce:	e0ee      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_RPM_Throttle_Values:
			LIGHTS_ON = 1;
   171d0:	4b1e      	ldr	r3, [pc, #120]	; (1724c <process_ble_packet+0x108c>)
   171d2:	2201      	movs	r2, #1
   171d4:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_RPM_THROTTLE;
   171d6:	4b1e      	ldr	r3, [pc, #120]	; (17250 <process_ble_packet+0x1090>)
   171d8:	2206      	movs	r2, #6
   171da:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   171dc:	4b1d      	ldr	r3, [pc, #116]	; (17254 <process_ble_packet+0x1094>)
   171de:	789b      	ldrb	r3, [r3, #2]
   171e0:	220f      	movs	r2, #15
   171e2:	4393      	bics	r3, r2
   171e4:	b2da      	uxtb	r2, r3
   171e6:	4b1c      	ldr	r3, [pc, #112]	; (17258 <process_ble_packet+0x1098>)
   171e8:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   171ea:	4b1b      	ldr	r3, [pc, #108]	; (17258 <process_ble_packet+0x1098>)
   171ec:	781b      	ldrb	r3, [r3, #0]
   171ee:	111b      	asrs	r3, r3, #4
   171f0:	b2db      	uxtb	r3, r3
   171f2:	2201      	movs	r2, #1
   171f4:	4013      	ands	r3, r2
   171f6:	b2da      	uxtb	r2, r3
   171f8:	4b18      	ldr	r3, [pc, #96]	; (1725c <process_ble_packet+0x109c>)
   171fa:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   171fc:	4b16      	ldr	r3, [pc, #88]	; (17258 <process_ble_packet+0x1098>)
   171fe:	781b      	ldrb	r3, [r3, #0]
   17200:	115b      	asrs	r3, r3, #5
   17202:	b2db      	uxtb	r3, r3
   17204:	2201      	movs	r2, #1
   17206:	4013      	ands	r3, r2
   17208:	b2da      	uxtb	r2, r3
   1720a:	4b15      	ldr	r3, [pc, #84]	; (17260 <process_ble_packet+0x10a0>)
   1720c:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1720e:	4b12      	ldr	r3, [pc, #72]	; (17258 <process_ble_packet+0x1098>)
   17210:	781b      	ldrb	r3, [r3, #0]
   17212:	119b      	asrs	r3, r3, #6
   17214:	b2db      	uxtb	r3, r3
   17216:	2201      	movs	r2, #1
   17218:	4013      	ands	r3, r2
   1721a:	b2da      	uxtb	r2, r3
   1721c:	4b11      	ldr	r3, [pc, #68]	; (17264 <process_ble_packet+0x10a4>)
   1721e:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   17220:	4b0d      	ldr	r3, [pc, #52]	; (17258 <process_ble_packet+0x1098>)
   17222:	781b      	ldrb	r3, [r3, #0]
   17224:	09db      	lsrs	r3, r3, #7
   17226:	b2da      	uxtb	r2, r3
   17228:	4b0f      	ldr	r3, [pc, #60]	; (17268 <process_ble_packet+0x10a8>)
   1722a:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[1])>>7)==0x1, MODE_DIGITAL_RPM_THROTTLE);
   1722c:	4b09      	ldr	r3, [pc, #36]	; (17254 <process_ble_packet+0x1094>)
   1722e:	78db      	ldrb	r3, [r3, #3]
   17230:	09db      	lsrs	r3, r3, #7
   17232:	b2db      	uxtb	r3, r3
   17234:	3b01      	subs	r3, #1
   17236:	425a      	negs	r2, r3
   17238:	4153      	adcs	r3, r2
   1723a:	b2d9      	uxtb	r1, r3
   1723c:	4b0e      	ldr	r3, [pc, #56]	; (17278 <process_ble_packet+0x10b8>)
   1723e:	2206      	movs	r2, #6
   17240:	0018      	movs	r0, r3
   17242:	4b0e      	ldr	r3, [pc, #56]	; (1727c <process_ble_packet+0x10bc>)
   17244:	4798      	blx	r3
			save_led_data();
   17246:	4b0e      	ldr	r3, [pc, #56]	; (17280 <process_ble_packet+0x10c0>)
   17248:	4798      	blx	r3
			break;
   1724a:	e0b0      	b.n	173ae <process_ble_packet+0x11ee>
   1724c:	200000d6 	.word	0x200000d6
   17250:	2000003d 	.word	0x2000003d
   17254:	20000730 	.word	0x20000730
   17258:	200003b0 	.word	0x200003b0
   1725c:	200000d5 	.word	0x200000d5
   17260:	200003ad 	.word	0x200003ad
   17264:	200003ae 	.word	0x200003ae
   17268:	200003af 	.word	0x200003af
   1726c:	200000b5 	.word	0x200000b5
   17270:	200000b6 	.word	0x200000b6
   17274:	200000b7 	.word	0x200000b7
   17278:	200003aa 	.word	0x200003aa
   1727c:	0000eff9 	.word	0x0000eff9
   17280:	00013ef5 	.word	0x00013ef5
   17284:	200000b8 	.word	0x200000b8
   17288:	200000b9 	.word	0x200000b9
   1728c:	200000ba 	.word	0x200000ba
   17290:	200000bb 	.word	0x200000bb
   17294:	200000bc 	.word	0x200000bc
   17298:	200000bd 	.word	0x200000bd
   1729c:	200000be 	.word	0x200000be
   172a0:	200000bf 	.word	0x200000bf
   172a4:	200000c0 	.word	0x200000c0
   172a8:	200000c1 	.word	0x200000c1
   172ac:	200000c2 	.word	0x200000c2
   172b0:	200000c3 	.word	0x200000c3
		case Digital_Compass_Wheel_Values:
			LIGHTS_ON = 1;
   172b4:	4b3f      	ldr	r3, [pc, #252]	; (173b4 <process_ble_packet+0x11f4>)
   172b6:	2201      	movs	r2, #1
   172b8:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_COMPASS_WHEEL;
   172ba:	4b3f      	ldr	r3, [pc, #252]	; (173b8 <process_ble_packet+0x11f8>)
   172bc:	2207      	movs	r2, #7
   172be:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   172c0:	4b3e      	ldr	r3, [pc, #248]	; (173bc <process_ble_packet+0x11fc>)
   172c2:	789b      	ldrb	r3, [r3, #2]
   172c4:	220f      	movs	r2, #15
   172c6:	4393      	bics	r3, r2
   172c8:	b2da      	uxtb	r2, r3
   172ca:	4b3d      	ldr	r3, [pc, #244]	; (173c0 <process_ble_packet+0x1200>)
   172cc:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   172ce:	4b3c      	ldr	r3, [pc, #240]	; (173c0 <process_ble_packet+0x1200>)
   172d0:	781b      	ldrb	r3, [r3, #0]
   172d2:	111b      	asrs	r3, r3, #4
   172d4:	b2db      	uxtb	r3, r3
   172d6:	2201      	movs	r2, #1
   172d8:	4013      	ands	r3, r2
   172da:	b2da      	uxtb	r2, r3
   172dc:	4b39      	ldr	r3, [pc, #228]	; (173c4 <process_ble_packet+0x1204>)
   172de:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   172e0:	4b37      	ldr	r3, [pc, #220]	; (173c0 <process_ble_packet+0x1200>)
   172e2:	781b      	ldrb	r3, [r3, #0]
   172e4:	115b      	asrs	r3, r3, #5
   172e6:	b2db      	uxtb	r3, r3
   172e8:	2201      	movs	r2, #1
   172ea:	4013      	ands	r3, r2
   172ec:	b2da      	uxtb	r2, r3
   172ee:	4b36      	ldr	r3, [pc, #216]	; (173c8 <process_ble_packet+0x1208>)
   172f0:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   172f2:	4b33      	ldr	r3, [pc, #204]	; (173c0 <process_ble_packet+0x1200>)
   172f4:	781b      	ldrb	r3, [r3, #0]
   172f6:	119b      	asrs	r3, r3, #6
   172f8:	b2db      	uxtb	r3, r3
   172fa:	2201      	movs	r2, #1
   172fc:	4013      	ands	r3, r2
   172fe:	b2da      	uxtb	r2, r3
   17300:	4b32      	ldr	r3, [pc, #200]	; (173cc <process_ble_packet+0x120c>)
   17302:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   17304:	4b2e      	ldr	r3, [pc, #184]	; (173c0 <process_ble_packet+0x1200>)
   17306:	781b      	ldrb	r3, [r3, #0]
   17308:	09db      	lsrs	r3, r3, #7
   1730a:	b2da      	uxtb	r2, r3
   1730c:	4b30      	ldr	r3, [pc, #192]	; (173d0 <process_ble_packet+0x1210>)
   1730e:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[1])>>7)==0x1, MODE_DIGITAL_COMPASS_WHEEL);
   17310:	4b2a      	ldr	r3, [pc, #168]	; (173bc <process_ble_packet+0x11fc>)
   17312:	78db      	ldrb	r3, [r3, #3]
   17314:	09db      	lsrs	r3, r3, #7
   17316:	b2db      	uxtb	r3, r3
   17318:	3b01      	subs	r3, #1
   1731a:	425a      	negs	r2, r3
   1731c:	4153      	adcs	r3, r2
   1731e:	b2d9      	uxtb	r1, r3
   17320:	4b2c      	ldr	r3, [pc, #176]	; (173d4 <process_ble_packet+0x1214>)
   17322:	2207      	movs	r2, #7
   17324:	0018      	movs	r0, r3
   17326:	4b2c      	ldr	r3, [pc, #176]	; (173d8 <process_ble_packet+0x1218>)
   17328:	4798      	blx	r3
			save_led_data();
   1732a:	4b2c      	ldr	r3, [pc, #176]	; (173dc <process_ble_packet+0x121c>)
   1732c:	4798      	blx	r3
			break;
   1732e:	e03e      	b.n	173ae <process_ble_packet+0x11ee>
		case Digital_Compass_Snake_Values:
			LIGHTS_ON = 1;
   17330:	4b20      	ldr	r3, [pc, #128]	; (173b4 <process_ble_packet+0x11f4>)
   17332:	2201      	movs	r2, #1
   17334:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_DIGITAL_COMPASS_SNAKE;
   17336:	4b20      	ldr	r3, [pc, #128]	; (173b8 <process_ble_packet+0x11f8>)
   17338:	2208      	movs	r2, #8
   1733a:	701a      	strb	r2, [r3, #0]
			SWITCHES = (ble_recieve_packet.payload[0] & 0xF0);
   1733c:	4b1f      	ldr	r3, [pc, #124]	; (173bc <process_ble_packet+0x11fc>)
   1733e:	789b      	ldrb	r3, [r3, #2]
   17340:	220f      	movs	r2, #15
   17342:	4393      	bics	r3, r2
   17344:	b2da      	uxtb	r2, r3
   17346:	4b1e      	ldr	r3, [pc, #120]	; (173c0 <process_ble_packet+0x1200>)
   17348:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
   1734a:	4b1d      	ldr	r3, [pc, #116]	; (173c0 <process_ble_packet+0x1200>)
   1734c:	781b      	ldrb	r3, [r3, #0]
   1734e:	111b      	asrs	r3, r3, #4
   17350:	b2db      	uxtb	r3, r3
   17352:	2201      	movs	r2, #1
   17354:	4013      	ands	r3, r2
   17356:	b2da      	uxtb	r2, r3
   17358:	4b1a      	ldr	r3, [pc, #104]	; (173c4 <process_ble_packet+0x1204>)
   1735a:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   1735c:	4b18      	ldr	r3, [pc, #96]	; (173c0 <process_ble_packet+0x1200>)
   1735e:	781b      	ldrb	r3, [r3, #0]
   17360:	115b      	asrs	r3, r3, #5
   17362:	b2db      	uxtb	r3, r3
   17364:	2201      	movs	r2, #1
   17366:	4013      	ands	r3, r2
   17368:	b2da      	uxtb	r2, r3
   1736a:	4b17      	ldr	r3, [pc, #92]	; (173c8 <process_ble_packet+0x1208>)
   1736c:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1736e:	4b14      	ldr	r3, [pc, #80]	; (173c0 <process_ble_packet+0x1200>)
   17370:	781b      	ldrb	r3, [r3, #0]
   17372:	119b      	asrs	r3, r3, #6
   17374:	b2db      	uxtb	r3, r3
   17376:	2201      	movs	r2, #1
   17378:	4013      	ands	r3, r2
   1737a:	b2da      	uxtb	r2, r3
   1737c:	4b13      	ldr	r3, [pc, #76]	; (173cc <process_ble_packet+0x120c>)
   1737e:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   17380:	4b0f      	ldr	r3, [pc, #60]	; (173c0 <process_ble_packet+0x1200>)
   17382:	781b      	ldrb	r3, [r3, #0]
   17384:	09db      	lsrs	r3, r3, #7
   17386:	b2da      	uxtb	r2, r3
   17388:	4b11      	ldr	r3, [pc, #68]	; (173d0 <process_ble_packet+0x1210>)
   1738a:	701a      	strb	r2, [r3, #0]
			set_mode_shuffle_state(&shuffled_digital_modes, ((0x80 & ble_recieve_packet.payload[1])>>7)==0x1, MODE_DIGITAL_COMPASS_SNAKE);
   1738c:	4b0b      	ldr	r3, [pc, #44]	; (173bc <process_ble_packet+0x11fc>)
   1738e:	78db      	ldrb	r3, [r3, #3]
   17390:	09db      	lsrs	r3, r3, #7
   17392:	b2db      	uxtb	r3, r3
   17394:	3b01      	subs	r3, #1
   17396:	425a      	negs	r2, r3
   17398:	4153      	adcs	r3, r2
   1739a:	b2d9      	uxtb	r1, r3
   1739c:	4b0d      	ldr	r3, [pc, #52]	; (173d4 <process_ble_packet+0x1214>)
   1739e:	2208      	movs	r2, #8
   173a0:	0018      	movs	r0, r3
   173a2:	4b0d      	ldr	r3, [pc, #52]	; (173d8 <process_ble_packet+0x1218>)
   173a4:	4798      	blx	r3
			save_led_data();
   173a6:	4b0d      	ldr	r3, [pc, #52]	; (173dc <process_ble_packet+0x121c>)
   173a8:	4798      	blx	r3
			break;
   173aa:	e000      	b.n	173ae <process_ble_packet+0x11ee>
			break;
   173ac:	46c0      	nop			; (mov r8, r8)
	}
}
   173ae:	46c0      	nop			; (mov r8, r8)
   173b0:	46bd      	mov	sp, r7
   173b2:	bd80      	pop	{r7, pc}
   173b4:	200000d6 	.word	0x200000d6
   173b8:	2000003d 	.word	0x2000003d
   173bc:	20000730 	.word	0x20000730
   173c0:	200003b0 	.word	0x200003b0
   173c4:	200000d5 	.word	0x200000d5
   173c8:	200003ad 	.word	0x200003ad
   173cc:	200003ae 	.word	0x200003ae
   173d0:	200003af 	.word	0x200003af
   173d4:	200003aa 	.word	0x200003aa
   173d8:	0000eff9 	.word	0x0000eff9
   173dc:	00013ef5 	.word	0x00013ef5

000173e0 <read_ble_packet>:

void read_ble_packet(){
   173e0:	b590      	push	{r4, r7, lr}
   173e2:	b083      	sub	sp, #12
   173e4:	af00      	add	r7, sp, #0
	if(check_ble_packet_recieved()){
   173e6:	4b46      	ldr	r3, [pc, #280]	; (17500 <read_ble_packet+0x120>)
   173e8:	4798      	blx	r3
   173ea:	1e03      	subs	r3, r0, #0
   173ec:	d027      	beq.n	1743e <read_ble_packet+0x5e>
		ble_recieve_packet.size = ble_USART_read_buffer[1];
   173ee:	4b45      	ldr	r3, [pc, #276]	; (17504 <read_ble_packet+0x124>)
   173f0:	785a      	ldrb	r2, [r3, #1]
   173f2:	4b45      	ldr	r3, [pc, #276]	; (17508 <read_ble_packet+0x128>)
   173f4:	705a      	strb	r2, [r3, #1]
		ble_recieve_packet.ID = ble_USART_read_buffer[2];
   173f6:	4b43      	ldr	r3, [pc, #268]	; (17504 <read_ble_packet+0x124>)
   173f8:	789a      	ldrb	r2, [r3, #2]
   173fa:	4b43      	ldr	r3, [pc, #268]	; (17508 <read_ble_packet+0x128>)
   173fc:	701a      	strb	r2, [r3, #0]
		memcpy(ble_recieve_packet.payload, ble_USART_read_buffer+3, ble_recieve_packet.size);
   173fe:	4943      	ldr	r1, [pc, #268]	; (1750c <read_ble_packet+0x12c>)
   17400:	4b41      	ldr	r3, [pc, #260]	; (17508 <read_ble_packet+0x128>)
   17402:	785b      	ldrb	r3, [r3, #1]
   17404:	001a      	movs	r2, r3
   17406:	4b42      	ldr	r3, [pc, #264]	; (17510 <read_ble_packet+0x130>)
   17408:	0018      	movs	r0, r3
   1740a:	4b42      	ldr	r3, [pc, #264]	; (17514 <read_ble_packet+0x134>)
   1740c:	4798      	blx	r3

		process_ble_packet();
   1740e:	4b42      	ldr	r3, [pc, #264]	; (17518 <read_ble_packet+0x138>)
   17410:	4798      	blx	r3
			
		usart_abort_job(&ble_usart, USART_TRANSCEIVER_RX); //Stop listening to the BLE UART
   17412:	4b42      	ldr	r3, [pc, #264]	; (1751c <read_ble_packet+0x13c>)
   17414:	2100      	movs	r1, #0
   17416:	0018      	movs	r0, r3
   17418:	4b41      	ldr	r3, [pc, #260]	; (17520 <read_ble_packet+0x140>)
   1741a:	4798      	blx	r3
		memset(ble_USART_read_buffer, 0, MAX_BLE_MESSAGE_SIZE); // Clear BLE read buffer
   1741c:	2304      	movs	r3, #4
   1741e:	33ff      	adds	r3, #255	; 0xff
   17420:	001a      	movs	r2, r3
   17422:	4b38      	ldr	r3, [pc, #224]	; (17504 <read_ble_packet+0x124>)
   17424:	2100      	movs	r1, #0
   17426:	0018      	movs	r0, r3
   17428:	4b3e      	ldr	r3, [pc, #248]	; (17524 <read_ble_packet+0x144>)
   1742a:	4798      	blx	r3
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE); // Start listening to the BLE UART
   1742c:	2304      	movs	r3, #4
   1742e:	33ff      	adds	r3, #255	; 0xff
   17430:	001a      	movs	r2, r3
   17432:	4934      	ldr	r1, [pc, #208]	; (17504 <read_ble_packet+0x124>)
   17434:	4b39      	ldr	r3, [pc, #228]	; (1751c <read_ble_packet+0x13c>)
   17436:	0018      	movs	r0, r3
   17438:	4b3b      	ldr	r3, [pc, #236]	; (17528 <read_ble_packet+0x148>)
   1743a:	4798      	blx	r3
		memset(ble_USART_read_buffer, 0, MAX_BLE_MESSAGE_SIZE);
		uint32_t temp_timer = millis();
		while(!check_timer_expired(&temp_timer,10)){}
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);// Start listening to the BLE UART
	}
}
   1743c:	e05b      	b.n	174f6 <read_ble_packet+0x116>
	} else if(check_ble_AT_recieved()){
   1743e:	4b3b      	ldr	r3, [pc, #236]	; (1752c <read_ble_packet+0x14c>)
   17440:	4798      	blx	r3
   17442:	1e03      	subs	r3, r0, #0
   17444:	d026      	beq.n	17494 <read_ble_packet+0xb4>
		if(!BLE_CONFIGURED && OK_EXPECTED){
   17446:	4b3a      	ldr	r3, [pc, #232]	; (17530 <read_ble_packet+0x150>)
   17448:	781b      	ldrb	r3, [r3, #0]
   1744a:	2201      	movs	r2, #1
   1744c:	4053      	eors	r3, r2
   1744e:	b2db      	uxtb	r3, r3
   17450:	2b00      	cmp	r3, #0
   17452:	d009      	beq.n	17468 <read_ble_packet+0x88>
   17454:	4b37      	ldr	r3, [pc, #220]	; (17534 <read_ble_packet+0x154>)
   17456:	781b      	ldrb	r3, [r3, #0]
   17458:	2b00      	cmp	r3, #0
   1745a:	d005      	beq.n	17468 <read_ble_packet+0x88>
			BLE_CONFIGURED = true;
   1745c:	4b34      	ldr	r3, [pc, #208]	; (17530 <read_ble_packet+0x150>)
   1745e:	2201      	movs	r2, #1
   17460:	701a      	strb	r2, [r3, #0]
			OK_EXPECTED = false;
   17462:	4b34      	ldr	r3, [pc, #208]	; (17534 <read_ble_packet+0x154>)
   17464:	2200      	movs	r2, #0
   17466:	701a      	strb	r2, [r3, #0]
		usart_abort_job(&ble_usart, USART_TRANSCEIVER_RX); //Stop listening to the BLE UART
   17468:	4b2c      	ldr	r3, [pc, #176]	; (1751c <read_ble_packet+0x13c>)
   1746a:	2100      	movs	r1, #0
   1746c:	0018      	movs	r0, r3
   1746e:	4b2c      	ldr	r3, [pc, #176]	; (17520 <read_ble_packet+0x140>)
   17470:	4798      	blx	r3
		memset(ble_USART_read_buffer, 0, MAX_BLE_MESSAGE_SIZE); // Clear BLE read buffer
   17472:	2304      	movs	r3, #4
   17474:	33ff      	adds	r3, #255	; 0xff
   17476:	001a      	movs	r2, r3
   17478:	4b22      	ldr	r3, [pc, #136]	; (17504 <read_ble_packet+0x124>)
   1747a:	2100      	movs	r1, #0
   1747c:	0018      	movs	r0, r3
   1747e:	4b29      	ldr	r3, [pc, #164]	; (17524 <read_ble_packet+0x144>)
   17480:	4798      	blx	r3
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE); // Start listening to the BLE UART
   17482:	2304      	movs	r3, #4
   17484:	33ff      	adds	r3, #255	; 0xff
   17486:	001a      	movs	r2, r3
   17488:	491e      	ldr	r1, [pc, #120]	; (17504 <read_ble_packet+0x124>)
   1748a:	4b24      	ldr	r3, [pc, #144]	; (1751c <read_ble_packet+0x13c>)
   1748c:	0018      	movs	r0, r3
   1748e:	4b26      	ldr	r3, [pc, #152]	; (17528 <read_ble_packet+0x148>)
   17490:	4798      	blx	r3
}
   17492:	e030      	b.n	174f6 <read_ble_packet+0x116>
	} else if(CHECK_FOR_NOISE_BLE(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE, &ble_noise_timer)){
   17494:	4c28      	ldr	r4, [pc, #160]	; (17538 <read_ble_packet+0x158>)
   17496:	2304      	movs	r3, #4
   17498:	33ff      	adds	r3, #255	; 0xff
   1749a:	001a      	movs	r2, r3
   1749c:	4919      	ldr	r1, [pc, #100]	; (17504 <read_ble_packet+0x124>)
   1749e:	481f      	ldr	r0, [pc, #124]	; (1751c <read_ble_packet+0x13c>)
   174a0:	0023      	movs	r3, r4
   174a2:	4c26      	ldr	r4, [pc, #152]	; (1753c <read_ble_packet+0x15c>)
   174a4:	47a0      	blx	r4
   174a6:	1e03      	subs	r3, r0, #0
   174a8:	d025      	beq.n	174f6 <read_ble_packet+0x116>
		usart_abort_job(&ble_usart, USART_TRANSCEIVER_RX); //Stop listening to the BLE UART
   174aa:	4b1c      	ldr	r3, [pc, #112]	; (1751c <read_ble_packet+0x13c>)
   174ac:	2100      	movs	r1, #0
   174ae:	0018      	movs	r0, r3
   174b0:	4b1b      	ldr	r3, [pc, #108]	; (17520 <read_ble_packet+0x140>)
   174b2:	4798      	blx	r3
		memset(ble_USART_read_buffer, 0, MAX_BLE_MESSAGE_SIZE);
   174b4:	2304      	movs	r3, #4
   174b6:	33ff      	adds	r3, #255	; 0xff
   174b8:	001a      	movs	r2, r3
   174ba:	4b12      	ldr	r3, [pc, #72]	; (17504 <read_ble_packet+0x124>)
   174bc:	2100      	movs	r1, #0
   174be:	0018      	movs	r0, r3
   174c0:	4b18      	ldr	r3, [pc, #96]	; (17524 <read_ble_packet+0x144>)
   174c2:	4798      	blx	r3
		uint32_t temp_timer = millis();
   174c4:	4b1e      	ldr	r3, [pc, #120]	; (17540 <read_ble_packet+0x160>)
   174c6:	4798      	blx	r3
   174c8:	0003      	movs	r3, r0
   174ca:	607b      	str	r3, [r7, #4]
		while(!check_timer_expired(&temp_timer,10)){}
   174cc:	46c0      	nop			; (mov r8, r8)
   174ce:	1d3b      	adds	r3, r7, #4
   174d0:	210a      	movs	r1, #10
   174d2:	0018      	movs	r0, r3
   174d4:	4b1b      	ldr	r3, [pc, #108]	; (17544 <read_ble_packet+0x164>)
   174d6:	4798      	blx	r3
   174d8:	0003      	movs	r3, r0
   174da:	001a      	movs	r2, r3
   174dc:	2301      	movs	r3, #1
   174de:	4053      	eors	r3, r2
   174e0:	b2db      	uxtb	r3, r3
   174e2:	2b00      	cmp	r3, #0
   174e4:	d1f3      	bne.n	174ce <read_ble_packet+0xee>
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);// Start listening to the BLE UART
   174e6:	2304      	movs	r3, #4
   174e8:	33ff      	adds	r3, #255	; 0xff
   174ea:	001a      	movs	r2, r3
   174ec:	4905      	ldr	r1, [pc, #20]	; (17504 <read_ble_packet+0x124>)
   174ee:	4b0b      	ldr	r3, [pc, #44]	; (1751c <read_ble_packet+0x13c>)
   174f0:	0018      	movs	r0, r3
   174f2:	4b0d      	ldr	r3, [pc, #52]	; (17528 <read_ble_packet+0x148>)
   174f4:	4798      	blx	r3
}
   174f6:	46c0      	nop			; (mov r8, r8)
   174f8:	46bd      	mov	sp, r7
   174fa:	b003      	add	sp, #12
   174fc:	bd90      	pop	{r4, r7, pc}
   174fe:	46c0      	nop			; (mov r8, r8)
   17500:	0001618d 	.word	0x0001618d
   17504:	20001840 	.word	0x20001840
   17508:	20000730 	.word	0x20000730
   1750c:	20001843 	.word	0x20001843
   17510:	20000732 	.word	0x20000732
   17514:	0001c9a1 	.word	0x0001c9a1
   17518:	000161c1 	.word	0x000161c1
   1751c:	200006fc 	.word	0x200006fc
   17520:	000066b9 	.word	0x000066b9
   17524:	0001c9d7 	.word	0x0001c9d7
   17528:	00006671 	.word	0x00006671
   1752c:	00016161 	.word	0x00016161
   17530:	2000044b 	.word	0x2000044b
   17534:	20000453 	.word	0x20000453
   17538:	20000458 	.word	0x20000458
   1753c:	00017549 	.word	0x00017549
   17540:	00009f65 	.word	0x00009f65
   17544:	00009fbd 	.word	0x00009fbd

00017548 <CHECK_FOR_NOISE_BLE>:
		}
	}
	usart_write_buffer_wait(&ble_usart, txbuf, 20);
}

bool CHECK_FOR_NOISE_BLE(struct usart_module *const module, uint8_t buf[MAX_BLE_MESSAGE_SIZE], uint16_t max_size, uint32_t *noise_timer){
   17548:	b580      	push	{r7, lr}
   1754a:	b086      	sub	sp, #24
   1754c:	af00      	add	r7, sp, #0
   1754e:	60f8      	str	r0, [r7, #12]
   17550:	60b9      	str	r1, [r7, #8]
   17552:	603b      	str	r3, [r7, #0]
   17554:	1dbb      	adds	r3, r7, #6
   17556:	801a      	strh	r2, [r3, #0]
	if(buf[0] != BLE_START_BYTE && module->remaining_rx_buffer_length != max_size){
   17558:	68bb      	ldr	r3, [r7, #8]
   1755a:	781b      	ldrb	r3, [r3, #0]
   1755c:	2ba5      	cmp	r3, #165	; 0xa5
   1755e:	d008      	beq.n	17572 <CHECK_FOR_NOISE_BLE+0x2a>
   17560:	68fb      	ldr	r3, [r7, #12]
   17562:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   17564:	b29b      	uxth	r3, r3
   17566:	1dba      	adds	r2, r7, #6
   17568:	8812      	ldrh	r2, [r2, #0]
   1756a:	429a      	cmp	r2, r3
   1756c:	d001      	beq.n	17572 <CHECK_FOR_NOISE_BLE+0x2a>
		return true;
   1756e:	2301      	movs	r3, #1
   17570:	e029      	b.n	175c6 <CHECK_FOR_NOISE_BLE+0x7e>
	} else if(buf[0] == BLE_START_BYTE && !check_ble_packet_recieved()){
   17572:	68bb      	ldr	r3, [r7, #8]
   17574:	781b      	ldrb	r3, [r3, #0]
   17576:	2ba5      	cmp	r3, #165	; 0xa5
   17578:	d11f      	bne.n	175ba <CHECK_FOR_NOISE_BLE+0x72>
   1757a:	4b15      	ldr	r3, [pc, #84]	; (175d0 <CHECK_FOR_NOISE_BLE+0x88>)
   1757c:	4798      	blx	r3
   1757e:	0003      	movs	r3, r0
   17580:	001a      	movs	r2, r3
   17582:	2301      	movs	r3, #1
   17584:	4053      	eors	r3, r2
   17586:	b2db      	uxtb	r3, r3
   17588:	2b00      	cmp	r3, #0
   1758a:	d016      	beq.n	175ba <CHECK_FOR_NOISE_BLE+0x72>
		if(check_timer_expired(noise_timer,6)){
   1758c:	683b      	ldr	r3, [r7, #0]
   1758e:	2106      	movs	r1, #6
   17590:	0018      	movs	r0, r3
   17592:	4b10      	ldr	r3, [pc, #64]	; (175d4 <CHECK_FOR_NOISE_BLE+0x8c>)
   17594:	4798      	blx	r3
   17596:	1e03      	subs	r3, r0, #0
   17598:	d00d      	beq.n	175b6 <CHECK_FOR_NOISE_BLE+0x6e>
			uint8_t temp_buf[2] = {0x91,0x91};
   1759a:	2314      	movs	r3, #20
   1759c:	18fb      	adds	r3, r7, r3
   1759e:	4a0e      	ldr	r2, [pc, #56]	; (175d8 <CHECK_FOR_NOISE_BLE+0x90>)
   175a0:	8812      	ldrh	r2, [r2, #0]
   175a2:	801a      	strh	r2, [r3, #0]
			usart_write_buffer_wait(&ble_usart, temp_buf, 2);
   175a4:	2314      	movs	r3, #20
   175a6:	18f9      	adds	r1, r7, r3
   175a8:	4b0c      	ldr	r3, [pc, #48]	; (175dc <CHECK_FOR_NOISE_BLE+0x94>)
   175aa:	2202      	movs	r2, #2
   175ac:	0018      	movs	r0, r3
   175ae:	4b0c      	ldr	r3, [pc, #48]	; (175e0 <CHECK_FOR_NOISE_BLE+0x98>)
   175b0:	4798      	blx	r3
			return true;
   175b2:	2301      	movs	r3, #1
   175b4:	e007      	b.n	175c6 <CHECK_FOR_NOISE_BLE+0x7e>
		}else{
			return false;
   175b6:	2300      	movs	r3, #0
   175b8:	e005      	b.n	175c6 <CHECK_FOR_NOISE_BLE+0x7e>
		}
	} else {
		*noise_timer = millis();
   175ba:	4b0a      	ldr	r3, [pc, #40]	; (175e4 <CHECK_FOR_NOISE_BLE+0x9c>)
   175bc:	4798      	blx	r3
   175be:	0002      	movs	r2, r0
   175c0:	683b      	ldr	r3, [r7, #0]
   175c2:	601a      	str	r2, [r3, #0]
		return false;
   175c4:	2300      	movs	r3, #0
	}
}
   175c6:	0018      	movs	r0, r3
   175c8:	46bd      	mov	sp, r7
   175ca:	b006      	add	sp, #24
   175cc:	bd80      	pop	{r7, pc}
   175ce:	46c0      	nop			; (mov r8, r8)
   175d0:	0001618d 	.word	0x0001618d
   175d4:	00009fbd 	.word	0x00009fbd
   175d8:	0001d250 	.word	0x0001d250
   175dc:	200006fc 	.word	0x200006fc
   175e0:	000063bd 	.word	0x000063bd
   175e4:	00009f65 	.word	0x00009f65

000175e8 <configure_ADC>:
void configure_eeprom(void);


// Configure the light sensor port as an input
void configure_ADC(void)
{
   175e8:	b580      	push	{r7, lr}
   175ea:	b08e      	sub	sp, #56	; 0x38
   175ec:	af00      	add	r7, sp, #0
	for(int i = 0; i < LGHTsamples; ++i){
   175ee:	2300      	movs	r3, #0
   175f0:	637b      	str	r3, [r7, #52]	; 0x34
   175f2:	e007      	b.n	17604 <configure_ADC+0x1c>
		LGHTaverage[i] = 0;
   175f4:	4b1a      	ldr	r3, [pc, #104]	; (17660 <configure_ADC+0x78>)
   175f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
   175f8:	0052      	lsls	r2, r2, #1
   175fa:	2100      	movs	r1, #0
   175fc:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < LGHTsamples; ++i){
   175fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   17600:	3301      	adds	r3, #1
   17602:	637b      	str	r3, [r7, #52]	; 0x34
   17604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   17606:	2b95      	cmp	r3, #149	; 0x95
   17608:	ddf4      	ble.n	175f4 <configure_ADC+0xc>
	}

	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
   1760a:	1d3b      	adds	r3, r7, #4
   1760c:	0018      	movs	r0, r3
   1760e:	4b15      	ldr	r3, [pc, #84]	; (17664 <configure_ADC+0x7c>)
   17610:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_INTVCC1;
   17612:	1d3b      	adds	r3, r7, #4
   17614:	2202      	movs	r2, #2
   17616:	705a      	strb	r2, [r3, #1]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
   17618:	1d3b      	adds	r3, r7, #4
   1761a:	2210      	movs	r2, #16
   1761c:	711a      	strb	r2, [r3, #4]
	config_adc.differential_mode = DISABLE;
   1761e:	1d3b      	adds	r3, r7, #4
   17620:	2200      	movs	r2, #0
   17622:	74da      	strb	r2, [r3, #19]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
   17624:	1d3b      	adds	r3, r7, #4
   17626:	22c0      	movs	r2, #192	; 0xc0
   17628:	0152      	lsls	r2, r2, #5
   1762a:	81da      	strh	r2, [r3, #14]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN17;
   1762c:	1d3b      	adds	r3, r7, #4
   1762e:	2211      	movs	r2, #17
   17630:	731a      	strb	r2, [r3, #12]
	config_adc.freerunning = DISABLE;
   17632:	1d3b      	adds	r3, r7, #4
   17634:	2200      	movs	r2, #0
   17636:	751a      	strb	r2, [r3, #20]
	config_adc.run_in_standby = true;
   17638:	1d3b      	adds	r3, r7, #4
   1763a:	2201      	movs	r2, #1
   1763c:	755a      	strb	r2, [r3, #21]
	config_adc.left_adjust = false;
   1763e:	1d3b      	adds	r3, r7, #4
   17640:	2200      	movs	r2, #0
   17642:	749a      	strb	r2, [r3, #18]
	adc_init(&adc1, ADC, &config_adc);
   17644:	1d3a      	adds	r2, r7, #4
   17646:	4908      	ldr	r1, [pc, #32]	; (17668 <configure_ADC+0x80>)
   17648:	4b08      	ldr	r3, [pc, #32]	; (1766c <configure_ADC+0x84>)
   1764a:	0018      	movs	r0, r3
   1764c:	4b08      	ldr	r3, [pc, #32]	; (17670 <configure_ADC+0x88>)
   1764e:	4798      	blx	r3
	adc_enable(&adc1);
   17650:	4b06      	ldr	r3, [pc, #24]	; (1766c <configure_ADC+0x84>)
   17652:	0018      	movs	r0, r3
   17654:	4b07      	ldr	r3, [pc, #28]	; (17674 <configure_ADC+0x8c>)
   17656:	4798      	blx	r3
}
   17658:	46c0      	nop			; (mov r8, r8)
   1765a:	46bd      	mov	sp, r7
   1765c:	b00e      	add	sp, #56	; 0x38
   1765e:	bd80      	pop	{r7, pc}
   17660:	20000cf0 	.word	0x20000cf0
   17664:	00002219 	.word	0x00002219
   17668:	42004000 	.word	0x42004000
   1766c:	20000ff0 	.word	0x20000ff0
   17670:	00002869 	.word	0x00002869
   17674:	0000967d 	.word	0x0000967d

00017678 <configure_port_pins>:

// Configure the LED selection port as output
void configure_port_pins(void)
{
   17678:	b580      	push	{r7, lr}
   1767a:	b082      	sub	sp, #8
   1767c:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
   1767e:	1d3b      	adds	r3, r7, #4
   17680:	0018      	movs	r0, r3
   17682:	4b35      	ldr	r3, [pc, #212]	; (17758 <configure_port_pins+0xe0>)
   17684:	4798      	blx	r3
	
	if(RGB_led_type == RGB_DIGITAL_APA102){// || RGB_led_type == RGB_DIGITAL_WS2815){
   17686:	4b35      	ldr	r3, [pc, #212]	; (1775c <configure_port_pins+0xe4>)
   17688:	781b      	ldrb	r3, [r3, #0]
   1768a:	2b01      	cmp	r3, #1
   1768c:	d11d      	bne.n	176ca <configure_port_pins+0x52>
		config_port_pin.powersave = false;
   1768e:	1d3b      	adds	r3, r7, #4
   17690:	2200      	movs	r2, #0
   17692:	709a      	strb	r2, [r3, #2]
		config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   17694:	1d3b      	adds	r3, r7, #4
   17696:	2201      	movs	r2, #1
   17698:	701a      	strb	r2, [r3, #0]
		port_pin_set_config(L_GND, &config_port_pin);
   1769a:	1d3b      	adds	r3, r7, #4
   1769c:	0019      	movs	r1, r3
   1769e:	2007      	movs	r0, #7
   176a0:	4b2f      	ldr	r3, [pc, #188]	; (17760 <configure_port_pins+0xe8>)
   176a2:	4798      	blx	r3
		port_pin_set_output_level(L_GND,false);
   176a4:	2100      	movs	r1, #0
   176a6:	2007      	movs	r0, #7
   176a8:	4b2e      	ldr	r3, [pc, #184]	; (17764 <configure_port_pins+0xec>)
   176aa:	4798      	blx	r3

		config_port_pin.powersave = false;
   176ac:	1d3b      	adds	r3, r7, #4
   176ae:	2200      	movs	r2, #0
   176b0:	709a      	strb	r2, [r3, #2]
		config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   176b2:	1d3b      	adds	r3, r7, #4
   176b4:	2201      	movs	r2, #1
   176b6:	701a      	strb	r2, [r3, #0]
		port_pin_set_config(R_GND, &config_port_pin);
   176b8:	1d3b      	adds	r3, r7, #4
   176ba:	0019      	movs	r1, r3
   176bc:	200e      	movs	r0, #14
   176be:	4b28      	ldr	r3, [pc, #160]	; (17760 <configure_port_pins+0xe8>)
   176c0:	4798      	blx	r3
		port_pin_set_output_level(L_GND,false);
   176c2:	2100      	movs	r1, #0
   176c4:	2007      	movs	r0, #7
   176c6:	4b27      	ldr	r3, [pc, #156]	; (17764 <configure_port_pins+0xec>)
   176c8:	4798      	blx	r3
	}
	
	config_port_pin.powersave = false;
   176ca:	1d3b      	adds	r3, r7, #4
   176cc:	2200      	movs	r2, #0
   176ce:	709a      	strb	r2, [r3, #2]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   176d0:	1d3b      	adds	r3, r7, #4
   176d2:	2201      	movs	r2, #1
   176d4:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PIN_PA06E_TCC1_WO0, &config_port_pin);
   176d6:	1d3b      	adds	r3, r7, #4
   176d8:	0019      	movs	r1, r3
   176da:	2006      	movs	r0, #6
   176dc:	4b20      	ldr	r3, [pc, #128]	; (17760 <configure_port_pins+0xe8>)
   176de:	4798      	blx	r3
	port_pin_set_output_level(PIN_PA06E_TCC1_WO0,false);
   176e0:	2100      	movs	r1, #0
   176e2:	2006      	movs	r0, #6
   176e4:	4b1f      	ldr	r3, [pc, #124]	; (17764 <configure_port_pins+0xec>)
   176e6:	4798      	blx	r3

	config_port_pin.powersave = false;
   176e8:	1d3b      	adds	r3, r7, #4
   176ea:	2200      	movs	r2, #0
   176ec:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
   176ee:	1d3b      	adds	r3, r7, #4
   176f0:	2201      	movs	r2, #1
   176f2:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   176f4:	1d3b      	adds	r3, r7, #4
   176f6:	2200      	movs	r2, #0
   176f8:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PPM_IN, &config_port_pin);
   176fa:	1d3b      	adds	r3, r7, #4
   176fc:	0019      	movs	r1, r3
   176fe:	2022      	movs	r0, #34	; 0x22
   17700:	4b17      	ldr	r3, [pc, #92]	; (17760 <configure_port_pins+0xe8>)
   17702:	4798      	blx	r3
	
	// Set the ESC UART pins as inputs to detect of the ESC was connected
	config_port_pin.powersave = false;
   17704:	1d3b      	adds	r3, r7, #4
   17706:	2200      	movs	r2, #0
   17708:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
   1770a:	1d3b      	adds	r3, r7, #4
   1770c:	2202      	movs	r2, #2
   1770e:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   17710:	1d3b      	adds	r3, r7, #4
   17712:	2200      	movs	r2, #0
   17714:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(ESC_UART_RXTX_1, &config_port_pin);
   17716:	1d3b      	adds	r3, r7, #4
   17718:	0019      	movs	r1, r3
   1771a:	2010      	movs	r0, #16
   1771c:	4b10      	ldr	r3, [pc, #64]	; (17760 <configure_port_pins+0xe8>)
   1771e:	4798      	blx	r3
	port_pin_set_config(ESC_UART_RXTX_2, &config_port_pin);
   17720:	1d3b      	adds	r3, r7, #4
   17722:	0019      	movs	r1, r3
   17724:	2011      	movs	r0, #17
   17726:	4b0e      	ldr	r3, [pc, #56]	; (17760 <configure_port_pins+0xe8>)
   17728:	4798      	blx	r3
	
	config_port_pin.powersave = false;
   1772a:	1d3b      	adds	r3, r7, #4
   1772c:	2200      	movs	r2, #0
   1772e:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
   17730:	1d3b      	adds	r3, r7, #4
   17732:	2200      	movs	r2, #0
   17734:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   17736:	1d3b      	adds	r3, r7, #4
   17738:	2201      	movs	r2, #1
   1773a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(HORN_PIN, &config_port_pin);
   1773c:	1d3b      	adds	r3, r7, #4
   1773e:	0019      	movs	r1, r3
   17740:	2008      	movs	r0, #8
   17742:	4b07      	ldr	r3, [pc, #28]	; (17760 <configure_port_pins+0xe8>)
   17744:	4798      	blx	r3
	port_pin_set_output_level(HORN_PIN,true);
   17746:	2101      	movs	r1, #1
   17748:	2008      	movs	r0, #8
   1774a:	4b06      	ldr	r3, [pc, #24]	; (17764 <configure_port_pins+0xec>)
   1774c:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
	port_pin_set_config(STAT_LED, &config_port_pin);
	port_pin_set_output_level(STAT_LED,false);
#endif
}
   1774e:	46c0      	nop			; (mov r8, r8)
   17750:	46bd      	mov	sp, r7
   17752:	b002      	add	sp, #8
   17754:	bd80      	pop	{r7, pc}
   17756:	46c0      	nop			; (mov r8, r8)
   17758:	000097ad 	.word	0x000097ad
   1775c:	20001ad4 	.word	0x20001ad4
   17760:	00007bcd 	.word	0x00007bcd
   17764:	00009815 	.word	0x00009815

00017768 <configure_i2c_slave>:
	}
}

// Configure SERCOM1 as I2C slave for VESC communication
void configure_i2c_slave(void)
{	
   17768:	b580      	push	{r7, lr}
   1776a:	b08a      	sub	sp, #40	; 0x28
   1776c:	af00      	add	r7, sp, #0
	/* Create and initialize config_i2c_slave structure */
	struct i2c_slave_config config_i2c_slave;
	i2c_slave_get_config_defaults(&config_i2c_slave);
   1776e:	003b      	movs	r3, r7
   17770:	0018      	movs	r0, r3
   17772:	4b0f      	ldr	r3, [pc, #60]	; (177b0 <configure_i2c_slave+0x48>)
   17774:	4798      	blx	r3
	/* Change address and address_mode */
	config_i2c_slave.address        = SLAVE_ADDRESS;
   17776:	003b      	movs	r3, r7
   17778:	2212      	movs	r2, #18
   1777a:	819a      	strh	r2, [r3, #12]
	config_i2c_slave.address_mode   = I2C_SLAVE_ADDRESS_MODE_MASK;
   1777c:	003b      	movs	r3, r7
   1777e:	2200      	movs	r2, #0
   17780:	815a      	strh	r2, [r3, #10]
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
   17782:	003b      	movs	r3, r7
   17784:	4a0b      	ldr	r2, [pc, #44]	; (177b4 <configure_i2c_slave+0x4c>)
   17786:	61da      	str	r2, [r3, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
   17788:	003b      	movs	r3, r7
   1778a:	4a0b      	ldr	r2, [pc, #44]	; (177b8 <configure_i2c_slave+0x50>)
   1778c:	621a      	str	r2, [r3, #32]
	config_i2c_slave.generator_source = GCLK_GENERATOR_0;
   1778e:	003b      	movs	r3, r7
   17790:	2200      	movs	r2, #0
   17792:	765a      	strb	r2, [r3, #25]
	/* Initialize and enable device with config_i2c_slave */
	i2c_slave_init(&i2c_slave_instance, SERCOM1, &config_i2c_slave);
   17794:	003a      	movs	r2, r7
   17796:	4909      	ldr	r1, [pc, #36]	; (177bc <configure_i2c_slave+0x54>)
   17798:	4b09      	ldr	r3, [pc, #36]	; (177c0 <configure_i2c_slave+0x58>)
   1779a:	0018      	movs	r0, r3
   1779c:	4b09      	ldr	r3, [pc, #36]	; (177c4 <configure_i2c_slave+0x5c>)
   1779e:	4798      	blx	r3
	i2c_slave_enable(&i2c_slave_instance);
   177a0:	4b07      	ldr	r3, [pc, #28]	; (177c0 <configure_i2c_slave+0x58>)
   177a2:	0018      	movs	r0, r3
   177a4:	4b08      	ldr	r3, [pc, #32]	; (177c8 <configure_i2c_slave+0x60>)
   177a6:	4798      	blx	r3
}
   177a8:	46c0      	nop			; (mov r8, r8)
   177aa:	46bd      	mov	sp, r7
   177ac:	b00a      	add	sp, #40	; 0x28
   177ae:	bd80      	pop	{r7, pc}
   177b0:	00009a4d 	.word	0x00009a4d
   177b4:	00100002 	.word	0x00100002
   177b8:	00110002 	.word	0x00110002
   177bc:	42000c00 	.word	0x42000c00
   177c0:	20001b3c 	.word	0x20001b3c
   177c4:	000044b5 	.word	0x000044b5
   177c8:	00009acd 	.word	0x00009acd

000177cc <i2c_write_request_callback>:

void i2c_write_request_callback(struct i2c_slave_module *const module)
{
   177cc:	b580      	push	{r7, lr}
   177ce:	b082      	sub	sp, #8
   177d0:	af00      	add	r7, sp, #0
   177d2:	6078      	str	r0, [r7, #4]
	/* Init i2c packet. */
	packet.data_length = SLAVE_READ_DATA_LENGTH;
   177d4:	4bae      	ldr	r3, [pc, #696]	; (17a90 <i2c_write_request_callback+0x2c4>)
   177d6:	221e      	movs	r2, #30
   177d8:	801a      	strh	r2, [r3, #0]
	packet.data        = I2C_slave_read_buffer;
   177da:	4bad      	ldr	r3, [pc, #692]	; (17a90 <i2c_write_request_callback+0x2c4>)
   177dc:	4aad      	ldr	r2, [pc, #692]	; (17a94 <i2c_write_request_callback+0x2c8>)
   177de:	605a      	str	r2, [r3, #4]
	
	if(FIRST_MESSAGE == 1){
   177e0:	4bad      	ldr	r3, [pc, #692]	; (17a98 <i2c_write_request_callback+0x2cc>)
   177e2:	781b      	ldrb	r3, [r3, #0]
   177e4:	2b01      	cmp	r3, #1
   177e6:	d105      	bne.n	177f4 <i2c_write_request_callback+0x28>
		FIRST_MESSAGE = 0;
   177e8:	4bab      	ldr	r3, [pc, #684]	; (17a98 <i2c_write_request_callback+0x2cc>)
   177ea:	2200      	movs	r2, #0
   177ec:	701a      	strb	r2, [r3, #0]
		GET_LIMITS = 1; // Read the limits on first message to set lighting variables
   177ee:	4bab      	ldr	r3, [pc, #684]	; (17a9c <i2c_write_request_callback+0x2d0>)
   177f0:	2201      	movs	r2, #1
   177f2:	701a      	strb	r2, [r3, #0]
	}
	i2c_slave_read_packet_job(module, &packet);
   177f4:	4aa6      	ldr	r2, [pc, #664]	; (17a90 <i2c_write_request_callback+0x2c4>)
   177f6:	687b      	ldr	r3, [r7, #4]
   177f8:	0011      	movs	r1, r2
   177fa:	0018      	movs	r0, r3
   177fc:	4ba8      	ldr	r3, [pc, #672]	; (17aa0 <i2c_write_request_callback+0x2d4>)
   177fe:	4798      	blx	r3
		if(I2C_slave_read_buffer[0] == 0x8D && I2C_slave_read_buffer[28] == 0xAD) {
   17800:	4ba4      	ldr	r3, [pc, #656]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17802:	781b      	ldrb	r3, [r3, #0]
   17804:	2b8d      	cmp	r3, #141	; 0x8d
   17806:	d000      	beq.n	1780a <i2c_write_request_callback+0x3e>
   17808:	e090      	b.n	1792c <i2c_write_request_callback+0x160>
   1780a:	4ba2      	ldr	r3, [pc, #648]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1780c:	7f1b      	ldrb	r3, [r3, #28]
   1780e:	2bad      	cmp	r3, #173	; 0xad
   17810:	d000      	beq.n	17814 <i2c_write_request_callback+0x48>
   17812:	e08b      	b.n	1792c <i2c_write_request_callback+0x160>
			mcconf_limits.motor_current_max = I2C_slave_read_buffer[1];
   17814:	4b9f      	ldr	r3, [pc, #636]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17816:	785b      	ldrb	r3, [r3, #1]
   17818:	001a      	movs	r2, r3
   1781a:	4ba2      	ldr	r3, [pc, #648]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   1781c:	601a      	str	r2, [r3, #0]
			mcconf_limits.motor_current_min = I2C_slave_read_buffer[2];
   1781e:	4b9d      	ldr	r3, [pc, #628]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17820:	789b      	ldrb	r3, [r3, #2]
   17822:	001a      	movs	r2, r3
   17824:	4b9f      	ldr	r3, [pc, #636]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17826:	605a      	str	r2, [r3, #4]
			mcconf_limits.input_current_max = I2C_slave_read_buffer[3];
   17828:	4b9a      	ldr	r3, [pc, #616]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1782a:	78db      	ldrb	r3, [r3, #3]
   1782c:	001a      	movs	r2, r3
   1782e:	4b9d      	ldr	r3, [pc, #628]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17830:	609a      	str	r2, [r3, #8]
			mcconf_limits.input_current_min = I2C_slave_read_buffer[4];
   17832:	4b98      	ldr	r3, [pc, #608]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17834:	791b      	ldrb	r3, [r3, #4]
   17836:	001a      	movs	r2, r3
   17838:	4b9a      	ldr	r3, [pc, #616]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   1783a:	60da      	str	r2, [r3, #12]
			mcconf_limits.abs_current_max = I2C_slave_read_buffer[5];
   1783c:	4b95      	ldr	r3, [pc, #596]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1783e:	795b      	ldrb	r3, [r3, #5]
   17840:	001a      	movs	r2, r3
   17842:	4b98      	ldr	r3, [pc, #608]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17844:	611a      	str	r2, [r3, #16]
			mcconf_limits.max_vin = I2C_slave_read_buffer[6];
   17846:	4b93      	ldr	r3, [pc, #588]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17848:	799b      	ldrb	r3, [r3, #6]
   1784a:	001a      	movs	r2, r3
   1784c:	4b95      	ldr	r3, [pc, #596]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   1784e:	629a      	str	r2, [r3, #40]	; 0x28
			mcconf_limits.min_vin = I2C_slave_read_buffer[7];
   17850:	4b90      	ldr	r3, [pc, #576]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17852:	79db      	ldrb	r3, [r3, #7]
   17854:	001a      	movs	r2, r3
   17856:	4b93      	ldr	r3, [pc, #588]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17858:	625a      	str	r2, [r3, #36]	; 0x24
			mcconf_limits.battery_cut_start = I2C_slave_read_buffer[8];
   1785a:	4b8e      	ldr	r3, [pc, #568]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1785c:	7a1a      	ldrb	r2, [r3, #8]
   1785e:	4b92      	ldr	r3, [pc, #584]	; (17aa8 <i2c_write_request_callback+0x2dc>)
   17860:	0010      	movs	r0, r2
   17862:	4798      	blx	r3
   17864:	1c02      	adds	r2, r0, #0
   17866:	4b8f      	ldr	r3, [pc, #572]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17868:	62da      	str	r2, [r3, #44]	; 0x2c
			mcconf_limits.battery_cut_end = I2C_slave_read_buffer[9];
   1786a:	4b8a      	ldr	r3, [pc, #552]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1786c:	7a5a      	ldrb	r2, [r3, #9]
   1786e:	4b8e      	ldr	r3, [pc, #568]	; (17aa8 <i2c_write_request_callback+0x2dc>)
   17870:	0010      	movs	r0, r2
   17872:	4798      	blx	r3
   17874:	1c02      	adds	r2, r0, #0
   17876:	4b8b      	ldr	r3, [pc, #556]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17878:	631a      	str	r2, [r3, #48]	; 0x30
			mcconf_limits.max_erpm = (I2C_slave_read_buffer[10] | (I2C_slave_read_buffer[11] << 8) | (I2C_slave_read_buffer[12] << 16));
   1787a:	4b86      	ldr	r3, [pc, #536]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1787c:	7a9b      	ldrb	r3, [r3, #10]
   1787e:	001a      	movs	r2, r3
   17880:	4b84      	ldr	r3, [pc, #528]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17882:	7adb      	ldrb	r3, [r3, #11]
   17884:	021b      	lsls	r3, r3, #8
   17886:	431a      	orrs	r2, r3
   17888:	4b82      	ldr	r3, [pc, #520]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1788a:	7b1b      	ldrb	r3, [r3, #12]
   1788c:	041b      	lsls	r3, r3, #16
   1788e:	431a      	orrs	r2, r3
   17890:	4b84      	ldr	r3, [pc, #528]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17892:	619a      	str	r2, [r3, #24]
			mcconf_limits.min_erpm = (I2C_slave_read_buffer[13] | (I2C_slave_read_buffer[14] << 8) | (I2C_slave_read_buffer[15] << 16));
   17894:	4b7f      	ldr	r3, [pc, #508]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17896:	7b5b      	ldrb	r3, [r3, #13]
   17898:	001a      	movs	r2, r3
   1789a:	4b7e      	ldr	r3, [pc, #504]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1789c:	7b9b      	ldrb	r3, [r3, #14]
   1789e:	021b      	lsls	r3, r3, #8
   178a0:	431a      	orrs	r2, r3
   178a2:	4b7c      	ldr	r3, [pc, #496]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178a4:	7bdb      	ldrb	r3, [r3, #15]
   178a6:	041b      	lsls	r3, r3, #16
   178a8:	431a      	orrs	r2, r3
   178aa:	4b7e      	ldr	r3, [pc, #504]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   178ac:	615a      	str	r2, [r3, #20]
			mcconf_limits.max_erpm_fbrake = (I2C_slave_read_buffer[16] | (I2C_slave_read_buffer[17] << 8) | (I2C_slave_read_buffer[18] << 16));
   178ae:	4b79      	ldr	r3, [pc, #484]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178b0:	7c1b      	ldrb	r3, [r3, #16]
   178b2:	001a      	movs	r2, r3
   178b4:	4b77      	ldr	r3, [pc, #476]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178b6:	7c5b      	ldrb	r3, [r3, #17]
   178b8:	021b      	lsls	r3, r3, #8
   178ba:	431a      	orrs	r2, r3
   178bc:	4b75      	ldr	r3, [pc, #468]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178be:	7c9b      	ldrb	r3, [r3, #18]
   178c0:	041b      	lsls	r3, r3, #16
   178c2:	431a      	orrs	r2, r3
   178c4:	4b77      	ldr	r3, [pc, #476]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   178c6:	61da      	str	r2, [r3, #28]
			mcconf_limits.max_erpm_fbrake_cc = (I2C_slave_read_buffer[19] | (I2C_slave_read_buffer[20] << 8) | (I2C_slave_read_buffer[21] << 16));
   178c8:	4b72      	ldr	r3, [pc, #456]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178ca:	7cdb      	ldrb	r3, [r3, #19]
   178cc:	001a      	movs	r2, r3
   178ce:	4b71      	ldr	r3, [pc, #452]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178d0:	7d1b      	ldrb	r3, [r3, #20]
   178d2:	021b      	lsls	r3, r3, #8
   178d4:	431a      	orrs	r2, r3
   178d6:	4b6f      	ldr	r3, [pc, #444]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178d8:	7d5b      	ldrb	r3, [r3, #21]
   178da:	041b      	lsls	r3, r3, #16
   178dc:	431a      	orrs	r2, r3
   178de:	4b71      	ldr	r3, [pc, #452]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   178e0:	621a      	str	r2, [r3, #32]
			mcconf_limits.temp_fet_start = I2C_slave_read_buffer[22];
   178e2:	4b6c      	ldr	r3, [pc, #432]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178e4:	7d9b      	ldrb	r3, [r3, #22]
   178e6:	001a      	movs	r2, r3
   178e8:	4b6e      	ldr	r3, [pc, #440]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   178ea:	635a      	str	r2, [r3, #52]	; 0x34
			mcconf_limits.temp_fet_end = I2C_slave_read_buffer[23];
   178ec:	4b69      	ldr	r3, [pc, #420]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178ee:	7ddb      	ldrb	r3, [r3, #23]
   178f0:	001a      	movs	r2, r3
   178f2:	4b6c      	ldr	r3, [pc, #432]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   178f4:	639a      	str	r2, [r3, #56]	; 0x38
			mcconf_limits.temp_motor_start = I2C_slave_read_buffer[24];
   178f6:	4b67      	ldr	r3, [pc, #412]	; (17a94 <i2c_write_request_callback+0x2c8>)
   178f8:	7e1b      	ldrb	r3, [r3, #24]
   178fa:	001a      	movs	r2, r3
   178fc:	4b69      	ldr	r3, [pc, #420]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   178fe:	63da      	str	r2, [r3, #60]	; 0x3c
			mcconf_limits.temp_motor_end = I2C_slave_read_buffer[25];
   17900:	4b64      	ldr	r3, [pc, #400]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17902:	7e5b      	ldrb	r3, [r3, #25]
   17904:	001a      	movs	r2, r3
   17906:	4b67      	ldr	r3, [pc, #412]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17908:	641a      	str	r2, [r3, #64]	; 0x40
			mcconf_limits.max_duty = I2C_slave_read_buffer[26];
   1790a:	4b62      	ldr	r3, [pc, #392]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1790c:	7e9b      	ldrb	r3, [r3, #26]
   1790e:	001a      	movs	r2, r3
   17910:	4b64      	ldr	r3, [pc, #400]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   17912:	649a      	str	r2, [r3, #72]	; 0x48
			mcconf_limits.min_duty = I2C_slave_read_buffer[27];
   17914:	4b5f      	ldr	r3, [pc, #380]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17916:	7edb      	ldrb	r3, [r3, #27]
   17918:	001a      	movs	r2, r3
   1791a:	4b62      	ldr	r3, [pc, #392]	; (17aa4 <i2c_write_request_callback+0x2d8>)
   1791c:	645a      	str	r2, [r3, #68]	; 0x44
			SEND_LIMITS = 1;
   1791e:	4b63      	ldr	r3, [pc, #396]	; (17aac <i2c_write_request_callback+0x2e0>)
   17920:	2201      	movs	r2, #1
   17922:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   17924:	4b62      	ldr	r3, [pc, #392]	; (17ab0 <i2c_write_request_callback+0x2e4>)
   17926:	2200      	movs	r2, #0
   17928:	701a      	strb	r2, [r3, #0]
			remote_y = I2C_slave_read_buffer[26];
			remote_type = (I2C_slave_read_buffer[27] & 0x6) >> 1; // needs to change to conform with new use of remote_type
			remote_btn_state = I2C_slave_read_buffer[27] & 0x1;
			latest_vesc_vals.fault = I2C_slave_read_buffer[28];
		}
}
   1792a:	e0ad      	b.n	17a88 <i2c_write_request_callback+0x2bc>
		} else if(I2C_slave_read_buffer[0] == 0xDD && I2C_slave_read_buffer[29] == 0xAD) {
   1792c:	4b59      	ldr	r3, [pc, #356]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1792e:	781b      	ldrb	r3, [r3, #0]
   17930:	2bdd      	cmp	r3, #221	; 0xdd
   17932:	d000      	beq.n	17936 <i2c_write_request_callback+0x16a>
   17934:	e0a8      	b.n	17a88 <i2c_write_request_callback+0x2bc>
   17936:	4b57      	ldr	r3, [pc, #348]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17938:	7f5b      	ldrb	r3, [r3, #29]
   1793a:	2bad      	cmp	r3, #173	; 0xad
   1793c:	d000      	beq.n	17940 <i2c_write_request_callback+0x174>
   1793e:	e0a3      	b.n	17a88 <i2c_write_request_callback+0x2bc>
			latest_vesc_vals.avg_input_current = I2C_slave_read_buffer[1];
   17940:	4b54      	ldr	r3, [pc, #336]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17942:	785b      	ldrb	r3, [r3, #1]
   17944:	001a      	movs	r2, r3
   17946:	4b5b      	ldr	r3, [pc, #364]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17948:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.avg_input_current += (I2C_slave_read_buffer[2] << 8);
   1794a:	4b5a      	ldr	r3, [pc, #360]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   1794c:	689a      	ldr	r2, [r3, #8]
   1794e:	4b51      	ldr	r3, [pc, #324]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17950:	789b      	ldrb	r3, [r3, #2]
   17952:	021b      	lsls	r3, r3, #8
   17954:	18d2      	adds	r2, r2, r3
   17956:	4b57      	ldr	r3, [pc, #348]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17958:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.INPUT_VOLTAGE = I2C_slave_read_buffer[3];
   1795a:	4b4e      	ldr	r3, [pc, #312]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1795c:	78db      	ldrb	r3, [r3, #3]
   1795e:	b21a      	sxth	r2, r3
   17960:	4b54      	ldr	r3, [pc, #336]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17962:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.INPUT_VOLTAGE += (I2C_slave_read_buffer[4] << 8);
   17964:	4b53      	ldr	r3, [pc, #332]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17966:	2214      	movs	r2, #20
   17968:	5e9b      	ldrsh	r3, [r3, r2]
   1796a:	b29a      	uxth	r2, r3
   1796c:	4b49      	ldr	r3, [pc, #292]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1796e:	791b      	ldrb	r3, [r3, #4]
   17970:	b29b      	uxth	r3, r3
   17972:	021b      	lsls	r3, r3, #8
   17974:	b29b      	uxth	r3, r3
   17976:	18d3      	adds	r3, r2, r3
   17978:	b29b      	uxth	r3, r3
   1797a:	b21a      	sxth	r2, r3
   1797c:	4b4d      	ldr	r3, [pc, #308]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   1797e:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.avg_motor_current = I2C_slave_read_buffer[5];
   17980:	4b44      	ldr	r3, [pc, #272]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17982:	795b      	ldrb	r3, [r3, #5]
   17984:	001a      	movs	r2, r3
   17986:	4b4b      	ldr	r3, [pc, #300]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17988:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_motor_current += (I2C_slave_read_buffer[6] << 8);
   1798a:	4b4a      	ldr	r3, [pc, #296]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   1798c:	685a      	ldr	r2, [r3, #4]
   1798e:	4b41      	ldr	r3, [pc, #260]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17990:	799b      	ldrb	r3, [r3, #6]
   17992:	021b      	lsls	r3, r3, #8
   17994:	18d2      	adds	r2, r2, r3
   17996:	4b47      	ldr	r3, [pc, #284]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17998:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.temp_fet_filtered = I2C_slave_read_buffer[7];
   1799a:	4b3e      	ldr	r3, [pc, #248]	; (17a94 <i2c_write_request_callback+0x2c8>)
   1799c:	79db      	ldrb	r3, [r3, #7]
   1799e:	b21a      	sxth	r2, r3
   179a0:	4b44      	ldr	r3, [pc, #272]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   179a2:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.temp_fet_filtered += (I2C_slave_read_buffer[8] << 8);
   179a4:	4b43      	ldr	r3, [pc, #268]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   179a6:	2200      	movs	r2, #0
   179a8:	5e9b      	ldrsh	r3, [r3, r2]
   179aa:	b29a      	uxth	r2, r3
   179ac:	4b39      	ldr	r3, [pc, #228]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179ae:	7a1b      	ldrb	r3, [r3, #8]
   179b0:	b29b      	uxth	r3, r3
   179b2:	021b      	lsls	r3, r3, #8
   179b4:	b29b      	uxth	r3, r3
   179b6:	18d3      	adds	r3, r2, r3
   179b8:	b29b      	uxth	r3, r3
   179ba:	b21a      	sxth	r2, r3
   179bc:	4b3d      	ldr	r3, [pc, #244]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   179be:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.duty_cycle = I2C_slave_read_buffer[9];
   179c0:	4b34      	ldr	r3, [pc, #208]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179c2:	7a5b      	ldrb	r3, [r3, #9]
   179c4:	b21a      	sxth	r2, r3
   179c6:	4b3b      	ldr	r3, [pc, #236]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   179c8:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (I2C_slave_read_buffer[10] | (I2C_slave_read_buffer[11] << 8) | (I2C_slave_read_buffer[12] << 16));
   179ca:	4b32      	ldr	r3, [pc, #200]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179cc:	7a9b      	ldrb	r3, [r3, #10]
   179ce:	001a      	movs	r2, r3
   179d0:	4b30      	ldr	r3, [pc, #192]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179d2:	7adb      	ldrb	r3, [r3, #11]
   179d4:	021b      	lsls	r3, r3, #8
   179d6:	431a      	orrs	r2, r3
   179d8:	4b2e      	ldr	r3, [pc, #184]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179da:	7b1b      	ldrb	r3, [r3, #12]
   179dc:	041b      	lsls	r3, r3, #16
   179de:	431a      	orrs	r2, r3
   179e0:	4b34      	ldr	r3, [pc, #208]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   179e2:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.amp_hours = (I2C_slave_read_buffer[13] | (I2C_slave_read_buffer[14] << 8) | (I2C_slave_read_buffer[15] << 16));
   179e4:	4b2b      	ldr	r3, [pc, #172]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179e6:	7b5b      	ldrb	r3, [r3, #13]
   179e8:	001a      	movs	r2, r3
   179ea:	4b2a      	ldr	r3, [pc, #168]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179ec:	7b9b      	ldrb	r3, [r3, #14]
   179ee:	021b      	lsls	r3, r3, #8
   179f0:	431a      	orrs	r2, r3
   179f2:	4b28      	ldr	r3, [pc, #160]	; (17a94 <i2c_write_request_callback+0x2c8>)
   179f4:	7bdb      	ldrb	r3, [r3, #15]
   179f6:	041b      	lsls	r3, r3, #16
   179f8:	431a      	orrs	r2, r3
   179fa:	4b2e      	ldr	r3, [pc, #184]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   179fc:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = (I2C_slave_read_buffer[16] | (I2C_slave_read_buffer[17] << 8) | (I2C_slave_read_buffer[18] << 16));
   179fe:	4b25      	ldr	r3, [pc, #148]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a00:	7c1b      	ldrb	r3, [r3, #16]
   17a02:	001a      	movs	r2, r3
   17a04:	4b23      	ldr	r3, [pc, #140]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a06:	7c5b      	ldrb	r3, [r3, #17]
   17a08:	021b      	lsls	r3, r3, #8
   17a0a:	431a      	orrs	r2, r3
   17a0c:	4b21      	ldr	r3, [pc, #132]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a0e:	7c9b      	ldrb	r3, [r3, #18]
   17a10:	041b      	lsls	r3, r3, #16
   17a12:	431a      	orrs	r2, r3
   17a14:	4b27      	ldr	r3, [pc, #156]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17a16:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = (I2C_slave_read_buffer[19] | (I2C_slave_read_buffer[20] << 8) | (I2C_slave_read_buffer[21] << 16));
   17a18:	4b1e      	ldr	r3, [pc, #120]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a1a:	7cdb      	ldrb	r3, [r3, #19]
   17a1c:	001a      	movs	r2, r3
   17a1e:	4b1d      	ldr	r3, [pc, #116]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a20:	7d1b      	ldrb	r3, [r3, #20]
   17a22:	021b      	lsls	r3, r3, #8
   17a24:	431a      	orrs	r2, r3
   17a26:	4b1b      	ldr	r3, [pc, #108]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a28:	7d5b      	ldrb	r3, [r3, #21]
   17a2a:	041b      	lsls	r3, r3, #16
   17a2c:	431a      	orrs	r2, r3
   17a2e:	4b21      	ldr	r3, [pc, #132]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17a30:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = (I2C_slave_read_buffer[22] | (I2C_slave_read_buffer[23] << 8) | (I2C_slave_read_buffer[24] << 16));
   17a32:	4b18      	ldr	r3, [pc, #96]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a34:	7d9b      	ldrb	r3, [r3, #22]
   17a36:	001a      	movs	r2, r3
   17a38:	4b16      	ldr	r3, [pc, #88]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a3a:	7ddb      	ldrb	r3, [r3, #23]
   17a3c:	021b      	lsls	r3, r3, #8
   17a3e:	431a      	orrs	r2, r3
   17a40:	4b14      	ldr	r3, [pc, #80]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a42:	7e1b      	ldrb	r3, [r3, #24]
   17a44:	041b      	lsls	r3, r3, #16
   17a46:	431a      	orrs	r2, r3
   17a48:	4b1a      	ldr	r3, [pc, #104]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17a4a:	625a      	str	r2, [r3, #36]	; 0x24
			remote_x = I2C_slave_read_buffer[25];
   17a4c:	4b11      	ldr	r3, [pc, #68]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a4e:	7e5a      	ldrb	r2, [r3, #25]
   17a50:	4b19      	ldr	r3, [pc, #100]	; (17ab8 <i2c_write_request_callback+0x2ec>)
   17a52:	701a      	strb	r2, [r3, #0]
			remote_y = I2C_slave_read_buffer[26];
   17a54:	4b0f      	ldr	r3, [pc, #60]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a56:	7e9a      	ldrb	r2, [r3, #26]
   17a58:	4b18      	ldr	r3, [pc, #96]	; (17abc <i2c_write_request_callback+0x2f0>)
   17a5a:	701a      	strb	r2, [r3, #0]
			remote_type = (I2C_slave_read_buffer[27] & 0x6) >> 1; // needs to change to conform with new use of remote_type
   17a5c:	4b0d      	ldr	r3, [pc, #52]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a5e:	7edb      	ldrb	r3, [r3, #27]
   17a60:	105b      	asrs	r3, r3, #1
   17a62:	b2db      	uxtb	r3, r3
   17a64:	2203      	movs	r2, #3
   17a66:	4013      	ands	r3, r2
   17a68:	b2da      	uxtb	r2, r3
   17a6a:	4b15      	ldr	r3, [pc, #84]	; (17ac0 <i2c_write_request_callback+0x2f4>)
   17a6c:	701a      	strb	r2, [r3, #0]
			remote_btn_state = I2C_slave_read_buffer[27] & 0x1;
   17a6e:	4b09      	ldr	r3, [pc, #36]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a70:	7edb      	ldrb	r3, [r3, #27]
   17a72:	2201      	movs	r2, #1
   17a74:	4013      	ands	r3, r2
   17a76:	b2da      	uxtb	r2, r3
   17a78:	4b12      	ldr	r3, [pc, #72]	; (17ac4 <i2c_write_request_callback+0x2f8>)
   17a7a:	701a      	strb	r2, [r3, #0]
			latest_vesc_vals.fault = I2C_slave_read_buffer[28];
   17a7c:	4b05      	ldr	r3, [pc, #20]	; (17a94 <i2c_write_request_callback+0x2c8>)
   17a7e:	7f1b      	ldrb	r3, [r3, #28]
   17a80:	b259      	sxtb	r1, r3
   17a82:	4b0c      	ldr	r3, [pc, #48]	; (17ab4 <i2c_write_request_callback+0x2e8>)
   17a84:	222c      	movs	r2, #44	; 0x2c
   17a86:	5499      	strb	r1, [r3, r2]
}
   17a88:	46c0      	nop			; (mov r8, r8)
   17a8a:	46bd      	mov	sp, r7
   17a8c:	b002      	add	sp, #8
   17a8e:	bd80      	pop	{r7, pc}
   17a90:	2000045c 	.word	0x2000045c
   17a94:	20000bcc 	.word	0x20000bcc
   17a98:	20000102 	.word	0x20000102
   17a9c:	200000e2 	.word	0x200000e2
   17aa0:	0000473b 	.word	0x0000473b
   17aa4:	20001ad8 	.word	0x20001ad8
   17aa8:	0001abbd 	.word	0x0001abbd
   17aac:	200003cd 	.word	0x200003cd
   17ab0:	20000101 	.word	0x20000101
   17ab4:	20000e7c 	.word	0x20000e7c
   17ab8:	200003d4 	.word	0x200003d4
   17abc:	200003d3 	.word	0x200003d3
   17ac0:	200003d1 	.word	0x200003d1
   17ac4:	200003d5 	.word	0x200003d5

00017ac8 <i2c_read_request_callback>:

uint8_t app_remote_check = 0;
void i2c_read_request_callback(struct i2c_slave_module *const module)
{
   17ac8:	b580      	push	{r7, lr}
   17aca:	b082      	sub	sp, #8
   17acc:	af00      	add	r7, sp, #0
   17ace:	6078      	str	r0, [r7, #4]
	I2C_slave_write_buffer[0] = AppRemoteY;
   17ad0:	4b10      	ldr	r3, [pc, #64]	; (17b14 <i2c_read_request_callback+0x4c>)
   17ad2:	781a      	ldrb	r2, [r3, #0]
   17ad4:	4b10      	ldr	r3, [pc, #64]	; (17b18 <i2c_read_request_callback+0x50>)
   17ad6:	701a      	strb	r2, [r3, #0]
	I2C_slave_write_buffer[1] = GET_LIMITS;
   17ad8:	4b10      	ldr	r3, [pc, #64]	; (17b1c <i2c_read_request_callback+0x54>)
   17ada:	781a      	ldrb	r2, [r3, #0]
   17adc:	4b0e      	ldr	r3, [pc, #56]	; (17b18 <i2c_read_request_callback+0x50>)
   17ade:	705a      	strb	r2, [r3, #1]
	I2C_slave_write_buffer[2] = app_remote_check;
   17ae0:	4b0f      	ldr	r3, [pc, #60]	; (17b20 <i2c_read_request_callback+0x58>)
   17ae2:	781a      	ldrb	r2, [r3, #0]
   17ae4:	4b0c      	ldr	r3, [pc, #48]	; (17b18 <i2c_read_request_callback+0x50>)
   17ae6:	709a      	strb	r2, [r3, #2]

	/* Init i2c packet. */
	packet.data_length = SLAVE_WRITE_DATA_LENGTH;
   17ae8:	4b0e      	ldr	r3, [pc, #56]	; (17b24 <i2c_read_request_callback+0x5c>)
   17aea:	2203      	movs	r2, #3
   17aec:	801a      	strh	r2, [r3, #0]
	packet.data        = I2C_slave_write_buffer;
   17aee:	4b0d      	ldr	r3, [pc, #52]	; (17b24 <i2c_read_request_callback+0x5c>)
   17af0:	4a09      	ldr	r2, [pc, #36]	; (17b18 <i2c_read_request_callback+0x50>)
   17af2:	605a      	str	r2, [r3, #4]
	/* Write buffer to master */
	i2c_slave_write_packet_job(module, &packet);
   17af4:	4a0b      	ldr	r2, [pc, #44]	; (17b24 <i2c_read_request_callback+0x5c>)
   17af6:	687b      	ldr	r3, [r7, #4]
   17af8:	0011      	movs	r1, r2
   17afa:	0018      	movs	r0, r3
   17afc:	4b0a      	ldr	r3, [pc, #40]	; (17b28 <i2c_read_request_callback+0x60>)
   17afe:	4798      	blx	r3
	NEW_REMOTE_DATA = false;
   17b00:	4b0a      	ldr	r3, [pc, #40]	; (17b2c <i2c_read_request_callback+0x64>)
   17b02:	2200      	movs	r2, #0
   17b04:	701a      	strb	r2, [r3, #0]

	GET_LIMITS = 0;
   17b06:	4b05      	ldr	r3, [pc, #20]	; (17b1c <i2c_read_request_callback+0x54>)
   17b08:	2200      	movs	r2, #0
   17b0a:	701a      	strb	r2, [r3, #0]
}
   17b0c:	46c0      	nop			; (mov r8, r8)
   17b0e:	46bd      	mov	sp, r7
   17b10:	b002      	add	sp, #8
   17b12:	bd80      	pop	{r7, pc}
   17b14:	200000f9 	.word	0x200000f9
   17b18:	20000ec0 	.word	0x20000ec0
   17b1c:	200000e2 	.word	0x200000e2
   17b20:	20000464 	.word	0x20000464
   17b24:	2000045c 	.word	0x2000045c
   17b28:	00004787 	.word	0x00004787
   17b2c:	200003e9 	.word	0x200003e9

00017b30 <configure_i2c_slave_callbacks>:


void configure_i2c_slave_callbacks(void)
{
   17b30:	b580      	push	{r7, lr}
   17b32:	af00      	add	r7, sp, #0
	/* Register and enable callback functions */
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_request_callback, I2C_SLAVE_CALLBACK_READ_REQUEST);
   17b34:	490c      	ldr	r1, [pc, #48]	; (17b68 <configure_i2c_slave_callbacks+0x38>)
   17b36:	4b0d      	ldr	r3, [pc, #52]	; (17b6c <configure_i2c_slave_callbacks+0x3c>)
   17b38:	2202      	movs	r2, #2
   17b3a:	0018      	movs	r0, r3
   17b3c:	4b0c      	ldr	r3, [pc, #48]	; (17b70 <configure_i2c_slave_callbacks+0x40>)
   17b3e:	4798      	blx	r3
	i2c_slave_enable_callback(&i2c_slave_instance, I2C_SLAVE_CALLBACK_READ_REQUEST);
   17b40:	4b0a      	ldr	r3, [pc, #40]	; (17b6c <configure_i2c_slave_callbacks+0x3c>)
   17b42:	2102      	movs	r1, #2
   17b44:	0018      	movs	r0, r3
   17b46:	4b0b      	ldr	r3, [pc, #44]	; (17b74 <configure_i2c_slave_callbacks+0x44>)
   17b48:	4798      	blx	r3

	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_request_callback, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
   17b4a:	490b      	ldr	r1, [pc, #44]	; (17b78 <configure_i2c_slave_callbacks+0x48>)
   17b4c:	4b07      	ldr	r3, [pc, #28]	; (17b6c <configure_i2c_slave_callbacks+0x3c>)
   17b4e:	2203      	movs	r2, #3
   17b50:	0018      	movs	r0, r3
   17b52:	4b07      	ldr	r3, [pc, #28]	; (17b70 <configure_i2c_slave_callbacks+0x40>)
   17b54:	4798      	blx	r3
	i2c_slave_enable_callback(&i2c_slave_instance, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
   17b56:	4b05      	ldr	r3, [pc, #20]	; (17b6c <configure_i2c_slave_callbacks+0x3c>)
   17b58:	2103      	movs	r1, #3
   17b5a:	0018      	movs	r0, r3
   17b5c:	4b05      	ldr	r3, [pc, #20]	; (17b74 <configure_i2c_slave_callbacks+0x44>)
   17b5e:	4798      	blx	r3
}
   17b60:	46c0      	nop			; (mov r8, r8)
   17b62:	46bd      	mov	sp, r7
   17b64:	bd80      	pop	{r7, pc}
   17b66:	46c0      	nop			; (mov r8, r8)
   17b68:	00017ac9 	.word	0x00017ac9
   17b6c:	20001b3c 	.word	0x20001b3c
   17b70:	000046f1 	.word	0x000046f1
   17b74:	00009b15 	.word	0x00009b15
   17b78:	000177cd 	.word	0x000177cd

00017b7c <configure_eeprom>:

void configure_eeprom(void)
{
   17b7c:	b590      	push	{r4, r7, lr}
   17b7e:	b083      	sub	sp, #12
   17b80:	af00      	add	r7, sp, #0
	/* Setup EEPROM emulator service */
	enum status_code error_code = eeprom_emulator_init();
   17b82:	1dfc      	adds	r4, r7, #7
   17b84:	4b0a      	ldr	r3, [pc, #40]	; (17bb0 <configure_eeprom+0x34>)
   17b86:	4798      	blx	r3
   17b88:	0003      	movs	r3, r0
   17b8a:	7023      	strb	r3, [r4, #0]
	if (error_code == STATUS_ERR_NO_MEMORY) {
   17b8c:	1dfb      	adds	r3, r7, #7
   17b8e:	781b      	ldrb	r3, [r3, #0]
   17b90:	2b16      	cmp	r3, #22
   17b92:	d100      	bne.n	17b96 <configure_eeprom+0x1a>
		while (true) {
   17b94:	e7fe      	b.n	17b94 <configure_eeprom+0x18>
			/* No EEPROM section has been set in the device's fuses */
		}
	}
	else if (error_code != STATUS_OK) {
   17b96:	1dfb      	adds	r3, r7, #7
   17b98:	781b      	ldrb	r3, [r3, #0]
   17b9a:	2b00      	cmp	r3, #0
   17b9c:	d003      	beq.n	17ba6 <configure_eeprom+0x2a>
		/* Erase the emulated EEPROM memory (assume it is unformatted or
		 * irrecoverably corrupt) */
		eeprom_emulator_erase_memory();
   17b9e:	4b05      	ldr	r3, [pc, #20]	; (17bb4 <configure_eeprom+0x38>)
   17ba0:	4798      	blx	r3
		eeprom_emulator_init();
   17ba2:	4b03      	ldr	r3, [pc, #12]	; (17bb0 <configure_eeprom+0x34>)
   17ba4:	4798      	blx	r3
	}
}
   17ba6:	46c0      	nop			; (mov r8, r8)
   17ba8:	46bd      	mov	sp, r7
   17baa:	b003      	add	sp, #12
   17bac:	bd90      	pop	{r4, r7, pc}
   17bae:	46c0      	nop			; (mov r8, r8)
   17bb0:	000090e9 	.word	0x000090e9
   17bb4:	000091d1 	.word	0x000091d1

00017bb8 <main>:
	PM->APBCMASK.bit.SERCOM0_ = 1;                         // enable SERCOM0 interface
}


int main (void)
{
   17bb8:	b590      	push	{r4, r7, lr}
   17bba:	b087      	sub	sp, #28
   17bbc:	af00      	add	r7, sp, #0
	system_init();
   17bbe:	4bb9      	ldr	r3, [pc, #740]	; (17ea4 <main+0x2ec>)
   17bc0:	4798      	blx	r3
	//clockInit();
	configure_tc(); // Configure millis timer
   17bc2:	4bb9      	ldr	r3, [pc, #740]	; (17ea8 <main+0x2f0>)
   17bc4:	4798      	blx	r3
	
	// Configure Devices
	configure_ADC();
   17bc6:	4bb9      	ldr	r3, [pc, #740]	; (17eac <main+0x2f4>)
   17bc8:	4798      	blx	r3

	configure_eeprom();
   17bca:	4bb9      	ldr	r3, [pc, #740]	; (17eb0 <main+0x2f8>)
   17bcc:	4798      	blx	r3
	restore_led_data();
   17bce:	4bb9      	ldr	r3, [pc, #740]	; (17eb4 <main+0x2fc>)
   17bd0:	4798      	blx	r3
	restore_orientation_controls_remote_esc_lights();
   17bd2:	4bb9      	ldr	r3, [pc, #740]	; (17eb8 <main+0x300>)
   17bd4:	4798      	blx	r3
	
	// Configure The button input pin and interrupt handlers for pulse width measurement
	configure_port_pins();
   17bd6:	4bb9      	ldr	r3, [pc, #740]	; (17ebc <main+0x304>)
   17bd8:	4798      	blx	r3
	configure_pw_tc();
   17bda:	4bb9      	ldr	r3, [pc, #740]	; (17ec0 <main+0x308>)
   17bdc:	4798      	blx	r3
	config_eic();    // Configure the external interruption
   17bde:	4bb9      	ldr	r3, [pc, #740]	; (17ec4 <main+0x30c>)
   17be0:	4798      	blx	r3
	config_evsys();  // Configure the event system
   17be2:	4bb9      	ldr	r3, [pc, #740]	; (17ec8 <main+0x310>)
   17be4:	4798      	blx	r3
	config_gpio();   // Configure the dedicated pin
   17be6:	4bb9      	ldr	r3, [pc, #740]	; (17ecc <main+0x314>)
   17be8:	4798      	blx	r3
	
	configure_LED_PWM();
   17bea:	4bb9      	ldr	r3, [pc, #740]	; (17ed0 <main+0x318>)
   17bec:	4798      	blx	r3
	if(RGB_led_type == RGB_DIGITAL_APA102){
   17bee:	4bb9      	ldr	r3, [pc, #740]	; (17ed4 <main+0x31c>)
   17bf0:	781b      	ldrb	r3, [r3, #0]
   17bf2:	2b01      	cmp	r3, #1
   17bf4:	d109      	bne.n	17c0a <main+0x52>
		configure_APA_SPI();
   17bf6:	4bb8      	ldr	r3, [pc, #736]	; (17ed8 <main+0x320>)
   17bf8:	4798      	blx	r3
		set_left_gnd();
   17bfa:	4bb8      	ldr	r3, [pc, #736]	; (17edc <main+0x324>)
   17bfc:	4798      	blx	r3
		set_right_gnd();
   17bfe:	4bb8      	ldr	r3, [pc, #736]	; (17ee0 <main+0x328>)
   17c00:	4798      	blx	r3
		light_modes = DIGITAL_MODE_NUM;
   17c02:	4bb8      	ldr	r3, [pc, #736]	; (17ee4 <main+0x32c>)
   17c04:	2209      	movs	r2, #9
   17c06:	701a      	strb	r2, [r3, #0]
   17c08:	e022      	b.n	17c50 <main+0x98>
	} else if(RGB_led_type == RGB_ANALOG){
   17c0a:	4bb2      	ldr	r3, [pc, #712]	; (17ed4 <main+0x31c>)
   17c0c:	781b      	ldrb	r3, [r3, #0]
   17c0e:	2b00      	cmp	r3, #0
   17c10:	d103      	bne.n	17c1a <main+0x62>
		light_modes = ANALOG_MODE_NUM;
   17c12:	4bb4      	ldr	r3, [pc, #720]	; (17ee4 <main+0x32c>)
   17c14:	2209      	movs	r2, #9
   17c16:	701a      	strb	r2, [r3, #0]
   17c18:	e01a      	b.n	17c50 <main+0x98>
	} else {
		light_modes = 1;
   17c1a:	4bb2      	ldr	r3, [pc, #712]	; (17ee4 <main+0x32c>)
   17c1c:	2201      	movs	r2, #1
   17c1e:	701a      	strb	r2, [r3, #0]
		port_pin_set_output_level(PIN_PA07, false);
   17c20:	2100      	movs	r1, #0
   17c22:	2007      	movs	r0, #7
   17c24:	4bb0      	ldr	r3, [pc, #704]	; (17ee8 <main+0x330>)
   17c26:	4798      	blx	r3
		port_pin_set_output_level(PIN_PA10, false);
   17c28:	2100      	movs	r1, #0
   17c2a:	200a      	movs	r0, #10
   17c2c:	4bae      	ldr	r3, [pc, #696]	; (17ee8 <main+0x330>)
   17c2e:	4798      	blx	r3
		port_pin_set_output_level(PIN_PA11, false);
   17c30:	2100      	movs	r1, #0
   17c32:	200b      	movs	r0, #11
   17c34:	4bac      	ldr	r3, [pc, #688]	; (17ee8 <main+0x330>)
   17c36:	4798      	blx	r3
		port_pin_set_output_level(PIN_PA13, false);
   17c38:	2100      	movs	r1, #0
   17c3a:	200d      	movs	r0, #13
   17c3c:	4baa      	ldr	r3, [pc, #680]	; (17ee8 <main+0x330>)
   17c3e:	4798      	blx	r3
		port_pin_set_output_level(PIN_PA14, false);
   17c40:	2100      	movs	r1, #0
   17c42:	200e      	movs	r0, #14
   17c44:	4ba8      	ldr	r3, [pc, #672]	; (17ee8 <main+0x330>)
   17c46:	4798      	blx	r3
		port_pin_set_output_level(PIN_PB11, false);
   17c48:	2100      	movs	r1, #0
   17c4a:	202b      	movs	r0, #43	; 0x2b
   17c4c:	4ba6      	ldr	r3, [pc, #664]	; (17ee8 <main+0x330>)
   17c4e:	4798      	blx	r3

	//ERROR_LEDs(ERROR_GREEN, LONG_ERROR);
#if  defined(HW_4v0) || defined(HW_4v1)
	port_pin_set_output_level(STAT_LED, true);
#endif
	configure_BLE_module();
   17c50:	4ba6      	ldr	r3, [pc, #664]	; (17eec <main+0x334>)
   17c52:	4798      	blx	r3
	initIMU();
   17c54:	4ba6      	ldr	r3, [pc, #664]	; (17ef0 <main+0x338>)
   17c56:	4798      	blx	r3
	restore_cal_data(true);
   17c58:	2001      	movs	r0, #1
   17c5a:	4ba6      	ldr	r3, [pc, #664]	; (17ef4 <main+0x33c>)
   17c5c:	4798      	blx	r3
	if(!beginIMU()){ERROR_LEDs(ERROR_RED, LONG_ERROR);}
   17c5e:	4ba6      	ldr	r3, [pc, #664]	; (17ef8 <main+0x340>)
   17c60:	4798      	blx	r3
   17c62:	1e03      	subs	r3, r0, #0
   17c64:	d103      	bne.n	17c6e <main+0xb6>
   17c66:	2101      	movs	r1, #1
   17c68:	2000      	movs	r0, #0
   17c6a:	4ba4      	ldr	r3, [pc, #656]	; (17efc <main+0x344>)
   17c6c:	4798      	blx	r3
#if  defined(HW_4v0) || defined(HW_4v1)
	port_pin_set_output_level(STAT_LED, false);
#endif

	initKalman(0.1, 0.1, 0.5);
   17c6e:	22fc      	movs	r2, #252	; 0xfc
   17c70:	0592      	lsls	r2, r2, #22
   17c72:	49a3      	ldr	r1, [pc, #652]	; (17f00 <main+0x348>)
   17c74:	4ba2      	ldr	r3, [pc, #648]	; (17f00 <main+0x348>)
   17c76:	1c18      	adds	r0, r3, #0
   17c78:	4ba2      	ldr	r3, [pc, #648]	; (17f04 <main+0x34c>)
   17c7a:	4798      	blx	r3
	setConstBases();
   17c7c:	4ba2      	ldr	r3, [pc, #648]	; (17f08 <main+0x350>)
   17c7e:	4798      	blx	r3

	if(esc_comms == COMMS_I2C){
   17c80:	4ba2      	ldr	r3, [pc, #648]	; (17f0c <main+0x354>)
   17c82:	781b      	ldrb	r3, [r3, #0]
   17c84:	2b01      	cmp	r3, #1
   17c86:	d103      	bne.n	17c90 <main+0xd8>
		configure_i2c_slave();
   17c88:	4ba1      	ldr	r3, [pc, #644]	; (17f10 <main+0x358>)
   17c8a:	4798      	blx	r3
		configure_i2c_slave_callbacks();
   17c8c:	4ba1      	ldr	r3, [pc, #644]	; (17f14 <main+0x35c>)
   17c8e:	4798      	blx	r3
	
	//ERROR_LEDs(ERROR_BLUE, SHORT_ERROR); // Uncomment for testing SAM-BA and LED output functionality
	
	////////////////////////////////////////////

	configured_comms = esc_comms;
   17c90:	4b9e      	ldr	r3, [pc, #632]	; (17f0c <main+0x354>)
   17c92:	781a      	ldrb	r2, [r3, #0]
   17c94:	4ba0      	ldr	r3, [pc, #640]	; (17f18 <main+0x360>)
   17c96:	701a      	strb	r2, [r3, #0]
	configured_RGB_led_type = RGB_led_type;
   17c98:	4b8e      	ldr	r3, [pc, #568]	; (17ed4 <main+0x31c>)
   17c9a:	781a      	ldrb	r2, [r3, #0]
   17c9c:	4b9f      	ldr	r3, [pc, #636]	; (17f1c <main+0x364>)
   17c9e:	701a      	strb	r2, [r3, #0]
	current_led_num = led_num;
   17ca0:	4b9f      	ldr	r3, [pc, #636]	; (17f20 <main+0x368>)
   17ca2:	781a      	ldrb	r2, [r3, #0]
   17ca4:	4b9f      	ldr	r3, [pc, #636]	; (17f24 <main+0x36c>)
   17ca6:	701a      	strb	r2, [r3, #0]

	memset(AXaverage, 0, ACCELXYsamples);
   17ca8:	4b9f      	ldr	r3, [pc, #636]	; (17f28 <main+0x370>)
   17caa:	2264      	movs	r2, #100	; 0x64
   17cac:	2100      	movs	r1, #0
   17cae:	0018      	movs	r0, r3
   17cb0:	4b9e      	ldr	r3, [pc, #632]	; (17f2c <main+0x374>)
   17cb2:	4798      	blx	r3
	memset(AYaverage, 0, ACCELXYsamples);
   17cb4:	4b9e      	ldr	r3, [pc, #632]	; (17f30 <main+0x378>)
   17cb6:	2264      	movs	r2, #100	; 0x64
   17cb8:	2100      	movs	r1, #0
   17cba:	0018      	movs	r0, r3
   17cbc:	4b9b      	ldr	r3, [pc, #620]	; (17f2c <main+0x374>)
   17cbe:	4798      	blx	r3
	memset(AZaverage, 0, ACCELZsamples);
   17cc0:	4b9c      	ldr	r3, [pc, #624]	; (17f34 <main+0x37c>)
   17cc2:	2296      	movs	r2, #150	; 0x96
   17cc4:	2100      	movs	r1, #0
   17cc6:	0018      	movs	r0, r3
   17cc8:	4b98      	ldr	r3, [pc, #608]	; (17f2c <main+0x374>)
   17cca:	4798      	blx	r3

	memset(I2C_slave_read_buffer, 0, SLAVE_READ_DATA_LENGTH);
   17ccc:	4b9a      	ldr	r3, [pc, #616]	; (17f38 <main+0x380>)
   17cce:	221e      	movs	r2, #30
   17cd0:	2100      	movs	r1, #0
   17cd2:	0018      	movs	r0, r3
   17cd4:	4b95      	ldr	r3, [pc, #596]	; (17f2c <main+0x374>)
   17cd6:	4798      	blx	r3
	memset(I2C_slave_write_buffer, 0, SLAVE_WRITE_DATA_LENGTH);
   17cd8:	4b98      	ldr	r3, [pc, #608]	; (17f3c <main+0x384>)
   17cda:	2203      	movs	r2, #3
   17cdc:	2100      	movs	r1, #0
   17cde:	0018      	movs	r0, r3
   17ce0:	4b92      	ldr	r3, [pc, #584]	; (17f2c <main+0x374>)
   17ce2:	4798      	blx	r3
	
	memset(ble_write_buffer, 0, BLE_WRITE_BUF_SIZE);
   17ce4:	4b96      	ldr	r3, [pc, #600]	; (17f40 <main+0x388>)
   17ce6:	222c      	movs	r2, #44	; 0x2c
   17ce8:	2100      	movs	r1, #0
   17cea:	0018      	movs	r0, r3
   17cec:	4b8f      	ldr	r3, [pc, #572]	; (17f2c <main+0x374>)
   17cee:	4798      	blx	r3

	// Initialize local variables used in main
	VescRemoteX = VescRemoteY = 128;
   17cf0:	4b94      	ldr	r3, [pc, #592]	; (17f44 <main+0x38c>)
   17cf2:	2280      	movs	r2, #128	; 0x80
   17cf4:	701a      	strb	r2, [r3, #0]
   17cf6:	4b93      	ldr	r3, [pc, #588]	; (17f44 <main+0x38c>)
   17cf8:	781a      	ldrb	r2, [r3, #0]
   17cfa:	4b93      	ldr	r3, [pc, #588]	; (17f48 <main+0x390>)
   17cfc:	701a      	strb	r2, [r3, #0]

	int BLE_TX_INDEX = 0;
   17cfe:	2300      	movs	r3, #0
   17d00:	617b      	str	r3, [r7, #20]
	uint16_t BLE_TX_DELAY = 15;
   17d02:	2310      	movs	r3, #16
   17d04:	18fb      	adds	r3, r7, r3
   17d06:	220f      	movs	r2, #15
   17d08:	801a      	strh	r2, [r3, #0]
	uint32_t BLE_TX_TIME = 0;
   17d0a:	2300      	movs	r3, #0
   17d0c:	607b      	str	r3, [r7, #4]
	//uint32_t BLE_DUMMY_TIME = 0;

	mcconf_limits.max_erpm = 1000000;
   17d0e:	4b8f      	ldr	r3, [pc, #572]	; (17f4c <main+0x394>)
   17d10:	4a8f      	ldr	r2, [pc, #572]	; (17f50 <main+0x398>)
   17d12:	619a      	str	r2, [r3, #24]
	mcconf_limits.min_erpm = -1000000;
   17d14:	4b8d      	ldr	r3, [pc, #564]	; (17f4c <main+0x394>)
   17d16:	4a8f      	ldr	r2, [pc, #572]	; (17f54 <main+0x39c>)
   17d18:	615a      	str	r2, [r3, #20]

	////////////////////////////////////////////
	LIGHTS_ON = DEFAULT_STATE;
   17d1a:	4b8f      	ldr	r3, [pc, #572]	; (17f58 <main+0x3a0>)
   17d1c:	781b      	ldrb	r3, [r3, #0]
   17d1e:	001a      	movs	r2, r3
   17d20:	4b8e      	ldr	r3, [pc, #568]	; (17f5c <main+0x3a4>)
   17d22:	701a      	strb	r2, [r3, #0]
	AUTO_DETECT_ESC = true; // hardcode the ESC UART detection to ensure protection. This is temporary until decision is made to keep or remove option to disable protection.
   17d24:	4b8e      	ldr	r3, [pc, #568]	; (17f60 <main+0x3a8>)
   17d26:	2201      	movs	r2, #1
   17d28:	701a      	strb	r2, [r3, #0]
	LIGHTS_ON = true;
	HEADLIGHTS = true;
	//ERROR_LEDs(ERROR_RED, SHORT_ERROR);
	//testLEDs();
#endif
uint32_t periodic_message_timer = 0;
   17d2a:	2300      	movs	r3, #0
   17d2c:	60fb      	str	r3, [r7, #12]
			send_ttl_info(message);
			periodic_message_timer = millis();
		}*/

		// Reset the module if PA15 is pulled low
		if(port_pin_get_input_level(BOOT_BTN)==false)
   17d2e:	200f      	movs	r0, #15
   17d30:	4b8c      	ldr	r3, [pc, #560]	; (17f64 <main+0x3ac>)
   17d32:	4798      	blx	r3
   17d34:	0003      	movs	r3, r0
   17d36:	001a      	movs	r2, r3
   17d38:	2301      	movs	r3, #1
   17d3a:	4053      	eors	r3, r2
   17d3c:	b2db      	uxtb	r3, r3
   17d3e:	2b00      	cmp	r3, #0
   17d40:	d001      	beq.n	17d46 <main+0x18e>
			NVIC_SystemReset();
   17d42:	4b89      	ldr	r3, [pc, #548]	; (17f68 <main+0x3b0>)
   17d44:	4798      	blx	r3

		// Handle BLE Communication
		read_ble_packet(); // Blocks when BLE is not configured
   17d46:	4b89      	ldr	r3, [pc, #548]	; (17f6c <main+0x3b4>)
   17d48:	4798      	blx	r3

		if(configured_comms != esc_comms)
   17d4a:	4b73      	ldr	r3, [pc, #460]	; (17f18 <main+0x360>)
   17d4c:	781a      	ldrb	r2, [r3, #0]
   17d4e:	4b6f      	ldr	r3, [pc, #444]	; (17f0c <main+0x354>)
   17d50:	781b      	ldrb	r3, [r3, #0]
   17d52:	429a      	cmp	r2, r3
   17d54:	d003      	beq.n	17d5e <main+0x1a6>
		{
			// TODO: Deconfigure old comms and configure new comms
			ERROR_LEDs(ERROR_YELLOW, PERMINENT_ERROR);
   17d56:	2102      	movs	r1, #2
   17d58:	2004      	movs	r0, #4
   17d5a:	4b68      	ldr	r3, [pc, #416]	; (17efc <main+0x344>)
   17d5c:	4798      	blx	r3
		}

		if((configured_RGB_led_type == RGB_DIGITAL_APA102 || configured_RGB_led_type == RGB_DIGITAL_APA102) && current_led_num != led_num){
   17d5e:	4b6f      	ldr	r3, [pc, #444]	; (17f1c <main+0x364>)
   17d60:	781b      	ldrb	r3, [r3, #0]
   17d62:	2b01      	cmp	r3, #1
   17d64:	d003      	beq.n	17d6e <main+0x1b6>
   17d66:	4b6d      	ldr	r3, [pc, #436]	; (17f1c <main+0x364>)
   17d68:	781b      	ldrb	r3, [r3, #0]
   17d6a:	2b01      	cmp	r3, #1
   17d6c:	d164      	bne.n	17e38 <main+0x280>
   17d6e:	4b6d      	ldr	r3, [pc, #436]	; (17f24 <main+0x36c>)
   17d70:	781a      	ldrb	r2, [r3, #0]
   17d72:	4b6b      	ldr	r3, [pc, #428]	; (17f20 <main+0x368>)
   17d74:	781b      	ldrb	r3, [r3, #0]
   17d76:	429a      	cmp	r2, r3
   17d78:	d05e      	beq.n	17e38 <main+0x280>
			for(uint16_t i = 0; i < MAX_LEDCOUNT; i++)
   17d7a:	2312      	movs	r3, #18
   17d7c:	18fb      	adds	r3, r7, r3
   17d7e:	2200      	movs	r2, #0
   17d80:	801a      	strh	r2, [r3, #0]
   17d82:	e04a      	b.n	17e1a <main+0x262>
			{
				L_SPI_send_buf[(i*4)+4] = R_SPI_send_buf[(i*4)+4] = (0b11100000 | 0);
   17d84:	2312      	movs	r3, #18
   17d86:	18fb      	adds	r3, r7, r3
   17d88:	881b      	ldrh	r3, [r3, #0]
   17d8a:	3301      	adds	r3, #1
   17d8c:	009a      	lsls	r2, r3, #2
   17d8e:	2312      	movs	r3, #18
   17d90:	18fb      	adds	r3, r7, r3
   17d92:	881b      	ldrh	r3, [r3, #0]
   17d94:	3301      	adds	r3, #1
   17d96:	009b      	lsls	r3, r3, #2
   17d98:	4975      	ldr	r1, [pc, #468]	; (17f70 <main+0x3b8>)
   17d9a:	20e0      	movs	r0, #224	; 0xe0
   17d9c:	54c8      	strb	r0, [r1, r3]
   17d9e:	4974      	ldr	r1, [pc, #464]	; (17f70 <main+0x3b8>)
   17da0:	5cc9      	ldrb	r1, [r1, r3]
   17da2:	4b74      	ldr	r3, [pc, #464]	; (17f74 <main+0x3bc>)
   17da4:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+5] = R_SPI_send_buf[(i*4)+5] = 0;
   17da6:	2312      	movs	r3, #18
   17da8:	18fb      	adds	r3, r7, r3
   17daa:	881b      	ldrh	r3, [r3, #0]
   17dac:	009b      	lsls	r3, r3, #2
   17dae:	1d5a      	adds	r2, r3, #5
   17db0:	2312      	movs	r3, #18
   17db2:	18fb      	adds	r3, r7, r3
   17db4:	881b      	ldrh	r3, [r3, #0]
   17db6:	009b      	lsls	r3, r3, #2
   17db8:	3305      	adds	r3, #5
   17dba:	496d      	ldr	r1, [pc, #436]	; (17f70 <main+0x3b8>)
   17dbc:	2000      	movs	r0, #0
   17dbe:	54c8      	strb	r0, [r1, r3]
   17dc0:	496b      	ldr	r1, [pc, #428]	; (17f70 <main+0x3b8>)
   17dc2:	5cc9      	ldrb	r1, [r1, r3]
   17dc4:	4b6b      	ldr	r3, [pc, #428]	; (17f74 <main+0x3bc>)
   17dc6:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+6] = R_SPI_send_buf[(i*4)+6] = 0;
   17dc8:	2312      	movs	r3, #18
   17dca:	18fb      	adds	r3, r7, r3
   17dcc:	881b      	ldrh	r3, [r3, #0]
   17dce:	009b      	lsls	r3, r3, #2
   17dd0:	1d9a      	adds	r2, r3, #6
   17dd2:	2312      	movs	r3, #18
   17dd4:	18fb      	adds	r3, r7, r3
   17dd6:	881b      	ldrh	r3, [r3, #0]
   17dd8:	009b      	lsls	r3, r3, #2
   17dda:	3306      	adds	r3, #6
   17ddc:	4964      	ldr	r1, [pc, #400]	; (17f70 <main+0x3b8>)
   17dde:	2000      	movs	r0, #0
   17de0:	54c8      	strb	r0, [r1, r3]
   17de2:	4963      	ldr	r1, [pc, #396]	; (17f70 <main+0x3b8>)
   17de4:	5cc9      	ldrb	r1, [r1, r3]
   17de6:	4b63      	ldr	r3, [pc, #396]	; (17f74 <main+0x3bc>)
   17de8:	5499      	strb	r1, [r3, r2]
				L_SPI_send_buf[(i*4)+7] = R_SPI_send_buf[(i*4)+7] = 0;
   17dea:	2312      	movs	r3, #18
   17dec:	18fb      	adds	r3, r7, r3
   17dee:	881b      	ldrh	r3, [r3, #0]
   17df0:	009b      	lsls	r3, r3, #2
   17df2:	1dda      	adds	r2, r3, #7
   17df4:	2312      	movs	r3, #18
   17df6:	18fb      	adds	r3, r7, r3
   17df8:	881b      	ldrh	r3, [r3, #0]
   17dfa:	009b      	lsls	r3, r3, #2
   17dfc:	3307      	adds	r3, #7
   17dfe:	495c      	ldr	r1, [pc, #368]	; (17f70 <main+0x3b8>)
   17e00:	2000      	movs	r0, #0
   17e02:	54c8      	strb	r0, [r1, r3]
   17e04:	495a      	ldr	r1, [pc, #360]	; (17f70 <main+0x3b8>)
   17e06:	5cc9      	ldrb	r1, [r1, r3]
   17e08:	4b5a      	ldr	r3, [pc, #360]	; (17f74 <main+0x3bc>)
   17e0a:	5499      	strb	r1, [r3, r2]
			for(uint16_t i = 0; i < MAX_LEDCOUNT; i++)
   17e0c:	2312      	movs	r3, #18
   17e0e:	18fb      	adds	r3, r7, r3
   17e10:	881a      	ldrh	r2, [r3, #0]
   17e12:	2312      	movs	r3, #18
   17e14:	18fb      	adds	r3, r7, r3
   17e16:	3201      	adds	r2, #1
   17e18:	801a      	strh	r2, [r3, #0]
   17e1a:	2312      	movs	r3, #18
   17e1c:	18fb      	adds	r3, r7, r3
   17e1e:	881b      	ldrh	r3, [r3, #0]
   17e20:	2b47      	cmp	r3, #71	; 0x47
   17e22:	d9af      	bls.n	17d84 <main+0x1cc>
			}
			L_digital_write(MAX_LEDCOUNT);
   17e24:	2048      	movs	r0, #72	; 0x48
   17e26:	4b54      	ldr	r3, [pc, #336]	; (17f78 <main+0x3c0>)
   17e28:	4798      	blx	r3
			R_digital_write(MAX_LEDCOUNT);
   17e2a:	2048      	movs	r0, #72	; 0x48
   17e2c:	4b53      	ldr	r3, [pc, #332]	; (17f7c <main+0x3c4>)
   17e2e:	4798      	blx	r3
			current_led_num = led_num;
   17e30:	4b3b      	ldr	r3, [pc, #236]	; (17f20 <main+0x368>)
   17e32:	781a      	ldrb	r2, [r3, #0]
   17e34:	4b3b      	ldr	r3, [pc, #236]	; (17f24 <main+0x36c>)
   17e36:	701a      	strb	r2, [r3, #0]
		}

		
		////////////////////////////   Communicate with ESC   /////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(esc_comms == COMMS_UART){
   17e38:	4b34      	ldr	r3, [pc, #208]	; (17f0c <main+0x354>)
   17e3a:	781b      	ldrb	r3, [r3, #0]
   17e3c:	2b02      	cmp	r3, #2
   17e3e:	d000      	beq.n	17e42 <main+0x28a>
   17e40:	e0b7      	b.n	17fb2 <main+0x3fa>
			if(ESC_UART_DETECTED || !AUTO_DETECT_ESC){
   17e42:	4b4f      	ldr	r3, [pc, #316]	; (17f80 <main+0x3c8>)
   17e44:	781b      	ldrb	r3, [r3, #0]
   17e46:	2b00      	cmp	r3, #0
   17e48:	d106      	bne.n	17e58 <main+0x2a0>
   17e4a:	4b45      	ldr	r3, [pc, #276]	; (17f60 <main+0x3a8>)
   17e4c:	781b      	ldrb	r3, [r3, #0]
   17e4e:	2201      	movs	r2, #1
   17e50:	4053      	eors	r3, r2
   17e52:	b2db      	uxtb	r3, r3
   17e54:	2b00      	cmp	r3, #0
   17e56:	d021      	beq.n	17e9c <main+0x2e4>
				if(ESC_UART_CONFIGED){
   17e58:	4b4a      	ldr	r3, [pc, #296]	; (17f84 <main+0x3cc>)
   17e5a:	781b      	ldrb	r3, [r3, #0]
   17e5c:	2b00      	cmp	r3, #0
   17e5e:	d01a      	beq.n	17e96 <main+0x2de>
					read_vesc_packet();
   17e60:	4b49      	ldr	r3, [pc, #292]	; (17f88 <main+0x3d0>)
   17e62:	4798      	blx	r3
					if(ESC_FW_READ){
   17e64:	4b49      	ldr	r3, [pc, #292]	; (17f8c <main+0x3d4>)
   17e66:	781b      	ldrb	r3, [r3, #0]
   17e68:	2b00      	cmp	r3, #0
   17e6a:	d011      	beq.n	17e90 <main+0x2d8>
						if(GET_LIMITS) {
   17e6c:	4b48      	ldr	r3, [pc, #288]	; (17f90 <main+0x3d8>)
   17e6e:	781b      	ldrb	r3, [r3, #0]
   17e70:	2b00      	cmp	r3, #0
   17e72:	d002      	beq.n	17e7a <main+0x2c2>
							vesc_get_mcconf();
   17e74:	4b47      	ldr	r3, [pc, #284]	; (17f94 <main+0x3dc>)
   17e76:	4798      	blx	r3
				if(ESC_UART_CONFIGED){
   17e78:	e09a      	b.n	17fb0 <main+0x3f8>
							} else if(SEND_CONTINUOUS){
   17e7a:	4b47      	ldr	r3, [pc, #284]	; (17f98 <main+0x3e0>)
   17e7c:	781b      	ldrb	r3, [r3, #0]
   17e7e:	2b00      	cmp	r3, #0
   17e80:	d100      	bne.n	17e84 <main+0x2cc>
   17e82:	e095      	b.n	17fb0 <main+0x3f8>
							READ_VESC_VALS = true;
   17e84:	4b45      	ldr	r3, [pc, #276]	; (17f9c <main+0x3e4>)
   17e86:	2201      	movs	r2, #1
   17e88:	701a      	strb	r2, [r3, #0]
							vesc_read_all();
   17e8a:	4b45      	ldr	r3, [pc, #276]	; (17fa0 <main+0x3e8>)
   17e8c:	4798      	blx	r3
				if(ESC_UART_CONFIGED){
   17e8e:	e08f      	b.n	17fb0 <main+0x3f8>
						}
						} else{
						detect_vesc_firmware();
   17e90:	4b44      	ldr	r3, [pc, #272]	; (17fa4 <main+0x3ec>)
   17e92:	4798      	blx	r3
				if(ESC_UART_CONFIGED){
   17e94:	e08c      	b.n	17fb0 <main+0x3f8>
					}
					} else{
					detect_esc_baud_pins();
   17e96:	4b44      	ldr	r3, [pc, #272]	; (17fa8 <main+0x3f0>)
   17e98:	4798      	blx	r3
				if(ESC_UART_CONFIGED){
   17e9a:	e089      	b.n	17fb0 <main+0x3f8>
				}
			} else{
				detect_esc_uart_connected();
   17e9c:	4b43      	ldr	r3, [pc, #268]	; (17fac <main+0x3f4>)
   17e9e:	4798      	blx	r3
   17ea0:	e087      	b.n	17fb2 <main+0x3fa>
   17ea2:	46c0      	nop			; (mov r8, r8)
   17ea4:	0000892d 	.word	0x0000892d
   17ea8:	00009f0d 	.word	0x00009f0d
   17eac:	000175e9 	.word	0x000175e9
   17eb0:	00017b7d 	.word	0x00017b7d
   17eb4:	000142c5 	.word	0x000142c5
   17eb8:	00014e75 	.word	0x00014e75
   17ebc:	00017679 	.word	0x00017679
   17ec0:	00015159 	.word	0x00015159
   17ec4:	0001529d 	.word	0x0001529d
   17ec8:	00015315 	.word	0x00015315
   17ecc:	00015499 	.word	0x00015499
   17ed0:	0000a28d 	.word	0x0000a28d
   17ed4:	20001ad4 	.word	0x20001ad4
   17ed8:	00009ff5 	.word	0x00009ff5
   17edc:	0000a17d 	.word	0x0000a17d
   17ee0:	0000a195 	.word	0x0000a195
   17ee4:	2000003c 	.word	0x2000003c
   17ee8:	00009815 	.word	0x00009815
   17eec:	00015ed1 	.word	0x00015ed1
   17ef0:	0000f5c1 	.word	0x0000f5c1
   17ef4:	00014ac5 	.word	0x00014ac5
   17ef8:	0000f725 	.word	0x0000f725
   17efc:	0000a789 	.word	0x0000a789
   17f00:	3dcccccd 	.word	0x3dcccccd
   17f04:	00011935 	.word	0x00011935
   17f08:	0000a6e1 	.word	0x0000a6e1
   17f0c:	200003cf 	.word	0x200003cf
   17f10:	00017769 	.word	0x00017769
   17f14:	00017b31 	.word	0x00017b31
   17f18:	20000443 	.word	0x20000443
   17f1c:	200006f0 	.word	0x200006f0
   17f20:	200000e0 	.word	0x200000e0
   17f24:	200003c1 	.word	0x200003c1
   17f28:	20001190 	.word	0x20001190
   17f2c:	0001c9d7 	.word	0x0001c9d7
   17f30:	200010a8 	.word	0x200010a8
   17f34:	20000ec4 	.word	0x20000ec4
   17f38:	20000bcc 	.word	0x20000bcc
   17f3c:	20000ec0 	.word	0x20000ec0
   17f40:	20000e50 	.word	0x20000e50
   17f44:	200003e5 	.word	0x200003e5
   17f48:	200003e4 	.word	0x200003e4
   17f4c:	20001ad8 	.word	0x20001ad8
   17f50:	000f4240 	.word	0x000f4240
   17f54:	fff0bdc0 	.word	0xfff0bdc0
   17f58:	200003a3 	.word	0x200003a3
   17f5c:	200000d6 	.word	0x200000d6
   17f60:	20000100 	.word	0x20000100
   17f64:	000097d1 	.word	0x000097d1
   17f68:	00009531 	.word	0x00009531
   17f6c:	000173e1 	.word	0x000173e1
   17f70:	200005c8 	.word	0x200005c8
   17f74:	2000148c 	.word	0x2000148c
   17f78:	0000e671 	.word	0x0000e671
   17f7c:	0000e6a1 	.word	0x0000e6a1
   17f80:	20000441 	.word	0x20000441
   17f84:	20000440 	.word	0x20000440
   17f88:	00013af9 	.word	0x00013af9
   17f8c:	200003ce 	.word	0x200003ce
   17f90:	200000e2 	.word	0x200000e2
   17f94:	00012ecd 	.word	0x00012ecd
   17f98:	20000101 	.word	0x20000101
   17f9c:	2000043d 	.word	0x2000043d
   17fa0:	00013409 	.word	0x00013409
   17fa4:	000135cd 	.word	0x000135cd
   17fa8:	00013cd9 	.word	0x00013cd9
   17fac:	00013ec9 	.word	0x00013ec9
				if(ESC_UART_CONFIGED){
   17fb0:	46c0      	nop			; (mov r8, r8)
		}
		
		///////////////////////////////   Process Sensor data   //////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////

		readAccel(); // ~5ms combined
   17fb2:	4bd0      	ldr	r3, [pc, #832]	; (182f4 <main+0x73c>)
   17fb4:	4798      	blx	r3
		readGyro();
   17fb6:	4bd0      	ldr	r3, [pc, #832]	; (182f8 <main+0x740>)
   17fb8:	4798      	blx	r3
		readTemp();
   17fba:	4bd0      	ldr	r3, [pc, #832]	; (182fc <main+0x744>)
   17fbc:	4798      	blx	r3

		// All IMU measurements are corrected to orient power to front and connectors up
		CorrectIMUvalues(ORIENTATION[0], ORIENTATION[1]);
   17fbe:	4bd0      	ldr	r3, [pc, #832]	; (18300 <main+0x748>)
   17fc0:	781a      	ldrb	r2, [r3, #0]
   17fc2:	4bcf      	ldr	r3, [pc, #828]	; (18300 <main+0x748>)
   17fc4:	785b      	ldrb	r3, [r3, #1]
   17fc6:	0019      	movs	r1, r3
   17fc8:	0010      	movs	r0, r2
   17fca:	4bce      	ldr	r3, [pc, #824]	; (18304 <main+0x74c>)
   17fcc:	4798      	blx	r3

		if(abs(axKalman - cax) < 10000)
   17fce:	4bce      	ldr	r3, [pc, #824]	; (18308 <main+0x750>)
   17fd0:	681c      	ldr	r4, [r3, #0]
   17fd2:	4bce      	ldr	r3, [pc, #824]	; (1830c <main+0x754>)
   17fd4:	2200      	movs	r2, #0
   17fd6:	5e9a      	ldrsh	r2, [r3, r2]
   17fd8:	4bcd      	ldr	r3, [pc, #820]	; (18310 <main+0x758>)
   17fda:	0010      	movs	r0, r2
   17fdc:	4798      	blx	r3
   17fde:	1c02      	adds	r2, r0, #0
   17fe0:	4bcc      	ldr	r3, [pc, #816]	; (18314 <main+0x75c>)
   17fe2:	1c11      	adds	r1, r2, #0
   17fe4:	1c20      	adds	r0, r4, #0
   17fe6:	4798      	blx	r3
   17fe8:	1c03      	adds	r3, r0, #0
   17fea:	1c1a      	adds	r2, r3, #0
   17fec:	4bca      	ldr	r3, [pc, #808]	; (18318 <main+0x760>)
   17fee:	1c10      	adds	r0, r2, #0
   17ff0:	4798      	blx	r3
   17ff2:	0002      	movs	r2, r0
   17ff4:	4bc9      	ldr	r3, [pc, #804]	; (1831c <main+0x764>)
   17ff6:	429a      	cmp	r2, r3
   17ff8:	db29      	blt.n	1804e <main+0x496>
   17ffa:	4bc3      	ldr	r3, [pc, #780]	; (18308 <main+0x750>)
   17ffc:	681c      	ldr	r4, [r3, #0]
   17ffe:	4bc3      	ldr	r3, [pc, #780]	; (1830c <main+0x754>)
   18000:	2200      	movs	r2, #0
   18002:	5e9a      	ldrsh	r2, [r3, r2]
   18004:	4bc2      	ldr	r3, [pc, #776]	; (18310 <main+0x758>)
   18006:	0010      	movs	r0, r2
   18008:	4798      	blx	r3
   1800a:	1c02      	adds	r2, r0, #0
   1800c:	4bc1      	ldr	r3, [pc, #772]	; (18314 <main+0x75c>)
   1800e:	1c11      	adds	r1, r2, #0
   18010:	1c20      	adds	r0, r4, #0
   18012:	4798      	blx	r3
   18014:	1c03      	adds	r3, r0, #0
   18016:	1c1a      	adds	r2, r3, #0
   18018:	4bbf      	ldr	r3, [pc, #764]	; (18318 <main+0x760>)
   1801a:	1c10      	adds	r0, r2, #0
   1801c:	4798      	blx	r3
   1801e:	0002      	movs	r2, r0
   18020:	4bbf      	ldr	r3, [pc, #764]	; (18320 <main+0x768>)
   18022:	429a      	cmp	r2, r3
   18024:	dc13      	bgt.n	1804e <main+0x496>
		{
			avgAX = averageAX();
   18026:	4bbf      	ldr	r3, [pc, #764]	; (18324 <main+0x76c>)
   18028:	4798      	blx	r3
   1802a:	0003      	movs	r3, r0
   1802c:	001a      	movs	r2, r3
   1802e:	4bbe      	ldr	r3, [pc, #760]	; (18328 <main+0x770>)
   18030:	801a      	strh	r2, [r3, #0]
			axKalman = updateKalman(avgAX, ax_kalman);
   18032:	4bbd      	ldr	r3, [pc, #756]	; (18328 <main+0x770>)
   18034:	2200      	movs	r2, #0
   18036:	5e9a      	ldrsh	r2, [r3, r2]
   18038:	4bb5      	ldr	r3, [pc, #724]	; (18310 <main+0x758>)
   1803a:	0010      	movs	r0, r2
   1803c:	4798      	blx	r3
   1803e:	1c03      	adds	r3, r0, #0
   18040:	2100      	movs	r1, #0
   18042:	1c18      	adds	r0, r3, #0
   18044:	4bb9      	ldr	r3, [pc, #740]	; (1832c <main+0x774>)
   18046:	4798      	blx	r3
   18048:	1c02      	adds	r2, r0, #0
   1804a:	4baf      	ldr	r3, [pc, #700]	; (18308 <main+0x750>)
   1804c:	601a      	str	r2, [r3, #0]
		}
		avgAY = averageAY();
   1804e:	4bb8      	ldr	r3, [pc, #736]	; (18330 <main+0x778>)
   18050:	4798      	blx	r3
   18052:	0003      	movs	r3, r0
   18054:	001a      	movs	r2, r3
   18056:	4bb7      	ldr	r3, [pc, #732]	; (18334 <main+0x77c>)
   18058:	801a      	strh	r2, [r3, #0]
		avgAZ = averageAZ();
   1805a:	4bb7      	ldr	r3, [pc, #732]	; (18338 <main+0x780>)
   1805c:	4798      	blx	r3
   1805e:	0003      	movs	r3, r0
   18060:	001a      	movs	r2, r3
   18062:	4bb6      	ldr	r3, [pc, #728]	; (1833c <main+0x784>)
   18064:	801a      	strh	r2, [r3, #0]
		ayKalman = updateKalman(avgAY, ay_kalman);
   18066:	4bb3      	ldr	r3, [pc, #716]	; (18334 <main+0x77c>)
   18068:	2200      	movs	r2, #0
   1806a:	5e9a      	ldrsh	r2, [r3, r2]
   1806c:	4ba8      	ldr	r3, [pc, #672]	; (18310 <main+0x758>)
   1806e:	0010      	movs	r0, r2
   18070:	4798      	blx	r3
   18072:	1c03      	adds	r3, r0, #0
   18074:	2101      	movs	r1, #1
   18076:	1c18      	adds	r0, r3, #0
   18078:	4bac      	ldr	r3, [pc, #688]	; (1832c <main+0x774>)
   1807a:	4798      	blx	r3
   1807c:	1c02      	adds	r2, r0, #0
   1807e:	4bb0      	ldr	r3, [pc, #704]	; (18340 <main+0x788>)
   18080:	601a      	str	r2, [r3, #0]
		azKalman = updateKalman(avgAZ, az_kalman);
   18082:	4bae      	ldr	r3, [pc, #696]	; (1833c <main+0x784>)
   18084:	2200      	movs	r2, #0
   18086:	5e9a      	ldrsh	r2, [r3, r2]
   18088:	4ba1      	ldr	r3, [pc, #644]	; (18310 <main+0x758>)
   1808a:	0010      	movs	r0, r2
   1808c:	4798      	blx	r3
   1808e:	1c03      	adds	r3, r0, #0
   18090:	2102      	movs	r1, #2
   18092:	1c18      	adds	r0, r3, #0
   18094:	4ba5      	ldr	r3, [pc, #660]	; (1832c <main+0x774>)
   18096:	4798      	blx	r3
   18098:	1c02      	adds	r2, r0, #0
   1809a:	4baa      	ldr	r3, [pc, #680]	; (18344 <main+0x78c>)
   1809c:	601a      	str	r2, [r3, #0]
		
		avgGX = averageGX();
   1809e:	4baa      	ldr	r3, [pc, #680]	; (18348 <main+0x790>)
   180a0:	4798      	blx	r3
   180a2:	1c02      	adds	r2, r0, #0
   180a4:	4ba9      	ldr	r3, [pc, #676]	; (1834c <main+0x794>)
   180a6:	601a      	str	r2, [r3, #0]
		avgGY = averageGY();
   180a8:	4ba9      	ldr	r3, [pc, #676]	; (18350 <main+0x798>)
   180aa:	4798      	blx	r3
   180ac:	1c02      	adds	r2, r0, #0
   180ae:	4ba9      	ldr	r3, [pc, #676]	; (18354 <main+0x79c>)
   180b0:	601a      	str	r2, [r3, #0]
		avgGZ = averageGZ();
   180b2:	4ba9      	ldr	r3, [pc, #676]	; (18358 <main+0x7a0>)
   180b4:	4798      	blx	r3
   180b6:	1c02      	adds	r2, r0, #0
   180b8:	4ba8      	ldr	r3, [pc, #672]	; (1835c <main+0x7a4>)
   180ba:	601a      	str	r2, [r3, #0]
		// TODO: Re-implement gyro kalman
		gxKalman = avgGX;
   180bc:	4ba3      	ldr	r3, [pc, #652]	; (1834c <main+0x794>)
   180be:	681a      	ldr	r2, [r3, #0]
   180c0:	4ba7      	ldr	r3, [pc, #668]	; (18360 <main+0x7a8>)
   180c2:	601a      	str	r2, [r3, #0]
		gyKalman = avgGY;
   180c4:	4ba3      	ldr	r3, [pc, #652]	; (18354 <main+0x79c>)
   180c6:	681a      	ldr	r2, [r3, #0]
   180c8:	4ba6      	ldr	r3, [pc, #664]	; (18364 <main+0x7ac>)
   180ca:	601a      	str	r2, [r3, #0]
		gzKalman = avgGZ;
   180cc:	4ba3      	ldr	r3, [pc, #652]	; (1835c <main+0x7a4>)
   180ce:	681a      	ldr	r2, [r3, #0]
   180d0:	4ba5      	ldr	r3, [pc, #660]	; (18368 <main+0x7b0>)
   180d2:	601a      	str	r2, [r3, #0]
		
		update_kalman_limits();
   180d4:	4ba5      	ldr	r3, [pc, #660]	; (1836c <main+0x7b4>)
   180d6:	4798      	blx	r3
		calculate_heading();
   180d8:	4ba5      	ldr	r3, [pc, #660]	; (18370 <main+0x7b8>)
   180da:	4798      	blx	r3
		
		getLightSens(&light_sens);
   180dc:	4ba5      	ldr	r3, [pc, #660]	; (18374 <main+0x7bc>)
   180de:	0018      	movs	r0, r3
   180e0:	4ba5      	ldr	r3, [pc, #660]	; (18378 <main+0x7c0>)
   180e2:	4798      	blx	r3
		light_sens = updateKalman(light_sens, light_kalman);
   180e4:	4ba3      	ldr	r3, [pc, #652]	; (18374 <main+0x7bc>)
   180e6:	881a      	ldrh	r2, [r3, #0]
   180e8:	4ba4      	ldr	r3, [pc, #656]	; (1837c <main+0x7c4>)
   180ea:	0010      	movs	r0, r2
   180ec:	4798      	blx	r3
   180ee:	1c03      	adds	r3, r0, #0
   180f0:	2106      	movs	r1, #6
   180f2:	1c18      	adds	r0, r3, #0
   180f4:	4b8d      	ldr	r3, [pc, #564]	; (1832c <main+0x774>)
   180f6:	4798      	blx	r3
   180f8:	1c02      	adds	r2, r0, #0
   180fa:	4ba1      	ldr	r3, [pc, #644]	; (18380 <main+0x7c8>)
   180fc:	1c10      	adds	r0, r2, #0
   180fe:	4798      	blx	r3
   18100:	0003      	movs	r3, r0
   18102:	b29a      	uxth	r2, r3
   18104:	4b9b      	ldr	r3, [pc, #620]	; (18374 <main+0x7bc>)
   18106:	801a      	strh	r2, [r3, #0]
		
		//////////////////////////////   Send Realtime Data   /////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_CONTINUOUS && app_remote_check == 0 && check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY) && usart_get_job_status(&ble_usart, USART_TRANSCEIVER_TX) != STATUS_BUSY)
   18108:	4b9e      	ldr	r3, [pc, #632]	; (18384 <main+0x7cc>)
   1810a:	781b      	ldrb	r3, [r3, #0]
   1810c:	2b00      	cmp	r3, #0
   1810e:	d100      	bne.n	18112 <main+0x55a>
   18110:	e2f5      	b.n	186fe <main+0xb46>
   18112:	4b9d      	ldr	r3, [pc, #628]	; (18388 <main+0x7d0>)
   18114:	781b      	ldrb	r3, [r3, #0]
   18116:	2b00      	cmp	r3, #0
   18118:	d000      	beq.n	1811c <main+0x564>
   1811a:	e2f0      	b.n	186fe <main+0xb46>
   1811c:	2310      	movs	r3, #16
   1811e:	18fb      	adds	r3, r7, r3
   18120:	881a      	ldrh	r2, [r3, #0]
   18122:	1d3b      	adds	r3, r7, #4
   18124:	0011      	movs	r1, r2
   18126:	0018      	movs	r0, r3
   18128:	4b98      	ldr	r3, [pc, #608]	; (1838c <main+0x7d4>)
   1812a:	4798      	blx	r3
   1812c:	1e03      	subs	r3, r0, #0
   1812e:	d100      	bne.n	18132 <main+0x57a>
   18130:	e2e5      	b.n	186fe <main+0xb46>
   18132:	4b97      	ldr	r3, [pc, #604]	; (18390 <main+0x7d8>)
   18134:	2101      	movs	r1, #1
   18136:	0018      	movs	r0, r3
   18138:	4b96      	ldr	r3, [pc, #600]	; (18394 <main+0x7dc>)
   1813a:	4798      	blx	r3
   1813c:	0003      	movs	r3, r0
   1813e:	2b05      	cmp	r3, #5
   18140:	d100      	bne.n	18144 <main+0x58c>
   18142:	e2dc      	b.n	186fe <main+0xb46>
		{
#if  defined(HW_4v0) || defined(HW_4v1)
			port_pin_set_output_level(STAT_LED,true);
#endif
			switch(BLE_TX_INDEX){
   18144:	697b      	ldr	r3, [r7, #20]
   18146:	2b04      	cmp	r3, #4
   18148:	d900      	bls.n	1814c <main+0x594>
   1814a:	e2cc      	b.n	186e6 <main+0xb2e>
   1814c:	697b      	ldr	r3, [r7, #20]
   1814e:	009a      	lsls	r2, r3, #2
   18150:	4b91      	ldr	r3, [pc, #580]	; (18398 <main+0x7e0>)
   18152:	18d3      	adds	r3, r2, r3
   18154:	681b      	ldr	r3, [r3, #0]
   18156:	469f      	mov	pc, r3
				case 0:
					ble_write_buffer[0] = 0x11;
   18158:	4b90      	ldr	r3, [pc, #576]	; (1839c <main+0x7e4>)
   1815a:	2211      	movs	r2, #17
   1815c:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = latest_vesc_vals.avg_input_current & 0xFF;
   1815e:	4b90      	ldr	r3, [pc, #576]	; (183a0 <main+0x7e8>)
   18160:	689b      	ldr	r3, [r3, #8]
   18162:	b2da      	uxtb	r2, r3
   18164:	4b8d      	ldr	r3, [pc, #564]	; (1839c <main+0x7e4>)
   18166:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = (latest_vesc_vals.avg_input_current & 0xFF00) >> 8;
   18168:	4b8d      	ldr	r3, [pc, #564]	; (183a0 <main+0x7e8>)
   1816a:	689b      	ldr	r3, [r3, #8]
   1816c:	121b      	asrs	r3, r3, #8
   1816e:	b2da      	uxtb	r2, r3
   18170:	4b8a      	ldr	r3, [pc, #552]	; (1839c <main+0x7e4>)
   18172:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x12;
   18174:	4b89      	ldr	r3, [pc, #548]	; (1839c <main+0x7e4>)
   18176:	2212      	movs	r2, #18
   18178:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = latest_vesc_vals.INPUT_VOLTAGE;
   1817a:	4b89      	ldr	r3, [pc, #548]	; (183a0 <main+0x7e8>)
   1817c:	2214      	movs	r2, #20
   1817e:	5e9b      	ldrsh	r3, [r3, r2]
   18180:	b2da      	uxtb	r2, r3
   18182:	4b86      	ldr	r3, [pc, #536]	; (1839c <main+0x7e4>)
   18184:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = (latest_vesc_vals.INPUT_VOLTAGE & 0xFF00) >> 8;
   18186:	4b86      	ldr	r3, [pc, #536]	; (183a0 <main+0x7e8>)
   18188:	2214      	movs	r2, #20
   1818a:	5e9b      	ldrsh	r3, [r3, r2]
   1818c:	121b      	asrs	r3, r3, #8
   1818e:	b2da      	uxtb	r2, r3
   18190:	4b82      	ldr	r3, [pc, #520]	; (1839c <main+0x7e4>)
   18192:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = 0x13;
   18194:	4b81      	ldr	r3, [pc, #516]	; (1839c <main+0x7e4>)
   18196:	2213      	movs	r2, #19
   18198:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = latest_vesc_vals.avg_motor_current;
   1819a:	4b81      	ldr	r3, [pc, #516]	; (183a0 <main+0x7e8>)
   1819c:	685b      	ldr	r3, [r3, #4]
   1819e:	b2da      	uxtb	r2, r3
   181a0:	4b7e      	ldr	r3, [pc, #504]	; (1839c <main+0x7e4>)
   181a2:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = (latest_vesc_vals.avg_motor_current & 0xFF00) >> 8;
   181a4:	4b7e      	ldr	r3, [pc, #504]	; (183a0 <main+0x7e8>)
   181a6:	685b      	ldr	r3, [r3, #4]
   181a8:	121b      	asrs	r3, r3, #8
   181aa:	b2da      	uxtb	r2, r3
   181ac:	4b7b      	ldr	r3, [pc, #492]	; (1839c <main+0x7e4>)
   181ae:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = 0x14;
   181b0:	4b7a      	ldr	r3, [pc, #488]	; (1839c <main+0x7e4>)
   181b2:	2214      	movs	r2, #20
   181b4:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = latest_vesc_vals.temp_fet_filtered;
   181b6:	4b7a      	ldr	r3, [pc, #488]	; (183a0 <main+0x7e8>)
   181b8:	2200      	movs	r2, #0
   181ba:	5e9b      	ldrsh	r3, [r3, r2]
   181bc:	b2da      	uxtb	r2, r3
   181be:	4b77      	ldr	r3, [pc, #476]	; (1839c <main+0x7e4>)
   181c0:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (latest_vesc_vals.temp_fet_filtered & 0xFF00) >> 8;
   181c2:	4b77      	ldr	r3, [pc, #476]	; (183a0 <main+0x7e8>)
   181c4:	2200      	movs	r2, #0
   181c6:	5e9b      	ldrsh	r3, [r3, r2]
   181c8:	121b      	asrs	r3, r3, #8
   181ca:	b2da      	uxtb	r2, r3
   181cc:	4b73      	ldr	r3, [pc, #460]	; (1839c <main+0x7e4>)
   181ce:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x15;
   181d0:	4b72      	ldr	r3, [pc, #456]	; (1839c <main+0x7e4>)
   181d2:	2215      	movs	r2, #21
   181d4:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = latest_vesc_vals.duty_cycle;
   181d6:	4b72      	ldr	r3, [pc, #456]	; (183a0 <main+0x7e8>)
   181d8:	220c      	movs	r2, #12
   181da:	5e9b      	ldrsh	r3, [r3, r2]
   181dc:	b2da      	uxtb	r2, r3
   181de:	4b6f      	ldr	r3, [pc, #444]	; (1839c <main+0x7e4>)
   181e0:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (latest_vesc_vals.duty_cycle & 0xFF00) >> 8;
   181e2:	4b6f      	ldr	r3, [pc, #444]	; (183a0 <main+0x7e8>)
   181e4:	220c      	movs	r2, #12
   181e6:	5e9b      	ldrsh	r3, [r3, r2]
   181e8:	121b      	asrs	r3, r3, #8
   181ea:	b2da      	uxtb	r2, r3
   181ec:	4b6b      	ldr	r3, [pc, #428]	; (1839c <main+0x7e4>)
   181ee:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = 0x16;
   181f0:	4b6a      	ldr	r3, [pc, #424]	; (1839c <main+0x7e4>)
   181f2:	2216      	movs	r2, #22
   181f4:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = (latest_vesc_vals.rpm & 0xFF);
   181f6:	4b6a      	ldr	r3, [pc, #424]	; (183a0 <main+0x7e8>)
   181f8:	691b      	ldr	r3, [r3, #16]
   181fa:	b2da      	uxtb	r2, r3
   181fc:	4b67      	ldr	r3, [pc, #412]	; (1839c <main+0x7e4>)
   181fe:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = (latest_vesc_vals.rpm & 0xFF00) >> 8;
   18200:	4b67      	ldr	r3, [pc, #412]	; (183a0 <main+0x7e8>)
   18202:	691b      	ldr	r3, [r3, #16]
   18204:	121b      	asrs	r3, r3, #8
   18206:	b2da      	uxtb	r2, r3
   18208:	4b64      	ldr	r3, [pc, #400]	; (1839c <main+0x7e4>)
   1820a:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = (latest_vesc_vals.rpm & 0xFF0000) >> 16;
   1820c:	4b64      	ldr	r3, [pc, #400]	; (183a0 <main+0x7e8>)
   1820e:	691b      	ldr	r3, [r3, #16]
   18210:	141b      	asrs	r3, r3, #16
   18212:	b2da      	uxtb	r2, r3
   18214:	4b61      	ldr	r3, [pc, #388]	; (1839c <main+0x7e4>)
   18216:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 19);
   18218:	4960      	ldr	r1, [pc, #384]	; (1839c <main+0x7e4>)
   1821a:	4b5d      	ldr	r3, [pc, #372]	; (18390 <main+0x7d8>)
   1821c:	2213      	movs	r2, #19
   1821e:	0018      	movs	r0, r3
   18220:	4b60      	ldr	r3, [pc, #384]	; (183a4 <main+0x7ec>)
   18222:	4798      	blx	r3
					break;
   18224:	e25f      	b.n	186e6 <main+0xb2e>
				case 1:
					ble_write_buffer[0] = 0x17;
   18226:	4b5d      	ldr	r3, [pc, #372]	; (1839c <main+0x7e4>)
   18228:	2217      	movs	r2, #23
   1822a:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = (latest_vesc_vals.amp_hours & 0xFF);
   1822c:	4b5c      	ldr	r3, [pc, #368]	; (183a0 <main+0x7e8>)
   1822e:	699b      	ldr	r3, [r3, #24]
   18230:	b2da      	uxtb	r2, r3
   18232:	4b5a      	ldr	r3, [pc, #360]	; (1839c <main+0x7e4>)
   18234:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = (latest_vesc_vals.amp_hours & 0xFF00) >> 8;
   18236:	4b5a      	ldr	r3, [pc, #360]	; (183a0 <main+0x7e8>)
   18238:	699b      	ldr	r3, [r3, #24]
   1823a:	121b      	asrs	r3, r3, #8
   1823c:	b2da      	uxtb	r2, r3
   1823e:	4b57      	ldr	r3, [pc, #348]	; (1839c <main+0x7e4>)
   18240:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = (latest_vesc_vals.amp_hours & 0xFF0000) >> 16;
   18242:	4b57      	ldr	r3, [pc, #348]	; (183a0 <main+0x7e8>)
   18244:	699b      	ldr	r3, [r3, #24]
   18246:	141b      	asrs	r3, r3, #16
   18248:	b2da      	uxtb	r2, r3
   1824a:	4b54      	ldr	r3, [pc, #336]	; (1839c <main+0x7e4>)
   1824c:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = 0x18;
   1824e:	4b53      	ldr	r3, [pc, #332]	; (1839c <main+0x7e4>)
   18250:	2218      	movs	r2, #24
   18252:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = (latest_vesc_vals.amp_hours_charged & 0xFF);
   18254:	4b52      	ldr	r3, [pc, #328]	; (183a0 <main+0x7e8>)
   18256:	69db      	ldr	r3, [r3, #28]
   18258:	b2da      	uxtb	r2, r3
   1825a:	4b50      	ldr	r3, [pc, #320]	; (1839c <main+0x7e4>)
   1825c:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = (latest_vesc_vals.amp_hours_charged & 0xFF00) >> 8;
   1825e:	4b50      	ldr	r3, [pc, #320]	; (183a0 <main+0x7e8>)
   18260:	69db      	ldr	r3, [r3, #28]
   18262:	121b      	asrs	r3, r3, #8
   18264:	b2da      	uxtb	r2, r3
   18266:	4b4d      	ldr	r3, [pc, #308]	; (1839c <main+0x7e4>)
   18268:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = (latest_vesc_vals.amp_hours_charged & 0xFF0000) >> 16;
   1826a:	4b4d      	ldr	r3, [pc, #308]	; (183a0 <main+0x7e8>)
   1826c:	69db      	ldr	r3, [r3, #28]
   1826e:	141b      	asrs	r3, r3, #16
   18270:	b2da      	uxtb	r2, r3
   18272:	4b4a      	ldr	r3, [pc, #296]	; (1839c <main+0x7e4>)
   18274:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = 0x19;
   18276:	4b49      	ldr	r3, [pc, #292]	; (1839c <main+0x7e4>)
   18278:	2219      	movs	r2, #25
   1827a:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = (latest_vesc_vals.watt_hours & 0xFF);
   1827c:	4b48      	ldr	r3, [pc, #288]	; (183a0 <main+0x7e8>)
   1827e:	6a1b      	ldr	r3, [r3, #32]
   18280:	b2da      	uxtb	r2, r3
   18282:	4b46      	ldr	r3, [pc, #280]	; (1839c <main+0x7e4>)
   18284:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = (latest_vesc_vals.watt_hours & 0xFF00) >> 8;
   18286:	4b46      	ldr	r3, [pc, #280]	; (183a0 <main+0x7e8>)
   18288:	6a1b      	ldr	r3, [r3, #32]
   1828a:	121b      	asrs	r3, r3, #8
   1828c:	b2da      	uxtb	r2, r3
   1828e:	4b43      	ldr	r3, [pc, #268]	; (1839c <main+0x7e4>)
   18290:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (latest_vesc_vals.watt_hours & 0xFF0000) >> 16;
   18292:	4b43      	ldr	r3, [pc, #268]	; (183a0 <main+0x7e8>)
   18294:	6a1b      	ldr	r3, [r3, #32]
   18296:	141b      	asrs	r3, r3, #16
   18298:	b2da      	uxtb	r2, r3
   1829a:	4b40      	ldr	r3, [pc, #256]	; (1839c <main+0x7e4>)
   1829c:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x1A;
   1829e:	4b3f      	ldr	r3, [pc, #252]	; (1839c <main+0x7e4>)
   182a0:	221a      	movs	r2, #26
   182a2:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = (latest_vesc_vals.watt_hours_charged & 0xFF);
   182a4:	4b3e      	ldr	r3, [pc, #248]	; (183a0 <main+0x7e8>)
   182a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   182a8:	b2da      	uxtb	r2, r3
   182aa:	4b3c      	ldr	r3, [pc, #240]	; (1839c <main+0x7e4>)
   182ac:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (latest_vesc_vals.watt_hours_charged & 0xFF00) >> 8;
   182ae:	4b3c      	ldr	r3, [pc, #240]	; (183a0 <main+0x7e8>)
   182b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   182b2:	121b      	asrs	r3, r3, #8
   182b4:	b2da      	uxtb	r2, r3
   182b6:	4b39      	ldr	r3, [pc, #228]	; (1839c <main+0x7e4>)
   182b8:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = (latest_vesc_vals.watt_hours_charged & 0xFF0000) >> 16;
   182ba:	4b39      	ldr	r3, [pc, #228]	; (183a0 <main+0x7e8>)
   182bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   182be:	141b      	asrs	r3, r3, #16
   182c0:	b2da      	uxtb	r2, r3
   182c2:	4b36      	ldr	r3, [pc, #216]	; (1839c <main+0x7e4>)
   182c4:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = 0x1B;
   182c6:	4b35      	ldr	r3, [pc, #212]	; (1839c <main+0x7e4>)
   182c8:	221b      	movs	r2, #27
   182ca:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = latest_vesc_vals.fault;
   182cc:	4b34      	ldr	r3, [pc, #208]	; (183a0 <main+0x7e8>)
   182ce:	222c      	movs	r2, #44	; 0x2c
   182d0:	569b      	ldrsb	r3, [r3, r2]
   182d2:	b2da      	uxtb	r2, r3
   182d4:	4b31      	ldr	r3, [pc, #196]	; (1839c <main+0x7e4>)
   182d6:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = 0x21;
   182d8:	4b30      	ldr	r3, [pc, #192]	; (1839c <main+0x7e4>)
   182da:	2221      	movs	r2, #33	; 0x21
   182dc:	749a      	strb	r2, [r3, #18]
					ble_write_buffer[19] = remote_x;
   182de:	4b32      	ldr	r3, [pc, #200]	; (183a8 <main+0x7f0>)
   182e0:	781a      	ldrb	r2, [r3, #0]
   182e2:	4b2e      	ldr	r3, [pc, #184]	; (1839c <main+0x7e4>)
   182e4:	74da      	strb	r2, [r3, #19]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 20);
   182e6:	492d      	ldr	r1, [pc, #180]	; (1839c <main+0x7e4>)
   182e8:	4b29      	ldr	r3, [pc, #164]	; (18390 <main+0x7d8>)
   182ea:	2214      	movs	r2, #20
   182ec:	0018      	movs	r0, r3
   182ee:	4b2d      	ldr	r3, [pc, #180]	; (183a4 <main+0x7ec>)
   182f0:	4798      	blx	r3
					break;
   182f2:	e1f8      	b.n	186e6 <main+0xb2e>
   182f4:	0000fdf1 	.word	0x0000fdf1
   182f8:	0000ff7d 	.word	0x0000ff7d
   182fc:	0000febd 	.word	0x0000febd
   18300:	20000008 	.word	0x20000008
   18304:	000106cd 	.word	0x000106cd
   18308:	2000036c 	.word	0x2000036c
   1830c:	20000330 	.word	0x20000330
   18310:	0001ab1d 	.word	0x0001ab1d
   18314:	0001a7a5 	.word	0x0001a7a5
   18318:	0001aadd 	.word	0x0001aadd
   1831c:	ffffd8f1 	.word	0xffffd8f1
   18320:	0000270f 	.word	0x0000270f
   18324:	000115c9 	.word	0x000115c9
   18328:	20000358 	.word	0x20000358
   1832c:	00011a0d 	.word	0x00011a0d
   18330:	00011645 	.word	0x00011645
   18334:	2000035a 	.word	0x2000035a
   18338:	000116c1 	.word	0x000116c1
   1833c:	2000035c 	.word	0x2000035c
   18340:	20000370 	.word	0x20000370
   18344:	20000374 	.word	0x20000374
   18348:	0001173d 	.word	0x0001173d
   1834c:	20000360 	.word	0x20000360
   18350:	000117e5 	.word	0x000117e5
   18354:	20000364 	.word	0x20000364
   18358:	0001188d 	.word	0x0001188d
   1835c:	20000368 	.word	0x20000368
   18360:	20000378 	.word	0x20000378
   18364:	2000037c 	.word	0x2000037c
   18368:	20000380 	.word	0x20000380
   1836c:	00011429 	.word	0x00011429
   18370:	000112c1 	.word	0x000112c1
   18374:	2000033c 	.word	0x2000033c
   18378:	0000e011 	.word	0x0000e011
   1837c:	0001abbd 	.word	0x0001abbd
   18380:	00019df5 	.word	0x00019df5
   18384:	20000101 	.word	0x20000101
   18388:	20000464 	.word	0x20000464
   1838c:	00009fbd 	.word	0x00009fbd
   18390:	200006fc 	.word	0x200006fc
   18394:	000066ff 	.word	0x000066ff
   18398:	0001d3f4 	.word	0x0001d3f4
   1839c:	20000e50 	.word	0x20000e50
   183a0:	20000e7c 	.word	0x20000e7c
   183a4:	00006629 	.word	0x00006629
   183a8:	200003d4 	.word	0x200003d4
				case 2:
					ble_write_buffer[0] = 0x2E;
   183ac:	4bac      	ldr	r3, [pc, #688]	; (18660 <main+0xaa8>)
   183ae:	222e      	movs	r2, #46	; 0x2e
   183b0:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = ((uint16_t)(heading*10) & 0xFF); // Heading
   183b2:	4bac      	ldr	r3, [pc, #688]	; (18664 <main+0xaac>)
   183b4:	681a      	ldr	r2, [r3, #0]
   183b6:	4bac      	ldr	r3, [pc, #688]	; (18668 <main+0xab0>)
   183b8:	49ac      	ldr	r1, [pc, #688]	; (1866c <main+0xab4>)
   183ba:	1c10      	adds	r0, r2, #0
   183bc:	4798      	blx	r3
   183be:	1c03      	adds	r3, r0, #0
   183c0:	1c1a      	adds	r2, r3, #0
   183c2:	4bab      	ldr	r3, [pc, #684]	; (18670 <main+0xab8>)
   183c4:	1c10      	adds	r0, r2, #0
   183c6:	4798      	blx	r3
   183c8:	0003      	movs	r3, r0
   183ca:	b29b      	uxth	r3, r3
   183cc:	b2da      	uxtb	r2, r3
   183ce:	4ba4      	ldr	r3, [pc, #656]	; (18660 <main+0xaa8>)
   183d0:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = ((uint16_t)(heading*10) & 0xFF00) >> 8; // Heading
   183d2:	4ba4      	ldr	r3, [pc, #656]	; (18664 <main+0xaac>)
   183d4:	681a      	ldr	r2, [r3, #0]
   183d6:	4ba4      	ldr	r3, [pc, #656]	; (18668 <main+0xab0>)
   183d8:	49a4      	ldr	r1, [pc, #656]	; (1866c <main+0xab4>)
   183da:	1c10      	adds	r0, r2, #0
   183dc:	4798      	blx	r3
   183de:	1c03      	adds	r3, r0, #0
   183e0:	1c1a      	adds	r2, r3, #0
   183e2:	4ba3      	ldr	r3, [pc, #652]	; (18670 <main+0xab8>)
   183e4:	1c10      	adds	r0, r2, #0
   183e6:	4798      	blx	r3
   183e8:	0003      	movs	r3, r0
   183ea:	b29b      	uxth	r3, r3
   183ec:	0a1b      	lsrs	r3, r3, #8
   183ee:	b29b      	uxth	r3, r3
   183f0:	b2da      	uxtb	r2, r3
   183f2:	4b9b      	ldr	r3, [pc, #620]	; (18660 <main+0xaa8>)
   183f4:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x22;
   183f6:	4b9a      	ldr	r3, [pc, #616]	; (18660 <main+0xaa8>)
   183f8:	2222      	movs	r2, #34	; 0x22
   183fa:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = remote_y;
   183fc:	4b9d      	ldr	r3, [pc, #628]	; (18674 <main+0xabc>)
   183fe:	781a      	ldrb	r2, [r3, #0]
   18400:	4b97      	ldr	r3, [pc, #604]	; (18660 <main+0xaa8>)
   18402:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = 0x23;
   18404:	4b96      	ldr	r3, [pc, #600]	; (18660 <main+0xaa8>)
   18406:	2223      	movs	r2, #35	; 0x23
   18408:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = (remote_btn_state | (REMOTE_TYPE << 1));
   1840a:	4b9b      	ldr	r3, [pc, #620]	; (18678 <main+0xac0>)
   1840c:	781b      	ldrb	r3, [r3, #0]
   1840e:	005b      	lsls	r3, r3, #1
   18410:	b25a      	sxtb	r2, r3
   18412:	4b9a      	ldr	r3, [pc, #616]	; (1867c <main+0xac4>)
   18414:	781b      	ldrb	r3, [r3, #0]
   18416:	b25b      	sxtb	r3, r3
   18418:	4313      	orrs	r3, r2
   1841a:	b25b      	sxtb	r3, r3
   1841c:	b2da      	uxtb	r2, r3
   1841e:	4b90      	ldr	r3, [pc, #576]	; (18660 <main+0xaa8>)
   18420:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = 0x24;
   18422:	4b8f      	ldr	r3, [pc, #572]	; (18660 <main+0xaa8>)
   18424:	2224      	movs	r2, #36	; 0x24
   18426:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = ((uint16_t)axKalman & 0xFF); // Accel X
   18428:	4b95      	ldr	r3, [pc, #596]	; (18680 <main+0xac8>)
   1842a:	681a      	ldr	r2, [r3, #0]
   1842c:	4b90      	ldr	r3, [pc, #576]	; (18670 <main+0xab8>)
   1842e:	1c10      	adds	r0, r2, #0
   18430:	4798      	blx	r3
   18432:	0003      	movs	r3, r0
   18434:	b29b      	uxth	r3, r3
   18436:	b2da      	uxtb	r2, r3
   18438:	4b89      	ldr	r3, [pc, #548]	; (18660 <main+0xaa8>)
   1843a:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = ((uint16_t)axKalman & 0xFF00) >> 8; // Accel X
   1843c:	4b90      	ldr	r3, [pc, #576]	; (18680 <main+0xac8>)
   1843e:	681a      	ldr	r2, [r3, #0]
   18440:	4b8b      	ldr	r3, [pc, #556]	; (18670 <main+0xab8>)
   18442:	1c10      	adds	r0, r2, #0
   18444:	4798      	blx	r3
   18446:	0003      	movs	r3, r0
   18448:	b29b      	uxth	r3, r3
   1844a:	0a1b      	lsrs	r3, r3, #8
   1844c:	b29b      	uxth	r3, r3
   1844e:	b2da      	uxtb	r2, r3
   18450:	4b83      	ldr	r3, [pc, #524]	; (18660 <main+0xaa8>)
   18452:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = 0x25;
   18454:	4b82      	ldr	r3, [pc, #520]	; (18660 <main+0xaa8>)
   18456:	2225      	movs	r2, #37	; 0x25
   18458:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = ((uint16_t)ayKalman & 0xFF); // Accel Y
   1845a:	4b8a      	ldr	r3, [pc, #552]	; (18684 <main+0xacc>)
   1845c:	681a      	ldr	r2, [r3, #0]
   1845e:	4b84      	ldr	r3, [pc, #528]	; (18670 <main+0xab8>)
   18460:	1c10      	adds	r0, r2, #0
   18462:	4798      	blx	r3
   18464:	0003      	movs	r3, r0
   18466:	b29b      	uxth	r3, r3
   18468:	b2da      	uxtb	r2, r3
   1846a:	4b7d      	ldr	r3, [pc, #500]	; (18660 <main+0xaa8>)
   1846c:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = ((uint16_t)ayKalman & 0xFF00) >> 8; // Accel Y
   1846e:	4b85      	ldr	r3, [pc, #532]	; (18684 <main+0xacc>)
   18470:	681a      	ldr	r2, [r3, #0]
   18472:	4b7f      	ldr	r3, [pc, #508]	; (18670 <main+0xab8>)
   18474:	1c10      	adds	r0, r2, #0
   18476:	4798      	blx	r3
   18478:	0003      	movs	r3, r0
   1847a:	b29b      	uxth	r3, r3
   1847c:	0a1b      	lsrs	r3, r3, #8
   1847e:	b29b      	uxth	r3, r3
   18480:	b2da      	uxtb	r2, r3
   18482:	4b77      	ldr	r3, [pc, #476]	; (18660 <main+0xaa8>)
   18484:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = 0x26;
   18486:	4b76      	ldr	r3, [pc, #472]	; (18660 <main+0xaa8>)
   18488:	2226      	movs	r2, #38	; 0x26
   1848a:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = ((uint16_t)azKalman & 0xFF); // Accel Z
   1848c:	4b7e      	ldr	r3, [pc, #504]	; (18688 <main+0xad0>)
   1848e:	681a      	ldr	r2, [r3, #0]
   18490:	4b77      	ldr	r3, [pc, #476]	; (18670 <main+0xab8>)
   18492:	1c10      	adds	r0, r2, #0
   18494:	4798      	blx	r3
   18496:	0003      	movs	r3, r0
   18498:	b29b      	uxth	r3, r3
   1849a:	b2da      	uxtb	r2, r3
   1849c:	4b70      	ldr	r3, [pc, #448]	; (18660 <main+0xaa8>)
   1849e:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = ((uint16_t)azKalman & 0xFF00) >> 8; // Accel Z
   184a0:	4b79      	ldr	r3, [pc, #484]	; (18688 <main+0xad0>)
   184a2:	681a      	ldr	r2, [r3, #0]
   184a4:	4b72      	ldr	r3, [pc, #456]	; (18670 <main+0xab8>)
   184a6:	1c10      	adds	r0, r2, #0
   184a8:	4798      	blx	r3
   184aa:	0003      	movs	r3, r0
   184ac:	b29b      	uxth	r3, r3
   184ae:	0a1b      	lsrs	r3, r3, #8
   184b0:	b29b      	uxth	r3, r3
   184b2:	b2da      	uxtb	r2, r3
   184b4:	4b6a      	ldr	r3, [pc, #424]	; (18660 <main+0xaa8>)
   184b6:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = 0x27;
   184b8:	4b69      	ldr	r3, [pc, #420]	; (18660 <main+0xaa8>)
   184ba:	2227      	movs	r2, #39	; 0x27
   184bc:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = ((uint16_t)(gxKalman*10) & 0xFF); // Gyro X
   184be:	4b73      	ldr	r3, [pc, #460]	; (1868c <main+0xad4>)
   184c0:	681a      	ldr	r2, [r3, #0]
   184c2:	4b69      	ldr	r3, [pc, #420]	; (18668 <main+0xab0>)
   184c4:	4969      	ldr	r1, [pc, #420]	; (1866c <main+0xab4>)
   184c6:	1c10      	adds	r0, r2, #0
   184c8:	4798      	blx	r3
   184ca:	1c03      	adds	r3, r0, #0
   184cc:	1c1a      	adds	r2, r3, #0
   184ce:	4b68      	ldr	r3, [pc, #416]	; (18670 <main+0xab8>)
   184d0:	1c10      	adds	r0, r2, #0
   184d2:	4798      	blx	r3
   184d4:	0003      	movs	r3, r0
   184d6:	b29b      	uxth	r3, r3
   184d8:	b2da      	uxtb	r2, r3
   184da:	4b61      	ldr	r3, [pc, #388]	; (18660 <main+0xaa8>)
   184dc:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = ((uint16_t)(gxKalman*10) & 0xFF00) >> 8; // Gyro X
   184de:	4b6b      	ldr	r3, [pc, #428]	; (1868c <main+0xad4>)
   184e0:	681a      	ldr	r2, [r3, #0]
   184e2:	4b61      	ldr	r3, [pc, #388]	; (18668 <main+0xab0>)
   184e4:	4961      	ldr	r1, [pc, #388]	; (1866c <main+0xab4>)
   184e6:	1c10      	adds	r0, r2, #0
   184e8:	4798      	blx	r3
   184ea:	1c03      	adds	r3, r0, #0
   184ec:	1c1a      	adds	r2, r3, #0
   184ee:	4b60      	ldr	r3, [pc, #384]	; (18670 <main+0xab8>)
   184f0:	1c10      	adds	r0, r2, #0
   184f2:	4798      	blx	r3
   184f4:	0003      	movs	r3, r0
   184f6:	b29b      	uxth	r3, r3
   184f8:	0a1b      	lsrs	r3, r3, #8
   184fa:	b29b      	uxth	r3, r3
   184fc:	b2da      	uxtb	r2, r3
   184fe:	4b58      	ldr	r3, [pc, #352]	; (18660 <main+0xaa8>)
   18500:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 19);
   18502:	4957      	ldr	r1, [pc, #348]	; (18660 <main+0xaa8>)
   18504:	4b62      	ldr	r3, [pc, #392]	; (18690 <main+0xad8>)
   18506:	2213      	movs	r2, #19
   18508:	0018      	movs	r0, r3
   1850a:	4b62      	ldr	r3, [pc, #392]	; (18694 <main+0xadc>)
   1850c:	4798      	blx	r3
					break;
   1850e:	e0ea      	b.n	186e6 <main+0xb2e>
				case 3:
					ble_write_buffer[0] = 0x28;
   18510:	4b53      	ldr	r3, [pc, #332]	; (18660 <main+0xaa8>)
   18512:	2228      	movs	r2, #40	; 0x28
   18514:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = ((uint16_t)(gyKalman*10) & 0xFF); // Gyro Y
   18516:	4b60      	ldr	r3, [pc, #384]	; (18698 <main+0xae0>)
   18518:	681a      	ldr	r2, [r3, #0]
   1851a:	4b53      	ldr	r3, [pc, #332]	; (18668 <main+0xab0>)
   1851c:	4953      	ldr	r1, [pc, #332]	; (1866c <main+0xab4>)
   1851e:	1c10      	adds	r0, r2, #0
   18520:	4798      	blx	r3
   18522:	1c03      	adds	r3, r0, #0
   18524:	1c1a      	adds	r2, r3, #0
   18526:	4b52      	ldr	r3, [pc, #328]	; (18670 <main+0xab8>)
   18528:	1c10      	adds	r0, r2, #0
   1852a:	4798      	blx	r3
   1852c:	0003      	movs	r3, r0
   1852e:	b29b      	uxth	r3, r3
   18530:	b2da      	uxtb	r2, r3
   18532:	4b4b      	ldr	r3, [pc, #300]	; (18660 <main+0xaa8>)
   18534:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = ((uint16_t)(gyKalman*10) & 0xFF00) >> 8; // Gyro Y
   18536:	4b58      	ldr	r3, [pc, #352]	; (18698 <main+0xae0>)
   18538:	681a      	ldr	r2, [r3, #0]
   1853a:	4b4b      	ldr	r3, [pc, #300]	; (18668 <main+0xab0>)
   1853c:	494b      	ldr	r1, [pc, #300]	; (1866c <main+0xab4>)
   1853e:	1c10      	adds	r0, r2, #0
   18540:	4798      	blx	r3
   18542:	1c03      	adds	r3, r0, #0
   18544:	1c1a      	adds	r2, r3, #0
   18546:	4b4a      	ldr	r3, [pc, #296]	; (18670 <main+0xab8>)
   18548:	1c10      	adds	r0, r2, #0
   1854a:	4798      	blx	r3
   1854c:	0003      	movs	r3, r0
   1854e:	b29b      	uxth	r3, r3
   18550:	0a1b      	lsrs	r3, r3, #8
   18552:	b29b      	uxth	r3, r3
   18554:	b2da      	uxtb	r2, r3
   18556:	4b42      	ldr	r3, [pc, #264]	; (18660 <main+0xaa8>)
   18558:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x29;
   1855a:	4b41      	ldr	r3, [pc, #260]	; (18660 <main+0xaa8>)
   1855c:	2229      	movs	r2, #41	; 0x29
   1855e:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = ((uint16_t)(gzKalman*10) & 0xFF); // Gyro Z
   18560:	4b4e      	ldr	r3, [pc, #312]	; (1869c <main+0xae4>)
   18562:	681a      	ldr	r2, [r3, #0]
   18564:	4b40      	ldr	r3, [pc, #256]	; (18668 <main+0xab0>)
   18566:	4941      	ldr	r1, [pc, #260]	; (1866c <main+0xab4>)
   18568:	1c10      	adds	r0, r2, #0
   1856a:	4798      	blx	r3
   1856c:	1c03      	adds	r3, r0, #0
   1856e:	1c1a      	adds	r2, r3, #0
   18570:	4b3f      	ldr	r3, [pc, #252]	; (18670 <main+0xab8>)
   18572:	1c10      	adds	r0, r2, #0
   18574:	4798      	blx	r3
   18576:	0003      	movs	r3, r0
   18578:	b29b      	uxth	r3, r3
   1857a:	b2da      	uxtb	r2, r3
   1857c:	4b38      	ldr	r3, [pc, #224]	; (18660 <main+0xaa8>)
   1857e:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = ((uint16_t)(gzKalman*10) & 0xFF00) >> 8; // Gyro Z
   18580:	4b46      	ldr	r3, [pc, #280]	; (1869c <main+0xae4>)
   18582:	681a      	ldr	r2, [r3, #0]
   18584:	4b38      	ldr	r3, [pc, #224]	; (18668 <main+0xab0>)
   18586:	4939      	ldr	r1, [pc, #228]	; (1866c <main+0xab4>)
   18588:	1c10      	adds	r0, r2, #0
   1858a:	4798      	blx	r3
   1858c:	1c03      	adds	r3, r0, #0
   1858e:	1c1a      	adds	r2, r3, #0
   18590:	4b37      	ldr	r3, [pc, #220]	; (18670 <main+0xab8>)
   18592:	1c10      	adds	r0, r2, #0
   18594:	4798      	blx	r3
   18596:	0003      	movs	r3, r0
   18598:	b29b      	uxth	r3, r3
   1859a:	0a1b      	lsrs	r3, r3, #8
   1859c:	b29b      	uxth	r3, r3
   1859e:	b2da      	uxtb	r2, r3
   185a0:	4b2f      	ldr	r3, [pc, #188]	; (18660 <main+0xaa8>)
   185a2:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = 0x2A;
   185a4:	4b2e      	ldr	r3, [pc, #184]	; (18660 <main+0xaa8>)
   185a6:	222a      	movs	r2, #42	; 0x2a
   185a8:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = ((mx) & 0xFF); // Compass X
   185aa:	4b3d      	ldr	r3, [pc, #244]	; (186a0 <main+0xae8>)
   185ac:	2200      	movs	r2, #0
   185ae:	5e9b      	ldrsh	r3, [r3, r2]
   185b0:	b2da      	uxtb	r2, r3
   185b2:	4b2b      	ldr	r3, [pc, #172]	; (18660 <main+0xaa8>)
   185b4:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = (mx & 0xFF00) >> 8; // Compass X
   185b6:	4b3a      	ldr	r3, [pc, #232]	; (186a0 <main+0xae8>)
   185b8:	2200      	movs	r2, #0
   185ba:	5e9b      	ldrsh	r3, [r3, r2]
   185bc:	121b      	asrs	r3, r3, #8
   185be:	b2da      	uxtb	r2, r3
   185c0:	4b27      	ldr	r3, [pc, #156]	; (18660 <main+0xaa8>)
   185c2:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = 0x2B;
   185c4:	4b26      	ldr	r3, [pc, #152]	; (18660 <main+0xaa8>)
   185c6:	222b      	movs	r2, #43	; 0x2b
   185c8:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = (my & 0xFF); // Compass Y
   185ca:	4b36      	ldr	r3, [pc, #216]	; (186a4 <main+0xaec>)
   185cc:	2200      	movs	r2, #0
   185ce:	5e9b      	ldrsh	r3, [r3, r2]
   185d0:	b2da      	uxtb	r2, r3
   185d2:	4b23      	ldr	r3, [pc, #140]	; (18660 <main+0xaa8>)
   185d4:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (my & 0xFF00) >> 8; // Compass Y
   185d6:	4b33      	ldr	r3, [pc, #204]	; (186a4 <main+0xaec>)
   185d8:	2200      	movs	r2, #0
   185da:	5e9b      	ldrsh	r3, [r3, r2]
   185dc:	121b      	asrs	r3, r3, #8
   185de:	b2da      	uxtb	r2, r3
   185e0:	4b1f      	ldr	r3, [pc, #124]	; (18660 <main+0xaa8>)
   185e2:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x2C;
   185e4:	4b1e      	ldr	r3, [pc, #120]	; (18660 <main+0xaa8>)
   185e6:	222c      	movs	r2, #44	; 0x2c
   185e8:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = (mz & 0xFF); // Compass Z
   185ea:	4b2f      	ldr	r3, [pc, #188]	; (186a8 <main+0xaf0>)
   185ec:	2200      	movs	r2, #0
   185ee:	5e9b      	ldrsh	r3, [r3, r2]
   185f0:	b2da      	uxtb	r2, r3
   185f2:	4b1b      	ldr	r3, [pc, #108]	; (18660 <main+0xaa8>)
   185f4:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (mz & 0xFF00) >> 8; // Compass Z
   185f6:	4b2c      	ldr	r3, [pc, #176]	; (186a8 <main+0xaf0>)
   185f8:	2200      	movs	r2, #0
   185fa:	5e9b      	ldrsh	r3, [r3, r2]
   185fc:	121b      	asrs	r3, r3, #8
   185fe:	b2da      	uxtb	r2, r3
   18600:	4b17      	ldr	r3, [pc, #92]	; (18660 <main+0xaa8>)
   18602:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = 0x2D;
   18604:	4b16      	ldr	r3, [pc, #88]	; (18660 <main+0xaa8>)
   18606:	222d      	movs	r2, #45	; 0x2d
   18608:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = ((int)(light_sens) & 0xFF); // Light Sensor
   1860a:	4b28      	ldr	r3, [pc, #160]	; (186ac <main+0xaf4>)
   1860c:	881b      	ldrh	r3, [r3, #0]
   1860e:	b2da      	uxtb	r2, r3
   18610:	4b13      	ldr	r3, [pc, #76]	; (18660 <main+0xaa8>)
   18612:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = ((int)(light_sens) & 0xFF00) >> 8; // Light Sensor
   18614:	4b25      	ldr	r3, [pc, #148]	; (186ac <main+0xaf4>)
   18616:	881b      	ldrh	r3, [r3, #0]
   18618:	0a1b      	lsrs	r3, r3, #8
   1861a:	b29b      	uxth	r3, r3
   1861c:	b2da      	uxtb	r2, r3
   1861e:	4b10      	ldr	r3, [pc, #64]	; (18660 <main+0xaa8>)
   18620:	745a      	strb	r2, [r3, #17]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 18);
   18622:	490f      	ldr	r1, [pc, #60]	; (18660 <main+0xaa8>)
   18624:	4b1a      	ldr	r3, [pc, #104]	; (18690 <main+0xad8>)
   18626:	2212      	movs	r2, #18
   18628:	0018      	movs	r0, r3
   1862a:	4b1a      	ldr	r3, [pc, #104]	; (18694 <main+0xadc>)
   1862c:	4798      	blx	r3
					break;
   1862e:	e05a      	b.n	186e6 <main+0xb2e>
				case 4:
					ble_write_buffer[0] = 0x2F;
   18630:	4b0b      	ldr	r3, [pc, #44]	; (18660 <main+0xaa8>)
   18632:	222f      	movs	r2, #47	; 0x2f
   18634:	701a      	strb	r2, [r3, #0]
					if(IS_LSM6DS3){
   18636:	4b1e      	ldr	r3, [pc, #120]	; (186b0 <main+0xaf8>)
   18638:	781b      	ldrb	r3, [r3, #0]
   1863a:	2b00      	cmp	r3, #0
   1863c:	d03c      	beq.n	186b8 <main+0xb00>
						ble_write_buffer[1] = ((temperature_raw*16) & 0xFF); // IMU Temperature
   1863e:	4b1d      	ldr	r3, [pc, #116]	; (186b4 <main+0xafc>)
   18640:	2200      	movs	r2, #0
   18642:	5e9b      	ldrsh	r3, [r3, r2]
   18644:	b2db      	uxtb	r3, r3
   18646:	011b      	lsls	r3, r3, #4
   18648:	b2da      	uxtb	r2, r3
   1864a:	4b05      	ldr	r3, [pc, #20]	; (18660 <main+0xaa8>)
   1864c:	705a      	strb	r2, [r3, #1]
						ble_write_buffer[2] = ((temperature_raw*16) & 0xFF00) >> 8; // IMU Temperature
   1864e:	4b19      	ldr	r3, [pc, #100]	; (186b4 <main+0xafc>)
   18650:	2200      	movs	r2, #0
   18652:	5e9b      	ldrsh	r3, [r3, r2]
   18654:	011b      	lsls	r3, r3, #4
   18656:	121b      	asrs	r3, r3, #8
   18658:	b2da      	uxtb	r2, r3
   1865a:	4b01      	ldr	r3, [pc, #4]	; (18660 <main+0xaa8>)
   1865c:	709a      	strb	r2, [r3, #2]
   1865e:	e038      	b.n	186d2 <main+0xb1a>
   18660:	20000e50 	.word	0x20000e50
   18664:	20000384 	.word	0x20000384
   18668:	0001a565 	.word	0x0001a565
   1866c:	41200000 	.word	0x41200000
   18670:	00019df5 	.word	0x00019df5
   18674:	200003d3 	.word	0x200003d3
   18678:	200000f8 	.word	0x200000f8
   1867c:	200003d5 	.word	0x200003d5
   18680:	2000036c 	.word	0x2000036c
   18684:	20000370 	.word	0x20000370
   18688:	20000374 	.word	0x20000374
   1868c:	20000378 	.word	0x20000378
   18690:	200006fc 	.word	0x200006fc
   18694:	00006629 	.word	0x00006629
   18698:	2000037c 	.word	0x2000037c
   1869c:	20000380 	.word	0x20000380
   186a0:	20000324 	.word	0x20000324
   186a4:	20000326 	.word	0x20000326
   186a8:	20000328 	.word	0x20000328
   186ac:	2000033c 	.word	0x2000033c
   186b0:	20000390 	.word	0x20000390
   186b4:	20000ebc 	.word	0x20000ebc
					} else {
						ble_write_buffer[1] = ((temperature_raw) & 0xFF); // IMU Temperature
   186b8:	4bf4      	ldr	r3, [pc, #976]	; (18a8c <main+0xed4>)
   186ba:	2200      	movs	r2, #0
   186bc:	5e9b      	ldrsh	r3, [r3, r2]
   186be:	b2da      	uxtb	r2, r3
   186c0:	4bf3      	ldr	r3, [pc, #972]	; (18a90 <main+0xed8>)
   186c2:	705a      	strb	r2, [r3, #1]
						ble_write_buffer[2] = ((temperature_raw) & 0xFF00) >> 8; // IMU Temperature
   186c4:	4bf1      	ldr	r3, [pc, #964]	; (18a8c <main+0xed4>)
   186c6:	2200      	movs	r2, #0
   186c8:	5e9b      	ldrsh	r3, [r3, r2]
   186ca:	121b      	asrs	r3, r3, #8
   186cc:	b2da      	uxtb	r2, r3
   186ce:	4bf0      	ldr	r3, [pc, #960]	; (18a90 <main+0xed8>)
   186d0:	709a      	strb	r2, [r3, #2]
					}
					ble_write_buffer[3] = 0xDE;
   186d2:	4bef      	ldr	r3, [pc, #956]	; (18a90 <main+0xed8>)
   186d4:	22de      	movs	r2, #222	; 0xde
   186d6:	70da      	strb	r2, [r3, #3]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 4);
   186d8:	49ed      	ldr	r1, [pc, #948]	; (18a90 <main+0xed8>)
   186da:	4bee      	ldr	r3, [pc, #952]	; (18a94 <main+0xedc>)
   186dc:	2204      	movs	r2, #4
   186de:	0018      	movs	r0, r3
   186e0:	4bed      	ldr	r3, [pc, #948]	; (18a98 <main+0xee0>)
   186e2:	4798      	blx	r3
					break;
   186e4:	46c0      	nop			; (mov r8, r8)
		}
#if  defined(HW_4v0) || defined(HW_4v1)
			port_pin_set_output_level(STAT_LED,false);
#endif
			BLE_TX_INDEX++;
   186e6:	697b      	ldr	r3, [r7, #20]
   186e8:	3301      	adds	r3, #1
   186ea:	617b      	str	r3, [r7, #20]
			if(BLE_TX_INDEX > 4)
   186ec:	697b      	ldr	r3, [r7, #20]
   186ee:	2b04      	cmp	r3, #4
   186f0:	dd01      	ble.n	186f6 <main+0xb3e>
				BLE_TX_INDEX = 0;
   186f2:	2300      	movs	r3, #0
   186f4:	617b      	str	r3, [r7, #20]

			BLE_TX_TIME = millis(); // Placed at end of transmit to provide accurate message timing
   186f6:	4be9      	ldr	r3, [pc, #932]	; (18a9c <main+0xee4>)
   186f8:	4798      	blx	r3
   186fa:	0003      	movs	r3, r0
   186fc:	607b      	str	r3, [r7, #4]
		}

		
		////////////////////////////   Handle Limits Request   ////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_LIMITS)
   186fe:	4be8      	ldr	r3, [pc, #928]	; (18aa0 <main+0xee8>)
   18700:	781b      	ldrb	r3, [r3, #0]
   18702:	2b00      	cmp	r3, #0
   18704:	d100      	bne.n	18708 <main+0xb50>
   18706:	e145      	b.n	18994 <main+0xddc>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   18708:	46c0      	nop			; (mov r8, r8)
   1870a:	2310      	movs	r3, #16
   1870c:	18fb      	adds	r3, r7, r3
   1870e:	881b      	ldrh	r3, [r3, #0]
   18710:	005b      	lsls	r3, r3, #1
   18712:	001a      	movs	r2, r3
   18714:	1d3b      	adds	r3, r7, #4
   18716:	0011      	movs	r1, r2
   18718:	0018      	movs	r0, r3
   1871a:	4be2      	ldr	r3, [pc, #904]	; (18aa4 <main+0xeec>)
   1871c:	4798      	blx	r3
   1871e:	0003      	movs	r3, r0
   18720:	001a      	movs	r2, r3
   18722:	2301      	movs	r3, #1
   18724:	4053      	eors	r3, r2
   18726:	b2db      	uxtb	r3, r3
   18728:	2b00      	cmp	r3, #0
   1872a:	d1ee      	bne.n	1870a <main+0xb52>
			BLE_TX_TIME = millis();
   1872c:	4bdb      	ldr	r3, [pc, #876]	; (18a9c <main+0xee4>)
   1872e:	4798      	blx	r3
   18730:	0003      	movs	r3, r0
   18732:	607b      	str	r3, [r7, #4]

			ble_write_buffer[0] = 0x41;
   18734:	4bd6      	ldr	r3, [pc, #856]	; (18a90 <main+0xed8>)
   18736:	2241      	movs	r2, #65	; 0x41
   18738:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.motor_current_max;
   1873a:	4bdb      	ldr	r3, [pc, #876]	; (18aa8 <main+0xef0>)
   1873c:	681b      	ldr	r3, [r3, #0]
   1873e:	b2da      	uxtb	r2, r3
   18740:	4bd3      	ldr	r3, [pc, #844]	; (18a90 <main+0xed8>)
   18742:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x42;
   18744:	4bd2      	ldr	r3, [pc, #840]	; (18a90 <main+0xed8>)
   18746:	2242      	movs	r2, #66	; 0x42
   18748:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.motor_current_min;
   1874a:	4bd7      	ldr	r3, [pc, #860]	; (18aa8 <main+0xef0>)
   1874c:	685b      	ldr	r3, [r3, #4]
   1874e:	b2da      	uxtb	r2, r3
   18750:	4bcf      	ldr	r3, [pc, #828]	; (18a90 <main+0xed8>)
   18752:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x43;
   18754:	4bce      	ldr	r3, [pc, #824]	; (18a90 <main+0xed8>)
   18756:	2243      	movs	r2, #67	; 0x43
   18758:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = mcconf_limits.input_current_max;
   1875a:	4bd3      	ldr	r3, [pc, #844]	; (18aa8 <main+0xef0>)
   1875c:	689b      	ldr	r3, [r3, #8]
   1875e:	b2da      	uxtb	r2, r3
   18760:	4bcb      	ldr	r3, [pc, #812]	; (18a90 <main+0xed8>)
   18762:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x44;
   18764:	4bca      	ldr	r3, [pc, #808]	; (18a90 <main+0xed8>)
   18766:	2244      	movs	r2, #68	; 0x44
   18768:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = mcconf_limits.input_current_min;
   1876a:	4bcf      	ldr	r3, [pc, #828]	; (18aa8 <main+0xef0>)
   1876c:	68db      	ldr	r3, [r3, #12]
   1876e:	b2da      	uxtb	r2, r3
   18770:	4bc7      	ldr	r3, [pc, #796]	; (18a90 <main+0xed8>)
   18772:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x45;
   18774:	4bc6      	ldr	r3, [pc, #792]	; (18a90 <main+0xed8>)
   18776:	2245      	movs	r2, #69	; 0x45
   18778:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.abs_current_max;
   1877a:	4bcb      	ldr	r3, [pc, #812]	; (18aa8 <main+0xef0>)
   1877c:	691b      	ldr	r3, [r3, #16]
   1877e:	b2da      	uxtb	r2, r3
   18780:	4bc3      	ldr	r3, [pc, #780]	; (18a90 <main+0xed8>)
   18782:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x46;
   18784:	4bc2      	ldr	r3, [pc, #776]	; (18a90 <main+0xed8>)
   18786:	2246      	movs	r2, #70	; 0x46
   18788:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = mcconf_limits.max_vin;
   1878a:	4bc7      	ldr	r3, [pc, #796]	; (18aa8 <main+0xef0>)
   1878c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1878e:	b2da      	uxtb	r2, r3
   18790:	4bbf      	ldr	r3, [pc, #764]	; (18a90 <main+0xed8>)
   18792:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   18794:	49be      	ldr	r1, [pc, #760]	; (18a90 <main+0xed8>)
   18796:	4bbf      	ldr	r3, [pc, #764]	; (18a94 <main+0xedc>)
   18798:	220c      	movs	r2, #12
   1879a:	0018      	movs	r0, r3
   1879c:	4bc3      	ldr	r3, [pc, #780]	; (18aac <main+0xef4>)
   1879e:	4798      	blx	r3
			
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   187a0:	46c0      	nop			; (mov r8, r8)
   187a2:	2310      	movs	r3, #16
   187a4:	18fb      	adds	r3, r7, r3
   187a6:	881b      	ldrh	r3, [r3, #0]
   187a8:	005b      	lsls	r3, r3, #1
   187aa:	001a      	movs	r2, r3
   187ac:	1d3b      	adds	r3, r7, #4
   187ae:	0011      	movs	r1, r2
   187b0:	0018      	movs	r0, r3
   187b2:	4bbc      	ldr	r3, [pc, #752]	; (18aa4 <main+0xeec>)
   187b4:	4798      	blx	r3
   187b6:	0003      	movs	r3, r0
   187b8:	001a      	movs	r2, r3
   187ba:	2301      	movs	r3, #1
   187bc:	4053      	eors	r3, r2
   187be:	b2db      	uxtb	r3, r3
   187c0:	2b00      	cmp	r3, #0
   187c2:	d1ee      	bne.n	187a2 <main+0xbea>
			BLE_TX_TIME = millis();
   187c4:	4bb5      	ldr	r3, [pc, #724]	; (18a9c <main+0xee4>)
   187c6:	4798      	blx	r3
   187c8:	0003      	movs	r3, r0
   187ca:	607b      	str	r3, [r7, #4]

			ble_write_buffer[0] = 0x48;
   187cc:	4bb0      	ldr	r3, [pc, #704]	; (18a90 <main+0xed8>)
   187ce:	2248      	movs	r2, #72	; 0x48
   187d0:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.battery_cut_start;
   187d2:	4bb5      	ldr	r3, [pc, #724]	; (18aa8 <main+0xef0>)
   187d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   187d6:	4bb6      	ldr	r3, [pc, #728]	; (18ab0 <main+0xef8>)
   187d8:	1c10      	adds	r0, r2, #0
   187da:	4798      	blx	r3
   187dc:	0003      	movs	r3, r0
   187de:	b2da      	uxtb	r2, r3
   187e0:	4bab      	ldr	r3, [pc, #684]	; (18a90 <main+0xed8>)
   187e2:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x49;
   187e4:	4baa      	ldr	r3, [pc, #680]	; (18a90 <main+0xed8>)
   187e6:	2249      	movs	r2, #73	; 0x49
   187e8:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.battery_cut_end;
   187ea:	4baf      	ldr	r3, [pc, #700]	; (18aa8 <main+0xef0>)
   187ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   187ee:	4bb0      	ldr	r3, [pc, #704]	; (18ab0 <main+0xef8>)
   187f0:	1c10      	adds	r0, r2, #0
   187f2:	4798      	blx	r3
   187f4:	0003      	movs	r3, r0
   187f6:	b2da      	uxtb	r2, r3
   187f8:	4ba5      	ldr	r3, [pc, #660]	; (18a90 <main+0xed8>)
   187fa:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x4A;
   187fc:	4ba4      	ldr	r3, [pc, #656]	; (18a90 <main+0xed8>)
   187fe:	224a      	movs	r2, #74	; 0x4a
   18800:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (mcconf_limits.max_erpm & 0xFF);
   18802:	4ba9      	ldr	r3, [pc, #676]	; (18aa8 <main+0xef0>)
   18804:	699b      	ldr	r3, [r3, #24]
   18806:	b2da      	uxtb	r2, r3
   18808:	4ba1      	ldr	r3, [pc, #644]	; (18a90 <main+0xed8>)
   1880a:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (mcconf_limits.max_erpm & 0xFF00) >> 8;
   1880c:	4ba6      	ldr	r3, [pc, #664]	; (18aa8 <main+0xef0>)
   1880e:	699b      	ldr	r3, [r3, #24]
   18810:	121b      	asrs	r3, r3, #8
   18812:	b2da      	uxtb	r2, r3
   18814:	4b9e      	ldr	r3, [pc, #632]	; (18a90 <main+0xed8>)
   18816:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (mcconf_limits.max_erpm & 0xFF0000) >> 16;
   18818:	4ba3      	ldr	r3, [pc, #652]	; (18aa8 <main+0xef0>)
   1881a:	699b      	ldr	r3, [r3, #24]
   1881c:	141b      	asrs	r3, r3, #16
   1881e:	b2da      	uxtb	r2, r3
   18820:	4b9b      	ldr	r3, [pc, #620]	; (18a90 <main+0xed8>)
   18822:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x4B;
   18824:	4b9a      	ldr	r3, [pc, #616]	; (18a90 <main+0xed8>)
   18826:	224b      	movs	r2, #75	; 0x4b
   18828:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (mcconf_limits.min_erpm & 0xFF);
   1882a:	4b9f      	ldr	r3, [pc, #636]	; (18aa8 <main+0xef0>)
   1882c:	695b      	ldr	r3, [r3, #20]
   1882e:	b2da      	uxtb	r2, r3
   18830:	4b97      	ldr	r3, [pc, #604]	; (18a90 <main+0xed8>)
   18832:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (mcconf_limits.min_erpm & 0xFF00) >> 8;
   18834:	4b9c      	ldr	r3, [pc, #624]	; (18aa8 <main+0xef0>)
   18836:	695b      	ldr	r3, [r3, #20]
   18838:	121b      	asrs	r3, r3, #8
   1883a:	b2da      	uxtb	r2, r3
   1883c:	4b94      	ldr	r3, [pc, #592]	; (18a90 <main+0xed8>)
   1883e:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (mcconf_limits.min_erpm & 0xFF0000) >> 16;
   18840:	4b99      	ldr	r3, [pc, #612]	; (18aa8 <main+0xef0>)
   18842:	695b      	ldr	r3, [r3, #20]
   18844:	141b      	asrs	r3, r3, #16
   18846:	b2da      	uxtb	r2, r3
   18848:	4b91      	ldr	r3, [pc, #580]	; (18a90 <main+0xed8>)
   1884a:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   1884c:	4990      	ldr	r1, [pc, #576]	; (18a90 <main+0xed8>)
   1884e:	4b91      	ldr	r3, [pc, #580]	; (18a94 <main+0xedc>)
   18850:	220c      	movs	r2, #12
   18852:	0018      	movs	r0, r3
   18854:	4b95      	ldr	r3, [pc, #596]	; (18aac <main+0xef4>)
   18856:	4798      	blx	r3
			
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   18858:	46c0      	nop			; (mov r8, r8)
   1885a:	2310      	movs	r3, #16
   1885c:	18fb      	adds	r3, r7, r3
   1885e:	881b      	ldrh	r3, [r3, #0]
   18860:	005b      	lsls	r3, r3, #1
   18862:	001a      	movs	r2, r3
   18864:	1d3b      	adds	r3, r7, #4
   18866:	0011      	movs	r1, r2
   18868:	0018      	movs	r0, r3
   1886a:	4b8e      	ldr	r3, [pc, #568]	; (18aa4 <main+0xeec>)
   1886c:	4798      	blx	r3
   1886e:	0003      	movs	r3, r0
   18870:	001a      	movs	r2, r3
   18872:	2301      	movs	r3, #1
   18874:	4053      	eors	r3, r2
   18876:	b2db      	uxtb	r3, r3
   18878:	2b00      	cmp	r3, #0
   1887a:	d1ee      	bne.n	1885a <main+0xca2>
			BLE_TX_TIME = millis();
   1887c:	4b87      	ldr	r3, [pc, #540]	; (18a9c <main+0xee4>)
   1887e:	4798      	blx	r3
   18880:	0003      	movs	r3, r0
   18882:	607b      	str	r3, [r7, #4]

			ble_write_buffer[0] = 0x4C;
   18884:	4b82      	ldr	r3, [pc, #520]	; (18a90 <main+0xed8>)
   18886:	224c      	movs	r2, #76	; 0x4c
   18888:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((mcconf_limits.max_erpm_fbrake) & 0xFF);
   1888a:	4b87      	ldr	r3, [pc, #540]	; (18aa8 <main+0xef0>)
   1888c:	69db      	ldr	r3, [r3, #28]
   1888e:	b2da      	uxtb	r2, r3
   18890:	4b7f      	ldr	r3, [pc, #508]	; (18a90 <main+0xed8>)
   18892:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = ((mcconf_limits.max_erpm_fbrake) & 0xFF00) >> 8;
   18894:	4b84      	ldr	r3, [pc, #528]	; (18aa8 <main+0xef0>)
   18896:	69db      	ldr	r3, [r3, #28]
   18898:	121b      	asrs	r3, r3, #8
   1889a:	b2da      	uxtb	r2, r3
   1889c:	4b7c      	ldr	r3, [pc, #496]	; (18a90 <main+0xed8>)
   1889e:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((mcconf_limits.max_erpm_fbrake) & 0xFF0000) >> 16;
   188a0:	4b81      	ldr	r3, [pc, #516]	; (18aa8 <main+0xef0>)
   188a2:	69db      	ldr	r3, [r3, #28]
   188a4:	141b      	asrs	r3, r3, #16
   188a6:	b2da      	uxtb	r2, r3
   188a8:	4b79      	ldr	r3, [pc, #484]	; (18a90 <main+0xed8>)
   188aa:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x4D;
   188ac:	4b78      	ldr	r3, [pc, #480]	; (18a90 <main+0xed8>)
   188ae:	224d      	movs	r2, #77	; 0x4d
   188b0:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF);
   188b2:	4b7d      	ldr	r3, [pc, #500]	; (18aa8 <main+0xef0>)
   188b4:	6a1b      	ldr	r3, [r3, #32]
   188b6:	b2da      	uxtb	r2, r3
   188b8:	4b75      	ldr	r3, [pc, #468]	; (18a90 <main+0xed8>)
   188ba:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF00) >> 8;
   188bc:	4b7a      	ldr	r3, [pc, #488]	; (18aa8 <main+0xef0>)
   188be:	6a1b      	ldr	r3, [r3, #32]
   188c0:	121b      	asrs	r3, r3, #8
   188c2:	b2da      	uxtb	r2, r3
   188c4:	4b72      	ldr	r3, [pc, #456]	; (18a90 <main+0xed8>)
   188c6:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF0000) >> 16;
   188c8:	4b77      	ldr	r3, [pc, #476]	; (18aa8 <main+0xef0>)
   188ca:	6a1b      	ldr	r3, [r3, #32]
   188cc:	141b      	asrs	r3, r3, #16
   188ce:	b2da      	uxtb	r2, r3
   188d0:	4b6f      	ldr	r3, [pc, #444]	; (18a90 <main+0xed8>)
   188d2:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x4E;
   188d4:	4b6e      	ldr	r3, [pc, #440]	; (18a90 <main+0xed8>)
   188d6:	224e      	movs	r2, #78	; 0x4e
   188d8:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.temp_fet_start;
   188da:	4b73      	ldr	r3, [pc, #460]	; (18aa8 <main+0xef0>)
   188dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   188de:	b2da      	uxtb	r2, r3
   188e0:	4b6b      	ldr	r3, [pc, #428]	; (18a90 <main+0xed8>)
   188e2:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x4F;
   188e4:	4b6a      	ldr	r3, [pc, #424]	; (18a90 <main+0xed8>)
   188e6:	224f      	movs	r2, #79	; 0x4f
   188e8:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = mcconf_limits.temp_fet_end;
   188ea:	4b6f      	ldr	r3, [pc, #444]	; (18aa8 <main+0xef0>)
   188ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   188ee:	b2da      	uxtb	r2, r3
   188f0:	4b67      	ldr	r3, [pc, #412]	; (18a90 <main+0xed8>)
   188f2:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   188f4:	4966      	ldr	r1, [pc, #408]	; (18a90 <main+0xed8>)
   188f6:	4b67      	ldr	r3, [pc, #412]	; (18a94 <main+0xedc>)
   188f8:	220c      	movs	r2, #12
   188fa:	0018      	movs	r0, r3
   188fc:	4b6b      	ldr	r3, [pc, #428]	; (18aac <main+0xef4>)
   188fe:	4798      	blx	r3
			
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   18900:	46c0      	nop			; (mov r8, r8)
   18902:	2310      	movs	r3, #16
   18904:	18fb      	adds	r3, r7, r3
   18906:	881b      	ldrh	r3, [r3, #0]
   18908:	005b      	lsls	r3, r3, #1
   1890a:	001a      	movs	r2, r3
   1890c:	1d3b      	adds	r3, r7, #4
   1890e:	0011      	movs	r1, r2
   18910:	0018      	movs	r0, r3
   18912:	4b64      	ldr	r3, [pc, #400]	; (18aa4 <main+0xeec>)
   18914:	4798      	blx	r3
   18916:	0003      	movs	r3, r0
   18918:	001a      	movs	r2, r3
   1891a:	2301      	movs	r3, #1
   1891c:	4053      	eors	r3, r2
   1891e:	b2db      	uxtb	r3, r3
   18920:	2b00      	cmp	r3, #0
   18922:	d1ee      	bne.n	18902 <main+0xd4a>
			BLE_TX_TIME = millis();
   18924:	4b5d      	ldr	r3, [pc, #372]	; (18a9c <main+0xee4>)
   18926:	4798      	blx	r3
   18928:	0003      	movs	r3, r0
   1892a:	607b      	str	r3, [r7, #4]

			ble_write_buffer[0] = 0x50;
   1892c:	4b58      	ldr	r3, [pc, #352]	; (18a90 <main+0xed8>)
   1892e:	2250      	movs	r2, #80	; 0x50
   18930:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.temp_motor_start;
   18932:	4b5d      	ldr	r3, [pc, #372]	; (18aa8 <main+0xef0>)
   18934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   18936:	b2da      	uxtb	r2, r3
   18938:	4b55      	ldr	r3, [pc, #340]	; (18a90 <main+0xed8>)
   1893a:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x51;
   1893c:	4b54      	ldr	r3, [pc, #336]	; (18a90 <main+0xed8>)
   1893e:	2251      	movs	r2, #81	; 0x51
   18940:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.temp_motor_end;
   18942:	4b59      	ldr	r3, [pc, #356]	; (18aa8 <main+0xef0>)
   18944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   18946:	b2da      	uxtb	r2, r3
   18948:	4b51      	ldr	r3, [pc, #324]	; (18a90 <main+0xed8>)
   1894a:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x52;
   1894c:	4b50      	ldr	r3, [pc, #320]	; (18a90 <main+0xed8>)
   1894e:	2252      	movs	r2, #82	; 0x52
   18950:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = mcconf_limits.max_duty;
   18952:	4b55      	ldr	r3, [pc, #340]	; (18aa8 <main+0xef0>)
   18954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   18956:	b2da      	uxtb	r2, r3
   18958:	4b4d      	ldr	r3, [pc, #308]	; (18a90 <main+0xed8>)
   1895a:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x53;
   1895c:	4b4c      	ldr	r3, [pc, #304]	; (18a90 <main+0xed8>)
   1895e:	2253      	movs	r2, #83	; 0x53
   18960:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = mcconf_limits.min_duty;
   18962:	4b51      	ldr	r3, [pc, #324]	; (18aa8 <main+0xef0>)
   18964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   18966:	b2da      	uxtb	r2, r3
   18968:	4b49      	ldr	r3, [pc, #292]	; (18a90 <main+0xed8>)
   1896a:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x47;
   1896c:	4b48      	ldr	r3, [pc, #288]	; (18a90 <main+0xed8>)
   1896e:	2247      	movs	r2, #71	; 0x47
   18970:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.min_vin;
   18972:	4b4d      	ldr	r3, [pc, #308]	; (18aa8 <main+0xef0>)
   18974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   18976:	b2da      	uxtb	r2, r3
   18978:	4b45      	ldr	r3, [pc, #276]	; (18a90 <main+0xed8>)
   1897a:	725a      	strb	r2, [r3, #9]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 10);
   1897c:	4944      	ldr	r1, [pc, #272]	; (18a90 <main+0xed8>)
   1897e:	4b45      	ldr	r3, [pc, #276]	; (18a94 <main+0xedc>)
   18980:	220a      	movs	r2, #10
   18982:	0018      	movs	r0, r3
   18984:	4b49      	ldr	r3, [pc, #292]	; (18aac <main+0xef4>)
   18986:	4798      	blx	r3

			SEND_LIMITS = 0;
   18988:	4b45      	ldr	r3, [pc, #276]	; (18aa0 <main+0xee8>)
   1898a:	2200      	movs	r2, #0
   1898c:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   1898e:	4b49      	ldr	r3, [pc, #292]	; (18ab4 <main+0xefc>)
   18990:	2201      	movs	r2, #1
   18992:	701a      	strb	r2, [r3, #0]
		}

		
		////////////////////////   Handle Sensor Params Request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_SENSORS)
   18994:	4b48      	ldr	r3, [pc, #288]	; (18ab8 <main+0xf00>)
   18996:	781b      	ldrb	r3, [r3, #0]
   18998:	2b00      	cmp	r3, #0
   1899a:	d100      	bne.n	1899e <main+0xde6>
   1899c:	e163      	b.n	18c66 <main+0x10ae>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   1899e:	46c0      	nop			; (mov r8, r8)
   189a0:	2310      	movs	r3, #16
   189a2:	18fb      	adds	r3, r7, r3
   189a4:	881b      	ldrh	r3, [r3, #0]
   189a6:	005b      	lsls	r3, r3, #1
   189a8:	001a      	movs	r2, r3
   189aa:	1d3b      	adds	r3, r7, #4
   189ac:	0011      	movs	r1, r2
   189ae:	0018      	movs	r0, r3
   189b0:	4b3c      	ldr	r3, [pc, #240]	; (18aa4 <main+0xeec>)
   189b2:	4798      	blx	r3
   189b4:	0003      	movs	r3, r0
   189b6:	001a      	movs	r2, r3
   189b8:	2301      	movs	r3, #1
   189ba:	4053      	eors	r3, r2
   189bc:	b2db      	uxtb	r3, r3
   189be:	2b00      	cmp	r3, #0
   189c0:	d1ee      	bne.n	189a0 <main+0xde8>
			BLE_TX_TIME = millis();
   189c2:	4b36      	ldr	r3, [pc, #216]	; (18a9c <main+0xee4>)
   189c4:	4798      	blx	r3
   189c6:	0003      	movs	r3, r0
   189c8:	607b      	str	r3, [r7, #4]

			ble_write_buffer[0] = 0x61;
   189ca:	4b31      	ldr	r3, [pc, #196]	; (18a90 <main+0xed8>)
   189cc:	2261      	movs	r2, #97	; 0x61
   189ce:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((uint16_t)(err_estimate[ax_kalman]) & 0xFF); // Accel X estimated error
   189d0:	4b3a      	ldr	r3, [pc, #232]	; (18abc <main+0xf04>)
   189d2:	681a      	ldr	r2, [r3, #0]
   189d4:	4b36      	ldr	r3, [pc, #216]	; (18ab0 <main+0xef8>)
   189d6:	1c10      	adds	r0, r2, #0
   189d8:	4798      	blx	r3
   189da:	0003      	movs	r3, r0
   189dc:	b29b      	uxth	r3, r3
   189de:	b2da      	uxtb	r2, r3
   189e0:	4b2b      	ldr	r3, [pc, #172]	; (18a90 <main+0xed8>)
   189e2:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x62;
   189e4:	4b2a      	ldr	r3, [pc, #168]	; (18a90 <main+0xed8>)
   189e6:	2262      	movs	r2, #98	; 0x62
   189e8:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((uint16_t)(err_estimate[ay_kalman]) & 0xFF); // AccelY estimated error
   189ea:	4b34      	ldr	r3, [pc, #208]	; (18abc <main+0xf04>)
   189ec:	685a      	ldr	r2, [r3, #4]
   189ee:	4b30      	ldr	r3, [pc, #192]	; (18ab0 <main+0xef8>)
   189f0:	1c10      	adds	r0, r2, #0
   189f2:	4798      	blx	r3
   189f4:	0003      	movs	r3, r0
   189f6:	b29b      	uxth	r3, r3
   189f8:	b2da      	uxtb	r2, r3
   189fa:	4b25      	ldr	r3, [pc, #148]	; (18a90 <main+0xed8>)
   189fc:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x63;
   189fe:	4b24      	ldr	r3, [pc, #144]	; (18a90 <main+0xed8>)
   18a00:	2263      	movs	r2, #99	; 0x63
   18a02:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((uint16_t)(err_estimate[az_kalman]) & 0xFF); // Accel Z estimated error
   18a04:	4b2d      	ldr	r3, [pc, #180]	; (18abc <main+0xf04>)
   18a06:	689a      	ldr	r2, [r3, #8]
   18a08:	4b29      	ldr	r3, [pc, #164]	; (18ab0 <main+0xef8>)
   18a0a:	1c10      	adds	r0, r2, #0
   18a0c:	4798      	blx	r3
   18a0e:	0003      	movs	r3, r0
   18a10:	b29b      	uxth	r3, r3
   18a12:	b2da      	uxtb	r2, r3
   18a14:	4b1e      	ldr	r3, [pc, #120]	; (18a90 <main+0xed8>)
   18a16:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x64;
   18a18:	4b1d      	ldr	r3, [pc, #116]	; (18a90 <main+0xed8>)
   18a1a:	2264      	movs	r2, #100	; 0x64
   18a1c:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((uint16_t)(err_estimate[gx_kalman]) & 0xFF); // Gyro X estimated error
   18a1e:	4b27      	ldr	r3, [pc, #156]	; (18abc <main+0xf04>)
   18a20:	68da      	ldr	r2, [r3, #12]
   18a22:	4b23      	ldr	r3, [pc, #140]	; (18ab0 <main+0xef8>)
   18a24:	1c10      	adds	r0, r2, #0
   18a26:	4798      	blx	r3
   18a28:	0003      	movs	r3, r0
   18a2a:	b29b      	uxth	r3, r3
   18a2c:	b2da      	uxtb	r2, r3
   18a2e:	4b18      	ldr	r3, [pc, #96]	; (18a90 <main+0xed8>)
   18a30:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x65;
   18a32:	4b17      	ldr	r3, [pc, #92]	; (18a90 <main+0xed8>)
   18a34:	2265      	movs	r2, #101	; 0x65
   18a36:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = ((uint16_t)(err_estimate[gy_kalman]) & 0xFF); // Gyro Y estimated error
   18a38:	4b20      	ldr	r3, [pc, #128]	; (18abc <main+0xf04>)
   18a3a:	691a      	ldr	r2, [r3, #16]
   18a3c:	4b1c      	ldr	r3, [pc, #112]	; (18ab0 <main+0xef8>)
   18a3e:	1c10      	adds	r0, r2, #0
   18a40:	4798      	blx	r3
   18a42:	0003      	movs	r3, r0
   18a44:	b29b      	uxth	r3, r3
   18a46:	b2da      	uxtb	r2, r3
   18a48:	4b11      	ldr	r3, [pc, #68]	; (18a90 <main+0xed8>)
   18a4a:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x66;
   18a4c:	4b10      	ldr	r3, [pc, #64]	; (18a90 <main+0xed8>)
   18a4e:	2266      	movs	r2, #102	; 0x66
   18a50:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = ((uint16_t)(err_estimate[gz_kalman]) & 0xFF); // Gyro Z estimated error
   18a52:	4b1a      	ldr	r3, [pc, #104]	; (18abc <main+0xf04>)
   18a54:	695a      	ldr	r2, [r3, #20]
   18a56:	4b16      	ldr	r3, [pc, #88]	; (18ab0 <main+0xef8>)
   18a58:	1c10      	adds	r0, r2, #0
   18a5a:	4798      	blx	r3
   18a5c:	0003      	movs	r3, r0
   18a5e:	b29b      	uxth	r3, r3
   18a60:	b2da      	uxtb	r2, r3
   18a62:	4b0b      	ldr	r3, [pc, #44]	; (18a90 <main+0xed8>)
   18a64:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = 0x67;
   18a66:	4b0a      	ldr	r3, [pc, #40]	; (18a90 <main+0xed8>)
   18a68:	2267      	movs	r2, #103	; 0x67
   18a6a:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = ((uint16_t)(err_estimate[light_kalman]) & 0xFF); // Light Sensor estimated error
   18a6c:	4b13      	ldr	r3, [pc, #76]	; (18abc <main+0xf04>)
   18a6e:	699a      	ldr	r2, [r3, #24]
   18a70:	4b0f      	ldr	r3, [pc, #60]	; (18ab0 <main+0xef8>)
   18a72:	1c10      	adds	r0, r2, #0
   18a74:	4798      	blx	r3
   18a76:	0003      	movs	r3, r0
   18a78:	b29b      	uxth	r3, r3
   18a7a:	b2da      	uxtb	r2, r3
   18a7c:	4b04      	ldr	r3, [pc, #16]	; (18a90 <main+0xed8>)
   18a7e:	735a      	strb	r2, [r3, #13]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 14);
   18a80:	4903      	ldr	r1, [pc, #12]	; (18a90 <main+0xed8>)
   18a82:	4b04      	ldr	r3, [pc, #16]	; (18a94 <main+0xedc>)
   18a84:	220e      	movs	r2, #14
   18a86:	0018      	movs	r0, r3
   18a88:	e01a      	b.n	18ac0 <main+0xf08>
   18a8a:	46c0      	nop			; (mov r8, r8)
   18a8c:	20000ebc 	.word	0x20000ebc
   18a90:	20000e50 	.word	0x20000e50
   18a94:	200006fc 	.word	0x200006fc
   18a98:	00006629 	.word	0x00006629
   18a9c:	00009f65 	.word	0x00009f65
   18aa0:	200003cd 	.word	0x200003cd
   18aa4:	00009fbd 	.word	0x00009fbd
   18aa8:	20001ad8 	.word	0x20001ad8
   18aac:	000063bd 	.word	0x000063bd
   18ab0:	00019df5 	.word	0x00019df5
   18ab4:	20000101 	.word	0x20000101
   18ab8:	2000044c 	.word	0x2000044c
   18abc:	20001000 	.word	0x20001000
   18ac0:	4bf7      	ldr	r3, [pc, #988]	; (18ea0 <main+0x12e8>)
   18ac2:	4798      	blx	r3
		
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   18ac4:	46c0      	nop			; (mov r8, r8)
   18ac6:	2310      	movs	r3, #16
   18ac8:	18fb      	adds	r3, r7, r3
   18aca:	881b      	ldrh	r3, [r3, #0]
   18acc:	005b      	lsls	r3, r3, #1
   18ace:	001a      	movs	r2, r3
   18ad0:	1d3b      	adds	r3, r7, #4
   18ad2:	0011      	movs	r1, r2
   18ad4:	0018      	movs	r0, r3
   18ad6:	4bf3      	ldr	r3, [pc, #972]	; (18ea4 <main+0x12ec>)
   18ad8:	4798      	blx	r3
   18ada:	0003      	movs	r3, r0
   18adc:	001a      	movs	r2, r3
   18ade:	2301      	movs	r3, #1
   18ae0:	4053      	eors	r3, r2
   18ae2:	b2db      	uxtb	r3, r3
   18ae4:	2b00      	cmp	r3, #0
   18ae6:	d1ee      	bne.n	18ac6 <main+0xf0e>
			BLE_TX_TIME = millis();
   18ae8:	4bef      	ldr	r3, [pc, #956]	; (18ea8 <main+0x12f0>)
   18aea:	4798      	blx	r3
   18aec:	0003      	movs	r3, r0
   18aee:	607b      	str	r3, [r7, #4]

			ble_write_buffer[0] = 0x68;
   18af0:	4bee      	ldr	r3, [pc, #952]	; (18eac <main+0x12f4>)
   18af2:	2268      	movs	r2, #104	; 0x68
   18af4:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((uint16_t)(q[ax_kalman]*100.0) & 0xFF); // Accel X Sensitivity
   18af6:	4bee      	ldr	r3, [pc, #952]	; (18eb0 <main+0x12f8>)
   18af8:	681a      	ldr	r2, [r3, #0]
   18afa:	4bee      	ldr	r3, [pc, #952]	; (18eb4 <main+0x12fc>)
   18afc:	1c10      	adds	r0, r2, #0
   18afe:	4798      	blx	r3
   18b00:	4ced      	ldr	r4, [pc, #948]	; (18eb8 <main+0x1300>)
   18b02:	2200      	movs	r2, #0
   18b04:	4bed      	ldr	r3, [pc, #948]	; (18ebc <main+0x1304>)
   18b06:	47a0      	blx	r4
   18b08:	0003      	movs	r3, r0
   18b0a:	000c      	movs	r4, r1
   18b0c:	0019      	movs	r1, r3
   18b0e:	0022      	movs	r2, r4
   18b10:	4beb      	ldr	r3, [pc, #940]	; (18ec0 <main+0x1308>)
   18b12:	0008      	movs	r0, r1
   18b14:	0011      	movs	r1, r2
   18b16:	4798      	blx	r3
   18b18:	0003      	movs	r3, r0
   18b1a:	b29b      	uxth	r3, r3
   18b1c:	b2da      	uxtb	r2, r3
   18b1e:	4be3      	ldr	r3, [pc, #908]	; (18eac <main+0x12f4>)
   18b20:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x69;
   18b22:	4be2      	ldr	r3, [pc, #904]	; (18eac <main+0x12f4>)
   18b24:	2269      	movs	r2, #105	; 0x69
   18b26:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((uint16_t)(q[ay_kalman]*100.0) & 0xFF); // Accel Y Sensitivity
   18b28:	4be1      	ldr	r3, [pc, #900]	; (18eb0 <main+0x12f8>)
   18b2a:	685a      	ldr	r2, [r3, #4]
   18b2c:	4be1      	ldr	r3, [pc, #900]	; (18eb4 <main+0x12fc>)
   18b2e:	1c10      	adds	r0, r2, #0
   18b30:	4798      	blx	r3
   18b32:	4ce1      	ldr	r4, [pc, #900]	; (18eb8 <main+0x1300>)
   18b34:	2200      	movs	r2, #0
   18b36:	4be1      	ldr	r3, [pc, #900]	; (18ebc <main+0x1304>)
   18b38:	47a0      	blx	r4
   18b3a:	0003      	movs	r3, r0
   18b3c:	000c      	movs	r4, r1
   18b3e:	0019      	movs	r1, r3
   18b40:	0022      	movs	r2, r4
   18b42:	4bdf      	ldr	r3, [pc, #892]	; (18ec0 <main+0x1308>)
   18b44:	0008      	movs	r0, r1
   18b46:	0011      	movs	r1, r2
   18b48:	4798      	blx	r3
   18b4a:	0003      	movs	r3, r0
   18b4c:	b29b      	uxth	r3, r3
   18b4e:	b2da      	uxtb	r2, r3
   18b50:	4bd6      	ldr	r3, [pc, #856]	; (18eac <main+0x12f4>)
   18b52:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x6A;
   18b54:	4bd5      	ldr	r3, [pc, #852]	; (18eac <main+0x12f4>)
   18b56:	226a      	movs	r2, #106	; 0x6a
   18b58:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((uint16_t)(q[az_kalman]*100.0) & 0xFF); // Accel Z Sensitivity
   18b5a:	4bd5      	ldr	r3, [pc, #852]	; (18eb0 <main+0x12f8>)
   18b5c:	689a      	ldr	r2, [r3, #8]
   18b5e:	4bd5      	ldr	r3, [pc, #852]	; (18eb4 <main+0x12fc>)
   18b60:	1c10      	adds	r0, r2, #0
   18b62:	4798      	blx	r3
   18b64:	4cd4      	ldr	r4, [pc, #848]	; (18eb8 <main+0x1300>)
   18b66:	2200      	movs	r2, #0
   18b68:	4bd4      	ldr	r3, [pc, #848]	; (18ebc <main+0x1304>)
   18b6a:	47a0      	blx	r4
   18b6c:	0003      	movs	r3, r0
   18b6e:	000c      	movs	r4, r1
   18b70:	0019      	movs	r1, r3
   18b72:	0022      	movs	r2, r4
   18b74:	4bd2      	ldr	r3, [pc, #840]	; (18ec0 <main+0x1308>)
   18b76:	0008      	movs	r0, r1
   18b78:	0011      	movs	r1, r2
   18b7a:	4798      	blx	r3
   18b7c:	0003      	movs	r3, r0
   18b7e:	b29b      	uxth	r3, r3
   18b80:	b2da      	uxtb	r2, r3
   18b82:	4bca      	ldr	r3, [pc, #808]	; (18eac <main+0x12f4>)
   18b84:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x6B;
   18b86:	4bc9      	ldr	r3, [pc, #804]	; (18eac <main+0x12f4>)
   18b88:	226b      	movs	r2, #107	; 0x6b
   18b8a:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((uint16_t)(q[gx_kalman]*100.0) & 0xFF); // Gyro X Sensitivity
   18b8c:	4bc8      	ldr	r3, [pc, #800]	; (18eb0 <main+0x12f8>)
   18b8e:	68da      	ldr	r2, [r3, #12]
   18b90:	4bc8      	ldr	r3, [pc, #800]	; (18eb4 <main+0x12fc>)
   18b92:	1c10      	adds	r0, r2, #0
   18b94:	4798      	blx	r3
   18b96:	4cc8      	ldr	r4, [pc, #800]	; (18eb8 <main+0x1300>)
   18b98:	2200      	movs	r2, #0
   18b9a:	4bc8      	ldr	r3, [pc, #800]	; (18ebc <main+0x1304>)
   18b9c:	47a0      	blx	r4
   18b9e:	0003      	movs	r3, r0
   18ba0:	000c      	movs	r4, r1
   18ba2:	0019      	movs	r1, r3
   18ba4:	0022      	movs	r2, r4
   18ba6:	4bc6      	ldr	r3, [pc, #792]	; (18ec0 <main+0x1308>)
   18ba8:	0008      	movs	r0, r1
   18baa:	0011      	movs	r1, r2
   18bac:	4798      	blx	r3
   18bae:	0003      	movs	r3, r0
   18bb0:	b29b      	uxth	r3, r3
   18bb2:	b2da      	uxtb	r2, r3
   18bb4:	4bbd      	ldr	r3, [pc, #756]	; (18eac <main+0x12f4>)
   18bb6:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x6C;
   18bb8:	4bbc      	ldr	r3, [pc, #752]	; (18eac <main+0x12f4>)
   18bba:	226c      	movs	r2, #108	; 0x6c
   18bbc:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = ((uint16_t)(q[gy_kalman]*100.0) & 0xFF); // Gyro Y Sensitivity
   18bbe:	4bbc      	ldr	r3, [pc, #752]	; (18eb0 <main+0x12f8>)
   18bc0:	691a      	ldr	r2, [r3, #16]
   18bc2:	4bbc      	ldr	r3, [pc, #752]	; (18eb4 <main+0x12fc>)
   18bc4:	1c10      	adds	r0, r2, #0
   18bc6:	4798      	blx	r3
   18bc8:	4cbb      	ldr	r4, [pc, #748]	; (18eb8 <main+0x1300>)
   18bca:	2200      	movs	r2, #0
   18bcc:	4bbb      	ldr	r3, [pc, #748]	; (18ebc <main+0x1304>)
   18bce:	47a0      	blx	r4
   18bd0:	0003      	movs	r3, r0
   18bd2:	000c      	movs	r4, r1
   18bd4:	0019      	movs	r1, r3
   18bd6:	0022      	movs	r2, r4
   18bd8:	4bb9      	ldr	r3, [pc, #740]	; (18ec0 <main+0x1308>)
   18bda:	0008      	movs	r0, r1
   18bdc:	0011      	movs	r1, r2
   18bde:	4798      	blx	r3
   18be0:	0003      	movs	r3, r0
   18be2:	b29b      	uxth	r3, r3
   18be4:	b2da      	uxtb	r2, r3
   18be6:	4bb1      	ldr	r3, [pc, #708]	; (18eac <main+0x12f4>)
   18be8:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x6D;
   18bea:	4bb0      	ldr	r3, [pc, #704]	; (18eac <main+0x12f4>)
   18bec:	226d      	movs	r2, #109	; 0x6d
   18bee:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = ((uint16_t)(q[gz_kalman]*100.0) & 0xFF); // Gyro Z Sensitivity
   18bf0:	4baf      	ldr	r3, [pc, #700]	; (18eb0 <main+0x12f8>)
   18bf2:	695a      	ldr	r2, [r3, #20]
   18bf4:	4baf      	ldr	r3, [pc, #700]	; (18eb4 <main+0x12fc>)
   18bf6:	1c10      	adds	r0, r2, #0
   18bf8:	4798      	blx	r3
   18bfa:	4caf      	ldr	r4, [pc, #700]	; (18eb8 <main+0x1300>)
   18bfc:	2200      	movs	r2, #0
   18bfe:	4baf      	ldr	r3, [pc, #700]	; (18ebc <main+0x1304>)
   18c00:	47a0      	blx	r4
   18c02:	0003      	movs	r3, r0
   18c04:	000c      	movs	r4, r1
   18c06:	0019      	movs	r1, r3
   18c08:	0022      	movs	r2, r4
   18c0a:	4bad      	ldr	r3, [pc, #692]	; (18ec0 <main+0x1308>)
   18c0c:	0008      	movs	r0, r1
   18c0e:	0011      	movs	r1, r2
   18c10:	4798      	blx	r3
   18c12:	0003      	movs	r3, r0
   18c14:	b29b      	uxth	r3, r3
   18c16:	b2da      	uxtb	r2, r3
   18c18:	4ba4      	ldr	r3, [pc, #656]	; (18eac <main+0x12f4>)
   18c1a:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = 0x6E;
   18c1c:	4ba3      	ldr	r3, [pc, #652]	; (18eac <main+0x12f4>)
   18c1e:	226e      	movs	r2, #110	; 0x6e
   18c20:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = ((uint16_t)(q[light_kalman]*100.0) & 0xFF); // Light Sensitivity
   18c22:	4ba3      	ldr	r3, [pc, #652]	; (18eb0 <main+0x12f8>)
   18c24:	699a      	ldr	r2, [r3, #24]
   18c26:	4ba3      	ldr	r3, [pc, #652]	; (18eb4 <main+0x12fc>)
   18c28:	1c10      	adds	r0, r2, #0
   18c2a:	4798      	blx	r3
   18c2c:	4ca2      	ldr	r4, [pc, #648]	; (18eb8 <main+0x1300>)
   18c2e:	2200      	movs	r2, #0
   18c30:	4ba2      	ldr	r3, [pc, #648]	; (18ebc <main+0x1304>)
   18c32:	47a0      	blx	r4
   18c34:	0003      	movs	r3, r0
   18c36:	000c      	movs	r4, r1
   18c38:	0019      	movs	r1, r3
   18c3a:	0022      	movs	r2, r4
   18c3c:	4ba0      	ldr	r3, [pc, #640]	; (18ec0 <main+0x1308>)
   18c3e:	0008      	movs	r0, r1
   18c40:	0011      	movs	r1, r2
   18c42:	4798      	blx	r3
   18c44:	0003      	movs	r3, r0
   18c46:	b29b      	uxth	r3, r3
   18c48:	b2da      	uxtb	r2, r3
   18c4a:	4b98      	ldr	r3, [pc, #608]	; (18eac <main+0x12f4>)
   18c4c:	735a      	strb	r2, [r3, #13]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 14);
   18c4e:	4997      	ldr	r1, [pc, #604]	; (18eac <main+0x12f4>)
   18c50:	4b9c      	ldr	r3, [pc, #624]	; (18ec4 <main+0x130c>)
   18c52:	220e      	movs	r2, #14
   18c54:	0018      	movs	r0, r3
   18c56:	4b92      	ldr	r3, [pc, #584]	; (18ea0 <main+0x12e8>)
   18c58:	4798      	blx	r3

			SEND_SENSORS = 0;
   18c5a:	4b9b      	ldr	r3, [pc, #620]	; (18ec8 <main+0x1310>)
   18c5c:	2200      	movs	r2, #0
   18c5e:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   18c60:	4b9a      	ldr	r3, [pc, #616]	; (18ecc <main+0x1314>)
   18c62:	2201      	movs	r2, #1
   18c64:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle LED Params Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_LED_CHARS)
   18c66:	4b9a      	ldr	r3, [pc, #616]	; (18ed0 <main+0x1318>)
   18c68:	781b      	ldrb	r3, [r3, #0]
   18c6a:	2b00      	cmp	r3, #0
   18c6c:	d100      	bne.n	18c70 <main+0x10b8>
   18c6e:	e337      	b.n	192e0 <main+0x1728>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   18c70:	46c0      	nop			; (mov r8, r8)
   18c72:	2310      	movs	r3, #16
   18c74:	18fb      	adds	r3, r7, r3
   18c76:	881b      	ldrh	r3, [r3, #0]
   18c78:	005b      	lsls	r3, r3, #1
   18c7a:	001a      	movs	r2, r3
   18c7c:	1d3b      	adds	r3, r7, #4
   18c7e:	0011      	movs	r1, r2
   18c80:	0018      	movs	r0, r3
   18c82:	4b88      	ldr	r3, [pc, #544]	; (18ea4 <main+0x12ec>)
   18c84:	4798      	blx	r3
   18c86:	0003      	movs	r3, r0
   18c88:	001a      	movs	r2, r3
   18c8a:	2301      	movs	r3, #1
   18c8c:	4053      	eors	r3, r2
   18c8e:	b2db      	uxtb	r3, r3
   18c90:	2b00      	cmp	r3, #0
   18c92:	d1ee      	bne.n	18c72 <main+0x10ba>
			BLE_TX_TIME = millis();
   18c94:	4b84      	ldr	r3, [pc, #528]	; (18ea8 <main+0x12f0>)
   18c96:	4798      	blx	r3
   18c98:	0003      	movs	r3, r0
   18c9a:	607b      	str	r3, [r7, #4]

			uint8_t led_mode_switches = ((light_mode << 4) | (HEADLIGHTS << 3) | (SIDELIGHTS << 2) | (LIGHT_CONTROLLED << 1) | IMU_CONTROLED);
   18c9c:	4b8d      	ldr	r3, [pc, #564]	; (18ed4 <main+0x131c>)
   18c9e:	781b      	ldrb	r3, [r3, #0]
   18ca0:	011b      	lsls	r3, r3, #4
   18ca2:	b25a      	sxtb	r2, r3
   18ca4:	4b8c      	ldr	r3, [pc, #560]	; (18ed8 <main+0x1320>)
   18ca6:	781b      	ldrb	r3, [r3, #0]
   18ca8:	00db      	lsls	r3, r3, #3
   18caa:	b25b      	sxtb	r3, r3
   18cac:	4313      	orrs	r3, r2
   18cae:	b25a      	sxtb	r2, r3
   18cb0:	4b8a      	ldr	r3, [pc, #552]	; (18edc <main+0x1324>)
   18cb2:	781b      	ldrb	r3, [r3, #0]
   18cb4:	009b      	lsls	r3, r3, #2
   18cb6:	b25b      	sxtb	r3, r3
   18cb8:	4313      	orrs	r3, r2
   18cba:	b25a      	sxtb	r2, r3
   18cbc:	4b88      	ldr	r3, [pc, #544]	; (18ee0 <main+0x1328>)
   18cbe:	781b      	ldrb	r3, [r3, #0]
   18cc0:	005b      	lsls	r3, r3, #1
   18cc2:	b25b      	sxtb	r3, r3
   18cc4:	4313      	orrs	r3, r2
   18cc6:	b25a      	sxtb	r2, r3
   18cc8:	4b86      	ldr	r3, [pc, #536]	; (18ee4 <main+0x132c>)
   18cca:	781b      	ldrb	r3, [r3, #0]
   18ccc:	b25b      	sxtb	r3, r3
   18cce:	4313      	orrs	r3, r2
   18cd0:	b25a      	sxtb	r2, r3
   18cd2:	230b      	movs	r3, #11
   18cd4:	18fb      	adds	r3, r7, r3
   18cd6:	701a      	strb	r2, [r3, #0]

			// Global LED Settings
			ble_write_buffer[0] = 0x31;
   18cd8:	4b74      	ldr	r3, [pc, #464]	; (18eac <main+0x12f4>)
   18cda:	2231      	movs	r2, #49	; 0x31
   18cdc:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = led_mode_switches; // Current switch states
   18cde:	4b73      	ldr	r3, [pc, #460]	; (18eac <main+0x12f4>)
   18ce0:	220b      	movs	r2, #11
   18ce2:	18ba      	adds	r2, r7, r2
   18ce4:	7812      	ldrb	r2, [r2, #0]
   18ce6:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = RGB_led_type;
   18ce8:	4b7f      	ldr	r3, [pc, #508]	; (18ee8 <main+0x1330>)
   18cea:	781a      	ldrb	r2, [r3, #0]
   18cec:	4b6f      	ldr	r3, [pc, #444]	; (18eac <main+0x12f4>)
   18cee:	709a      	strb	r2, [r3, #2]
			// Analog Static
			ble_write_buffer[3] = 0x32;
   18cf0:	4b6e      	ldr	r3, [pc, #440]	; (18eac <main+0x12f4>)
   18cf2:	2232      	movs	r2, #50	; 0x32
   18cf4:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)((float)Static_RGB.LR / 655.35);
   18cf6:	4b7d      	ldr	r3, [pc, #500]	; (18eec <main+0x1334>)
   18cf8:	881a      	ldrh	r2, [r3, #0]
   18cfa:	4b7d      	ldr	r3, [pc, #500]	; (18ef0 <main+0x1338>)
   18cfc:	0010      	movs	r0, r2
   18cfe:	4798      	blx	r3
   18d00:	1c02      	adds	r2, r0, #0
   18d02:	4b6c      	ldr	r3, [pc, #432]	; (18eb4 <main+0x12fc>)
   18d04:	1c10      	adds	r0, r2, #0
   18d06:	4798      	blx	r3
   18d08:	4c7a      	ldr	r4, [pc, #488]	; (18ef4 <main+0x133c>)
   18d0a:	4a7b      	ldr	r2, [pc, #492]	; (18ef8 <main+0x1340>)
   18d0c:	4b7b      	ldr	r3, [pc, #492]	; (18efc <main+0x1344>)
   18d0e:	47a0      	blx	r4
   18d10:	0003      	movs	r3, r0
   18d12:	000c      	movs	r4, r1
   18d14:	0019      	movs	r1, r3
   18d16:	0022      	movs	r2, r4
   18d18:	4b69      	ldr	r3, [pc, #420]	; (18ec0 <main+0x1308>)
   18d1a:	0008      	movs	r0, r1
   18d1c:	0011      	movs	r1, r2
   18d1e:	4798      	blx	r3
   18d20:	0003      	movs	r3, r0
   18d22:	b2da      	uxtb	r2, r3
   18d24:	4b61      	ldr	r3, [pc, #388]	; (18eac <main+0x12f4>)
   18d26:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)((float)Static_RGB.LG / 655.35);
   18d28:	4b70      	ldr	r3, [pc, #448]	; (18eec <main+0x1334>)
   18d2a:	885a      	ldrh	r2, [r3, #2]
   18d2c:	4b70      	ldr	r3, [pc, #448]	; (18ef0 <main+0x1338>)
   18d2e:	0010      	movs	r0, r2
   18d30:	4798      	blx	r3
   18d32:	1c02      	adds	r2, r0, #0
   18d34:	4b5f      	ldr	r3, [pc, #380]	; (18eb4 <main+0x12fc>)
   18d36:	1c10      	adds	r0, r2, #0
   18d38:	4798      	blx	r3
   18d3a:	4c6e      	ldr	r4, [pc, #440]	; (18ef4 <main+0x133c>)
   18d3c:	4a6e      	ldr	r2, [pc, #440]	; (18ef8 <main+0x1340>)
   18d3e:	4b6f      	ldr	r3, [pc, #444]	; (18efc <main+0x1344>)
   18d40:	47a0      	blx	r4
   18d42:	0003      	movs	r3, r0
   18d44:	000c      	movs	r4, r1
   18d46:	0019      	movs	r1, r3
   18d48:	0022      	movs	r2, r4
   18d4a:	4b5d      	ldr	r3, [pc, #372]	; (18ec0 <main+0x1308>)
   18d4c:	0008      	movs	r0, r1
   18d4e:	0011      	movs	r1, r2
   18d50:	4798      	blx	r3
   18d52:	0003      	movs	r3, r0
   18d54:	b2da      	uxtb	r2, r3
   18d56:	4b55      	ldr	r3, [pc, #340]	; (18eac <main+0x12f4>)
   18d58:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)((float)Static_RGB.LB / 655.35);
   18d5a:	4b64      	ldr	r3, [pc, #400]	; (18eec <main+0x1334>)
   18d5c:	889a      	ldrh	r2, [r3, #4]
   18d5e:	4b64      	ldr	r3, [pc, #400]	; (18ef0 <main+0x1338>)
   18d60:	0010      	movs	r0, r2
   18d62:	4798      	blx	r3
   18d64:	1c02      	adds	r2, r0, #0
   18d66:	4b53      	ldr	r3, [pc, #332]	; (18eb4 <main+0x12fc>)
   18d68:	1c10      	adds	r0, r2, #0
   18d6a:	4798      	blx	r3
   18d6c:	4c61      	ldr	r4, [pc, #388]	; (18ef4 <main+0x133c>)
   18d6e:	4a62      	ldr	r2, [pc, #392]	; (18ef8 <main+0x1340>)
   18d70:	4b62      	ldr	r3, [pc, #392]	; (18efc <main+0x1344>)
   18d72:	47a0      	blx	r4
   18d74:	0003      	movs	r3, r0
   18d76:	000c      	movs	r4, r1
   18d78:	0019      	movs	r1, r3
   18d7a:	0022      	movs	r2, r4
   18d7c:	4b50      	ldr	r3, [pc, #320]	; (18ec0 <main+0x1308>)
   18d7e:	0008      	movs	r0, r1
   18d80:	0011      	movs	r1, r2
   18d82:	4798      	blx	r3
   18d84:	0003      	movs	r3, r0
   18d86:	b2da      	uxtb	r2, r3
   18d88:	4b48      	ldr	r3, [pc, #288]	; (18eac <main+0x12f4>)
   18d8a:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((float)Static_RGB.RR / 655.35);
   18d8c:	4b57      	ldr	r3, [pc, #348]	; (18eec <main+0x1334>)
   18d8e:	88da      	ldrh	r2, [r3, #6]
   18d90:	4b57      	ldr	r3, [pc, #348]	; (18ef0 <main+0x1338>)
   18d92:	0010      	movs	r0, r2
   18d94:	4798      	blx	r3
   18d96:	1c02      	adds	r2, r0, #0
   18d98:	4b46      	ldr	r3, [pc, #280]	; (18eb4 <main+0x12fc>)
   18d9a:	1c10      	adds	r0, r2, #0
   18d9c:	4798      	blx	r3
   18d9e:	4c55      	ldr	r4, [pc, #340]	; (18ef4 <main+0x133c>)
   18da0:	4a55      	ldr	r2, [pc, #340]	; (18ef8 <main+0x1340>)
   18da2:	4b56      	ldr	r3, [pc, #344]	; (18efc <main+0x1344>)
   18da4:	47a0      	blx	r4
   18da6:	0003      	movs	r3, r0
   18da8:	000c      	movs	r4, r1
   18daa:	0019      	movs	r1, r3
   18dac:	0022      	movs	r2, r4
   18dae:	4b44      	ldr	r3, [pc, #272]	; (18ec0 <main+0x1308>)
   18db0:	0008      	movs	r0, r1
   18db2:	0011      	movs	r1, r2
   18db4:	4798      	blx	r3
   18db6:	0003      	movs	r3, r0
   18db8:	b2da      	uxtb	r2, r3
   18dba:	4b3c      	ldr	r3, [pc, #240]	; (18eac <main+0x12f4>)
   18dbc:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((float)Static_RGB.RG / 655.35);
   18dbe:	4b4b      	ldr	r3, [pc, #300]	; (18eec <main+0x1334>)
   18dc0:	891a      	ldrh	r2, [r3, #8]
   18dc2:	4b4b      	ldr	r3, [pc, #300]	; (18ef0 <main+0x1338>)
   18dc4:	0010      	movs	r0, r2
   18dc6:	4798      	blx	r3
   18dc8:	1c02      	adds	r2, r0, #0
   18dca:	4b3a      	ldr	r3, [pc, #232]	; (18eb4 <main+0x12fc>)
   18dcc:	1c10      	adds	r0, r2, #0
   18dce:	4798      	blx	r3
   18dd0:	4c48      	ldr	r4, [pc, #288]	; (18ef4 <main+0x133c>)
   18dd2:	4a49      	ldr	r2, [pc, #292]	; (18ef8 <main+0x1340>)
   18dd4:	4b49      	ldr	r3, [pc, #292]	; (18efc <main+0x1344>)
   18dd6:	47a0      	blx	r4
   18dd8:	0003      	movs	r3, r0
   18dda:	000c      	movs	r4, r1
   18ddc:	0019      	movs	r1, r3
   18dde:	0022      	movs	r2, r4
   18de0:	4b37      	ldr	r3, [pc, #220]	; (18ec0 <main+0x1308>)
   18de2:	0008      	movs	r0, r1
   18de4:	0011      	movs	r1, r2
   18de6:	4798      	blx	r3
   18de8:	0003      	movs	r3, r0
   18dea:	b2da      	uxtb	r2, r3
   18dec:	4b2f      	ldr	r3, [pc, #188]	; (18eac <main+0x12f4>)
   18dee:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (uint8_t)((float)Static_RGB.RB / 655.35);
   18df0:	4b3e      	ldr	r3, [pc, #248]	; (18eec <main+0x1334>)
   18df2:	895a      	ldrh	r2, [r3, #10]
   18df4:	4b3e      	ldr	r3, [pc, #248]	; (18ef0 <main+0x1338>)
   18df6:	0010      	movs	r0, r2
   18df8:	4798      	blx	r3
   18dfa:	1c02      	adds	r2, r0, #0
   18dfc:	4b2d      	ldr	r3, [pc, #180]	; (18eb4 <main+0x12fc>)
   18dfe:	1c10      	adds	r0, r2, #0
   18e00:	4798      	blx	r3
   18e02:	4c3c      	ldr	r4, [pc, #240]	; (18ef4 <main+0x133c>)
   18e04:	4a3c      	ldr	r2, [pc, #240]	; (18ef8 <main+0x1340>)
   18e06:	4b3d      	ldr	r3, [pc, #244]	; (18efc <main+0x1344>)
   18e08:	47a0      	blx	r4
   18e0a:	0003      	movs	r3, r0
   18e0c:	000c      	movs	r4, r1
   18e0e:	0019      	movs	r1, r3
   18e10:	0022      	movs	r2, r4
   18e12:	4b2b      	ldr	r3, [pc, #172]	; (18ec0 <main+0x1308>)
   18e14:	0008      	movs	r0, r1
   18e16:	0011      	movs	r1, r2
   18e18:	4798      	blx	r3
   18e1a:	0003      	movs	r3, r0
   18e1c:	b2da      	uxtb	r2, r3
   18e1e:	4b23      	ldr	r3, [pc, #140]	; (18eac <main+0x12f4>)
   18e20:	725a      	strb	r2, [r3, #9]
			// Analog Color Cycle
			ble_write_buffer[10] = 0x33;
   18e22:	4b22      	ldr	r3, [pc, #136]	; (18eac <main+0x12f4>)
   18e24:	2233      	movs	r2, #51	; 0x33
   18e26:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (uint8_t)(RateSens[MODE_ANALOG_COLOR_CYCLE] * 100);
   18e28:	4b35      	ldr	r3, [pc, #212]	; (18f00 <main+0x1348>)
   18e2a:	685a      	ldr	r2, [r3, #4]
   18e2c:	4b35      	ldr	r3, [pc, #212]	; (18f04 <main+0x134c>)
   18e2e:	4936      	ldr	r1, [pc, #216]	; (18f08 <main+0x1350>)
   18e30:	1c10      	adds	r0, r2, #0
   18e32:	4798      	blx	r3
   18e34:	1c03      	adds	r3, r0, #0
   18e36:	1c1a      	adds	r2, r3, #0
   18e38:	4b34      	ldr	r3, [pc, #208]	; (18f0c <main+0x1354>)
   18e3a:	1c10      	adds	r0, r2, #0
   18e3c:	4798      	blx	r3
   18e3e:	0003      	movs	r3, r0
   18e40:	b2da      	uxtb	r2, r3
   18e42:	4b1a      	ldr	r3, [pc, #104]	; (18eac <main+0x12f4>)
   18e44:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = (uint8_t)(Brightness[MODE_ANALOG_COLOR_CYCLE] * 100);
   18e46:	4b32      	ldr	r3, [pc, #200]	; (18f10 <main+0x1358>)
   18e48:	685a      	ldr	r2, [r3, #4]
   18e4a:	4b2e      	ldr	r3, [pc, #184]	; (18f04 <main+0x134c>)
   18e4c:	492e      	ldr	r1, [pc, #184]	; (18f08 <main+0x1350>)
   18e4e:	1c10      	adds	r0, r2, #0
   18e50:	4798      	blx	r3
   18e52:	1c03      	adds	r3, r0, #0
   18e54:	1c1a      	adds	r2, r3, #0
   18e56:	4b2d      	ldr	r3, [pc, #180]	; (18f0c <main+0x1354>)
   18e58:	1c10      	adds	r0, r2, #0
   18e5a:	4798      	blx	r3
   18e5c:	0003      	movs	r3, r0
   18e5e:	b2da      	uxtb	r2, r3
   18e60:	4b12      	ldr	r3, [pc, #72]	; (18eac <main+0x12f4>)
   18e62:	731a      	strb	r2, [r3, #12]
			// Analog Compass Cycle
			ble_write_buffer[13] = 0x34;
   18e64:	4b11      	ldr	r3, [pc, #68]	; (18eac <main+0x12f4>)
   18e66:	2234      	movs	r2, #52	; 0x34
   18e68:	735a      	strb	r2, [r3, #13]
			ble_write_buffer[14] = (uint8_t)(Brightness[MODE_ANALOG_COMPASS_CYCLE] * 100);
   18e6a:	4b29      	ldr	r3, [pc, #164]	; (18f10 <main+0x1358>)
   18e6c:	689a      	ldr	r2, [r3, #8]
   18e6e:	4b25      	ldr	r3, [pc, #148]	; (18f04 <main+0x134c>)
   18e70:	4925      	ldr	r1, [pc, #148]	; (18f08 <main+0x1350>)
   18e72:	1c10      	adds	r0, r2, #0
   18e74:	4798      	blx	r3
   18e76:	1c03      	adds	r3, r0, #0
   18e78:	1c1a      	adds	r2, r3, #0
   18e7a:	4b24      	ldr	r3, [pc, #144]	; (18f0c <main+0x1354>)
   18e7c:	1c10      	adds	r0, r2, #0
   18e7e:	4798      	blx	r3
   18e80:	0003      	movs	r3, r0
   18e82:	b2da      	uxtb	r2, r3
   18e84:	4b09      	ldr	r3, [pc, #36]	; (18eac <main+0x12f4>)
   18e86:	739a      	strb	r2, [r3, #14]
			// Analog Throttle Based
			ble_write_buffer[15] = 0x35;
   18e88:	4b08      	ldr	r3, [pc, #32]	; (18eac <main+0x12f4>)
   18e8a:	2235      	movs	r2, #53	; 0x35
   18e8c:	73da      	strb	r2, [r3, #15]
			ble_write_buffer[16] = (uint8_t)(RateSens[MODE_ANALOG_THROTTLE] * 100);
   18e8e:	4b1c      	ldr	r3, [pc, #112]	; (18f00 <main+0x1348>)
   18e90:	68da      	ldr	r2, [r3, #12]
   18e92:	4b1c      	ldr	r3, [pc, #112]	; (18f04 <main+0x134c>)
   18e94:	491c      	ldr	r1, [pc, #112]	; (18f08 <main+0x1350>)
   18e96:	1c10      	adds	r0, r2, #0
   18e98:	4798      	blx	r3
   18e9a:	1c03      	adds	r3, r0, #0
   18e9c:	1c1a      	adds	r2, r3, #0
   18e9e:	e039      	b.n	18f14 <main+0x135c>
   18ea0:	000063bd 	.word	0x000063bd
   18ea4:	00009fbd 	.word	0x00009fbd
   18ea8:	00009f65 	.word	0x00009f65
   18eac:	20000e50 	.word	0x20000e50
   18eb0:	20001ab8 	.word	0x20001ab8
   18eb4:	0001c759 	.word	0x0001c759
   18eb8:	0001bad1 	.word	0x0001bad1
   18ebc:	40590000 	.word	0x40590000
   18ec0:	00019e25 	.word	0x00019e25
   18ec4:	200006fc 	.word	0x200006fc
   18ec8:	2000044c 	.word	0x2000044c
   18ecc:	20000101 	.word	0x20000101
   18ed0:	2000044a 	.word	0x2000044a
   18ed4:	2000003d 	.word	0x2000003d
   18ed8:	200003ad 	.word	0x200003ad
   18edc:	200000d5 	.word	0x200000d5
   18ee0:	200003ae 	.word	0x200003ae
   18ee4:	200003af 	.word	0x200003af
   18ee8:	20001ad4 	.word	0x20001ad4
   18eec:	20000040 	.word	0x20000040
   18ef0:	0001abbd 	.word	0x0001abbd
   18ef4:	0001b269 	.word	0x0001b269
   18ef8:	cccccccd 	.word	0xcccccccd
   18efc:	40847acc 	.word	0x40847acc
   18f00:	2000004c 	.word	0x2000004c
   18f04:	0001a565 	.word	0x0001a565
   18f08:	42c80000 	.word	0x42c80000
   18f0c:	00019df5 	.word	0x00019df5
   18f10:	20000070 	.word	0x20000070
   18f14:	4bf4      	ldr	r3, [pc, #976]	; (192e8 <main+0x1730>)
   18f16:	1c10      	adds	r0, r2, #0
   18f18:	4798      	blx	r3
   18f1a:	0003      	movs	r3, r0
   18f1c:	b2da      	uxtb	r2, r3
   18f1e:	4bf3      	ldr	r3, [pc, #972]	; (192ec <main+0x1734>)
   18f20:	741a      	strb	r2, [r3, #16]
			ble_write_buffer[17] = (uint8_t)(Brightness[MODE_ANALOG_THROTTLE] * 100);
   18f22:	4bf3      	ldr	r3, [pc, #972]	; (192f0 <main+0x1738>)
   18f24:	68da      	ldr	r2, [r3, #12]
   18f26:	4bf3      	ldr	r3, [pc, #972]	; (192f4 <main+0x173c>)
   18f28:	49f3      	ldr	r1, [pc, #972]	; (192f8 <main+0x1740>)
   18f2a:	1c10      	adds	r0, r2, #0
   18f2c:	4798      	blx	r3
   18f2e:	1c03      	adds	r3, r0, #0
   18f30:	1c1a      	adds	r2, r3, #0
   18f32:	4bed      	ldr	r3, [pc, #948]	; (192e8 <main+0x1730>)
   18f34:	1c10      	adds	r0, r2, #0
   18f36:	4798      	blx	r3
   18f38:	0003      	movs	r3, r0
   18f3a:	b2da      	uxtb	r2, r3
   18f3c:	4beb      	ldr	r3, [pc, #940]	; (192ec <main+0x1734>)
   18f3e:	745a      	strb	r2, [r3, #17]
			// Analog RPM Based
			ble_write_buffer[18] = 0x36;
   18f40:	4bea      	ldr	r3, [pc, #936]	; (192ec <main+0x1734>)
   18f42:	2236      	movs	r2, #54	; 0x36
   18f44:	749a      	strb	r2, [r3, #18]
			ble_write_buffer[19] = (uint8_t)(RateSens[MODE_ANALOG_RPM_CYCLE] * 100);
   18f46:	4bed      	ldr	r3, [pc, #948]	; (192fc <main+0x1744>)
   18f48:	691a      	ldr	r2, [r3, #16]
   18f4a:	4bea      	ldr	r3, [pc, #936]	; (192f4 <main+0x173c>)
   18f4c:	49ea      	ldr	r1, [pc, #936]	; (192f8 <main+0x1740>)
   18f4e:	1c10      	adds	r0, r2, #0
   18f50:	4798      	blx	r3
   18f52:	1c03      	adds	r3, r0, #0
   18f54:	1c1a      	adds	r2, r3, #0
   18f56:	4be4      	ldr	r3, [pc, #912]	; (192e8 <main+0x1730>)
   18f58:	1c10      	adds	r0, r2, #0
   18f5a:	4798      	blx	r3
   18f5c:	0003      	movs	r3, r0
   18f5e:	b2da      	uxtb	r2, r3
   18f60:	4be2      	ldr	r3, [pc, #904]	; (192ec <main+0x1734>)
   18f62:	74da      	strb	r2, [r3, #19]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 20);
   18f64:	49e1      	ldr	r1, [pc, #900]	; (192ec <main+0x1734>)
   18f66:	4be6      	ldr	r3, [pc, #920]	; (19300 <main+0x1748>)
   18f68:	2214      	movs	r2, #20
   18f6a:	0018      	movs	r0, r3
   18f6c:	4be5      	ldr	r3, [pc, #916]	; (19304 <main+0x174c>)
   18f6e:	4798      	blx	r3
			
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   18f70:	46c0      	nop			; (mov r8, r8)
   18f72:	2310      	movs	r3, #16
   18f74:	18fb      	adds	r3, r7, r3
   18f76:	881b      	ldrh	r3, [r3, #0]
   18f78:	005b      	lsls	r3, r3, #1
   18f7a:	001a      	movs	r2, r3
   18f7c:	1d3b      	adds	r3, r7, #4
   18f7e:	0011      	movs	r1, r2
   18f80:	0018      	movs	r0, r3
   18f82:	4be1      	ldr	r3, [pc, #900]	; (19308 <main+0x1750>)
   18f84:	4798      	blx	r3
   18f86:	0003      	movs	r3, r0
   18f88:	001a      	movs	r2, r3
   18f8a:	2301      	movs	r3, #1
   18f8c:	4053      	eors	r3, r2
   18f8e:	b2db      	uxtb	r3, r3
   18f90:	2b00      	cmp	r3, #0
   18f92:	d1ee      	bne.n	18f72 <main+0x13ba>
			BLE_TX_TIME = millis();
   18f94:	4bdd      	ldr	r3, [pc, #884]	; (1930c <main+0x1754>)
   18f96:	4798      	blx	r3
   18f98:	0003      	movs	r3, r0
   18f9a:	607b      	str	r3, [r7, #4]

			// Analog X Accel Based
			ble_write_buffer[0] = 0x37;
   18f9c:	4bd3      	ldr	r3, [pc, #844]	; (192ec <main+0x1734>)
   18f9e:	2237      	movs	r2, #55	; 0x37
   18fa0:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(RateSens[MODE_ANALOG_X_ACCEL] * 100);
   18fa2:	4bd6      	ldr	r3, [pc, #856]	; (192fc <main+0x1744>)
   18fa4:	699a      	ldr	r2, [r3, #24]
   18fa6:	4bd3      	ldr	r3, [pc, #844]	; (192f4 <main+0x173c>)
   18fa8:	49d3      	ldr	r1, [pc, #844]	; (192f8 <main+0x1740>)
   18faa:	1c10      	adds	r0, r2, #0
   18fac:	4798      	blx	r3
   18fae:	1c03      	adds	r3, r0, #0
   18fb0:	1c1a      	adds	r2, r3, #0
   18fb2:	4bcd      	ldr	r3, [pc, #820]	; (192e8 <main+0x1730>)
   18fb4:	1c10      	adds	r0, r2, #0
   18fb6:	4798      	blx	r3
   18fb8:	0003      	movs	r3, r0
   18fba:	b2da      	uxtb	r2, r3
   18fbc:	4bcb      	ldr	r3, [pc, #812]	; (192ec <main+0x1734>)
   18fbe:	705a      	strb	r2, [r3, #1]
			// Analog Y Accel Based
			ble_write_buffer[2] = 0x38;
   18fc0:	4bca      	ldr	r3, [pc, #808]	; (192ec <main+0x1734>)
   18fc2:	2238      	movs	r2, #56	; 0x38
   18fc4:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(Brightness[MODE_ANALOG_Y_ACCEL] * 100);
   18fc6:	4bca      	ldr	r3, [pc, #808]	; (192f0 <main+0x1738>)
   18fc8:	69da      	ldr	r2, [r3, #28]
   18fca:	4bca      	ldr	r3, [pc, #808]	; (192f4 <main+0x173c>)
   18fcc:	49ca      	ldr	r1, [pc, #808]	; (192f8 <main+0x1740>)
   18fce:	1c10      	adds	r0, r2, #0
   18fd0:	4798      	blx	r3
   18fd2:	1c03      	adds	r3, r0, #0
   18fd4:	1c1a      	adds	r2, r3, #0
   18fd6:	4bc4      	ldr	r3, [pc, #784]	; (192e8 <main+0x1730>)
   18fd8:	1c10      	adds	r0, r2, #0
   18fda:	4798      	blx	r3
   18fdc:	0003      	movs	r3, r0
   18fde:	b2da      	uxtb	r2, r3
   18fe0:	4bc2      	ldr	r3, [pc, #776]	; (192ec <main+0x1734>)
   18fe2:	70da      	strb	r2, [r3, #3]
			// Analog Custom
			uint8_t color_bright_base = (ColorBase[MODE_ANALOG_CUSTOM] << 4) | BrightBase[MODE_ANALOG_CUSTOM];
   18fe4:	4bca      	ldr	r3, [pc, #808]	; (19310 <main+0x1758>)
   18fe6:	7a1b      	ldrb	r3, [r3, #8]
   18fe8:	011b      	lsls	r3, r3, #4
   18fea:	b25a      	sxtb	r2, r3
   18fec:	4bc9      	ldr	r3, [pc, #804]	; (19314 <main+0x175c>)
   18fee:	7a1b      	ldrb	r3, [r3, #8]
   18ff0:	b25b      	sxtb	r3, r3
   18ff2:	4313      	orrs	r3, r2
   18ff4:	b25a      	sxtb	r2, r3
   18ff6:	230a      	movs	r3, #10
   18ff8:	18fb      	adds	r3, r7, r3
   18ffa:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[4] = 0x39;
   18ffc:	4bbb      	ldr	r3, [pc, #748]	; (192ec <main+0x1734>)
   18ffe:	2239      	movs	r2, #57	; 0x39
   19000:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = color_bright_base;
   19002:	4bba      	ldr	r3, [pc, #744]	; (192ec <main+0x1734>)
   19004:	220a      	movs	r2, #10
   19006:	18ba      	adds	r2, r7, r2
   19008:	7812      	ldrb	r2, [r2, #0]
   1900a:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = RateBase[MODE_ANALOG_CUSTOM];
   1900c:	4bc2      	ldr	r3, [pc, #776]	; (19318 <main+0x1760>)
   1900e:	7a1a      	ldrb	r2, [r3, #8]
   19010:	4bb6      	ldr	r3, [pc, #728]	; (192ec <main+0x1734>)
   19012:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((float)Custom_RGB.LR / 655.35);
   19014:	4bc1      	ldr	r3, [pc, #772]	; (1931c <main+0x1764>)
   19016:	881a      	ldrh	r2, [r3, #0]
   19018:	4bc1      	ldr	r3, [pc, #772]	; (19320 <main+0x1768>)
   1901a:	0010      	movs	r0, r2
   1901c:	4798      	blx	r3
   1901e:	1c02      	adds	r2, r0, #0
   19020:	4bc0      	ldr	r3, [pc, #768]	; (19324 <main+0x176c>)
   19022:	1c10      	adds	r0, r2, #0
   19024:	4798      	blx	r3
   19026:	4cc0      	ldr	r4, [pc, #768]	; (19328 <main+0x1770>)
   19028:	4ac0      	ldr	r2, [pc, #768]	; (1932c <main+0x1774>)
   1902a:	4bc1      	ldr	r3, [pc, #772]	; (19330 <main+0x1778>)
   1902c:	47a0      	blx	r4
   1902e:	0003      	movs	r3, r0
   19030:	000c      	movs	r4, r1
   19032:	0019      	movs	r1, r3
   19034:	0022      	movs	r2, r4
   19036:	4bbf      	ldr	r3, [pc, #764]	; (19334 <main+0x177c>)
   19038:	0008      	movs	r0, r1
   1903a:	0011      	movs	r1, r2
   1903c:	4798      	blx	r3
   1903e:	0003      	movs	r3, r0
   19040:	b2da      	uxtb	r2, r3
   19042:	4baa      	ldr	r3, [pc, #680]	; (192ec <main+0x1734>)
   19044:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((float)Custom_RGB.LG / 655.35);
   19046:	4bb5      	ldr	r3, [pc, #724]	; (1931c <main+0x1764>)
   19048:	885a      	ldrh	r2, [r3, #2]
   1904a:	4bb5      	ldr	r3, [pc, #724]	; (19320 <main+0x1768>)
   1904c:	0010      	movs	r0, r2
   1904e:	4798      	blx	r3
   19050:	1c02      	adds	r2, r0, #0
   19052:	4bb4      	ldr	r3, [pc, #720]	; (19324 <main+0x176c>)
   19054:	1c10      	adds	r0, r2, #0
   19056:	4798      	blx	r3
   19058:	4cb3      	ldr	r4, [pc, #716]	; (19328 <main+0x1770>)
   1905a:	4ab4      	ldr	r2, [pc, #720]	; (1932c <main+0x1774>)
   1905c:	4bb4      	ldr	r3, [pc, #720]	; (19330 <main+0x1778>)
   1905e:	47a0      	blx	r4
   19060:	0003      	movs	r3, r0
   19062:	000c      	movs	r4, r1
   19064:	0019      	movs	r1, r3
   19066:	0022      	movs	r2, r4
   19068:	4bb2      	ldr	r3, [pc, #712]	; (19334 <main+0x177c>)
   1906a:	0008      	movs	r0, r1
   1906c:	0011      	movs	r1, r2
   1906e:	4798      	blx	r3
   19070:	0003      	movs	r3, r0
   19072:	b2da      	uxtb	r2, r3
   19074:	4b9d      	ldr	r3, [pc, #628]	; (192ec <main+0x1734>)
   19076:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (uint8_t)((float)Custom_RGB.LB / 655.35);
   19078:	4ba8      	ldr	r3, [pc, #672]	; (1931c <main+0x1764>)
   1907a:	889a      	ldrh	r2, [r3, #4]
   1907c:	4ba8      	ldr	r3, [pc, #672]	; (19320 <main+0x1768>)
   1907e:	0010      	movs	r0, r2
   19080:	4798      	blx	r3
   19082:	1c02      	adds	r2, r0, #0
   19084:	4ba7      	ldr	r3, [pc, #668]	; (19324 <main+0x176c>)
   19086:	1c10      	adds	r0, r2, #0
   19088:	4798      	blx	r3
   1908a:	4ca7      	ldr	r4, [pc, #668]	; (19328 <main+0x1770>)
   1908c:	4aa7      	ldr	r2, [pc, #668]	; (1932c <main+0x1774>)
   1908e:	4ba8      	ldr	r3, [pc, #672]	; (19330 <main+0x1778>)
   19090:	47a0      	blx	r4
   19092:	0003      	movs	r3, r0
   19094:	000c      	movs	r4, r1
   19096:	0019      	movs	r1, r3
   19098:	0022      	movs	r2, r4
   1909a:	4ba6      	ldr	r3, [pc, #664]	; (19334 <main+0x177c>)
   1909c:	0008      	movs	r0, r1
   1909e:	0011      	movs	r1, r2
   190a0:	4798      	blx	r3
   190a2:	0003      	movs	r3, r0
   190a4:	b2da      	uxtb	r2, r3
   190a6:	4b91      	ldr	r3, [pc, #580]	; (192ec <main+0x1734>)
   190a8:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (uint8_t)((float)Custom_RGB.RR / 655.35);
   190aa:	4b9c      	ldr	r3, [pc, #624]	; (1931c <main+0x1764>)
   190ac:	88da      	ldrh	r2, [r3, #6]
   190ae:	4b9c      	ldr	r3, [pc, #624]	; (19320 <main+0x1768>)
   190b0:	0010      	movs	r0, r2
   190b2:	4798      	blx	r3
   190b4:	1c02      	adds	r2, r0, #0
   190b6:	4b9b      	ldr	r3, [pc, #620]	; (19324 <main+0x176c>)
   190b8:	1c10      	adds	r0, r2, #0
   190ba:	4798      	blx	r3
   190bc:	4c9a      	ldr	r4, [pc, #616]	; (19328 <main+0x1770>)
   190be:	4a9b      	ldr	r2, [pc, #620]	; (1932c <main+0x1774>)
   190c0:	4b9b      	ldr	r3, [pc, #620]	; (19330 <main+0x1778>)
   190c2:	47a0      	blx	r4
   190c4:	0003      	movs	r3, r0
   190c6:	000c      	movs	r4, r1
   190c8:	0019      	movs	r1, r3
   190ca:	0022      	movs	r2, r4
   190cc:	4b99      	ldr	r3, [pc, #612]	; (19334 <main+0x177c>)
   190ce:	0008      	movs	r0, r1
   190d0:	0011      	movs	r1, r2
   190d2:	4798      	blx	r3
   190d4:	0003      	movs	r3, r0
   190d6:	b2da      	uxtb	r2, r3
   190d8:	4b84      	ldr	r3, [pc, #528]	; (192ec <main+0x1734>)
   190da:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (uint8_t)((float)Custom_RGB.RG / 655.35);
   190dc:	4b8f      	ldr	r3, [pc, #572]	; (1931c <main+0x1764>)
   190de:	891a      	ldrh	r2, [r3, #8]
   190e0:	4b8f      	ldr	r3, [pc, #572]	; (19320 <main+0x1768>)
   190e2:	0010      	movs	r0, r2
   190e4:	4798      	blx	r3
   190e6:	1c02      	adds	r2, r0, #0
   190e8:	4b8e      	ldr	r3, [pc, #568]	; (19324 <main+0x176c>)
   190ea:	1c10      	adds	r0, r2, #0
   190ec:	4798      	blx	r3
   190ee:	4c8e      	ldr	r4, [pc, #568]	; (19328 <main+0x1770>)
   190f0:	4a8e      	ldr	r2, [pc, #568]	; (1932c <main+0x1774>)
   190f2:	4b8f      	ldr	r3, [pc, #572]	; (19330 <main+0x1778>)
   190f4:	47a0      	blx	r4
   190f6:	0003      	movs	r3, r0
   190f8:	000c      	movs	r4, r1
   190fa:	0019      	movs	r1, r3
   190fc:	0022      	movs	r2, r4
   190fe:	4b8d      	ldr	r3, [pc, #564]	; (19334 <main+0x177c>)
   19100:	0008      	movs	r0, r1
   19102:	0011      	movs	r1, r2
   19104:	4798      	blx	r3
   19106:	0003      	movs	r3, r0
   19108:	b2da      	uxtb	r2, r3
   1910a:	4b78      	ldr	r3, [pc, #480]	; (192ec <main+0x1734>)
   1910c:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = (uint8_t)((float)Custom_RGB.RB / 655.35);
   1910e:	4b83      	ldr	r3, [pc, #524]	; (1931c <main+0x1764>)
   19110:	895a      	ldrh	r2, [r3, #10]
   19112:	4b83      	ldr	r3, [pc, #524]	; (19320 <main+0x1768>)
   19114:	0010      	movs	r0, r2
   19116:	4798      	blx	r3
   19118:	1c02      	adds	r2, r0, #0
   1911a:	4b82      	ldr	r3, [pc, #520]	; (19324 <main+0x176c>)
   1911c:	1c10      	adds	r0, r2, #0
   1911e:	4798      	blx	r3
   19120:	4c81      	ldr	r4, [pc, #516]	; (19328 <main+0x1770>)
   19122:	4a82      	ldr	r2, [pc, #520]	; (1932c <main+0x1774>)
   19124:	4b82      	ldr	r3, [pc, #520]	; (19330 <main+0x1778>)
   19126:	47a0      	blx	r4
   19128:	0003      	movs	r3, r0
   1912a:	000c      	movs	r4, r1
   1912c:	0019      	movs	r1, r3
   1912e:	0022      	movs	r2, r4
   19130:	4b80      	ldr	r3, [pc, #512]	; (19334 <main+0x177c>)
   19132:	0008      	movs	r0, r1
   19134:	0011      	movs	r1, r2
   19136:	4798      	blx	r3
   19138:	0003      	movs	r3, r0
   1913a:	b2da      	uxtb	r2, r3
   1913c:	4b6b      	ldr	r3, [pc, #428]	; (192ec <main+0x1734>)
   1913e:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = (uint8_t)(RateSens[MODE_ANALOG_CUSTOM] * 100);
   19140:	4b6e      	ldr	r3, [pc, #440]	; (192fc <main+0x1744>)
   19142:	6a1a      	ldr	r2, [r3, #32]
   19144:	4b6b      	ldr	r3, [pc, #428]	; (192f4 <main+0x173c>)
   19146:	496c      	ldr	r1, [pc, #432]	; (192f8 <main+0x1740>)
   19148:	1c10      	adds	r0, r2, #0
   1914a:	4798      	blx	r3
   1914c:	1c03      	adds	r3, r0, #0
   1914e:	1c1a      	adds	r2, r3, #0
   19150:	4b65      	ldr	r3, [pc, #404]	; (192e8 <main+0x1730>)
   19152:	1c10      	adds	r0, r2, #0
   19154:	4798      	blx	r3
   19156:	0003      	movs	r3, r0
   19158:	b2da      	uxtb	r2, r3
   1915a:	4b64      	ldr	r3, [pc, #400]	; (192ec <main+0x1734>)
   1915c:	735a      	strb	r2, [r3, #13]
			ble_write_buffer[14] = (uint8_t)(Brightness[MODE_ANALOG_CUSTOM] * 100);
   1915e:	4b64      	ldr	r3, [pc, #400]	; (192f0 <main+0x1738>)
   19160:	6a1a      	ldr	r2, [r3, #32]
   19162:	4b64      	ldr	r3, [pc, #400]	; (192f4 <main+0x173c>)
   19164:	4964      	ldr	r1, [pc, #400]	; (192f8 <main+0x1740>)
   19166:	1c10      	adds	r0, r2, #0
   19168:	4798      	blx	r3
   1916a:	1c03      	adds	r3, r0, #0
   1916c:	1c1a      	adds	r2, r3, #0
   1916e:	4b5e      	ldr	r3, [pc, #376]	; (192e8 <main+0x1730>)
   19170:	1c10      	adds	r0, r2, #0
   19172:	4798      	blx	r3
   19174:	0003      	movs	r3, r0
   19176:	b2da      	uxtb	r2, r3
   19178:	4b5c      	ldr	r3, [pc, #368]	; (192ec <main+0x1734>)
   1917a:	739a      	strb	r2, [r3, #14]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 15);
   1917c:	495b      	ldr	r1, [pc, #364]	; (192ec <main+0x1734>)
   1917e:	4b60      	ldr	r3, [pc, #384]	; (19300 <main+0x1748>)
   19180:	220f      	movs	r2, #15
   19182:	0018      	movs	r0, r3
   19184:	4b5f      	ldr	r3, [pc, #380]	; (19304 <main+0x174c>)
   19186:	4798      	blx	r3
			
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   19188:	46c0      	nop			; (mov r8, r8)
   1918a:	2310      	movs	r3, #16
   1918c:	18fb      	adds	r3, r7, r3
   1918e:	881b      	ldrh	r3, [r3, #0]
   19190:	005b      	lsls	r3, r3, #1
   19192:	001a      	movs	r2, r3
   19194:	1d3b      	adds	r3, r7, #4
   19196:	0011      	movs	r1, r2
   19198:	0018      	movs	r0, r3
   1919a:	4b5b      	ldr	r3, [pc, #364]	; (19308 <main+0x1750>)
   1919c:	4798      	blx	r3
   1919e:	0003      	movs	r3, r0
   191a0:	001a      	movs	r2, r3
   191a2:	2301      	movs	r3, #1
   191a4:	4053      	eors	r3, r2
   191a6:	b2db      	uxtb	r3, r3
   191a8:	2b00      	cmp	r3, #0
   191aa:	d1ee      	bne.n	1918a <main+0x15d2>
			BLE_TX_TIME = millis();
   191ac:	4b57      	ldr	r3, [pc, #348]	; (1930c <main+0x1754>)
   191ae:	4798      	blx	r3
   191b0:	0003      	movs	r3, r0
   191b2:	607b      	str	r3, [r7, #4]

			// Digital Static
			ble_write_buffer[0] = 0x3A;
   191b4:	4b4d      	ldr	r3, [pc, #308]	; (192ec <main+0x1734>)
   191b6:	223a      	movs	r2, #58	; 0x3a
   191b8:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(Digital_Static_Zoom);
   191ba:	4b5f      	ldr	r3, [pc, #380]	; (19338 <main+0x1780>)
   191bc:	781a      	ldrb	r2, [r3, #0]
   191be:	4b4b      	ldr	r3, [pc, #300]	; (192ec <main+0x1734>)
   191c0:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)(Digital_Static_Shift);
   191c2:	4b5e      	ldr	r3, [pc, #376]	; (1933c <main+0x1784>)
   191c4:	781a      	ldrb	r2, [r3, #0]
   191c6:	4b49      	ldr	r3, [pc, #292]	; (192ec <main+0x1734>)
   191c8:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(Digital_Static_Brightness);
   191ca:	4b5d      	ldr	r3, [pc, #372]	; (19340 <main+0x1788>)
   191cc:	781a      	ldrb	r2, [r3, #0]
   191ce:	4b47      	ldr	r3, [pc, #284]	; (192ec <main+0x1734>)
   191d0:	70da      	strb	r2, [r3, #3]
			// Digital Skittles
			ble_write_buffer[4] = 0x3B;
   191d2:	4b46      	ldr	r3, [pc, #280]	; (192ec <main+0x1734>)
   191d4:	223b      	movs	r2, #59	; 0x3b
   191d6:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)(Digital_Skittles_Brightness);
   191d8:	4b5a      	ldr	r3, [pc, #360]	; (19344 <main+0x178c>)
   191da:	781a      	ldrb	r2, [r3, #0]
   191dc:	4b43      	ldr	r3, [pc, #268]	; (192ec <main+0x1734>)
   191de:	715a      	strb	r2, [r3, #5]
			// Digital Cycle
			ble_write_buffer[6] = 0x3C;
   191e0:	4b42      	ldr	r3, [pc, #264]	; (192ec <main+0x1734>)
   191e2:	223c      	movs	r2, #60	; 0x3c
   191e4:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)(Digital_Cycle_Zoom);
   191e6:	4b58      	ldr	r3, [pc, #352]	; (19348 <main+0x1790>)
   191e8:	781a      	ldrb	r2, [r3, #0]
   191ea:	4b40      	ldr	r3, [pc, #256]	; (192ec <main+0x1734>)
   191ec:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)(Digital_Cycle_Rate);
   191ee:	4b57      	ldr	r3, [pc, #348]	; (1934c <main+0x1794>)
   191f0:	781a      	ldrb	r2, [r3, #0]
   191f2:	4b3e      	ldr	r3, [pc, #248]	; (192ec <main+0x1734>)
   191f4:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (uint8_t)(Digital_Cycle_Brightness);
   191f6:	4b56      	ldr	r3, [pc, #344]	; (19350 <main+0x1798>)
   191f8:	781a      	ldrb	r2, [r3, #0]
   191fa:	4b3c      	ldr	r3, [pc, #240]	; (192ec <main+0x1734>)
   191fc:	725a      	strb	r2, [r3, #9]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 10);
   191fe:	493b      	ldr	r1, [pc, #236]	; (192ec <main+0x1734>)
   19200:	4b3f      	ldr	r3, [pc, #252]	; (19300 <main+0x1748>)
   19202:	220a      	movs	r2, #10
   19204:	0018      	movs	r0, r3
   19206:	4b3f      	ldr	r3, [pc, #252]	; (19304 <main+0x174c>)
   19208:	4798      	blx	r3
			
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   1920a:	46c0      	nop			; (mov r8, r8)
   1920c:	2310      	movs	r3, #16
   1920e:	18fb      	adds	r3, r7, r3
   19210:	881b      	ldrh	r3, [r3, #0]
   19212:	005b      	lsls	r3, r3, #1
   19214:	001a      	movs	r2, r3
   19216:	1d3b      	adds	r3, r7, #4
   19218:	0011      	movs	r1, r2
   1921a:	0018      	movs	r0, r3
   1921c:	4b3a      	ldr	r3, [pc, #232]	; (19308 <main+0x1750>)
   1921e:	4798      	blx	r3
   19220:	0003      	movs	r3, r0
   19222:	001a      	movs	r2, r3
   19224:	2301      	movs	r3, #1
   19226:	4053      	eors	r3, r2
   19228:	b2db      	uxtb	r3, r3
   1922a:	2b00      	cmp	r3, #0
   1922c:	d1ee      	bne.n	1920c <main+0x1654>
			BLE_TX_TIME = millis();
   1922e:	4b37      	ldr	r3, [pc, #220]	; (1930c <main+0x1754>)
   19230:	4798      	blx	r3
   19232:	0003      	movs	r3, r0
   19234:	607b      	str	r3, [r7, #4]

			// Digital Compass
			ble_write_buffer[0] = 0x3D;
   19236:	4b2d      	ldr	r3, [pc, #180]	; (192ec <main+0x1734>)
   19238:	223d      	movs	r2, #61	; 0x3d
   1923a:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(Digital_Compass_Brightness);
   1923c:	4b45      	ldr	r3, [pc, #276]	; (19354 <main+0x179c>)
   1923e:	781a      	ldrb	r2, [r3, #0]
   19240:	4b2a      	ldr	r3, [pc, #168]	; (192ec <main+0x1734>)
   19242:	705a      	strb	r2, [r3, #1]
			// Digital Throttle
			ble_write_buffer[2] = 0x3E;
   19244:	4b29      	ldr	r3, [pc, #164]	; (192ec <main+0x1734>)
   19246:	223e      	movs	r2, #62	; 0x3e
   19248:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(Digital_Throttle_Zoom);
   1924a:	4b43      	ldr	r3, [pc, #268]	; (19358 <main+0x17a0>)
   1924c:	781a      	ldrb	r2, [r3, #0]
   1924e:	4b27      	ldr	r3, [pc, #156]	; (192ec <main+0x1734>)
   19250:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)(Digital_Throttle_Shift);
   19252:	4b42      	ldr	r3, [pc, #264]	; (1935c <main+0x17a4>)
   19254:	781a      	ldrb	r2, [r3, #0]
   19256:	4b25      	ldr	r3, [pc, #148]	; (192ec <main+0x1734>)
   19258:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)(Digital_Throttle_Sens);
   1925a:	4b41      	ldr	r3, [pc, #260]	; (19360 <main+0x17a8>)
   1925c:	781a      	ldrb	r2, [r3, #0]
   1925e:	4b23      	ldr	r3, [pc, #140]	; (192ec <main+0x1734>)
   19260:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)(Digital_Throttle_Brightness);
   19262:	4b40      	ldr	r3, [pc, #256]	; (19364 <main+0x17ac>)
   19264:	781a      	ldrb	r2, [r3, #0]
   19266:	4b21      	ldr	r3, [pc, #132]	; (192ec <main+0x1734>)
   19268:	719a      	strb	r2, [r3, #6]
			// Digital RPM
			ble_write_buffer[7] = 0x3F;
   1926a:	4b20      	ldr	r3, [pc, #128]	; (192ec <main+0x1734>)
   1926c:	223f      	movs	r2, #63	; 0x3f
   1926e:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)(Digital_RPM_Zoom);
   19270:	4b3d      	ldr	r3, [pc, #244]	; (19368 <main+0x17b0>)
   19272:	781a      	ldrb	r2, [r3, #0]
   19274:	4b1d      	ldr	r3, [pc, #116]	; (192ec <main+0x1734>)
   19276:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (uint8_t)(Digital_RPM_Rate);
   19278:	4b3c      	ldr	r3, [pc, #240]	; (1936c <main+0x17b4>)
   1927a:	781a      	ldrb	r2, [r3, #0]
   1927c:	4b1b      	ldr	r3, [pc, #108]	; (192ec <main+0x1734>)
   1927e:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (uint8_t)(Digital_RPM_Brightness);
   19280:	4b3b      	ldr	r3, [pc, #236]	; (19370 <main+0x17b8>)
   19282:	781a      	ldrb	r2, [r3, #0]
   19284:	4b19      	ldr	r3, [pc, #100]	; (192ec <main+0x1734>)
   19286:	729a      	strb	r2, [r3, #10]
			// Analog Shuffled Modes
			ble_write_buffer[11] = 0x40;
   19288:	4b18      	ldr	r3, [pc, #96]	; (192ec <main+0x1734>)
   1928a:	2240      	movs	r2, #64	; 0x40
   1928c:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = SHUFFLE_ENABLED;
   1928e:	4b39      	ldr	r3, [pc, #228]	; (19374 <main+0x17bc>)
   19290:	781b      	ldrb	r3, [r3, #0]
   19292:	001a      	movs	r2, r3
   19294:	4b15      	ldr	r3, [pc, #84]	; (192ec <main+0x1734>)
   19296:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = (shuffled_analog_modes & 0xFF);
   19298:	4b37      	ldr	r3, [pc, #220]	; (19378 <main+0x17c0>)
   1929a:	881b      	ldrh	r3, [r3, #0]
   1929c:	b2da      	uxtb	r2, r3
   1929e:	4b13      	ldr	r3, [pc, #76]	; (192ec <main+0x1734>)
   192a0:	735a      	strb	r2, [r3, #13]
			ble_write_buffer[14] = (shuffled_analog_modes & 0xFF00) >> 8;
   192a2:	4b35      	ldr	r3, [pc, #212]	; (19378 <main+0x17c0>)
   192a4:	881b      	ldrh	r3, [r3, #0]
   192a6:	0a1b      	lsrs	r3, r3, #8
   192a8:	b29b      	uxth	r3, r3
   192aa:	b2da      	uxtb	r2, r3
   192ac:	4b0f      	ldr	r3, [pc, #60]	; (192ec <main+0x1734>)
   192ae:	739a      	strb	r2, [r3, #14]
			// Digital Shuffled Modes
			ble_write_buffer[15] = (shuffled_digital_modes & 0xFF);
   192b0:	4b32      	ldr	r3, [pc, #200]	; (1937c <main+0x17c4>)
   192b2:	881b      	ldrh	r3, [r3, #0]
   192b4:	b2da      	uxtb	r2, r3
   192b6:	4b0d      	ldr	r3, [pc, #52]	; (192ec <main+0x1734>)
   192b8:	73da      	strb	r2, [r3, #15]
			ble_write_buffer[16] = (shuffled_digital_modes & 0xFF00) >> 8;
   192ba:	4b30      	ldr	r3, [pc, #192]	; (1937c <main+0x17c4>)
   192bc:	881b      	ldrh	r3, [r3, #0]
   192be:	0a1b      	lsrs	r3, r3, #8
   192c0:	b29b      	uxth	r3, r3
   192c2:	b2da      	uxtb	r2, r3
   192c4:	4b09      	ldr	r3, [pc, #36]	; (192ec <main+0x1734>)
   192c6:	741a      	strb	r2, [r3, #16]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 17);
   192c8:	4908      	ldr	r1, [pc, #32]	; (192ec <main+0x1734>)
   192ca:	4b0d      	ldr	r3, [pc, #52]	; (19300 <main+0x1748>)
   192cc:	2211      	movs	r2, #17
   192ce:	0018      	movs	r0, r3
   192d0:	4b0c      	ldr	r3, [pc, #48]	; (19304 <main+0x174c>)
   192d2:	4798      	blx	r3

			SEND_LED_CHARS = 0;
   192d4:	4b2a      	ldr	r3, [pc, #168]	; (19380 <main+0x17c8>)
   192d6:	2200      	movs	r2, #0
   192d8:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   192da:	4b2a      	ldr	r3, [pc, #168]	; (19384 <main+0x17cc>)
   192dc:	2201      	movs	r2, #1
   192de:	701a      	strb	r2, [r3, #0]
	}
		

		//////////////////////////   Handle Orientation Request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ORIENTAION_CONFIG)
   192e0:	4b29      	ldr	r3, [pc, #164]	; (19388 <main+0x17d0>)
   192e2:	781b      	ldrb	r3, [r3, #0]
   192e4:	e052      	b.n	1938c <main+0x17d4>
   192e6:	46c0      	nop			; (mov r8, r8)
   192e8:	00019df5 	.word	0x00019df5
   192ec:	20000e50 	.word	0x20000e50
   192f0:	20000070 	.word	0x20000070
   192f4:	0001a565 	.word	0x0001a565
   192f8:	42c80000 	.word	0x42c80000
   192fc:	2000004c 	.word	0x2000004c
   19300:	200006fc 	.word	0x200006fc
   19304:	000063bd 	.word	0x000063bd
   19308:	00009fbd 	.word	0x00009fbd
   1930c:	00009f65 	.word	0x00009f65
   19310:	20000094 	.word	0x20000094
   19314:	200000a0 	.word	0x200000a0
   19318:	200000ac 	.word	0x200000ac
   1931c:	200000c4 	.word	0x200000c4
   19320:	0001abbd 	.word	0x0001abbd
   19324:	0001c759 	.word	0x0001c759
   19328:	0001b269 	.word	0x0001b269
   1932c:	cccccccd 	.word	0xcccccccd
   19330:	40847acc 	.word	0x40847acc
   19334:	00019e25 	.word	0x00019e25
   19338:	200000b5 	.word	0x200000b5
   1933c:	200000b6 	.word	0x200000b6
   19340:	200000b7 	.word	0x200000b7
   19344:	200000b8 	.word	0x200000b8
   19348:	200000b9 	.word	0x200000b9
   1934c:	200000ba 	.word	0x200000ba
   19350:	200000bb 	.word	0x200000bb
   19354:	200000bc 	.word	0x200000bc
   19358:	200000bd 	.word	0x200000bd
   1935c:	200000be 	.word	0x200000be
   19360:	200000bf 	.word	0x200000bf
   19364:	200000c0 	.word	0x200000c0
   19368:	200000c1 	.word	0x200000c1
   1936c:	200000c2 	.word	0x200000c2
   19370:	200000c3 	.word	0x200000c3
   19374:	200003a6 	.word	0x200003a6
   19378:	200003a8 	.word	0x200003a8
   1937c:	200003aa 	.word	0x200003aa
   19380:	2000044a 	.word	0x2000044a
   19384:	20000101 	.word	0x20000101
   19388:	2000044d 	.word	0x2000044d
   1938c:	2b00      	cmp	r3, #0
   1938e:	d02c      	beq.n	193ea <main+0x1832>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   19390:	46c0      	nop			; (mov r8, r8)
   19392:	2310      	movs	r3, #16
   19394:	18fb      	adds	r3, r7, r3
   19396:	881b      	ldrh	r3, [r3, #0]
   19398:	005b      	lsls	r3, r3, #1
   1939a:	001a      	movs	r2, r3
   1939c:	1d3b      	adds	r3, r7, #4
   1939e:	0011      	movs	r1, r2
   193a0:	0018      	movs	r0, r3
   193a2:	4bec      	ldr	r3, [pc, #944]	; (19754 <main+0x1b9c>)
   193a4:	4798      	blx	r3
   193a6:	0003      	movs	r3, r0
   193a8:	001a      	movs	r2, r3
   193aa:	2301      	movs	r3, #1
   193ac:	4053      	eors	r3, r2
   193ae:	b2db      	uxtb	r3, r3
   193b0:	2b00      	cmp	r3, #0
   193b2:	d1ee      	bne.n	19392 <main+0x17da>
			BLE_TX_TIME = millis();
   193b4:	4be8      	ldr	r3, [pc, #928]	; (19758 <main+0x1ba0>)
   193b6:	4798      	blx	r3
   193b8:	0003      	movs	r3, r0
   193ba:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_ORIENTATION_CONFIG;//0x71;
   193bc:	4be7      	ldr	r3, [pc, #924]	; (1975c <main+0x1ba4>)
   193be:	2271      	movs	r2, #113	; 0x71
   193c0:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ORIENTATION[0]; // Connectors Orientation
   193c2:	4be7      	ldr	r3, [pc, #924]	; (19760 <main+0x1ba8>)
   193c4:	781a      	ldrb	r2, [r3, #0]
   193c6:	4be5      	ldr	r3, [pc, #916]	; (1975c <main+0x1ba4>)
   193c8:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = ORIENTATION[1]; // Power Orientation
   193ca:	4be5      	ldr	r3, [pc, #916]	; (19760 <main+0x1ba8>)
   193cc:	785a      	ldrb	r2, [r3, #1]
   193ce:	4be3      	ldr	r3, [pc, #908]	; (1975c <main+0x1ba4>)
   193d0:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   193d2:	49e2      	ldr	r1, [pc, #904]	; (1975c <main+0x1ba4>)
   193d4:	4be3      	ldr	r3, [pc, #908]	; (19764 <main+0x1bac>)
   193d6:	2203      	movs	r2, #3
   193d8:	0018      	movs	r0, r3
   193da:	4be3      	ldr	r3, [pc, #908]	; (19768 <main+0x1bb0>)
   193dc:	4798      	blx	r3


			SEND_ORIENTAION_CONFIG = 0;
   193de:	4be3      	ldr	r3, [pc, #908]	; (1976c <main+0x1bb4>)
   193e0:	2200      	movs	r2, #0
   193e2:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   193e4:	4be2      	ldr	r3, [pc, #904]	; (19770 <main+0x1bb8>)
   193e6:	2201      	movs	r2, #1
   193e8:	701a      	strb	r2, [r3, #0]
		}


		///////////////////////////   Handle Controls Request   ///////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_CONTROLS_CONFIG)
   193ea:	4be2      	ldr	r3, [pc, #904]	; (19774 <main+0x1bbc>)
   193ec:	781b      	ldrb	r3, [r3, #0]
   193ee:	2b00      	cmp	r3, #0
   193f0:	d062      	beq.n	194b8 <main+0x1900>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   193f2:	46c0      	nop			; (mov r8, r8)
   193f4:	2310      	movs	r3, #16
   193f6:	18fb      	adds	r3, r7, r3
   193f8:	881b      	ldrh	r3, [r3, #0]
   193fa:	005b      	lsls	r3, r3, #1
   193fc:	001a      	movs	r2, r3
   193fe:	1d3b      	adds	r3, r7, #4
   19400:	0011      	movs	r1, r2
   19402:	0018      	movs	r0, r3
   19404:	4bd3      	ldr	r3, [pc, #844]	; (19754 <main+0x1b9c>)
   19406:	4798      	blx	r3
   19408:	0003      	movs	r3, r0
   1940a:	001a      	movs	r2, r3
   1940c:	2301      	movs	r3, #1
   1940e:	4053      	eors	r3, r2
   19410:	b2db      	uxtb	r3, r3
   19412:	2b00      	cmp	r3, #0
   19414:	d1ee      	bne.n	193f4 <main+0x183c>
			BLE_TX_TIME = millis();
   19416:	4bd0      	ldr	r3, [pc, #832]	; (19758 <main+0x1ba0>)
   19418:	4798      	blx	r3
   1941a:	0003      	movs	r3, r0
   1941c:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_CONTROLS_CONFIG;//0x81;
   1941e:	4bcf      	ldr	r3, [pc, #828]	; (1975c <main+0x1ba4>)
   19420:	2281      	movs	r2, #129	; 0x81
   19422:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)((AUX_ENABLED << 7) | (TURN_ENABLED << 6) | auxControlType);
   19424:	4bd4      	ldr	r3, [pc, #848]	; (19778 <main+0x1bc0>)
   19426:	781b      	ldrb	r3, [r3, #0]
   19428:	01db      	lsls	r3, r3, #7
   1942a:	b25a      	sxtb	r2, r3
   1942c:	4bd3      	ldr	r3, [pc, #844]	; (1977c <main+0x1bc4>)
   1942e:	781b      	ldrb	r3, [r3, #0]
   19430:	019b      	lsls	r3, r3, #6
   19432:	b25b      	sxtb	r3, r3
   19434:	4313      	orrs	r3, r2
   19436:	b25a      	sxtb	r2, r3
   19438:	4bd1      	ldr	r3, [pc, #836]	; (19780 <main+0x1bc8>)
   1943a:	781b      	ldrb	r3, [r3, #0]
   1943c:	b25b      	sxtb	r3, r3
   1943e:	4313      	orrs	r3, r2
   19440:	b25b      	sxtb	r3, r3
   19442:	b2da      	uxtb	r2, r3
   19444:	4bc5      	ldr	r3, [pc, #788]	; (1975c <main+0x1ba4>)
   19446:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)auxTimedDuration;
   19448:	4bce      	ldr	r3, [pc, #824]	; (19784 <main+0x1bcc>)
   1944a:	781a      	ldrb	r2, [r3, #0]
   1944c:	4bc3      	ldr	r3, [pc, #780]	; (1975c <main+0x1ba4>)
   1944e:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)((single_aux_control << 4) | single_all_control);
   19450:	4bcd      	ldr	r3, [pc, #820]	; (19788 <main+0x1bd0>)
   19452:	781b      	ldrb	r3, [r3, #0]
   19454:	011b      	lsls	r3, r3, #4
   19456:	b25a      	sxtb	r2, r3
   19458:	4bcc      	ldr	r3, [pc, #816]	; (1978c <main+0x1bd4>)
   1945a:	781b      	ldrb	r3, [r3, #0]
   1945c:	b25b      	sxtb	r3, r3
   1945e:	4313      	orrs	r3, r2
   19460:	b25b      	sxtb	r3, r3
   19462:	b2da      	uxtb	r2, r3
   19464:	4bbd      	ldr	r3, [pc, #756]	; (1975c <main+0x1ba4>)
   19466:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)((single_head_control << 4) | single_side_control);
   19468:	4bc9      	ldr	r3, [pc, #804]	; (19790 <main+0x1bd8>)
   1946a:	781b      	ldrb	r3, [r3, #0]
   1946c:	011b      	lsls	r3, r3, #4
   1946e:	b25a      	sxtb	r2, r3
   19470:	4bc8      	ldr	r3, [pc, #800]	; (19794 <main+0x1bdc>)
   19472:	781b      	ldrb	r3, [r3, #0]
   19474:	b25b      	sxtb	r3, r3
   19476:	4313      	orrs	r3, r2
   19478:	b25b      	sxtb	r3, r3
   1947a:	b2da      	uxtb	r2, r3
   1947c:	4bb7      	ldr	r3, [pc, #732]	; (1975c <main+0x1ba4>)
   1947e:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)((single_down_control << 4) | single_up_control);
   19480:	4bc5      	ldr	r3, [pc, #788]	; (19798 <main+0x1be0>)
   19482:	781b      	ldrb	r3, [r3, #0]
   19484:	011b      	lsls	r3, r3, #4
   19486:	b25a      	sxtb	r2, r3
   19488:	4bc4      	ldr	r3, [pc, #784]	; (1979c <main+0x1be4>)
   1948a:	781b      	ldrb	r3, [r3, #0]
   1948c:	b25b      	sxtb	r3, r3
   1948e:	4313      	orrs	r3, r2
   19490:	b25b      	sxtb	r3, r3
   19492:	b2da      	uxtb	r2, r3
   19494:	4bb1      	ldr	r3, [pc, #708]	; (1975c <main+0x1ba4>)
   19496:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)single_brights_control;
   19498:	4bc1      	ldr	r3, [pc, #772]	; (197a0 <main+0x1be8>)
   1949a:	781a      	ldrb	r2, [r3, #0]
   1949c:	4baf      	ldr	r3, [pc, #700]	; (1975c <main+0x1ba4>)
   1949e:	719a      	strb	r2, [r3, #6]
			//ble_write_buffer[6] = (uint8_t)((dual_aux_control << 4) | dual_all_control);
			//ble_write_buffer[7] = (uint8_t)((dual_head_control << 4) | dual_side_control);
			//ble_write_buffer[8] = (uint8_t)((dual_down_control << 4) | dual_up_control);
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 7);
   194a0:	49ae      	ldr	r1, [pc, #696]	; (1975c <main+0x1ba4>)
   194a2:	4bb0      	ldr	r3, [pc, #704]	; (19764 <main+0x1bac>)
   194a4:	2207      	movs	r2, #7
   194a6:	0018      	movs	r0, r3
   194a8:	4baf      	ldr	r3, [pc, #700]	; (19768 <main+0x1bb0>)
   194aa:	4798      	blx	r3

			SEND_CONTROLS_CONFIG = 0;
   194ac:	4bb1      	ldr	r3, [pc, #708]	; (19774 <main+0x1bbc>)
   194ae:	2200      	movs	r2, #0
   194b0:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   194b2:	4baf      	ldr	r3, [pc, #700]	; (19770 <main+0x1bb8>)
   194b4:	2201      	movs	r2, #1
   194b6:	701a      	strb	r2, [r3, #0]
		}


		/////////////////////////   Handle Remote Config Request   ////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_REMOTE_CONFIG)
   194b8:	4bba      	ldr	r3, [pc, #744]	; (197a4 <main+0x1bec>)
   194ba:	781b      	ldrb	r3, [r3, #0]
   194bc:	2b00      	cmp	r3, #0
   194be:	d034      	beq.n	1952a <main+0x1972>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   194c0:	46c0      	nop			; (mov r8, r8)
   194c2:	2310      	movs	r3, #16
   194c4:	18fb      	adds	r3, r7, r3
   194c6:	881b      	ldrh	r3, [r3, #0]
   194c8:	005b      	lsls	r3, r3, #1
   194ca:	001a      	movs	r2, r3
   194cc:	1d3b      	adds	r3, r7, #4
   194ce:	0011      	movs	r1, r2
   194d0:	0018      	movs	r0, r3
   194d2:	4ba0      	ldr	r3, [pc, #640]	; (19754 <main+0x1b9c>)
   194d4:	4798      	blx	r3
   194d6:	0003      	movs	r3, r0
   194d8:	001a      	movs	r2, r3
   194da:	2301      	movs	r3, #1
   194dc:	4053      	eors	r3, r2
   194de:	b2db      	uxtb	r3, r3
   194e0:	2b00      	cmp	r3, #0
   194e2:	d1ee      	bne.n	194c2 <main+0x190a>
			BLE_TX_TIME = millis();
   194e4:	4b9c      	ldr	r3, [pc, #624]	; (19758 <main+0x1ba0>)
   194e6:	4798      	blx	r3
   194e8:	0003      	movs	r3, r0
   194ea:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_REMOTE_CONFIG;//0x72;
   194ec:	4b9b      	ldr	r3, [pc, #620]	; (1975c <main+0x1ba4>)
   194ee:	2272      	movs	r2, #114	; 0x72
   194f0:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)((remote_type << 4) | button_type);
   194f2:	4bad      	ldr	r3, [pc, #692]	; (197a8 <main+0x1bf0>)
   194f4:	781b      	ldrb	r3, [r3, #0]
   194f6:	011b      	lsls	r3, r3, #4
   194f8:	b25a      	sxtb	r2, r3
   194fa:	4bac      	ldr	r3, [pc, #688]	; (197ac <main+0x1bf4>)
   194fc:	781b      	ldrb	r3, [r3, #0]
   194fe:	b25b      	sxtb	r3, r3
   19500:	4313      	orrs	r3, r2
   19502:	b25b      	sxtb	r3, r3
   19504:	b2da      	uxtb	r2, r3
   19506:	4b95      	ldr	r3, [pc, #596]	; (1975c <main+0x1ba4>)
   19508:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)(deadzone);
   1950a:	4ba9      	ldr	r3, [pc, #676]	; (197b0 <main+0x1bf8>)
   1950c:	781a      	ldrb	r2, [r3, #0]
   1950e:	4b93      	ldr	r3, [pc, #588]	; (1975c <main+0x1ba4>)
   19510:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   19512:	4992      	ldr	r1, [pc, #584]	; (1975c <main+0x1ba4>)
   19514:	4b93      	ldr	r3, [pc, #588]	; (19764 <main+0x1bac>)
   19516:	2203      	movs	r2, #3
   19518:	0018      	movs	r0, r3
   1951a:	4b93      	ldr	r3, [pc, #588]	; (19768 <main+0x1bb0>)
   1951c:	4798      	blx	r3

			SEND_REMOTE_CONFIG = 0;
   1951e:	4ba1      	ldr	r3, [pc, #644]	; (197a4 <main+0x1bec>)
   19520:	2200      	movs	r2, #0
   19522:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   19524:	4b92      	ldr	r3, [pc, #584]	; (19770 <main+0x1bb8>)
   19526:	2201      	movs	r2, #1
   19528:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle ESC Config Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ESC_CONFIG)
   1952a:	4ba2      	ldr	r3, [pc, #648]	; (197b4 <main+0x1bfc>)
   1952c:	781b      	ldrb	r3, [r3, #0]
   1952e:	2b00      	cmp	r3, #0
   19530:	d034      	beq.n	1959c <main+0x19e4>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   19532:	46c0      	nop			; (mov r8, r8)
   19534:	2310      	movs	r3, #16
   19536:	18fb      	adds	r3, r7, r3
   19538:	881b      	ldrh	r3, [r3, #0]
   1953a:	005b      	lsls	r3, r3, #1
   1953c:	001a      	movs	r2, r3
   1953e:	1d3b      	adds	r3, r7, #4
   19540:	0011      	movs	r1, r2
   19542:	0018      	movs	r0, r3
   19544:	4b83      	ldr	r3, [pc, #524]	; (19754 <main+0x1b9c>)
   19546:	4798      	blx	r3
   19548:	0003      	movs	r3, r0
   1954a:	001a      	movs	r2, r3
   1954c:	2301      	movs	r3, #1
   1954e:	4053      	eors	r3, r2
   19550:	b2db      	uxtb	r3, r3
   19552:	2b00      	cmp	r3, #0
   19554:	d1ee      	bne.n	19534 <main+0x197c>
			BLE_TX_TIME = millis();
   19556:	4b80      	ldr	r3, [pc, #512]	; (19758 <main+0x1ba0>)
   19558:	4798      	blx	r3
   1955a:	0003      	movs	r3, r0
   1955c:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_ESC_CONFIG;//0x73;
   1955e:	4b7f      	ldr	r3, [pc, #508]	; (1975c <main+0x1ba4>)
   19560:	2273      	movs	r2, #115	; 0x73
   19562:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(esc_fw);
   19564:	4b94      	ldr	r3, [pc, #592]	; (197b8 <main+0x1c00>)
   19566:	781a      	ldrb	r2, [r3, #0]
   19568:	4b7c      	ldr	r3, [pc, #496]	; (1975c <main+0x1ba4>)
   1956a:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)((esc_comms << 4) | UART_baud);
   1956c:	4b93      	ldr	r3, [pc, #588]	; (197bc <main+0x1c04>)
   1956e:	781b      	ldrb	r3, [r3, #0]
   19570:	011b      	lsls	r3, r3, #4
   19572:	b25a      	sxtb	r2, r3
   19574:	4b92      	ldr	r3, [pc, #584]	; (197c0 <main+0x1c08>)
   19576:	781b      	ldrb	r3, [r3, #0]
   19578:	b25b      	sxtb	r3, r3
   1957a:	4313      	orrs	r3, r2
   1957c:	b25b      	sxtb	r3, r3
   1957e:	b2da      	uxtb	r2, r3
   19580:	4b76      	ldr	r3, [pc, #472]	; (1975c <main+0x1ba4>)
   19582:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   19584:	4975      	ldr	r1, [pc, #468]	; (1975c <main+0x1ba4>)
   19586:	4b77      	ldr	r3, [pc, #476]	; (19764 <main+0x1bac>)
   19588:	2203      	movs	r2, #3
   1958a:	0018      	movs	r0, r3
   1958c:	4b76      	ldr	r3, [pc, #472]	; (19768 <main+0x1bb0>)
   1958e:	4798      	blx	r3

			SEND_ESC_CONFIG = 0;
   19590:	4b88      	ldr	r3, [pc, #544]	; (197b4 <main+0x1bfc>)
   19592:	2200      	movs	r2, #0
   19594:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   19596:	4b76      	ldr	r3, [pc, #472]	; (19770 <main+0x1bb8>)
   19598:	2201      	movs	r2, #1
   1959a:	701a      	strb	r2, [r3, #0]
		}
		

		//////////////////////////   Handle Lights Config Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_Lights_CONFIG)
   1959c:	4b89      	ldr	r3, [pc, #548]	; (197c4 <main+0x1c0c>)
   1959e:	781b      	ldrb	r3, [r3, #0]
   195a0:	2b00      	cmp	r3, #0
   195a2:	d05f      	beq.n	19664 <main+0x1aac>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   195a4:	46c0      	nop			; (mov r8, r8)
   195a6:	2310      	movs	r3, #16
   195a8:	18fb      	adds	r3, r7, r3
   195aa:	881b      	ldrh	r3, [r3, #0]
   195ac:	005b      	lsls	r3, r3, #1
   195ae:	001a      	movs	r2, r3
   195b0:	1d3b      	adds	r3, r7, #4
   195b2:	0011      	movs	r1, r2
   195b4:	0018      	movs	r0, r3
   195b6:	4b67      	ldr	r3, [pc, #412]	; (19754 <main+0x1b9c>)
   195b8:	4798      	blx	r3
   195ba:	0003      	movs	r3, r0
   195bc:	001a      	movs	r2, r3
   195be:	2301      	movs	r3, #1
   195c0:	4053      	eors	r3, r2
   195c2:	b2db      	uxtb	r3, r3
   195c4:	2b00      	cmp	r3, #0
   195c6:	d1ee      	bne.n	195a6 <main+0x19ee>
			BLE_TX_TIME = millis();
   195c8:	4b63      	ldr	r3, [pc, #396]	; (19758 <main+0x1ba0>)
   195ca:	4798      	blx	r3
   195cc:	0003      	movs	r3, r0
   195ce:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_LIGHTS_CONFIG;//0x75;
   195d0:	4b62      	ldr	r3, [pc, #392]	; (1975c <main+0x1ba4>)
   195d2:	2275      	movs	r2, #117	; 0x75
   195d4:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(RGB_led_type << 4) | brake_light_mode;
   195d6:	4b7c      	ldr	r3, [pc, #496]	; (197c8 <main+0x1c10>)
   195d8:	781b      	ldrb	r3, [r3, #0]
   195da:	011b      	lsls	r3, r3, #4
   195dc:	b2da      	uxtb	r2, r3
   195de:	4b7b      	ldr	r3, [pc, #492]	; (197cc <main+0x1c14>)
   195e0:	781b      	ldrb	r3, [r3, #0]
   195e2:	4313      	orrs	r3, r2
   195e4:	b2da      	uxtb	r2, r3
   195e6:	4b5d      	ldr	r3, [pc, #372]	; (1975c <main+0x1ba4>)
   195e8:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)(deadzone);
   195ea:	4b71      	ldr	r3, [pc, #452]	; (197b0 <main+0x1bf8>)
   195ec:	781a      	ldrb	r2, [r3, #0]
   195ee:	4b5b      	ldr	r3, [pc, #364]	; (1975c <main+0x1ba4>)
   195f0:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(led_num);
   195f2:	4b77      	ldr	r3, [pc, #476]	; (197d0 <main+0x1c18>)
   195f4:	781a      	ldrb	r2, [r3, #0]
   195f6:	4b59      	ldr	r3, [pc, #356]	; (1975c <main+0x1ba4>)
   195f8:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)(SYNC_RGB << 7 | BRAKE_ALWAYS_ON << 6 | DEFAULT_STATE << 5 | BRIGHTS_ENABLED << 4 | STANDBY_ENABLED << 3 | SHUFFLE_ENABLED << 2);
   195fa:	4b76      	ldr	r3, [pc, #472]	; (197d4 <main+0x1c1c>)
   195fc:	781b      	ldrb	r3, [r3, #0]
   195fe:	01db      	lsls	r3, r3, #7
   19600:	b25a      	sxtb	r2, r3
   19602:	4b75      	ldr	r3, [pc, #468]	; (197d8 <main+0x1c20>)
   19604:	781b      	ldrb	r3, [r3, #0]
   19606:	019b      	lsls	r3, r3, #6
   19608:	b25b      	sxtb	r3, r3
   1960a:	4313      	orrs	r3, r2
   1960c:	b25a      	sxtb	r2, r3
   1960e:	4b73      	ldr	r3, [pc, #460]	; (197dc <main+0x1c24>)
   19610:	781b      	ldrb	r3, [r3, #0]
   19612:	015b      	lsls	r3, r3, #5
   19614:	b25b      	sxtb	r3, r3
   19616:	4313      	orrs	r3, r2
   19618:	b25a      	sxtb	r2, r3
   1961a:	4b71      	ldr	r3, [pc, #452]	; (197e0 <main+0x1c28>)
   1961c:	781b      	ldrb	r3, [r3, #0]
   1961e:	011b      	lsls	r3, r3, #4
   19620:	b25b      	sxtb	r3, r3
   19622:	4313      	orrs	r3, r2
   19624:	b25a      	sxtb	r2, r3
   19626:	4b6f      	ldr	r3, [pc, #444]	; (197e4 <main+0x1c2c>)
   19628:	781b      	ldrb	r3, [r3, #0]
   1962a:	00db      	lsls	r3, r3, #3
   1962c:	b25b      	sxtb	r3, r3
   1962e:	4313      	orrs	r3, r2
   19630:	b25a      	sxtb	r2, r3
   19632:	4b6d      	ldr	r3, [pc, #436]	; (197e8 <main+0x1c30>)
   19634:	781b      	ldrb	r3, [r3, #0]
   19636:	009b      	lsls	r3, r3, #2
   19638:	b25b      	sxtb	r3, r3
   1963a:	4313      	orrs	r3, r2
   1963c:	b25b      	sxtb	r3, r3
   1963e:	b2da      	uxtb	r2, r3
   19640:	4b46      	ldr	r3, [pc, #280]	; (1975c <main+0x1ba4>)
   19642:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)(lowbeam_level);
   19644:	4b69      	ldr	r3, [pc, #420]	; (197ec <main+0x1c34>)
   19646:	781a      	ldrb	r2, [r3, #0]
   19648:	4b44      	ldr	r3, [pc, #272]	; (1975c <main+0x1ba4>)
   1964a:	715a      	strb	r2, [r3, #5]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 6);
   1964c:	4943      	ldr	r1, [pc, #268]	; (1975c <main+0x1ba4>)
   1964e:	4b45      	ldr	r3, [pc, #276]	; (19764 <main+0x1bac>)
   19650:	2206      	movs	r2, #6
   19652:	0018      	movs	r0, r3
   19654:	4b44      	ldr	r3, [pc, #272]	; (19768 <main+0x1bb0>)
   19656:	4798      	blx	r3

			SEND_Lights_CONFIG = 0;
   19658:	4b5a      	ldr	r3, [pc, #360]	; (197c4 <main+0x1c0c>)
   1965a:	2200      	movs	r2, #0
   1965c:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   1965e:	4b44      	ldr	r3, [pc, #272]	; (19770 <main+0x1bb8>)
   19660:	2201      	movs	r2, #1
   19662:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle FW Read Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_TTL_FW_HW)
   19664:	4b62      	ldr	r3, [pc, #392]	; (197f0 <main+0x1c38>)
   19666:	781b      	ldrb	r3, [r3, #0]
   19668:	2b00      	cmp	r3, #0
   1966a:	d050      	beq.n	1970e <main+0x1b56>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   1966c:	46c0      	nop			; (mov r8, r8)
   1966e:	2310      	movs	r3, #16
   19670:	18fb      	adds	r3, r7, r3
   19672:	881b      	ldrh	r3, [r3, #0]
   19674:	005b      	lsls	r3, r3, #1
   19676:	001a      	movs	r2, r3
   19678:	1d3b      	adds	r3, r7, #4
   1967a:	0011      	movs	r1, r2
   1967c:	0018      	movs	r0, r3
   1967e:	4b35      	ldr	r3, [pc, #212]	; (19754 <main+0x1b9c>)
   19680:	4798      	blx	r3
   19682:	0003      	movs	r3, r0
   19684:	001a      	movs	r2, r3
   19686:	2301      	movs	r3, #1
   19688:	4053      	eors	r3, r2
   1968a:	b2db      	uxtb	r3, r3
   1968c:	2b00      	cmp	r3, #0
   1968e:	d1ee      	bne.n	1966e <main+0x1ab6>
			BLE_TX_TIME = millis();
   19690:	4b31      	ldr	r3, [pc, #196]	; (19758 <main+0x1ba0>)
   19692:	4798      	blx	r3
   19694:	0003      	movs	r3, r0
   19696:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_TTL_FW_HW;//0x74;
   19698:	4b30      	ldr	r3, [pc, #192]	; (1975c <main+0x1ba4>)
   1969a:	2274      	movs	r2, #116	; 0x74
   1969c:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(TTL_FW%100 & 0x00FF);
   1969e:	4b55      	ldr	r3, [pc, #340]	; (197f4 <main+0x1c3c>)
   196a0:	881a      	ldrh	r2, [r3, #0]
   196a2:	4b55      	ldr	r3, [pc, #340]	; (197f8 <main+0x1c40>)
   196a4:	2164      	movs	r1, #100	; 0x64
   196a6:	0010      	movs	r0, r2
   196a8:	4798      	blx	r3
   196aa:	000b      	movs	r3, r1
   196ac:	b29b      	uxth	r3, r3
   196ae:	b2da      	uxtb	r2, r3
   196b0:	4b2a      	ldr	r3, [pc, #168]	; (1975c <main+0x1ba4>)
   196b2:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)(TTL_FW/100 & 0x00FF);
   196b4:	4b4f      	ldr	r3, [pc, #316]	; (197f4 <main+0x1c3c>)
   196b6:	881a      	ldrh	r2, [r3, #0]
   196b8:	4b50      	ldr	r3, [pc, #320]	; (197fc <main+0x1c44>)
   196ba:	2164      	movs	r1, #100	; 0x64
   196bc:	0010      	movs	r0, r2
   196be:	4798      	blx	r3
   196c0:	0003      	movs	r3, r0
   196c2:	b29b      	uxth	r3, r3
   196c4:	b2da      	uxtb	r2, r3
   196c6:	4b25      	ldr	r3, [pc, #148]	; (1975c <main+0x1ba4>)
   196c8:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(HW_VER%100 & 0x00FF);
   196ca:	4b4d      	ldr	r3, [pc, #308]	; (19800 <main+0x1c48>)
   196cc:	881a      	ldrh	r2, [r3, #0]
   196ce:	4b4a      	ldr	r3, [pc, #296]	; (197f8 <main+0x1c40>)
   196d0:	2164      	movs	r1, #100	; 0x64
   196d2:	0010      	movs	r0, r2
   196d4:	4798      	blx	r3
   196d6:	000b      	movs	r3, r1
   196d8:	b29b      	uxth	r3, r3
   196da:	b2da      	uxtb	r2, r3
   196dc:	4b1f      	ldr	r3, [pc, #124]	; (1975c <main+0x1ba4>)
   196de:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)(HW_VER/100 & 0x00FF);
   196e0:	4b47      	ldr	r3, [pc, #284]	; (19800 <main+0x1c48>)
   196e2:	881a      	ldrh	r2, [r3, #0]
   196e4:	4b45      	ldr	r3, [pc, #276]	; (197fc <main+0x1c44>)
   196e6:	2164      	movs	r1, #100	; 0x64
   196e8:	0010      	movs	r0, r2
   196ea:	4798      	blx	r3
   196ec:	0003      	movs	r3, r0
   196ee:	b29b      	uxth	r3, r3
   196f0:	b2da      	uxtb	r2, r3
   196f2:	4b1a      	ldr	r3, [pc, #104]	; (1975c <main+0x1ba4>)
   196f4:	711a      	strb	r2, [r3, #4]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 5);
   196f6:	4919      	ldr	r1, [pc, #100]	; (1975c <main+0x1ba4>)
   196f8:	4b1a      	ldr	r3, [pc, #104]	; (19764 <main+0x1bac>)
   196fa:	2205      	movs	r2, #5
   196fc:	0018      	movs	r0, r3
   196fe:	4b1a      	ldr	r3, [pc, #104]	; (19768 <main+0x1bb0>)
   19700:	4798      	blx	r3

			SEND_TTL_FW_HW = 0;
   19702:	4b3b      	ldr	r3, [pc, #236]	; (197f0 <main+0x1c38>)
   19704:	2200      	movs	r2, #0
   19706:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   19708:	4b19      	ldr	r3, [pc, #100]	; (19770 <main+0x1bb8>)
   1970a:	2201      	movs	r2, #1
   1970c:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle Output Test request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(TEST_TTL_OUTPUTS)
   1970e:	4b3d      	ldr	r3, [pc, #244]	; (19804 <main+0x1c4c>)
   19710:	781b      	ldrb	r3, [r3, #0]
   19712:	2b00      	cmp	r3, #0
   19714:	d007      	beq.n	19726 <main+0x1b6e>
		{
			testOutputs();
   19716:	4b3c      	ldr	r3, [pc, #240]	; (19808 <main+0x1c50>)
   19718:	4798      	blx	r3

			TEST_TTL_OUTPUTS = 0;
   1971a:	4b3a      	ldr	r3, [pc, #232]	; (19804 <main+0x1c4c>)
   1971c:	2200      	movs	r2, #0
   1971e:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   19720:	4b13      	ldr	r3, [pc, #76]	; (19770 <main+0x1bb8>)
   19722:	2201      	movs	r2, #1
   19724:	701a      	strb	r2, [r3, #0]
		}


		////////////////////   Handle ESC Auto Detect Setting Request   ///////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ESC_DETECTION)
   19726:	4b39      	ldr	r3, [pc, #228]	; (1980c <main+0x1c54>)
   19728:	781b      	ldrb	r3, [r3, #0]
   1972a:	2b00      	cmp	r3, #0
   1972c:	d100      	bne.n	19730 <main+0x1b78>
   1972e:	e089      	b.n	19844 <main+0x1c8c>
		{
			while(!check_timer_expired(&BLE_TX_TIME, BLE_TX_DELAY*2)){}
   19730:	46c0      	nop			; (mov r8, r8)
   19732:	2310      	movs	r3, #16
   19734:	18fb      	adds	r3, r7, r3
   19736:	881b      	ldrh	r3, [r3, #0]
   19738:	005b      	lsls	r3, r3, #1
   1973a:	001a      	movs	r2, r3
   1973c:	1d3b      	adds	r3, r7, #4
   1973e:	0011      	movs	r1, r2
   19740:	0018      	movs	r0, r3
   19742:	4b04      	ldr	r3, [pc, #16]	; (19754 <main+0x1b9c>)
   19744:	4798      	blx	r3
   19746:	0003      	movs	r3, r0
   19748:	001a      	movs	r2, r3
   1974a:	2301      	movs	r3, #1
   1974c:	4053      	eors	r3, r2
   1974e:	b2db      	uxtb	r3, r3
   19750:	e05e      	b.n	19810 <main+0x1c58>
   19752:	46c0      	nop			; (mov r8, r8)
   19754:	00009fbd 	.word	0x00009fbd
   19758:	00009f65 	.word	0x00009f65
   1975c:	20000e50 	.word	0x20000e50
   19760:	20000008 	.word	0x20000008
   19764:	200006fc 	.word	0x200006fc
   19768:	000063bd 	.word	0x000063bd
   1976c:	2000044d 	.word	0x2000044d
   19770:	20000101 	.word	0x20000101
   19774:	2000044e 	.word	0x2000044e
   19778:	200003e6 	.word	0x200003e6
   1977c:	200003e7 	.word	0x200003e7
   19780:	200003ea 	.word	0x200003ea
   19784:	200003eb 	.word	0x200003eb
   19788:	200003ec 	.word	0x200003ec
   1978c:	200003ed 	.word	0x200003ed
   19790:	200003ee 	.word	0x200003ee
   19794:	200003ef 	.word	0x200003ef
   19798:	200003f1 	.word	0x200003f1
   1979c:	200003f0 	.word	0x200003f0
   197a0:	200003f2 	.word	0x200003f2
   197a4:	2000044f 	.word	0x2000044f
   197a8:	200003d1 	.word	0x200003d1
   197ac:	200003d2 	.word	0x200003d2
   197b0:	200000e4 	.word	0x200000e4
   197b4:	20000450 	.word	0x20000450
   197b8:	200000e3 	.word	0x200000e3
   197bc:	200003cf 	.word	0x200003cf
   197c0:	200003d0 	.word	0x200003d0
   197c4:	20000451 	.word	0x20000451
   197c8:	20001ad4 	.word	0x20001ad4
   197cc:	200003a2 	.word	0x200003a2
   197d0:	200000e0 	.word	0x200000e0
   197d4:	200000d2 	.word	0x200000d2
   197d8:	200000d3 	.word	0x200000d3
   197dc:	200003a3 	.word	0x200003a3
   197e0:	200003a4 	.word	0x200003a4
   197e4:	200003a5 	.word	0x200003a5
   197e8:	200003a6 	.word	0x200003a6
   197ec:	200000d4 	.word	0x200000d4
   197f0:	20000452 	.word	0x20000452
   197f4:	20000004 	.word	0x20000004
   197f8:	00019ad1 	.word	0x00019ad1
   197fc:	000199c5 	.word	0x000199c5
   19800:	20000002 	.word	0x20000002
   19804:	20000454 	.word	0x20000454
   19808:	0000e6d1 	.word	0x0000e6d1
   1980c:	20000455 	.word	0x20000455
   19810:	2b00      	cmp	r3, #0
   19812:	d18e      	bne.n	19732 <main+0x1b7a>
			BLE_TX_TIME = millis();
   19814:	4b12      	ldr	r3, [pc, #72]	; (19860 <main+0x1ca8>)
   19816:	4798      	blx	r3
   19818:	0003      	movs	r3, r0
   1981a:	607b      	str	r3, [r7, #4]

			// Global LED Settings
			ble_write_buffer[0] = BLE_ESC_AUTO_DETECT;//0x78;
   1981c:	4b11      	ldr	r3, [pc, #68]	; (19864 <main+0x1cac>)
   1981e:	2278      	movs	r2, #120	; 0x78
   19820:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(AUTO_DETECT_ESC);
   19822:	4b11      	ldr	r3, [pc, #68]	; (19868 <main+0x1cb0>)
   19824:	781b      	ldrb	r3, [r3, #0]
   19826:	001a      	movs	r2, r3
   19828:	4b0e      	ldr	r3, [pc, #56]	; (19864 <main+0x1cac>)
   1982a:	705a      	strb	r2, [r3, #1]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 2);
   1982c:	490d      	ldr	r1, [pc, #52]	; (19864 <main+0x1cac>)
   1982e:	4b0f      	ldr	r3, [pc, #60]	; (1986c <main+0x1cb4>)
   19830:	2202      	movs	r2, #2
   19832:	0018      	movs	r0, r3
   19834:	4b0e      	ldr	r3, [pc, #56]	; (19870 <main+0x1cb8>)
   19836:	4798      	blx	r3

			SEND_ESC_DETECTION = 0;
   19838:	4b0e      	ldr	r3, [pc, #56]	; (19874 <main+0x1cbc>)
   1983a:	2200      	movs	r2, #0
   1983c:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   1983e:	4b0e      	ldr	r3, [pc, #56]	; (19878 <main+0x1cc0>)
   19840:	2201      	movs	r2, #1
   19842:	701a      	strb	r2, [r3, #0]
		}
		

		////////////////////////////////   LED Controls   /////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		HandleUserInput();
   19844:	4b0d      	ldr	r3, [pc, #52]	; (1987c <main+0x1cc4>)
   19846:	4798      	blx	r3


		/////////////////////////////////   App Remote   //////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		HandleAppRemote();
   19848:	4b0d      	ldr	r3, [pc, #52]	; (19880 <main+0x1cc8>)
   1984a:	4798      	blx	r3

		
		//////////////////////////////////   LED MODES   //////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		thermal_throttle();
   1984c:	4b0d      	ldr	r3, [pc, #52]	; (19884 <main+0x1ccc>)
   1984e:	4798      	blx	r3
		SideLights();
   19850:	4b0d      	ldr	r3, [pc, #52]	; (19888 <main+0x1cd0>)
   19852:	4798      	blx	r3
		HeadLight();
   19854:	4b0d      	ldr	r3, [pc, #52]	; (1988c <main+0x1cd4>)
   19856:	4798      	blx	r3
		BrakeLight();
   19858:	4b0d      	ldr	r3, [pc, #52]	; (19890 <main+0x1cd8>)
   1985a:	4798      	blx	r3
		if(port_pin_get_input_level(BOOT_BTN)==false)
   1985c:	f7fe fa67 	bl	17d2e <main+0x176>
   19860:	00009f65 	.word	0x00009f65
   19864:	20000e50 	.word	0x20000e50
   19868:	20000100 	.word	0x20000100
   1986c:	200006fc 	.word	0x200006fc
   19870:	000063bd 	.word	0x000063bd
   19874:	20000455 	.word	0x20000455
   19878:	20000101 	.word	0x20000101
   1987c:	000154d5 	.word	0x000154d5
   19880:	00015d41 	.word	0x00015d41
   19884:	0000f50d 	.word	0x0000f50d
   19888:	0000dd85 	.word	0x0000dd85
   1988c:	0000dc69 	.word	0x0000dc69
   19890:	0000d339 	.word	0x0000d339

00019894 <ldexpf>:
   19894:	b570      	push	{r4, r5, r6, lr}
   19896:	1c04      	adds	r4, r0, #0
   19898:	000d      	movs	r5, r1
   1989a:	f000 f889 	bl	199b0 <finitef>
   1989e:	2800      	cmp	r0, #0
   198a0:	d005      	beq.n	198ae <ldexpf+0x1a>
   198a2:	2100      	movs	r1, #0
   198a4:	1c20      	adds	r0, r4, #0
   198a6:	f000 fa4d 	bl	19d44 <__aeabi_fcmpeq>
   198aa:	2800      	cmp	r0, #0
   198ac:	d001      	beq.n	198b2 <ldexpf+0x1e>
   198ae:	1c20      	adds	r0, r4, #0
   198b0:	bd70      	pop	{r4, r5, r6, pc}
   198b2:	1c20      	adds	r0, r4, #0
   198b4:	0029      	movs	r1, r5
   198b6:	f000 f811 	bl	198dc <scalbnf>
   198ba:	1c04      	adds	r4, r0, #0
   198bc:	f000 f878 	bl	199b0 <finitef>
   198c0:	2800      	cmp	r0, #0
   198c2:	d005      	beq.n	198d0 <ldexpf+0x3c>
   198c4:	2100      	movs	r1, #0
   198c6:	1c20      	adds	r0, r4, #0
   198c8:	f000 fa3c 	bl	19d44 <__aeabi_fcmpeq>
   198cc:	2800      	cmp	r0, #0
   198ce:	d0ee      	beq.n	198ae <ldexpf+0x1a>
   198d0:	f003 f83c 	bl	1c94c <__errno>
   198d4:	2322      	movs	r3, #34	; 0x22
   198d6:	6003      	str	r3, [r0, #0]
   198d8:	e7e9      	b.n	198ae <ldexpf+0x1a>
   198da:	46c0      	nop			; (mov r8, r8)

000198dc <scalbnf>:
   198dc:	0043      	lsls	r3, r0, #1
   198de:	b570      	push	{r4, r5, r6, lr}
   198e0:	1c02      	adds	r2, r0, #0
   198e2:	000c      	movs	r4, r1
   198e4:	0005      	movs	r5, r0
   198e6:	0859      	lsrs	r1, r3, #1
   198e8:	d00f      	beq.n	1990a <scalbnf+0x2e>
   198ea:	4e27      	ldr	r6, [pc, #156]	; (19988 <scalbnf+0xac>)
   198ec:	42b1      	cmp	r1, r6
   198ee:	d80d      	bhi.n	1990c <scalbnf+0x30>
   198f0:	4826      	ldr	r0, [pc, #152]	; (1998c <scalbnf+0xb0>)
   198f2:	4281      	cmp	r1, r0
   198f4:	d90e      	bls.n	19914 <scalbnf+0x38>
   198f6:	0e1b      	lsrs	r3, r3, #24
   198f8:	191b      	adds	r3, r3, r4
   198fa:	2bfe      	cmp	r3, #254	; 0xfe
   198fc:	dc2a      	bgt.n	19954 <scalbnf+0x78>
   198fe:	2b00      	cmp	r3, #0
   19900:	dd16      	ble.n	19930 <scalbnf+0x54>
   19902:	4823      	ldr	r0, [pc, #140]	; (19990 <scalbnf+0xb4>)
   19904:	05db      	lsls	r3, r3, #23
   19906:	4028      	ands	r0, r5
   19908:	4318      	orrs	r0, r3
   1990a:	bd70      	pop	{r4, r5, r6, pc}
   1990c:	1c01      	adds	r1, r0, #0
   1990e:	f000 faa7 	bl	19e60 <__aeabi_fadd>
   19912:	e7fa      	b.n	1990a <scalbnf+0x2e>
   19914:	2198      	movs	r1, #152	; 0x98
   19916:	1c10      	adds	r0, r2, #0
   19918:	05c9      	lsls	r1, r1, #23
   1991a:	f000 fe23 	bl	1a564 <__aeabi_fmul>
   1991e:	4b1d      	ldr	r3, [pc, #116]	; (19994 <scalbnf+0xb8>)
   19920:	1c02      	adds	r2, r0, #0
   19922:	429c      	cmp	r4, r3
   19924:	db12      	blt.n	1994c <scalbnf+0x70>
   19926:	0043      	lsls	r3, r0, #1
   19928:	0e1b      	lsrs	r3, r3, #24
   1992a:	0005      	movs	r5, r0
   1992c:	3b19      	subs	r3, #25
   1992e:	e7e3      	b.n	198f8 <scalbnf+0x1c>
   19930:	0019      	movs	r1, r3
   19932:	3116      	adds	r1, #22
   19934:	da16      	bge.n	19964 <scalbnf+0x88>
   19936:	4b18      	ldr	r3, [pc, #96]	; (19998 <scalbnf+0xbc>)
   19938:	1c11      	adds	r1, r2, #0
   1993a:	429c      	cmp	r4, r3
   1993c:	dd1c      	ble.n	19978 <scalbnf+0x9c>
   1993e:	4817      	ldr	r0, [pc, #92]	; (1999c <scalbnf+0xc0>)
   19940:	f000 f830 	bl	199a4 <copysignf>
   19944:	4915      	ldr	r1, [pc, #84]	; (1999c <scalbnf+0xc0>)
   19946:	f000 fe0d 	bl	1a564 <__aeabi_fmul>
   1994a:	e7de      	b.n	1990a <scalbnf+0x2e>
   1994c:	4914      	ldr	r1, [pc, #80]	; (199a0 <scalbnf+0xc4>)
   1994e:	f000 fe09 	bl	1a564 <__aeabi_fmul>
   19952:	e7da      	b.n	1990a <scalbnf+0x2e>
   19954:	1c11      	adds	r1, r2, #0
   19956:	4811      	ldr	r0, [pc, #68]	; (1999c <scalbnf+0xc0>)
   19958:	f000 f824 	bl	199a4 <copysignf>
   1995c:	490f      	ldr	r1, [pc, #60]	; (1999c <scalbnf+0xc0>)
   1995e:	f000 fe01 	bl	1a564 <__aeabi_fmul>
   19962:	e7d2      	b.n	1990a <scalbnf+0x2e>
   19964:	21cc      	movs	r1, #204	; 0xcc
   19966:	3319      	adds	r3, #25
   19968:	05d8      	lsls	r0, r3, #23
   1996a:	4b09      	ldr	r3, [pc, #36]	; (19990 <scalbnf+0xb4>)
   1996c:	0589      	lsls	r1, r1, #22
   1996e:	401d      	ands	r5, r3
   19970:	4328      	orrs	r0, r5
   19972:	f000 fdf7 	bl	1a564 <__aeabi_fmul>
   19976:	e7c8      	b.n	1990a <scalbnf+0x2e>
   19978:	4809      	ldr	r0, [pc, #36]	; (199a0 <scalbnf+0xc4>)
   1997a:	f000 f813 	bl	199a4 <copysignf>
   1997e:	4908      	ldr	r1, [pc, #32]	; (199a0 <scalbnf+0xc4>)
   19980:	f000 fdf0 	bl	1a564 <__aeabi_fmul>
   19984:	e7c1      	b.n	1990a <scalbnf+0x2e>
   19986:	46c0      	nop			; (mov r8, r8)
   19988:	7f7fffff 	.word	0x7f7fffff
   1998c:	007fffff 	.word	0x007fffff
   19990:	807fffff 	.word	0x807fffff
   19994:	ffff3cb0 	.word	0xffff3cb0
   19998:	0000c350 	.word	0x0000c350
   1999c:	7149f2ca 	.word	0x7149f2ca
   199a0:	0da24260 	.word	0x0da24260

000199a4 <copysignf>:
   199a4:	0040      	lsls	r0, r0, #1
   199a6:	0fc9      	lsrs	r1, r1, #31
   199a8:	07c9      	lsls	r1, r1, #31
   199aa:	0840      	lsrs	r0, r0, #1
   199ac:	4308      	orrs	r0, r1
   199ae:	4770      	bx	lr

000199b0 <finitef>:
   199b0:	0043      	lsls	r3, r0, #1
   199b2:	2000      	movs	r0, #0
   199b4:	4a02      	ldr	r2, [pc, #8]	; (199c0 <finitef+0x10>)
   199b6:	085b      	lsrs	r3, r3, #1
   199b8:	429a      	cmp	r2, r3
   199ba:	4140      	adcs	r0, r0
   199bc:	4770      	bx	lr
   199be:	46c0      	nop			; (mov r8, r8)
   199c0:	7f7fffff 	.word	0x7f7fffff

000199c4 <__udivsi3>:
   199c4:	2200      	movs	r2, #0
   199c6:	0843      	lsrs	r3, r0, #1
   199c8:	428b      	cmp	r3, r1
   199ca:	d374      	bcc.n	19ab6 <__udivsi3+0xf2>
   199cc:	0903      	lsrs	r3, r0, #4
   199ce:	428b      	cmp	r3, r1
   199d0:	d35f      	bcc.n	19a92 <__udivsi3+0xce>
   199d2:	0a03      	lsrs	r3, r0, #8
   199d4:	428b      	cmp	r3, r1
   199d6:	d344      	bcc.n	19a62 <__udivsi3+0x9e>
   199d8:	0b03      	lsrs	r3, r0, #12
   199da:	428b      	cmp	r3, r1
   199dc:	d328      	bcc.n	19a30 <__udivsi3+0x6c>
   199de:	0c03      	lsrs	r3, r0, #16
   199e0:	428b      	cmp	r3, r1
   199e2:	d30d      	bcc.n	19a00 <__udivsi3+0x3c>
   199e4:	22ff      	movs	r2, #255	; 0xff
   199e6:	0209      	lsls	r1, r1, #8
   199e8:	ba12      	rev	r2, r2
   199ea:	0c03      	lsrs	r3, r0, #16
   199ec:	428b      	cmp	r3, r1
   199ee:	d302      	bcc.n	199f6 <__udivsi3+0x32>
   199f0:	1212      	asrs	r2, r2, #8
   199f2:	0209      	lsls	r1, r1, #8
   199f4:	d065      	beq.n	19ac2 <__udivsi3+0xfe>
   199f6:	0b03      	lsrs	r3, r0, #12
   199f8:	428b      	cmp	r3, r1
   199fa:	d319      	bcc.n	19a30 <__udivsi3+0x6c>
   199fc:	e000      	b.n	19a00 <__udivsi3+0x3c>
   199fe:	0a09      	lsrs	r1, r1, #8
   19a00:	0bc3      	lsrs	r3, r0, #15
   19a02:	428b      	cmp	r3, r1
   19a04:	d301      	bcc.n	19a0a <__udivsi3+0x46>
   19a06:	03cb      	lsls	r3, r1, #15
   19a08:	1ac0      	subs	r0, r0, r3
   19a0a:	4152      	adcs	r2, r2
   19a0c:	0b83      	lsrs	r3, r0, #14
   19a0e:	428b      	cmp	r3, r1
   19a10:	d301      	bcc.n	19a16 <__udivsi3+0x52>
   19a12:	038b      	lsls	r3, r1, #14
   19a14:	1ac0      	subs	r0, r0, r3
   19a16:	4152      	adcs	r2, r2
   19a18:	0b43      	lsrs	r3, r0, #13
   19a1a:	428b      	cmp	r3, r1
   19a1c:	d301      	bcc.n	19a22 <__udivsi3+0x5e>
   19a1e:	034b      	lsls	r3, r1, #13
   19a20:	1ac0      	subs	r0, r0, r3
   19a22:	4152      	adcs	r2, r2
   19a24:	0b03      	lsrs	r3, r0, #12
   19a26:	428b      	cmp	r3, r1
   19a28:	d301      	bcc.n	19a2e <__udivsi3+0x6a>
   19a2a:	030b      	lsls	r3, r1, #12
   19a2c:	1ac0      	subs	r0, r0, r3
   19a2e:	4152      	adcs	r2, r2
   19a30:	0ac3      	lsrs	r3, r0, #11
   19a32:	428b      	cmp	r3, r1
   19a34:	d301      	bcc.n	19a3a <__udivsi3+0x76>
   19a36:	02cb      	lsls	r3, r1, #11
   19a38:	1ac0      	subs	r0, r0, r3
   19a3a:	4152      	adcs	r2, r2
   19a3c:	0a83      	lsrs	r3, r0, #10
   19a3e:	428b      	cmp	r3, r1
   19a40:	d301      	bcc.n	19a46 <__udivsi3+0x82>
   19a42:	028b      	lsls	r3, r1, #10
   19a44:	1ac0      	subs	r0, r0, r3
   19a46:	4152      	adcs	r2, r2
   19a48:	0a43      	lsrs	r3, r0, #9
   19a4a:	428b      	cmp	r3, r1
   19a4c:	d301      	bcc.n	19a52 <__udivsi3+0x8e>
   19a4e:	024b      	lsls	r3, r1, #9
   19a50:	1ac0      	subs	r0, r0, r3
   19a52:	4152      	adcs	r2, r2
   19a54:	0a03      	lsrs	r3, r0, #8
   19a56:	428b      	cmp	r3, r1
   19a58:	d301      	bcc.n	19a5e <__udivsi3+0x9a>
   19a5a:	020b      	lsls	r3, r1, #8
   19a5c:	1ac0      	subs	r0, r0, r3
   19a5e:	4152      	adcs	r2, r2
   19a60:	d2cd      	bcs.n	199fe <__udivsi3+0x3a>
   19a62:	09c3      	lsrs	r3, r0, #7
   19a64:	428b      	cmp	r3, r1
   19a66:	d301      	bcc.n	19a6c <__udivsi3+0xa8>
   19a68:	01cb      	lsls	r3, r1, #7
   19a6a:	1ac0      	subs	r0, r0, r3
   19a6c:	4152      	adcs	r2, r2
   19a6e:	0983      	lsrs	r3, r0, #6
   19a70:	428b      	cmp	r3, r1
   19a72:	d301      	bcc.n	19a78 <__udivsi3+0xb4>
   19a74:	018b      	lsls	r3, r1, #6
   19a76:	1ac0      	subs	r0, r0, r3
   19a78:	4152      	adcs	r2, r2
   19a7a:	0943      	lsrs	r3, r0, #5
   19a7c:	428b      	cmp	r3, r1
   19a7e:	d301      	bcc.n	19a84 <__udivsi3+0xc0>
   19a80:	014b      	lsls	r3, r1, #5
   19a82:	1ac0      	subs	r0, r0, r3
   19a84:	4152      	adcs	r2, r2
   19a86:	0903      	lsrs	r3, r0, #4
   19a88:	428b      	cmp	r3, r1
   19a8a:	d301      	bcc.n	19a90 <__udivsi3+0xcc>
   19a8c:	010b      	lsls	r3, r1, #4
   19a8e:	1ac0      	subs	r0, r0, r3
   19a90:	4152      	adcs	r2, r2
   19a92:	08c3      	lsrs	r3, r0, #3
   19a94:	428b      	cmp	r3, r1
   19a96:	d301      	bcc.n	19a9c <__udivsi3+0xd8>
   19a98:	00cb      	lsls	r3, r1, #3
   19a9a:	1ac0      	subs	r0, r0, r3
   19a9c:	4152      	adcs	r2, r2
   19a9e:	0883      	lsrs	r3, r0, #2
   19aa0:	428b      	cmp	r3, r1
   19aa2:	d301      	bcc.n	19aa8 <__udivsi3+0xe4>
   19aa4:	008b      	lsls	r3, r1, #2
   19aa6:	1ac0      	subs	r0, r0, r3
   19aa8:	4152      	adcs	r2, r2
   19aaa:	0843      	lsrs	r3, r0, #1
   19aac:	428b      	cmp	r3, r1
   19aae:	d301      	bcc.n	19ab4 <__udivsi3+0xf0>
   19ab0:	004b      	lsls	r3, r1, #1
   19ab2:	1ac0      	subs	r0, r0, r3
   19ab4:	4152      	adcs	r2, r2
   19ab6:	1a41      	subs	r1, r0, r1
   19ab8:	d200      	bcs.n	19abc <__udivsi3+0xf8>
   19aba:	4601      	mov	r1, r0
   19abc:	4152      	adcs	r2, r2
   19abe:	4610      	mov	r0, r2
   19ac0:	4770      	bx	lr
   19ac2:	e7ff      	b.n	19ac4 <__udivsi3+0x100>
   19ac4:	b501      	push	{r0, lr}
   19ac6:	2000      	movs	r0, #0
   19ac8:	f000 f8f0 	bl	19cac <__aeabi_idiv0>
   19acc:	bd02      	pop	{r1, pc}
   19ace:	46c0      	nop			; (mov r8, r8)

00019ad0 <__aeabi_uidivmod>:
   19ad0:	2900      	cmp	r1, #0
   19ad2:	d0f7      	beq.n	19ac4 <__udivsi3+0x100>
   19ad4:	e776      	b.n	199c4 <__udivsi3>
   19ad6:	4770      	bx	lr

00019ad8 <__divsi3>:
   19ad8:	4603      	mov	r3, r0
   19ada:	430b      	orrs	r3, r1
   19adc:	d47f      	bmi.n	19bde <__divsi3+0x106>
   19ade:	2200      	movs	r2, #0
   19ae0:	0843      	lsrs	r3, r0, #1
   19ae2:	428b      	cmp	r3, r1
   19ae4:	d374      	bcc.n	19bd0 <__divsi3+0xf8>
   19ae6:	0903      	lsrs	r3, r0, #4
   19ae8:	428b      	cmp	r3, r1
   19aea:	d35f      	bcc.n	19bac <__divsi3+0xd4>
   19aec:	0a03      	lsrs	r3, r0, #8
   19aee:	428b      	cmp	r3, r1
   19af0:	d344      	bcc.n	19b7c <__divsi3+0xa4>
   19af2:	0b03      	lsrs	r3, r0, #12
   19af4:	428b      	cmp	r3, r1
   19af6:	d328      	bcc.n	19b4a <__divsi3+0x72>
   19af8:	0c03      	lsrs	r3, r0, #16
   19afa:	428b      	cmp	r3, r1
   19afc:	d30d      	bcc.n	19b1a <__divsi3+0x42>
   19afe:	22ff      	movs	r2, #255	; 0xff
   19b00:	0209      	lsls	r1, r1, #8
   19b02:	ba12      	rev	r2, r2
   19b04:	0c03      	lsrs	r3, r0, #16
   19b06:	428b      	cmp	r3, r1
   19b08:	d302      	bcc.n	19b10 <__divsi3+0x38>
   19b0a:	1212      	asrs	r2, r2, #8
   19b0c:	0209      	lsls	r1, r1, #8
   19b0e:	d065      	beq.n	19bdc <__divsi3+0x104>
   19b10:	0b03      	lsrs	r3, r0, #12
   19b12:	428b      	cmp	r3, r1
   19b14:	d319      	bcc.n	19b4a <__divsi3+0x72>
   19b16:	e000      	b.n	19b1a <__divsi3+0x42>
   19b18:	0a09      	lsrs	r1, r1, #8
   19b1a:	0bc3      	lsrs	r3, r0, #15
   19b1c:	428b      	cmp	r3, r1
   19b1e:	d301      	bcc.n	19b24 <__divsi3+0x4c>
   19b20:	03cb      	lsls	r3, r1, #15
   19b22:	1ac0      	subs	r0, r0, r3
   19b24:	4152      	adcs	r2, r2
   19b26:	0b83      	lsrs	r3, r0, #14
   19b28:	428b      	cmp	r3, r1
   19b2a:	d301      	bcc.n	19b30 <__divsi3+0x58>
   19b2c:	038b      	lsls	r3, r1, #14
   19b2e:	1ac0      	subs	r0, r0, r3
   19b30:	4152      	adcs	r2, r2
   19b32:	0b43      	lsrs	r3, r0, #13
   19b34:	428b      	cmp	r3, r1
   19b36:	d301      	bcc.n	19b3c <__divsi3+0x64>
   19b38:	034b      	lsls	r3, r1, #13
   19b3a:	1ac0      	subs	r0, r0, r3
   19b3c:	4152      	adcs	r2, r2
   19b3e:	0b03      	lsrs	r3, r0, #12
   19b40:	428b      	cmp	r3, r1
   19b42:	d301      	bcc.n	19b48 <__divsi3+0x70>
   19b44:	030b      	lsls	r3, r1, #12
   19b46:	1ac0      	subs	r0, r0, r3
   19b48:	4152      	adcs	r2, r2
   19b4a:	0ac3      	lsrs	r3, r0, #11
   19b4c:	428b      	cmp	r3, r1
   19b4e:	d301      	bcc.n	19b54 <__divsi3+0x7c>
   19b50:	02cb      	lsls	r3, r1, #11
   19b52:	1ac0      	subs	r0, r0, r3
   19b54:	4152      	adcs	r2, r2
   19b56:	0a83      	lsrs	r3, r0, #10
   19b58:	428b      	cmp	r3, r1
   19b5a:	d301      	bcc.n	19b60 <__divsi3+0x88>
   19b5c:	028b      	lsls	r3, r1, #10
   19b5e:	1ac0      	subs	r0, r0, r3
   19b60:	4152      	adcs	r2, r2
   19b62:	0a43      	lsrs	r3, r0, #9
   19b64:	428b      	cmp	r3, r1
   19b66:	d301      	bcc.n	19b6c <__divsi3+0x94>
   19b68:	024b      	lsls	r3, r1, #9
   19b6a:	1ac0      	subs	r0, r0, r3
   19b6c:	4152      	adcs	r2, r2
   19b6e:	0a03      	lsrs	r3, r0, #8
   19b70:	428b      	cmp	r3, r1
   19b72:	d301      	bcc.n	19b78 <__divsi3+0xa0>
   19b74:	020b      	lsls	r3, r1, #8
   19b76:	1ac0      	subs	r0, r0, r3
   19b78:	4152      	adcs	r2, r2
   19b7a:	d2cd      	bcs.n	19b18 <__divsi3+0x40>
   19b7c:	09c3      	lsrs	r3, r0, #7
   19b7e:	428b      	cmp	r3, r1
   19b80:	d301      	bcc.n	19b86 <__divsi3+0xae>
   19b82:	01cb      	lsls	r3, r1, #7
   19b84:	1ac0      	subs	r0, r0, r3
   19b86:	4152      	adcs	r2, r2
   19b88:	0983      	lsrs	r3, r0, #6
   19b8a:	428b      	cmp	r3, r1
   19b8c:	d301      	bcc.n	19b92 <__divsi3+0xba>
   19b8e:	018b      	lsls	r3, r1, #6
   19b90:	1ac0      	subs	r0, r0, r3
   19b92:	4152      	adcs	r2, r2
   19b94:	0943      	lsrs	r3, r0, #5
   19b96:	428b      	cmp	r3, r1
   19b98:	d301      	bcc.n	19b9e <__divsi3+0xc6>
   19b9a:	014b      	lsls	r3, r1, #5
   19b9c:	1ac0      	subs	r0, r0, r3
   19b9e:	4152      	adcs	r2, r2
   19ba0:	0903      	lsrs	r3, r0, #4
   19ba2:	428b      	cmp	r3, r1
   19ba4:	d301      	bcc.n	19baa <__divsi3+0xd2>
   19ba6:	010b      	lsls	r3, r1, #4
   19ba8:	1ac0      	subs	r0, r0, r3
   19baa:	4152      	adcs	r2, r2
   19bac:	08c3      	lsrs	r3, r0, #3
   19bae:	428b      	cmp	r3, r1
   19bb0:	d301      	bcc.n	19bb6 <__divsi3+0xde>
   19bb2:	00cb      	lsls	r3, r1, #3
   19bb4:	1ac0      	subs	r0, r0, r3
   19bb6:	4152      	adcs	r2, r2
   19bb8:	0883      	lsrs	r3, r0, #2
   19bba:	428b      	cmp	r3, r1
   19bbc:	d301      	bcc.n	19bc2 <__divsi3+0xea>
   19bbe:	008b      	lsls	r3, r1, #2
   19bc0:	1ac0      	subs	r0, r0, r3
   19bc2:	4152      	adcs	r2, r2
   19bc4:	0843      	lsrs	r3, r0, #1
   19bc6:	428b      	cmp	r3, r1
   19bc8:	d301      	bcc.n	19bce <__divsi3+0xf6>
   19bca:	004b      	lsls	r3, r1, #1
   19bcc:	1ac0      	subs	r0, r0, r3
   19bce:	4152      	adcs	r2, r2
   19bd0:	1a41      	subs	r1, r0, r1
   19bd2:	d200      	bcs.n	19bd6 <__divsi3+0xfe>
   19bd4:	4601      	mov	r1, r0
   19bd6:	4152      	adcs	r2, r2
   19bd8:	4610      	mov	r0, r2
   19bda:	4770      	bx	lr
   19bdc:	e05d      	b.n	19c9a <__divsi3+0x1c2>
   19bde:	0fca      	lsrs	r2, r1, #31
   19be0:	d000      	beq.n	19be4 <__divsi3+0x10c>
   19be2:	4249      	negs	r1, r1
   19be4:	1003      	asrs	r3, r0, #32
   19be6:	d300      	bcc.n	19bea <__divsi3+0x112>
   19be8:	4240      	negs	r0, r0
   19bea:	4053      	eors	r3, r2
   19bec:	2200      	movs	r2, #0
   19bee:	469c      	mov	ip, r3
   19bf0:	0903      	lsrs	r3, r0, #4
   19bf2:	428b      	cmp	r3, r1
   19bf4:	d32d      	bcc.n	19c52 <__divsi3+0x17a>
   19bf6:	0a03      	lsrs	r3, r0, #8
   19bf8:	428b      	cmp	r3, r1
   19bfa:	d312      	bcc.n	19c22 <__divsi3+0x14a>
   19bfc:	22fc      	movs	r2, #252	; 0xfc
   19bfe:	0189      	lsls	r1, r1, #6
   19c00:	ba12      	rev	r2, r2
   19c02:	0a03      	lsrs	r3, r0, #8
   19c04:	428b      	cmp	r3, r1
   19c06:	d30c      	bcc.n	19c22 <__divsi3+0x14a>
   19c08:	0189      	lsls	r1, r1, #6
   19c0a:	1192      	asrs	r2, r2, #6
   19c0c:	428b      	cmp	r3, r1
   19c0e:	d308      	bcc.n	19c22 <__divsi3+0x14a>
   19c10:	0189      	lsls	r1, r1, #6
   19c12:	1192      	asrs	r2, r2, #6
   19c14:	428b      	cmp	r3, r1
   19c16:	d304      	bcc.n	19c22 <__divsi3+0x14a>
   19c18:	0189      	lsls	r1, r1, #6
   19c1a:	d03a      	beq.n	19c92 <__divsi3+0x1ba>
   19c1c:	1192      	asrs	r2, r2, #6
   19c1e:	e000      	b.n	19c22 <__divsi3+0x14a>
   19c20:	0989      	lsrs	r1, r1, #6
   19c22:	09c3      	lsrs	r3, r0, #7
   19c24:	428b      	cmp	r3, r1
   19c26:	d301      	bcc.n	19c2c <__divsi3+0x154>
   19c28:	01cb      	lsls	r3, r1, #7
   19c2a:	1ac0      	subs	r0, r0, r3
   19c2c:	4152      	adcs	r2, r2
   19c2e:	0983      	lsrs	r3, r0, #6
   19c30:	428b      	cmp	r3, r1
   19c32:	d301      	bcc.n	19c38 <__divsi3+0x160>
   19c34:	018b      	lsls	r3, r1, #6
   19c36:	1ac0      	subs	r0, r0, r3
   19c38:	4152      	adcs	r2, r2
   19c3a:	0943      	lsrs	r3, r0, #5
   19c3c:	428b      	cmp	r3, r1
   19c3e:	d301      	bcc.n	19c44 <__divsi3+0x16c>
   19c40:	014b      	lsls	r3, r1, #5
   19c42:	1ac0      	subs	r0, r0, r3
   19c44:	4152      	adcs	r2, r2
   19c46:	0903      	lsrs	r3, r0, #4
   19c48:	428b      	cmp	r3, r1
   19c4a:	d301      	bcc.n	19c50 <__divsi3+0x178>
   19c4c:	010b      	lsls	r3, r1, #4
   19c4e:	1ac0      	subs	r0, r0, r3
   19c50:	4152      	adcs	r2, r2
   19c52:	08c3      	lsrs	r3, r0, #3
   19c54:	428b      	cmp	r3, r1
   19c56:	d301      	bcc.n	19c5c <__divsi3+0x184>
   19c58:	00cb      	lsls	r3, r1, #3
   19c5a:	1ac0      	subs	r0, r0, r3
   19c5c:	4152      	adcs	r2, r2
   19c5e:	0883      	lsrs	r3, r0, #2
   19c60:	428b      	cmp	r3, r1
   19c62:	d301      	bcc.n	19c68 <__divsi3+0x190>
   19c64:	008b      	lsls	r3, r1, #2
   19c66:	1ac0      	subs	r0, r0, r3
   19c68:	4152      	adcs	r2, r2
   19c6a:	d2d9      	bcs.n	19c20 <__divsi3+0x148>
   19c6c:	0843      	lsrs	r3, r0, #1
   19c6e:	428b      	cmp	r3, r1
   19c70:	d301      	bcc.n	19c76 <__divsi3+0x19e>
   19c72:	004b      	lsls	r3, r1, #1
   19c74:	1ac0      	subs	r0, r0, r3
   19c76:	4152      	adcs	r2, r2
   19c78:	1a41      	subs	r1, r0, r1
   19c7a:	d200      	bcs.n	19c7e <__divsi3+0x1a6>
   19c7c:	4601      	mov	r1, r0
   19c7e:	4663      	mov	r3, ip
   19c80:	4152      	adcs	r2, r2
   19c82:	105b      	asrs	r3, r3, #1
   19c84:	4610      	mov	r0, r2
   19c86:	d301      	bcc.n	19c8c <__divsi3+0x1b4>
   19c88:	4240      	negs	r0, r0
   19c8a:	2b00      	cmp	r3, #0
   19c8c:	d500      	bpl.n	19c90 <__divsi3+0x1b8>
   19c8e:	4249      	negs	r1, r1
   19c90:	4770      	bx	lr
   19c92:	4663      	mov	r3, ip
   19c94:	105b      	asrs	r3, r3, #1
   19c96:	d300      	bcc.n	19c9a <__divsi3+0x1c2>
   19c98:	4240      	negs	r0, r0
   19c9a:	b501      	push	{r0, lr}
   19c9c:	2000      	movs	r0, #0
   19c9e:	f000 f805 	bl	19cac <__aeabi_idiv0>
   19ca2:	bd02      	pop	{r1, pc}

00019ca4 <__aeabi_idivmod>:
   19ca4:	2900      	cmp	r1, #0
   19ca6:	d0f8      	beq.n	19c9a <__divsi3+0x1c2>
   19ca8:	e716      	b.n	19ad8 <__divsi3>
   19caa:	4770      	bx	lr

00019cac <__aeabi_idiv0>:
   19cac:	4770      	bx	lr
   19cae:	46c0      	nop			; (mov r8, r8)

00019cb0 <__aeabi_cdrcmple>:
   19cb0:	4684      	mov	ip, r0
   19cb2:	1c10      	adds	r0, r2, #0
   19cb4:	4662      	mov	r2, ip
   19cb6:	468c      	mov	ip, r1
   19cb8:	1c19      	adds	r1, r3, #0
   19cba:	4663      	mov	r3, ip
   19cbc:	e000      	b.n	19cc0 <__aeabi_cdcmpeq>
   19cbe:	46c0      	nop			; (mov r8, r8)

00019cc0 <__aeabi_cdcmpeq>:
   19cc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   19cc2:	f001 fea3 	bl	1ba0c <__ledf2>
   19cc6:	2800      	cmp	r0, #0
   19cc8:	d401      	bmi.n	19cce <__aeabi_cdcmpeq+0xe>
   19cca:	2100      	movs	r1, #0
   19ccc:	42c8      	cmn	r0, r1
   19cce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00019cd0 <__aeabi_dcmpeq>:
   19cd0:	b510      	push	{r4, lr}
   19cd2:	f001 fdfd 	bl	1b8d0 <__eqdf2>
   19cd6:	4240      	negs	r0, r0
   19cd8:	3001      	adds	r0, #1
   19cda:	bd10      	pop	{r4, pc}

00019cdc <__aeabi_dcmplt>:
   19cdc:	b510      	push	{r4, lr}
   19cde:	f001 fe95 	bl	1ba0c <__ledf2>
   19ce2:	2800      	cmp	r0, #0
   19ce4:	db01      	blt.n	19cea <__aeabi_dcmplt+0xe>
   19ce6:	2000      	movs	r0, #0
   19ce8:	bd10      	pop	{r4, pc}
   19cea:	2001      	movs	r0, #1
   19cec:	bd10      	pop	{r4, pc}
   19cee:	46c0      	nop			; (mov r8, r8)

00019cf0 <__aeabi_dcmple>:
   19cf0:	b510      	push	{r4, lr}
   19cf2:	f001 fe8b 	bl	1ba0c <__ledf2>
   19cf6:	2800      	cmp	r0, #0
   19cf8:	dd01      	ble.n	19cfe <__aeabi_dcmple+0xe>
   19cfa:	2000      	movs	r0, #0
   19cfc:	bd10      	pop	{r4, pc}
   19cfe:	2001      	movs	r0, #1
   19d00:	bd10      	pop	{r4, pc}
   19d02:	46c0      	nop			; (mov r8, r8)

00019d04 <__aeabi_dcmpgt>:
   19d04:	b510      	push	{r4, lr}
   19d06:	f001 fe1d 	bl	1b944 <__gedf2>
   19d0a:	2800      	cmp	r0, #0
   19d0c:	dc01      	bgt.n	19d12 <__aeabi_dcmpgt+0xe>
   19d0e:	2000      	movs	r0, #0
   19d10:	bd10      	pop	{r4, pc}
   19d12:	2001      	movs	r0, #1
   19d14:	bd10      	pop	{r4, pc}
   19d16:	46c0      	nop			; (mov r8, r8)

00019d18 <__aeabi_dcmpge>:
   19d18:	b510      	push	{r4, lr}
   19d1a:	f001 fe13 	bl	1b944 <__gedf2>
   19d1e:	2800      	cmp	r0, #0
   19d20:	da01      	bge.n	19d26 <__aeabi_dcmpge+0xe>
   19d22:	2000      	movs	r0, #0
   19d24:	bd10      	pop	{r4, pc}
   19d26:	2001      	movs	r0, #1
   19d28:	bd10      	pop	{r4, pc}
   19d2a:	46c0      	nop			; (mov r8, r8)

00019d2c <__aeabi_cfrcmple>:
   19d2c:	4684      	mov	ip, r0
   19d2e:	1c08      	adds	r0, r1, #0
   19d30:	4661      	mov	r1, ip
   19d32:	e7ff      	b.n	19d34 <__aeabi_cfcmpeq>

00019d34 <__aeabi_cfcmpeq>:
   19d34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   19d36:	f000 fbd3 	bl	1a4e0 <__lesf2>
   19d3a:	2800      	cmp	r0, #0
   19d3c:	d401      	bmi.n	19d42 <__aeabi_cfcmpeq+0xe>
   19d3e:	2100      	movs	r1, #0
   19d40:	42c8      	cmn	r0, r1
   19d42:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00019d44 <__aeabi_fcmpeq>:
   19d44:	b510      	push	{r4, lr}
   19d46:	f000 fb65 	bl	1a414 <__eqsf2>
   19d4a:	4240      	negs	r0, r0
   19d4c:	3001      	adds	r0, #1
   19d4e:	bd10      	pop	{r4, pc}

00019d50 <__aeabi_fcmplt>:
   19d50:	b510      	push	{r4, lr}
   19d52:	f000 fbc5 	bl	1a4e0 <__lesf2>
   19d56:	2800      	cmp	r0, #0
   19d58:	db01      	blt.n	19d5e <__aeabi_fcmplt+0xe>
   19d5a:	2000      	movs	r0, #0
   19d5c:	bd10      	pop	{r4, pc}
   19d5e:	2001      	movs	r0, #1
   19d60:	bd10      	pop	{r4, pc}
   19d62:	46c0      	nop			; (mov r8, r8)

00019d64 <__aeabi_fcmple>:
   19d64:	b510      	push	{r4, lr}
   19d66:	f000 fbbb 	bl	1a4e0 <__lesf2>
   19d6a:	2800      	cmp	r0, #0
   19d6c:	dd01      	ble.n	19d72 <__aeabi_fcmple+0xe>
   19d6e:	2000      	movs	r0, #0
   19d70:	bd10      	pop	{r4, pc}
   19d72:	2001      	movs	r0, #1
   19d74:	bd10      	pop	{r4, pc}
   19d76:	46c0      	nop			; (mov r8, r8)

00019d78 <__aeabi_fcmpgt>:
   19d78:	b510      	push	{r4, lr}
   19d7a:	f000 fb71 	bl	1a460 <__gesf2>
   19d7e:	2800      	cmp	r0, #0
   19d80:	dc01      	bgt.n	19d86 <__aeabi_fcmpgt+0xe>
   19d82:	2000      	movs	r0, #0
   19d84:	bd10      	pop	{r4, pc}
   19d86:	2001      	movs	r0, #1
   19d88:	bd10      	pop	{r4, pc}
   19d8a:	46c0      	nop			; (mov r8, r8)

00019d8c <__aeabi_fcmpge>:
   19d8c:	b510      	push	{r4, lr}
   19d8e:	f000 fb67 	bl	1a460 <__gesf2>
   19d92:	2800      	cmp	r0, #0
   19d94:	da01      	bge.n	19d9a <__aeabi_fcmpge+0xe>
   19d96:	2000      	movs	r0, #0
   19d98:	bd10      	pop	{r4, pc}
   19d9a:	2001      	movs	r0, #1
   19d9c:	bd10      	pop	{r4, pc}
   19d9e:	46c0      	nop			; (mov r8, r8)

00019da0 <__aeabi_lmul>:
   19da0:	b5f0      	push	{r4, r5, r6, r7, lr}
   19da2:	46ce      	mov	lr, r9
   19da4:	4647      	mov	r7, r8
   19da6:	0415      	lsls	r5, r2, #16
   19da8:	0c2d      	lsrs	r5, r5, #16
   19daa:	002e      	movs	r6, r5
   19dac:	b580      	push	{r7, lr}
   19dae:	0407      	lsls	r7, r0, #16
   19db0:	0c14      	lsrs	r4, r2, #16
   19db2:	0c3f      	lsrs	r7, r7, #16
   19db4:	4699      	mov	r9, r3
   19db6:	0c03      	lsrs	r3, r0, #16
   19db8:	437e      	muls	r6, r7
   19dba:	435d      	muls	r5, r3
   19dbc:	4367      	muls	r7, r4
   19dbe:	4363      	muls	r3, r4
   19dc0:	197f      	adds	r7, r7, r5
   19dc2:	0c34      	lsrs	r4, r6, #16
   19dc4:	19e4      	adds	r4, r4, r7
   19dc6:	469c      	mov	ip, r3
   19dc8:	42a5      	cmp	r5, r4
   19dca:	d903      	bls.n	19dd4 <__aeabi_lmul+0x34>
   19dcc:	2380      	movs	r3, #128	; 0x80
   19dce:	025b      	lsls	r3, r3, #9
   19dd0:	4698      	mov	r8, r3
   19dd2:	44c4      	add	ip, r8
   19dd4:	464b      	mov	r3, r9
   19dd6:	4351      	muls	r1, r2
   19dd8:	4343      	muls	r3, r0
   19dda:	0436      	lsls	r6, r6, #16
   19ddc:	0c36      	lsrs	r6, r6, #16
   19dde:	0c25      	lsrs	r5, r4, #16
   19de0:	0424      	lsls	r4, r4, #16
   19de2:	4465      	add	r5, ip
   19de4:	19a4      	adds	r4, r4, r6
   19de6:	1859      	adds	r1, r3, r1
   19de8:	1949      	adds	r1, r1, r5
   19dea:	0020      	movs	r0, r4
   19dec:	bc0c      	pop	{r2, r3}
   19dee:	4690      	mov	r8, r2
   19df0:	4699      	mov	r9, r3
   19df2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00019df4 <__aeabi_f2uiz>:
   19df4:	219e      	movs	r1, #158	; 0x9e
   19df6:	b510      	push	{r4, lr}
   19df8:	05c9      	lsls	r1, r1, #23
   19dfa:	1c04      	adds	r4, r0, #0
   19dfc:	f7ff ffc6 	bl	19d8c <__aeabi_fcmpge>
   19e00:	2800      	cmp	r0, #0
   19e02:	d103      	bne.n	19e0c <__aeabi_f2uiz+0x18>
   19e04:	1c20      	adds	r0, r4, #0
   19e06:	f000 fe69 	bl	1aadc <__aeabi_f2iz>
   19e0a:	bd10      	pop	{r4, pc}
   19e0c:	219e      	movs	r1, #158	; 0x9e
   19e0e:	1c20      	adds	r0, r4, #0
   19e10:	05c9      	lsls	r1, r1, #23
   19e12:	f000 fcc7 	bl	1a7a4 <__aeabi_fsub>
   19e16:	f000 fe61 	bl	1aadc <__aeabi_f2iz>
   19e1a:	2380      	movs	r3, #128	; 0x80
   19e1c:	061b      	lsls	r3, r3, #24
   19e1e:	469c      	mov	ip, r3
   19e20:	4460      	add	r0, ip
   19e22:	e7f2      	b.n	19e0a <__aeabi_f2uiz+0x16>

00019e24 <__aeabi_d2uiz>:
   19e24:	b570      	push	{r4, r5, r6, lr}
   19e26:	2200      	movs	r2, #0
   19e28:	4b0c      	ldr	r3, [pc, #48]	; (19e5c <__aeabi_d2uiz+0x38>)
   19e2a:	0004      	movs	r4, r0
   19e2c:	000d      	movs	r5, r1
   19e2e:	f7ff ff73 	bl	19d18 <__aeabi_dcmpge>
   19e32:	2800      	cmp	r0, #0
   19e34:	d104      	bne.n	19e40 <__aeabi_d2uiz+0x1c>
   19e36:	0020      	movs	r0, r4
   19e38:	0029      	movs	r1, r5
   19e3a:	f002 fbdf 	bl	1c5fc <__aeabi_d2iz>
   19e3e:	bd70      	pop	{r4, r5, r6, pc}
   19e40:	4b06      	ldr	r3, [pc, #24]	; (19e5c <__aeabi_d2uiz+0x38>)
   19e42:	2200      	movs	r2, #0
   19e44:	0020      	movs	r0, r4
   19e46:	0029      	movs	r1, r5
   19e48:	f002 f8c2 	bl	1bfd0 <__aeabi_dsub>
   19e4c:	f002 fbd6 	bl	1c5fc <__aeabi_d2iz>
   19e50:	2380      	movs	r3, #128	; 0x80
   19e52:	061b      	lsls	r3, r3, #24
   19e54:	469c      	mov	ip, r3
   19e56:	4460      	add	r0, ip
   19e58:	e7f1      	b.n	19e3e <__aeabi_d2uiz+0x1a>
   19e5a:	46c0      	nop			; (mov r8, r8)
   19e5c:	41e00000 	.word	0x41e00000

00019e60 <__aeabi_fadd>:
   19e60:	b5f0      	push	{r4, r5, r6, r7, lr}
   19e62:	46c6      	mov	lr, r8
   19e64:	024e      	lsls	r6, r1, #9
   19e66:	0247      	lsls	r7, r0, #9
   19e68:	0a76      	lsrs	r6, r6, #9
   19e6a:	0a7b      	lsrs	r3, r7, #9
   19e6c:	0044      	lsls	r4, r0, #1
   19e6e:	0fc5      	lsrs	r5, r0, #31
   19e70:	00f7      	lsls	r7, r6, #3
   19e72:	0048      	lsls	r0, r1, #1
   19e74:	4698      	mov	r8, r3
   19e76:	b500      	push	{lr}
   19e78:	0e24      	lsrs	r4, r4, #24
   19e7a:	002a      	movs	r2, r5
   19e7c:	00db      	lsls	r3, r3, #3
   19e7e:	0e00      	lsrs	r0, r0, #24
   19e80:	0fc9      	lsrs	r1, r1, #31
   19e82:	46bc      	mov	ip, r7
   19e84:	428d      	cmp	r5, r1
   19e86:	d067      	beq.n	19f58 <__aeabi_fadd+0xf8>
   19e88:	1a22      	subs	r2, r4, r0
   19e8a:	2a00      	cmp	r2, #0
   19e8c:	dc00      	bgt.n	19e90 <__aeabi_fadd+0x30>
   19e8e:	e0a5      	b.n	19fdc <__aeabi_fadd+0x17c>
   19e90:	2800      	cmp	r0, #0
   19e92:	d13a      	bne.n	19f0a <__aeabi_fadd+0xaa>
   19e94:	2f00      	cmp	r7, #0
   19e96:	d100      	bne.n	19e9a <__aeabi_fadd+0x3a>
   19e98:	e093      	b.n	19fc2 <__aeabi_fadd+0x162>
   19e9a:	1e51      	subs	r1, r2, #1
   19e9c:	2900      	cmp	r1, #0
   19e9e:	d000      	beq.n	19ea2 <__aeabi_fadd+0x42>
   19ea0:	e0bc      	b.n	1a01c <__aeabi_fadd+0x1bc>
   19ea2:	2401      	movs	r4, #1
   19ea4:	1bdb      	subs	r3, r3, r7
   19ea6:	015a      	lsls	r2, r3, #5
   19ea8:	d546      	bpl.n	19f38 <__aeabi_fadd+0xd8>
   19eaa:	019b      	lsls	r3, r3, #6
   19eac:	099e      	lsrs	r6, r3, #6
   19eae:	0030      	movs	r0, r6
   19eb0:	f002 fd2e 	bl	1c910 <__clzsi2>
   19eb4:	3805      	subs	r0, #5
   19eb6:	4086      	lsls	r6, r0
   19eb8:	4284      	cmp	r4, r0
   19eba:	dd00      	ble.n	19ebe <__aeabi_fadd+0x5e>
   19ebc:	e09d      	b.n	19ffa <__aeabi_fadd+0x19a>
   19ebe:	1b04      	subs	r4, r0, r4
   19ec0:	0032      	movs	r2, r6
   19ec2:	2020      	movs	r0, #32
   19ec4:	3401      	adds	r4, #1
   19ec6:	40e2      	lsrs	r2, r4
   19ec8:	1b04      	subs	r4, r0, r4
   19eca:	40a6      	lsls	r6, r4
   19ecc:	0033      	movs	r3, r6
   19ece:	1e5e      	subs	r6, r3, #1
   19ed0:	41b3      	sbcs	r3, r6
   19ed2:	2400      	movs	r4, #0
   19ed4:	4313      	orrs	r3, r2
   19ed6:	075a      	lsls	r2, r3, #29
   19ed8:	d004      	beq.n	19ee4 <__aeabi_fadd+0x84>
   19eda:	220f      	movs	r2, #15
   19edc:	401a      	ands	r2, r3
   19ede:	2a04      	cmp	r2, #4
   19ee0:	d000      	beq.n	19ee4 <__aeabi_fadd+0x84>
   19ee2:	3304      	adds	r3, #4
   19ee4:	015a      	lsls	r2, r3, #5
   19ee6:	d529      	bpl.n	19f3c <__aeabi_fadd+0xdc>
   19ee8:	3401      	adds	r4, #1
   19eea:	2cff      	cmp	r4, #255	; 0xff
   19eec:	d100      	bne.n	19ef0 <__aeabi_fadd+0x90>
   19eee:	e081      	b.n	19ff4 <__aeabi_fadd+0x194>
   19ef0:	002a      	movs	r2, r5
   19ef2:	019b      	lsls	r3, r3, #6
   19ef4:	0a5b      	lsrs	r3, r3, #9
   19ef6:	b2e4      	uxtb	r4, r4
   19ef8:	025b      	lsls	r3, r3, #9
   19efa:	05e4      	lsls	r4, r4, #23
   19efc:	0a58      	lsrs	r0, r3, #9
   19efe:	07d2      	lsls	r2, r2, #31
   19f00:	4320      	orrs	r0, r4
   19f02:	4310      	orrs	r0, r2
   19f04:	bc04      	pop	{r2}
   19f06:	4690      	mov	r8, r2
   19f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19f0a:	2cff      	cmp	r4, #255	; 0xff
   19f0c:	d0e3      	beq.n	19ed6 <__aeabi_fadd+0x76>
   19f0e:	2180      	movs	r1, #128	; 0x80
   19f10:	0038      	movs	r0, r7
   19f12:	04c9      	lsls	r1, r1, #19
   19f14:	4308      	orrs	r0, r1
   19f16:	4684      	mov	ip, r0
   19f18:	2a1b      	cmp	r2, #27
   19f1a:	dd00      	ble.n	19f1e <__aeabi_fadd+0xbe>
   19f1c:	e082      	b.n	1a024 <__aeabi_fadd+0x1c4>
   19f1e:	2020      	movs	r0, #32
   19f20:	4661      	mov	r1, ip
   19f22:	40d1      	lsrs	r1, r2
   19f24:	1a82      	subs	r2, r0, r2
   19f26:	4660      	mov	r0, ip
   19f28:	4090      	lsls	r0, r2
   19f2a:	0002      	movs	r2, r0
   19f2c:	1e50      	subs	r0, r2, #1
   19f2e:	4182      	sbcs	r2, r0
   19f30:	430a      	orrs	r2, r1
   19f32:	1a9b      	subs	r3, r3, r2
   19f34:	015a      	lsls	r2, r3, #5
   19f36:	d4b8      	bmi.n	19eaa <__aeabi_fadd+0x4a>
   19f38:	075a      	lsls	r2, r3, #29
   19f3a:	d1ce      	bne.n	19eda <__aeabi_fadd+0x7a>
   19f3c:	08de      	lsrs	r6, r3, #3
   19f3e:	002a      	movs	r2, r5
   19f40:	2cff      	cmp	r4, #255	; 0xff
   19f42:	d13a      	bne.n	19fba <__aeabi_fadd+0x15a>
   19f44:	2e00      	cmp	r6, #0
   19f46:	d100      	bne.n	19f4a <__aeabi_fadd+0xea>
   19f48:	e0ae      	b.n	1a0a8 <__aeabi_fadd+0x248>
   19f4a:	2380      	movs	r3, #128	; 0x80
   19f4c:	03db      	lsls	r3, r3, #15
   19f4e:	4333      	orrs	r3, r6
   19f50:	025b      	lsls	r3, r3, #9
   19f52:	0a5b      	lsrs	r3, r3, #9
   19f54:	24ff      	movs	r4, #255	; 0xff
   19f56:	e7cf      	b.n	19ef8 <__aeabi_fadd+0x98>
   19f58:	1a21      	subs	r1, r4, r0
   19f5a:	2900      	cmp	r1, #0
   19f5c:	dd52      	ble.n	1a004 <__aeabi_fadd+0x1a4>
   19f5e:	2800      	cmp	r0, #0
   19f60:	d031      	beq.n	19fc6 <__aeabi_fadd+0x166>
   19f62:	2cff      	cmp	r4, #255	; 0xff
   19f64:	d0b7      	beq.n	19ed6 <__aeabi_fadd+0x76>
   19f66:	2080      	movs	r0, #128	; 0x80
   19f68:	003e      	movs	r6, r7
   19f6a:	04c0      	lsls	r0, r0, #19
   19f6c:	4306      	orrs	r6, r0
   19f6e:	46b4      	mov	ip, r6
   19f70:	291b      	cmp	r1, #27
   19f72:	dd00      	ble.n	19f76 <__aeabi_fadd+0x116>
   19f74:	e0aa      	b.n	1a0cc <__aeabi_fadd+0x26c>
   19f76:	2620      	movs	r6, #32
   19f78:	4660      	mov	r0, ip
   19f7a:	40c8      	lsrs	r0, r1
   19f7c:	1a71      	subs	r1, r6, r1
   19f7e:	4666      	mov	r6, ip
   19f80:	408e      	lsls	r6, r1
   19f82:	0031      	movs	r1, r6
   19f84:	1e4e      	subs	r6, r1, #1
   19f86:	41b1      	sbcs	r1, r6
   19f88:	4301      	orrs	r1, r0
   19f8a:	185b      	adds	r3, r3, r1
   19f8c:	0159      	lsls	r1, r3, #5
   19f8e:	d5d3      	bpl.n	19f38 <__aeabi_fadd+0xd8>
   19f90:	3401      	adds	r4, #1
   19f92:	2cff      	cmp	r4, #255	; 0xff
   19f94:	d100      	bne.n	19f98 <__aeabi_fadd+0x138>
   19f96:	e087      	b.n	1a0a8 <__aeabi_fadd+0x248>
   19f98:	2201      	movs	r2, #1
   19f9a:	4978      	ldr	r1, [pc, #480]	; (1a17c <__aeabi_fadd+0x31c>)
   19f9c:	401a      	ands	r2, r3
   19f9e:	085b      	lsrs	r3, r3, #1
   19fa0:	400b      	ands	r3, r1
   19fa2:	4313      	orrs	r3, r2
   19fa4:	e797      	b.n	19ed6 <__aeabi_fadd+0x76>
   19fa6:	2c00      	cmp	r4, #0
   19fa8:	d000      	beq.n	19fac <__aeabi_fadd+0x14c>
   19faa:	e0a7      	b.n	1a0fc <__aeabi_fadd+0x29c>
   19fac:	2b00      	cmp	r3, #0
   19fae:	d000      	beq.n	19fb2 <__aeabi_fadd+0x152>
   19fb0:	e0b6      	b.n	1a120 <__aeabi_fadd+0x2c0>
   19fb2:	1e3b      	subs	r3, r7, #0
   19fb4:	d162      	bne.n	1a07c <__aeabi_fadd+0x21c>
   19fb6:	2600      	movs	r6, #0
   19fb8:	2200      	movs	r2, #0
   19fba:	0273      	lsls	r3, r6, #9
   19fbc:	0a5b      	lsrs	r3, r3, #9
   19fbe:	b2e4      	uxtb	r4, r4
   19fc0:	e79a      	b.n	19ef8 <__aeabi_fadd+0x98>
   19fc2:	0014      	movs	r4, r2
   19fc4:	e787      	b.n	19ed6 <__aeabi_fadd+0x76>
   19fc6:	2f00      	cmp	r7, #0
   19fc8:	d04d      	beq.n	1a066 <__aeabi_fadd+0x206>
   19fca:	1e48      	subs	r0, r1, #1
   19fcc:	2800      	cmp	r0, #0
   19fce:	d157      	bne.n	1a080 <__aeabi_fadd+0x220>
   19fd0:	4463      	add	r3, ip
   19fd2:	2401      	movs	r4, #1
   19fd4:	015a      	lsls	r2, r3, #5
   19fd6:	d5af      	bpl.n	19f38 <__aeabi_fadd+0xd8>
   19fd8:	2402      	movs	r4, #2
   19fda:	e7dd      	b.n	19f98 <__aeabi_fadd+0x138>
   19fdc:	2a00      	cmp	r2, #0
   19fde:	d124      	bne.n	1a02a <__aeabi_fadd+0x1ca>
   19fe0:	1c62      	adds	r2, r4, #1
   19fe2:	b2d2      	uxtb	r2, r2
   19fe4:	2a01      	cmp	r2, #1
   19fe6:	ddde      	ble.n	19fa6 <__aeabi_fadd+0x146>
   19fe8:	1bde      	subs	r6, r3, r7
   19fea:	0172      	lsls	r2, r6, #5
   19fec:	d535      	bpl.n	1a05a <__aeabi_fadd+0x1fa>
   19fee:	1afe      	subs	r6, r7, r3
   19ff0:	000d      	movs	r5, r1
   19ff2:	e75c      	b.n	19eae <__aeabi_fadd+0x4e>
   19ff4:	002a      	movs	r2, r5
   19ff6:	2300      	movs	r3, #0
   19ff8:	e77e      	b.n	19ef8 <__aeabi_fadd+0x98>
   19ffa:	0033      	movs	r3, r6
   19ffc:	4a60      	ldr	r2, [pc, #384]	; (1a180 <__aeabi_fadd+0x320>)
   19ffe:	1a24      	subs	r4, r4, r0
   1a000:	4013      	ands	r3, r2
   1a002:	e768      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a004:	2900      	cmp	r1, #0
   1a006:	d163      	bne.n	1a0d0 <__aeabi_fadd+0x270>
   1a008:	1c61      	adds	r1, r4, #1
   1a00a:	b2c8      	uxtb	r0, r1
   1a00c:	2801      	cmp	r0, #1
   1a00e:	dd4e      	ble.n	1a0ae <__aeabi_fadd+0x24e>
   1a010:	29ff      	cmp	r1, #255	; 0xff
   1a012:	d049      	beq.n	1a0a8 <__aeabi_fadd+0x248>
   1a014:	4463      	add	r3, ip
   1a016:	085b      	lsrs	r3, r3, #1
   1a018:	000c      	movs	r4, r1
   1a01a:	e75c      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a01c:	2aff      	cmp	r2, #255	; 0xff
   1a01e:	d041      	beq.n	1a0a4 <__aeabi_fadd+0x244>
   1a020:	000a      	movs	r2, r1
   1a022:	e779      	b.n	19f18 <__aeabi_fadd+0xb8>
   1a024:	2201      	movs	r2, #1
   1a026:	1a9b      	subs	r3, r3, r2
   1a028:	e784      	b.n	19f34 <__aeabi_fadd+0xd4>
   1a02a:	2c00      	cmp	r4, #0
   1a02c:	d01d      	beq.n	1a06a <__aeabi_fadd+0x20a>
   1a02e:	28ff      	cmp	r0, #255	; 0xff
   1a030:	d022      	beq.n	1a078 <__aeabi_fadd+0x218>
   1a032:	2480      	movs	r4, #128	; 0x80
   1a034:	04e4      	lsls	r4, r4, #19
   1a036:	4252      	negs	r2, r2
   1a038:	4323      	orrs	r3, r4
   1a03a:	2a1b      	cmp	r2, #27
   1a03c:	dd00      	ble.n	1a040 <__aeabi_fadd+0x1e0>
   1a03e:	e08a      	b.n	1a156 <__aeabi_fadd+0x2f6>
   1a040:	001c      	movs	r4, r3
   1a042:	2520      	movs	r5, #32
   1a044:	40d4      	lsrs	r4, r2
   1a046:	1aaa      	subs	r2, r5, r2
   1a048:	4093      	lsls	r3, r2
   1a04a:	1e5a      	subs	r2, r3, #1
   1a04c:	4193      	sbcs	r3, r2
   1a04e:	4323      	orrs	r3, r4
   1a050:	4662      	mov	r2, ip
   1a052:	0004      	movs	r4, r0
   1a054:	1ad3      	subs	r3, r2, r3
   1a056:	000d      	movs	r5, r1
   1a058:	e725      	b.n	19ea6 <__aeabi_fadd+0x46>
   1a05a:	2e00      	cmp	r6, #0
   1a05c:	d000      	beq.n	1a060 <__aeabi_fadd+0x200>
   1a05e:	e726      	b.n	19eae <__aeabi_fadd+0x4e>
   1a060:	2200      	movs	r2, #0
   1a062:	2400      	movs	r4, #0
   1a064:	e7a9      	b.n	19fba <__aeabi_fadd+0x15a>
   1a066:	000c      	movs	r4, r1
   1a068:	e735      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a06a:	2b00      	cmp	r3, #0
   1a06c:	d04d      	beq.n	1a10a <__aeabi_fadd+0x2aa>
   1a06e:	43d2      	mvns	r2, r2
   1a070:	2a00      	cmp	r2, #0
   1a072:	d0ed      	beq.n	1a050 <__aeabi_fadd+0x1f0>
   1a074:	28ff      	cmp	r0, #255	; 0xff
   1a076:	d1e0      	bne.n	1a03a <__aeabi_fadd+0x1da>
   1a078:	4663      	mov	r3, ip
   1a07a:	24ff      	movs	r4, #255	; 0xff
   1a07c:	000d      	movs	r5, r1
   1a07e:	e72a      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a080:	29ff      	cmp	r1, #255	; 0xff
   1a082:	d00f      	beq.n	1a0a4 <__aeabi_fadd+0x244>
   1a084:	0001      	movs	r1, r0
   1a086:	e773      	b.n	19f70 <__aeabi_fadd+0x110>
   1a088:	2b00      	cmp	r3, #0
   1a08a:	d061      	beq.n	1a150 <__aeabi_fadd+0x2f0>
   1a08c:	24ff      	movs	r4, #255	; 0xff
   1a08e:	2f00      	cmp	r7, #0
   1a090:	d100      	bne.n	1a094 <__aeabi_fadd+0x234>
   1a092:	e720      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a094:	2280      	movs	r2, #128	; 0x80
   1a096:	4641      	mov	r1, r8
   1a098:	03d2      	lsls	r2, r2, #15
   1a09a:	4211      	tst	r1, r2
   1a09c:	d002      	beq.n	1a0a4 <__aeabi_fadd+0x244>
   1a09e:	4216      	tst	r6, r2
   1a0a0:	d100      	bne.n	1a0a4 <__aeabi_fadd+0x244>
   1a0a2:	003b      	movs	r3, r7
   1a0a4:	24ff      	movs	r4, #255	; 0xff
   1a0a6:	e716      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a0a8:	24ff      	movs	r4, #255	; 0xff
   1a0aa:	2300      	movs	r3, #0
   1a0ac:	e724      	b.n	19ef8 <__aeabi_fadd+0x98>
   1a0ae:	2c00      	cmp	r4, #0
   1a0b0:	d1ea      	bne.n	1a088 <__aeabi_fadd+0x228>
   1a0b2:	2b00      	cmp	r3, #0
   1a0b4:	d058      	beq.n	1a168 <__aeabi_fadd+0x308>
   1a0b6:	2f00      	cmp	r7, #0
   1a0b8:	d100      	bne.n	1a0bc <__aeabi_fadd+0x25c>
   1a0ba:	e70c      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a0bc:	4463      	add	r3, ip
   1a0be:	015a      	lsls	r2, r3, #5
   1a0c0:	d400      	bmi.n	1a0c4 <__aeabi_fadd+0x264>
   1a0c2:	e739      	b.n	19f38 <__aeabi_fadd+0xd8>
   1a0c4:	4a2e      	ldr	r2, [pc, #184]	; (1a180 <__aeabi_fadd+0x320>)
   1a0c6:	000c      	movs	r4, r1
   1a0c8:	4013      	ands	r3, r2
   1a0ca:	e704      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a0cc:	2101      	movs	r1, #1
   1a0ce:	e75c      	b.n	19f8a <__aeabi_fadd+0x12a>
   1a0d0:	2c00      	cmp	r4, #0
   1a0d2:	d11e      	bne.n	1a112 <__aeabi_fadd+0x2b2>
   1a0d4:	2b00      	cmp	r3, #0
   1a0d6:	d040      	beq.n	1a15a <__aeabi_fadd+0x2fa>
   1a0d8:	43c9      	mvns	r1, r1
   1a0da:	2900      	cmp	r1, #0
   1a0dc:	d00b      	beq.n	1a0f6 <__aeabi_fadd+0x296>
   1a0de:	28ff      	cmp	r0, #255	; 0xff
   1a0e0:	d036      	beq.n	1a150 <__aeabi_fadd+0x2f0>
   1a0e2:	291b      	cmp	r1, #27
   1a0e4:	dc47      	bgt.n	1a176 <__aeabi_fadd+0x316>
   1a0e6:	001c      	movs	r4, r3
   1a0e8:	2620      	movs	r6, #32
   1a0ea:	40cc      	lsrs	r4, r1
   1a0ec:	1a71      	subs	r1, r6, r1
   1a0ee:	408b      	lsls	r3, r1
   1a0f0:	1e59      	subs	r1, r3, #1
   1a0f2:	418b      	sbcs	r3, r1
   1a0f4:	4323      	orrs	r3, r4
   1a0f6:	4463      	add	r3, ip
   1a0f8:	0004      	movs	r4, r0
   1a0fa:	e747      	b.n	19f8c <__aeabi_fadd+0x12c>
   1a0fc:	2b00      	cmp	r3, #0
   1a0fe:	d118      	bne.n	1a132 <__aeabi_fadd+0x2d2>
   1a100:	1e3b      	subs	r3, r7, #0
   1a102:	d02d      	beq.n	1a160 <__aeabi_fadd+0x300>
   1a104:	000d      	movs	r5, r1
   1a106:	24ff      	movs	r4, #255	; 0xff
   1a108:	e6e5      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a10a:	003b      	movs	r3, r7
   1a10c:	0004      	movs	r4, r0
   1a10e:	000d      	movs	r5, r1
   1a110:	e6e1      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a112:	28ff      	cmp	r0, #255	; 0xff
   1a114:	d01c      	beq.n	1a150 <__aeabi_fadd+0x2f0>
   1a116:	2480      	movs	r4, #128	; 0x80
   1a118:	04e4      	lsls	r4, r4, #19
   1a11a:	4249      	negs	r1, r1
   1a11c:	4323      	orrs	r3, r4
   1a11e:	e7e0      	b.n	1a0e2 <__aeabi_fadd+0x282>
   1a120:	2f00      	cmp	r7, #0
   1a122:	d100      	bne.n	1a126 <__aeabi_fadd+0x2c6>
   1a124:	e6d7      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a126:	1bde      	subs	r6, r3, r7
   1a128:	0172      	lsls	r2, r6, #5
   1a12a:	d51f      	bpl.n	1a16c <__aeabi_fadd+0x30c>
   1a12c:	1afb      	subs	r3, r7, r3
   1a12e:	000d      	movs	r5, r1
   1a130:	e6d1      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a132:	24ff      	movs	r4, #255	; 0xff
   1a134:	2f00      	cmp	r7, #0
   1a136:	d100      	bne.n	1a13a <__aeabi_fadd+0x2da>
   1a138:	e6cd      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a13a:	2280      	movs	r2, #128	; 0x80
   1a13c:	4640      	mov	r0, r8
   1a13e:	03d2      	lsls	r2, r2, #15
   1a140:	4210      	tst	r0, r2
   1a142:	d0af      	beq.n	1a0a4 <__aeabi_fadd+0x244>
   1a144:	4216      	tst	r6, r2
   1a146:	d1ad      	bne.n	1a0a4 <__aeabi_fadd+0x244>
   1a148:	003b      	movs	r3, r7
   1a14a:	000d      	movs	r5, r1
   1a14c:	24ff      	movs	r4, #255	; 0xff
   1a14e:	e6c2      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a150:	4663      	mov	r3, ip
   1a152:	24ff      	movs	r4, #255	; 0xff
   1a154:	e6bf      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a156:	2301      	movs	r3, #1
   1a158:	e77a      	b.n	1a050 <__aeabi_fadd+0x1f0>
   1a15a:	003b      	movs	r3, r7
   1a15c:	0004      	movs	r4, r0
   1a15e:	e6ba      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a160:	2680      	movs	r6, #128	; 0x80
   1a162:	2200      	movs	r2, #0
   1a164:	03f6      	lsls	r6, r6, #15
   1a166:	e6f0      	b.n	19f4a <__aeabi_fadd+0xea>
   1a168:	003b      	movs	r3, r7
   1a16a:	e6b4      	b.n	19ed6 <__aeabi_fadd+0x76>
   1a16c:	1e33      	subs	r3, r6, #0
   1a16e:	d000      	beq.n	1a172 <__aeabi_fadd+0x312>
   1a170:	e6e2      	b.n	19f38 <__aeabi_fadd+0xd8>
   1a172:	2200      	movs	r2, #0
   1a174:	e721      	b.n	19fba <__aeabi_fadd+0x15a>
   1a176:	2301      	movs	r3, #1
   1a178:	e7bd      	b.n	1a0f6 <__aeabi_fadd+0x296>
   1a17a:	46c0      	nop			; (mov r8, r8)
   1a17c:	7dffffff 	.word	0x7dffffff
   1a180:	fbffffff 	.word	0xfbffffff

0001a184 <__aeabi_fdiv>:
   1a184:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a186:	4657      	mov	r7, sl
   1a188:	464e      	mov	r6, r9
   1a18a:	46de      	mov	lr, fp
   1a18c:	4645      	mov	r5, r8
   1a18e:	b5e0      	push	{r5, r6, r7, lr}
   1a190:	0244      	lsls	r4, r0, #9
   1a192:	0043      	lsls	r3, r0, #1
   1a194:	0fc6      	lsrs	r6, r0, #31
   1a196:	b083      	sub	sp, #12
   1a198:	1c0f      	adds	r7, r1, #0
   1a19a:	0a64      	lsrs	r4, r4, #9
   1a19c:	0e1b      	lsrs	r3, r3, #24
   1a19e:	46b2      	mov	sl, r6
   1a1a0:	d053      	beq.n	1a24a <__aeabi_fdiv+0xc6>
   1a1a2:	2bff      	cmp	r3, #255	; 0xff
   1a1a4:	d027      	beq.n	1a1f6 <__aeabi_fdiv+0x72>
   1a1a6:	2280      	movs	r2, #128	; 0x80
   1a1a8:	00e4      	lsls	r4, r4, #3
   1a1aa:	04d2      	lsls	r2, r2, #19
   1a1ac:	4314      	orrs	r4, r2
   1a1ae:	227f      	movs	r2, #127	; 0x7f
   1a1b0:	4252      	negs	r2, r2
   1a1b2:	4690      	mov	r8, r2
   1a1b4:	4498      	add	r8, r3
   1a1b6:	2300      	movs	r3, #0
   1a1b8:	4699      	mov	r9, r3
   1a1ba:	469b      	mov	fp, r3
   1a1bc:	027d      	lsls	r5, r7, #9
   1a1be:	0078      	lsls	r0, r7, #1
   1a1c0:	0ffb      	lsrs	r3, r7, #31
   1a1c2:	0a6d      	lsrs	r5, r5, #9
   1a1c4:	0e00      	lsrs	r0, r0, #24
   1a1c6:	9300      	str	r3, [sp, #0]
   1a1c8:	d024      	beq.n	1a214 <__aeabi_fdiv+0x90>
   1a1ca:	28ff      	cmp	r0, #255	; 0xff
   1a1cc:	d046      	beq.n	1a25c <__aeabi_fdiv+0xd8>
   1a1ce:	2380      	movs	r3, #128	; 0x80
   1a1d0:	2100      	movs	r1, #0
   1a1d2:	00ed      	lsls	r5, r5, #3
   1a1d4:	04db      	lsls	r3, r3, #19
   1a1d6:	431d      	orrs	r5, r3
   1a1d8:	387f      	subs	r0, #127	; 0x7f
   1a1da:	4647      	mov	r7, r8
   1a1dc:	1a38      	subs	r0, r7, r0
   1a1de:	464f      	mov	r7, r9
   1a1e0:	430f      	orrs	r7, r1
   1a1e2:	00bf      	lsls	r7, r7, #2
   1a1e4:	46b9      	mov	r9, r7
   1a1e6:	0033      	movs	r3, r6
   1a1e8:	9a00      	ldr	r2, [sp, #0]
   1a1ea:	4f87      	ldr	r7, [pc, #540]	; (1a408 <__aeabi_fdiv+0x284>)
   1a1ec:	4053      	eors	r3, r2
   1a1ee:	464a      	mov	r2, r9
   1a1f0:	58ba      	ldr	r2, [r7, r2]
   1a1f2:	9301      	str	r3, [sp, #4]
   1a1f4:	4697      	mov	pc, r2
   1a1f6:	2c00      	cmp	r4, #0
   1a1f8:	d14e      	bne.n	1a298 <__aeabi_fdiv+0x114>
   1a1fa:	2308      	movs	r3, #8
   1a1fc:	4699      	mov	r9, r3
   1a1fe:	33f7      	adds	r3, #247	; 0xf7
   1a200:	4698      	mov	r8, r3
   1a202:	3bfd      	subs	r3, #253	; 0xfd
   1a204:	469b      	mov	fp, r3
   1a206:	027d      	lsls	r5, r7, #9
   1a208:	0078      	lsls	r0, r7, #1
   1a20a:	0ffb      	lsrs	r3, r7, #31
   1a20c:	0a6d      	lsrs	r5, r5, #9
   1a20e:	0e00      	lsrs	r0, r0, #24
   1a210:	9300      	str	r3, [sp, #0]
   1a212:	d1da      	bne.n	1a1ca <__aeabi_fdiv+0x46>
   1a214:	2d00      	cmp	r5, #0
   1a216:	d126      	bne.n	1a266 <__aeabi_fdiv+0xe2>
   1a218:	2000      	movs	r0, #0
   1a21a:	2101      	movs	r1, #1
   1a21c:	0033      	movs	r3, r6
   1a21e:	9a00      	ldr	r2, [sp, #0]
   1a220:	4f7a      	ldr	r7, [pc, #488]	; (1a40c <__aeabi_fdiv+0x288>)
   1a222:	4053      	eors	r3, r2
   1a224:	4642      	mov	r2, r8
   1a226:	1a10      	subs	r0, r2, r0
   1a228:	464a      	mov	r2, r9
   1a22a:	430a      	orrs	r2, r1
   1a22c:	0092      	lsls	r2, r2, #2
   1a22e:	58ba      	ldr	r2, [r7, r2]
   1a230:	001d      	movs	r5, r3
   1a232:	4697      	mov	pc, r2
   1a234:	9b00      	ldr	r3, [sp, #0]
   1a236:	002c      	movs	r4, r5
   1a238:	469a      	mov	sl, r3
   1a23a:	468b      	mov	fp, r1
   1a23c:	465b      	mov	r3, fp
   1a23e:	2b02      	cmp	r3, #2
   1a240:	d131      	bne.n	1a2a6 <__aeabi_fdiv+0x122>
   1a242:	4653      	mov	r3, sl
   1a244:	21ff      	movs	r1, #255	; 0xff
   1a246:	2400      	movs	r4, #0
   1a248:	e038      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a24a:	2c00      	cmp	r4, #0
   1a24c:	d117      	bne.n	1a27e <__aeabi_fdiv+0xfa>
   1a24e:	2304      	movs	r3, #4
   1a250:	4699      	mov	r9, r3
   1a252:	2300      	movs	r3, #0
   1a254:	4698      	mov	r8, r3
   1a256:	3301      	adds	r3, #1
   1a258:	469b      	mov	fp, r3
   1a25a:	e7af      	b.n	1a1bc <__aeabi_fdiv+0x38>
   1a25c:	20ff      	movs	r0, #255	; 0xff
   1a25e:	2d00      	cmp	r5, #0
   1a260:	d10b      	bne.n	1a27a <__aeabi_fdiv+0xf6>
   1a262:	2102      	movs	r1, #2
   1a264:	e7da      	b.n	1a21c <__aeabi_fdiv+0x98>
   1a266:	0028      	movs	r0, r5
   1a268:	f002 fb52 	bl	1c910 <__clzsi2>
   1a26c:	1f43      	subs	r3, r0, #5
   1a26e:	409d      	lsls	r5, r3
   1a270:	2376      	movs	r3, #118	; 0x76
   1a272:	425b      	negs	r3, r3
   1a274:	1a18      	subs	r0, r3, r0
   1a276:	2100      	movs	r1, #0
   1a278:	e7af      	b.n	1a1da <__aeabi_fdiv+0x56>
   1a27a:	2103      	movs	r1, #3
   1a27c:	e7ad      	b.n	1a1da <__aeabi_fdiv+0x56>
   1a27e:	0020      	movs	r0, r4
   1a280:	f002 fb46 	bl	1c910 <__clzsi2>
   1a284:	1f43      	subs	r3, r0, #5
   1a286:	409c      	lsls	r4, r3
   1a288:	2376      	movs	r3, #118	; 0x76
   1a28a:	425b      	negs	r3, r3
   1a28c:	1a1b      	subs	r3, r3, r0
   1a28e:	4698      	mov	r8, r3
   1a290:	2300      	movs	r3, #0
   1a292:	4699      	mov	r9, r3
   1a294:	469b      	mov	fp, r3
   1a296:	e791      	b.n	1a1bc <__aeabi_fdiv+0x38>
   1a298:	230c      	movs	r3, #12
   1a29a:	4699      	mov	r9, r3
   1a29c:	33f3      	adds	r3, #243	; 0xf3
   1a29e:	4698      	mov	r8, r3
   1a2a0:	3bfc      	subs	r3, #252	; 0xfc
   1a2a2:	469b      	mov	fp, r3
   1a2a4:	e78a      	b.n	1a1bc <__aeabi_fdiv+0x38>
   1a2a6:	2b03      	cmp	r3, #3
   1a2a8:	d100      	bne.n	1a2ac <__aeabi_fdiv+0x128>
   1a2aa:	e0a5      	b.n	1a3f8 <__aeabi_fdiv+0x274>
   1a2ac:	4655      	mov	r5, sl
   1a2ae:	2b01      	cmp	r3, #1
   1a2b0:	d000      	beq.n	1a2b4 <__aeabi_fdiv+0x130>
   1a2b2:	e081      	b.n	1a3b8 <__aeabi_fdiv+0x234>
   1a2b4:	2301      	movs	r3, #1
   1a2b6:	2100      	movs	r1, #0
   1a2b8:	2400      	movs	r4, #0
   1a2ba:	402b      	ands	r3, r5
   1a2bc:	0264      	lsls	r4, r4, #9
   1a2be:	05c9      	lsls	r1, r1, #23
   1a2c0:	0a60      	lsrs	r0, r4, #9
   1a2c2:	07db      	lsls	r3, r3, #31
   1a2c4:	4308      	orrs	r0, r1
   1a2c6:	4318      	orrs	r0, r3
   1a2c8:	b003      	add	sp, #12
   1a2ca:	bc3c      	pop	{r2, r3, r4, r5}
   1a2cc:	4690      	mov	r8, r2
   1a2ce:	4699      	mov	r9, r3
   1a2d0:	46a2      	mov	sl, r4
   1a2d2:	46ab      	mov	fp, r5
   1a2d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a2d6:	2480      	movs	r4, #128	; 0x80
   1a2d8:	2300      	movs	r3, #0
   1a2da:	03e4      	lsls	r4, r4, #15
   1a2dc:	21ff      	movs	r1, #255	; 0xff
   1a2de:	e7ed      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a2e0:	21ff      	movs	r1, #255	; 0xff
   1a2e2:	2400      	movs	r4, #0
   1a2e4:	e7ea      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a2e6:	2301      	movs	r3, #1
   1a2e8:	1a59      	subs	r1, r3, r1
   1a2ea:	291b      	cmp	r1, #27
   1a2ec:	dd66      	ble.n	1a3bc <__aeabi_fdiv+0x238>
   1a2ee:	9a01      	ldr	r2, [sp, #4]
   1a2f0:	4013      	ands	r3, r2
   1a2f2:	2100      	movs	r1, #0
   1a2f4:	2400      	movs	r4, #0
   1a2f6:	e7e1      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a2f8:	2380      	movs	r3, #128	; 0x80
   1a2fa:	03db      	lsls	r3, r3, #15
   1a2fc:	421c      	tst	r4, r3
   1a2fe:	d038      	beq.n	1a372 <__aeabi_fdiv+0x1ee>
   1a300:	421d      	tst	r5, r3
   1a302:	d051      	beq.n	1a3a8 <__aeabi_fdiv+0x224>
   1a304:	431c      	orrs	r4, r3
   1a306:	0264      	lsls	r4, r4, #9
   1a308:	0a64      	lsrs	r4, r4, #9
   1a30a:	0033      	movs	r3, r6
   1a30c:	21ff      	movs	r1, #255	; 0xff
   1a30e:	e7d5      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a310:	0163      	lsls	r3, r4, #5
   1a312:	016c      	lsls	r4, r5, #5
   1a314:	42a3      	cmp	r3, r4
   1a316:	d23b      	bcs.n	1a390 <__aeabi_fdiv+0x20c>
   1a318:	261b      	movs	r6, #27
   1a31a:	2100      	movs	r1, #0
   1a31c:	3801      	subs	r0, #1
   1a31e:	2501      	movs	r5, #1
   1a320:	001f      	movs	r7, r3
   1a322:	0049      	lsls	r1, r1, #1
   1a324:	005b      	lsls	r3, r3, #1
   1a326:	2f00      	cmp	r7, #0
   1a328:	db01      	blt.n	1a32e <__aeabi_fdiv+0x1aa>
   1a32a:	429c      	cmp	r4, r3
   1a32c:	d801      	bhi.n	1a332 <__aeabi_fdiv+0x1ae>
   1a32e:	1b1b      	subs	r3, r3, r4
   1a330:	4329      	orrs	r1, r5
   1a332:	3e01      	subs	r6, #1
   1a334:	2e00      	cmp	r6, #0
   1a336:	d1f3      	bne.n	1a320 <__aeabi_fdiv+0x19c>
   1a338:	001c      	movs	r4, r3
   1a33a:	1e63      	subs	r3, r4, #1
   1a33c:	419c      	sbcs	r4, r3
   1a33e:	430c      	orrs	r4, r1
   1a340:	0001      	movs	r1, r0
   1a342:	317f      	adds	r1, #127	; 0x7f
   1a344:	2900      	cmp	r1, #0
   1a346:	ddce      	ble.n	1a2e6 <__aeabi_fdiv+0x162>
   1a348:	0763      	lsls	r3, r4, #29
   1a34a:	d004      	beq.n	1a356 <__aeabi_fdiv+0x1d2>
   1a34c:	230f      	movs	r3, #15
   1a34e:	4023      	ands	r3, r4
   1a350:	2b04      	cmp	r3, #4
   1a352:	d000      	beq.n	1a356 <__aeabi_fdiv+0x1d2>
   1a354:	3404      	adds	r4, #4
   1a356:	0123      	lsls	r3, r4, #4
   1a358:	d503      	bpl.n	1a362 <__aeabi_fdiv+0x1de>
   1a35a:	0001      	movs	r1, r0
   1a35c:	4b2c      	ldr	r3, [pc, #176]	; (1a410 <__aeabi_fdiv+0x28c>)
   1a35e:	3180      	adds	r1, #128	; 0x80
   1a360:	401c      	ands	r4, r3
   1a362:	29fe      	cmp	r1, #254	; 0xfe
   1a364:	dd0d      	ble.n	1a382 <__aeabi_fdiv+0x1fe>
   1a366:	2301      	movs	r3, #1
   1a368:	9a01      	ldr	r2, [sp, #4]
   1a36a:	21ff      	movs	r1, #255	; 0xff
   1a36c:	4013      	ands	r3, r2
   1a36e:	2400      	movs	r4, #0
   1a370:	e7a4      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a372:	2380      	movs	r3, #128	; 0x80
   1a374:	03db      	lsls	r3, r3, #15
   1a376:	431c      	orrs	r4, r3
   1a378:	0264      	lsls	r4, r4, #9
   1a37a:	0a64      	lsrs	r4, r4, #9
   1a37c:	0033      	movs	r3, r6
   1a37e:	21ff      	movs	r1, #255	; 0xff
   1a380:	e79c      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a382:	2301      	movs	r3, #1
   1a384:	9a01      	ldr	r2, [sp, #4]
   1a386:	01a4      	lsls	r4, r4, #6
   1a388:	0a64      	lsrs	r4, r4, #9
   1a38a:	b2c9      	uxtb	r1, r1
   1a38c:	4013      	ands	r3, r2
   1a38e:	e795      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a390:	1b1b      	subs	r3, r3, r4
   1a392:	261a      	movs	r6, #26
   1a394:	2101      	movs	r1, #1
   1a396:	e7c2      	b.n	1a31e <__aeabi_fdiv+0x19a>
   1a398:	9b00      	ldr	r3, [sp, #0]
   1a39a:	468b      	mov	fp, r1
   1a39c:	469a      	mov	sl, r3
   1a39e:	2400      	movs	r4, #0
   1a3a0:	e74c      	b.n	1a23c <__aeabi_fdiv+0xb8>
   1a3a2:	0263      	lsls	r3, r4, #9
   1a3a4:	d5e5      	bpl.n	1a372 <__aeabi_fdiv+0x1ee>
   1a3a6:	2500      	movs	r5, #0
   1a3a8:	2480      	movs	r4, #128	; 0x80
   1a3aa:	03e4      	lsls	r4, r4, #15
   1a3ac:	432c      	orrs	r4, r5
   1a3ae:	0264      	lsls	r4, r4, #9
   1a3b0:	0a64      	lsrs	r4, r4, #9
   1a3b2:	9b00      	ldr	r3, [sp, #0]
   1a3b4:	21ff      	movs	r1, #255	; 0xff
   1a3b6:	e781      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a3b8:	9501      	str	r5, [sp, #4]
   1a3ba:	e7c1      	b.n	1a340 <__aeabi_fdiv+0x1bc>
   1a3bc:	0023      	movs	r3, r4
   1a3be:	2020      	movs	r0, #32
   1a3c0:	40cb      	lsrs	r3, r1
   1a3c2:	1a41      	subs	r1, r0, r1
   1a3c4:	408c      	lsls	r4, r1
   1a3c6:	1e61      	subs	r1, r4, #1
   1a3c8:	418c      	sbcs	r4, r1
   1a3ca:	431c      	orrs	r4, r3
   1a3cc:	0763      	lsls	r3, r4, #29
   1a3ce:	d004      	beq.n	1a3da <__aeabi_fdiv+0x256>
   1a3d0:	230f      	movs	r3, #15
   1a3d2:	4023      	ands	r3, r4
   1a3d4:	2b04      	cmp	r3, #4
   1a3d6:	d000      	beq.n	1a3da <__aeabi_fdiv+0x256>
   1a3d8:	3404      	adds	r4, #4
   1a3da:	0163      	lsls	r3, r4, #5
   1a3dc:	d505      	bpl.n	1a3ea <__aeabi_fdiv+0x266>
   1a3de:	2301      	movs	r3, #1
   1a3e0:	9a01      	ldr	r2, [sp, #4]
   1a3e2:	2101      	movs	r1, #1
   1a3e4:	4013      	ands	r3, r2
   1a3e6:	2400      	movs	r4, #0
   1a3e8:	e768      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a3ea:	2301      	movs	r3, #1
   1a3ec:	9a01      	ldr	r2, [sp, #4]
   1a3ee:	01a4      	lsls	r4, r4, #6
   1a3f0:	0a64      	lsrs	r4, r4, #9
   1a3f2:	4013      	ands	r3, r2
   1a3f4:	2100      	movs	r1, #0
   1a3f6:	e761      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a3f8:	2380      	movs	r3, #128	; 0x80
   1a3fa:	03db      	lsls	r3, r3, #15
   1a3fc:	431c      	orrs	r4, r3
   1a3fe:	0264      	lsls	r4, r4, #9
   1a400:	0a64      	lsrs	r4, r4, #9
   1a402:	4653      	mov	r3, sl
   1a404:	21ff      	movs	r1, #255	; 0xff
   1a406:	e759      	b.n	1a2bc <__aeabi_fdiv+0x138>
   1a408:	0001d408 	.word	0x0001d408
   1a40c:	0001d448 	.word	0x0001d448
   1a410:	f7ffffff 	.word	0xf7ffffff

0001a414 <__eqsf2>:
   1a414:	b570      	push	{r4, r5, r6, lr}
   1a416:	0042      	lsls	r2, r0, #1
   1a418:	0245      	lsls	r5, r0, #9
   1a41a:	024e      	lsls	r6, r1, #9
   1a41c:	004c      	lsls	r4, r1, #1
   1a41e:	0fc3      	lsrs	r3, r0, #31
   1a420:	0a6d      	lsrs	r5, r5, #9
   1a422:	0e12      	lsrs	r2, r2, #24
   1a424:	0a76      	lsrs	r6, r6, #9
   1a426:	0e24      	lsrs	r4, r4, #24
   1a428:	0fc9      	lsrs	r1, r1, #31
   1a42a:	2001      	movs	r0, #1
   1a42c:	2aff      	cmp	r2, #255	; 0xff
   1a42e:	d006      	beq.n	1a43e <__eqsf2+0x2a>
   1a430:	2cff      	cmp	r4, #255	; 0xff
   1a432:	d003      	beq.n	1a43c <__eqsf2+0x28>
   1a434:	42a2      	cmp	r2, r4
   1a436:	d101      	bne.n	1a43c <__eqsf2+0x28>
   1a438:	42b5      	cmp	r5, r6
   1a43a:	d006      	beq.n	1a44a <__eqsf2+0x36>
   1a43c:	bd70      	pop	{r4, r5, r6, pc}
   1a43e:	2d00      	cmp	r5, #0
   1a440:	d1fc      	bne.n	1a43c <__eqsf2+0x28>
   1a442:	2cff      	cmp	r4, #255	; 0xff
   1a444:	d1fa      	bne.n	1a43c <__eqsf2+0x28>
   1a446:	2e00      	cmp	r6, #0
   1a448:	d1f8      	bne.n	1a43c <__eqsf2+0x28>
   1a44a:	428b      	cmp	r3, r1
   1a44c:	d006      	beq.n	1a45c <__eqsf2+0x48>
   1a44e:	2001      	movs	r0, #1
   1a450:	2a00      	cmp	r2, #0
   1a452:	d1f3      	bne.n	1a43c <__eqsf2+0x28>
   1a454:	0028      	movs	r0, r5
   1a456:	1e45      	subs	r5, r0, #1
   1a458:	41a8      	sbcs	r0, r5
   1a45a:	e7ef      	b.n	1a43c <__eqsf2+0x28>
   1a45c:	2000      	movs	r0, #0
   1a45e:	e7ed      	b.n	1a43c <__eqsf2+0x28>

0001a460 <__gesf2>:
   1a460:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a462:	0042      	lsls	r2, r0, #1
   1a464:	0245      	lsls	r5, r0, #9
   1a466:	024c      	lsls	r4, r1, #9
   1a468:	0fc3      	lsrs	r3, r0, #31
   1a46a:	0048      	lsls	r0, r1, #1
   1a46c:	0a6d      	lsrs	r5, r5, #9
   1a46e:	0e12      	lsrs	r2, r2, #24
   1a470:	0a64      	lsrs	r4, r4, #9
   1a472:	0e00      	lsrs	r0, r0, #24
   1a474:	0fc9      	lsrs	r1, r1, #31
   1a476:	2aff      	cmp	r2, #255	; 0xff
   1a478:	d01e      	beq.n	1a4b8 <__gesf2+0x58>
   1a47a:	28ff      	cmp	r0, #255	; 0xff
   1a47c:	d021      	beq.n	1a4c2 <__gesf2+0x62>
   1a47e:	2a00      	cmp	r2, #0
   1a480:	d10a      	bne.n	1a498 <__gesf2+0x38>
   1a482:	426e      	negs	r6, r5
   1a484:	416e      	adcs	r6, r5
   1a486:	b2f6      	uxtb	r6, r6
   1a488:	2800      	cmp	r0, #0
   1a48a:	d10f      	bne.n	1a4ac <__gesf2+0x4c>
   1a48c:	2c00      	cmp	r4, #0
   1a48e:	d10d      	bne.n	1a4ac <__gesf2+0x4c>
   1a490:	2000      	movs	r0, #0
   1a492:	2d00      	cmp	r5, #0
   1a494:	d009      	beq.n	1a4aa <__gesf2+0x4a>
   1a496:	e005      	b.n	1a4a4 <__gesf2+0x44>
   1a498:	2800      	cmp	r0, #0
   1a49a:	d101      	bne.n	1a4a0 <__gesf2+0x40>
   1a49c:	2c00      	cmp	r4, #0
   1a49e:	d001      	beq.n	1a4a4 <__gesf2+0x44>
   1a4a0:	428b      	cmp	r3, r1
   1a4a2:	d011      	beq.n	1a4c8 <__gesf2+0x68>
   1a4a4:	2101      	movs	r1, #1
   1a4a6:	4258      	negs	r0, r3
   1a4a8:	4308      	orrs	r0, r1
   1a4aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a4ac:	2e00      	cmp	r6, #0
   1a4ae:	d0f7      	beq.n	1a4a0 <__gesf2+0x40>
   1a4b0:	2001      	movs	r0, #1
   1a4b2:	3901      	subs	r1, #1
   1a4b4:	4308      	orrs	r0, r1
   1a4b6:	e7f8      	b.n	1a4aa <__gesf2+0x4a>
   1a4b8:	2d00      	cmp	r5, #0
   1a4ba:	d0de      	beq.n	1a47a <__gesf2+0x1a>
   1a4bc:	2002      	movs	r0, #2
   1a4be:	4240      	negs	r0, r0
   1a4c0:	e7f3      	b.n	1a4aa <__gesf2+0x4a>
   1a4c2:	2c00      	cmp	r4, #0
   1a4c4:	d0db      	beq.n	1a47e <__gesf2+0x1e>
   1a4c6:	e7f9      	b.n	1a4bc <__gesf2+0x5c>
   1a4c8:	4282      	cmp	r2, r0
   1a4ca:	dceb      	bgt.n	1a4a4 <__gesf2+0x44>
   1a4cc:	db04      	blt.n	1a4d8 <__gesf2+0x78>
   1a4ce:	42a5      	cmp	r5, r4
   1a4d0:	d8e8      	bhi.n	1a4a4 <__gesf2+0x44>
   1a4d2:	2000      	movs	r0, #0
   1a4d4:	42a5      	cmp	r5, r4
   1a4d6:	d2e8      	bcs.n	1a4aa <__gesf2+0x4a>
   1a4d8:	2101      	movs	r1, #1
   1a4da:	1e58      	subs	r0, r3, #1
   1a4dc:	4308      	orrs	r0, r1
   1a4de:	e7e4      	b.n	1a4aa <__gesf2+0x4a>

0001a4e0 <__lesf2>:
   1a4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a4e2:	0042      	lsls	r2, r0, #1
   1a4e4:	024d      	lsls	r5, r1, #9
   1a4e6:	004c      	lsls	r4, r1, #1
   1a4e8:	0246      	lsls	r6, r0, #9
   1a4ea:	0a76      	lsrs	r6, r6, #9
   1a4ec:	0e12      	lsrs	r2, r2, #24
   1a4ee:	0fc3      	lsrs	r3, r0, #31
   1a4f0:	0a6d      	lsrs	r5, r5, #9
   1a4f2:	0e24      	lsrs	r4, r4, #24
   1a4f4:	0fc9      	lsrs	r1, r1, #31
   1a4f6:	2aff      	cmp	r2, #255	; 0xff
   1a4f8:	d016      	beq.n	1a528 <__lesf2+0x48>
   1a4fa:	2cff      	cmp	r4, #255	; 0xff
   1a4fc:	d018      	beq.n	1a530 <__lesf2+0x50>
   1a4fe:	2a00      	cmp	r2, #0
   1a500:	d10a      	bne.n	1a518 <__lesf2+0x38>
   1a502:	4270      	negs	r0, r6
   1a504:	4170      	adcs	r0, r6
   1a506:	b2c0      	uxtb	r0, r0
   1a508:	2c00      	cmp	r4, #0
   1a50a:	d015      	beq.n	1a538 <__lesf2+0x58>
   1a50c:	2800      	cmp	r0, #0
   1a50e:	d005      	beq.n	1a51c <__lesf2+0x3c>
   1a510:	2001      	movs	r0, #1
   1a512:	3901      	subs	r1, #1
   1a514:	4308      	orrs	r0, r1
   1a516:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a518:	2c00      	cmp	r4, #0
   1a51a:	d013      	beq.n	1a544 <__lesf2+0x64>
   1a51c:	4299      	cmp	r1, r3
   1a51e:	d014      	beq.n	1a54a <__lesf2+0x6a>
   1a520:	2001      	movs	r0, #1
   1a522:	425b      	negs	r3, r3
   1a524:	4318      	orrs	r0, r3
   1a526:	e7f6      	b.n	1a516 <__lesf2+0x36>
   1a528:	2002      	movs	r0, #2
   1a52a:	2e00      	cmp	r6, #0
   1a52c:	d1f3      	bne.n	1a516 <__lesf2+0x36>
   1a52e:	e7e4      	b.n	1a4fa <__lesf2+0x1a>
   1a530:	2002      	movs	r0, #2
   1a532:	2d00      	cmp	r5, #0
   1a534:	d1ef      	bne.n	1a516 <__lesf2+0x36>
   1a536:	e7e2      	b.n	1a4fe <__lesf2+0x1e>
   1a538:	2d00      	cmp	r5, #0
   1a53a:	d1e7      	bne.n	1a50c <__lesf2+0x2c>
   1a53c:	2000      	movs	r0, #0
   1a53e:	2e00      	cmp	r6, #0
   1a540:	d0e9      	beq.n	1a516 <__lesf2+0x36>
   1a542:	e7ed      	b.n	1a520 <__lesf2+0x40>
   1a544:	2d00      	cmp	r5, #0
   1a546:	d1e9      	bne.n	1a51c <__lesf2+0x3c>
   1a548:	e7ea      	b.n	1a520 <__lesf2+0x40>
   1a54a:	42a2      	cmp	r2, r4
   1a54c:	dc06      	bgt.n	1a55c <__lesf2+0x7c>
   1a54e:	dbdf      	blt.n	1a510 <__lesf2+0x30>
   1a550:	42ae      	cmp	r6, r5
   1a552:	d803      	bhi.n	1a55c <__lesf2+0x7c>
   1a554:	2000      	movs	r0, #0
   1a556:	42ae      	cmp	r6, r5
   1a558:	d3da      	bcc.n	1a510 <__lesf2+0x30>
   1a55a:	e7dc      	b.n	1a516 <__lesf2+0x36>
   1a55c:	2001      	movs	r0, #1
   1a55e:	4249      	negs	r1, r1
   1a560:	4308      	orrs	r0, r1
   1a562:	e7d8      	b.n	1a516 <__lesf2+0x36>

0001a564 <__aeabi_fmul>:
   1a564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a566:	4657      	mov	r7, sl
   1a568:	464e      	mov	r6, r9
   1a56a:	4645      	mov	r5, r8
   1a56c:	46de      	mov	lr, fp
   1a56e:	b5e0      	push	{r5, r6, r7, lr}
   1a570:	0247      	lsls	r7, r0, #9
   1a572:	0046      	lsls	r6, r0, #1
   1a574:	4688      	mov	r8, r1
   1a576:	0a7f      	lsrs	r7, r7, #9
   1a578:	0e36      	lsrs	r6, r6, #24
   1a57a:	0fc4      	lsrs	r4, r0, #31
   1a57c:	2e00      	cmp	r6, #0
   1a57e:	d047      	beq.n	1a610 <__aeabi_fmul+0xac>
   1a580:	2eff      	cmp	r6, #255	; 0xff
   1a582:	d024      	beq.n	1a5ce <__aeabi_fmul+0x6a>
   1a584:	00fb      	lsls	r3, r7, #3
   1a586:	2780      	movs	r7, #128	; 0x80
   1a588:	04ff      	lsls	r7, r7, #19
   1a58a:	431f      	orrs	r7, r3
   1a58c:	2300      	movs	r3, #0
   1a58e:	4699      	mov	r9, r3
   1a590:	469a      	mov	sl, r3
   1a592:	3e7f      	subs	r6, #127	; 0x7f
   1a594:	4643      	mov	r3, r8
   1a596:	025d      	lsls	r5, r3, #9
   1a598:	0058      	lsls	r0, r3, #1
   1a59a:	0fdb      	lsrs	r3, r3, #31
   1a59c:	0a6d      	lsrs	r5, r5, #9
   1a59e:	0e00      	lsrs	r0, r0, #24
   1a5a0:	4698      	mov	r8, r3
   1a5a2:	d043      	beq.n	1a62c <__aeabi_fmul+0xc8>
   1a5a4:	28ff      	cmp	r0, #255	; 0xff
   1a5a6:	d03b      	beq.n	1a620 <__aeabi_fmul+0xbc>
   1a5a8:	00eb      	lsls	r3, r5, #3
   1a5aa:	2580      	movs	r5, #128	; 0x80
   1a5ac:	2200      	movs	r2, #0
   1a5ae:	04ed      	lsls	r5, r5, #19
   1a5b0:	431d      	orrs	r5, r3
   1a5b2:	387f      	subs	r0, #127	; 0x7f
   1a5b4:	1836      	adds	r6, r6, r0
   1a5b6:	1c73      	adds	r3, r6, #1
   1a5b8:	4641      	mov	r1, r8
   1a5ba:	469b      	mov	fp, r3
   1a5bc:	464b      	mov	r3, r9
   1a5be:	4061      	eors	r1, r4
   1a5c0:	4313      	orrs	r3, r2
   1a5c2:	2b0f      	cmp	r3, #15
   1a5c4:	d864      	bhi.n	1a690 <__aeabi_fmul+0x12c>
   1a5c6:	4875      	ldr	r0, [pc, #468]	; (1a79c <__aeabi_fmul+0x238>)
   1a5c8:	009b      	lsls	r3, r3, #2
   1a5ca:	58c3      	ldr	r3, [r0, r3]
   1a5cc:	469f      	mov	pc, r3
   1a5ce:	2f00      	cmp	r7, #0
   1a5d0:	d142      	bne.n	1a658 <__aeabi_fmul+0xf4>
   1a5d2:	2308      	movs	r3, #8
   1a5d4:	4699      	mov	r9, r3
   1a5d6:	3b06      	subs	r3, #6
   1a5d8:	26ff      	movs	r6, #255	; 0xff
   1a5da:	469a      	mov	sl, r3
   1a5dc:	e7da      	b.n	1a594 <__aeabi_fmul+0x30>
   1a5de:	4641      	mov	r1, r8
   1a5e0:	2a02      	cmp	r2, #2
   1a5e2:	d028      	beq.n	1a636 <__aeabi_fmul+0xd2>
   1a5e4:	2a03      	cmp	r2, #3
   1a5e6:	d100      	bne.n	1a5ea <__aeabi_fmul+0x86>
   1a5e8:	e0ce      	b.n	1a788 <__aeabi_fmul+0x224>
   1a5ea:	2a01      	cmp	r2, #1
   1a5ec:	d000      	beq.n	1a5f0 <__aeabi_fmul+0x8c>
   1a5ee:	e0ac      	b.n	1a74a <__aeabi_fmul+0x1e6>
   1a5f0:	4011      	ands	r1, r2
   1a5f2:	2000      	movs	r0, #0
   1a5f4:	2200      	movs	r2, #0
   1a5f6:	b2cc      	uxtb	r4, r1
   1a5f8:	0240      	lsls	r0, r0, #9
   1a5fa:	05d2      	lsls	r2, r2, #23
   1a5fc:	0a40      	lsrs	r0, r0, #9
   1a5fe:	07e4      	lsls	r4, r4, #31
   1a600:	4310      	orrs	r0, r2
   1a602:	4320      	orrs	r0, r4
   1a604:	bc3c      	pop	{r2, r3, r4, r5}
   1a606:	4690      	mov	r8, r2
   1a608:	4699      	mov	r9, r3
   1a60a:	46a2      	mov	sl, r4
   1a60c:	46ab      	mov	fp, r5
   1a60e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a610:	2f00      	cmp	r7, #0
   1a612:	d115      	bne.n	1a640 <__aeabi_fmul+0xdc>
   1a614:	2304      	movs	r3, #4
   1a616:	4699      	mov	r9, r3
   1a618:	3b03      	subs	r3, #3
   1a61a:	2600      	movs	r6, #0
   1a61c:	469a      	mov	sl, r3
   1a61e:	e7b9      	b.n	1a594 <__aeabi_fmul+0x30>
   1a620:	20ff      	movs	r0, #255	; 0xff
   1a622:	2202      	movs	r2, #2
   1a624:	2d00      	cmp	r5, #0
   1a626:	d0c5      	beq.n	1a5b4 <__aeabi_fmul+0x50>
   1a628:	2203      	movs	r2, #3
   1a62a:	e7c3      	b.n	1a5b4 <__aeabi_fmul+0x50>
   1a62c:	2d00      	cmp	r5, #0
   1a62e:	d119      	bne.n	1a664 <__aeabi_fmul+0x100>
   1a630:	2000      	movs	r0, #0
   1a632:	2201      	movs	r2, #1
   1a634:	e7be      	b.n	1a5b4 <__aeabi_fmul+0x50>
   1a636:	2401      	movs	r4, #1
   1a638:	22ff      	movs	r2, #255	; 0xff
   1a63a:	400c      	ands	r4, r1
   1a63c:	2000      	movs	r0, #0
   1a63e:	e7db      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a640:	0038      	movs	r0, r7
   1a642:	f002 f965 	bl	1c910 <__clzsi2>
   1a646:	2676      	movs	r6, #118	; 0x76
   1a648:	1f43      	subs	r3, r0, #5
   1a64a:	409f      	lsls	r7, r3
   1a64c:	2300      	movs	r3, #0
   1a64e:	4276      	negs	r6, r6
   1a650:	1a36      	subs	r6, r6, r0
   1a652:	4699      	mov	r9, r3
   1a654:	469a      	mov	sl, r3
   1a656:	e79d      	b.n	1a594 <__aeabi_fmul+0x30>
   1a658:	230c      	movs	r3, #12
   1a65a:	4699      	mov	r9, r3
   1a65c:	3b09      	subs	r3, #9
   1a65e:	26ff      	movs	r6, #255	; 0xff
   1a660:	469a      	mov	sl, r3
   1a662:	e797      	b.n	1a594 <__aeabi_fmul+0x30>
   1a664:	0028      	movs	r0, r5
   1a666:	f002 f953 	bl	1c910 <__clzsi2>
   1a66a:	1f43      	subs	r3, r0, #5
   1a66c:	409d      	lsls	r5, r3
   1a66e:	2376      	movs	r3, #118	; 0x76
   1a670:	425b      	negs	r3, r3
   1a672:	1a18      	subs	r0, r3, r0
   1a674:	2200      	movs	r2, #0
   1a676:	e79d      	b.n	1a5b4 <__aeabi_fmul+0x50>
   1a678:	2080      	movs	r0, #128	; 0x80
   1a67a:	2400      	movs	r4, #0
   1a67c:	03c0      	lsls	r0, r0, #15
   1a67e:	22ff      	movs	r2, #255	; 0xff
   1a680:	e7ba      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a682:	003d      	movs	r5, r7
   1a684:	4652      	mov	r2, sl
   1a686:	e7ab      	b.n	1a5e0 <__aeabi_fmul+0x7c>
   1a688:	003d      	movs	r5, r7
   1a68a:	0021      	movs	r1, r4
   1a68c:	4652      	mov	r2, sl
   1a68e:	e7a7      	b.n	1a5e0 <__aeabi_fmul+0x7c>
   1a690:	0c3b      	lsrs	r3, r7, #16
   1a692:	469c      	mov	ip, r3
   1a694:	042a      	lsls	r2, r5, #16
   1a696:	0c12      	lsrs	r2, r2, #16
   1a698:	0c2b      	lsrs	r3, r5, #16
   1a69a:	0014      	movs	r4, r2
   1a69c:	4660      	mov	r0, ip
   1a69e:	4665      	mov	r5, ip
   1a6a0:	043f      	lsls	r7, r7, #16
   1a6a2:	0c3f      	lsrs	r7, r7, #16
   1a6a4:	437c      	muls	r4, r7
   1a6a6:	4342      	muls	r2, r0
   1a6a8:	435d      	muls	r5, r3
   1a6aa:	437b      	muls	r3, r7
   1a6ac:	0c27      	lsrs	r7, r4, #16
   1a6ae:	189b      	adds	r3, r3, r2
   1a6b0:	18ff      	adds	r7, r7, r3
   1a6b2:	42ba      	cmp	r2, r7
   1a6b4:	d903      	bls.n	1a6be <__aeabi_fmul+0x15a>
   1a6b6:	2380      	movs	r3, #128	; 0x80
   1a6b8:	025b      	lsls	r3, r3, #9
   1a6ba:	469c      	mov	ip, r3
   1a6bc:	4465      	add	r5, ip
   1a6be:	0424      	lsls	r4, r4, #16
   1a6c0:	043a      	lsls	r2, r7, #16
   1a6c2:	0c24      	lsrs	r4, r4, #16
   1a6c4:	1912      	adds	r2, r2, r4
   1a6c6:	0193      	lsls	r3, r2, #6
   1a6c8:	1e5c      	subs	r4, r3, #1
   1a6ca:	41a3      	sbcs	r3, r4
   1a6cc:	0c3f      	lsrs	r7, r7, #16
   1a6ce:	0e92      	lsrs	r2, r2, #26
   1a6d0:	197d      	adds	r5, r7, r5
   1a6d2:	431a      	orrs	r2, r3
   1a6d4:	01ad      	lsls	r5, r5, #6
   1a6d6:	4315      	orrs	r5, r2
   1a6d8:	012b      	lsls	r3, r5, #4
   1a6da:	d504      	bpl.n	1a6e6 <__aeabi_fmul+0x182>
   1a6dc:	2301      	movs	r3, #1
   1a6de:	465e      	mov	r6, fp
   1a6e0:	086a      	lsrs	r2, r5, #1
   1a6e2:	401d      	ands	r5, r3
   1a6e4:	4315      	orrs	r5, r2
   1a6e6:	0032      	movs	r2, r6
   1a6e8:	327f      	adds	r2, #127	; 0x7f
   1a6ea:	2a00      	cmp	r2, #0
   1a6ec:	dd25      	ble.n	1a73a <__aeabi_fmul+0x1d6>
   1a6ee:	076b      	lsls	r3, r5, #29
   1a6f0:	d004      	beq.n	1a6fc <__aeabi_fmul+0x198>
   1a6f2:	230f      	movs	r3, #15
   1a6f4:	402b      	ands	r3, r5
   1a6f6:	2b04      	cmp	r3, #4
   1a6f8:	d000      	beq.n	1a6fc <__aeabi_fmul+0x198>
   1a6fa:	3504      	adds	r5, #4
   1a6fc:	012b      	lsls	r3, r5, #4
   1a6fe:	d503      	bpl.n	1a708 <__aeabi_fmul+0x1a4>
   1a700:	0032      	movs	r2, r6
   1a702:	4b27      	ldr	r3, [pc, #156]	; (1a7a0 <__aeabi_fmul+0x23c>)
   1a704:	3280      	adds	r2, #128	; 0x80
   1a706:	401d      	ands	r5, r3
   1a708:	2afe      	cmp	r2, #254	; 0xfe
   1a70a:	dc94      	bgt.n	1a636 <__aeabi_fmul+0xd2>
   1a70c:	2401      	movs	r4, #1
   1a70e:	01a8      	lsls	r0, r5, #6
   1a710:	0a40      	lsrs	r0, r0, #9
   1a712:	b2d2      	uxtb	r2, r2
   1a714:	400c      	ands	r4, r1
   1a716:	e76f      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a718:	2080      	movs	r0, #128	; 0x80
   1a71a:	03c0      	lsls	r0, r0, #15
   1a71c:	4207      	tst	r7, r0
   1a71e:	d007      	beq.n	1a730 <__aeabi_fmul+0x1cc>
   1a720:	4205      	tst	r5, r0
   1a722:	d105      	bne.n	1a730 <__aeabi_fmul+0x1cc>
   1a724:	4328      	orrs	r0, r5
   1a726:	0240      	lsls	r0, r0, #9
   1a728:	0a40      	lsrs	r0, r0, #9
   1a72a:	4644      	mov	r4, r8
   1a72c:	22ff      	movs	r2, #255	; 0xff
   1a72e:	e763      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a730:	4338      	orrs	r0, r7
   1a732:	0240      	lsls	r0, r0, #9
   1a734:	0a40      	lsrs	r0, r0, #9
   1a736:	22ff      	movs	r2, #255	; 0xff
   1a738:	e75e      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a73a:	2401      	movs	r4, #1
   1a73c:	1aa3      	subs	r3, r4, r2
   1a73e:	2b1b      	cmp	r3, #27
   1a740:	dd05      	ble.n	1a74e <__aeabi_fmul+0x1ea>
   1a742:	400c      	ands	r4, r1
   1a744:	2200      	movs	r2, #0
   1a746:	2000      	movs	r0, #0
   1a748:	e756      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a74a:	465e      	mov	r6, fp
   1a74c:	e7cb      	b.n	1a6e6 <__aeabi_fmul+0x182>
   1a74e:	002a      	movs	r2, r5
   1a750:	2020      	movs	r0, #32
   1a752:	40da      	lsrs	r2, r3
   1a754:	1ac3      	subs	r3, r0, r3
   1a756:	409d      	lsls	r5, r3
   1a758:	002b      	movs	r3, r5
   1a75a:	1e5d      	subs	r5, r3, #1
   1a75c:	41ab      	sbcs	r3, r5
   1a75e:	4313      	orrs	r3, r2
   1a760:	075a      	lsls	r2, r3, #29
   1a762:	d004      	beq.n	1a76e <__aeabi_fmul+0x20a>
   1a764:	220f      	movs	r2, #15
   1a766:	401a      	ands	r2, r3
   1a768:	2a04      	cmp	r2, #4
   1a76a:	d000      	beq.n	1a76e <__aeabi_fmul+0x20a>
   1a76c:	3304      	adds	r3, #4
   1a76e:	015a      	lsls	r2, r3, #5
   1a770:	d504      	bpl.n	1a77c <__aeabi_fmul+0x218>
   1a772:	2401      	movs	r4, #1
   1a774:	2201      	movs	r2, #1
   1a776:	400c      	ands	r4, r1
   1a778:	2000      	movs	r0, #0
   1a77a:	e73d      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a77c:	2401      	movs	r4, #1
   1a77e:	019b      	lsls	r3, r3, #6
   1a780:	0a58      	lsrs	r0, r3, #9
   1a782:	400c      	ands	r4, r1
   1a784:	2200      	movs	r2, #0
   1a786:	e737      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a788:	2080      	movs	r0, #128	; 0x80
   1a78a:	2401      	movs	r4, #1
   1a78c:	03c0      	lsls	r0, r0, #15
   1a78e:	4328      	orrs	r0, r5
   1a790:	0240      	lsls	r0, r0, #9
   1a792:	0a40      	lsrs	r0, r0, #9
   1a794:	400c      	ands	r4, r1
   1a796:	22ff      	movs	r2, #255	; 0xff
   1a798:	e72e      	b.n	1a5f8 <__aeabi_fmul+0x94>
   1a79a:	46c0      	nop			; (mov r8, r8)
   1a79c:	0001d488 	.word	0x0001d488
   1a7a0:	f7ffffff 	.word	0xf7ffffff

0001a7a4 <__aeabi_fsub>:
   1a7a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a7a6:	464f      	mov	r7, r9
   1a7a8:	46d6      	mov	lr, sl
   1a7aa:	4646      	mov	r6, r8
   1a7ac:	0044      	lsls	r4, r0, #1
   1a7ae:	b5c0      	push	{r6, r7, lr}
   1a7b0:	0fc2      	lsrs	r2, r0, #31
   1a7b2:	0247      	lsls	r7, r0, #9
   1a7b4:	0248      	lsls	r0, r1, #9
   1a7b6:	0a40      	lsrs	r0, r0, #9
   1a7b8:	4684      	mov	ip, r0
   1a7ba:	4666      	mov	r6, ip
   1a7bc:	0a7b      	lsrs	r3, r7, #9
   1a7be:	0048      	lsls	r0, r1, #1
   1a7c0:	0fc9      	lsrs	r1, r1, #31
   1a7c2:	469a      	mov	sl, r3
   1a7c4:	0e24      	lsrs	r4, r4, #24
   1a7c6:	0015      	movs	r5, r2
   1a7c8:	00db      	lsls	r3, r3, #3
   1a7ca:	0e00      	lsrs	r0, r0, #24
   1a7cc:	4689      	mov	r9, r1
   1a7ce:	00f6      	lsls	r6, r6, #3
   1a7d0:	28ff      	cmp	r0, #255	; 0xff
   1a7d2:	d100      	bne.n	1a7d6 <__aeabi_fsub+0x32>
   1a7d4:	e08f      	b.n	1a8f6 <__aeabi_fsub+0x152>
   1a7d6:	2101      	movs	r1, #1
   1a7d8:	464f      	mov	r7, r9
   1a7da:	404f      	eors	r7, r1
   1a7dc:	0039      	movs	r1, r7
   1a7de:	4291      	cmp	r1, r2
   1a7e0:	d066      	beq.n	1a8b0 <__aeabi_fsub+0x10c>
   1a7e2:	1a22      	subs	r2, r4, r0
   1a7e4:	2a00      	cmp	r2, #0
   1a7e6:	dc00      	bgt.n	1a7ea <__aeabi_fsub+0x46>
   1a7e8:	e09d      	b.n	1a926 <__aeabi_fsub+0x182>
   1a7ea:	2800      	cmp	r0, #0
   1a7ec:	d13d      	bne.n	1a86a <__aeabi_fsub+0xc6>
   1a7ee:	2e00      	cmp	r6, #0
   1a7f0:	d100      	bne.n	1a7f4 <__aeabi_fsub+0x50>
   1a7f2:	e08b      	b.n	1a90c <__aeabi_fsub+0x168>
   1a7f4:	1e51      	subs	r1, r2, #1
   1a7f6:	2900      	cmp	r1, #0
   1a7f8:	d000      	beq.n	1a7fc <__aeabi_fsub+0x58>
   1a7fa:	e0b5      	b.n	1a968 <__aeabi_fsub+0x1c4>
   1a7fc:	2401      	movs	r4, #1
   1a7fe:	1b9b      	subs	r3, r3, r6
   1a800:	015a      	lsls	r2, r3, #5
   1a802:	d544      	bpl.n	1a88e <__aeabi_fsub+0xea>
   1a804:	019b      	lsls	r3, r3, #6
   1a806:	099f      	lsrs	r7, r3, #6
   1a808:	0038      	movs	r0, r7
   1a80a:	f002 f881 	bl	1c910 <__clzsi2>
   1a80e:	3805      	subs	r0, #5
   1a810:	4087      	lsls	r7, r0
   1a812:	4284      	cmp	r4, r0
   1a814:	dd00      	ble.n	1a818 <__aeabi_fsub+0x74>
   1a816:	e096      	b.n	1a946 <__aeabi_fsub+0x1a2>
   1a818:	1b04      	subs	r4, r0, r4
   1a81a:	003a      	movs	r2, r7
   1a81c:	2020      	movs	r0, #32
   1a81e:	3401      	adds	r4, #1
   1a820:	40e2      	lsrs	r2, r4
   1a822:	1b04      	subs	r4, r0, r4
   1a824:	40a7      	lsls	r7, r4
   1a826:	003b      	movs	r3, r7
   1a828:	1e5f      	subs	r7, r3, #1
   1a82a:	41bb      	sbcs	r3, r7
   1a82c:	2400      	movs	r4, #0
   1a82e:	4313      	orrs	r3, r2
   1a830:	075a      	lsls	r2, r3, #29
   1a832:	d004      	beq.n	1a83e <__aeabi_fsub+0x9a>
   1a834:	220f      	movs	r2, #15
   1a836:	401a      	ands	r2, r3
   1a838:	2a04      	cmp	r2, #4
   1a83a:	d000      	beq.n	1a83e <__aeabi_fsub+0x9a>
   1a83c:	3304      	adds	r3, #4
   1a83e:	015a      	lsls	r2, r3, #5
   1a840:	d527      	bpl.n	1a892 <__aeabi_fsub+0xee>
   1a842:	3401      	adds	r4, #1
   1a844:	2cff      	cmp	r4, #255	; 0xff
   1a846:	d100      	bne.n	1a84a <__aeabi_fsub+0xa6>
   1a848:	e079      	b.n	1a93e <__aeabi_fsub+0x19a>
   1a84a:	2201      	movs	r2, #1
   1a84c:	019b      	lsls	r3, r3, #6
   1a84e:	0a5b      	lsrs	r3, r3, #9
   1a850:	b2e4      	uxtb	r4, r4
   1a852:	402a      	ands	r2, r5
   1a854:	025b      	lsls	r3, r3, #9
   1a856:	05e4      	lsls	r4, r4, #23
   1a858:	0a58      	lsrs	r0, r3, #9
   1a85a:	07d2      	lsls	r2, r2, #31
   1a85c:	4320      	orrs	r0, r4
   1a85e:	4310      	orrs	r0, r2
   1a860:	bc1c      	pop	{r2, r3, r4}
   1a862:	4690      	mov	r8, r2
   1a864:	4699      	mov	r9, r3
   1a866:	46a2      	mov	sl, r4
   1a868:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a86a:	2cff      	cmp	r4, #255	; 0xff
   1a86c:	d0e0      	beq.n	1a830 <__aeabi_fsub+0x8c>
   1a86e:	2180      	movs	r1, #128	; 0x80
   1a870:	04c9      	lsls	r1, r1, #19
   1a872:	430e      	orrs	r6, r1
   1a874:	2a1b      	cmp	r2, #27
   1a876:	dc7b      	bgt.n	1a970 <__aeabi_fsub+0x1cc>
   1a878:	0031      	movs	r1, r6
   1a87a:	2020      	movs	r0, #32
   1a87c:	40d1      	lsrs	r1, r2
   1a87e:	1a82      	subs	r2, r0, r2
   1a880:	4096      	lsls	r6, r2
   1a882:	1e72      	subs	r2, r6, #1
   1a884:	4196      	sbcs	r6, r2
   1a886:	430e      	orrs	r6, r1
   1a888:	1b9b      	subs	r3, r3, r6
   1a88a:	015a      	lsls	r2, r3, #5
   1a88c:	d4ba      	bmi.n	1a804 <__aeabi_fsub+0x60>
   1a88e:	075a      	lsls	r2, r3, #29
   1a890:	d1d0      	bne.n	1a834 <__aeabi_fsub+0x90>
   1a892:	2201      	movs	r2, #1
   1a894:	08df      	lsrs	r7, r3, #3
   1a896:	402a      	ands	r2, r5
   1a898:	2cff      	cmp	r4, #255	; 0xff
   1a89a:	d133      	bne.n	1a904 <__aeabi_fsub+0x160>
   1a89c:	2f00      	cmp	r7, #0
   1a89e:	d100      	bne.n	1a8a2 <__aeabi_fsub+0xfe>
   1a8a0:	e0a8      	b.n	1a9f4 <__aeabi_fsub+0x250>
   1a8a2:	2380      	movs	r3, #128	; 0x80
   1a8a4:	03db      	lsls	r3, r3, #15
   1a8a6:	433b      	orrs	r3, r7
   1a8a8:	025b      	lsls	r3, r3, #9
   1a8aa:	0a5b      	lsrs	r3, r3, #9
   1a8ac:	24ff      	movs	r4, #255	; 0xff
   1a8ae:	e7d1      	b.n	1a854 <__aeabi_fsub+0xb0>
   1a8b0:	1a21      	subs	r1, r4, r0
   1a8b2:	2900      	cmp	r1, #0
   1a8b4:	dd4c      	ble.n	1a950 <__aeabi_fsub+0x1ac>
   1a8b6:	2800      	cmp	r0, #0
   1a8b8:	d02a      	beq.n	1a910 <__aeabi_fsub+0x16c>
   1a8ba:	2cff      	cmp	r4, #255	; 0xff
   1a8bc:	d0b8      	beq.n	1a830 <__aeabi_fsub+0x8c>
   1a8be:	2080      	movs	r0, #128	; 0x80
   1a8c0:	04c0      	lsls	r0, r0, #19
   1a8c2:	4306      	orrs	r6, r0
   1a8c4:	291b      	cmp	r1, #27
   1a8c6:	dd00      	ble.n	1a8ca <__aeabi_fsub+0x126>
   1a8c8:	e0af      	b.n	1aa2a <__aeabi_fsub+0x286>
   1a8ca:	0030      	movs	r0, r6
   1a8cc:	2720      	movs	r7, #32
   1a8ce:	40c8      	lsrs	r0, r1
   1a8d0:	1a79      	subs	r1, r7, r1
   1a8d2:	408e      	lsls	r6, r1
   1a8d4:	1e71      	subs	r1, r6, #1
   1a8d6:	418e      	sbcs	r6, r1
   1a8d8:	4306      	orrs	r6, r0
   1a8da:	199b      	adds	r3, r3, r6
   1a8dc:	0159      	lsls	r1, r3, #5
   1a8de:	d5d6      	bpl.n	1a88e <__aeabi_fsub+0xea>
   1a8e0:	3401      	adds	r4, #1
   1a8e2:	2cff      	cmp	r4, #255	; 0xff
   1a8e4:	d100      	bne.n	1a8e8 <__aeabi_fsub+0x144>
   1a8e6:	e085      	b.n	1a9f4 <__aeabi_fsub+0x250>
   1a8e8:	2201      	movs	r2, #1
   1a8ea:	497a      	ldr	r1, [pc, #488]	; (1aad4 <__aeabi_fsub+0x330>)
   1a8ec:	401a      	ands	r2, r3
   1a8ee:	085b      	lsrs	r3, r3, #1
   1a8f0:	400b      	ands	r3, r1
   1a8f2:	4313      	orrs	r3, r2
   1a8f4:	e79c      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a8f6:	2e00      	cmp	r6, #0
   1a8f8:	d000      	beq.n	1a8fc <__aeabi_fsub+0x158>
   1a8fa:	e770      	b.n	1a7de <__aeabi_fsub+0x3a>
   1a8fc:	e76b      	b.n	1a7d6 <__aeabi_fsub+0x32>
   1a8fe:	1e3b      	subs	r3, r7, #0
   1a900:	d1c5      	bne.n	1a88e <__aeabi_fsub+0xea>
   1a902:	2200      	movs	r2, #0
   1a904:	027b      	lsls	r3, r7, #9
   1a906:	0a5b      	lsrs	r3, r3, #9
   1a908:	b2e4      	uxtb	r4, r4
   1a90a:	e7a3      	b.n	1a854 <__aeabi_fsub+0xb0>
   1a90c:	0014      	movs	r4, r2
   1a90e:	e78f      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a910:	2e00      	cmp	r6, #0
   1a912:	d04d      	beq.n	1a9b0 <__aeabi_fsub+0x20c>
   1a914:	1e48      	subs	r0, r1, #1
   1a916:	2800      	cmp	r0, #0
   1a918:	d157      	bne.n	1a9ca <__aeabi_fsub+0x226>
   1a91a:	199b      	adds	r3, r3, r6
   1a91c:	2401      	movs	r4, #1
   1a91e:	015a      	lsls	r2, r3, #5
   1a920:	d5b5      	bpl.n	1a88e <__aeabi_fsub+0xea>
   1a922:	2402      	movs	r4, #2
   1a924:	e7e0      	b.n	1a8e8 <__aeabi_fsub+0x144>
   1a926:	2a00      	cmp	r2, #0
   1a928:	d125      	bne.n	1a976 <__aeabi_fsub+0x1d2>
   1a92a:	1c62      	adds	r2, r4, #1
   1a92c:	b2d2      	uxtb	r2, r2
   1a92e:	2a01      	cmp	r2, #1
   1a930:	dd72      	ble.n	1aa18 <__aeabi_fsub+0x274>
   1a932:	1b9f      	subs	r7, r3, r6
   1a934:	017a      	lsls	r2, r7, #5
   1a936:	d535      	bpl.n	1a9a4 <__aeabi_fsub+0x200>
   1a938:	1af7      	subs	r7, r6, r3
   1a93a:	000d      	movs	r5, r1
   1a93c:	e764      	b.n	1a808 <__aeabi_fsub+0x64>
   1a93e:	2201      	movs	r2, #1
   1a940:	2300      	movs	r3, #0
   1a942:	402a      	ands	r2, r5
   1a944:	e786      	b.n	1a854 <__aeabi_fsub+0xb0>
   1a946:	003b      	movs	r3, r7
   1a948:	4a63      	ldr	r2, [pc, #396]	; (1aad8 <__aeabi_fsub+0x334>)
   1a94a:	1a24      	subs	r4, r4, r0
   1a94c:	4013      	ands	r3, r2
   1a94e:	e76f      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a950:	2900      	cmp	r1, #0
   1a952:	d16c      	bne.n	1aa2e <__aeabi_fsub+0x28a>
   1a954:	1c61      	adds	r1, r4, #1
   1a956:	b2c8      	uxtb	r0, r1
   1a958:	2801      	cmp	r0, #1
   1a95a:	dd4e      	ble.n	1a9fa <__aeabi_fsub+0x256>
   1a95c:	29ff      	cmp	r1, #255	; 0xff
   1a95e:	d049      	beq.n	1a9f4 <__aeabi_fsub+0x250>
   1a960:	199b      	adds	r3, r3, r6
   1a962:	085b      	lsrs	r3, r3, #1
   1a964:	000c      	movs	r4, r1
   1a966:	e763      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a968:	2aff      	cmp	r2, #255	; 0xff
   1a96a:	d041      	beq.n	1a9f0 <__aeabi_fsub+0x24c>
   1a96c:	000a      	movs	r2, r1
   1a96e:	e781      	b.n	1a874 <__aeabi_fsub+0xd0>
   1a970:	2601      	movs	r6, #1
   1a972:	1b9b      	subs	r3, r3, r6
   1a974:	e789      	b.n	1a88a <__aeabi_fsub+0xe6>
   1a976:	2c00      	cmp	r4, #0
   1a978:	d01c      	beq.n	1a9b4 <__aeabi_fsub+0x210>
   1a97a:	28ff      	cmp	r0, #255	; 0xff
   1a97c:	d021      	beq.n	1a9c2 <__aeabi_fsub+0x21e>
   1a97e:	2480      	movs	r4, #128	; 0x80
   1a980:	04e4      	lsls	r4, r4, #19
   1a982:	4252      	negs	r2, r2
   1a984:	4323      	orrs	r3, r4
   1a986:	2a1b      	cmp	r2, #27
   1a988:	dd00      	ble.n	1a98c <__aeabi_fsub+0x1e8>
   1a98a:	e096      	b.n	1aaba <__aeabi_fsub+0x316>
   1a98c:	001c      	movs	r4, r3
   1a98e:	2520      	movs	r5, #32
   1a990:	40d4      	lsrs	r4, r2
   1a992:	1aaa      	subs	r2, r5, r2
   1a994:	4093      	lsls	r3, r2
   1a996:	1e5a      	subs	r2, r3, #1
   1a998:	4193      	sbcs	r3, r2
   1a99a:	4323      	orrs	r3, r4
   1a99c:	1af3      	subs	r3, r6, r3
   1a99e:	0004      	movs	r4, r0
   1a9a0:	000d      	movs	r5, r1
   1a9a2:	e72d      	b.n	1a800 <__aeabi_fsub+0x5c>
   1a9a4:	2f00      	cmp	r7, #0
   1a9a6:	d000      	beq.n	1a9aa <__aeabi_fsub+0x206>
   1a9a8:	e72e      	b.n	1a808 <__aeabi_fsub+0x64>
   1a9aa:	2200      	movs	r2, #0
   1a9ac:	2400      	movs	r4, #0
   1a9ae:	e7a9      	b.n	1a904 <__aeabi_fsub+0x160>
   1a9b0:	000c      	movs	r4, r1
   1a9b2:	e73d      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a9b4:	2b00      	cmp	r3, #0
   1a9b6:	d058      	beq.n	1aa6a <__aeabi_fsub+0x2c6>
   1a9b8:	43d2      	mvns	r2, r2
   1a9ba:	2a00      	cmp	r2, #0
   1a9bc:	d0ee      	beq.n	1a99c <__aeabi_fsub+0x1f8>
   1a9be:	28ff      	cmp	r0, #255	; 0xff
   1a9c0:	d1e1      	bne.n	1a986 <__aeabi_fsub+0x1e2>
   1a9c2:	0033      	movs	r3, r6
   1a9c4:	24ff      	movs	r4, #255	; 0xff
   1a9c6:	000d      	movs	r5, r1
   1a9c8:	e732      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a9ca:	29ff      	cmp	r1, #255	; 0xff
   1a9cc:	d010      	beq.n	1a9f0 <__aeabi_fsub+0x24c>
   1a9ce:	0001      	movs	r1, r0
   1a9d0:	e778      	b.n	1a8c4 <__aeabi_fsub+0x120>
   1a9d2:	2b00      	cmp	r3, #0
   1a9d4:	d06e      	beq.n	1aab4 <__aeabi_fsub+0x310>
   1a9d6:	24ff      	movs	r4, #255	; 0xff
   1a9d8:	2e00      	cmp	r6, #0
   1a9da:	d100      	bne.n	1a9de <__aeabi_fsub+0x23a>
   1a9dc:	e728      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a9de:	2280      	movs	r2, #128	; 0x80
   1a9e0:	4651      	mov	r1, sl
   1a9e2:	03d2      	lsls	r2, r2, #15
   1a9e4:	4211      	tst	r1, r2
   1a9e6:	d003      	beq.n	1a9f0 <__aeabi_fsub+0x24c>
   1a9e8:	4661      	mov	r1, ip
   1a9ea:	4211      	tst	r1, r2
   1a9ec:	d100      	bne.n	1a9f0 <__aeabi_fsub+0x24c>
   1a9ee:	0033      	movs	r3, r6
   1a9f0:	24ff      	movs	r4, #255	; 0xff
   1a9f2:	e71d      	b.n	1a830 <__aeabi_fsub+0x8c>
   1a9f4:	24ff      	movs	r4, #255	; 0xff
   1a9f6:	2300      	movs	r3, #0
   1a9f8:	e72c      	b.n	1a854 <__aeabi_fsub+0xb0>
   1a9fa:	2c00      	cmp	r4, #0
   1a9fc:	d1e9      	bne.n	1a9d2 <__aeabi_fsub+0x22e>
   1a9fe:	2b00      	cmp	r3, #0
   1aa00:	d063      	beq.n	1aaca <__aeabi_fsub+0x326>
   1aa02:	2e00      	cmp	r6, #0
   1aa04:	d100      	bne.n	1aa08 <__aeabi_fsub+0x264>
   1aa06:	e713      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa08:	199b      	adds	r3, r3, r6
   1aa0a:	015a      	lsls	r2, r3, #5
   1aa0c:	d400      	bmi.n	1aa10 <__aeabi_fsub+0x26c>
   1aa0e:	e73e      	b.n	1a88e <__aeabi_fsub+0xea>
   1aa10:	4a31      	ldr	r2, [pc, #196]	; (1aad8 <__aeabi_fsub+0x334>)
   1aa12:	000c      	movs	r4, r1
   1aa14:	4013      	ands	r3, r2
   1aa16:	e70b      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa18:	2c00      	cmp	r4, #0
   1aa1a:	d11e      	bne.n	1aa5a <__aeabi_fsub+0x2b6>
   1aa1c:	2b00      	cmp	r3, #0
   1aa1e:	d12f      	bne.n	1aa80 <__aeabi_fsub+0x2dc>
   1aa20:	2e00      	cmp	r6, #0
   1aa22:	d04f      	beq.n	1aac4 <__aeabi_fsub+0x320>
   1aa24:	0033      	movs	r3, r6
   1aa26:	000d      	movs	r5, r1
   1aa28:	e702      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa2a:	2601      	movs	r6, #1
   1aa2c:	e755      	b.n	1a8da <__aeabi_fsub+0x136>
   1aa2e:	2c00      	cmp	r4, #0
   1aa30:	d11f      	bne.n	1aa72 <__aeabi_fsub+0x2ce>
   1aa32:	2b00      	cmp	r3, #0
   1aa34:	d043      	beq.n	1aabe <__aeabi_fsub+0x31a>
   1aa36:	43c9      	mvns	r1, r1
   1aa38:	2900      	cmp	r1, #0
   1aa3a:	d00b      	beq.n	1aa54 <__aeabi_fsub+0x2b0>
   1aa3c:	28ff      	cmp	r0, #255	; 0xff
   1aa3e:	d039      	beq.n	1aab4 <__aeabi_fsub+0x310>
   1aa40:	291b      	cmp	r1, #27
   1aa42:	dc44      	bgt.n	1aace <__aeabi_fsub+0x32a>
   1aa44:	001c      	movs	r4, r3
   1aa46:	2720      	movs	r7, #32
   1aa48:	40cc      	lsrs	r4, r1
   1aa4a:	1a79      	subs	r1, r7, r1
   1aa4c:	408b      	lsls	r3, r1
   1aa4e:	1e59      	subs	r1, r3, #1
   1aa50:	418b      	sbcs	r3, r1
   1aa52:	4323      	orrs	r3, r4
   1aa54:	199b      	adds	r3, r3, r6
   1aa56:	0004      	movs	r4, r0
   1aa58:	e740      	b.n	1a8dc <__aeabi_fsub+0x138>
   1aa5a:	2b00      	cmp	r3, #0
   1aa5c:	d11a      	bne.n	1aa94 <__aeabi_fsub+0x2f0>
   1aa5e:	2e00      	cmp	r6, #0
   1aa60:	d124      	bne.n	1aaac <__aeabi_fsub+0x308>
   1aa62:	2780      	movs	r7, #128	; 0x80
   1aa64:	2200      	movs	r2, #0
   1aa66:	03ff      	lsls	r7, r7, #15
   1aa68:	e71b      	b.n	1a8a2 <__aeabi_fsub+0xfe>
   1aa6a:	0033      	movs	r3, r6
   1aa6c:	0004      	movs	r4, r0
   1aa6e:	000d      	movs	r5, r1
   1aa70:	e6de      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa72:	28ff      	cmp	r0, #255	; 0xff
   1aa74:	d01e      	beq.n	1aab4 <__aeabi_fsub+0x310>
   1aa76:	2480      	movs	r4, #128	; 0x80
   1aa78:	04e4      	lsls	r4, r4, #19
   1aa7a:	4249      	negs	r1, r1
   1aa7c:	4323      	orrs	r3, r4
   1aa7e:	e7df      	b.n	1aa40 <__aeabi_fsub+0x29c>
   1aa80:	2e00      	cmp	r6, #0
   1aa82:	d100      	bne.n	1aa86 <__aeabi_fsub+0x2e2>
   1aa84:	e6d4      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa86:	1b9f      	subs	r7, r3, r6
   1aa88:	017a      	lsls	r2, r7, #5
   1aa8a:	d400      	bmi.n	1aa8e <__aeabi_fsub+0x2ea>
   1aa8c:	e737      	b.n	1a8fe <__aeabi_fsub+0x15a>
   1aa8e:	1af3      	subs	r3, r6, r3
   1aa90:	000d      	movs	r5, r1
   1aa92:	e6cd      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa94:	24ff      	movs	r4, #255	; 0xff
   1aa96:	2e00      	cmp	r6, #0
   1aa98:	d100      	bne.n	1aa9c <__aeabi_fsub+0x2f8>
   1aa9a:	e6c9      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aa9c:	2280      	movs	r2, #128	; 0x80
   1aa9e:	4650      	mov	r0, sl
   1aaa0:	03d2      	lsls	r2, r2, #15
   1aaa2:	4210      	tst	r0, r2
   1aaa4:	d0a4      	beq.n	1a9f0 <__aeabi_fsub+0x24c>
   1aaa6:	4660      	mov	r0, ip
   1aaa8:	4210      	tst	r0, r2
   1aaaa:	d1a1      	bne.n	1a9f0 <__aeabi_fsub+0x24c>
   1aaac:	0033      	movs	r3, r6
   1aaae:	000d      	movs	r5, r1
   1aab0:	24ff      	movs	r4, #255	; 0xff
   1aab2:	e6bd      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aab4:	0033      	movs	r3, r6
   1aab6:	24ff      	movs	r4, #255	; 0xff
   1aab8:	e6ba      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aaba:	2301      	movs	r3, #1
   1aabc:	e76e      	b.n	1a99c <__aeabi_fsub+0x1f8>
   1aabe:	0033      	movs	r3, r6
   1aac0:	0004      	movs	r4, r0
   1aac2:	e6b5      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aac4:	2700      	movs	r7, #0
   1aac6:	2200      	movs	r2, #0
   1aac8:	e71c      	b.n	1a904 <__aeabi_fsub+0x160>
   1aaca:	0033      	movs	r3, r6
   1aacc:	e6b0      	b.n	1a830 <__aeabi_fsub+0x8c>
   1aace:	2301      	movs	r3, #1
   1aad0:	e7c0      	b.n	1aa54 <__aeabi_fsub+0x2b0>
   1aad2:	46c0      	nop			; (mov r8, r8)
   1aad4:	7dffffff 	.word	0x7dffffff
   1aad8:	fbffffff 	.word	0xfbffffff

0001aadc <__aeabi_f2iz>:
   1aadc:	0241      	lsls	r1, r0, #9
   1aade:	0043      	lsls	r3, r0, #1
   1aae0:	0fc2      	lsrs	r2, r0, #31
   1aae2:	0a49      	lsrs	r1, r1, #9
   1aae4:	0e1b      	lsrs	r3, r3, #24
   1aae6:	2000      	movs	r0, #0
   1aae8:	2b7e      	cmp	r3, #126	; 0x7e
   1aaea:	dd0d      	ble.n	1ab08 <__aeabi_f2iz+0x2c>
   1aaec:	2b9d      	cmp	r3, #157	; 0x9d
   1aaee:	dc0c      	bgt.n	1ab0a <__aeabi_f2iz+0x2e>
   1aaf0:	2080      	movs	r0, #128	; 0x80
   1aaf2:	0400      	lsls	r0, r0, #16
   1aaf4:	4301      	orrs	r1, r0
   1aaf6:	2b95      	cmp	r3, #149	; 0x95
   1aaf8:	dc0a      	bgt.n	1ab10 <__aeabi_f2iz+0x34>
   1aafa:	2096      	movs	r0, #150	; 0x96
   1aafc:	1ac3      	subs	r3, r0, r3
   1aafe:	40d9      	lsrs	r1, r3
   1ab00:	4248      	negs	r0, r1
   1ab02:	2a00      	cmp	r2, #0
   1ab04:	d100      	bne.n	1ab08 <__aeabi_f2iz+0x2c>
   1ab06:	0008      	movs	r0, r1
   1ab08:	4770      	bx	lr
   1ab0a:	4b03      	ldr	r3, [pc, #12]	; (1ab18 <__aeabi_f2iz+0x3c>)
   1ab0c:	18d0      	adds	r0, r2, r3
   1ab0e:	e7fb      	b.n	1ab08 <__aeabi_f2iz+0x2c>
   1ab10:	3b96      	subs	r3, #150	; 0x96
   1ab12:	4099      	lsls	r1, r3
   1ab14:	e7f4      	b.n	1ab00 <__aeabi_f2iz+0x24>
   1ab16:	46c0      	nop			; (mov r8, r8)
   1ab18:	7fffffff 	.word	0x7fffffff

0001ab1c <__aeabi_i2f>:
   1ab1c:	b570      	push	{r4, r5, r6, lr}
   1ab1e:	2800      	cmp	r0, #0
   1ab20:	d030      	beq.n	1ab84 <__aeabi_i2f+0x68>
   1ab22:	17c3      	asrs	r3, r0, #31
   1ab24:	18c4      	adds	r4, r0, r3
   1ab26:	405c      	eors	r4, r3
   1ab28:	0fc5      	lsrs	r5, r0, #31
   1ab2a:	0020      	movs	r0, r4
   1ab2c:	f001 fef0 	bl	1c910 <__clzsi2>
   1ab30:	239e      	movs	r3, #158	; 0x9e
   1ab32:	1a1b      	subs	r3, r3, r0
   1ab34:	2b96      	cmp	r3, #150	; 0x96
   1ab36:	dc0d      	bgt.n	1ab54 <__aeabi_i2f+0x38>
   1ab38:	2296      	movs	r2, #150	; 0x96
   1ab3a:	1ad2      	subs	r2, r2, r3
   1ab3c:	4094      	lsls	r4, r2
   1ab3e:	002a      	movs	r2, r5
   1ab40:	0264      	lsls	r4, r4, #9
   1ab42:	0a64      	lsrs	r4, r4, #9
   1ab44:	b2db      	uxtb	r3, r3
   1ab46:	0264      	lsls	r4, r4, #9
   1ab48:	05db      	lsls	r3, r3, #23
   1ab4a:	0a60      	lsrs	r0, r4, #9
   1ab4c:	07d2      	lsls	r2, r2, #31
   1ab4e:	4318      	orrs	r0, r3
   1ab50:	4310      	orrs	r0, r2
   1ab52:	bd70      	pop	{r4, r5, r6, pc}
   1ab54:	2b99      	cmp	r3, #153	; 0x99
   1ab56:	dc19      	bgt.n	1ab8c <__aeabi_i2f+0x70>
   1ab58:	2299      	movs	r2, #153	; 0x99
   1ab5a:	1ad2      	subs	r2, r2, r3
   1ab5c:	2a00      	cmp	r2, #0
   1ab5e:	dd29      	ble.n	1abb4 <__aeabi_i2f+0x98>
   1ab60:	4094      	lsls	r4, r2
   1ab62:	0022      	movs	r2, r4
   1ab64:	4c14      	ldr	r4, [pc, #80]	; (1abb8 <__aeabi_i2f+0x9c>)
   1ab66:	4014      	ands	r4, r2
   1ab68:	0751      	lsls	r1, r2, #29
   1ab6a:	d004      	beq.n	1ab76 <__aeabi_i2f+0x5a>
   1ab6c:	210f      	movs	r1, #15
   1ab6e:	400a      	ands	r2, r1
   1ab70:	2a04      	cmp	r2, #4
   1ab72:	d000      	beq.n	1ab76 <__aeabi_i2f+0x5a>
   1ab74:	3404      	adds	r4, #4
   1ab76:	0162      	lsls	r2, r4, #5
   1ab78:	d413      	bmi.n	1aba2 <__aeabi_i2f+0x86>
   1ab7a:	01a4      	lsls	r4, r4, #6
   1ab7c:	0a64      	lsrs	r4, r4, #9
   1ab7e:	b2db      	uxtb	r3, r3
   1ab80:	002a      	movs	r2, r5
   1ab82:	e7e0      	b.n	1ab46 <__aeabi_i2f+0x2a>
   1ab84:	2200      	movs	r2, #0
   1ab86:	2300      	movs	r3, #0
   1ab88:	2400      	movs	r4, #0
   1ab8a:	e7dc      	b.n	1ab46 <__aeabi_i2f+0x2a>
   1ab8c:	2205      	movs	r2, #5
   1ab8e:	0021      	movs	r1, r4
   1ab90:	1a12      	subs	r2, r2, r0
   1ab92:	40d1      	lsrs	r1, r2
   1ab94:	22b9      	movs	r2, #185	; 0xb9
   1ab96:	1ad2      	subs	r2, r2, r3
   1ab98:	4094      	lsls	r4, r2
   1ab9a:	1e62      	subs	r2, r4, #1
   1ab9c:	4194      	sbcs	r4, r2
   1ab9e:	430c      	orrs	r4, r1
   1aba0:	e7da      	b.n	1ab58 <__aeabi_i2f+0x3c>
   1aba2:	4b05      	ldr	r3, [pc, #20]	; (1abb8 <__aeabi_i2f+0x9c>)
   1aba4:	002a      	movs	r2, r5
   1aba6:	401c      	ands	r4, r3
   1aba8:	239f      	movs	r3, #159	; 0x9f
   1abaa:	01a4      	lsls	r4, r4, #6
   1abac:	1a1b      	subs	r3, r3, r0
   1abae:	0a64      	lsrs	r4, r4, #9
   1abb0:	b2db      	uxtb	r3, r3
   1abb2:	e7c8      	b.n	1ab46 <__aeabi_i2f+0x2a>
   1abb4:	0022      	movs	r2, r4
   1abb6:	e7d5      	b.n	1ab64 <__aeabi_i2f+0x48>
   1abb8:	fbffffff 	.word	0xfbffffff

0001abbc <__aeabi_ui2f>:
   1abbc:	b510      	push	{r4, lr}
   1abbe:	1e04      	subs	r4, r0, #0
   1abc0:	d027      	beq.n	1ac12 <__aeabi_ui2f+0x56>
   1abc2:	f001 fea5 	bl	1c910 <__clzsi2>
   1abc6:	239e      	movs	r3, #158	; 0x9e
   1abc8:	1a1b      	subs	r3, r3, r0
   1abca:	2b96      	cmp	r3, #150	; 0x96
   1abcc:	dc0a      	bgt.n	1abe4 <__aeabi_ui2f+0x28>
   1abce:	2296      	movs	r2, #150	; 0x96
   1abd0:	1ad2      	subs	r2, r2, r3
   1abd2:	4094      	lsls	r4, r2
   1abd4:	0264      	lsls	r4, r4, #9
   1abd6:	0a64      	lsrs	r4, r4, #9
   1abd8:	b2db      	uxtb	r3, r3
   1abda:	0264      	lsls	r4, r4, #9
   1abdc:	05db      	lsls	r3, r3, #23
   1abde:	0a60      	lsrs	r0, r4, #9
   1abe0:	4318      	orrs	r0, r3
   1abe2:	bd10      	pop	{r4, pc}
   1abe4:	2b99      	cmp	r3, #153	; 0x99
   1abe6:	dc17      	bgt.n	1ac18 <__aeabi_ui2f+0x5c>
   1abe8:	2299      	movs	r2, #153	; 0x99
   1abea:	1ad2      	subs	r2, r2, r3
   1abec:	2a00      	cmp	r2, #0
   1abee:	dd27      	ble.n	1ac40 <__aeabi_ui2f+0x84>
   1abf0:	4094      	lsls	r4, r2
   1abf2:	0022      	movs	r2, r4
   1abf4:	4c13      	ldr	r4, [pc, #76]	; (1ac44 <__aeabi_ui2f+0x88>)
   1abf6:	4014      	ands	r4, r2
   1abf8:	0751      	lsls	r1, r2, #29
   1abfa:	d004      	beq.n	1ac06 <__aeabi_ui2f+0x4a>
   1abfc:	210f      	movs	r1, #15
   1abfe:	400a      	ands	r2, r1
   1ac00:	2a04      	cmp	r2, #4
   1ac02:	d000      	beq.n	1ac06 <__aeabi_ui2f+0x4a>
   1ac04:	3404      	adds	r4, #4
   1ac06:	0162      	lsls	r2, r4, #5
   1ac08:	d412      	bmi.n	1ac30 <__aeabi_ui2f+0x74>
   1ac0a:	01a4      	lsls	r4, r4, #6
   1ac0c:	0a64      	lsrs	r4, r4, #9
   1ac0e:	b2db      	uxtb	r3, r3
   1ac10:	e7e3      	b.n	1abda <__aeabi_ui2f+0x1e>
   1ac12:	2300      	movs	r3, #0
   1ac14:	2400      	movs	r4, #0
   1ac16:	e7e0      	b.n	1abda <__aeabi_ui2f+0x1e>
   1ac18:	22b9      	movs	r2, #185	; 0xb9
   1ac1a:	0021      	movs	r1, r4
   1ac1c:	1ad2      	subs	r2, r2, r3
   1ac1e:	4091      	lsls	r1, r2
   1ac20:	000a      	movs	r2, r1
   1ac22:	1e51      	subs	r1, r2, #1
   1ac24:	418a      	sbcs	r2, r1
   1ac26:	2105      	movs	r1, #5
   1ac28:	1a09      	subs	r1, r1, r0
   1ac2a:	40cc      	lsrs	r4, r1
   1ac2c:	4314      	orrs	r4, r2
   1ac2e:	e7db      	b.n	1abe8 <__aeabi_ui2f+0x2c>
   1ac30:	4b04      	ldr	r3, [pc, #16]	; (1ac44 <__aeabi_ui2f+0x88>)
   1ac32:	401c      	ands	r4, r3
   1ac34:	239f      	movs	r3, #159	; 0x9f
   1ac36:	01a4      	lsls	r4, r4, #6
   1ac38:	1a1b      	subs	r3, r3, r0
   1ac3a:	0a64      	lsrs	r4, r4, #9
   1ac3c:	b2db      	uxtb	r3, r3
   1ac3e:	e7cc      	b.n	1abda <__aeabi_ui2f+0x1e>
   1ac40:	0022      	movs	r2, r4
   1ac42:	e7d7      	b.n	1abf4 <__aeabi_ui2f+0x38>
   1ac44:	fbffffff 	.word	0xfbffffff

0001ac48 <__aeabi_dadd>:
   1ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ac4a:	4645      	mov	r5, r8
   1ac4c:	46de      	mov	lr, fp
   1ac4e:	4657      	mov	r7, sl
   1ac50:	464e      	mov	r6, r9
   1ac52:	030c      	lsls	r4, r1, #12
   1ac54:	b5e0      	push	{r5, r6, r7, lr}
   1ac56:	004e      	lsls	r6, r1, #1
   1ac58:	0fc9      	lsrs	r1, r1, #31
   1ac5a:	4688      	mov	r8, r1
   1ac5c:	000d      	movs	r5, r1
   1ac5e:	0a61      	lsrs	r1, r4, #9
   1ac60:	0f44      	lsrs	r4, r0, #29
   1ac62:	430c      	orrs	r4, r1
   1ac64:	00c7      	lsls	r7, r0, #3
   1ac66:	0319      	lsls	r1, r3, #12
   1ac68:	0058      	lsls	r0, r3, #1
   1ac6a:	0fdb      	lsrs	r3, r3, #31
   1ac6c:	469b      	mov	fp, r3
   1ac6e:	0a4b      	lsrs	r3, r1, #9
   1ac70:	0f51      	lsrs	r1, r2, #29
   1ac72:	430b      	orrs	r3, r1
   1ac74:	0d76      	lsrs	r6, r6, #21
   1ac76:	0d40      	lsrs	r0, r0, #21
   1ac78:	0019      	movs	r1, r3
   1ac7a:	00d2      	lsls	r2, r2, #3
   1ac7c:	45d8      	cmp	r8, fp
   1ac7e:	d100      	bne.n	1ac82 <__aeabi_dadd+0x3a>
   1ac80:	e0ae      	b.n	1ade0 <__aeabi_dadd+0x198>
   1ac82:	1a35      	subs	r5, r6, r0
   1ac84:	2d00      	cmp	r5, #0
   1ac86:	dc00      	bgt.n	1ac8a <__aeabi_dadd+0x42>
   1ac88:	e0f6      	b.n	1ae78 <__aeabi_dadd+0x230>
   1ac8a:	2800      	cmp	r0, #0
   1ac8c:	d10f      	bne.n	1acae <__aeabi_dadd+0x66>
   1ac8e:	4313      	orrs	r3, r2
   1ac90:	d100      	bne.n	1ac94 <__aeabi_dadd+0x4c>
   1ac92:	e0db      	b.n	1ae4c <__aeabi_dadd+0x204>
   1ac94:	1e6b      	subs	r3, r5, #1
   1ac96:	2b00      	cmp	r3, #0
   1ac98:	d000      	beq.n	1ac9c <__aeabi_dadd+0x54>
   1ac9a:	e137      	b.n	1af0c <__aeabi_dadd+0x2c4>
   1ac9c:	1aba      	subs	r2, r7, r2
   1ac9e:	4297      	cmp	r7, r2
   1aca0:	41bf      	sbcs	r7, r7
   1aca2:	1a64      	subs	r4, r4, r1
   1aca4:	427f      	negs	r7, r7
   1aca6:	1be4      	subs	r4, r4, r7
   1aca8:	2601      	movs	r6, #1
   1acaa:	0017      	movs	r7, r2
   1acac:	e024      	b.n	1acf8 <__aeabi_dadd+0xb0>
   1acae:	4bc6      	ldr	r3, [pc, #792]	; (1afc8 <__aeabi_dadd+0x380>)
   1acb0:	429e      	cmp	r6, r3
   1acb2:	d04d      	beq.n	1ad50 <__aeabi_dadd+0x108>
   1acb4:	2380      	movs	r3, #128	; 0x80
   1acb6:	041b      	lsls	r3, r3, #16
   1acb8:	4319      	orrs	r1, r3
   1acba:	2d38      	cmp	r5, #56	; 0x38
   1acbc:	dd00      	ble.n	1acc0 <__aeabi_dadd+0x78>
   1acbe:	e107      	b.n	1aed0 <__aeabi_dadd+0x288>
   1acc0:	2d1f      	cmp	r5, #31
   1acc2:	dd00      	ble.n	1acc6 <__aeabi_dadd+0x7e>
   1acc4:	e138      	b.n	1af38 <__aeabi_dadd+0x2f0>
   1acc6:	2020      	movs	r0, #32
   1acc8:	1b43      	subs	r3, r0, r5
   1acca:	469a      	mov	sl, r3
   1accc:	000b      	movs	r3, r1
   1acce:	4650      	mov	r0, sl
   1acd0:	4083      	lsls	r3, r0
   1acd2:	4699      	mov	r9, r3
   1acd4:	0013      	movs	r3, r2
   1acd6:	4648      	mov	r0, r9
   1acd8:	40eb      	lsrs	r3, r5
   1acda:	4318      	orrs	r0, r3
   1acdc:	0003      	movs	r3, r0
   1acde:	4650      	mov	r0, sl
   1ace0:	4082      	lsls	r2, r0
   1ace2:	1e50      	subs	r0, r2, #1
   1ace4:	4182      	sbcs	r2, r0
   1ace6:	40e9      	lsrs	r1, r5
   1ace8:	431a      	orrs	r2, r3
   1acea:	1aba      	subs	r2, r7, r2
   1acec:	1a61      	subs	r1, r4, r1
   1acee:	4297      	cmp	r7, r2
   1acf0:	41a4      	sbcs	r4, r4
   1acf2:	0017      	movs	r7, r2
   1acf4:	4264      	negs	r4, r4
   1acf6:	1b0c      	subs	r4, r1, r4
   1acf8:	0223      	lsls	r3, r4, #8
   1acfa:	d562      	bpl.n	1adc2 <__aeabi_dadd+0x17a>
   1acfc:	0264      	lsls	r4, r4, #9
   1acfe:	0a65      	lsrs	r5, r4, #9
   1ad00:	2d00      	cmp	r5, #0
   1ad02:	d100      	bne.n	1ad06 <__aeabi_dadd+0xbe>
   1ad04:	e0df      	b.n	1aec6 <__aeabi_dadd+0x27e>
   1ad06:	0028      	movs	r0, r5
   1ad08:	f001 fe02 	bl	1c910 <__clzsi2>
   1ad0c:	0003      	movs	r3, r0
   1ad0e:	3b08      	subs	r3, #8
   1ad10:	2b1f      	cmp	r3, #31
   1ad12:	dd00      	ble.n	1ad16 <__aeabi_dadd+0xce>
   1ad14:	e0d2      	b.n	1aebc <__aeabi_dadd+0x274>
   1ad16:	2220      	movs	r2, #32
   1ad18:	003c      	movs	r4, r7
   1ad1a:	1ad2      	subs	r2, r2, r3
   1ad1c:	409d      	lsls	r5, r3
   1ad1e:	40d4      	lsrs	r4, r2
   1ad20:	409f      	lsls	r7, r3
   1ad22:	4325      	orrs	r5, r4
   1ad24:	429e      	cmp	r6, r3
   1ad26:	dd00      	ble.n	1ad2a <__aeabi_dadd+0xe2>
   1ad28:	e0c4      	b.n	1aeb4 <__aeabi_dadd+0x26c>
   1ad2a:	1b9e      	subs	r6, r3, r6
   1ad2c:	1c73      	adds	r3, r6, #1
   1ad2e:	2b1f      	cmp	r3, #31
   1ad30:	dd00      	ble.n	1ad34 <__aeabi_dadd+0xec>
   1ad32:	e0f1      	b.n	1af18 <__aeabi_dadd+0x2d0>
   1ad34:	2220      	movs	r2, #32
   1ad36:	0038      	movs	r0, r7
   1ad38:	0029      	movs	r1, r5
   1ad3a:	1ad2      	subs	r2, r2, r3
   1ad3c:	40d8      	lsrs	r0, r3
   1ad3e:	4091      	lsls	r1, r2
   1ad40:	4097      	lsls	r7, r2
   1ad42:	002c      	movs	r4, r5
   1ad44:	4301      	orrs	r1, r0
   1ad46:	1e78      	subs	r0, r7, #1
   1ad48:	4187      	sbcs	r7, r0
   1ad4a:	40dc      	lsrs	r4, r3
   1ad4c:	2600      	movs	r6, #0
   1ad4e:	430f      	orrs	r7, r1
   1ad50:	077b      	lsls	r3, r7, #29
   1ad52:	d009      	beq.n	1ad68 <__aeabi_dadd+0x120>
   1ad54:	230f      	movs	r3, #15
   1ad56:	403b      	ands	r3, r7
   1ad58:	2b04      	cmp	r3, #4
   1ad5a:	d005      	beq.n	1ad68 <__aeabi_dadd+0x120>
   1ad5c:	1d3b      	adds	r3, r7, #4
   1ad5e:	42bb      	cmp	r3, r7
   1ad60:	41bf      	sbcs	r7, r7
   1ad62:	427f      	negs	r7, r7
   1ad64:	19e4      	adds	r4, r4, r7
   1ad66:	001f      	movs	r7, r3
   1ad68:	0223      	lsls	r3, r4, #8
   1ad6a:	d52c      	bpl.n	1adc6 <__aeabi_dadd+0x17e>
   1ad6c:	4b96      	ldr	r3, [pc, #600]	; (1afc8 <__aeabi_dadd+0x380>)
   1ad6e:	3601      	adds	r6, #1
   1ad70:	429e      	cmp	r6, r3
   1ad72:	d100      	bne.n	1ad76 <__aeabi_dadd+0x12e>
   1ad74:	e09a      	b.n	1aeac <__aeabi_dadd+0x264>
   1ad76:	4645      	mov	r5, r8
   1ad78:	4b94      	ldr	r3, [pc, #592]	; (1afcc <__aeabi_dadd+0x384>)
   1ad7a:	08ff      	lsrs	r7, r7, #3
   1ad7c:	401c      	ands	r4, r3
   1ad7e:	0760      	lsls	r0, r4, #29
   1ad80:	0576      	lsls	r6, r6, #21
   1ad82:	0264      	lsls	r4, r4, #9
   1ad84:	4307      	orrs	r7, r0
   1ad86:	0b24      	lsrs	r4, r4, #12
   1ad88:	0d76      	lsrs	r6, r6, #21
   1ad8a:	2100      	movs	r1, #0
   1ad8c:	0324      	lsls	r4, r4, #12
   1ad8e:	0b23      	lsrs	r3, r4, #12
   1ad90:	0d0c      	lsrs	r4, r1, #20
   1ad92:	4a8f      	ldr	r2, [pc, #572]	; (1afd0 <__aeabi_dadd+0x388>)
   1ad94:	0524      	lsls	r4, r4, #20
   1ad96:	431c      	orrs	r4, r3
   1ad98:	4014      	ands	r4, r2
   1ad9a:	0533      	lsls	r3, r6, #20
   1ad9c:	4323      	orrs	r3, r4
   1ad9e:	005b      	lsls	r3, r3, #1
   1ada0:	07ed      	lsls	r5, r5, #31
   1ada2:	085b      	lsrs	r3, r3, #1
   1ada4:	432b      	orrs	r3, r5
   1ada6:	0038      	movs	r0, r7
   1ada8:	0019      	movs	r1, r3
   1adaa:	bc3c      	pop	{r2, r3, r4, r5}
   1adac:	4690      	mov	r8, r2
   1adae:	4699      	mov	r9, r3
   1adb0:	46a2      	mov	sl, r4
   1adb2:	46ab      	mov	fp, r5
   1adb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1adb6:	4664      	mov	r4, ip
   1adb8:	4304      	orrs	r4, r0
   1adba:	d100      	bne.n	1adbe <__aeabi_dadd+0x176>
   1adbc:	e211      	b.n	1b1e2 <__aeabi_dadd+0x59a>
   1adbe:	0004      	movs	r4, r0
   1adc0:	4667      	mov	r7, ip
   1adc2:	077b      	lsls	r3, r7, #29
   1adc4:	d1c6      	bne.n	1ad54 <__aeabi_dadd+0x10c>
   1adc6:	4645      	mov	r5, r8
   1adc8:	0760      	lsls	r0, r4, #29
   1adca:	08ff      	lsrs	r7, r7, #3
   1adcc:	4307      	orrs	r7, r0
   1adce:	08e4      	lsrs	r4, r4, #3
   1add0:	4b7d      	ldr	r3, [pc, #500]	; (1afc8 <__aeabi_dadd+0x380>)
   1add2:	429e      	cmp	r6, r3
   1add4:	d030      	beq.n	1ae38 <__aeabi_dadd+0x1f0>
   1add6:	0324      	lsls	r4, r4, #12
   1add8:	0576      	lsls	r6, r6, #21
   1adda:	0b24      	lsrs	r4, r4, #12
   1addc:	0d76      	lsrs	r6, r6, #21
   1adde:	e7d4      	b.n	1ad8a <__aeabi_dadd+0x142>
   1ade0:	1a33      	subs	r3, r6, r0
   1ade2:	469a      	mov	sl, r3
   1ade4:	2b00      	cmp	r3, #0
   1ade6:	dd78      	ble.n	1aeda <__aeabi_dadd+0x292>
   1ade8:	2800      	cmp	r0, #0
   1adea:	d031      	beq.n	1ae50 <__aeabi_dadd+0x208>
   1adec:	4876      	ldr	r0, [pc, #472]	; (1afc8 <__aeabi_dadd+0x380>)
   1adee:	4286      	cmp	r6, r0
   1adf0:	d0ae      	beq.n	1ad50 <__aeabi_dadd+0x108>
   1adf2:	2080      	movs	r0, #128	; 0x80
   1adf4:	0400      	lsls	r0, r0, #16
   1adf6:	4301      	orrs	r1, r0
   1adf8:	4653      	mov	r3, sl
   1adfa:	2b38      	cmp	r3, #56	; 0x38
   1adfc:	dc00      	bgt.n	1ae00 <__aeabi_dadd+0x1b8>
   1adfe:	e0e9      	b.n	1afd4 <__aeabi_dadd+0x38c>
   1ae00:	430a      	orrs	r2, r1
   1ae02:	1e51      	subs	r1, r2, #1
   1ae04:	418a      	sbcs	r2, r1
   1ae06:	2100      	movs	r1, #0
   1ae08:	19d2      	adds	r2, r2, r7
   1ae0a:	42ba      	cmp	r2, r7
   1ae0c:	41bf      	sbcs	r7, r7
   1ae0e:	1909      	adds	r1, r1, r4
   1ae10:	427c      	negs	r4, r7
   1ae12:	0017      	movs	r7, r2
   1ae14:	190c      	adds	r4, r1, r4
   1ae16:	0223      	lsls	r3, r4, #8
   1ae18:	d5d3      	bpl.n	1adc2 <__aeabi_dadd+0x17a>
   1ae1a:	4b6b      	ldr	r3, [pc, #428]	; (1afc8 <__aeabi_dadd+0x380>)
   1ae1c:	3601      	adds	r6, #1
   1ae1e:	429e      	cmp	r6, r3
   1ae20:	d100      	bne.n	1ae24 <__aeabi_dadd+0x1dc>
   1ae22:	e13a      	b.n	1b09a <__aeabi_dadd+0x452>
   1ae24:	2001      	movs	r0, #1
   1ae26:	4b69      	ldr	r3, [pc, #420]	; (1afcc <__aeabi_dadd+0x384>)
   1ae28:	401c      	ands	r4, r3
   1ae2a:	087b      	lsrs	r3, r7, #1
   1ae2c:	4007      	ands	r7, r0
   1ae2e:	431f      	orrs	r7, r3
   1ae30:	07e0      	lsls	r0, r4, #31
   1ae32:	4307      	orrs	r7, r0
   1ae34:	0864      	lsrs	r4, r4, #1
   1ae36:	e78b      	b.n	1ad50 <__aeabi_dadd+0x108>
   1ae38:	0023      	movs	r3, r4
   1ae3a:	433b      	orrs	r3, r7
   1ae3c:	d100      	bne.n	1ae40 <__aeabi_dadd+0x1f8>
   1ae3e:	e1cb      	b.n	1b1d8 <__aeabi_dadd+0x590>
   1ae40:	2280      	movs	r2, #128	; 0x80
   1ae42:	0312      	lsls	r2, r2, #12
   1ae44:	4314      	orrs	r4, r2
   1ae46:	0324      	lsls	r4, r4, #12
   1ae48:	0b24      	lsrs	r4, r4, #12
   1ae4a:	e79e      	b.n	1ad8a <__aeabi_dadd+0x142>
   1ae4c:	002e      	movs	r6, r5
   1ae4e:	e77f      	b.n	1ad50 <__aeabi_dadd+0x108>
   1ae50:	0008      	movs	r0, r1
   1ae52:	4310      	orrs	r0, r2
   1ae54:	d100      	bne.n	1ae58 <__aeabi_dadd+0x210>
   1ae56:	e0b4      	b.n	1afc2 <__aeabi_dadd+0x37a>
   1ae58:	1e58      	subs	r0, r3, #1
   1ae5a:	2800      	cmp	r0, #0
   1ae5c:	d000      	beq.n	1ae60 <__aeabi_dadd+0x218>
   1ae5e:	e0de      	b.n	1b01e <__aeabi_dadd+0x3d6>
   1ae60:	18ba      	adds	r2, r7, r2
   1ae62:	42ba      	cmp	r2, r7
   1ae64:	419b      	sbcs	r3, r3
   1ae66:	1864      	adds	r4, r4, r1
   1ae68:	425b      	negs	r3, r3
   1ae6a:	18e4      	adds	r4, r4, r3
   1ae6c:	0017      	movs	r7, r2
   1ae6e:	2601      	movs	r6, #1
   1ae70:	0223      	lsls	r3, r4, #8
   1ae72:	d5a6      	bpl.n	1adc2 <__aeabi_dadd+0x17a>
   1ae74:	2602      	movs	r6, #2
   1ae76:	e7d5      	b.n	1ae24 <__aeabi_dadd+0x1dc>
   1ae78:	2d00      	cmp	r5, #0
   1ae7a:	d16e      	bne.n	1af5a <__aeabi_dadd+0x312>
   1ae7c:	1c70      	adds	r0, r6, #1
   1ae7e:	0540      	lsls	r0, r0, #21
   1ae80:	0d40      	lsrs	r0, r0, #21
   1ae82:	2801      	cmp	r0, #1
   1ae84:	dc00      	bgt.n	1ae88 <__aeabi_dadd+0x240>
   1ae86:	e0f9      	b.n	1b07c <__aeabi_dadd+0x434>
   1ae88:	1ab8      	subs	r0, r7, r2
   1ae8a:	4684      	mov	ip, r0
   1ae8c:	4287      	cmp	r7, r0
   1ae8e:	4180      	sbcs	r0, r0
   1ae90:	1ae5      	subs	r5, r4, r3
   1ae92:	4240      	negs	r0, r0
   1ae94:	1a2d      	subs	r5, r5, r0
   1ae96:	0228      	lsls	r0, r5, #8
   1ae98:	d400      	bmi.n	1ae9c <__aeabi_dadd+0x254>
   1ae9a:	e089      	b.n	1afb0 <__aeabi_dadd+0x368>
   1ae9c:	1bd7      	subs	r7, r2, r7
   1ae9e:	42ba      	cmp	r2, r7
   1aea0:	4192      	sbcs	r2, r2
   1aea2:	1b1c      	subs	r4, r3, r4
   1aea4:	4252      	negs	r2, r2
   1aea6:	1aa5      	subs	r5, r4, r2
   1aea8:	46d8      	mov	r8, fp
   1aeaa:	e729      	b.n	1ad00 <__aeabi_dadd+0xb8>
   1aeac:	4645      	mov	r5, r8
   1aeae:	2400      	movs	r4, #0
   1aeb0:	2700      	movs	r7, #0
   1aeb2:	e76a      	b.n	1ad8a <__aeabi_dadd+0x142>
   1aeb4:	4c45      	ldr	r4, [pc, #276]	; (1afcc <__aeabi_dadd+0x384>)
   1aeb6:	1af6      	subs	r6, r6, r3
   1aeb8:	402c      	ands	r4, r5
   1aeba:	e749      	b.n	1ad50 <__aeabi_dadd+0x108>
   1aebc:	003d      	movs	r5, r7
   1aebe:	3828      	subs	r0, #40	; 0x28
   1aec0:	4085      	lsls	r5, r0
   1aec2:	2700      	movs	r7, #0
   1aec4:	e72e      	b.n	1ad24 <__aeabi_dadd+0xdc>
   1aec6:	0038      	movs	r0, r7
   1aec8:	f001 fd22 	bl	1c910 <__clzsi2>
   1aecc:	3020      	adds	r0, #32
   1aece:	e71d      	b.n	1ad0c <__aeabi_dadd+0xc4>
   1aed0:	430a      	orrs	r2, r1
   1aed2:	1e51      	subs	r1, r2, #1
   1aed4:	418a      	sbcs	r2, r1
   1aed6:	2100      	movs	r1, #0
   1aed8:	e707      	b.n	1acea <__aeabi_dadd+0xa2>
   1aeda:	2b00      	cmp	r3, #0
   1aedc:	d000      	beq.n	1aee0 <__aeabi_dadd+0x298>
   1aede:	e0f3      	b.n	1b0c8 <__aeabi_dadd+0x480>
   1aee0:	1c70      	adds	r0, r6, #1
   1aee2:	0543      	lsls	r3, r0, #21
   1aee4:	0d5b      	lsrs	r3, r3, #21
   1aee6:	2b01      	cmp	r3, #1
   1aee8:	dc00      	bgt.n	1aeec <__aeabi_dadd+0x2a4>
   1aeea:	e0ad      	b.n	1b048 <__aeabi_dadd+0x400>
   1aeec:	4b36      	ldr	r3, [pc, #216]	; (1afc8 <__aeabi_dadd+0x380>)
   1aeee:	4298      	cmp	r0, r3
   1aef0:	d100      	bne.n	1aef4 <__aeabi_dadd+0x2ac>
   1aef2:	e0d1      	b.n	1b098 <__aeabi_dadd+0x450>
   1aef4:	18ba      	adds	r2, r7, r2
   1aef6:	42ba      	cmp	r2, r7
   1aef8:	41bf      	sbcs	r7, r7
   1aefa:	1864      	adds	r4, r4, r1
   1aefc:	427f      	negs	r7, r7
   1aefe:	19e4      	adds	r4, r4, r7
   1af00:	07e7      	lsls	r7, r4, #31
   1af02:	0852      	lsrs	r2, r2, #1
   1af04:	4317      	orrs	r7, r2
   1af06:	0864      	lsrs	r4, r4, #1
   1af08:	0006      	movs	r6, r0
   1af0a:	e721      	b.n	1ad50 <__aeabi_dadd+0x108>
   1af0c:	482e      	ldr	r0, [pc, #184]	; (1afc8 <__aeabi_dadd+0x380>)
   1af0e:	4285      	cmp	r5, r0
   1af10:	d100      	bne.n	1af14 <__aeabi_dadd+0x2cc>
   1af12:	e093      	b.n	1b03c <__aeabi_dadd+0x3f4>
   1af14:	001d      	movs	r5, r3
   1af16:	e6d0      	b.n	1acba <__aeabi_dadd+0x72>
   1af18:	0029      	movs	r1, r5
   1af1a:	3e1f      	subs	r6, #31
   1af1c:	40f1      	lsrs	r1, r6
   1af1e:	2b20      	cmp	r3, #32
   1af20:	d100      	bne.n	1af24 <__aeabi_dadd+0x2dc>
   1af22:	e08d      	b.n	1b040 <__aeabi_dadd+0x3f8>
   1af24:	2240      	movs	r2, #64	; 0x40
   1af26:	1ad3      	subs	r3, r2, r3
   1af28:	409d      	lsls	r5, r3
   1af2a:	432f      	orrs	r7, r5
   1af2c:	1e7d      	subs	r5, r7, #1
   1af2e:	41af      	sbcs	r7, r5
   1af30:	2400      	movs	r4, #0
   1af32:	430f      	orrs	r7, r1
   1af34:	2600      	movs	r6, #0
   1af36:	e744      	b.n	1adc2 <__aeabi_dadd+0x17a>
   1af38:	002b      	movs	r3, r5
   1af3a:	0008      	movs	r0, r1
   1af3c:	3b20      	subs	r3, #32
   1af3e:	40d8      	lsrs	r0, r3
   1af40:	0003      	movs	r3, r0
   1af42:	2d20      	cmp	r5, #32
   1af44:	d100      	bne.n	1af48 <__aeabi_dadd+0x300>
   1af46:	e07d      	b.n	1b044 <__aeabi_dadd+0x3fc>
   1af48:	2040      	movs	r0, #64	; 0x40
   1af4a:	1b45      	subs	r5, r0, r5
   1af4c:	40a9      	lsls	r1, r5
   1af4e:	430a      	orrs	r2, r1
   1af50:	1e51      	subs	r1, r2, #1
   1af52:	418a      	sbcs	r2, r1
   1af54:	2100      	movs	r1, #0
   1af56:	431a      	orrs	r2, r3
   1af58:	e6c7      	b.n	1acea <__aeabi_dadd+0xa2>
   1af5a:	2e00      	cmp	r6, #0
   1af5c:	d050      	beq.n	1b000 <__aeabi_dadd+0x3b8>
   1af5e:	4e1a      	ldr	r6, [pc, #104]	; (1afc8 <__aeabi_dadd+0x380>)
   1af60:	42b0      	cmp	r0, r6
   1af62:	d057      	beq.n	1b014 <__aeabi_dadd+0x3cc>
   1af64:	2680      	movs	r6, #128	; 0x80
   1af66:	426b      	negs	r3, r5
   1af68:	4699      	mov	r9, r3
   1af6a:	0436      	lsls	r6, r6, #16
   1af6c:	4334      	orrs	r4, r6
   1af6e:	464b      	mov	r3, r9
   1af70:	2b38      	cmp	r3, #56	; 0x38
   1af72:	dd00      	ble.n	1af76 <__aeabi_dadd+0x32e>
   1af74:	e0d6      	b.n	1b124 <__aeabi_dadd+0x4dc>
   1af76:	2b1f      	cmp	r3, #31
   1af78:	dd00      	ble.n	1af7c <__aeabi_dadd+0x334>
   1af7a:	e135      	b.n	1b1e8 <__aeabi_dadd+0x5a0>
   1af7c:	2620      	movs	r6, #32
   1af7e:	1af5      	subs	r5, r6, r3
   1af80:	0026      	movs	r6, r4
   1af82:	40ae      	lsls	r6, r5
   1af84:	46b2      	mov	sl, r6
   1af86:	003e      	movs	r6, r7
   1af88:	40de      	lsrs	r6, r3
   1af8a:	46ac      	mov	ip, r5
   1af8c:	0035      	movs	r5, r6
   1af8e:	4656      	mov	r6, sl
   1af90:	432e      	orrs	r6, r5
   1af92:	4665      	mov	r5, ip
   1af94:	40af      	lsls	r7, r5
   1af96:	1e7d      	subs	r5, r7, #1
   1af98:	41af      	sbcs	r7, r5
   1af9a:	40dc      	lsrs	r4, r3
   1af9c:	4337      	orrs	r7, r6
   1af9e:	1bd7      	subs	r7, r2, r7
   1afa0:	42ba      	cmp	r2, r7
   1afa2:	4192      	sbcs	r2, r2
   1afa4:	1b0c      	subs	r4, r1, r4
   1afa6:	4252      	negs	r2, r2
   1afa8:	1aa4      	subs	r4, r4, r2
   1afaa:	0006      	movs	r6, r0
   1afac:	46d8      	mov	r8, fp
   1afae:	e6a3      	b.n	1acf8 <__aeabi_dadd+0xb0>
   1afb0:	4664      	mov	r4, ip
   1afb2:	4667      	mov	r7, ip
   1afb4:	432c      	orrs	r4, r5
   1afb6:	d000      	beq.n	1afba <__aeabi_dadd+0x372>
   1afb8:	e6a2      	b.n	1ad00 <__aeabi_dadd+0xb8>
   1afba:	2500      	movs	r5, #0
   1afbc:	2600      	movs	r6, #0
   1afbe:	2700      	movs	r7, #0
   1afc0:	e706      	b.n	1add0 <__aeabi_dadd+0x188>
   1afc2:	001e      	movs	r6, r3
   1afc4:	e6c4      	b.n	1ad50 <__aeabi_dadd+0x108>
   1afc6:	46c0      	nop			; (mov r8, r8)
   1afc8:	000007ff 	.word	0x000007ff
   1afcc:	ff7fffff 	.word	0xff7fffff
   1afd0:	800fffff 	.word	0x800fffff
   1afd4:	2b1f      	cmp	r3, #31
   1afd6:	dc63      	bgt.n	1b0a0 <__aeabi_dadd+0x458>
   1afd8:	2020      	movs	r0, #32
   1afda:	1ac3      	subs	r3, r0, r3
   1afdc:	0008      	movs	r0, r1
   1afde:	4098      	lsls	r0, r3
   1afe0:	469c      	mov	ip, r3
   1afe2:	4683      	mov	fp, r0
   1afe4:	4653      	mov	r3, sl
   1afe6:	0010      	movs	r0, r2
   1afe8:	40d8      	lsrs	r0, r3
   1afea:	0003      	movs	r3, r0
   1afec:	4658      	mov	r0, fp
   1afee:	4318      	orrs	r0, r3
   1aff0:	4663      	mov	r3, ip
   1aff2:	409a      	lsls	r2, r3
   1aff4:	1e53      	subs	r3, r2, #1
   1aff6:	419a      	sbcs	r2, r3
   1aff8:	4653      	mov	r3, sl
   1affa:	4302      	orrs	r2, r0
   1affc:	40d9      	lsrs	r1, r3
   1affe:	e703      	b.n	1ae08 <__aeabi_dadd+0x1c0>
   1b000:	0026      	movs	r6, r4
   1b002:	433e      	orrs	r6, r7
   1b004:	d006      	beq.n	1b014 <__aeabi_dadd+0x3cc>
   1b006:	43eb      	mvns	r3, r5
   1b008:	4699      	mov	r9, r3
   1b00a:	2b00      	cmp	r3, #0
   1b00c:	d0c7      	beq.n	1af9e <__aeabi_dadd+0x356>
   1b00e:	4e94      	ldr	r6, [pc, #592]	; (1b260 <__aeabi_dadd+0x618>)
   1b010:	42b0      	cmp	r0, r6
   1b012:	d1ac      	bne.n	1af6e <__aeabi_dadd+0x326>
   1b014:	000c      	movs	r4, r1
   1b016:	0017      	movs	r7, r2
   1b018:	0006      	movs	r6, r0
   1b01a:	46d8      	mov	r8, fp
   1b01c:	e698      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b01e:	4b90      	ldr	r3, [pc, #576]	; (1b260 <__aeabi_dadd+0x618>)
   1b020:	459a      	cmp	sl, r3
   1b022:	d00b      	beq.n	1b03c <__aeabi_dadd+0x3f4>
   1b024:	4682      	mov	sl, r0
   1b026:	e6e7      	b.n	1adf8 <__aeabi_dadd+0x1b0>
   1b028:	2800      	cmp	r0, #0
   1b02a:	d000      	beq.n	1b02e <__aeabi_dadd+0x3e6>
   1b02c:	e09e      	b.n	1b16c <__aeabi_dadd+0x524>
   1b02e:	0018      	movs	r0, r3
   1b030:	4310      	orrs	r0, r2
   1b032:	d100      	bne.n	1b036 <__aeabi_dadd+0x3ee>
   1b034:	e0e9      	b.n	1b20a <__aeabi_dadd+0x5c2>
   1b036:	001c      	movs	r4, r3
   1b038:	0017      	movs	r7, r2
   1b03a:	46d8      	mov	r8, fp
   1b03c:	4e88      	ldr	r6, [pc, #544]	; (1b260 <__aeabi_dadd+0x618>)
   1b03e:	e687      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b040:	2500      	movs	r5, #0
   1b042:	e772      	b.n	1af2a <__aeabi_dadd+0x2e2>
   1b044:	2100      	movs	r1, #0
   1b046:	e782      	b.n	1af4e <__aeabi_dadd+0x306>
   1b048:	0023      	movs	r3, r4
   1b04a:	433b      	orrs	r3, r7
   1b04c:	2e00      	cmp	r6, #0
   1b04e:	d000      	beq.n	1b052 <__aeabi_dadd+0x40a>
   1b050:	e0ab      	b.n	1b1aa <__aeabi_dadd+0x562>
   1b052:	2b00      	cmp	r3, #0
   1b054:	d100      	bne.n	1b058 <__aeabi_dadd+0x410>
   1b056:	e0e7      	b.n	1b228 <__aeabi_dadd+0x5e0>
   1b058:	000b      	movs	r3, r1
   1b05a:	4313      	orrs	r3, r2
   1b05c:	d100      	bne.n	1b060 <__aeabi_dadd+0x418>
   1b05e:	e677      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b060:	18ba      	adds	r2, r7, r2
   1b062:	42ba      	cmp	r2, r7
   1b064:	41bf      	sbcs	r7, r7
   1b066:	1864      	adds	r4, r4, r1
   1b068:	427f      	negs	r7, r7
   1b06a:	19e4      	adds	r4, r4, r7
   1b06c:	0223      	lsls	r3, r4, #8
   1b06e:	d400      	bmi.n	1b072 <__aeabi_dadd+0x42a>
   1b070:	e0f2      	b.n	1b258 <__aeabi_dadd+0x610>
   1b072:	4b7c      	ldr	r3, [pc, #496]	; (1b264 <__aeabi_dadd+0x61c>)
   1b074:	0017      	movs	r7, r2
   1b076:	401c      	ands	r4, r3
   1b078:	0006      	movs	r6, r0
   1b07a:	e669      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b07c:	0020      	movs	r0, r4
   1b07e:	4338      	orrs	r0, r7
   1b080:	2e00      	cmp	r6, #0
   1b082:	d1d1      	bne.n	1b028 <__aeabi_dadd+0x3e0>
   1b084:	2800      	cmp	r0, #0
   1b086:	d15b      	bne.n	1b140 <__aeabi_dadd+0x4f8>
   1b088:	001c      	movs	r4, r3
   1b08a:	4314      	orrs	r4, r2
   1b08c:	d100      	bne.n	1b090 <__aeabi_dadd+0x448>
   1b08e:	e0a8      	b.n	1b1e2 <__aeabi_dadd+0x59a>
   1b090:	001c      	movs	r4, r3
   1b092:	0017      	movs	r7, r2
   1b094:	46d8      	mov	r8, fp
   1b096:	e65b      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b098:	0006      	movs	r6, r0
   1b09a:	2400      	movs	r4, #0
   1b09c:	2700      	movs	r7, #0
   1b09e:	e697      	b.n	1add0 <__aeabi_dadd+0x188>
   1b0a0:	4650      	mov	r0, sl
   1b0a2:	000b      	movs	r3, r1
   1b0a4:	3820      	subs	r0, #32
   1b0a6:	40c3      	lsrs	r3, r0
   1b0a8:	4699      	mov	r9, r3
   1b0aa:	4653      	mov	r3, sl
   1b0ac:	2b20      	cmp	r3, #32
   1b0ae:	d100      	bne.n	1b0b2 <__aeabi_dadd+0x46a>
   1b0b0:	e095      	b.n	1b1de <__aeabi_dadd+0x596>
   1b0b2:	2340      	movs	r3, #64	; 0x40
   1b0b4:	4650      	mov	r0, sl
   1b0b6:	1a1b      	subs	r3, r3, r0
   1b0b8:	4099      	lsls	r1, r3
   1b0ba:	430a      	orrs	r2, r1
   1b0bc:	1e51      	subs	r1, r2, #1
   1b0be:	418a      	sbcs	r2, r1
   1b0c0:	464b      	mov	r3, r9
   1b0c2:	2100      	movs	r1, #0
   1b0c4:	431a      	orrs	r2, r3
   1b0c6:	e69f      	b.n	1ae08 <__aeabi_dadd+0x1c0>
   1b0c8:	2e00      	cmp	r6, #0
   1b0ca:	d130      	bne.n	1b12e <__aeabi_dadd+0x4e6>
   1b0cc:	0026      	movs	r6, r4
   1b0ce:	433e      	orrs	r6, r7
   1b0d0:	d067      	beq.n	1b1a2 <__aeabi_dadd+0x55a>
   1b0d2:	43db      	mvns	r3, r3
   1b0d4:	469a      	mov	sl, r3
   1b0d6:	2b00      	cmp	r3, #0
   1b0d8:	d01c      	beq.n	1b114 <__aeabi_dadd+0x4cc>
   1b0da:	4e61      	ldr	r6, [pc, #388]	; (1b260 <__aeabi_dadd+0x618>)
   1b0dc:	42b0      	cmp	r0, r6
   1b0de:	d060      	beq.n	1b1a2 <__aeabi_dadd+0x55a>
   1b0e0:	4653      	mov	r3, sl
   1b0e2:	2b38      	cmp	r3, #56	; 0x38
   1b0e4:	dd00      	ble.n	1b0e8 <__aeabi_dadd+0x4a0>
   1b0e6:	e096      	b.n	1b216 <__aeabi_dadd+0x5ce>
   1b0e8:	2b1f      	cmp	r3, #31
   1b0ea:	dd00      	ble.n	1b0ee <__aeabi_dadd+0x4a6>
   1b0ec:	e09f      	b.n	1b22e <__aeabi_dadd+0x5e6>
   1b0ee:	2620      	movs	r6, #32
   1b0f0:	1af3      	subs	r3, r6, r3
   1b0f2:	0026      	movs	r6, r4
   1b0f4:	409e      	lsls	r6, r3
   1b0f6:	469c      	mov	ip, r3
   1b0f8:	46b3      	mov	fp, r6
   1b0fa:	4653      	mov	r3, sl
   1b0fc:	003e      	movs	r6, r7
   1b0fe:	40de      	lsrs	r6, r3
   1b100:	0033      	movs	r3, r6
   1b102:	465e      	mov	r6, fp
   1b104:	431e      	orrs	r6, r3
   1b106:	4663      	mov	r3, ip
   1b108:	409f      	lsls	r7, r3
   1b10a:	1e7b      	subs	r3, r7, #1
   1b10c:	419f      	sbcs	r7, r3
   1b10e:	4653      	mov	r3, sl
   1b110:	40dc      	lsrs	r4, r3
   1b112:	4337      	orrs	r7, r6
   1b114:	18bf      	adds	r7, r7, r2
   1b116:	4297      	cmp	r7, r2
   1b118:	4192      	sbcs	r2, r2
   1b11a:	1864      	adds	r4, r4, r1
   1b11c:	4252      	negs	r2, r2
   1b11e:	18a4      	adds	r4, r4, r2
   1b120:	0006      	movs	r6, r0
   1b122:	e678      	b.n	1ae16 <__aeabi_dadd+0x1ce>
   1b124:	4327      	orrs	r7, r4
   1b126:	1e7c      	subs	r4, r7, #1
   1b128:	41a7      	sbcs	r7, r4
   1b12a:	2400      	movs	r4, #0
   1b12c:	e737      	b.n	1af9e <__aeabi_dadd+0x356>
   1b12e:	4e4c      	ldr	r6, [pc, #304]	; (1b260 <__aeabi_dadd+0x618>)
   1b130:	42b0      	cmp	r0, r6
   1b132:	d036      	beq.n	1b1a2 <__aeabi_dadd+0x55a>
   1b134:	2680      	movs	r6, #128	; 0x80
   1b136:	425b      	negs	r3, r3
   1b138:	0436      	lsls	r6, r6, #16
   1b13a:	469a      	mov	sl, r3
   1b13c:	4334      	orrs	r4, r6
   1b13e:	e7cf      	b.n	1b0e0 <__aeabi_dadd+0x498>
   1b140:	0018      	movs	r0, r3
   1b142:	4310      	orrs	r0, r2
   1b144:	d100      	bne.n	1b148 <__aeabi_dadd+0x500>
   1b146:	e603      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b148:	1ab8      	subs	r0, r7, r2
   1b14a:	4684      	mov	ip, r0
   1b14c:	4567      	cmp	r7, ip
   1b14e:	41ad      	sbcs	r5, r5
   1b150:	1ae0      	subs	r0, r4, r3
   1b152:	426d      	negs	r5, r5
   1b154:	1b40      	subs	r0, r0, r5
   1b156:	0205      	lsls	r5, r0, #8
   1b158:	d400      	bmi.n	1b15c <__aeabi_dadd+0x514>
   1b15a:	e62c      	b.n	1adb6 <__aeabi_dadd+0x16e>
   1b15c:	1bd7      	subs	r7, r2, r7
   1b15e:	42ba      	cmp	r2, r7
   1b160:	4192      	sbcs	r2, r2
   1b162:	1b1c      	subs	r4, r3, r4
   1b164:	4252      	negs	r2, r2
   1b166:	1aa4      	subs	r4, r4, r2
   1b168:	46d8      	mov	r8, fp
   1b16a:	e5f1      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b16c:	0018      	movs	r0, r3
   1b16e:	4310      	orrs	r0, r2
   1b170:	d100      	bne.n	1b174 <__aeabi_dadd+0x52c>
   1b172:	e763      	b.n	1b03c <__aeabi_dadd+0x3f4>
   1b174:	08f8      	lsrs	r0, r7, #3
   1b176:	0767      	lsls	r7, r4, #29
   1b178:	4307      	orrs	r7, r0
   1b17a:	2080      	movs	r0, #128	; 0x80
   1b17c:	08e4      	lsrs	r4, r4, #3
   1b17e:	0300      	lsls	r0, r0, #12
   1b180:	4204      	tst	r4, r0
   1b182:	d008      	beq.n	1b196 <__aeabi_dadd+0x54e>
   1b184:	08dd      	lsrs	r5, r3, #3
   1b186:	4205      	tst	r5, r0
   1b188:	d105      	bne.n	1b196 <__aeabi_dadd+0x54e>
   1b18a:	08d2      	lsrs	r2, r2, #3
   1b18c:	0759      	lsls	r1, r3, #29
   1b18e:	4311      	orrs	r1, r2
   1b190:	000f      	movs	r7, r1
   1b192:	002c      	movs	r4, r5
   1b194:	46d8      	mov	r8, fp
   1b196:	0f7b      	lsrs	r3, r7, #29
   1b198:	00e4      	lsls	r4, r4, #3
   1b19a:	431c      	orrs	r4, r3
   1b19c:	00ff      	lsls	r7, r7, #3
   1b19e:	4e30      	ldr	r6, [pc, #192]	; (1b260 <__aeabi_dadd+0x618>)
   1b1a0:	e5d6      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b1a2:	000c      	movs	r4, r1
   1b1a4:	0017      	movs	r7, r2
   1b1a6:	0006      	movs	r6, r0
   1b1a8:	e5d2      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b1aa:	2b00      	cmp	r3, #0
   1b1ac:	d038      	beq.n	1b220 <__aeabi_dadd+0x5d8>
   1b1ae:	000b      	movs	r3, r1
   1b1b0:	4313      	orrs	r3, r2
   1b1b2:	d100      	bne.n	1b1b6 <__aeabi_dadd+0x56e>
   1b1b4:	e742      	b.n	1b03c <__aeabi_dadd+0x3f4>
   1b1b6:	08f8      	lsrs	r0, r7, #3
   1b1b8:	0767      	lsls	r7, r4, #29
   1b1ba:	4307      	orrs	r7, r0
   1b1bc:	2080      	movs	r0, #128	; 0x80
   1b1be:	08e4      	lsrs	r4, r4, #3
   1b1c0:	0300      	lsls	r0, r0, #12
   1b1c2:	4204      	tst	r4, r0
   1b1c4:	d0e7      	beq.n	1b196 <__aeabi_dadd+0x54e>
   1b1c6:	08cb      	lsrs	r3, r1, #3
   1b1c8:	4203      	tst	r3, r0
   1b1ca:	d1e4      	bne.n	1b196 <__aeabi_dadd+0x54e>
   1b1cc:	08d2      	lsrs	r2, r2, #3
   1b1ce:	0749      	lsls	r1, r1, #29
   1b1d0:	4311      	orrs	r1, r2
   1b1d2:	000f      	movs	r7, r1
   1b1d4:	001c      	movs	r4, r3
   1b1d6:	e7de      	b.n	1b196 <__aeabi_dadd+0x54e>
   1b1d8:	2700      	movs	r7, #0
   1b1da:	2400      	movs	r4, #0
   1b1dc:	e5d5      	b.n	1ad8a <__aeabi_dadd+0x142>
   1b1de:	2100      	movs	r1, #0
   1b1e0:	e76b      	b.n	1b0ba <__aeabi_dadd+0x472>
   1b1e2:	2500      	movs	r5, #0
   1b1e4:	2700      	movs	r7, #0
   1b1e6:	e5f3      	b.n	1add0 <__aeabi_dadd+0x188>
   1b1e8:	464e      	mov	r6, r9
   1b1ea:	0025      	movs	r5, r4
   1b1ec:	3e20      	subs	r6, #32
   1b1ee:	40f5      	lsrs	r5, r6
   1b1f0:	464b      	mov	r3, r9
   1b1f2:	002e      	movs	r6, r5
   1b1f4:	2b20      	cmp	r3, #32
   1b1f6:	d02d      	beq.n	1b254 <__aeabi_dadd+0x60c>
   1b1f8:	2540      	movs	r5, #64	; 0x40
   1b1fa:	1aed      	subs	r5, r5, r3
   1b1fc:	40ac      	lsls	r4, r5
   1b1fe:	4327      	orrs	r7, r4
   1b200:	1e7c      	subs	r4, r7, #1
   1b202:	41a7      	sbcs	r7, r4
   1b204:	2400      	movs	r4, #0
   1b206:	4337      	orrs	r7, r6
   1b208:	e6c9      	b.n	1af9e <__aeabi_dadd+0x356>
   1b20a:	2480      	movs	r4, #128	; 0x80
   1b20c:	2500      	movs	r5, #0
   1b20e:	0324      	lsls	r4, r4, #12
   1b210:	4e13      	ldr	r6, [pc, #76]	; (1b260 <__aeabi_dadd+0x618>)
   1b212:	2700      	movs	r7, #0
   1b214:	e5dc      	b.n	1add0 <__aeabi_dadd+0x188>
   1b216:	4327      	orrs	r7, r4
   1b218:	1e7c      	subs	r4, r7, #1
   1b21a:	41a7      	sbcs	r7, r4
   1b21c:	2400      	movs	r4, #0
   1b21e:	e779      	b.n	1b114 <__aeabi_dadd+0x4cc>
   1b220:	000c      	movs	r4, r1
   1b222:	0017      	movs	r7, r2
   1b224:	4e0e      	ldr	r6, [pc, #56]	; (1b260 <__aeabi_dadd+0x618>)
   1b226:	e593      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b228:	000c      	movs	r4, r1
   1b22a:	0017      	movs	r7, r2
   1b22c:	e590      	b.n	1ad50 <__aeabi_dadd+0x108>
   1b22e:	4656      	mov	r6, sl
   1b230:	0023      	movs	r3, r4
   1b232:	3e20      	subs	r6, #32
   1b234:	40f3      	lsrs	r3, r6
   1b236:	4699      	mov	r9, r3
   1b238:	4653      	mov	r3, sl
   1b23a:	2b20      	cmp	r3, #32
   1b23c:	d00e      	beq.n	1b25c <__aeabi_dadd+0x614>
   1b23e:	2340      	movs	r3, #64	; 0x40
   1b240:	4656      	mov	r6, sl
   1b242:	1b9b      	subs	r3, r3, r6
   1b244:	409c      	lsls	r4, r3
   1b246:	4327      	orrs	r7, r4
   1b248:	1e7c      	subs	r4, r7, #1
   1b24a:	41a7      	sbcs	r7, r4
   1b24c:	464b      	mov	r3, r9
   1b24e:	2400      	movs	r4, #0
   1b250:	431f      	orrs	r7, r3
   1b252:	e75f      	b.n	1b114 <__aeabi_dadd+0x4cc>
   1b254:	2400      	movs	r4, #0
   1b256:	e7d2      	b.n	1b1fe <__aeabi_dadd+0x5b6>
   1b258:	0017      	movs	r7, r2
   1b25a:	e5b2      	b.n	1adc2 <__aeabi_dadd+0x17a>
   1b25c:	2400      	movs	r4, #0
   1b25e:	e7f2      	b.n	1b246 <__aeabi_dadd+0x5fe>
   1b260:	000007ff 	.word	0x000007ff
   1b264:	ff7fffff 	.word	0xff7fffff

0001b268 <__aeabi_ddiv>:
   1b268:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b26a:	4657      	mov	r7, sl
   1b26c:	4645      	mov	r5, r8
   1b26e:	46de      	mov	lr, fp
   1b270:	464e      	mov	r6, r9
   1b272:	b5e0      	push	{r5, r6, r7, lr}
   1b274:	004c      	lsls	r4, r1, #1
   1b276:	030e      	lsls	r6, r1, #12
   1b278:	b087      	sub	sp, #28
   1b27a:	4683      	mov	fp, r0
   1b27c:	4692      	mov	sl, r2
   1b27e:	001d      	movs	r5, r3
   1b280:	4680      	mov	r8, r0
   1b282:	0b36      	lsrs	r6, r6, #12
   1b284:	0d64      	lsrs	r4, r4, #21
   1b286:	0fcf      	lsrs	r7, r1, #31
   1b288:	2c00      	cmp	r4, #0
   1b28a:	d04f      	beq.n	1b32c <__aeabi_ddiv+0xc4>
   1b28c:	4b6f      	ldr	r3, [pc, #444]	; (1b44c <__aeabi_ddiv+0x1e4>)
   1b28e:	429c      	cmp	r4, r3
   1b290:	d035      	beq.n	1b2fe <__aeabi_ddiv+0x96>
   1b292:	2380      	movs	r3, #128	; 0x80
   1b294:	0f42      	lsrs	r2, r0, #29
   1b296:	041b      	lsls	r3, r3, #16
   1b298:	00f6      	lsls	r6, r6, #3
   1b29a:	4313      	orrs	r3, r2
   1b29c:	4333      	orrs	r3, r6
   1b29e:	4699      	mov	r9, r3
   1b2a0:	00c3      	lsls	r3, r0, #3
   1b2a2:	4698      	mov	r8, r3
   1b2a4:	4b6a      	ldr	r3, [pc, #424]	; (1b450 <__aeabi_ddiv+0x1e8>)
   1b2a6:	2600      	movs	r6, #0
   1b2a8:	469c      	mov	ip, r3
   1b2aa:	2300      	movs	r3, #0
   1b2ac:	4464      	add	r4, ip
   1b2ae:	9303      	str	r3, [sp, #12]
   1b2b0:	032b      	lsls	r3, r5, #12
   1b2b2:	0b1b      	lsrs	r3, r3, #12
   1b2b4:	469b      	mov	fp, r3
   1b2b6:	006b      	lsls	r3, r5, #1
   1b2b8:	0fed      	lsrs	r5, r5, #31
   1b2ba:	4650      	mov	r0, sl
   1b2bc:	0d5b      	lsrs	r3, r3, #21
   1b2be:	9501      	str	r5, [sp, #4]
   1b2c0:	d05e      	beq.n	1b380 <__aeabi_ddiv+0x118>
   1b2c2:	4a62      	ldr	r2, [pc, #392]	; (1b44c <__aeabi_ddiv+0x1e4>)
   1b2c4:	4293      	cmp	r3, r2
   1b2c6:	d053      	beq.n	1b370 <__aeabi_ddiv+0x108>
   1b2c8:	465a      	mov	r2, fp
   1b2ca:	00d1      	lsls	r1, r2, #3
   1b2cc:	2280      	movs	r2, #128	; 0x80
   1b2ce:	0f40      	lsrs	r0, r0, #29
   1b2d0:	0412      	lsls	r2, r2, #16
   1b2d2:	4302      	orrs	r2, r0
   1b2d4:	430a      	orrs	r2, r1
   1b2d6:	4693      	mov	fp, r2
   1b2d8:	4652      	mov	r2, sl
   1b2da:	00d1      	lsls	r1, r2, #3
   1b2dc:	4a5c      	ldr	r2, [pc, #368]	; (1b450 <__aeabi_ddiv+0x1e8>)
   1b2de:	4694      	mov	ip, r2
   1b2e0:	2200      	movs	r2, #0
   1b2e2:	4463      	add	r3, ip
   1b2e4:	0038      	movs	r0, r7
   1b2e6:	4068      	eors	r0, r5
   1b2e8:	4684      	mov	ip, r0
   1b2ea:	9002      	str	r0, [sp, #8]
   1b2ec:	1ae4      	subs	r4, r4, r3
   1b2ee:	4316      	orrs	r6, r2
   1b2f0:	2e0f      	cmp	r6, #15
   1b2f2:	d900      	bls.n	1b2f6 <__aeabi_ddiv+0x8e>
   1b2f4:	e0b4      	b.n	1b460 <__aeabi_ddiv+0x1f8>
   1b2f6:	4b57      	ldr	r3, [pc, #348]	; (1b454 <__aeabi_ddiv+0x1ec>)
   1b2f8:	00b6      	lsls	r6, r6, #2
   1b2fa:	599b      	ldr	r3, [r3, r6]
   1b2fc:	469f      	mov	pc, r3
   1b2fe:	0003      	movs	r3, r0
   1b300:	4333      	orrs	r3, r6
   1b302:	4699      	mov	r9, r3
   1b304:	d16c      	bne.n	1b3e0 <__aeabi_ddiv+0x178>
   1b306:	2300      	movs	r3, #0
   1b308:	4698      	mov	r8, r3
   1b30a:	3302      	adds	r3, #2
   1b30c:	2608      	movs	r6, #8
   1b30e:	9303      	str	r3, [sp, #12]
   1b310:	e7ce      	b.n	1b2b0 <__aeabi_ddiv+0x48>
   1b312:	46cb      	mov	fp, r9
   1b314:	4641      	mov	r1, r8
   1b316:	9a03      	ldr	r2, [sp, #12]
   1b318:	9701      	str	r7, [sp, #4]
   1b31a:	2a02      	cmp	r2, #2
   1b31c:	d165      	bne.n	1b3ea <__aeabi_ddiv+0x182>
   1b31e:	9b01      	ldr	r3, [sp, #4]
   1b320:	4c4a      	ldr	r4, [pc, #296]	; (1b44c <__aeabi_ddiv+0x1e4>)
   1b322:	469c      	mov	ip, r3
   1b324:	2300      	movs	r3, #0
   1b326:	2200      	movs	r2, #0
   1b328:	4698      	mov	r8, r3
   1b32a:	e06b      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b32c:	0003      	movs	r3, r0
   1b32e:	4333      	orrs	r3, r6
   1b330:	4699      	mov	r9, r3
   1b332:	d04e      	beq.n	1b3d2 <__aeabi_ddiv+0x16a>
   1b334:	2e00      	cmp	r6, #0
   1b336:	d100      	bne.n	1b33a <__aeabi_ddiv+0xd2>
   1b338:	e1bc      	b.n	1b6b4 <__aeabi_ddiv+0x44c>
   1b33a:	0030      	movs	r0, r6
   1b33c:	f001 fae8 	bl	1c910 <__clzsi2>
   1b340:	0003      	movs	r3, r0
   1b342:	3b0b      	subs	r3, #11
   1b344:	2b1c      	cmp	r3, #28
   1b346:	dd00      	ble.n	1b34a <__aeabi_ddiv+0xe2>
   1b348:	e1ac      	b.n	1b6a4 <__aeabi_ddiv+0x43c>
   1b34a:	221d      	movs	r2, #29
   1b34c:	1ad3      	subs	r3, r2, r3
   1b34e:	465a      	mov	r2, fp
   1b350:	0001      	movs	r1, r0
   1b352:	40da      	lsrs	r2, r3
   1b354:	3908      	subs	r1, #8
   1b356:	408e      	lsls	r6, r1
   1b358:	0013      	movs	r3, r2
   1b35a:	4333      	orrs	r3, r6
   1b35c:	4699      	mov	r9, r3
   1b35e:	465b      	mov	r3, fp
   1b360:	408b      	lsls	r3, r1
   1b362:	4698      	mov	r8, r3
   1b364:	2300      	movs	r3, #0
   1b366:	4c3c      	ldr	r4, [pc, #240]	; (1b458 <__aeabi_ddiv+0x1f0>)
   1b368:	2600      	movs	r6, #0
   1b36a:	1a24      	subs	r4, r4, r0
   1b36c:	9303      	str	r3, [sp, #12]
   1b36e:	e79f      	b.n	1b2b0 <__aeabi_ddiv+0x48>
   1b370:	4651      	mov	r1, sl
   1b372:	465a      	mov	r2, fp
   1b374:	4311      	orrs	r1, r2
   1b376:	d129      	bne.n	1b3cc <__aeabi_ddiv+0x164>
   1b378:	2200      	movs	r2, #0
   1b37a:	4693      	mov	fp, r2
   1b37c:	3202      	adds	r2, #2
   1b37e:	e7b1      	b.n	1b2e4 <__aeabi_ddiv+0x7c>
   1b380:	4659      	mov	r1, fp
   1b382:	4301      	orrs	r1, r0
   1b384:	d01e      	beq.n	1b3c4 <__aeabi_ddiv+0x15c>
   1b386:	465b      	mov	r3, fp
   1b388:	2b00      	cmp	r3, #0
   1b38a:	d100      	bne.n	1b38e <__aeabi_ddiv+0x126>
   1b38c:	e19e      	b.n	1b6cc <__aeabi_ddiv+0x464>
   1b38e:	4658      	mov	r0, fp
   1b390:	f001 fabe 	bl	1c910 <__clzsi2>
   1b394:	0003      	movs	r3, r0
   1b396:	3b0b      	subs	r3, #11
   1b398:	2b1c      	cmp	r3, #28
   1b39a:	dd00      	ble.n	1b39e <__aeabi_ddiv+0x136>
   1b39c:	e18f      	b.n	1b6be <__aeabi_ddiv+0x456>
   1b39e:	0002      	movs	r2, r0
   1b3a0:	4659      	mov	r1, fp
   1b3a2:	3a08      	subs	r2, #8
   1b3a4:	4091      	lsls	r1, r2
   1b3a6:	468b      	mov	fp, r1
   1b3a8:	211d      	movs	r1, #29
   1b3aa:	1acb      	subs	r3, r1, r3
   1b3ac:	4651      	mov	r1, sl
   1b3ae:	40d9      	lsrs	r1, r3
   1b3b0:	000b      	movs	r3, r1
   1b3b2:	4659      	mov	r1, fp
   1b3b4:	430b      	orrs	r3, r1
   1b3b6:	4651      	mov	r1, sl
   1b3b8:	469b      	mov	fp, r3
   1b3ba:	4091      	lsls	r1, r2
   1b3bc:	4b26      	ldr	r3, [pc, #152]	; (1b458 <__aeabi_ddiv+0x1f0>)
   1b3be:	2200      	movs	r2, #0
   1b3c0:	1a1b      	subs	r3, r3, r0
   1b3c2:	e78f      	b.n	1b2e4 <__aeabi_ddiv+0x7c>
   1b3c4:	2300      	movs	r3, #0
   1b3c6:	2201      	movs	r2, #1
   1b3c8:	469b      	mov	fp, r3
   1b3ca:	e78b      	b.n	1b2e4 <__aeabi_ddiv+0x7c>
   1b3cc:	4651      	mov	r1, sl
   1b3ce:	2203      	movs	r2, #3
   1b3d0:	e788      	b.n	1b2e4 <__aeabi_ddiv+0x7c>
   1b3d2:	2300      	movs	r3, #0
   1b3d4:	4698      	mov	r8, r3
   1b3d6:	3301      	adds	r3, #1
   1b3d8:	2604      	movs	r6, #4
   1b3da:	2400      	movs	r4, #0
   1b3dc:	9303      	str	r3, [sp, #12]
   1b3de:	e767      	b.n	1b2b0 <__aeabi_ddiv+0x48>
   1b3e0:	2303      	movs	r3, #3
   1b3e2:	46b1      	mov	r9, r6
   1b3e4:	9303      	str	r3, [sp, #12]
   1b3e6:	260c      	movs	r6, #12
   1b3e8:	e762      	b.n	1b2b0 <__aeabi_ddiv+0x48>
   1b3ea:	2a03      	cmp	r2, #3
   1b3ec:	d100      	bne.n	1b3f0 <__aeabi_ddiv+0x188>
   1b3ee:	e25c      	b.n	1b8aa <__aeabi_ddiv+0x642>
   1b3f0:	9b01      	ldr	r3, [sp, #4]
   1b3f2:	2a01      	cmp	r2, #1
   1b3f4:	d000      	beq.n	1b3f8 <__aeabi_ddiv+0x190>
   1b3f6:	e1e4      	b.n	1b7c2 <__aeabi_ddiv+0x55a>
   1b3f8:	4013      	ands	r3, r2
   1b3fa:	469c      	mov	ip, r3
   1b3fc:	2300      	movs	r3, #0
   1b3fe:	2400      	movs	r4, #0
   1b400:	2200      	movs	r2, #0
   1b402:	4698      	mov	r8, r3
   1b404:	2100      	movs	r1, #0
   1b406:	0312      	lsls	r2, r2, #12
   1b408:	0b13      	lsrs	r3, r2, #12
   1b40a:	0d0a      	lsrs	r2, r1, #20
   1b40c:	0512      	lsls	r2, r2, #20
   1b40e:	431a      	orrs	r2, r3
   1b410:	0523      	lsls	r3, r4, #20
   1b412:	4c12      	ldr	r4, [pc, #72]	; (1b45c <__aeabi_ddiv+0x1f4>)
   1b414:	4640      	mov	r0, r8
   1b416:	4022      	ands	r2, r4
   1b418:	4313      	orrs	r3, r2
   1b41a:	4662      	mov	r2, ip
   1b41c:	005b      	lsls	r3, r3, #1
   1b41e:	07d2      	lsls	r2, r2, #31
   1b420:	085b      	lsrs	r3, r3, #1
   1b422:	4313      	orrs	r3, r2
   1b424:	0019      	movs	r1, r3
   1b426:	b007      	add	sp, #28
   1b428:	bc3c      	pop	{r2, r3, r4, r5}
   1b42a:	4690      	mov	r8, r2
   1b42c:	4699      	mov	r9, r3
   1b42e:	46a2      	mov	sl, r4
   1b430:	46ab      	mov	fp, r5
   1b432:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b434:	2300      	movs	r3, #0
   1b436:	2280      	movs	r2, #128	; 0x80
   1b438:	469c      	mov	ip, r3
   1b43a:	0312      	lsls	r2, r2, #12
   1b43c:	4698      	mov	r8, r3
   1b43e:	4c03      	ldr	r4, [pc, #12]	; (1b44c <__aeabi_ddiv+0x1e4>)
   1b440:	e7e0      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b442:	2300      	movs	r3, #0
   1b444:	4c01      	ldr	r4, [pc, #4]	; (1b44c <__aeabi_ddiv+0x1e4>)
   1b446:	2200      	movs	r2, #0
   1b448:	4698      	mov	r8, r3
   1b44a:	e7db      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b44c:	000007ff 	.word	0x000007ff
   1b450:	fffffc01 	.word	0xfffffc01
   1b454:	0001d4c8 	.word	0x0001d4c8
   1b458:	fffffc0d 	.word	0xfffffc0d
   1b45c:	800fffff 	.word	0x800fffff
   1b460:	45d9      	cmp	r9, fp
   1b462:	d900      	bls.n	1b466 <__aeabi_ddiv+0x1fe>
   1b464:	e139      	b.n	1b6da <__aeabi_ddiv+0x472>
   1b466:	d100      	bne.n	1b46a <__aeabi_ddiv+0x202>
   1b468:	e134      	b.n	1b6d4 <__aeabi_ddiv+0x46c>
   1b46a:	2300      	movs	r3, #0
   1b46c:	4646      	mov	r6, r8
   1b46e:	464d      	mov	r5, r9
   1b470:	469a      	mov	sl, r3
   1b472:	3c01      	subs	r4, #1
   1b474:	465b      	mov	r3, fp
   1b476:	0e0a      	lsrs	r2, r1, #24
   1b478:	021b      	lsls	r3, r3, #8
   1b47a:	431a      	orrs	r2, r3
   1b47c:	020b      	lsls	r3, r1, #8
   1b47e:	0c17      	lsrs	r7, r2, #16
   1b480:	9303      	str	r3, [sp, #12]
   1b482:	0413      	lsls	r3, r2, #16
   1b484:	0c1b      	lsrs	r3, r3, #16
   1b486:	0039      	movs	r1, r7
   1b488:	0028      	movs	r0, r5
   1b48a:	4690      	mov	r8, r2
   1b48c:	9301      	str	r3, [sp, #4]
   1b48e:	f7fe fa99 	bl	199c4 <__udivsi3>
   1b492:	0002      	movs	r2, r0
   1b494:	9b01      	ldr	r3, [sp, #4]
   1b496:	4683      	mov	fp, r0
   1b498:	435a      	muls	r2, r3
   1b49a:	0028      	movs	r0, r5
   1b49c:	0039      	movs	r1, r7
   1b49e:	4691      	mov	r9, r2
   1b4a0:	f7fe fb16 	bl	19ad0 <__aeabi_uidivmod>
   1b4a4:	0c35      	lsrs	r5, r6, #16
   1b4a6:	0409      	lsls	r1, r1, #16
   1b4a8:	430d      	orrs	r5, r1
   1b4aa:	45a9      	cmp	r9, r5
   1b4ac:	d90d      	bls.n	1b4ca <__aeabi_ddiv+0x262>
   1b4ae:	465b      	mov	r3, fp
   1b4b0:	4445      	add	r5, r8
   1b4b2:	3b01      	subs	r3, #1
   1b4b4:	45a8      	cmp	r8, r5
   1b4b6:	d900      	bls.n	1b4ba <__aeabi_ddiv+0x252>
   1b4b8:	e13a      	b.n	1b730 <__aeabi_ddiv+0x4c8>
   1b4ba:	45a9      	cmp	r9, r5
   1b4bc:	d800      	bhi.n	1b4c0 <__aeabi_ddiv+0x258>
   1b4be:	e137      	b.n	1b730 <__aeabi_ddiv+0x4c8>
   1b4c0:	2302      	movs	r3, #2
   1b4c2:	425b      	negs	r3, r3
   1b4c4:	469c      	mov	ip, r3
   1b4c6:	4445      	add	r5, r8
   1b4c8:	44e3      	add	fp, ip
   1b4ca:	464b      	mov	r3, r9
   1b4cc:	1aeb      	subs	r3, r5, r3
   1b4ce:	0039      	movs	r1, r7
   1b4d0:	0018      	movs	r0, r3
   1b4d2:	9304      	str	r3, [sp, #16]
   1b4d4:	f7fe fa76 	bl	199c4 <__udivsi3>
   1b4d8:	9b01      	ldr	r3, [sp, #4]
   1b4da:	0005      	movs	r5, r0
   1b4dc:	4343      	muls	r3, r0
   1b4de:	0039      	movs	r1, r7
   1b4e0:	9804      	ldr	r0, [sp, #16]
   1b4e2:	4699      	mov	r9, r3
   1b4e4:	f7fe faf4 	bl	19ad0 <__aeabi_uidivmod>
   1b4e8:	0433      	lsls	r3, r6, #16
   1b4ea:	0409      	lsls	r1, r1, #16
   1b4ec:	0c1b      	lsrs	r3, r3, #16
   1b4ee:	430b      	orrs	r3, r1
   1b4f0:	4599      	cmp	r9, r3
   1b4f2:	d909      	bls.n	1b508 <__aeabi_ddiv+0x2a0>
   1b4f4:	4443      	add	r3, r8
   1b4f6:	1e6a      	subs	r2, r5, #1
   1b4f8:	4598      	cmp	r8, r3
   1b4fa:	d900      	bls.n	1b4fe <__aeabi_ddiv+0x296>
   1b4fc:	e11a      	b.n	1b734 <__aeabi_ddiv+0x4cc>
   1b4fe:	4599      	cmp	r9, r3
   1b500:	d800      	bhi.n	1b504 <__aeabi_ddiv+0x29c>
   1b502:	e117      	b.n	1b734 <__aeabi_ddiv+0x4cc>
   1b504:	3d02      	subs	r5, #2
   1b506:	4443      	add	r3, r8
   1b508:	464a      	mov	r2, r9
   1b50a:	1a9b      	subs	r3, r3, r2
   1b50c:	465a      	mov	r2, fp
   1b50e:	0412      	lsls	r2, r2, #16
   1b510:	432a      	orrs	r2, r5
   1b512:	9903      	ldr	r1, [sp, #12]
   1b514:	4693      	mov	fp, r2
   1b516:	0c10      	lsrs	r0, r2, #16
   1b518:	0c0a      	lsrs	r2, r1, #16
   1b51a:	4691      	mov	r9, r2
   1b51c:	0409      	lsls	r1, r1, #16
   1b51e:	465a      	mov	r2, fp
   1b520:	0c09      	lsrs	r1, r1, #16
   1b522:	464e      	mov	r6, r9
   1b524:	000d      	movs	r5, r1
   1b526:	0412      	lsls	r2, r2, #16
   1b528:	0c12      	lsrs	r2, r2, #16
   1b52a:	4345      	muls	r5, r0
   1b52c:	9105      	str	r1, [sp, #20]
   1b52e:	4351      	muls	r1, r2
   1b530:	4372      	muls	r2, r6
   1b532:	4370      	muls	r0, r6
   1b534:	1952      	adds	r2, r2, r5
   1b536:	0c0e      	lsrs	r6, r1, #16
   1b538:	18b2      	adds	r2, r6, r2
   1b53a:	4295      	cmp	r5, r2
   1b53c:	d903      	bls.n	1b546 <__aeabi_ddiv+0x2de>
   1b53e:	2580      	movs	r5, #128	; 0x80
   1b540:	026d      	lsls	r5, r5, #9
   1b542:	46ac      	mov	ip, r5
   1b544:	4460      	add	r0, ip
   1b546:	0c15      	lsrs	r5, r2, #16
   1b548:	0409      	lsls	r1, r1, #16
   1b54a:	0412      	lsls	r2, r2, #16
   1b54c:	0c09      	lsrs	r1, r1, #16
   1b54e:	1828      	adds	r0, r5, r0
   1b550:	1852      	adds	r2, r2, r1
   1b552:	4283      	cmp	r3, r0
   1b554:	d200      	bcs.n	1b558 <__aeabi_ddiv+0x2f0>
   1b556:	e0ce      	b.n	1b6f6 <__aeabi_ddiv+0x48e>
   1b558:	d100      	bne.n	1b55c <__aeabi_ddiv+0x2f4>
   1b55a:	e0c8      	b.n	1b6ee <__aeabi_ddiv+0x486>
   1b55c:	1a1d      	subs	r5, r3, r0
   1b55e:	4653      	mov	r3, sl
   1b560:	1a9e      	subs	r6, r3, r2
   1b562:	45b2      	cmp	sl, r6
   1b564:	4192      	sbcs	r2, r2
   1b566:	4252      	negs	r2, r2
   1b568:	1aab      	subs	r3, r5, r2
   1b56a:	469a      	mov	sl, r3
   1b56c:	4598      	cmp	r8, r3
   1b56e:	d100      	bne.n	1b572 <__aeabi_ddiv+0x30a>
   1b570:	e117      	b.n	1b7a2 <__aeabi_ddiv+0x53a>
   1b572:	0039      	movs	r1, r7
   1b574:	0018      	movs	r0, r3
   1b576:	f7fe fa25 	bl	199c4 <__udivsi3>
   1b57a:	9b01      	ldr	r3, [sp, #4]
   1b57c:	0005      	movs	r5, r0
   1b57e:	4343      	muls	r3, r0
   1b580:	0039      	movs	r1, r7
   1b582:	4650      	mov	r0, sl
   1b584:	9304      	str	r3, [sp, #16]
   1b586:	f7fe faa3 	bl	19ad0 <__aeabi_uidivmod>
   1b58a:	9804      	ldr	r0, [sp, #16]
   1b58c:	040b      	lsls	r3, r1, #16
   1b58e:	0c31      	lsrs	r1, r6, #16
   1b590:	4319      	orrs	r1, r3
   1b592:	4288      	cmp	r0, r1
   1b594:	d909      	bls.n	1b5aa <__aeabi_ddiv+0x342>
   1b596:	4441      	add	r1, r8
   1b598:	1e6b      	subs	r3, r5, #1
   1b59a:	4588      	cmp	r8, r1
   1b59c:	d900      	bls.n	1b5a0 <__aeabi_ddiv+0x338>
   1b59e:	e107      	b.n	1b7b0 <__aeabi_ddiv+0x548>
   1b5a0:	4288      	cmp	r0, r1
   1b5a2:	d800      	bhi.n	1b5a6 <__aeabi_ddiv+0x33e>
   1b5a4:	e104      	b.n	1b7b0 <__aeabi_ddiv+0x548>
   1b5a6:	3d02      	subs	r5, #2
   1b5a8:	4441      	add	r1, r8
   1b5aa:	9b04      	ldr	r3, [sp, #16]
   1b5ac:	1acb      	subs	r3, r1, r3
   1b5ae:	0018      	movs	r0, r3
   1b5b0:	0039      	movs	r1, r7
   1b5b2:	9304      	str	r3, [sp, #16]
   1b5b4:	f7fe fa06 	bl	199c4 <__udivsi3>
   1b5b8:	9b01      	ldr	r3, [sp, #4]
   1b5ba:	4682      	mov	sl, r0
   1b5bc:	4343      	muls	r3, r0
   1b5be:	0039      	movs	r1, r7
   1b5c0:	9804      	ldr	r0, [sp, #16]
   1b5c2:	9301      	str	r3, [sp, #4]
   1b5c4:	f7fe fa84 	bl	19ad0 <__aeabi_uidivmod>
   1b5c8:	9801      	ldr	r0, [sp, #4]
   1b5ca:	040b      	lsls	r3, r1, #16
   1b5cc:	0431      	lsls	r1, r6, #16
   1b5ce:	0c09      	lsrs	r1, r1, #16
   1b5d0:	4319      	orrs	r1, r3
   1b5d2:	4288      	cmp	r0, r1
   1b5d4:	d90d      	bls.n	1b5f2 <__aeabi_ddiv+0x38a>
   1b5d6:	4653      	mov	r3, sl
   1b5d8:	4441      	add	r1, r8
   1b5da:	3b01      	subs	r3, #1
   1b5dc:	4588      	cmp	r8, r1
   1b5de:	d900      	bls.n	1b5e2 <__aeabi_ddiv+0x37a>
   1b5e0:	e0e8      	b.n	1b7b4 <__aeabi_ddiv+0x54c>
   1b5e2:	4288      	cmp	r0, r1
   1b5e4:	d800      	bhi.n	1b5e8 <__aeabi_ddiv+0x380>
   1b5e6:	e0e5      	b.n	1b7b4 <__aeabi_ddiv+0x54c>
   1b5e8:	2302      	movs	r3, #2
   1b5ea:	425b      	negs	r3, r3
   1b5ec:	469c      	mov	ip, r3
   1b5ee:	4441      	add	r1, r8
   1b5f0:	44e2      	add	sl, ip
   1b5f2:	9b01      	ldr	r3, [sp, #4]
   1b5f4:	042d      	lsls	r5, r5, #16
   1b5f6:	1ace      	subs	r6, r1, r3
   1b5f8:	4651      	mov	r1, sl
   1b5fa:	4329      	orrs	r1, r5
   1b5fc:	9d05      	ldr	r5, [sp, #20]
   1b5fe:	464f      	mov	r7, r9
   1b600:	002a      	movs	r2, r5
   1b602:	040b      	lsls	r3, r1, #16
   1b604:	0c08      	lsrs	r0, r1, #16
   1b606:	0c1b      	lsrs	r3, r3, #16
   1b608:	435a      	muls	r2, r3
   1b60a:	4345      	muls	r5, r0
   1b60c:	437b      	muls	r3, r7
   1b60e:	4378      	muls	r0, r7
   1b610:	195b      	adds	r3, r3, r5
   1b612:	0c17      	lsrs	r7, r2, #16
   1b614:	18fb      	adds	r3, r7, r3
   1b616:	429d      	cmp	r5, r3
   1b618:	d903      	bls.n	1b622 <__aeabi_ddiv+0x3ba>
   1b61a:	2580      	movs	r5, #128	; 0x80
   1b61c:	026d      	lsls	r5, r5, #9
   1b61e:	46ac      	mov	ip, r5
   1b620:	4460      	add	r0, ip
   1b622:	0c1d      	lsrs	r5, r3, #16
   1b624:	0412      	lsls	r2, r2, #16
   1b626:	041b      	lsls	r3, r3, #16
   1b628:	0c12      	lsrs	r2, r2, #16
   1b62a:	1828      	adds	r0, r5, r0
   1b62c:	189b      	adds	r3, r3, r2
   1b62e:	4286      	cmp	r6, r0
   1b630:	d200      	bcs.n	1b634 <__aeabi_ddiv+0x3cc>
   1b632:	e093      	b.n	1b75c <__aeabi_ddiv+0x4f4>
   1b634:	d100      	bne.n	1b638 <__aeabi_ddiv+0x3d0>
   1b636:	e08e      	b.n	1b756 <__aeabi_ddiv+0x4ee>
   1b638:	2301      	movs	r3, #1
   1b63a:	4319      	orrs	r1, r3
   1b63c:	4ba0      	ldr	r3, [pc, #640]	; (1b8c0 <__aeabi_ddiv+0x658>)
   1b63e:	18e3      	adds	r3, r4, r3
   1b640:	2b00      	cmp	r3, #0
   1b642:	dc00      	bgt.n	1b646 <__aeabi_ddiv+0x3de>
   1b644:	e099      	b.n	1b77a <__aeabi_ddiv+0x512>
   1b646:	074a      	lsls	r2, r1, #29
   1b648:	d000      	beq.n	1b64c <__aeabi_ddiv+0x3e4>
   1b64a:	e09e      	b.n	1b78a <__aeabi_ddiv+0x522>
   1b64c:	465a      	mov	r2, fp
   1b64e:	01d2      	lsls	r2, r2, #7
   1b650:	d506      	bpl.n	1b660 <__aeabi_ddiv+0x3f8>
   1b652:	465a      	mov	r2, fp
   1b654:	4b9b      	ldr	r3, [pc, #620]	; (1b8c4 <__aeabi_ddiv+0x65c>)
   1b656:	401a      	ands	r2, r3
   1b658:	2380      	movs	r3, #128	; 0x80
   1b65a:	4693      	mov	fp, r2
   1b65c:	00db      	lsls	r3, r3, #3
   1b65e:	18e3      	adds	r3, r4, r3
   1b660:	4a99      	ldr	r2, [pc, #612]	; (1b8c8 <__aeabi_ddiv+0x660>)
   1b662:	4293      	cmp	r3, r2
   1b664:	dd68      	ble.n	1b738 <__aeabi_ddiv+0x4d0>
   1b666:	2301      	movs	r3, #1
   1b668:	9a02      	ldr	r2, [sp, #8]
   1b66a:	4c98      	ldr	r4, [pc, #608]	; (1b8cc <__aeabi_ddiv+0x664>)
   1b66c:	401a      	ands	r2, r3
   1b66e:	2300      	movs	r3, #0
   1b670:	4694      	mov	ip, r2
   1b672:	4698      	mov	r8, r3
   1b674:	2200      	movs	r2, #0
   1b676:	e6c5      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b678:	2280      	movs	r2, #128	; 0x80
   1b67a:	464b      	mov	r3, r9
   1b67c:	0312      	lsls	r2, r2, #12
   1b67e:	4213      	tst	r3, r2
   1b680:	d00a      	beq.n	1b698 <__aeabi_ddiv+0x430>
   1b682:	465b      	mov	r3, fp
   1b684:	4213      	tst	r3, r2
   1b686:	d106      	bne.n	1b696 <__aeabi_ddiv+0x42e>
   1b688:	431a      	orrs	r2, r3
   1b68a:	0312      	lsls	r2, r2, #12
   1b68c:	0b12      	lsrs	r2, r2, #12
   1b68e:	46ac      	mov	ip, r5
   1b690:	4688      	mov	r8, r1
   1b692:	4c8e      	ldr	r4, [pc, #568]	; (1b8cc <__aeabi_ddiv+0x664>)
   1b694:	e6b6      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b696:	464b      	mov	r3, r9
   1b698:	431a      	orrs	r2, r3
   1b69a:	0312      	lsls	r2, r2, #12
   1b69c:	0b12      	lsrs	r2, r2, #12
   1b69e:	46bc      	mov	ip, r7
   1b6a0:	4c8a      	ldr	r4, [pc, #552]	; (1b8cc <__aeabi_ddiv+0x664>)
   1b6a2:	e6af      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b6a4:	0003      	movs	r3, r0
   1b6a6:	465a      	mov	r2, fp
   1b6a8:	3b28      	subs	r3, #40	; 0x28
   1b6aa:	409a      	lsls	r2, r3
   1b6ac:	2300      	movs	r3, #0
   1b6ae:	4691      	mov	r9, r2
   1b6b0:	4698      	mov	r8, r3
   1b6b2:	e657      	b.n	1b364 <__aeabi_ddiv+0xfc>
   1b6b4:	4658      	mov	r0, fp
   1b6b6:	f001 f92b 	bl	1c910 <__clzsi2>
   1b6ba:	3020      	adds	r0, #32
   1b6bc:	e640      	b.n	1b340 <__aeabi_ddiv+0xd8>
   1b6be:	0003      	movs	r3, r0
   1b6c0:	4652      	mov	r2, sl
   1b6c2:	3b28      	subs	r3, #40	; 0x28
   1b6c4:	409a      	lsls	r2, r3
   1b6c6:	2100      	movs	r1, #0
   1b6c8:	4693      	mov	fp, r2
   1b6ca:	e677      	b.n	1b3bc <__aeabi_ddiv+0x154>
   1b6cc:	f001 f920 	bl	1c910 <__clzsi2>
   1b6d0:	3020      	adds	r0, #32
   1b6d2:	e65f      	b.n	1b394 <__aeabi_ddiv+0x12c>
   1b6d4:	4588      	cmp	r8, r1
   1b6d6:	d200      	bcs.n	1b6da <__aeabi_ddiv+0x472>
   1b6d8:	e6c7      	b.n	1b46a <__aeabi_ddiv+0x202>
   1b6da:	464b      	mov	r3, r9
   1b6dc:	07de      	lsls	r6, r3, #31
   1b6de:	085d      	lsrs	r5, r3, #1
   1b6e0:	4643      	mov	r3, r8
   1b6e2:	085b      	lsrs	r3, r3, #1
   1b6e4:	431e      	orrs	r6, r3
   1b6e6:	4643      	mov	r3, r8
   1b6e8:	07db      	lsls	r3, r3, #31
   1b6ea:	469a      	mov	sl, r3
   1b6ec:	e6c2      	b.n	1b474 <__aeabi_ddiv+0x20c>
   1b6ee:	2500      	movs	r5, #0
   1b6f0:	4592      	cmp	sl, r2
   1b6f2:	d300      	bcc.n	1b6f6 <__aeabi_ddiv+0x48e>
   1b6f4:	e733      	b.n	1b55e <__aeabi_ddiv+0x2f6>
   1b6f6:	9e03      	ldr	r6, [sp, #12]
   1b6f8:	4659      	mov	r1, fp
   1b6fa:	46b4      	mov	ip, r6
   1b6fc:	44e2      	add	sl, ip
   1b6fe:	45b2      	cmp	sl, r6
   1b700:	41ad      	sbcs	r5, r5
   1b702:	426d      	negs	r5, r5
   1b704:	4445      	add	r5, r8
   1b706:	18eb      	adds	r3, r5, r3
   1b708:	3901      	subs	r1, #1
   1b70a:	4598      	cmp	r8, r3
   1b70c:	d207      	bcs.n	1b71e <__aeabi_ddiv+0x4b6>
   1b70e:	4298      	cmp	r0, r3
   1b710:	d900      	bls.n	1b714 <__aeabi_ddiv+0x4ac>
   1b712:	e07f      	b.n	1b814 <__aeabi_ddiv+0x5ac>
   1b714:	d100      	bne.n	1b718 <__aeabi_ddiv+0x4b0>
   1b716:	e0bc      	b.n	1b892 <__aeabi_ddiv+0x62a>
   1b718:	1a1d      	subs	r5, r3, r0
   1b71a:	468b      	mov	fp, r1
   1b71c:	e71f      	b.n	1b55e <__aeabi_ddiv+0x2f6>
   1b71e:	4598      	cmp	r8, r3
   1b720:	d1fa      	bne.n	1b718 <__aeabi_ddiv+0x4b0>
   1b722:	9d03      	ldr	r5, [sp, #12]
   1b724:	4555      	cmp	r5, sl
   1b726:	d9f2      	bls.n	1b70e <__aeabi_ddiv+0x4a6>
   1b728:	4643      	mov	r3, r8
   1b72a:	468b      	mov	fp, r1
   1b72c:	1a1d      	subs	r5, r3, r0
   1b72e:	e716      	b.n	1b55e <__aeabi_ddiv+0x2f6>
   1b730:	469b      	mov	fp, r3
   1b732:	e6ca      	b.n	1b4ca <__aeabi_ddiv+0x262>
   1b734:	0015      	movs	r5, r2
   1b736:	e6e7      	b.n	1b508 <__aeabi_ddiv+0x2a0>
   1b738:	465a      	mov	r2, fp
   1b73a:	08c9      	lsrs	r1, r1, #3
   1b73c:	0752      	lsls	r2, r2, #29
   1b73e:	430a      	orrs	r2, r1
   1b740:	055b      	lsls	r3, r3, #21
   1b742:	4690      	mov	r8, r2
   1b744:	0d5c      	lsrs	r4, r3, #21
   1b746:	465a      	mov	r2, fp
   1b748:	2301      	movs	r3, #1
   1b74a:	9902      	ldr	r1, [sp, #8]
   1b74c:	0252      	lsls	r2, r2, #9
   1b74e:	4019      	ands	r1, r3
   1b750:	0b12      	lsrs	r2, r2, #12
   1b752:	468c      	mov	ip, r1
   1b754:	e656      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b756:	2b00      	cmp	r3, #0
   1b758:	d100      	bne.n	1b75c <__aeabi_ddiv+0x4f4>
   1b75a:	e76f      	b.n	1b63c <__aeabi_ddiv+0x3d4>
   1b75c:	4446      	add	r6, r8
   1b75e:	1e4a      	subs	r2, r1, #1
   1b760:	45b0      	cmp	r8, r6
   1b762:	d929      	bls.n	1b7b8 <__aeabi_ddiv+0x550>
   1b764:	0011      	movs	r1, r2
   1b766:	4286      	cmp	r6, r0
   1b768:	d000      	beq.n	1b76c <__aeabi_ddiv+0x504>
   1b76a:	e765      	b.n	1b638 <__aeabi_ddiv+0x3d0>
   1b76c:	9a03      	ldr	r2, [sp, #12]
   1b76e:	4293      	cmp	r3, r2
   1b770:	d000      	beq.n	1b774 <__aeabi_ddiv+0x50c>
   1b772:	e761      	b.n	1b638 <__aeabi_ddiv+0x3d0>
   1b774:	e762      	b.n	1b63c <__aeabi_ddiv+0x3d4>
   1b776:	2101      	movs	r1, #1
   1b778:	4249      	negs	r1, r1
   1b77a:	2001      	movs	r0, #1
   1b77c:	1ac2      	subs	r2, r0, r3
   1b77e:	2a38      	cmp	r2, #56	; 0x38
   1b780:	dd21      	ble.n	1b7c6 <__aeabi_ddiv+0x55e>
   1b782:	9b02      	ldr	r3, [sp, #8]
   1b784:	4003      	ands	r3, r0
   1b786:	469c      	mov	ip, r3
   1b788:	e638      	b.n	1b3fc <__aeabi_ddiv+0x194>
   1b78a:	220f      	movs	r2, #15
   1b78c:	400a      	ands	r2, r1
   1b78e:	2a04      	cmp	r2, #4
   1b790:	d100      	bne.n	1b794 <__aeabi_ddiv+0x52c>
   1b792:	e75b      	b.n	1b64c <__aeabi_ddiv+0x3e4>
   1b794:	000a      	movs	r2, r1
   1b796:	1d11      	adds	r1, r2, #4
   1b798:	4291      	cmp	r1, r2
   1b79a:	4192      	sbcs	r2, r2
   1b79c:	4252      	negs	r2, r2
   1b79e:	4493      	add	fp, r2
   1b7a0:	e754      	b.n	1b64c <__aeabi_ddiv+0x3e4>
   1b7a2:	4b47      	ldr	r3, [pc, #284]	; (1b8c0 <__aeabi_ddiv+0x658>)
   1b7a4:	18e3      	adds	r3, r4, r3
   1b7a6:	2b00      	cmp	r3, #0
   1b7a8:	dde5      	ble.n	1b776 <__aeabi_ddiv+0x50e>
   1b7aa:	2201      	movs	r2, #1
   1b7ac:	4252      	negs	r2, r2
   1b7ae:	e7f2      	b.n	1b796 <__aeabi_ddiv+0x52e>
   1b7b0:	001d      	movs	r5, r3
   1b7b2:	e6fa      	b.n	1b5aa <__aeabi_ddiv+0x342>
   1b7b4:	469a      	mov	sl, r3
   1b7b6:	e71c      	b.n	1b5f2 <__aeabi_ddiv+0x38a>
   1b7b8:	42b0      	cmp	r0, r6
   1b7ba:	d839      	bhi.n	1b830 <__aeabi_ddiv+0x5c8>
   1b7bc:	d06e      	beq.n	1b89c <__aeabi_ddiv+0x634>
   1b7be:	0011      	movs	r1, r2
   1b7c0:	e73a      	b.n	1b638 <__aeabi_ddiv+0x3d0>
   1b7c2:	9302      	str	r3, [sp, #8]
   1b7c4:	e73a      	b.n	1b63c <__aeabi_ddiv+0x3d4>
   1b7c6:	2a1f      	cmp	r2, #31
   1b7c8:	dc3c      	bgt.n	1b844 <__aeabi_ddiv+0x5dc>
   1b7ca:	2320      	movs	r3, #32
   1b7cc:	1a9b      	subs	r3, r3, r2
   1b7ce:	000c      	movs	r4, r1
   1b7d0:	4658      	mov	r0, fp
   1b7d2:	4099      	lsls	r1, r3
   1b7d4:	4098      	lsls	r0, r3
   1b7d6:	1e4b      	subs	r3, r1, #1
   1b7d8:	4199      	sbcs	r1, r3
   1b7da:	465b      	mov	r3, fp
   1b7dc:	40d4      	lsrs	r4, r2
   1b7de:	40d3      	lsrs	r3, r2
   1b7e0:	4320      	orrs	r0, r4
   1b7e2:	4308      	orrs	r0, r1
   1b7e4:	001a      	movs	r2, r3
   1b7e6:	0743      	lsls	r3, r0, #29
   1b7e8:	d009      	beq.n	1b7fe <__aeabi_ddiv+0x596>
   1b7ea:	230f      	movs	r3, #15
   1b7ec:	4003      	ands	r3, r0
   1b7ee:	2b04      	cmp	r3, #4
   1b7f0:	d005      	beq.n	1b7fe <__aeabi_ddiv+0x596>
   1b7f2:	0001      	movs	r1, r0
   1b7f4:	1d08      	adds	r0, r1, #4
   1b7f6:	4288      	cmp	r0, r1
   1b7f8:	419b      	sbcs	r3, r3
   1b7fa:	425b      	negs	r3, r3
   1b7fc:	18d2      	adds	r2, r2, r3
   1b7fe:	0213      	lsls	r3, r2, #8
   1b800:	d53a      	bpl.n	1b878 <__aeabi_ddiv+0x610>
   1b802:	2301      	movs	r3, #1
   1b804:	9a02      	ldr	r2, [sp, #8]
   1b806:	2401      	movs	r4, #1
   1b808:	401a      	ands	r2, r3
   1b80a:	2300      	movs	r3, #0
   1b80c:	4694      	mov	ip, r2
   1b80e:	4698      	mov	r8, r3
   1b810:	2200      	movs	r2, #0
   1b812:	e5f7      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b814:	2102      	movs	r1, #2
   1b816:	4249      	negs	r1, r1
   1b818:	468c      	mov	ip, r1
   1b81a:	9d03      	ldr	r5, [sp, #12]
   1b81c:	44e3      	add	fp, ip
   1b81e:	46ac      	mov	ip, r5
   1b820:	44e2      	add	sl, ip
   1b822:	45aa      	cmp	sl, r5
   1b824:	41ad      	sbcs	r5, r5
   1b826:	426d      	negs	r5, r5
   1b828:	4445      	add	r5, r8
   1b82a:	18ed      	adds	r5, r5, r3
   1b82c:	1a2d      	subs	r5, r5, r0
   1b82e:	e696      	b.n	1b55e <__aeabi_ddiv+0x2f6>
   1b830:	1e8a      	subs	r2, r1, #2
   1b832:	9903      	ldr	r1, [sp, #12]
   1b834:	004d      	lsls	r5, r1, #1
   1b836:	428d      	cmp	r5, r1
   1b838:	4189      	sbcs	r1, r1
   1b83a:	4249      	negs	r1, r1
   1b83c:	4441      	add	r1, r8
   1b83e:	1876      	adds	r6, r6, r1
   1b840:	9503      	str	r5, [sp, #12]
   1b842:	e78f      	b.n	1b764 <__aeabi_ddiv+0x4fc>
   1b844:	201f      	movs	r0, #31
   1b846:	4240      	negs	r0, r0
   1b848:	1ac3      	subs	r3, r0, r3
   1b84a:	4658      	mov	r0, fp
   1b84c:	40d8      	lsrs	r0, r3
   1b84e:	0003      	movs	r3, r0
   1b850:	2a20      	cmp	r2, #32
   1b852:	d028      	beq.n	1b8a6 <__aeabi_ddiv+0x63e>
   1b854:	2040      	movs	r0, #64	; 0x40
   1b856:	465d      	mov	r5, fp
   1b858:	1a82      	subs	r2, r0, r2
   1b85a:	4095      	lsls	r5, r2
   1b85c:	4329      	orrs	r1, r5
   1b85e:	1e4a      	subs	r2, r1, #1
   1b860:	4191      	sbcs	r1, r2
   1b862:	4319      	orrs	r1, r3
   1b864:	2307      	movs	r3, #7
   1b866:	2200      	movs	r2, #0
   1b868:	400b      	ands	r3, r1
   1b86a:	d009      	beq.n	1b880 <__aeabi_ddiv+0x618>
   1b86c:	230f      	movs	r3, #15
   1b86e:	2200      	movs	r2, #0
   1b870:	400b      	ands	r3, r1
   1b872:	0008      	movs	r0, r1
   1b874:	2b04      	cmp	r3, #4
   1b876:	d1bd      	bne.n	1b7f4 <__aeabi_ddiv+0x58c>
   1b878:	0001      	movs	r1, r0
   1b87a:	0753      	lsls	r3, r2, #29
   1b87c:	0252      	lsls	r2, r2, #9
   1b87e:	0b12      	lsrs	r2, r2, #12
   1b880:	08c9      	lsrs	r1, r1, #3
   1b882:	4319      	orrs	r1, r3
   1b884:	2301      	movs	r3, #1
   1b886:	4688      	mov	r8, r1
   1b888:	9902      	ldr	r1, [sp, #8]
   1b88a:	2400      	movs	r4, #0
   1b88c:	4019      	ands	r1, r3
   1b88e:	468c      	mov	ip, r1
   1b890:	e5b8      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b892:	4552      	cmp	r2, sl
   1b894:	d8be      	bhi.n	1b814 <__aeabi_ddiv+0x5ac>
   1b896:	468b      	mov	fp, r1
   1b898:	2500      	movs	r5, #0
   1b89a:	e660      	b.n	1b55e <__aeabi_ddiv+0x2f6>
   1b89c:	9d03      	ldr	r5, [sp, #12]
   1b89e:	429d      	cmp	r5, r3
   1b8a0:	d3c6      	bcc.n	1b830 <__aeabi_ddiv+0x5c8>
   1b8a2:	0011      	movs	r1, r2
   1b8a4:	e762      	b.n	1b76c <__aeabi_ddiv+0x504>
   1b8a6:	2500      	movs	r5, #0
   1b8a8:	e7d8      	b.n	1b85c <__aeabi_ddiv+0x5f4>
   1b8aa:	2280      	movs	r2, #128	; 0x80
   1b8ac:	465b      	mov	r3, fp
   1b8ae:	0312      	lsls	r2, r2, #12
   1b8b0:	431a      	orrs	r2, r3
   1b8b2:	9b01      	ldr	r3, [sp, #4]
   1b8b4:	0312      	lsls	r2, r2, #12
   1b8b6:	0b12      	lsrs	r2, r2, #12
   1b8b8:	469c      	mov	ip, r3
   1b8ba:	4688      	mov	r8, r1
   1b8bc:	4c03      	ldr	r4, [pc, #12]	; (1b8cc <__aeabi_ddiv+0x664>)
   1b8be:	e5a1      	b.n	1b404 <__aeabi_ddiv+0x19c>
   1b8c0:	000003ff 	.word	0x000003ff
   1b8c4:	feffffff 	.word	0xfeffffff
   1b8c8:	000007fe 	.word	0x000007fe
   1b8cc:	000007ff 	.word	0x000007ff

0001b8d0 <__eqdf2>:
   1b8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b8d2:	464f      	mov	r7, r9
   1b8d4:	4646      	mov	r6, r8
   1b8d6:	46d6      	mov	lr, sl
   1b8d8:	005c      	lsls	r4, r3, #1
   1b8da:	b5c0      	push	{r6, r7, lr}
   1b8dc:	031f      	lsls	r7, r3, #12
   1b8de:	0fdb      	lsrs	r3, r3, #31
   1b8e0:	469a      	mov	sl, r3
   1b8e2:	4b17      	ldr	r3, [pc, #92]	; (1b940 <__eqdf2+0x70>)
   1b8e4:	030e      	lsls	r6, r1, #12
   1b8e6:	004d      	lsls	r5, r1, #1
   1b8e8:	4684      	mov	ip, r0
   1b8ea:	4680      	mov	r8, r0
   1b8ec:	0b36      	lsrs	r6, r6, #12
   1b8ee:	0d6d      	lsrs	r5, r5, #21
   1b8f0:	0fc9      	lsrs	r1, r1, #31
   1b8f2:	4691      	mov	r9, r2
   1b8f4:	0b3f      	lsrs	r7, r7, #12
   1b8f6:	0d64      	lsrs	r4, r4, #21
   1b8f8:	2001      	movs	r0, #1
   1b8fa:	429d      	cmp	r5, r3
   1b8fc:	d008      	beq.n	1b910 <__eqdf2+0x40>
   1b8fe:	429c      	cmp	r4, r3
   1b900:	d001      	beq.n	1b906 <__eqdf2+0x36>
   1b902:	42a5      	cmp	r5, r4
   1b904:	d00b      	beq.n	1b91e <__eqdf2+0x4e>
   1b906:	bc1c      	pop	{r2, r3, r4}
   1b908:	4690      	mov	r8, r2
   1b90a:	4699      	mov	r9, r3
   1b90c:	46a2      	mov	sl, r4
   1b90e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b910:	4663      	mov	r3, ip
   1b912:	4333      	orrs	r3, r6
   1b914:	d1f7      	bne.n	1b906 <__eqdf2+0x36>
   1b916:	42ac      	cmp	r4, r5
   1b918:	d1f5      	bne.n	1b906 <__eqdf2+0x36>
   1b91a:	433a      	orrs	r2, r7
   1b91c:	d1f3      	bne.n	1b906 <__eqdf2+0x36>
   1b91e:	2001      	movs	r0, #1
   1b920:	42be      	cmp	r6, r7
   1b922:	d1f0      	bne.n	1b906 <__eqdf2+0x36>
   1b924:	45c8      	cmp	r8, r9
   1b926:	d1ee      	bne.n	1b906 <__eqdf2+0x36>
   1b928:	4551      	cmp	r1, sl
   1b92a:	d007      	beq.n	1b93c <__eqdf2+0x6c>
   1b92c:	2d00      	cmp	r5, #0
   1b92e:	d1ea      	bne.n	1b906 <__eqdf2+0x36>
   1b930:	4663      	mov	r3, ip
   1b932:	431e      	orrs	r6, r3
   1b934:	0030      	movs	r0, r6
   1b936:	1e46      	subs	r6, r0, #1
   1b938:	41b0      	sbcs	r0, r6
   1b93a:	e7e4      	b.n	1b906 <__eqdf2+0x36>
   1b93c:	2000      	movs	r0, #0
   1b93e:	e7e2      	b.n	1b906 <__eqdf2+0x36>
   1b940:	000007ff 	.word	0x000007ff

0001b944 <__gedf2>:
   1b944:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b946:	4645      	mov	r5, r8
   1b948:	46de      	mov	lr, fp
   1b94a:	4657      	mov	r7, sl
   1b94c:	464e      	mov	r6, r9
   1b94e:	b5e0      	push	{r5, r6, r7, lr}
   1b950:	031f      	lsls	r7, r3, #12
   1b952:	0b3d      	lsrs	r5, r7, #12
   1b954:	4f2c      	ldr	r7, [pc, #176]	; (1ba08 <__gedf2+0xc4>)
   1b956:	030e      	lsls	r6, r1, #12
   1b958:	004c      	lsls	r4, r1, #1
   1b95a:	46ab      	mov	fp, r5
   1b95c:	005d      	lsls	r5, r3, #1
   1b95e:	4684      	mov	ip, r0
   1b960:	0b36      	lsrs	r6, r6, #12
   1b962:	0d64      	lsrs	r4, r4, #21
   1b964:	0fc9      	lsrs	r1, r1, #31
   1b966:	4690      	mov	r8, r2
   1b968:	0d6d      	lsrs	r5, r5, #21
   1b96a:	0fdb      	lsrs	r3, r3, #31
   1b96c:	42bc      	cmp	r4, r7
   1b96e:	d02a      	beq.n	1b9c6 <__gedf2+0x82>
   1b970:	4f25      	ldr	r7, [pc, #148]	; (1ba08 <__gedf2+0xc4>)
   1b972:	42bd      	cmp	r5, r7
   1b974:	d02d      	beq.n	1b9d2 <__gedf2+0x8e>
   1b976:	2c00      	cmp	r4, #0
   1b978:	d10f      	bne.n	1b99a <__gedf2+0x56>
   1b97a:	4330      	orrs	r0, r6
   1b97c:	0007      	movs	r7, r0
   1b97e:	4681      	mov	r9, r0
   1b980:	4278      	negs	r0, r7
   1b982:	4178      	adcs	r0, r7
   1b984:	b2c0      	uxtb	r0, r0
   1b986:	2d00      	cmp	r5, #0
   1b988:	d117      	bne.n	1b9ba <__gedf2+0x76>
   1b98a:	465f      	mov	r7, fp
   1b98c:	433a      	orrs	r2, r7
   1b98e:	d114      	bne.n	1b9ba <__gedf2+0x76>
   1b990:	464b      	mov	r3, r9
   1b992:	2000      	movs	r0, #0
   1b994:	2b00      	cmp	r3, #0
   1b996:	d00a      	beq.n	1b9ae <__gedf2+0x6a>
   1b998:	e006      	b.n	1b9a8 <__gedf2+0x64>
   1b99a:	2d00      	cmp	r5, #0
   1b99c:	d102      	bne.n	1b9a4 <__gedf2+0x60>
   1b99e:	4658      	mov	r0, fp
   1b9a0:	4302      	orrs	r2, r0
   1b9a2:	d001      	beq.n	1b9a8 <__gedf2+0x64>
   1b9a4:	4299      	cmp	r1, r3
   1b9a6:	d018      	beq.n	1b9da <__gedf2+0x96>
   1b9a8:	4248      	negs	r0, r1
   1b9aa:	2101      	movs	r1, #1
   1b9ac:	4308      	orrs	r0, r1
   1b9ae:	bc3c      	pop	{r2, r3, r4, r5}
   1b9b0:	4690      	mov	r8, r2
   1b9b2:	4699      	mov	r9, r3
   1b9b4:	46a2      	mov	sl, r4
   1b9b6:	46ab      	mov	fp, r5
   1b9b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b9ba:	2800      	cmp	r0, #0
   1b9bc:	d0f2      	beq.n	1b9a4 <__gedf2+0x60>
   1b9be:	2001      	movs	r0, #1
   1b9c0:	3b01      	subs	r3, #1
   1b9c2:	4318      	orrs	r0, r3
   1b9c4:	e7f3      	b.n	1b9ae <__gedf2+0x6a>
   1b9c6:	0037      	movs	r7, r6
   1b9c8:	4307      	orrs	r7, r0
   1b9ca:	d0d1      	beq.n	1b970 <__gedf2+0x2c>
   1b9cc:	2002      	movs	r0, #2
   1b9ce:	4240      	negs	r0, r0
   1b9d0:	e7ed      	b.n	1b9ae <__gedf2+0x6a>
   1b9d2:	465f      	mov	r7, fp
   1b9d4:	4317      	orrs	r7, r2
   1b9d6:	d0ce      	beq.n	1b976 <__gedf2+0x32>
   1b9d8:	e7f8      	b.n	1b9cc <__gedf2+0x88>
   1b9da:	42ac      	cmp	r4, r5
   1b9dc:	dce4      	bgt.n	1b9a8 <__gedf2+0x64>
   1b9de:	da03      	bge.n	1b9e8 <__gedf2+0xa4>
   1b9e0:	1e48      	subs	r0, r1, #1
   1b9e2:	2101      	movs	r1, #1
   1b9e4:	4308      	orrs	r0, r1
   1b9e6:	e7e2      	b.n	1b9ae <__gedf2+0x6a>
   1b9e8:	455e      	cmp	r6, fp
   1b9ea:	d8dd      	bhi.n	1b9a8 <__gedf2+0x64>
   1b9ec:	d006      	beq.n	1b9fc <__gedf2+0xb8>
   1b9ee:	2000      	movs	r0, #0
   1b9f0:	455e      	cmp	r6, fp
   1b9f2:	d2dc      	bcs.n	1b9ae <__gedf2+0x6a>
   1b9f4:	2301      	movs	r3, #1
   1b9f6:	1e48      	subs	r0, r1, #1
   1b9f8:	4318      	orrs	r0, r3
   1b9fa:	e7d8      	b.n	1b9ae <__gedf2+0x6a>
   1b9fc:	45c4      	cmp	ip, r8
   1b9fe:	d8d3      	bhi.n	1b9a8 <__gedf2+0x64>
   1ba00:	2000      	movs	r0, #0
   1ba02:	45c4      	cmp	ip, r8
   1ba04:	d3f6      	bcc.n	1b9f4 <__gedf2+0xb0>
   1ba06:	e7d2      	b.n	1b9ae <__gedf2+0x6a>
   1ba08:	000007ff 	.word	0x000007ff

0001ba0c <__ledf2>:
   1ba0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ba0e:	464e      	mov	r6, r9
   1ba10:	4645      	mov	r5, r8
   1ba12:	46de      	mov	lr, fp
   1ba14:	4657      	mov	r7, sl
   1ba16:	005c      	lsls	r4, r3, #1
   1ba18:	b5e0      	push	{r5, r6, r7, lr}
   1ba1a:	031f      	lsls	r7, r3, #12
   1ba1c:	0fdb      	lsrs	r3, r3, #31
   1ba1e:	4699      	mov	r9, r3
   1ba20:	4b2a      	ldr	r3, [pc, #168]	; (1bacc <__ledf2+0xc0>)
   1ba22:	030e      	lsls	r6, r1, #12
   1ba24:	004d      	lsls	r5, r1, #1
   1ba26:	0fc9      	lsrs	r1, r1, #31
   1ba28:	4684      	mov	ip, r0
   1ba2a:	0b36      	lsrs	r6, r6, #12
   1ba2c:	0d6d      	lsrs	r5, r5, #21
   1ba2e:	468b      	mov	fp, r1
   1ba30:	4690      	mov	r8, r2
   1ba32:	0b3f      	lsrs	r7, r7, #12
   1ba34:	0d64      	lsrs	r4, r4, #21
   1ba36:	429d      	cmp	r5, r3
   1ba38:	d020      	beq.n	1ba7c <__ledf2+0x70>
   1ba3a:	4b24      	ldr	r3, [pc, #144]	; (1bacc <__ledf2+0xc0>)
   1ba3c:	429c      	cmp	r4, r3
   1ba3e:	d022      	beq.n	1ba86 <__ledf2+0x7a>
   1ba40:	2d00      	cmp	r5, #0
   1ba42:	d112      	bne.n	1ba6a <__ledf2+0x5e>
   1ba44:	4330      	orrs	r0, r6
   1ba46:	4243      	negs	r3, r0
   1ba48:	4143      	adcs	r3, r0
   1ba4a:	b2db      	uxtb	r3, r3
   1ba4c:	2c00      	cmp	r4, #0
   1ba4e:	d01f      	beq.n	1ba90 <__ledf2+0x84>
   1ba50:	2b00      	cmp	r3, #0
   1ba52:	d00c      	beq.n	1ba6e <__ledf2+0x62>
   1ba54:	464b      	mov	r3, r9
   1ba56:	2001      	movs	r0, #1
   1ba58:	3b01      	subs	r3, #1
   1ba5a:	4303      	orrs	r3, r0
   1ba5c:	0018      	movs	r0, r3
   1ba5e:	bc3c      	pop	{r2, r3, r4, r5}
   1ba60:	4690      	mov	r8, r2
   1ba62:	4699      	mov	r9, r3
   1ba64:	46a2      	mov	sl, r4
   1ba66:	46ab      	mov	fp, r5
   1ba68:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1ba6a:	2c00      	cmp	r4, #0
   1ba6c:	d016      	beq.n	1ba9c <__ledf2+0x90>
   1ba6e:	45cb      	cmp	fp, r9
   1ba70:	d017      	beq.n	1baa2 <__ledf2+0x96>
   1ba72:	465b      	mov	r3, fp
   1ba74:	4259      	negs	r1, r3
   1ba76:	2301      	movs	r3, #1
   1ba78:	430b      	orrs	r3, r1
   1ba7a:	e7ef      	b.n	1ba5c <__ledf2+0x50>
   1ba7c:	0031      	movs	r1, r6
   1ba7e:	2302      	movs	r3, #2
   1ba80:	4301      	orrs	r1, r0
   1ba82:	d1eb      	bne.n	1ba5c <__ledf2+0x50>
   1ba84:	e7d9      	b.n	1ba3a <__ledf2+0x2e>
   1ba86:	0039      	movs	r1, r7
   1ba88:	2302      	movs	r3, #2
   1ba8a:	4311      	orrs	r1, r2
   1ba8c:	d1e6      	bne.n	1ba5c <__ledf2+0x50>
   1ba8e:	e7d7      	b.n	1ba40 <__ledf2+0x34>
   1ba90:	433a      	orrs	r2, r7
   1ba92:	d1dd      	bne.n	1ba50 <__ledf2+0x44>
   1ba94:	2300      	movs	r3, #0
   1ba96:	2800      	cmp	r0, #0
   1ba98:	d0e0      	beq.n	1ba5c <__ledf2+0x50>
   1ba9a:	e7ea      	b.n	1ba72 <__ledf2+0x66>
   1ba9c:	433a      	orrs	r2, r7
   1ba9e:	d1e6      	bne.n	1ba6e <__ledf2+0x62>
   1baa0:	e7e7      	b.n	1ba72 <__ledf2+0x66>
   1baa2:	42a5      	cmp	r5, r4
   1baa4:	dce5      	bgt.n	1ba72 <__ledf2+0x66>
   1baa6:	db05      	blt.n	1bab4 <__ledf2+0xa8>
   1baa8:	42be      	cmp	r6, r7
   1baaa:	d8e2      	bhi.n	1ba72 <__ledf2+0x66>
   1baac:	d007      	beq.n	1babe <__ledf2+0xb2>
   1baae:	2300      	movs	r3, #0
   1bab0:	42be      	cmp	r6, r7
   1bab2:	d2d3      	bcs.n	1ba5c <__ledf2+0x50>
   1bab4:	4659      	mov	r1, fp
   1bab6:	2301      	movs	r3, #1
   1bab8:	3901      	subs	r1, #1
   1baba:	430b      	orrs	r3, r1
   1babc:	e7ce      	b.n	1ba5c <__ledf2+0x50>
   1babe:	45c4      	cmp	ip, r8
   1bac0:	d8d7      	bhi.n	1ba72 <__ledf2+0x66>
   1bac2:	2300      	movs	r3, #0
   1bac4:	45c4      	cmp	ip, r8
   1bac6:	d3f5      	bcc.n	1bab4 <__ledf2+0xa8>
   1bac8:	e7c8      	b.n	1ba5c <__ledf2+0x50>
   1baca:	46c0      	nop			; (mov r8, r8)
   1bacc:	000007ff 	.word	0x000007ff

0001bad0 <__aeabi_dmul>:
   1bad0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bad2:	4657      	mov	r7, sl
   1bad4:	4645      	mov	r5, r8
   1bad6:	46de      	mov	lr, fp
   1bad8:	464e      	mov	r6, r9
   1bada:	b5e0      	push	{r5, r6, r7, lr}
   1badc:	030c      	lsls	r4, r1, #12
   1bade:	4698      	mov	r8, r3
   1bae0:	004e      	lsls	r6, r1, #1
   1bae2:	0b23      	lsrs	r3, r4, #12
   1bae4:	b087      	sub	sp, #28
   1bae6:	0007      	movs	r7, r0
   1bae8:	4692      	mov	sl, r2
   1baea:	469b      	mov	fp, r3
   1baec:	0d76      	lsrs	r6, r6, #21
   1baee:	0fcd      	lsrs	r5, r1, #31
   1baf0:	2e00      	cmp	r6, #0
   1baf2:	d06b      	beq.n	1bbcc <__aeabi_dmul+0xfc>
   1baf4:	4b6d      	ldr	r3, [pc, #436]	; (1bcac <__aeabi_dmul+0x1dc>)
   1baf6:	429e      	cmp	r6, r3
   1baf8:	d035      	beq.n	1bb66 <__aeabi_dmul+0x96>
   1bafa:	2480      	movs	r4, #128	; 0x80
   1bafc:	465b      	mov	r3, fp
   1bafe:	0f42      	lsrs	r2, r0, #29
   1bb00:	0424      	lsls	r4, r4, #16
   1bb02:	00db      	lsls	r3, r3, #3
   1bb04:	4314      	orrs	r4, r2
   1bb06:	431c      	orrs	r4, r3
   1bb08:	00c3      	lsls	r3, r0, #3
   1bb0a:	4699      	mov	r9, r3
   1bb0c:	4b68      	ldr	r3, [pc, #416]	; (1bcb0 <__aeabi_dmul+0x1e0>)
   1bb0e:	46a3      	mov	fp, r4
   1bb10:	469c      	mov	ip, r3
   1bb12:	2300      	movs	r3, #0
   1bb14:	2700      	movs	r7, #0
   1bb16:	4466      	add	r6, ip
   1bb18:	9302      	str	r3, [sp, #8]
   1bb1a:	4643      	mov	r3, r8
   1bb1c:	031c      	lsls	r4, r3, #12
   1bb1e:	005a      	lsls	r2, r3, #1
   1bb20:	0fdb      	lsrs	r3, r3, #31
   1bb22:	4650      	mov	r0, sl
   1bb24:	0b24      	lsrs	r4, r4, #12
   1bb26:	0d52      	lsrs	r2, r2, #21
   1bb28:	4698      	mov	r8, r3
   1bb2a:	d100      	bne.n	1bb2e <__aeabi_dmul+0x5e>
   1bb2c:	e076      	b.n	1bc1c <__aeabi_dmul+0x14c>
   1bb2e:	4b5f      	ldr	r3, [pc, #380]	; (1bcac <__aeabi_dmul+0x1dc>)
   1bb30:	429a      	cmp	r2, r3
   1bb32:	d06d      	beq.n	1bc10 <__aeabi_dmul+0x140>
   1bb34:	2380      	movs	r3, #128	; 0x80
   1bb36:	0f41      	lsrs	r1, r0, #29
   1bb38:	041b      	lsls	r3, r3, #16
   1bb3a:	430b      	orrs	r3, r1
   1bb3c:	495c      	ldr	r1, [pc, #368]	; (1bcb0 <__aeabi_dmul+0x1e0>)
   1bb3e:	00e4      	lsls	r4, r4, #3
   1bb40:	468c      	mov	ip, r1
   1bb42:	431c      	orrs	r4, r3
   1bb44:	00c3      	lsls	r3, r0, #3
   1bb46:	2000      	movs	r0, #0
   1bb48:	4462      	add	r2, ip
   1bb4a:	4641      	mov	r1, r8
   1bb4c:	18b6      	adds	r6, r6, r2
   1bb4e:	4069      	eors	r1, r5
   1bb50:	1c72      	adds	r2, r6, #1
   1bb52:	9101      	str	r1, [sp, #4]
   1bb54:	4694      	mov	ip, r2
   1bb56:	4307      	orrs	r7, r0
   1bb58:	2f0f      	cmp	r7, #15
   1bb5a:	d900      	bls.n	1bb5e <__aeabi_dmul+0x8e>
   1bb5c:	e0b0      	b.n	1bcc0 <__aeabi_dmul+0x1f0>
   1bb5e:	4a55      	ldr	r2, [pc, #340]	; (1bcb4 <__aeabi_dmul+0x1e4>)
   1bb60:	00bf      	lsls	r7, r7, #2
   1bb62:	59d2      	ldr	r2, [r2, r7]
   1bb64:	4697      	mov	pc, r2
   1bb66:	465b      	mov	r3, fp
   1bb68:	4303      	orrs	r3, r0
   1bb6a:	4699      	mov	r9, r3
   1bb6c:	d000      	beq.n	1bb70 <__aeabi_dmul+0xa0>
   1bb6e:	e087      	b.n	1bc80 <__aeabi_dmul+0x1b0>
   1bb70:	2300      	movs	r3, #0
   1bb72:	469b      	mov	fp, r3
   1bb74:	3302      	adds	r3, #2
   1bb76:	2708      	movs	r7, #8
   1bb78:	9302      	str	r3, [sp, #8]
   1bb7a:	e7ce      	b.n	1bb1a <__aeabi_dmul+0x4a>
   1bb7c:	4642      	mov	r2, r8
   1bb7e:	9201      	str	r2, [sp, #4]
   1bb80:	2802      	cmp	r0, #2
   1bb82:	d067      	beq.n	1bc54 <__aeabi_dmul+0x184>
   1bb84:	2803      	cmp	r0, #3
   1bb86:	d100      	bne.n	1bb8a <__aeabi_dmul+0xba>
   1bb88:	e20e      	b.n	1bfa8 <__aeabi_dmul+0x4d8>
   1bb8a:	2801      	cmp	r0, #1
   1bb8c:	d000      	beq.n	1bb90 <__aeabi_dmul+0xc0>
   1bb8e:	e162      	b.n	1be56 <__aeabi_dmul+0x386>
   1bb90:	2300      	movs	r3, #0
   1bb92:	2400      	movs	r4, #0
   1bb94:	2200      	movs	r2, #0
   1bb96:	4699      	mov	r9, r3
   1bb98:	9901      	ldr	r1, [sp, #4]
   1bb9a:	4001      	ands	r1, r0
   1bb9c:	b2cd      	uxtb	r5, r1
   1bb9e:	2100      	movs	r1, #0
   1bba0:	0312      	lsls	r2, r2, #12
   1bba2:	0d0b      	lsrs	r3, r1, #20
   1bba4:	0b12      	lsrs	r2, r2, #12
   1bba6:	051b      	lsls	r3, r3, #20
   1bba8:	4313      	orrs	r3, r2
   1bbaa:	4a43      	ldr	r2, [pc, #268]	; (1bcb8 <__aeabi_dmul+0x1e8>)
   1bbac:	0524      	lsls	r4, r4, #20
   1bbae:	4013      	ands	r3, r2
   1bbb0:	431c      	orrs	r4, r3
   1bbb2:	0064      	lsls	r4, r4, #1
   1bbb4:	07ed      	lsls	r5, r5, #31
   1bbb6:	0864      	lsrs	r4, r4, #1
   1bbb8:	432c      	orrs	r4, r5
   1bbba:	4648      	mov	r0, r9
   1bbbc:	0021      	movs	r1, r4
   1bbbe:	b007      	add	sp, #28
   1bbc0:	bc3c      	pop	{r2, r3, r4, r5}
   1bbc2:	4690      	mov	r8, r2
   1bbc4:	4699      	mov	r9, r3
   1bbc6:	46a2      	mov	sl, r4
   1bbc8:	46ab      	mov	fp, r5
   1bbca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1bbcc:	4303      	orrs	r3, r0
   1bbce:	4699      	mov	r9, r3
   1bbd0:	d04f      	beq.n	1bc72 <__aeabi_dmul+0x1a2>
   1bbd2:	465b      	mov	r3, fp
   1bbd4:	2b00      	cmp	r3, #0
   1bbd6:	d100      	bne.n	1bbda <__aeabi_dmul+0x10a>
   1bbd8:	e189      	b.n	1beee <__aeabi_dmul+0x41e>
   1bbda:	4658      	mov	r0, fp
   1bbdc:	f000 fe98 	bl	1c910 <__clzsi2>
   1bbe0:	0003      	movs	r3, r0
   1bbe2:	3b0b      	subs	r3, #11
   1bbe4:	2b1c      	cmp	r3, #28
   1bbe6:	dd00      	ble.n	1bbea <__aeabi_dmul+0x11a>
   1bbe8:	e17a      	b.n	1bee0 <__aeabi_dmul+0x410>
   1bbea:	221d      	movs	r2, #29
   1bbec:	1ad3      	subs	r3, r2, r3
   1bbee:	003a      	movs	r2, r7
   1bbf0:	0001      	movs	r1, r0
   1bbf2:	465c      	mov	r4, fp
   1bbf4:	40da      	lsrs	r2, r3
   1bbf6:	3908      	subs	r1, #8
   1bbf8:	408c      	lsls	r4, r1
   1bbfa:	0013      	movs	r3, r2
   1bbfc:	408f      	lsls	r7, r1
   1bbfe:	4323      	orrs	r3, r4
   1bc00:	469b      	mov	fp, r3
   1bc02:	46b9      	mov	r9, r7
   1bc04:	2300      	movs	r3, #0
   1bc06:	4e2d      	ldr	r6, [pc, #180]	; (1bcbc <__aeabi_dmul+0x1ec>)
   1bc08:	2700      	movs	r7, #0
   1bc0a:	1a36      	subs	r6, r6, r0
   1bc0c:	9302      	str	r3, [sp, #8]
   1bc0e:	e784      	b.n	1bb1a <__aeabi_dmul+0x4a>
   1bc10:	4653      	mov	r3, sl
   1bc12:	4323      	orrs	r3, r4
   1bc14:	d12a      	bne.n	1bc6c <__aeabi_dmul+0x19c>
   1bc16:	2400      	movs	r4, #0
   1bc18:	2002      	movs	r0, #2
   1bc1a:	e796      	b.n	1bb4a <__aeabi_dmul+0x7a>
   1bc1c:	4653      	mov	r3, sl
   1bc1e:	4323      	orrs	r3, r4
   1bc20:	d020      	beq.n	1bc64 <__aeabi_dmul+0x194>
   1bc22:	2c00      	cmp	r4, #0
   1bc24:	d100      	bne.n	1bc28 <__aeabi_dmul+0x158>
   1bc26:	e157      	b.n	1bed8 <__aeabi_dmul+0x408>
   1bc28:	0020      	movs	r0, r4
   1bc2a:	f000 fe71 	bl	1c910 <__clzsi2>
   1bc2e:	0003      	movs	r3, r0
   1bc30:	3b0b      	subs	r3, #11
   1bc32:	2b1c      	cmp	r3, #28
   1bc34:	dd00      	ble.n	1bc38 <__aeabi_dmul+0x168>
   1bc36:	e149      	b.n	1becc <__aeabi_dmul+0x3fc>
   1bc38:	211d      	movs	r1, #29
   1bc3a:	1acb      	subs	r3, r1, r3
   1bc3c:	4651      	mov	r1, sl
   1bc3e:	0002      	movs	r2, r0
   1bc40:	40d9      	lsrs	r1, r3
   1bc42:	4653      	mov	r3, sl
   1bc44:	3a08      	subs	r2, #8
   1bc46:	4094      	lsls	r4, r2
   1bc48:	4093      	lsls	r3, r2
   1bc4a:	430c      	orrs	r4, r1
   1bc4c:	4a1b      	ldr	r2, [pc, #108]	; (1bcbc <__aeabi_dmul+0x1ec>)
   1bc4e:	1a12      	subs	r2, r2, r0
   1bc50:	2000      	movs	r0, #0
   1bc52:	e77a      	b.n	1bb4a <__aeabi_dmul+0x7a>
   1bc54:	2501      	movs	r5, #1
   1bc56:	9b01      	ldr	r3, [sp, #4]
   1bc58:	4c14      	ldr	r4, [pc, #80]	; (1bcac <__aeabi_dmul+0x1dc>)
   1bc5a:	401d      	ands	r5, r3
   1bc5c:	2300      	movs	r3, #0
   1bc5e:	2200      	movs	r2, #0
   1bc60:	4699      	mov	r9, r3
   1bc62:	e79c      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bc64:	2400      	movs	r4, #0
   1bc66:	2200      	movs	r2, #0
   1bc68:	2001      	movs	r0, #1
   1bc6a:	e76e      	b.n	1bb4a <__aeabi_dmul+0x7a>
   1bc6c:	4653      	mov	r3, sl
   1bc6e:	2003      	movs	r0, #3
   1bc70:	e76b      	b.n	1bb4a <__aeabi_dmul+0x7a>
   1bc72:	2300      	movs	r3, #0
   1bc74:	469b      	mov	fp, r3
   1bc76:	3301      	adds	r3, #1
   1bc78:	2704      	movs	r7, #4
   1bc7a:	2600      	movs	r6, #0
   1bc7c:	9302      	str	r3, [sp, #8]
   1bc7e:	e74c      	b.n	1bb1a <__aeabi_dmul+0x4a>
   1bc80:	2303      	movs	r3, #3
   1bc82:	4681      	mov	r9, r0
   1bc84:	270c      	movs	r7, #12
   1bc86:	9302      	str	r3, [sp, #8]
   1bc88:	e747      	b.n	1bb1a <__aeabi_dmul+0x4a>
   1bc8a:	2280      	movs	r2, #128	; 0x80
   1bc8c:	2300      	movs	r3, #0
   1bc8e:	2500      	movs	r5, #0
   1bc90:	0312      	lsls	r2, r2, #12
   1bc92:	4699      	mov	r9, r3
   1bc94:	4c05      	ldr	r4, [pc, #20]	; (1bcac <__aeabi_dmul+0x1dc>)
   1bc96:	e782      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bc98:	465c      	mov	r4, fp
   1bc9a:	464b      	mov	r3, r9
   1bc9c:	9802      	ldr	r0, [sp, #8]
   1bc9e:	e76f      	b.n	1bb80 <__aeabi_dmul+0xb0>
   1bca0:	465c      	mov	r4, fp
   1bca2:	464b      	mov	r3, r9
   1bca4:	9501      	str	r5, [sp, #4]
   1bca6:	9802      	ldr	r0, [sp, #8]
   1bca8:	e76a      	b.n	1bb80 <__aeabi_dmul+0xb0>
   1bcaa:	46c0      	nop			; (mov r8, r8)
   1bcac:	000007ff 	.word	0x000007ff
   1bcb0:	fffffc01 	.word	0xfffffc01
   1bcb4:	0001d508 	.word	0x0001d508
   1bcb8:	800fffff 	.word	0x800fffff
   1bcbc:	fffffc0d 	.word	0xfffffc0d
   1bcc0:	464a      	mov	r2, r9
   1bcc2:	4649      	mov	r1, r9
   1bcc4:	0c17      	lsrs	r7, r2, #16
   1bcc6:	0c1a      	lsrs	r2, r3, #16
   1bcc8:	041b      	lsls	r3, r3, #16
   1bcca:	0c1b      	lsrs	r3, r3, #16
   1bccc:	0408      	lsls	r0, r1, #16
   1bcce:	0019      	movs	r1, r3
   1bcd0:	0c00      	lsrs	r0, r0, #16
   1bcd2:	4341      	muls	r1, r0
   1bcd4:	0015      	movs	r5, r2
   1bcd6:	4688      	mov	r8, r1
   1bcd8:	0019      	movs	r1, r3
   1bcda:	437d      	muls	r5, r7
   1bcdc:	4379      	muls	r1, r7
   1bcde:	9503      	str	r5, [sp, #12]
   1bce0:	4689      	mov	r9, r1
   1bce2:	0029      	movs	r1, r5
   1bce4:	0015      	movs	r5, r2
   1bce6:	4345      	muls	r5, r0
   1bce8:	444d      	add	r5, r9
   1bcea:	9502      	str	r5, [sp, #8]
   1bcec:	4645      	mov	r5, r8
   1bcee:	0c2d      	lsrs	r5, r5, #16
   1bcf0:	46aa      	mov	sl, r5
   1bcf2:	9d02      	ldr	r5, [sp, #8]
   1bcf4:	4455      	add	r5, sl
   1bcf6:	45a9      	cmp	r9, r5
   1bcf8:	d906      	bls.n	1bd08 <__aeabi_dmul+0x238>
   1bcfa:	468a      	mov	sl, r1
   1bcfc:	2180      	movs	r1, #128	; 0x80
   1bcfe:	0249      	lsls	r1, r1, #9
   1bd00:	4689      	mov	r9, r1
   1bd02:	44ca      	add	sl, r9
   1bd04:	4651      	mov	r1, sl
   1bd06:	9103      	str	r1, [sp, #12]
   1bd08:	0c29      	lsrs	r1, r5, #16
   1bd0a:	9104      	str	r1, [sp, #16]
   1bd0c:	4641      	mov	r1, r8
   1bd0e:	0409      	lsls	r1, r1, #16
   1bd10:	042d      	lsls	r5, r5, #16
   1bd12:	0c09      	lsrs	r1, r1, #16
   1bd14:	4688      	mov	r8, r1
   1bd16:	0029      	movs	r1, r5
   1bd18:	0c25      	lsrs	r5, r4, #16
   1bd1a:	0424      	lsls	r4, r4, #16
   1bd1c:	4441      	add	r1, r8
   1bd1e:	0c24      	lsrs	r4, r4, #16
   1bd20:	9105      	str	r1, [sp, #20]
   1bd22:	0021      	movs	r1, r4
   1bd24:	4341      	muls	r1, r0
   1bd26:	4688      	mov	r8, r1
   1bd28:	0021      	movs	r1, r4
   1bd2a:	4379      	muls	r1, r7
   1bd2c:	468a      	mov	sl, r1
   1bd2e:	4368      	muls	r0, r5
   1bd30:	4641      	mov	r1, r8
   1bd32:	4450      	add	r0, sl
   1bd34:	4681      	mov	r9, r0
   1bd36:	0c08      	lsrs	r0, r1, #16
   1bd38:	4448      	add	r0, r9
   1bd3a:	436f      	muls	r7, r5
   1bd3c:	4582      	cmp	sl, r0
   1bd3e:	d903      	bls.n	1bd48 <__aeabi_dmul+0x278>
   1bd40:	2180      	movs	r1, #128	; 0x80
   1bd42:	0249      	lsls	r1, r1, #9
   1bd44:	4689      	mov	r9, r1
   1bd46:	444f      	add	r7, r9
   1bd48:	0c01      	lsrs	r1, r0, #16
   1bd4a:	4689      	mov	r9, r1
   1bd4c:	0039      	movs	r1, r7
   1bd4e:	4449      	add	r1, r9
   1bd50:	9102      	str	r1, [sp, #8]
   1bd52:	4641      	mov	r1, r8
   1bd54:	040f      	lsls	r7, r1, #16
   1bd56:	9904      	ldr	r1, [sp, #16]
   1bd58:	0c3f      	lsrs	r7, r7, #16
   1bd5a:	4688      	mov	r8, r1
   1bd5c:	0400      	lsls	r0, r0, #16
   1bd5e:	19c0      	adds	r0, r0, r7
   1bd60:	4480      	add	r8, r0
   1bd62:	4641      	mov	r1, r8
   1bd64:	9104      	str	r1, [sp, #16]
   1bd66:	4659      	mov	r1, fp
   1bd68:	0c0f      	lsrs	r7, r1, #16
   1bd6a:	0409      	lsls	r1, r1, #16
   1bd6c:	0c09      	lsrs	r1, r1, #16
   1bd6e:	4688      	mov	r8, r1
   1bd70:	4359      	muls	r1, r3
   1bd72:	468a      	mov	sl, r1
   1bd74:	0039      	movs	r1, r7
   1bd76:	4351      	muls	r1, r2
   1bd78:	4689      	mov	r9, r1
   1bd7a:	4641      	mov	r1, r8
   1bd7c:	434a      	muls	r2, r1
   1bd7e:	4651      	mov	r1, sl
   1bd80:	0c09      	lsrs	r1, r1, #16
   1bd82:	468b      	mov	fp, r1
   1bd84:	437b      	muls	r3, r7
   1bd86:	18d2      	adds	r2, r2, r3
   1bd88:	445a      	add	r2, fp
   1bd8a:	4293      	cmp	r3, r2
   1bd8c:	d903      	bls.n	1bd96 <__aeabi_dmul+0x2c6>
   1bd8e:	2380      	movs	r3, #128	; 0x80
   1bd90:	025b      	lsls	r3, r3, #9
   1bd92:	469b      	mov	fp, r3
   1bd94:	44d9      	add	r9, fp
   1bd96:	4651      	mov	r1, sl
   1bd98:	0409      	lsls	r1, r1, #16
   1bd9a:	0c09      	lsrs	r1, r1, #16
   1bd9c:	468a      	mov	sl, r1
   1bd9e:	4641      	mov	r1, r8
   1bda0:	4361      	muls	r1, r4
   1bda2:	437c      	muls	r4, r7
   1bda4:	0c13      	lsrs	r3, r2, #16
   1bda6:	0412      	lsls	r2, r2, #16
   1bda8:	444b      	add	r3, r9
   1bdaa:	4452      	add	r2, sl
   1bdac:	46a1      	mov	r9, r4
   1bdae:	468a      	mov	sl, r1
   1bdb0:	003c      	movs	r4, r7
   1bdb2:	4641      	mov	r1, r8
   1bdb4:	436c      	muls	r4, r5
   1bdb6:	434d      	muls	r5, r1
   1bdb8:	4651      	mov	r1, sl
   1bdba:	444d      	add	r5, r9
   1bdbc:	0c0f      	lsrs	r7, r1, #16
   1bdbe:	197d      	adds	r5, r7, r5
   1bdc0:	45a9      	cmp	r9, r5
   1bdc2:	d903      	bls.n	1bdcc <__aeabi_dmul+0x2fc>
   1bdc4:	2180      	movs	r1, #128	; 0x80
   1bdc6:	0249      	lsls	r1, r1, #9
   1bdc8:	4688      	mov	r8, r1
   1bdca:	4444      	add	r4, r8
   1bdcc:	9f04      	ldr	r7, [sp, #16]
   1bdce:	9903      	ldr	r1, [sp, #12]
   1bdd0:	46b8      	mov	r8, r7
   1bdd2:	4441      	add	r1, r8
   1bdd4:	468b      	mov	fp, r1
   1bdd6:	4583      	cmp	fp, r0
   1bdd8:	4180      	sbcs	r0, r0
   1bdda:	4241      	negs	r1, r0
   1bddc:	4688      	mov	r8, r1
   1bdde:	4651      	mov	r1, sl
   1bde0:	0408      	lsls	r0, r1, #16
   1bde2:	042f      	lsls	r7, r5, #16
   1bde4:	0c00      	lsrs	r0, r0, #16
   1bde6:	183f      	adds	r7, r7, r0
   1bde8:	4658      	mov	r0, fp
   1bdea:	9902      	ldr	r1, [sp, #8]
   1bdec:	1810      	adds	r0, r2, r0
   1bdee:	4689      	mov	r9, r1
   1bdf0:	4290      	cmp	r0, r2
   1bdf2:	4192      	sbcs	r2, r2
   1bdf4:	444f      	add	r7, r9
   1bdf6:	46ba      	mov	sl, r7
   1bdf8:	4252      	negs	r2, r2
   1bdfa:	4699      	mov	r9, r3
   1bdfc:	4693      	mov	fp, r2
   1bdfe:	44c2      	add	sl, r8
   1be00:	44d1      	add	r9, sl
   1be02:	44cb      	add	fp, r9
   1be04:	428f      	cmp	r7, r1
   1be06:	41bf      	sbcs	r7, r7
   1be08:	45c2      	cmp	sl, r8
   1be0a:	4189      	sbcs	r1, r1
   1be0c:	4599      	cmp	r9, r3
   1be0e:	419b      	sbcs	r3, r3
   1be10:	4593      	cmp	fp, r2
   1be12:	4192      	sbcs	r2, r2
   1be14:	427f      	negs	r7, r7
   1be16:	4249      	negs	r1, r1
   1be18:	0c2d      	lsrs	r5, r5, #16
   1be1a:	4252      	negs	r2, r2
   1be1c:	430f      	orrs	r7, r1
   1be1e:	425b      	negs	r3, r3
   1be20:	4313      	orrs	r3, r2
   1be22:	197f      	adds	r7, r7, r5
   1be24:	18ff      	adds	r7, r7, r3
   1be26:	465b      	mov	r3, fp
   1be28:	193c      	adds	r4, r7, r4
   1be2a:	0ddb      	lsrs	r3, r3, #23
   1be2c:	9a05      	ldr	r2, [sp, #20]
   1be2e:	0264      	lsls	r4, r4, #9
   1be30:	431c      	orrs	r4, r3
   1be32:	0243      	lsls	r3, r0, #9
   1be34:	4313      	orrs	r3, r2
   1be36:	1e5d      	subs	r5, r3, #1
   1be38:	41ab      	sbcs	r3, r5
   1be3a:	465a      	mov	r2, fp
   1be3c:	0dc0      	lsrs	r0, r0, #23
   1be3e:	4303      	orrs	r3, r0
   1be40:	0252      	lsls	r2, r2, #9
   1be42:	4313      	orrs	r3, r2
   1be44:	01e2      	lsls	r2, r4, #7
   1be46:	d556      	bpl.n	1bef6 <__aeabi_dmul+0x426>
   1be48:	2001      	movs	r0, #1
   1be4a:	085a      	lsrs	r2, r3, #1
   1be4c:	4003      	ands	r3, r0
   1be4e:	4313      	orrs	r3, r2
   1be50:	07e2      	lsls	r2, r4, #31
   1be52:	4313      	orrs	r3, r2
   1be54:	0864      	lsrs	r4, r4, #1
   1be56:	485a      	ldr	r0, [pc, #360]	; (1bfc0 <__aeabi_dmul+0x4f0>)
   1be58:	4460      	add	r0, ip
   1be5a:	2800      	cmp	r0, #0
   1be5c:	dd4d      	ble.n	1befa <__aeabi_dmul+0x42a>
   1be5e:	075a      	lsls	r2, r3, #29
   1be60:	d009      	beq.n	1be76 <__aeabi_dmul+0x3a6>
   1be62:	220f      	movs	r2, #15
   1be64:	401a      	ands	r2, r3
   1be66:	2a04      	cmp	r2, #4
   1be68:	d005      	beq.n	1be76 <__aeabi_dmul+0x3a6>
   1be6a:	1d1a      	adds	r2, r3, #4
   1be6c:	429a      	cmp	r2, r3
   1be6e:	419b      	sbcs	r3, r3
   1be70:	425b      	negs	r3, r3
   1be72:	18e4      	adds	r4, r4, r3
   1be74:	0013      	movs	r3, r2
   1be76:	01e2      	lsls	r2, r4, #7
   1be78:	d504      	bpl.n	1be84 <__aeabi_dmul+0x3b4>
   1be7a:	2080      	movs	r0, #128	; 0x80
   1be7c:	4a51      	ldr	r2, [pc, #324]	; (1bfc4 <__aeabi_dmul+0x4f4>)
   1be7e:	00c0      	lsls	r0, r0, #3
   1be80:	4014      	ands	r4, r2
   1be82:	4460      	add	r0, ip
   1be84:	4a50      	ldr	r2, [pc, #320]	; (1bfc8 <__aeabi_dmul+0x4f8>)
   1be86:	4290      	cmp	r0, r2
   1be88:	dd00      	ble.n	1be8c <__aeabi_dmul+0x3bc>
   1be8a:	e6e3      	b.n	1bc54 <__aeabi_dmul+0x184>
   1be8c:	2501      	movs	r5, #1
   1be8e:	08db      	lsrs	r3, r3, #3
   1be90:	0762      	lsls	r2, r4, #29
   1be92:	431a      	orrs	r2, r3
   1be94:	0264      	lsls	r4, r4, #9
   1be96:	9b01      	ldr	r3, [sp, #4]
   1be98:	4691      	mov	r9, r2
   1be9a:	0b22      	lsrs	r2, r4, #12
   1be9c:	0544      	lsls	r4, r0, #21
   1be9e:	0d64      	lsrs	r4, r4, #21
   1bea0:	401d      	ands	r5, r3
   1bea2:	e67c      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bea4:	2280      	movs	r2, #128	; 0x80
   1bea6:	4659      	mov	r1, fp
   1bea8:	0312      	lsls	r2, r2, #12
   1beaa:	4211      	tst	r1, r2
   1beac:	d008      	beq.n	1bec0 <__aeabi_dmul+0x3f0>
   1beae:	4214      	tst	r4, r2
   1beb0:	d106      	bne.n	1bec0 <__aeabi_dmul+0x3f0>
   1beb2:	4322      	orrs	r2, r4
   1beb4:	0312      	lsls	r2, r2, #12
   1beb6:	0b12      	lsrs	r2, r2, #12
   1beb8:	4645      	mov	r5, r8
   1beba:	4699      	mov	r9, r3
   1bebc:	4c43      	ldr	r4, [pc, #268]	; (1bfcc <__aeabi_dmul+0x4fc>)
   1bebe:	e66e      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bec0:	465b      	mov	r3, fp
   1bec2:	431a      	orrs	r2, r3
   1bec4:	0312      	lsls	r2, r2, #12
   1bec6:	0b12      	lsrs	r2, r2, #12
   1bec8:	4c40      	ldr	r4, [pc, #256]	; (1bfcc <__aeabi_dmul+0x4fc>)
   1beca:	e668      	b.n	1bb9e <__aeabi_dmul+0xce>
   1becc:	0003      	movs	r3, r0
   1bece:	4654      	mov	r4, sl
   1bed0:	3b28      	subs	r3, #40	; 0x28
   1bed2:	409c      	lsls	r4, r3
   1bed4:	2300      	movs	r3, #0
   1bed6:	e6b9      	b.n	1bc4c <__aeabi_dmul+0x17c>
   1bed8:	f000 fd1a 	bl	1c910 <__clzsi2>
   1bedc:	3020      	adds	r0, #32
   1bede:	e6a6      	b.n	1bc2e <__aeabi_dmul+0x15e>
   1bee0:	0003      	movs	r3, r0
   1bee2:	3b28      	subs	r3, #40	; 0x28
   1bee4:	409f      	lsls	r7, r3
   1bee6:	2300      	movs	r3, #0
   1bee8:	46bb      	mov	fp, r7
   1beea:	4699      	mov	r9, r3
   1beec:	e68a      	b.n	1bc04 <__aeabi_dmul+0x134>
   1beee:	f000 fd0f 	bl	1c910 <__clzsi2>
   1bef2:	3020      	adds	r0, #32
   1bef4:	e674      	b.n	1bbe0 <__aeabi_dmul+0x110>
   1bef6:	46b4      	mov	ip, r6
   1bef8:	e7ad      	b.n	1be56 <__aeabi_dmul+0x386>
   1befa:	2501      	movs	r5, #1
   1befc:	1a2a      	subs	r2, r5, r0
   1befe:	2a38      	cmp	r2, #56	; 0x38
   1bf00:	dd06      	ble.n	1bf10 <__aeabi_dmul+0x440>
   1bf02:	9b01      	ldr	r3, [sp, #4]
   1bf04:	2400      	movs	r4, #0
   1bf06:	401d      	ands	r5, r3
   1bf08:	2300      	movs	r3, #0
   1bf0a:	2200      	movs	r2, #0
   1bf0c:	4699      	mov	r9, r3
   1bf0e:	e646      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bf10:	2a1f      	cmp	r2, #31
   1bf12:	dc21      	bgt.n	1bf58 <__aeabi_dmul+0x488>
   1bf14:	2520      	movs	r5, #32
   1bf16:	0020      	movs	r0, r4
   1bf18:	1aad      	subs	r5, r5, r2
   1bf1a:	001e      	movs	r6, r3
   1bf1c:	40ab      	lsls	r3, r5
   1bf1e:	40a8      	lsls	r0, r5
   1bf20:	40d6      	lsrs	r6, r2
   1bf22:	1e5d      	subs	r5, r3, #1
   1bf24:	41ab      	sbcs	r3, r5
   1bf26:	4330      	orrs	r0, r6
   1bf28:	4318      	orrs	r0, r3
   1bf2a:	40d4      	lsrs	r4, r2
   1bf2c:	0743      	lsls	r3, r0, #29
   1bf2e:	d009      	beq.n	1bf44 <__aeabi_dmul+0x474>
   1bf30:	230f      	movs	r3, #15
   1bf32:	4003      	ands	r3, r0
   1bf34:	2b04      	cmp	r3, #4
   1bf36:	d005      	beq.n	1bf44 <__aeabi_dmul+0x474>
   1bf38:	0003      	movs	r3, r0
   1bf3a:	1d18      	adds	r0, r3, #4
   1bf3c:	4298      	cmp	r0, r3
   1bf3e:	419b      	sbcs	r3, r3
   1bf40:	425b      	negs	r3, r3
   1bf42:	18e4      	adds	r4, r4, r3
   1bf44:	0223      	lsls	r3, r4, #8
   1bf46:	d521      	bpl.n	1bf8c <__aeabi_dmul+0x4bc>
   1bf48:	2501      	movs	r5, #1
   1bf4a:	9b01      	ldr	r3, [sp, #4]
   1bf4c:	2401      	movs	r4, #1
   1bf4e:	401d      	ands	r5, r3
   1bf50:	2300      	movs	r3, #0
   1bf52:	2200      	movs	r2, #0
   1bf54:	4699      	mov	r9, r3
   1bf56:	e622      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bf58:	251f      	movs	r5, #31
   1bf5a:	0021      	movs	r1, r4
   1bf5c:	426d      	negs	r5, r5
   1bf5e:	1a28      	subs	r0, r5, r0
   1bf60:	40c1      	lsrs	r1, r0
   1bf62:	0008      	movs	r0, r1
   1bf64:	2a20      	cmp	r2, #32
   1bf66:	d01d      	beq.n	1bfa4 <__aeabi_dmul+0x4d4>
   1bf68:	355f      	adds	r5, #95	; 0x5f
   1bf6a:	1aaa      	subs	r2, r5, r2
   1bf6c:	4094      	lsls	r4, r2
   1bf6e:	4323      	orrs	r3, r4
   1bf70:	1e5c      	subs	r4, r3, #1
   1bf72:	41a3      	sbcs	r3, r4
   1bf74:	2507      	movs	r5, #7
   1bf76:	4303      	orrs	r3, r0
   1bf78:	401d      	ands	r5, r3
   1bf7a:	2200      	movs	r2, #0
   1bf7c:	2d00      	cmp	r5, #0
   1bf7e:	d009      	beq.n	1bf94 <__aeabi_dmul+0x4c4>
   1bf80:	220f      	movs	r2, #15
   1bf82:	2400      	movs	r4, #0
   1bf84:	401a      	ands	r2, r3
   1bf86:	0018      	movs	r0, r3
   1bf88:	2a04      	cmp	r2, #4
   1bf8a:	d1d6      	bne.n	1bf3a <__aeabi_dmul+0x46a>
   1bf8c:	0003      	movs	r3, r0
   1bf8e:	0765      	lsls	r5, r4, #29
   1bf90:	0264      	lsls	r4, r4, #9
   1bf92:	0b22      	lsrs	r2, r4, #12
   1bf94:	08db      	lsrs	r3, r3, #3
   1bf96:	432b      	orrs	r3, r5
   1bf98:	2501      	movs	r5, #1
   1bf9a:	4699      	mov	r9, r3
   1bf9c:	9b01      	ldr	r3, [sp, #4]
   1bf9e:	2400      	movs	r4, #0
   1bfa0:	401d      	ands	r5, r3
   1bfa2:	e5fc      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bfa4:	2400      	movs	r4, #0
   1bfa6:	e7e2      	b.n	1bf6e <__aeabi_dmul+0x49e>
   1bfa8:	2280      	movs	r2, #128	; 0x80
   1bfaa:	2501      	movs	r5, #1
   1bfac:	0312      	lsls	r2, r2, #12
   1bfae:	4322      	orrs	r2, r4
   1bfb0:	9901      	ldr	r1, [sp, #4]
   1bfb2:	0312      	lsls	r2, r2, #12
   1bfb4:	0b12      	lsrs	r2, r2, #12
   1bfb6:	400d      	ands	r5, r1
   1bfb8:	4699      	mov	r9, r3
   1bfba:	4c04      	ldr	r4, [pc, #16]	; (1bfcc <__aeabi_dmul+0x4fc>)
   1bfbc:	e5ef      	b.n	1bb9e <__aeabi_dmul+0xce>
   1bfbe:	46c0      	nop			; (mov r8, r8)
   1bfc0:	000003ff 	.word	0x000003ff
   1bfc4:	feffffff 	.word	0xfeffffff
   1bfc8:	000007fe 	.word	0x000007fe
   1bfcc:	000007ff 	.word	0x000007ff

0001bfd0 <__aeabi_dsub>:
   1bfd0:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bfd2:	4646      	mov	r6, r8
   1bfd4:	46d6      	mov	lr, sl
   1bfd6:	464f      	mov	r7, r9
   1bfd8:	030c      	lsls	r4, r1, #12
   1bfda:	b5c0      	push	{r6, r7, lr}
   1bfdc:	0fcd      	lsrs	r5, r1, #31
   1bfde:	004e      	lsls	r6, r1, #1
   1bfe0:	0a61      	lsrs	r1, r4, #9
   1bfe2:	0f44      	lsrs	r4, r0, #29
   1bfe4:	430c      	orrs	r4, r1
   1bfe6:	00c1      	lsls	r1, r0, #3
   1bfe8:	0058      	lsls	r0, r3, #1
   1bfea:	0d40      	lsrs	r0, r0, #21
   1bfec:	4684      	mov	ip, r0
   1bfee:	468a      	mov	sl, r1
   1bff0:	000f      	movs	r7, r1
   1bff2:	0319      	lsls	r1, r3, #12
   1bff4:	0f50      	lsrs	r0, r2, #29
   1bff6:	0a49      	lsrs	r1, r1, #9
   1bff8:	4301      	orrs	r1, r0
   1bffa:	48c6      	ldr	r0, [pc, #792]	; (1c314 <__aeabi_dsub+0x344>)
   1bffc:	0d76      	lsrs	r6, r6, #21
   1bffe:	46a8      	mov	r8, r5
   1c000:	0fdb      	lsrs	r3, r3, #31
   1c002:	00d2      	lsls	r2, r2, #3
   1c004:	4584      	cmp	ip, r0
   1c006:	d100      	bne.n	1c00a <__aeabi_dsub+0x3a>
   1c008:	e0d8      	b.n	1c1bc <__aeabi_dsub+0x1ec>
   1c00a:	2001      	movs	r0, #1
   1c00c:	4043      	eors	r3, r0
   1c00e:	42ab      	cmp	r3, r5
   1c010:	d100      	bne.n	1c014 <__aeabi_dsub+0x44>
   1c012:	e0a6      	b.n	1c162 <__aeabi_dsub+0x192>
   1c014:	4660      	mov	r0, ip
   1c016:	1a35      	subs	r5, r6, r0
   1c018:	2d00      	cmp	r5, #0
   1c01a:	dc00      	bgt.n	1c01e <__aeabi_dsub+0x4e>
   1c01c:	e105      	b.n	1c22a <__aeabi_dsub+0x25a>
   1c01e:	2800      	cmp	r0, #0
   1c020:	d110      	bne.n	1c044 <__aeabi_dsub+0x74>
   1c022:	000b      	movs	r3, r1
   1c024:	4313      	orrs	r3, r2
   1c026:	d100      	bne.n	1c02a <__aeabi_dsub+0x5a>
   1c028:	e0d7      	b.n	1c1da <__aeabi_dsub+0x20a>
   1c02a:	1e6b      	subs	r3, r5, #1
   1c02c:	2b00      	cmp	r3, #0
   1c02e:	d000      	beq.n	1c032 <__aeabi_dsub+0x62>
   1c030:	e14b      	b.n	1c2ca <__aeabi_dsub+0x2fa>
   1c032:	4653      	mov	r3, sl
   1c034:	1a9f      	subs	r7, r3, r2
   1c036:	45ba      	cmp	sl, r7
   1c038:	4180      	sbcs	r0, r0
   1c03a:	1a64      	subs	r4, r4, r1
   1c03c:	4240      	negs	r0, r0
   1c03e:	1a24      	subs	r4, r4, r0
   1c040:	2601      	movs	r6, #1
   1c042:	e01e      	b.n	1c082 <__aeabi_dsub+0xb2>
   1c044:	4bb3      	ldr	r3, [pc, #716]	; (1c314 <__aeabi_dsub+0x344>)
   1c046:	429e      	cmp	r6, r3
   1c048:	d048      	beq.n	1c0dc <__aeabi_dsub+0x10c>
   1c04a:	2380      	movs	r3, #128	; 0x80
   1c04c:	041b      	lsls	r3, r3, #16
   1c04e:	4319      	orrs	r1, r3
   1c050:	2d38      	cmp	r5, #56	; 0x38
   1c052:	dd00      	ble.n	1c056 <__aeabi_dsub+0x86>
   1c054:	e119      	b.n	1c28a <__aeabi_dsub+0x2ba>
   1c056:	2d1f      	cmp	r5, #31
   1c058:	dd00      	ble.n	1c05c <__aeabi_dsub+0x8c>
   1c05a:	e14c      	b.n	1c2f6 <__aeabi_dsub+0x326>
   1c05c:	2320      	movs	r3, #32
   1c05e:	000f      	movs	r7, r1
   1c060:	1b5b      	subs	r3, r3, r5
   1c062:	0010      	movs	r0, r2
   1c064:	409a      	lsls	r2, r3
   1c066:	409f      	lsls	r7, r3
   1c068:	40e8      	lsrs	r0, r5
   1c06a:	1e53      	subs	r3, r2, #1
   1c06c:	419a      	sbcs	r2, r3
   1c06e:	40e9      	lsrs	r1, r5
   1c070:	4307      	orrs	r7, r0
   1c072:	4317      	orrs	r7, r2
   1c074:	4653      	mov	r3, sl
   1c076:	1bdf      	subs	r7, r3, r7
   1c078:	1a61      	subs	r1, r4, r1
   1c07a:	45ba      	cmp	sl, r7
   1c07c:	41a4      	sbcs	r4, r4
   1c07e:	4264      	negs	r4, r4
   1c080:	1b0c      	subs	r4, r1, r4
   1c082:	0223      	lsls	r3, r4, #8
   1c084:	d400      	bmi.n	1c088 <__aeabi_dsub+0xb8>
   1c086:	e0c5      	b.n	1c214 <__aeabi_dsub+0x244>
   1c088:	0264      	lsls	r4, r4, #9
   1c08a:	0a65      	lsrs	r5, r4, #9
   1c08c:	2d00      	cmp	r5, #0
   1c08e:	d100      	bne.n	1c092 <__aeabi_dsub+0xc2>
   1c090:	e0f6      	b.n	1c280 <__aeabi_dsub+0x2b0>
   1c092:	0028      	movs	r0, r5
   1c094:	f000 fc3c 	bl	1c910 <__clzsi2>
   1c098:	0003      	movs	r3, r0
   1c09a:	3b08      	subs	r3, #8
   1c09c:	2b1f      	cmp	r3, #31
   1c09e:	dd00      	ble.n	1c0a2 <__aeabi_dsub+0xd2>
   1c0a0:	e0e9      	b.n	1c276 <__aeabi_dsub+0x2a6>
   1c0a2:	2220      	movs	r2, #32
   1c0a4:	003c      	movs	r4, r7
   1c0a6:	1ad2      	subs	r2, r2, r3
   1c0a8:	409d      	lsls	r5, r3
   1c0aa:	40d4      	lsrs	r4, r2
   1c0ac:	409f      	lsls	r7, r3
   1c0ae:	4325      	orrs	r5, r4
   1c0b0:	429e      	cmp	r6, r3
   1c0b2:	dd00      	ble.n	1c0b6 <__aeabi_dsub+0xe6>
   1c0b4:	e0db      	b.n	1c26e <__aeabi_dsub+0x29e>
   1c0b6:	1b9e      	subs	r6, r3, r6
   1c0b8:	1c73      	adds	r3, r6, #1
   1c0ba:	2b1f      	cmp	r3, #31
   1c0bc:	dd00      	ble.n	1c0c0 <__aeabi_dsub+0xf0>
   1c0be:	e10a      	b.n	1c2d6 <__aeabi_dsub+0x306>
   1c0c0:	2220      	movs	r2, #32
   1c0c2:	0038      	movs	r0, r7
   1c0c4:	1ad2      	subs	r2, r2, r3
   1c0c6:	0029      	movs	r1, r5
   1c0c8:	4097      	lsls	r7, r2
   1c0ca:	002c      	movs	r4, r5
   1c0cc:	4091      	lsls	r1, r2
   1c0ce:	40d8      	lsrs	r0, r3
   1c0d0:	1e7a      	subs	r2, r7, #1
   1c0d2:	4197      	sbcs	r7, r2
   1c0d4:	40dc      	lsrs	r4, r3
   1c0d6:	2600      	movs	r6, #0
   1c0d8:	4301      	orrs	r1, r0
   1c0da:	430f      	orrs	r7, r1
   1c0dc:	077b      	lsls	r3, r7, #29
   1c0de:	d009      	beq.n	1c0f4 <__aeabi_dsub+0x124>
   1c0e0:	230f      	movs	r3, #15
   1c0e2:	403b      	ands	r3, r7
   1c0e4:	2b04      	cmp	r3, #4
   1c0e6:	d005      	beq.n	1c0f4 <__aeabi_dsub+0x124>
   1c0e8:	1d3b      	adds	r3, r7, #4
   1c0ea:	42bb      	cmp	r3, r7
   1c0ec:	41bf      	sbcs	r7, r7
   1c0ee:	427f      	negs	r7, r7
   1c0f0:	19e4      	adds	r4, r4, r7
   1c0f2:	001f      	movs	r7, r3
   1c0f4:	0223      	lsls	r3, r4, #8
   1c0f6:	d525      	bpl.n	1c144 <__aeabi_dsub+0x174>
   1c0f8:	4b86      	ldr	r3, [pc, #536]	; (1c314 <__aeabi_dsub+0x344>)
   1c0fa:	3601      	adds	r6, #1
   1c0fc:	429e      	cmp	r6, r3
   1c0fe:	d100      	bne.n	1c102 <__aeabi_dsub+0x132>
   1c100:	e0af      	b.n	1c262 <__aeabi_dsub+0x292>
   1c102:	4b85      	ldr	r3, [pc, #532]	; (1c318 <__aeabi_dsub+0x348>)
   1c104:	2501      	movs	r5, #1
   1c106:	401c      	ands	r4, r3
   1c108:	4643      	mov	r3, r8
   1c10a:	0762      	lsls	r2, r4, #29
   1c10c:	08ff      	lsrs	r7, r7, #3
   1c10e:	0264      	lsls	r4, r4, #9
   1c110:	0576      	lsls	r6, r6, #21
   1c112:	4317      	orrs	r7, r2
   1c114:	0b24      	lsrs	r4, r4, #12
   1c116:	0d76      	lsrs	r6, r6, #21
   1c118:	401d      	ands	r5, r3
   1c11a:	2100      	movs	r1, #0
   1c11c:	0324      	lsls	r4, r4, #12
   1c11e:	0b23      	lsrs	r3, r4, #12
   1c120:	0d0c      	lsrs	r4, r1, #20
   1c122:	4a7e      	ldr	r2, [pc, #504]	; (1c31c <__aeabi_dsub+0x34c>)
   1c124:	0524      	lsls	r4, r4, #20
   1c126:	431c      	orrs	r4, r3
   1c128:	4014      	ands	r4, r2
   1c12a:	0533      	lsls	r3, r6, #20
   1c12c:	4323      	orrs	r3, r4
   1c12e:	005b      	lsls	r3, r3, #1
   1c130:	07ed      	lsls	r5, r5, #31
   1c132:	085b      	lsrs	r3, r3, #1
   1c134:	432b      	orrs	r3, r5
   1c136:	0038      	movs	r0, r7
   1c138:	0019      	movs	r1, r3
   1c13a:	bc1c      	pop	{r2, r3, r4}
   1c13c:	4690      	mov	r8, r2
   1c13e:	4699      	mov	r9, r3
   1c140:	46a2      	mov	sl, r4
   1c142:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1c144:	2501      	movs	r5, #1
   1c146:	4643      	mov	r3, r8
   1c148:	0762      	lsls	r2, r4, #29
   1c14a:	08ff      	lsrs	r7, r7, #3
   1c14c:	4317      	orrs	r7, r2
   1c14e:	08e4      	lsrs	r4, r4, #3
   1c150:	401d      	ands	r5, r3
   1c152:	4b70      	ldr	r3, [pc, #448]	; (1c314 <__aeabi_dsub+0x344>)
   1c154:	429e      	cmp	r6, r3
   1c156:	d036      	beq.n	1c1c6 <__aeabi_dsub+0x1f6>
   1c158:	0324      	lsls	r4, r4, #12
   1c15a:	0576      	lsls	r6, r6, #21
   1c15c:	0b24      	lsrs	r4, r4, #12
   1c15e:	0d76      	lsrs	r6, r6, #21
   1c160:	e7db      	b.n	1c11a <__aeabi_dsub+0x14a>
   1c162:	4663      	mov	r3, ip
   1c164:	1af3      	subs	r3, r6, r3
   1c166:	2b00      	cmp	r3, #0
   1c168:	dc00      	bgt.n	1c16c <__aeabi_dsub+0x19c>
   1c16a:	e094      	b.n	1c296 <__aeabi_dsub+0x2c6>
   1c16c:	4660      	mov	r0, ip
   1c16e:	2800      	cmp	r0, #0
   1c170:	d035      	beq.n	1c1de <__aeabi_dsub+0x20e>
   1c172:	4868      	ldr	r0, [pc, #416]	; (1c314 <__aeabi_dsub+0x344>)
   1c174:	4286      	cmp	r6, r0
   1c176:	d0b1      	beq.n	1c0dc <__aeabi_dsub+0x10c>
   1c178:	2780      	movs	r7, #128	; 0x80
   1c17a:	043f      	lsls	r7, r7, #16
   1c17c:	4339      	orrs	r1, r7
   1c17e:	2b38      	cmp	r3, #56	; 0x38
   1c180:	dc00      	bgt.n	1c184 <__aeabi_dsub+0x1b4>
   1c182:	e0fd      	b.n	1c380 <__aeabi_dsub+0x3b0>
   1c184:	430a      	orrs	r2, r1
   1c186:	0017      	movs	r7, r2
   1c188:	2100      	movs	r1, #0
   1c18a:	1e7a      	subs	r2, r7, #1
   1c18c:	4197      	sbcs	r7, r2
   1c18e:	4457      	add	r7, sl
   1c190:	4557      	cmp	r7, sl
   1c192:	4180      	sbcs	r0, r0
   1c194:	1909      	adds	r1, r1, r4
   1c196:	4244      	negs	r4, r0
   1c198:	190c      	adds	r4, r1, r4
   1c19a:	0223      	lsls	r3, r4, #8
   1c19c:	d53a      	bpl.n	1c214 <__aeabi_dsub+0x244>
   1c19e:	4b5d      	ldr	r3, [pc, #372]	; (1c314 <__aeabi_dsub+0x344>)
   1c1a0:	3601      	adds	r6, #1
   1c1a2:	429e      	cmp	r6, r3
   1c1a4:	d100      	bne.n	1c1a8 <__aeabi_dsub+0x1d8>
   1c1a6:	e14b      	b.n	1c440 <__aeabi_dsub+0x470>
   1c1a8:	2201      	movs	r2, #1
   1c1aa:	4b5b      	ldr	r3, [pc, #364]	; (1c318 <__aeabi_dsub+0x348>)
   1c1ac:	401c      	ands	r4, r3
   1c1ae:	087b      	lsrs	r3, r7, #1
   1c1b0:	4017      	ands	r7, r2
   1c1b2:	431f      	orrs	r7, r3
   1c1b4:	07e2      	lsls	r2, r4, #31
   1c1b6:	4317      	orrs	r7, r2
   1c1b8:	0864      	lsrs	r4, r4, #1
   1c1ba:	e78f      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c1bc:	0008      	movs	r0, r1
   1c1be:	4310      	orrs	r0, r2
   1c1c0:	d000      	beq.n	1c1c4 <__aeabi_dsub+0x1f4>
   1c1c2:	e724      	b.n	1c00e <__aeabi_dsub+0x3e>
   1c1c4:	e721      	b.n	1c00a <__aeabi_dsub+0x3a>
   1c1c6:	0023      	movs	r3, r4
   1c1c8:	433b      	orrs	r3, r7
   1c1ca:	d100      	bne.n	1c1ce <__aeabi_dsub+0x1fe>
   1c1cc:	e1b9      	b.n	1c542 <__aeabi_dsub+0x572>
   1c1ce:	2280      	movs	r2, #128	; 0x80
   1c1d0:	0312      	lsls	r2, r2, #12
   1c1d2:	4314      	orrs	r4, r2
   1c1d4:	0324      	lsls	r4, r4, #12
   1c1d6:	0b24      	lsrs	r4, r4, #12
   1c1d8:	e79f      	b.n	1c11a <__aeabi_dsub+0x14a>
   1c1da:	002e      	movs	r6, r5
   1c1dc:	e77e      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c1de:	0008      	movs	r0, r1
   1c1e0:	4310      	orrs	r0, r2
   1c1e2:	d100      	bne.n	1c1e6 <__aeabi_dsub+0x216>
   1c1e4:	e0ca      	b.n	1c37c <__aeabi_dsub+0x3ac>
   1c1e6:	1e58      	subs	r0, r3, #1
   1c1e8:	4684      	mov	ip, r0
   1c1ea:	2800      	cmp	r0, #0
   1c1ec:	d000      	beq.n	1c1f0 <__aeabi_dsub+0x220>
   1c1ee:	e0e7      	b.n	1c3c0 <__aeabi_dsub+0x3f0>
   1c1f0:	4452      	add	r2, sl
   1c1f2:	4552      	cmp	r2, sl
   1c1f4:	4180      	sbcs	r0, r0
   1c1f6:	1864      	adds	r4, r4, r1
   1c1f8:	4240      	negs	r0, r0
   1c1fa:	1824      	adds	r4, r4, r0
   1c1fc:	0017      	movs	r7, r2
   1c1fe:	2601      	movs	r6, #1
   1c200:	0223      	lsls	r3, r4, #8
   1c202:	d507      	bpl.n	1c214 <__aeabi_dsub+0x244>
   1c204:	2602      	movs	r6, #2
   1c206:	e7cf      	b.n	1c1a8 <__aeabi_dsub+0x1d8>
   1c208:	4664      	mov	r4, ip
   1c20a:	432c      	orrs	r4, r5
   1c20c:	d100      	bne.n	1c210 <__aeabi_dsub+0x240>
   1c20e:	e1b3      	b.n	1c578 <__aeabi_dsub+0x5a8>
   1c210:	002c      	movs	r4, r5
   1c212:	4667      	mov	r7, ip
   1c214:	077b      	lsls	r3, r7, #29
   1c216:	d000      	beq.n	1c21a <__aeabi_dsub+0x24a>
   1c218:	e762      	b.n	1c0e0 <__aeabi_dsub+0x110>
   1c21a:	0763      	lsls	r3, r4, #29
   1c21c:	08ff      	lsrs	r7, r7, #3
   1c21e:	431f      	orrs	r7, r3
   1c220:	2501      	movs	r5, #1
   1c222:	4643      	mov	r3, r8
   1c224:	08e4      	lsrs	r4, r4, #3
   1c226:	401d      	ands	r5, r3
   1c228:	e793      	b.n	1c152 <__aeabi_dsub+0x182>
   1c22a:	2d00      	cmp	r5, #0
   1c22c:	d178      	bne.n	1c320 <__aeabi_dsub+0x350>
   1c22e:	1c75      	adds	r5, r6, #1
   1c230:	056d      	lsls	r5, r5, #21
   1c232:	0d6d      	lsrs	r5, r5, #21
   1c234:	2d01      	cmp	r5, #1
   1c236:	dc00      	bgt.n	1c23a <__aeabi_dsub+0x26a>
   1c238:	e0f2      	b.n	1c420 <__aeabi_dsub+0x450>
   1c23a:	4650      	mov	r0, sl
   1c23c:	1a80      	subs	r0, r0, r2
   1c23e:	4582      	cmp	sl, r0
   1c240:	41bf      	sbcs	r7, r7
   1c242:	1a65      	subs	r5, r4, r1
   1c244:	427f      	negs	r7, r7
   1c246:	1bed      	subs	r5, r5, r7
   1c248:	4684      	mov	ip, r0
   1c24a:	0228      	lsls	r0, r5, #8
   1c24c:	d400      	bmi.n	1c250 <__aeabi_dsub+0x280>
   1c24e:	e08c      	b.n	1c36a <__aeabi_dsub+0x39a>
   1c250:	4650      	mov	r0, sl
   1c252:	1a17      	subs	r7, r2, r0
   1c254:	42ba      	cmp	r2, r7
   1c256:	4192      	sbcs	r2, r2
   1c258:	1b0c      	subs	r4, r1, r4
   1c25a:	4255      	negs	r5, r2
   1c25c:	1b65      	subs	r5, r4, r5
   1c25e:	4698      	mov	r8, r3
   1c260:	e714      	b.n	1c08c <__aeabi_dsub+0xbc>
   1c262:	2501      	movs	r5, #1
   1c264:	4643      	mov	r3, r8
   1c266:	2400      	movs	r4, #0
   1c268:	401d      	ands	r5, r3
   1c26a:	2700      	movs	r7, #0
   1c26c:	e755      	b.n	1c11a <__aeabi_dsub+0x14a>
   1c26e:	4c2a      	ldr	r4, [pc, #168]	; (1c318 <__aeabi_dsub+0x348>)
   1c270:	1af6      	subs	r6, r6, r3
   1c272:	402c      	ands	r4, r5
   1c274:	e732      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c276:	003d      	movs	r5, r7
   1c278:	3828      	subs	r0, #40	; 0x28
   1c27a:	4085      	lsls	r5, r0
   1c27c:	2700      	movs	r7, #0
   1c27e:	e717      	b.n	1c0b0 <__aeabi_dsub+0xe0>
   1c280:	0038      	movs	r0, r7
   1c282:	f000 fb45 	bl	1c910 <__clzsi2>
   1c286:	3020      	adds	r0, #32
   1c288:	e706      	b.n	1c098 <__aeabi_dsub+0xc8>
   1c28a:	430a      	orrs	r2, r1
   1c28c:	0017      	movs	r7, r2
   1c28e:	2100      	movs	r1, #0
   1c290:	1e7a      	subs	r2, r7, #1
   1c292:	4197      	sbcs	r7, r2
   1c294:	e6ee      	b.n	1c074 <__aeabi_dsub+0xa4>
   1c296:	2b00      	cmp	r3, #0
   1c298:	d000      	beq.n	1c29c <__aeabi_dsub+0x2cc>
   1c29a:	e0e5      	b.n	1c468 <__aeabi_dsub+0x498>
   1c29c:	1c73      	adds	r3, r6, #1
   1c29e:	469c      	mov	ip, r3
   1c2a0:	055b      	lsls	r3, r3, #21
   1c2a2:	0d5b      	lsrs	r3, r3, #21
   1c2a4:	2b01      	cmp	r3, #1
   1c2a6:	dc00      	bgt.n	1c2aa <__aeabi_dsub+0x2da>
   1c2a8:	e09f      	b.n	1c3ea <__aeabi_dsub+0x41a>
   1c2aa:	4b1a      	ldr	r3, [pc, #104]	; (1c314 <__aeabi_dsub+0x344>)
   1c2ac:	459c      	cmp	ip, r3
   1c2ae:	d100      	bne.n	1c2b2 <__aeabi_dsub+0x2e2>
   1c2b0:	e0c5      	b.n	1c43e <__aeabi_dsub+0x46e>
   1c2b2:	4452      	add	r2, sl
   1c2b4:	4552      	cmp	r2, sl
   1c2b6:	4180      	sbcs	r0, r0
   1c2b8:	1864      	adds	r4, r4, r1
   1c2ba:	4240      	negs	r0, r0
   1c2bc:	1824      	adds	r4, r4, r0
   1c2be:	07e7      	lsls	r7, r4, #31
   1c2c0:	0852      	lsrs	r2, r2, #1
   1c2c2:	4317      	orrs	r7, r2
   1c2c4:	0864      	lsrs	r4, r4, #1
   1c2c6:	4666      	mov	r6, ip
   1c2c8:	e708      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c2ca:	4812      	ldr	r0, [pc, #72]	; (1c314 <__aeabi_dsub+0x344>)
   1c2cc:	4285      	cmp	r5, r0
   1c2ce:	d100      	bne.n	1c2d2 <__aeabi_dsub+0x302>
   1c2d0:	e085      	b.n	1c3de <__aeabi_dsub+0x40e>
   1c2d2:	001d      	movs	r5, r3
   1c2d4:	e6bc      	b.n	1c050 <__aeabi_dsub+0x80>
   1c2d6:	0029      	movs	r1, r5
   1c2d8:	3e1f      	subs	r6, #31
   1c2da:	40f1      	lsrs	r1, r6
   1c2dc:	2b20      	cmp	r3, #32
   1c2de:	d100      	bne.n	1c2e2 <__aeabi_dsub+0x312>
   1c2e0:	e07f      	b.n	1c3e2 <__aeabi_dsub+0x412>
   1c2e2:	2240      	movs	r2, #64	; 0x40
   1c2e4:	1ad3      	subs	r3, r2, r3
   1c2e6:	409d      	lsls	r5, r3
   1c2e8:	432f      	orrs	r7, r5
   1c2ea:	1e7d      	subs	r5, r7, #1
   1c2ec:	41af      	sbcs	r7, r5
   1c2ee:	2400      	movs	r4, #0
   1c2f0:	430f      	orrs	r7, r1
   1c2f2:	2600      	movs	r6, #0
   1c2f4:	e78e      	b.n	1c214 <__aeabi_dsub+0x244>
   1c2f6:	002b      	movs	r3, r5
   1c2f8:	000f      	movs	r7, r1
   1c2fa:	3b20      	subs	r3, #32
   1c2fc:	40df      	lsrs	r7, r3
   1c2fe:	2d20      	cmp	r5, #32
   1c300:	d071      	beq.n	1c3e6 <__aeabi_dsub+0x416>
   1c302:	2340      	movs	r3, #64	; 0x40
   1c304:	1b5d      	subs	r5, r3, r5
   1c306:	40a9      	lsls	r1, r5
   1c308:	430a      	orrs	r2, r1
   1c30a:	1e51      	subs	r1, r2, #1
   1c30c:	418a      	sbcs	r2, r1
   1c30e:	2100      	movs	r1, #0
   1c310:	4317      	orrs	r7, r2
   1c312:	e6af      	b.n	1c074 <__aeabi_dsub+0xa4>
   1c314:	000007ff 	.word	0x000007ff
   1c318:	ff7fffff 	.word	0xff7fffff
   1c31c:	800fffff 	.word	0x800fffff
   1c320:	2e00      	cmp	r6, #0
   1c322:	d03e      	beq.n	1c3a2 <__aeabi_dsub+0x3d2>
   1c324:	4eb3      	ldr	r6, [pc, #716]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c326:	45b4      	cmp	ip, r6
   1c328:	d045      	beq.n	1c3b6 <__aeabi_dsub+0x3e6>
   1c32a:	2680      	movs	r6, #128	; 0x80
   1c32c:	0436      	lsls	r6, r6, #16
   1c32e:	426d      	negs	r5, r5
   1c330:	4334      	orrs	r4, r6
   1c332:	2d38      	cmp	r5, #56	; 0x38
   1c334:	dd00      	ble.n	1c338 <__aeabi_dsub+0x368>
   1c336:	e0a8      	b.n	1c48a <__aeabi_dsub+0x4ba>
   1c338:	2d1f      	cmp	r5, #31
   1c33a:	dd00      	ble.n	1c33e <__aeabi_dsub+0x36e>
   1c33c:	e11f      	b.n	1c57e <__aeabi_dsub+0x5ae>
   1c33e:	2620      	movs	r6, #32
   1c340:	0027      	movs	r7, r4
   1c342:	4650      	mov	r0, sl
   1c344:	1b76      	subs	r6, r6, r5
   1c346:	40b7      	lsls	r7, r6
   1c348:	40e8      	lsrs	r0, r5
   1c34a:	4307      	orrs	r7, r0
   1c34c:	4650      	mov	r0, sl
   1c34e:	40b0      	lsls	r0, r6
   1c350:	1e46      	subs	r6, r0, #1
   1c352:	41b0      	sbcs	r0, r6
   1c354:	40ec      	lsrs	r4, r5
   1c356:	4338      	orrs	r0, r7
   1c358:	1a17      	subs	r7, r2, r0
   1c35a:	42ba      	cmp	r2, r7
   1c35c:	4192      	sbcs	r2, r2
   1c35e:	1b0c      	subs	r4, r1, r4
   1c360:	4252      	negs	r2, r2
   1c362:	1aa4      	subs	r4, r4, r2
   1c364:	4666      	mov	r6, ip
   1c366:	4698      	mov	r8, r3
   1c368:	e68b      	b.n	1c082 <__aeabi_dsub+0xb2>
   1c36a:	4664      	mov	r4, ip
   1c36c:	4667      	mov	r7, ip
   1c36e:	432c      	orrs	r4, r5
   1c370:	d000      	beq.n	1c374 <__aeabi_dsub+0x3a4>
   1c372:	e68b      	b.n	1c08c <__aeabi_dsub+0xbc>
   1c374:	2500      	movs	r5, #0
   1c376:	2600      	movs	r6, #0
   1c378:	2700      	movs	r7, #0
   1c37a:	e6ea      	b.n	1c152 <__aeabi_dsub+0x182>
   1c37c:	001e      	movs	r6, r3
   1c37e:	e6ad      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c380:	2b1f      	cmp	r3, #31
   1c382:	dc60      	bgt.n	1c446 <__aeabi_dsub+0x476>
   1c384:	2720      	movs	r7, #32
   1c386:	1af8      	subs	r0, r7, r3
   1c388:	000f      	movs	r7, r1
   1c38a:	4684      	mov	ip, r0
   1c38c:	4087      	lsls	r7, r0
   1c38e:	0010      	movs	r0, r2
   1c390:	40d8      	lsrs	r0, r3
   1c392:	4307      	orrs	r7, r0
   1c394:	4660      	mov	r0, ip
   1c396:	4082      	lsls	r2, r0
   1c398:	1e50      	subs	r0, r2, #1
   1c39a:	4182      	sbcs	r2, r0
   1c39c:	40d9      	lsrs	r1, r3
   1c39e:	4317      	orrs	r7, r2
   1c3a0:	e6f5      	b.n	1c18e <__aeabi_dsub+0x1be>
   1c3a2:	0026      	movs	r6, r4
   1c3a4:	4650      	mov	r0, sl
   1c3a6:	4306      	orrs	r6, r0
   1c3a8:	d005      	beq.n	1c3b6 <__aeabi_dsub+0x3e6>
   1c3aa:	43ed      	mvns	r5, r5
   1c3ac:	2d00      	cmp	r5, #0
   1c3ae:	d0d3      	beq.n	1c358 <__aeabi_dsub+0x388>
   1c3b0:	4e90      	ldr	r6, [pc, #576]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c3b2:	45b4      	cmp	ip, r6
   1c3b4:	d1bd      	bne.n	1c332 <__aeabi_dsub+0x362>
   1c3b6:	000c      	movs	r4, r1
   1c3b8:	0017      	movs	r7, r2
   1c3ba:	4666      	mov	r6, ip
   1c3bc:	4698      	mov	r8, r3
   1c3be:	e68d      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c3c0:	488c      	ldr	r0, [pc, #560]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c3c2:	4283      	cmp	r3, r0
   1c3c4:	d00b      	beq.n	1c3de <__aeabi_dsub+0x40e>
   1c3c6:	4663      	mov	r3, ip
   1c3c8:	e6d9      	b.n	1c17e <__aeabi_dsub+0x1ae>
   1c3ca:	2d00      	cmp	r5, #0
   1c3cc:	d000      	beq.n	1c3d0 <__aeabi_dsub+0x400>
   1c3ce:	e096      	b.n	1c4fe <__aeabi_dsub+0x52e>
   1c3d0:	0008      	movs	r0, r1
   1c3d2:	4310      	orrs	r0, r2
   1c3d4:	d100      	bne.n	1c3d8 <__aeabi_dsub+0x408>
   1c3d6:	e0e2      	b.n	1c59e <__aeabi_dsub+0x5ce>
   1c3d8:	000c      	movs	r4, r1
   1c3da:	0017      	movs	r7, r2
   1c3dc:	4698      	mov	r8, r3
   1c3de:	4e85      	ldr	r6, [pc, #532]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c3e0:	e67c      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c3e2:	2500      	movs	r5, #0
   1c3e4:	e780      	b.n	1c2e8 <__aeabi_dsub+0x318>
   1c3e6:	2100      	movs	r1, #0
   1c3e8:	e78e      	b.n	1c308 <__aeabi_dsub+0x338>
   1c3ea:	0023      	movs	r3, r4
   1c3ec:	4650      	mov	r0, sl
   1c3ee:	4303      	orrs	r3, r0
   1c3f0:	2e00      	cmp	r6, #0
   1c3f2:	d000      	beq.n	1c3f6 <__aeabi_dsub+0x426>
   1c3f4:	e0a8      	b.n	1c548 <__aeabi_dsub+0x578>
   1c3f6:	2b00      	cmp	r3, #0
   1c3f8:	d100      	bne.n	1c3fc <__aeabi_dsub+0x42c>
   1c3fa:	e0de      	b.n	1c5ba <__aeabi_dsub+0x5ea>
   1c3fc:	000b      	movs	r3, r1
   1c3fe:	4313      	orrs	r3, r2
   1c400:	d100      	bne.n	1c404 <__aeabi_dsub+0x434>
   1c402:	e66b      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c404:	4452      	add	r2, sl
   1c406:	4552      	cmp	r2, sl
   1c408:	4180      	sbcs	r0, r0
   1c40a:	1864      	adds	r4, r4, r1
   1c40c:	4240      	negs	r0, r0
   1c40e:	1824      	adds	r4, r4, r0
   1c410:	0017      	movs	r7, r2
   1c412:	0223      	lsls	r3, r4, #8
   1c414:	d400      	bmi.n	1c418 <__aeabi_dsub+0x448>
   1c416:	e6fd      	b.n	1c214 <__aeabi_dsub+0x244>
   1c418:	4b77      	ldr	r3, [pc, #476]	; (1c5f8 <__aeabi_dsub+0x628>)
   1c41a:	4666      	mov	r6, ip
   1c41c:	401c      	ands	r4, r3
   1c41e:	e65d      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c420:	0025      	movs	r5, r4
   1c422:	4650      	mov	r0, sl
   1c424:	4305      	orrs	r5, r0
   1c426:	2e00      	cmp	r6, #0
   1c428:	d1cf      	bne.n	1c3ca <__aeabi_dsub+0x3fa>
   1c42a:	2d00      	cmp	r5, #0
   1c42c:	d14f      	bne.n	1c4ce <__aeabi_dsub+0x4fe>
   1c42e:	000c      	movs	r4, r1
   1c430:	4314      	orrs	r4, r2
   1c432:	d100      	bne.n	1c436 <__aeabi_dsub+0x466>
   1c434:	e0a0      	b.n	1c578 <__aeabi_dsub+0x5a8>
   1c436:	000c      	movs	r4, r1
   1c438:	0017      	movs	r7, r2
   1c43a:	4698      	mov	r8, r3
   1c43c:	e64e      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c43e:	4666      	mov	r6, ip
   1c440:	2400      	movs	r4, #0
   1c442:	2700      	movs	r7, #0
   1c444:	e685      	b.n	1c152 <__aeabi_dsub+0x182>
   1c446:	001f      	movs	r7, r3
   1c448:	0008      	movs	r0, r1
   1c44a:	3f20      	subs	r7, #32
   1c44c:	40f8      	lsrs	r0, r7
   1c44e:	0007      	movs	r7, r0
   1c450:	2b20      	cmp	r3, #32
   1c452:	d100      	bne.n	1c456 <__aeabi_dsub+0x486>
   1c454:	e08e      	b.n	1c574 <__aeabi_dsub+0x5a4>
   1c456:	2040      	movs	r0, #64	; 0x40
   1c458:	1ac3      	subs	r3, r0, r3
   1c45a:	4099      	lsls	r1, r3
   1c45c:	430a      	orrs	r2, r1
   1c45e:	1e51      	subs	r1, r2, #1
   1c460:	418a      	sbcs	r2, r1
   1c462:	2100      	movs	r1, #0
   1c464:	4317      	orrs	r7, r2
   1c466:	e692      	b.n	1c18e <__aeabi_dsub+0x1be>
   1c468:	2e00      	cmp	r6, #0
   1c46a:	d114      	bne.n	1c496 <__aeabi_dsub+0x4c6>
   1c46c:	0026      	movs	r6, r4
   1c46e:	4650      	mov	r0, sl
   1c470:	4306      	orrs	r6, r0
   1c472:	d062      	beq.n	1c53a <__aeabi_dsub+0x56a>
   1c474:	43db      	mvns	r3, r3
   1c476:	2b00      	cmp	r3, #0
   1c478:	d15c      	bne.n	1c534 <__aeabi_dsub+0x564>
   1c47a:	1887      	adds	r7, r0, r2
   1c47c:	4297      	cmp	r7, r2
   1c47e:	4192      	sbcs	r2, r2
   1c480:	1864      	adds	r4, r4, r1
   1c482:	4252      	negs	r2, r2
   1c484:	18a4      	adds	r4, r4, r2
   1c486:	4666      	mov	r6, ip
   1c488:	e687      	b.n	1c19a <__aeabi_dsub+0x1ca>
   1c48a:	4650      	mov	r0, sl
   1c48c:	4320      	orrs	r0, r4
   1c48e:	1e44      	subs	r4, r0, #1
   1c490:	41a0      	sbcs	r0, r4
   1c492:	2400      	movs	r4, #0
   1c494:	e760      	b.n	1c358 <__aeabi_dsub+0x388>
   1c496:	4e57      	ldr	r6, [pc, #348]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c498:	45b4      	cmp	ip, r6
   1c49a:	d04e      	beq.n	1c53a <__aeabi_dsub+0x56a>
   1c49c:	2680      	movs	r6, #128	; 0x80
   1c49e:	0436      	lsls	r6, r6, #16
   1c4a0:	425b      	negs	r3, r3
   1c4a2:	4334      	orrs	r4, r6
   1c4a4:	2b38      	cmp	r3, #56	; 0x38
   1c4a6:	dd00      	ble.n	1c4aa <__aeabi_dsub+0x4da>
   1c4a8:	e07f      	b.n	1c5aa <__aeabi_dsub+0x5da>
   1c4aa:	2b1f      	cmp	r3, #31
   1c4ac:	dd00      	ble.n	1c4b0 <__aeabi_dsub+0x4e0>
   1c4ae:	e08b      	b.n	1c5c8 <__aeabi_dsub+0x5f8>
   1c4b0:	2620      	movs	r6, #32
   1c4b2:	0027      	movs	r7, r4
   1c4b4:	4650      	mov	r0, sl
   1c4b6:	1af6      	subs	r6, r6, r3
   1c4b8:	40b7      	lsls	r7, r6
   1c4ba:	40d8      	lsrs	r0, r3
   1c4bc:	4307      	orrs	r7, r0
   1c4be:	4650      	mov	r0, sl
   1c4c0:	40b0      	lsls	r0, r6
   1c4c2:	1e46      	subs	r6, r0, #1
   1c4c4:	41b0      	sbcs	r0, r6
   1c4c6:	4307      	orrs	r7, r0
   1c4c8:	40dc      	lsrs	r4, r3
   1c4ca:	18bf      	adds	r7, r7, r2
   1c4cc:	e7d6      	b.n	1c47c <__aeabi_dsub+0x4ac>
   1c4ce:	000d      	movs	r5, r1
   1c4d0:	4315      	orrs	r5, r2
   1c4d2:	d100      	bne.n	1c4d6 <__aeabi_dsub+0x506>
   1c4d4:	e602      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c4d6:	4650      	mov	r0, sl
   1c4d8:	1a80      	subs	r0, r0, r2
   1c4da:	4582      	cmp	sl, r0
   1c4dc:	41bf      	sbcs	r7, r7
   1c4de:	1a65      	subs	r5, r4, r1
   1c4e0:	427f      	negs	r7, r7
   1c4e2:	1bed      	subs	r5, r5, r7
   1c4e4:	4684      	mov	ip, r0
   1c4e6:	0228      	lsls	r0, r5, #8
   1c4e8:	d400      	bmi.n	1c4ec <__aeabi_dsub+0x51c>
   1c4ea:	e68d      	b.n	1c208 <__aeabi_dsub+0x238>
   1c4ec:	4650      	mov	r0, sl
   1c4ee:	1a17      	subs	r7, r2, r0
   1c4f0:	42ba      	cmp	r2, r7
   1c4f2:	4192      	sbcs	r2, r2
   1c4f4:	1b0c      	subs	r4, r1, r4
   1c4f6:	4252      	negs	r2, r2
   1c4f8:	1aa4      	subs	r4, r4, r2
   1c4fa:	4698      	mov	r8, r3
   1c4fc:	e5ee      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c4fe:	000d      	movs	r5, r1
   1c500:	4315      	orrs	r5, r2
   1c502:	d100      	bne.n	1c506 <__aeabi_dsub+0x536>
   1c504:	e76b      	b.n	1c3de <__aeabi_dsub+0x40e>
   1c506:	4650      	mov	r0, sl
   1c508:	0767      	lsls	r7, r4, #29
   1c50a:	08c0      	lsrs	r0, r0, #3
   1c50c:	4307      	orrs	r7, r0
   1c50e:	2080      	movs	r0, #128	; 0x80
   1c510:	08e4      	lsrs	r4, r4, #3
   1c512:	0300      	lsls	r0, r0, #12
   1c514:	4204      	tst	r4, r0
   1c516:	d007      	beq.n	1c528 <__aeabi_dsub+0x558>
   1c518:	08cd      	lsrs	r5, r1, #3
   1c51a:	4205      	tst	r5, r0
   1c51c:	d104      	bne.n	1c528 <__aeabi_dsub+0x558>
   1c51e:	002c      	movs	r4, r5
   1c520:	4698      	mov	r8, r3
   1c522:	08d7      	lsrs	r7, r2, #3
   1c524:	0749      	lsls	r1, r1, #29
   1c526:	430f      	orrs	r7, r1
   1c528:	0f7b      	lsrs	r3, r7, #29
   1c52a:	00e4      	lsls	r4, r4, #3
   1c52c:	431c      	orrs	r4, r3
   1c52e:	00ff      	lsls	r7, r7, #3
   1c530:	4e30      	ldr	r6, [pc, #192]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c532:	e5d3      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c534:	4e2f      	ldr	r6, [pc, #188]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c536:	45b4      	cmp	ip, r6
   1c538:	d1b4      	bne.n	1c4a4 <__aeabi_dsub+0x4d4>
   1c53a:	000c      	movs	r4, r1
   1c53c:	0017      	movs	r7, r2
   1c53e:	4666      	mov	r6, ip
   1c540:	e5cc      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c542:	2700      	movs	r7, #0
   1c544:	2400      	movs	r4, #0
   1c546:	e5e8      	b.n	1c11a <__aeabi_dsub+0x14a>
   1c548:	2b00      	cmp	r3, #0
   1c54a:	d039      	beq.n	1c5c0 <__aeabi_dsub+0x5f0>
   1c54c:	000b      	movs	r3, r1
   1c54e:	4313      	orrs	r3, r2
   1c550:	d100      	bne.n	1c554 <__aeabi_dsub+0x584>
   1c552:	e744      	b.n	1c3de <__aeabi_dsub+0x40e>
   1c554:	08c0      	lsrs	r0, r0, #3
   1c556:	0767      	lsls	r7, r4, #29
   1c558:	4307      	orrs	r7, r0
   1c55a:	2080      	movs	r0, #128	; 0x80
   1c55c:	08e4      	lsrs	r4, r4, #3
   1c55e:	0300      	lsls	r0, r0, #12
   1c560:	4204      	tst	r4, r0
   1c562:	d0e1      	beq.n	1c528 <__aeabi_dsub+0x558>
   1c564:	08cb      	lsrs	r3, r1, #3
   1c566:	4203      	tst	r3, r0
   1c568:	d1de      	bne.n	1c528 <__aeabi_dsub+0x558>
   1c56a:	08d7      	lsrs	r7, r2, #3
   1c56c:	0749      	lsls	r1, r1, #29
   1c56e:	430f      	orrs	r7, r1
   1c570:	001c      	movs	r4, r3
   1c572:	e7d9      	b.n	1c528 <__aeabi_dsub+0x558>
   1c574:	2100      	movs	r1, #0
   1c576:	e771      	b.n	1c45c <__aeabi_dsub+0x48c>
   1c578:	2500      	movs	r5, #0
   1c57a:	2700      	movs	r7, #0
   1c57c:	e5e9      	b.n	1c152 <__aeabi_dsub+0x182>
   1c57e:	002e      	movs	r6, r5
   1c580:	0027      	movs	r7, r4
   1c582:	3e20      	subs	r6, #32
   1c584:	40f7      	lsrs	r7, r6
   1c586:	2d20      	cmp	r5, #32
   1c588:	d02f      	beq.n	1c5ea <__aeabi_dsub+0x61a>
   1c58a:	2640      	movs	r6, #64	; 0x40
   1c58c:	1b75      	subs	r5, r6, r5
   1c58e:	40ac      	lsls	r4, r5
   1c590:	4650      	mov	r0, sl
   1c592:	4320      	orrs	r0, r4
   1c594:	1e44      	subs	r4, r0, #1
   1c596:	41a0      	sbcs	r0, r4
   1c598:	2400      	movs	r4, #0
   1c59a:	4338      	orrs	r0, r7
   1c59c:	e6dc      	b.n	1c358 <__aeabi_dsub+0x388>
   1c59e:	2480      	movs	r4, #128	; 0x80
   1c5a0:	2500      	movs	r5, #0
   1c5a2:	0324      	lsls	r4, r4, #12
   1c5a4:	4e13      	ldr	r6, [pc, #76]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c5a6:	2700      	movs	r7, #0
   1c5a8:	e5d3      	b.n	1c152 <__aeabi_dsub+0x182>
   1c5aa:	4650      	mov	r0, sl
   1c5ac:	4320      	orrs	r0, r4
   1c5ae:	0007      	movs	r7, r0
   1c5b0:	1e78      	subs	r0, r7, #1
   1c5b2:	4187      	sbcs	r7, r0
   1c5b4:	2400      	movs	r4, #0
   1c5b6:	18bf      	adds	r7, r7, r2
   1c5b8:	e760      	b.n	1c47c <__aeabi_dsub+0x4ac>
   1c5ba:	000c      	movs	r4, r1
   1c5bc:	0017      	movs	r7, r2
   1c5be:	e58d      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c5c0:	000c      	movs	r4, r1
   1c5c2:	0017      	movs	r7, r2
   1c5c4:	4e0b      	ldr	r6, [pc, #44]	; (1c5f4 <__aeabi_dsub+0x624>)
   1c5c6:	e589      	b.n	1c0dc <__aeabi_dsub+0x10c>
   1c5c8:	001e      	movs	r6, r3
   1c5ca:	0027      	movs	r7, r4
   1c5cc:	3e20      	subs	r6, #32
   1c5ce:	40f7      	lsrs	r7, r6
   1c5d0:	2b20      	cmp	r3, #32
   1c5d2:	d00c      	beq.n	1c5ee <__aeabi_dsub+0x61e>
   1c5d4:	2640      	movs	r6, #64	; 0x40
   1c5d6:	1af3      	subs	r3, r6, r3
   1c5d8:	409c      	lsls	r4, r3
   1c5da:	4650      	mov	r0, sl
   1c5dc:	4320      	orrs	r0, r4
   1c5de:	1e44      	subs	r4, r0, #1
   1c5e0:	41a0      	sbcs	r0, r4
   1c5e2:	4307      	orrs	r7, r0
   1c5e4:	2400      	movs	r4, #0
   1c5e6:	18bf      	adds	r7, r7, r2
   1c5e8:	e748      	b.n	1c47c <__aeabi_dsub+0x4ac>
   1c5ea:	2400      	movs	r4, #0
   1c5ec:	e7d0      	b.n	1c590 <__aeabi_dsub+0x5c0>
   1c5ee:	2400      	movs	r4, #0
   1c5f0:	e7f3      	b.n	1c5da <__aeabi_dsub+0x60a>
   1c5f2:	46c0      	nop			; (mov r8, r8)
   1c5f4:	000007ff 	.word	0x000007ff
   1c5f8:	ff7fffff 	.word	0xff7fffff

0001c5fc <__aeabi_d2iz>:
   1c5fc:	b530      	push	{r4, r5, lr}
   1c5fe:	4d13      	ldr	r5, [pc, #76]	; (1c64c <__aeabi_d2iz+0x50>)
   1c600:	030a      	lsls	r2, r1, #12
   1c602:	004b      	lsls	r3, r1, #1
   1c604:	0b12      	lsrs	r2, r2, #12
   1c606:	0d5b      	lsrs	r3, r3, #21
   1c608:	0fc9      	lsrs	r1, r1, #31
   1c60a:	2400      	movs	r4, #0
   1c60c:	42ab      	cmp	r3, r5
   1c60e:	dd10      	ble.n	1c632 <__aeabi_d2iz+0x36>
   1c610:	4c0f      	ldr	r4, [pc, #60]	; (1c650 <__aeabi_d2iz+0x54>)
   1c612:	42a3      	cmp	r3, r4
   1c614:	dc0f      	bgt.n	1c636 <__aeabi_d2iz+0x3a>
   1c616:	2480      	movs	r4, #128	; 0x80
   1c618:	4d0e      	ldr	r5, [pc, #56]	; (1c654 <__aeabi_d2iz+0x58>)
   1c61a:	0364      	lsls	r4, r4, #13
   1c61c:	4322      	orrs	r2, r4
   1c61e:	1aed      	subs	r5, r5, r3
   1c620:	2d1f      	cmp	r5, #31
   1c622:	dd0b      	ble.n	1c63c <__aeabi_d2iz+0x40>
   1c624:	480c      	ldr	r0, [pc, #48]	; (1c658 <__aeabi_d2iz+0x5c>)
   1c626:	1ac3      	subs	r3, r0, r3
   1c628:	40da      	lsrs	r2, r3
   1c62a:	4254      	negs	r4, r2
   1c62c:	2900      	cmp	r1, #0
   1c62e:	d100      	bne.n	1c632 <__aeabi_d2iz+0x36>
   1c630:	0014      	movs	r4, r2
   1c632:	0020      	movs	r0, r4
   1c634:	bd30      	pop	{r4, r5, pc}
   1c636:	4b09      	ldr	r3, [pc, #36]	; (1c65c <__aeabi_d2iz+0x60>)
   1c638:	18cc      	adds	r4, r1, r3
   1c63a:	e7fa      	b.n	1c632 <__aeabi_d2iz+0x36>
   1c63c:	4c08      	ldr	r4, [pc, #32]	; (1c660 <__aeabi_d2iz+0x64>)
   1c63e:	40e8      	lsrs	r0, r5
   1c640:	46a4      	mov	ip, r4
   1c642:	4463      	add	r3, ip
   1c644:	409a      	lsls	r2, r3
   1c646:	4302      	orrs	r2, r0
   1c648:	e7ef      	b.n	1c62a <__aeabi_d2iz+0x2e>
   1c64a:	46c0      	nop			; (mov r8, r8)
   1c64c:	000003fe 	.word	0x000003fe
   1c650:	0000041d 	.word	0x0000041d
   1c654:	00000433 	.word	0x00000433
   1c658:	00000413 	.word	0x00000413
   1c65c:	7fffffff 	.word	0x7fffffff
   1c660:	fffffbed 	.word	0xfffffbed

0001c664 <__aeabi_i2d>:
   1c664:	b570      	push	{r4, r5, r6, lr}
   1c666:	2800      	cmp	r0, #0
   1c668:	d030      	beq.n	1c6cc <__aeabi_i2d+0x68>
   1c66a:	17c3      	asrs	r3, r0, #31
   1c66c:	18c4      	adds	r4, r0, r3
   1c66e:	405c      	eors	r4, r3
   1c670:	0fc5      	lsrs	r5, r0, #31
   1c672:	0020      	movs	r0, r4
   1c674:	f000 f94c 	bl	1c910 <__clzsi2>
   1c678:	4b17      	ldr	r3, [pc, #92]	; (1c6d8 <__aeabi_i2d+0x74>)
   1c67a:	4a18      	ldr	r2, [pc, #96]	; (1c6dc <__aeabi_i2d+0x78>)
   1c67c:	1a1b      	subs	r3, r3, r0
   1c67e:	1ad2      	subs	r2, r2, r3
   1c680:	2a1f      	cmp	r2, #31
   1c682:	dd18      	ble.n	1c6b6 <__aeabi_i2d+0x52>
   1c684:	4a16      	ldr	r2, [pc, #88]	; (1c6e0 <__aeabi_i2d+0x7c>)
   1c686:	1ad2      	subs	r2, r2, r3
   1c688:	4094      	lsls	r4, r2
   1c68a:	2200      	movs	r2, #0
   1c68c:	0324      	lsls	r4, r4, #12
   1c68e:	055b      	lsls	r3, r3, #21
   1c690:	0b24      	lsrs	r4, r4, #12
   1c692:	0d5b      	lsrs	r3, r3, #21
   1c694:	2100      	movs	r1, #0
   1c696:	0010      	movs	r0, r2
   1c698:	0324      	lsls	r4, r4, #12
   1c69a:	0d0a      	lsrs	r2, r1, #20
   1c69c:	0b24      	lsrs	r4, r4, #12
   1c69e:	0512      	lsls	r2, r2, #20
   1c6a0:	4322      	orrs	r2, r4
   1c6a2:	4c10      	ldr	r4, [pc, #64]	; (1c6e4 <__aeabi_i2d+0x80>)
   1c6a4:	051b      	lsls	r3, r3, #20
   1c6a6:	4022      	ands	r2, r4
   1c6a8:	4313      	orrs	r3, r2
   1c6aa:	005b      	lsls	r3, r3, #1
   1c6ac:	07ed      	lsls	r5, r5, #31
   1c6ae:	085b      	lsrs	r3, r3, #1
   1c6b0:	432b      	orrs	r3, r5
   1c6b2:	0019      	movs	r1, r3
   1c6b4:	bd70      	pop	{r4, r5, r6, pc}
   1c6b6:	0021      	movs	r1, r4
   1c6b8:	4091      	lsls	r1, r2
   1c6ba:	000a      	movs	r2, r1
   1c6bc:	210b      	movs	r1, #11
   1c6be:	1a08      	subs	r0, r1, r0
   1c6c0:	40c4      	lsrs	r4, r0
   1c6c2:	055b      	lsls	r3, r3, #21
   1c6c4:	0324      	lsls	r4, r4, #12
   1c6c6:	0b24      	lsrs	r4, r4, #12
   1c6c8:	0d5b      	lsrs	r3, r3, #21
   1c6ca:	e7e3      	b.n	1c694 <__aeabi_i2d+0x30>
   1c6cc:	2500      	movs	r5, #0
   1c6ce:	2300      	movs	r3, #0
   1c6d0:	2400      	movs	r4, #0
   1c6d2:	2200      	movs	r2, #0
   1c6d4:	e7de      	b.n	1c694 <__aeabi_i2d+0x30>
   1c6d6:	46c0      	nop			; (mov r8, r8)
   1c6d8:	0000041e 	.word	0x0000041e
   1c6dc:	00000433 	.word	0x00000433
   1c6e0:	00000413 	.word	0x00000413
   1c6e4:	800fffff 	.word	0x800fffff

0001c6e8 <__aeabi_ui2d>:
   1c6e8:	b510      	push	{r4, lr}
   1c6ea:	1e04      	subs	r4, r0, #0
   1c6ec:	d028      	beq.n	1c740 <__aeabi_ui2d+0x58>
   1c6ee:	f000 f90f 	bl	1c910 <__clzsi2>
   1c6f2:	4b15      	ldr	r3, [pc, #84]	; (1c748 <__aeabi_ui2d+0x60>)
   1c6f4:	4a15      	ldr	r2, [pc, #84]	; (1c74c <__aeabi_ui2d+0x64>)
   1c6f6:	1a1b      	subs	r3, r3, r0
   1c6f8:	1ad2      	subs	r2, r2, r3
   1c6fa:	2a1f      	cmp	r2, #31
   1c6fc:	dd15      	ble.n	1c72a <__aeabi_ui2d+0x42>
   1c6fe:	4a14      	ldr	r2, [pc, #80]	; (1c750 <__aeabi_ui2d+0x68>)
   1c700:	1ad2      	subs	r2, r2, r3
   1c702:	4094      	lsls	r4, r2
   1c704:	2200      	movs	r2, #0
   1c706:	0324      	lsls	r4, r4, #12
   1c708:	055b      	lsls	r3, r3, #21
   1c70a:	0b24      	lsrs	r4, r4, #12
   1c70c:	0d5b      	lsrs	r3, r3, #21
   1c70e:	2100      	movs	r1, #0
   1c710:	0010      	movs	r0, r2
   1c712:	0324      	lsls	r4, r4, #12
   1c714:	0d0a      	lsrs	r2, r1, #20
   1c716:	0b24      	lsrs	r4, r4, #12
   1c718:	0512      	lsls	r2, r2, #20
   1c71a:	4322      	orrs	r2, r4
   1c71c:	4c0d      	ldr	r4, [pc, #52]	; (1c754 <__aeabi_ui2d+0x6c>)
   1c71e:	051b      	lsls	r3, r3, #20
   1c720:	4022      	ands	r2, r4
   1c722:	4313      	orrs	r3, r2
   1c724:	005b      	lsls	r3, r3, #1
   1c726:	0859      	lsrs	r1, r3, #1
   1c728:	bd10      	pop	{r4, pc}
   1c72a:	0021      	movs	r1, r4
   1c72c:	4091      	lsls	r1, r2
   1c72e:	000a      	movs	r2, r1
   1c730:	210b      	movs	r1, #11
   1c732:	1a08      	subs	r0, r1, r0
   1c734:	40c4      	lsrs	r4, r0
   1c736:	055b      	lsls	r3, r3, #21
   1c738:	0324      	lsls	r4, r4, #12
   1c73a:	0b24      	lsrs	r4, r4, #12
   1c73c:	0d5b      	lsrs	r3, r3, #21
   1c73e:	e7e6      	b.n	1c70e <__aeabi_ui2d+0x26>
   1c740:	2300      	movs	r3, #0
   1c742:	2400      	movs	r4, #0
   1c744:	2200      	movs	r2, #0
   1c746:	e7e2      	b.n	1c70e <__aeabi_ui2d+0x26>
   1c748:	0000041e 	.word	0x0000041e
   1c74c:	00000433 	.word	0x00000433
   1c750:	00000413 	.word	0x00000413
   1c754:	800fffff 	.word	0x800fffff

0001c758 <__aeabi_f2d>:
   1c758:	0041      	lsls	r1, r0, #1
   1c75a:	0e09      	lsrs	r1, r1, #24
   1c75c:	1c4b      	adds	r3, r1, #1
   1c75e:	b570      	push	{r4, r5, r6, lr}
   1c760:	b2db      	uxtb	r3, r3
   1c762:	0246      	lsls	r6, r0, #9
   1c764:	0a75      	lsrs	r5, r6, #9
   1c766:	0fc4      	lsrs	r4, r0, #31
   1c768:	2b01      	cmp	r3, #1
   1c76a:	dd14      	ble.n	1c796 <__aeabi_f2d+0x3e>
   1c76c:	23e0      	movs	r3, #224	; 0xe0
   1c76e:	009b      	lsls	r3, r3, #2
   1c770:	076d      	lsls	r5, r5, #29
   1c772:	0b36      	lsrs	r6, r6, #12
   1c774:	18cb      	adds	r3, r1, r3
   1c776:	2100      	movs	r1, #0
   1c778:	0d0a      	lsrs	r2, r1, #20
   1c77a:	0028      	movs	r0, r5
   1c77c:	0512      	lsls	r2, r2, #20
   1c77e:	4d1c      	ldr	r5, [pc, #112]	; (1c7f0 <__aeabi_f2d+0x98>)
   1c780:	4332      	orrs	r2, r6
   1c782:	055b      	lsls	r3, r3, #21
   1c784:	402a      	ands	r2, r5
   1c786:	085b      	lsrs	r3, r3, #1
   1c788:	4313      	orrs	r3, r2
   1c78a:	005b      	lsls	r3, r3, #1
   1c78c:	07e4      	lsls	r4, r4, #31
   1c78e:	085b      	lsrs	r3, r3, #1
   1c790:	4323      	orrs	r3, r4
   1c792:	0019      	movs	r1, r3
   1c794:	bd70      	pop	{r4, r5, r6, pc}
   1c796:	2900      	cmp	r1, #0
   1c798:	d114      	bne.n	1c7c4 <__aeabi_f2d+0x6c>
   1c79a:	2d00      	cmp	r5, #0
   1c79c:	d01e      	beq.n	1c7dc <__aeabi_f2d+0x84>
   1c79e:	0028      	movs	r0, r5
   1c7a0:	f000 f8b6 	bl	1c910 <__clzsi2>
   1c7a4:	280a      	cmp	r0, #10
   1c7a6:	dc1c      	bgt.n	1c7e2 <__aeabi_f2d+0x8a>
   1c7a8:	230b      	movs	r3, #11
   1c7aa:	002a      	movs	r2, r5
   1c7ac:	1a1b      	subs	r3, r3, r0
   1c7ae:	40da      	lsrs	r2, r3
   1c7b0:	0003      	movs	r3, r0
   1c7b2:	3315      	adds	r3, #21
   1c7b4:	409d      	lsls	r5, r3
   1c7b6:	4b0f      	ldr	r3, [pc, #60]	; (1c7f4 <__aeabi_f2d+0x9c>)
   1c7b8:	0312      	lsls	r2, r2, #12
   1c7ba:	1a1b      	subs	r3, r3, r0
   1c7bc:	055b      	lsls	r3, r3, #21
   1c7be:	0b16      	lsrs	r6, r2, #12
   1c7c0:	0d5b      	lsrs	r3, r3, #21
   1c7c2:	e7d8      	b.n	1c776 <__aeabi_f2d+0x1e>
   1c7c4:	2d00      	cmp	r5, #0
   1c7c6:	d006      	beq.n	1c7d6 <__aeabi_f2d+0x7e>
   1c7c8:	0b32      	lsrs	r2, r6, #12
   1c7ca:	2680      	movs	r6, #128	; 0x80
   1c7cc:	0336      	lsls	r6, r6, #12
   1c7ce:	076d      	lsls	r5, r5, #29
   1c7d0:	4316      	orrs	r6, r2
   1c7d2:	4b09      	ldr	r3, [pc, #36]	; (1c7f8 <__aeabi_f2d+0xa0>)
   1c7d4:	e7cf      	b.n	1c776 <__aeabi_f2d+0x1e>
   1c7d6:	4b08      	ldr	r3, [pc, #32]	; (1c7f8 <__aeabi_f2d+0xa0>)
   1c7d8:	2600      	movs	r6, #0
   1c7da:	e7cc      	b.n	1c776 <__aeabi_f2d+0x1e>
   1c7dc:	2300      	movs	r3, #0
   1c7de:	2600      	movs	r6, #0
   1c7e0:	e7c9      	b.n	1c776 <__aeabi_f2d+0x1e>
   1c7e2:	0003      	movs	r3, r0
   1c7e4:	002a      	movs	r2, r5
   1c7e6:	3b0b      	subs	r3, #11
   1c7e8:	409a      	lsls	r2, r3
   1c7ea:	2500      	movs	r5, #0
   1c7ec:	e7e3      	b.n	1c7b6 <__aeabi_f2d+0x5e>
   1c7ee:	46c0      	nop			; (mov r8, r8)
   1c7f0:	800fffff 	.word	0x800fffff
   1c7f4:	00000389 	.word	0x00000389
   1c7f8:	000007ff 	.word	0x000007ff

0001c7fc <__aeabi_d2f>:
   1c7fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c7fe:	004c      	lsls	r4, r1, #1
   1c800:	0d64      	lsrs	r4, r4, #21
   1c802:	030b      	lsls	r3, r1, #12
   1c804:	1c62      	adds	r2, r4, #1
   1c806:	0f45      	lsrs	r5, r0, #29
   1c808:	0a5b      	lsrs	r3, r3, #9
   1c80a:	0552      	lsls	r2, r2, #21
   1c80c:	432b      	orrs	r3, r5
   1c80e:	0fc9      	lsrs	r1, r1, #31
   1c810:	00c5      	lsls	r5, r0, #3
   1c812:	0d52      	lsrs	r2, r2, #21
   1c814:	2a01      	cmp	r2, #1
   1c816:	dd28      	ble.n	1c86a <__aeabi_d2f+0x6e>
   1c818:	4a3a      	ldr	r2, [pc, #232]	; (1c904 <__aeabi_d2f+0x108>)
   1c81a:	18a6      	adds	r6, r4, r2
   1c81c:	2efe      	cmp	r6, #254	; 0xfe
   1c81e:	dc1b      	bgt.n	1c858 <__aeabi_d2f+0x5c>
   1c820:	2e00      	cmp	r6, #0
   1c822:	dd3e      	ble.n	1c8a2 <__aeabi_d2f+0xa6>
   1c824:	0180      	lsls	r0, r0, #6
   1c826:	0002      	movs	r2, r0
   1c828:	1e50      	subs	r0, r2, #1
   1c82a:	4182      	sbcs	r2, r0
   1c82c:	0f6d      	lsrs	r5, r5, #29
   1c82e:	432a      	orrs	r2, r5
   1c830:	00db      	lsls	r3, r3, #3
   1c832:	4313      	orrs	r3, r2
   1c834:	075a      	lsls	r2, r3, #29
   1c836:	d004      	beq.n	1c842 <__aeabi_d2f+0x46>
   1c838:	220f      	movs	r2, #15
   1c83a:	401a      	ands	r2, r3
   1c83c:	2a04      	cmp	r2, #4
   1c83e:	d000      	beq.n	1c842 <__aeabi_d2f+0x46>
   1c840:	3304      	adds	r3, #4
   1c842:	2280      	movs	r2, #128	; 0x80
   1c844:	04d2      	lsls	r2, r2, #19
   1c846:	401a      	ands	r2, r3
   1c848:	d05a      	beq.n	1c900 <__aeabi_d2f+0x104>
   1c84a:	3601      	adds	r6, #1
   1c84c:	2eff      	cmp	r6, #255	; 0xff
   1c84e:	d003      	beq.n	1c858 <__aeabi_d2f+0x5c>
   1c850:	019b      	lsls	r3, r3, #6
   1c852:	0a5b      	lsrs	r3, r3, #9
   1c854:	b2f4      	uxtb	r4, r6
   1c856:	e001      	b.n	1c85c <__aeabi_d2f+0x60>
   1c858:	24ff      	movs	r4, #255	; 0xff
   1c85a:	2300      	movs	r3, #0
   1c85c:	0258      	lsls	r0, r3, #9
   1c85e:	05e4      	lsls	r4, r4, #23
   1c860:	0a40      	lsrs	r0, r0, #9
   1c862:	07c9      	lsls	r1, r1, #31
   1c864:	4320      	orrs	r0, r4
   1c866:	4308      	orrs	r0, r1
   1c868:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1c86a:	2c00      	cmp	r4, #0
   1c86c:	d007      	beq.n	1c87e <__aeabi_d2f+0x82>
   1c86e:	431d      	orrs	r5, r3
   1c870:	d0f2      	beq.n	1c858 <__aeabi_d2f+0x5c>
   1c872:	2080      	movs	r0, #128	; 0x80
   1c874:	00db      	lsls	r3, r3, #3
   1c876:	0480      	lsls	r0, r0, #18
   1c878:	4303      	orrs	r3, r0
   1c87a:	26ff      	movs	r6, #255	; 0xff
   1c87c:	e7da      	b.n	1c834 <__aeabi_d2f+0x38>
   1c87e:	432b      	orrs	r3, r5
   1c880:	d003      	beq.n	1c88a <__aeabi_d2f+0x8e>
   1c882:	2305      	movs	r3, #5
   1c884:	08db      	lsrs	r3, r3, #3
   1c886:	2cff      	cmp	r4, #255	; 0xff
   1c888:	d003      	beq.n	1c892 <__aeabi_d2f+0x96>
   1c88a:	025b      	lsls	r3, r3, #9
   1c88c:	0a5b      	lsrs	r3, r3, #9
   1c88e:	b2e4      	uxtb	r4, r4
   1c890:	e7e4      	b.n	1c85c <__aeabi_d2f+0x60>
   1c892:	2b00      	cmp	r3, #0
   1c894:	d032      	beq.n	1c8fc <__aeabi_d2f+0x100>
   1c896:	2080      	movs	r0, #128	; 0x80
   1c898:	03c0      	lsls	r0, r0, #15
   1c89a:	4303      	orrs	r3, r0
   1c89c:	025b      	lsls	r3, r3, #9
   1c89e:	0a5b      	lsrs	r3, r3, #9
   1c8a0:	e7dc      	b.n	1c85c <__aeabi_d2f+0x60>
   1c8a2:	0032      	movs	r2, r6
   1c8a4:	3217      	adds	r2, #23
   1c8a6:	db14      	blt.n	1c8d2 <__aeabi_d2f+0xd6>
   1c8a8:	2280      	movs	r2, #128	; 0x80
   1c8aa:	271e      	movs	r7, #30
   1c8ac:	0412      	lsls	r2, r2, #16
   1c8ae:	4313      	orrs	r3, r2
   1c8b0:	1bbf      	subs	r7, r7, r6
   1c8b2:	2f1f      	cmp	r7, #31
   1c8b4:	dc0f      	bgt.n	1c8d6 <__aeabi_d2f+0xda>
   1c8b6:	4a14      	ldr	r2, [pc, #80]	; (1c908 <__aeabi_d2f+0x10c>)
   1c8b8:	4694      	mov	ip, r2
   1c8ba:	4464      	add	r4, ip
   1c8bc:	002a      	movs	r2, r5
   1c8be:	40a5      	lsls	r5, r4
   1c8c0:	002e      	movs	r6, r5
   1c8c2:	40a3      	lsls	r3, r4
   1c8c4:	1e75      	subs	r5, r6, #1
   1c8c6:	41ae      	sbcs	r6, r5
   1c8c8:	40fa      	lsrs	r2, r7
   1c8ca:	4333      	orrs	r3, r6
   1c8cc:	4313      	orrs	r3, r2
   1c8ce:	2600      	movs	r6, #0
   1c8d0:	e7b0      	b.n	1c834 <__aeabi_d2f+0x38>
   1c8d2:	2400      	movs	r4, #0
   1c8d4:	e7d5      	b.n	1c882 <__aeabi_d2f+0x86>
   1c8d6:	2202      	movs	r2, #2
   1c8d8:	4252      	negs	r2, r2
   1c8da:	1b96      	subs	r6, r2, r6
   1c8dc:	001a      	movs	r2, r3
   1c8de:	40f2      	lsrs	r2, r6
   1c8e0:	2f20      	cmp	r7, #32
   1c8e2:	d009      	beq.n	1c8f8 <__aeabi_d2f+0xfc>
   1c8e4:	4809      	ldr	r0, [pc, #36]	; (1c90c <__aeabi_d2f+0x110>)
   1c8e6:	4684      	mov	ip, r0
   1c8e8:	4464      	add	r4, ip
   1c8ea:	40a3      	lsls	r3, r4
   1c8ec:	432b      	orrs	r3, r5
   1c8ee:	1e5d      	subs	r5, r3, #1
   1c8f0:	41ab      	sbcs	r3, r5
   1c8f2:	2600      	movs	r6, #0
   1c8f4:	4313      	orrs	r3, r2
   1c8f6:	e79d      	b.n	1c834 <__aeabi_d2f+0x38>
   1c8f8:	2300      	movs	r3, #0
   1c8fa:	e7f7      	b.n	1c8ec <__aeabi_d2f+0xf0>
   1c8fc:	2300      	movs	r3, #0
   1c8fe:	e7ad      	b.n	1c85c <__aeabi_d2f+0x60>
   1c900:	0034      	movs	r4, r6
   1c902:	e7bf      	b.n	1c884 <__aeabi_d2f+0x88>
   1c904:	fffffc80 	.word	0xfffffc80
   1c908:	fffffc82 	.word	0xfffffc82
   1c90c:	fffffca2 	.word	0xfffffca2

0001c910 <__clzsi2>:
   1c910:	211c      	movs	r1, #28
   1c912:	2301      	movs	r3, #1
   1c914:	041b      	lsls	r3, r3, #16
   1c916:	4298      	cmp	r0, r3
   1c918:	d301      	bcc.n	1c91e <__clzsi2+0xe>
   1c91a:	0c00      	lsrs	r0, r0, #16
   1c91c:	3910      	subs	r1, #16
   1c91e:	0a1b      	lsrs	r3, r3, #8
   1c920:	4298      	cmp	r0, r3
   1c922:	d301      	bcc.n	1c928 <__clzsi2+0x18>
   1c924:	0a00      	lsrs	r0, r0, #8
   1c926:	3908      	subs	r1, #8
   1c928:	091b      	lsrs	r3, r3, #4
   1c92a:	4298      	cmp	r0, r3
   1c92c:	d301      	bcc.n	1c932 <__clzsi2+0x22>
   1c92e:	0900      	lsrs	r0, r0, #4
   1c930:	3904      	subs	r1, #4
   1c932:	a202      	add	r2, pc, #8	; (adr r2, 1c93c <__clzsi2+0x2c>)
   1c934:	5c10      	ldrb	r0, [r2, r0]
   1c936:	1840      	adds	r0, r0, r1
   1c938:	4770      	bx	lr
   1c93a:	46c0      	nop			; (mov r8, r8)
   1c93c:	02020304 	.word	0x02020304
   1c940:	01010101 	.word	0x01010101
	...

0001c94c <__errno>:
   1c94c:	4b01      	ldr	r3, [pc, #4]	; (1c954 <__errno+0x8>)
   1c94e:	6818      	ldr	r0, [r3, #0]
   1c950:	4770      	bx	lr
   1c952:	46c0      	nop			; (mov r8, r8)
   1c954:	20000118 	.word	0x20000118

0001c958 <__libc_init_array>:
   1c958:	b570      	push	{r4, r5, r6, lr}
   1c95a:	2600      	movs	r6, #0
   1c95c:	4d0c      	ldr	r5, [pc, #48]	; (1c990 <__libc_init_array+0x38>)
   1c95e:	4c0d      	ldr	r4, [pc, #52]	; (1c994 <__libc_init_array+0x3c>)
   1c960:	1b64      	subs	r4, r4, r5
   1c962:	10a4      	asrs	r4, r4, #2
   1c964:	42a6      	cmp	r6, r4
   1c966:	d109      	bne.n	1c97c <__libc_init_array+0x24>
   1c968:	2600      	movs	r6, #0
   1c96a:	f000 fe1d 	bl	1d5a8 <_init>
   1c96e:	4d0a      	ldr	r5, [pc, #40]	; (1c998 <__libc_init_array+0x40>)
   1c970:	4c0a      	ldr	r4, [pc, #40]	; (1c99c <__libc_init_array+0x44>)
   1c972:	1b64      	subs	r4, r4, r5
   1c974:	10a4      	asrs	r4, r4, #2
   1c976:	42a6      	cmp	r6, r4
   1c978:	d105      	bne.n	1c986 <__libc_init_array+0x2e>
   1c97a:	bd70      	pop	{r4, r5, r6, pc}
   1c97c:	00b3      	lsls	r3, r6, #2
   1c97e:	58eb      	ldr	r3, [r5, r3]
   1c980:	4798      	blx	r3
   1c982:	3601      	adds	r6, #1
   1c984:	e7ee      	b.n	1c964 <__libc_init_array+0xc>
   1c986:	00b3      	lsls	r3, r6, #2
   1c988:	58eb      	ldr	r3, [r5, r3]
   1c98a:	4798      	blx	r3
   1c98c:	3601      	adds	r6, #1
   1c98e:	e7f2      	b.n	1c976 <__libc_init_array+0x1e>
   1c990:	0001d5b4 	.word	0x0001d5b4
   1c994:	0001d5b4 	.word	0x0001d5b4
   1c998:	0001d5b4 	.word	0x0001d5b4
   1c99c:	0001d5b8 	.word	0x0001d5b8

0001c9a0 <memcpy>:
   1c9a0:	2300      	movs	r3, #0
   1c9a2:	b510      	push	{r4, lr}
   1c9a4:	429a      	cmp	r2, r3
   1c9a6:	d100      	bne.n	1c9aa <memcpy+0xa>
   1c9a8:	bd10      	pop	{r4, pc}
   1c9aa:	5ccc      	ldrb	r4, [r1, r3]
   1c9ac:	54c4      	strb	r4, [r0, r3]
   1c9ae:	3301      	adds	r3, #1
   1c9b0:	e7f8      	b.n	1c9a4 <memcpy+0x4>

0001c9b2 <memmove>:
   1c9b2:	b510      	push	{r4, lr}
   1c9b4:	4288      	cmp	r0, r1
   1c9b6:	d902      	bls.n	1c9be <memmove+0xc>
   1c9b8:	188b      	adds	r3, r1, r2
   1c9ba:	4298      	cmp	r0, r3
   1c9bc:	d308      	bcc.n	1c9d0 <memmove+0x1e>
   1c9be:	2300      	movs	r3, #0
   1c9c0:	429a      	cmp	r2, r3
   1c9c2:	d007      	beq.n	1c9d4 <memmove+0x22>
   1c9c4:	5ccc      	ldrb	r4, [r1, r3]
   1c9c6:	54c4      	strb	r4, [r0, r3]
   1c9c8:	3301      	adds	r3, #1
   1c9ca:	e7f9      	b.n	1c9c0 <memmove+0xe>
   1c9cc:	5c8b      	ldrb	r3, [r1, r2]
   1c9ce:	5483      	strb	r3, [r0, r2]
   1c9d0:	3a01      	subs	r2, #1
   1c9d2:	d2fb      	bcs.n	1c9cc <memmove+0x1a>
   1c9d4:	bd10      	pop	{r4, pc}

0001c9d6 <memset>:
   1c9d6:	0003      	movs	r3, r0
   1c9d8:	1882      	adds	r2, r0, r2
   1c9da:	4293      	cmp	r3, r2
   1c9dc:	d100      	bne.n	1c9e0 <memset+0xa>
   1c9de:	4770      	bx	lr
   1c9e0:	7019      	strb	r1, [r3, #0]
   1c9e2:	3301      	adds	r3, #1
   1c9e4:	e7f9      	b.n	1c9da <memset+0x4>
	...

0001c9e8 <rand>:
   1c9e8:	4b15      	ldr	r3, [pc, #84]	; (1ca40 <rand+0x58>)
   1c9ea:	b510      	push	{r4, lr}
   1c9ec:	681c      	ldr	r4, [r3, #0]
   1c9ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1c9f0:	2b00      	cmp	r3, #0
   1c9f2:	d115      	bne.n	1ca20 <rand+0x38>
   1c9f4:	2018      	movs	r0, #24
   1c9f6:	f000 f833 	bl	1ca60 <malloc>
   1c9fa:	4b12      	ldr	r3, [pc, #72]	; (1ca44 <rand+0x5c>)
   1c9fc:	63a0      	str	r0, [r4, #56]	; 0x38
   1c9fe:	8003      	strh	r3, [r0, #0]
   1ca00:	4b11      	ldr	r3, [pc, #68]	; (1ca48 <rand+0x60>)
   1ca02:	2201      	movs	r2, #1
   1ca04:	8043      	strh	r3, [r0, #2]
   1ca06:	4b11      	ldr	r3, [pc, #68]	; (1ca4c <rand+0x64>)
   1ca08:	8083      	strh	r3, [r0, #4]
   1ca0a:	4b11      	ldr	r3, [pc, #68]	; (1ca50 <rand+0x68>)
   1ca0c:	80c3      	strh	r3, [r0, #6]
   1ca0e:	4b11      	ldr	r3, [pc, #68]	; (1ca54 <rand+0x6c>)
   1ca10:	8103      	strh	r3, [r0, #8]
   1ca12:	2305      	movs	r3, #5
   1ca14:	8143      	strh	r3, [r0, #10]
   1ca16:	3306      	adds	r3, #6
   1ca18:	8183      	strh	r3, [r0, #12]
   1ca1a:	2300      	movs	r3, #0
   1ca1c:	6102      	str	r2, [r0, #16]
   1ca1e:	6143      	str	r3, [r0, #20]
   1ca20:	6ba4      	ldr	r4, [r4, #56]	; 0x38
   1ca22:	4a0d      	ldr	r2, [pc, #52]	; (1ca58 <rand+0x70>)
   1ca24:	6920      	ldr	r0, [r4, #16]
   1ca26:	6961      	ldr	r1, [r4, #20]
   1ca28:	4b0c      	ldr	r3, [pc, #48]	; (1ca5c <rand+0x74>)
   1ca2a:	f7fd f9b9 	bl	19da0 <__aeabi_lmul>
   1ca2e:	2201      	movs	r2, #1
   1ca30:	2300      	movs	r3, #0
   1ca32:	1880      	adds	r0, r0, r2
   1ca34:	4159      	adcs	r1, r3
   1ca36:	6120      	str	r0, [r4, #16]
   1ca38:	6161      	str	r1, [r4, #20]
   1ca3a:	0048      	lsls	r0, r1, #1
   1ca3c:	0840      	lsrs	r0, r0, #1
   1ca3e:	bd10      	pop	{r4, pc}
   1ca40:	20000118 	.word	0x20000118
   1ca44:	0000330e 	.word	0x0000330e
   1ca48:	ffffabcd 	.word	0xffffabcd
   1ca4c:	00001234 	.word	0x00001234
   1ca50:	ffffe66d 	.word	0xffffe66d
   1ca54:	ffffdeec 	.word	0xffffdeec
   1ca58:	4c957f2d 	.word	0x4c957f2d
   1ca5c:	5851f42d 	.word	0x5851f42d

0001ca60 <malloc>:
   1ca60:	b510      	push	{r4, lr}
   1ca62:	4b03      	ldr	r3, [pc, #12]	; (1ca70 <malloc+0x10>)
   1ca64:	0001      	movs	r1, r0
   1ca66:	6818      	ldr	r0, [r3, #0]
   1ca68:	f000 f804 	bl	1ca74 <_malloc_r>
   1ca6c:	bd10      	pop	{r4, pc}
   1ca6e:	46c0      	nop			; (mov r8, r8)
   1ca70:	20000118 	.word	0x20000118

0001ca74 <_malloc_r>:
   1ca74:	2303      	movs	r3, #3
   1ca76:	b570      	push	{r4, r5, r6, lr}
   1ca78:	1ccd      	adds	r5, r1, #3
   1ca7a:	439d      	bics	r5, r3
   1ca7c:	3508      	adds	r5, #8
   1ca7e:	0006      	movs	r6, r0
   1ca80:	2d0c      	cmp	r5, #12
   1ca82:	d21e      	bcs.n	1cac2 <_malloc_r+0x4e>
   1ca84:	250c      	movs	r5, #12
   1ca86:	42a9      	cmp	r1, r5
   1ca88:	d81d      	bhi.n	1cac6 <_malloc_r+0x52>
   1ca8a:	0030      	movs	r0, r6
   1ca8c:	f000 f862 	bl	1cb54 <__malloc_lock>
   1ca90:	4a25      	ldr	r2, [pc, #148]	; (1cb28 <_malloc_r+0xb4>)
   1ca92:	6814      	ldr	r4, [r2, #0]
   1ca94:	0021      	movs	r1, r4
   1ca96:	2900      	cmp	r1, #0
   1ca98:	d119      	bne.n	1cace <_malloc_r+0x5a>
   1ca9a:	4c24      	ldr	r4, [pc, #144]	; (1cb2c <_malloc_r+0xb8>)
   1ca9c:	6823      	ldr	r3, [r4, #0]
   1ca9e:	2b00      	cmp	r3, #0
   1caa0:	d103      	bne.n	1caaa <_malloc_r+0x36>
   1caa2:	0030      	movs	r0, r6
   1caa4:	f000 f844 	bl	1cb30 <_sbrk_r>
   1caa8:	6020      	str	r0, [r4, #0]
   1caaa:	0029      	movs	r1, r5
   1caac:	0030      	movs	r0, r6
   1caae:	f000 f83f 	bl	1cb30 <_sbrk_r>
   1cab2:	1c43      	adds	r3, r0, #1
   1cab4:	d12c      	bne.n	1cb10 <_malloc_r+0x9c>
   1cab6:	230c      	movs	r3, #12
   1cab8:	0030      	movs	r0, r6
   1caba:	6033      	str	r3, [r6, #0]
   1cabc:	f000 f84b 	bl	1cb56 <__malloc_unlock>
   1cac0:	e003      	b.n	1caca <_malloc_r+0x56>
   1cac2:	2d00      	cmp	r5, #0
   1cac4:	dadf      	bge.n	1ca86 <_malloc_r+0x12>
   1cac6:	230c      	movs	r3, #12
   1cac8:	6033      	str	r3, [r6, #0]
   1caca:	2000      	movs	r0, #0
   1cacc:	bd70      	pop	{r4, r5, r6, pc}
   1cace:	680b      	ldr	r3, [r1, #0]
   1cad0:	1b5b      	subs	r3, r3, r5
   1cad2:	d41a      	bmi.n	1cb0a <_malloc_r+0x96>
   1cad4:	2b0b      	cmp	r3, #11
   1cad6:	d903      	bls.n	1cae0 <_malloc_r+0x6c>
   1cad8:	600b      	str	r3, [r1, #0]
   1cada:	18cc      	adds	r4, r1, r3
   1cadc:	6025      	str	r5, [r4, #0]
   1cade:	e003      	b.n	1cae8 <_malloc_r+0x74>
   1cae0:	428c      	cmp	r4, r1
   1cae2:	d10e      	bne.n	1cb02 <_malloc_r+0x8e>
   1cae4:	6863      	ldr	r3, [r4, #4]
   1cae6:	6013      	str	r3, [r2, #0]
   1cae8:	0030      	movs	r0, r6
   1caea:	f000 f834 	bl	1cb56 <__malloc_unlock>
   1caee:	0020      	movs	r0, r4
   1caf0:	2207      	movs	r2, #7
   1caf2:	300b      	adds	r0, #11
   1caf4:	1d23      	adds	r3, r4, #4
   1caf6:	4390      	bics	r0, r2
   1caf8:	1ac3      	subs	r3, r0, r3
   1cafa:	d0e7      	beq.n	1cacc <_malloc_r+0x58>
   1cafc:	425a      	negs	r2, r3
   1cafe:	50e2      	str	r2, [r4, r3]
   1cb00:	e7e4      	b.n	1cacc <_malloc_r+0x58>
   1cb02:	684b      	ldr	r3, [r1, #4]
   1cb04:	6063      	str	r3, [r4, #4]
   1cb06:	000c      	movs	r4, r1
   1cb08:	e7ee      	b.n	1cae8 <_malloc_r+0x74>
   1cb0a:	000c      	movs	r4, r1
   1cb0c:	6849      	ldr	r1, [r1, #4]
   1cb0e:	e7c2      	b.n	1ca96 <_malloc_r+0x22>
   1cb10:	2303      	movs	r3, #3
   1cb12:	1cc4      	adds	r4, r0, #3
   1cb14:	439c      	bics	r4, r3
   1cb16:	42a0      	cmp	r0, r4
   1cb18:	d0e0      	beq.n	1cadc <_malloc_r+0x68>
   1cb1a:	1a21      	subs	r1, r4, r0
   1cb1c:	0030      	movs	r0, r6
   1cb1e:	f000 f807 	bl	1cb30 <_sbrk_r>
   1cb22:	1c43      	adds	r3, r0, #1
   1cb24:	d1da      	bne.n	1cadc <_malloc_r+0x68>
   1cb26:	e7c6      	b.n	1cab6 <_malloc_r+0x42>
   1cb28:	200004e8 	.word	0x200004e8
   1cb2c:	200004ec 	.word	0x200004ec

0001cb30 <_sbrk_r>:
   1cb30:	2300      	movs	r3, #0
   1cb32:	b570      	push	{r4, r5, r6, lr}
   1cb34:	4c06      	ldr	r4, [pc, #24]	; (1cb50 <_sbrk_r+0x20>)
   1cb36:	0005      	movs	r5, r0
   1cb38:	0008      	movs	r0, r1
   1cb3a:	6023      	str	r3, [r4, #0]
   1cb3c:	f7ec fcda 	bl	94f4 <_sbrk>
   1cb40:	1c43      	adds	r3, r0, #1
   1cb42:	d103      	bne.n	1cb4c <_sbrk_r+0x1c>
   1cb44:	6823      	ldr	r3, [r4, #0]
   1cb46:	2b00      	cmp	r3, #0
   1cb48:	d000      	beq.n	1cb4c <_sbrk_r+0x1c>
   1cb4a:	602b      	str	r3, [r5, #0]
   1cb4c:	bd70      	pop	{r4, r5, r6, pc}
   1cb4e:	46c0      	nop			; (mov r8, r8)
   1cb50:	20001b88 	.word	0x20001b88

0001cb54 <__malloc_lock>:
   1cb54:	4770      	bx	lr

0001cb56 <__malloc_unlock>:
   1cb56:	4770      	bx	lr
   1cb58:	00000002 	.word	0x00000002
   1cb5c:	00000003 	.word	0x00000003
   1cb60:	00000028 	.word	0x00000028
   1cb64:	00000029 	.word	0x00000029
   1cb68:	00000004 	.word	0x00000004
   1cb6c:	00000005 	.word	0x00000005
   1cb70:	00000006 	.word	0x00000006
   1cb74:	00000007 	.word	0x00000007
   1cb78:	0000ffff 	.word	0x0000ffff
   1cb7c:	0000ffff 	.word	0x0000ffff
   1cb80:	00000022 	.word	0x00000022
   1cb84:	00000023 	.word	0x00000023
   1cb88:	0000ffff 	.word	0x0000ffff
   1cb8c:	0000ffff 	.word	0x0000ffff
   1cb90:	0000ffff 	.word	0x0000ffff
   1cb94:	0000ffff 	.word	0x0000ffff
   1cb98:	00000008 	.word	0x00000008
   1cb9c:	00000009 	.word	0x00000009
   1cba0:	0000000a 	.word	0x0000000a
   1cba4:	0000000b 	.word	0x0000000b
   1cba8:	000024da 	.word	0x000024da
   1cbac:	000024e0 	.word	0x000024e0
   1cbb0:	000024e0 	.word	0x000024e0
   1cbb4:	000024e0 	.word	0x000024e0
   1cbb8:	000024e0 	.word	0x000024e0
   1cbbc:	000024e0 	.word	0x000024e0
   1cbc0:	000024e0 	.word	0x000024e0
   1cbc4:	000024e0 	.word	0x000024e0
   1cbc8:	000024e0 	.word	0x000024e0
   1cbcc:	000024e0 	.word	0x000024e0
   1cbd0:	000024e0 	.word	0x000024e0
   1cbd4:	000024e0 	.word	0x000024e0
   1cbd8:	000024e0 	.word	0x000024e0
   1cbdc:	000024e0 	.word	0x000024e0
   1cbe0:	000024e0 	.word	0x000024e0
   1cbe4:	000024e0 	.word	0x000024e0
   1cbe8:	000024b8 	.word	0x000024b8
   1cbec:	000024e0 	.word	0x000024e0
   1cbf0:	000024e0 	.word	0x000024e0
   1cbf4:	000024e0 	.word	0x000024e0
   1cbf8:	000024e0 	.word	0x000024e0
   1cbfc:	000024e0 	.word	0x000024e0
   1cc00:	000024e0 	.word	0x000024e0
   1cc04:	000024e0 	.word	0x000024e0
   1cc08:	000024e0 	.word	0x000024e0
   1cc0c:	000024e0 	.word	0x000024e0
   1cc10:	000024e0 	.word	0x000024e0
   1cc14:	000024e0 	.word	0x000024e0
   1cc18:	000024e0 	.word	0x000024e0
   1cc1c:	000024e0 	.word	0x000024e0
   1cc20:	000024e0 	.word	0x000024e0
   1cc24:	000024e0 	.word	0x000024e0
   1cc28:	000024d4 	.word	0x000024d4
   1cc2c:	000024e0 	.word	0x000024e0
   1cc30:	000024e0 	.word	0x000024e0
   1cc34:	000024e0 	.word	0x000024e0
   1cc38:	000024e0 	.word	0x000024e0
   1cc3c:	000024e0 	.word	0x000024e0
   1cc40:	000024e0 	.word	0x000024e0
   1cc44:	000024e0 	.word	0x000024e0
   1cc48:	000024e0 	.word	0x000024e0
   1cc4c:	000024e0 	.word	0x000024e0
   1cc50:	000024e0 	.word	0x000024e0
   1cc54:	000024e0 	.word	0x000024e0
   1cc58:	000024e0 	.word	0x000024e0
   1cc5c:	000024e0 	.word	0x000024e0
   1cc60:	000024e0 	.word	0x000024e0
   1cc64:	000024e0 	.word	0x000024e0
   1cc68:	000024ce 	.word	0x000024ce
   1cc6c:	00002476 	.word	0x00002476
   1cc70:	0000248c 	.word	0x0000248c
   1cc74:	000024a2 	.word	0x000024a2
   1cc78:	0000245c 	.word	0x0000245c
   1cc7c:	00002c64 	.word	0x00002c64
   1cc80:	00002c64 	.word	0x00002c64
   1cc84:	00002c58 	.word	0x00002c58
   1cc88:	00002c64 	.word	0x00002c64
   1cc8c:	00002c58 	.word	0x00002c58
   1cc90:	00002c32 	.word	0x00002c32
   1cc94:	00002c32 	.word	0x00002c32
   1cc98:	00002c64 	.word	0x00002c64
   1cc9c:	00002c64 	.word	0x00002c64
   1cca0:	00002c64 	.word	0x00002c64
   1cca4:	00002c64 	.word	0x00002c64
   1cca8:	00002c64 	.word	0x00002c64
   1ccac:	00002c64 	.word	0x00002c64
   1ccb0:	00002c64 	.word	0x00002c64
   1ccb4:	00002c64 	.word	0x00002c64
   1ccb8:	00002c64 	.word	0x00002c64
   1ccbc:	00002c64 	.word	0x00002c64
   1ccc0:	00002c64 	.word	0x00002c64
   1ccc4:	00002c64 	.word	0x00002c64
   1ccc8:	00002c64 	.word	0x00002c64
   1cccc:	00002c64 	.word	0x00002c64
   1ccd0:	00002c64 	.word	0x00002c64
   1ccd4:	00002c64 	.word	0x00002c64
   1ccd8:	00002c64 	.word	0x00002c64
   1ccdc:	00002c64 	.word	0x00002c64
   1cce0:	00002c64 	.word	0x00002c64
   1cce4:	00002c64 	.word	0x00002c64
   1cce8:	00002c64 	.word	0x00002c64
   1ccec:	00002c64 	.word	0x00002c64
   1ccf0:	00002c64 	.word	0x00002c64
   1ccf4:	00002c64 	.word	0x00002c64
   1ccf8:	00002c64 	.word	0x00002c64
   1ccfc:	00002c64 	.word	0x00002c64
   1cd00:	00002c64 	.word	0x00002c64
   1cd04:	00002c64 	.word	0x00002c64
   1cd08:	00002c64 	.word	0x00002c64
   1cd0c:	00002c64 	.word	0x00002c64
   1cd10:	00002c64 	.word	0x00002c64
   1cd14:	00002c64 	.word	0x00002c64
   1cd18:	00002c64 	.word	0x00002c64
   1cd1c:	00002c64 	.word	0x00002c64
   1cd20:	00002c64 	.word	0x00002c64
   1cd24:	00002c64 	.word	0x00002c64
   1cd28:	00002c64 	.word	0x00002c64
   1cd2c:	00002c64 	.word	0x00002c64
   1cd30:	00002c64 	.word	0x00002c64
   1cd34:	00002c64 	.word	0x00002c64
   1cd38:	00002c64 	.word	0x00002c64
   1cd3c:	00002c64 	.word	0x00002c64
   1cd40:	00002c64 	.word	0x00002c64
   1cd44:	00002c64 	.word	0x00002c64
   1cd48:	00002c64 	.word	0x00002c64
   1cd4c:	00002c64 	.word	0x00002c64
   1cd50:	00002c64 	.word	0x00002c64
   1cd54:	00002c64 	.word	0x00002c64
   1cd58:	00002c64 	.word	0x00002c64
   1cd5c:	00002c64 	.word	0x00002c64
   1cd60:	00002c64 	.word	0x00002c64
   1cd64:	00002c64 	.word	0x00002c64
   1cd68:	00002c64 	.word	0x00002c64
   1cd6c:	00002c64 	.word	0x00002c64
   1cd70:	00002c64 	.word	0x00002c64
   1cd74:	00002c64 	.word	0x00002c64
   1cd78:	00002c64 	.word	0x00002c64
   1cd7c:	00002c58 	.word	0x00002c58
   1cd80:	00002c58 	.word	0x00002c58
   1cd84:	00002c6e 	.word	0x00002c6e
   1cd88:	00002c6e 	.word	0x00002c6e
   1cd8c:	00002c6e 	.word	0x00002c6e
   1cd90:	00002c6e 	.word	0x00002c6e

0001cd94 <_tcc_intflag>:
   1cd94:	00000001 00000002 00000004 00000008     ................
   1cda4:	00001000 00002000 00004000 00008000     ..... ...@......
   1cdb4:	00010000 00020000 00040000 00080000     ................

0001cdc4 <tcc_modules>:
   1cdc4:	42002000 42002400 42002800              . .B.$.B.(.B

0001cdd0 <_tcc_gclk_ids>:
   1cdd0:	001b1a1a                                ....

0001cdd4 <_tcc_apbcmasks>:
   1cdd4:	00000100 00000200 00000400              ............

0001cde0 <_tcc_maxs>:
   1cde0:	00ffffff 00ffffff 0000ffff              ............

0001cdec <_tcc_cc_nums>:
   1cdec:	00020204                                ....

0001cdf0 <_tcc_ow_nums>:
   1cdf0:	00020408 42002c00 42003000 42003400     .....,.B.0.B.4.B
   1ce00:	001c1c1b 10000800 00002000 42000800     ......... .....B
   1ce10:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   1ce20:	42001c00 0c0b0a09 00000e0d 00007e76     ...B........v~..
   1ce30:	00007eee 00007eee 00007e94 00007e8e     .~...~...~...~..
   1ce40:	00007e9a 00007e7c 00007ea0 00007ed4     .~..|~...~...~..
   1ce50:	00008094 000080e4 000080e4 000080e0     ................
   1ce60:	00008086 000080a6 00008076 000080b8     ........v.......
   1ce70:	000080ca 41744545 50524f4d 456d752e     ....EEtAMORP.umE
   1ce80:	0000a930 0000a954 0000a90c 0000a966     0...T.......f...
   1ce90:	0000a91e 0000a942 0000ab58 0000ab68     ....B...X...h...
   1cea0:	0000aba0 0000abd8 0000abfe 0000ac28     ............(...
   1ceb0:	0000ac60 0000ac98 0000ad10 0000ad22     `..........."...
   1cec0:	0000ad62 0000ada2 0000ade2 0000ae0e     b...............
   1ced0:	0000ae5a 0000af2c 0000af6c 0000b02c     Z...,...l...,...
   1cee0:	0000b058 0000b134 0000b2a4 0000b4f4     X...4...........
   1cef0:	0000b744 0000b932 0000ba3a 0000bc18     D...2...:.......
   1cf00:	0000bd9e 0000bf84 0000c2be 0000c318     ................
   1cf10:	0000c85a 0000c926 0000ca40 0000cae4     Z...&...@.......
   1cf20:	0000cbde 0000ced6 0000d098 0000c3ec     ................
   1cf30:	0000c490 0000c534 0000c638 0000c6dc     ....4...8.......
   1cf40:	0000c780 0000d40a 0000d51a 0000d528     ............(...
   1cf50:	0000d728 0000d8ae 0000da14              (...........

0001cf5c <crc16_tab>:
   1cf5c:	10210000 30632042 50a54084 70e760c6     ..!.B c0.@.P.`.p
   1cf6c:	91298108 b16ba14a d1adc18c f1efe1ce     ..).J.k.........
   1cf7c:	02101231 22523273 429452b5 62d672f7     1...s2R".R.B.r.b
   1cf8c:	83189339 a35ab37b c39cd3bd e3def3ff     9...{.Z.........
   1cf9c:	34432462 14010420 74c764e6 548544a4     b$C4 ....d.t.D.T
   1cfac:	b54ba56a 95098528 f5cfe5ee d58dc5ac     j.K.(...........
   1cfbc:	26723653 06301611 66f676d7 46b45695     S6r&..0..v.f.V.F
   1cfcc:	a77ab75b 87389719 e7fef7df c7bcd79d     [.z...8.........
   1cfdc:	58e548c4 78a76886 18610840 38232802     .H.X.h.x@.a..(#8
   1cfec:	d9edc9cc f9afe98e 99698948 b92ba90a     ........H.i...+.
   1cffc:	4ad45af5 6a967ab7 0a501a71 2a123a33     .Z.J.z.jq.P.3:.*
   1d00c:	cbdcdbfd eb9efbbf 8b589b79 ab1abb3b     ........y.X.;...
   1d01c:	7c876ca6 5cc54ce4 3c032c22 1c410c60     .l.|.L.\",.<`.A.
   1d02c:	fd8fedae ddcdcdec bd0bad2a 9d498d68     ........*...h.I.
   1d03c:	6eb67e97 4ef45ed5 2e323e13 0e701e51     .~.n.^.N.>2.Q.p.
   1d04c:	efbeff9f cffcdfdd af3abf1b 8f789f59     ..........:.Y.x.
   1d05c:	81a99188 a1ebb1ca c12dd10c e16ff14e     ..........-.N.o.
   1d06c:	00a11080 20e330c2 40255004 60677046     .....0. .P%@Fpg`
   1d07c:	939883b9 b3daa3fb d31cc33d f35ee37f     ........=.....^.
   1d08c:	129002b1 32d222f3 52144235 72566277     .....".25B.RwbVr
   1d09c:	a5cbb5ea 858995a8 e54ff56e c50dd52c     ........n.O.,...
   1d0ac:	24c334e2 048114a0 64477466 44055424     .4.$....ftGd$T.D
   1d0bc:	b7faa7db 97b88799 f77ee75f d73cc71d     ........_.~...<.
   1d0cc:	36f226d3 16b00691 76766657 56344615     .&.6....Wfvv.F4V
   1d0dc:	c96dd94c e92ff90e 89e999c8 a9abb98a     L.m.../.........
   1d0ec:	48655844 68277806 08e118c0 28a33882     DXeH.x'h.....8.(
   1d0fc:	db5ccb7d fb1eeb3f 9bd88bf9 bb9aabbb     }.\.?...........
   1d10c:	5a544a75 7a166a37 1ad00af1 3a922ab3     uJTZ7j.z.....*.:
   1d11c:	ed0ffd2e cd4ddd6c ad8bbdaa 8dc99de8     ....l.M.........
   1d12c:	6c077c26 4c455c64 2c833ca2 0cc11ce0     &|.ld\EL.<.,....
   1d13c:	ff3eef1f df7ccf5d bfbaaf9b 9ff88fd9     ..>.].|.........
   1d14c:	7e366e17 5e744e55 3eb22e93 1ef00ed1     .n6~UNt^...>....
   1d15c:	00013460 0001348e 000134bc 000134ea     `4...4...4...4..
   1d16c:	00013516 00013544 00013746 00013790     .5..D5..F7...7..
   1d17c:	00013790 000137da 00013790 00013838     .7...7...7..88..
   1d18c:	000138ac 000139d4 000138ac 000138ac     .8...9...8...8..
   1d19c:	07020100 0a090701 00000001 000000ff     ................
   1d1ac:	00000303 00000002 00ff00ff 0000ff00     ................
   1d1bc:	00000003 00000000 3f400000 00000000     ..........@?....
   1d1cc:	3f000000 3f000000 00000000 3f000000     ...?...?.......?
   1d1dc:	3f000000 3f000000 00000000 3e800000     ...?...?.......>
   1d1ec:	3f000000 3f000000 3f000000 3f000000     ...?...?...?...?
   1d1fc:	3f000000 3f000000 3f000000 422b5441     ...?...?...?AT+B
   1d20c:	34445541 00000000 00002580 00004b00     AUD4.....%...K..
   1d21c:	00009600 0000e100 0001c200 4e2b5441     ............AT+N
   1d22c:	54454d41 61546c65 00006c69 502b5441     AMETelTail..AT+P
   1d23c:	3345574f 00000000 522b5441 54455345     OWE3....AT+RESET
   1d24c:	00000000 00009191 00000030 0001566c     ........0...lV..
   1d25c:	000155ca 000155ca 000155ea 0001561c     .U...U...U...V..
   1d26c:	0001562e 00015640 00015656 000162c2     .V..@V..VV...b..
   1d27c:	0001631e 0001630e 000173ae 000173ae     .c...c...s...s..
   1d28c:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d29c:	000162ea 000162f4 0001620a 000161fc     .b...b...b...a..
   1d2ac:	000173ae 000173ae 000173ae 00016c24     .s...s...s..$l..
   1d2bc:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d2cc:	000173ae 000173ae 000173ae 00016e70     .s...s...s..pn..
   1d2dc:	00016f04 00016f88 0001701c 00016336     .o...o...p..6c..
   1d2ec:	0001713c 000171d0 000170a0 000172b4     <q...q...p...r..
   1d2fc:	00016b86 000166de 00016708 0001673a     .k...f...g..:g..
   1d30c:	00017330 000173ae 000173ae 000173ae     0s...s...s...s..
   1d31c:	000173ae 000173ae 000173ae 000161ec     .s...s...s...a..
   1d32c:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d33c:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d34c:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d35c:	000173ae 000173ae 000173ae 000161dc     .s...s...s...a..
   1d36c:	000173ae 000173ae 000173ae 0001625c     .s...s...s..\b..
   1d37c:	00016232 0001621a 000173ae 000173ae     2b...b...s...s..
   1d38c:	0001662c 000164fa 00016348 00016460     ,f...d..Hc..`d..
   1d39c:	000168d0 000163c6 0001681a 00016a24     .h...c...h..$j..
   1d3ac:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d3bc:	000173ae 000173ae 000173ae 000173ae     .s...s...s...s..
   1d3cc:	000173ae 000173ae 000162e2 000162d2     .s...s...b...b..
   1d3dc:	000162b2 000162a2 00016292 000166c6     .b...b...b...f..
   1d3ec:	00016282 000162fe 00018158 00018226     .b...b..X...&...
   1d3fc:	000183ac 00018510 00018630 0001a310     ........0.......
   1d40c:	0001a2e0 0001a2f2 0001a234 0001a2f2     ........4.......
   1d41c:	0001a2d6 0001a2f2 0001a234 0001a2e0     ........4.......
   1d42c:	0001a2e0 0001a2d6 0001a234 0001a23c     ........4...<...
   1d43c:	0001a23c 0001a23c 0001a2f8 0001a2e0     <...<...........
   1d44c:	0001a2e0 0001a2b4 0001a398 0001a2b4     ................
   1d45c:	0001a2d6 0001a2b4 0001a398 0001a2e0     ................
   1d46c:	0001a2e0 0001a2d6 0001a398 0001a23c     ............<...
   1d47c:	0001a23c 0001a23c 0001a3a2 0001a690     <...<...........
   1d48c:	0001a5e0 0001a5e0 0001a5de 0001a682     ................
   1d49c:	0001a682 0001a678 0001a5de 0001a682     ....x...........
   1d4ac:	0001a678 0001a682 0001a5de 0001a688     x...............
   1d4bc:	0001a688 0001a688 0001a718 0001b460     ............`...
   1d4cc:	0001b442 0001b3fc 0001b31a 0001b3fc     B...............
   1d4dc:	0001b434 0001b3fc 0001b31a 0001b442     4...........B...
   1d4ec:	0001b442 0001b434 0001b31a 0001b312     B...4...........
   1d4fc:	0001b312 0001b312 0001b678 0001bcc0     ........x.......
   1d50c:	0001bb80 0001bb80 0001bb7c 0001bc98     ........|.......
   1d51c:	0001bc98 0001bc8a 0001bb7c 0001bc98     ........|.......
   1d52c:	0001bc8a 0001bc98 0001bb7c 0001bca0     ........|.......
   1d53c:	0001bca0 0001bca0 0001bea4              ............

0001d548 <__sf_fake_stderr>:
	...

0001d568 <__sf_fake_stdin>:
	...

0001d588 <__sf_fake_stdout>:
	...

0001d5a8 <_init>:
   1d5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d5aa:	46c0      	nop			; (mov r8, r8)
   1d5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1d5ae:	bc08      	pop	{r3}
   1d5b0:	469e      	mov	lr, r3
   1d5b2:	4770      	bx	lr

0001d5b4 <__init_array_start>:
   1d5b4:	000020dd 	.word	0x000020dd

0001d5b8 <_fini>:
   1d5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d5ba:	46c0      	nop			; (mov r8, r8)
   1d5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1d5be:	bc08      	pop	{r3}
   1d5c0:	469e      	mov	lr, r3
   1d5c2:	4770      	bx	lr

0001d5c4 <__fini_array_start>:
   1d5c4:	000020b5 	.word	0x000020b5
