{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668470512648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668470512649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 21:01:52 2022 " "Processing started: Mon Nov 14 21:01:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668470512649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668470512649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_sender_receiver -c module_sender_receiver --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_sender_receiver -c module_sender_receiver --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668470512649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668470512965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668470512966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.v 1 1 " "Found 1 design units, including 1 entities, in source file sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "sender.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_sender_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_sender_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 module_sender_bdf " "Found entity 1: module_sender_bdf" {  } { { "module_sender_bdf.bdf" "" { Schematic "C:/Users/raiel/Documents/PCID_prova1/module_sender_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/raiel/Documents/PCID_prova1/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520453 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/raiel/Documents/PCID_prova1/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_receiver_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_receiver_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 module_receiver_bdf " "Found entity 1: module_receiver_bdf" {  } { { "module_receiver_bdf.bdf" "" { Schematic "C:/Users/raiel/Documents/PCID_prova1/module_receiver_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_sender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file module_sender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_sender_tb " "Found entity 1: module_sender_tb" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668470520469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520469 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" module_receiver_tb.v(52) " "Verilog HDL syntax error at module_receiver_tb.v(52) near end of file ;  expecting \"endmodule\"" {  } { { "module_receiver_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_receiver_tb.v" 52 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1668470520472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_receiver_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file module_receiver_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668470520472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668470520538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 21:02:00 2022 " "Processing ended: Mon Nov 14 21:02:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668470520538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668470520538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668470520538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668470520538 ""}
