$date
	Sun Aug 20 22:22:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! out [1:0] $end
$var reg 2 " in1 [1:0] $end
$var reg 2 # in2 [1:0] $end
$var reg 2 $ in3 [1:0] $end
$var reg 2 % in4 [1:0] $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module mux $end
$var wire 2 ( in1 [1:0] $end
$var wire 2 ) in2 [1:0] $end
$var wire 2 * in3 [1:0] $end
$var wire 2 + in4 [1:0] $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 2 , out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b11 +
b10 *
b1 )
b0 (
x'
x&
b11 %
b10 $
b1 #
b0 "
bx !
$end
#5
b0 !
b0 ,
0'
0&
#10
b1 !
b1 ,
1'
#15
b10 !
b10 ,
0'
1&
#20
b11 !
b11 ,
1'
#25
b10 !
b10 ,
0'
