<!-- Model of FF group in SLICEL and SLICEM -->
<pb_type name="SLICE_FF" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <!-- CK, CE and SR are slice wide. -->
  <input name="CE" num_pins="8"/>
  <input name="SR" num_pins="8"/>
  <clock name="CK" num_pins="1"/>

  <input name="D" num_pins="4"/>
  <output name="Q" num_pins="4"/>
  <input name="D5" num_pins="4"/>
  <output name="Q5" num_pins="4"/>

  <!-- |      |FFSYNC|LATCH|ZRST | -->
  <!-- |FDSE  |   X  |     |     | -->
  <!-- |FDRE  |   X  |     |  X  | -->
  <!-- |FDPE  |      |     |     | -->
  <!-- |FDCE  |      |     |  X  | -->
  <!-- |LDPE  |      |  X  |     | -->
  <!-- |LDCE  |      |  X  |  X  | -->
  <mode name="NO_FF">
    <pb_type name="NO_FF" num_pb="4" blif_model=".subckt NO_FF">
      <input  name="D" num_pins="1"/>
      <metadata>
        <meta name="type">bel</meta>
        <meta name="subtype">flipflop</meta>
      </metadata>
    </pb_type>
    <interconnect>
      <direct name="D" input="SLICE_FF.D" output="NO_FF.D"/>
    </interconnect>
  </mode>
  <mode name="FDSE_or_FDRE">
    <pb_type name="FDSE_or_FDRE" num_pb="8">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="FDSE">
        <pb_type name="FDSE" num_pb="1" blif_model=".subckt FDSE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="S" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="D" clock="C" />
          <T_setup    value="10e-12" port="CE" clock="C" />
          <T_setup    value="10e-12" port="S" clock="C" />
          <T_clock_to_Q max="10e-12" port="Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
	    <meta name="type">bel</meta>
	    <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="FDSE_or_FDRE.D" output="FDSE.D" />
          <direct name="CE" input="FDSE_or_FDRE.CE" output="FDSE.CE" >
            <pack_pattern name="CE_FF_FDSE"/>
            <pack_pattern name="CESR_FF_FDSE"/>
          </direct>
          <direct name="C" input="FDSE_or_FDRE.C" output="FDSE.C" />
          <direct name="S" input="FDSE_or_FDRE.SR" output="FDSE.S" >
            <pack_pattern name="SR_FF_FDSE"/>
            <pack_pattern name="CESR_FF_FDSE"/>
          </direct>
          <direct name="Q" input="FDSE.Q" output="FDSE_or_FDRE.Q" />
        </interconnect>
      </mode>
      <mode name="FDRE">
        <pb_type name="FDRE" num_pb="1" blif_model=".subckt FDRE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="R" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="D" clock="C" />
          <T_setup    value="10e-12" port="CE" clock="C" />
          <T_setup    value="10e-12" port="R" clock="C" />
          <T_clock_to_Q max="10e-12" port="Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
	    <meta name="type">bel</meta>
	    <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="FDSE_or_FDRE.D" output="FDRE.D" />
          <direct name="CE" input="FDSE_or_FDRE.CE" output="FDRE.CE" >
            <pack_pattern name="CE_FF_FDRE"/>
            <pack_pattern name="CESR_FF_FDRE"/>
          </direct>
          <direct name="C" input="FDSE_or_FDRE.C" output="FDRE.C" />
          <direct name="R" input="FDSE_or_FDRE.SR" output="FDRE.R" >
            <pack_pattern name="SR_FF_FDRE"/>
            <pack_pattern name="CESR_FF_FDRE"/>
          </direct>
          <direct name="Q" input="FDRE.Q" output="FDSE_or_FDRE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">AFF BFF CFF DFF A5FF B5FF C5FF D5FF</meta>
        <meta name="type">block</meta>
        <meta name="subtype">ignore</meta>
      </metadata>
    </pb_type>

    <interconnect>
      <direct name="CE" input="SLICE_FF.CE" output="FDSE_or_FDRE.CE" />
      <complete name="C" input="SLICE_FF.CK" output="FDSE_or_FDRE.C" />
      <direct name="SR" input="SLICE_FF.SR" output="FDSE_or_FDRE.SR" />

      <direct name="D" input="SLICE_FF.D[3:0]" output="FDSE_or_FDRE[3:0].D" />
      <direct name="Q" input="FDSE_or_FDRE[3:0].Q" output="SLICE_FF.Q[3:0]" />

      <direct name="D5" input="SLICE_FF.D5[3:0]" output="FDSE_or_FDRE[7:4].D" />
      <direct name="Q5" input="FDSE_or_FDRE[7:4].Q" output="SLICE_FF.Q5[3:0]" />
    </interconnect>
    <metadata>
      <meta name="fasm_features">FFSYNC</meta>
    </metadata>
  </mode>
  <mode name="FDPE_or_FDCE">
    <pb_type name="FDPE_or_FDCE" num_pb="8">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="FDPE">
        <pb_type name="FDPE" num_pb="1" blif_model=".subckt FDPE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="PRE" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="D" clock="C" />
          <T_setup    value="10e-12" port="CE" clock="C" />
          <T_setup    value="10e-12" port="PRE" clock="C" />
          <T_clock_to_Q max="10e-12" port="Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
	    <meta name="type">bel</meta>
	    <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="FDPE_or_FDCE.D" output="FDPE.D" />
          <direct name="CE" input="FDPE_or_FDCE.CE" output="FDPE.CE" >
            <pack_pattern name="CE_FF_FDPE"/>
            <pack_pattern name="CESR_FF_FDPE"/>
          </direct>
          <direct name="C" input="FDPE_or_FDCE.C" output="FDPE.C" />
          <direct name="PRE" input="FDPE_or_FDCE.SR" output="FDPE.PRE" >
            <pack_pattern name="SR_FF_FDPE"/>
            <pack_pattern name="CESR_FF_FDPE"/>
          </direct>
          <direct name="Q" input="FDPE.Q" output="FDPE_or_FDCE.Q" />
        </interconnect>
      </mode>
      <mode name="FDCE">
        <pb_type name="FDCE" num_pb="1" blif_model=".subckt FDCE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="CLR" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="D" clock="C" />
          <T_setup    value="10e-12" port="CE" clock="C" />
          <T_setup    value="10e-12" port="CLR" clock="C" />
          <T_clock_to_Q max="10e-12" port="Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
	    <meta name="type">bel</meta>
	    <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="FDPE_or_FDCE.D" output="FDCE.D" />
          <direct name="CE" input="FDPE_or_FDCE.CE" output="FDCE.CE" >
            <pack_pattern name="CE_FF_FDCE"/>
            <pack_pattern name="CESR_FF_FDCE"/>
          </direct>
          <direct name="C" input="FDPE_or_FDCE.C" output="FDCE.C" />
          <direct name="CLR" input="FDPE_or_FDCE.SR" output="FDCE.CLR" >
            <pack_pattern name="SR_FF_FDCE"/>
            <pack_pattern name="CESR_FF_FDCE"/>
          </direct>
          <direct name="Q" input="FDCE.Q" output="FDPE_or_FDCE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">AFF BFF CFF DFF A5FF B5FF C5FF D5FF</meta>
        <meta name="type">block</meta>
        <meta name="subtype">ignore</meta>
      </metadata>
    </pb_type>

    <interconnect>
      <direct name="CE" input="SLICE_FF.CE" output="FDPE_or_FDCE.CE" />
      <complete name="C" input="SLICE_FF.CK" output="FDPE_or_FDCE.C" />
      <direct name="SR" input="SLICE_FF.SR" output="FDPE_or_FDCE.SR" />

      <direct name="D" input="SLICE_FF.D[3:0]" output="FDPE_or_FDCE[3:0].D" />
      <direct name="Q" input="FDPE_or_FDCE[3:0].Q" output="SLICE_FF.Q[3:0]" />

      <direct name="D5" input="SLICE_FF.D5[3:0]" output="FDPE_or_FDCE[7:4].D" />
      <direct name="Q5" input="FDPE_or_FDCE[7:4].Q" output="SLICE_FF.Q5[3:0]" />
    </interconnect>
  </mode>
  <mode name="LDPE_or_LDCE">
    <pb_type name="LDPE_or_LDCE" num_pb="4">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="LDPE">
        <pb_type name="LDPE" num_pb="1" blif_model=".subckt LDPE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="GE" num_pins="1"/>
          <clock  name="G" num_pins="1"/>
          <input  name="PRE" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="D" clock="G" />
          <T_setup    value="10e-12" port="GE" clock="G" />
          <T_setup    value="10e-12" port="PRE" clock="G" />
          <T_clock_to_Q max="10e-12" port="Q" clock="G" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
	    <meta name="type">bel</meta>
	    <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="LDPE_or_LDCE.D" output="LDPE.D" />
          <direct name="CE" input="LDPE_or_LDCE.CE" output="LDPE.GE" />
          <direct name="C" input="LDPE_or_LDCE.C" output="LDPE.G" />
          <direct name="SR" input="LDPE_or_LDCE.SR" output="LDPE.PRE" />
          <direct name="Q" input="LDPE.Q" output="LDPE_or_LDCE.Q" />
        </interconnect>
      </mode>
      <mode name="LDCE">
        <pb_type name="LDCE" num_pb="1" blif_model=".subckt LDCE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="GE" num_pins="1"/>
          <clock  name="G" num_pins="1"/>
          <input  name="CLR" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="D" clock="G" />
          <T_setup    value="10e-12" port="GE" clock="G" />
          <T_setup    value="10e-12" port="CLR" clock="G" />
          <T_clock_to_Q max="10e-12" port="Q" clock="G" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
	    <meta name="type">bel</meta>
	    <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="LDPE_or_LDCE.D" output="LDCE.D" />
          <direct name="CE" input="LDPE_or_LDCE.CE" output="LDCE.GE" />
          <direct name="C" input="LDPE_or_LDCE.C" output="LDCE.G" />
          <direct name="SR" input="LDPE_or_LDCE.SR" output="LDCE.CLR" />
          <direct name="Q" input="LDCE.Q" output="LDPE_or_LDCE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
        <meta name="type">block</meta>
        <meta name="subtype">ignore</meta>
      </metadata>
    </pb_type>

    <interconnect>
      <direct name="CE_TO_LD" input="SLICE_FF.CE[0:3]" output="LDPE_or_LDCE.CE" />
      <complete name="C_TO_LD"  input="SLICE_FF.CK" output="LDPE_or_LDCE.C" />
      <direct name="SR_TO_LD" input="SLICE_FF.SR[0:3]" output="LDPE_or_LDCE.SR" />

      <direct name="D" input="SLICE_FF.D" output="LDPE_or_LDCE.D" />
      <direct name="Q" input="LDPE_or_LDCE.Q" output="SLICE_FF.Q" />
    </interconnect>
    <metadata>
      <meta name="fasm_features">LATCH</meta>
    </metadata>
  </mode>
  <metadata>
    <meta name="type">block</meta>
    <meta name="subtype">ignore</meta>
  </metadata>
</pb_type>
