<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_17/secured_instance_205_103</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_17/secured_instance_205_104</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_17/secured_instance_205_105</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_17/secured_instance_205_106</Dynamic>
        </Message>
    </Task>
    <Task name="Synthesis">
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/rtl/pll/pll_60m/rtl/pll_60m.v(11): </Dynamic>
            <Dynamic>pll_60m</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/rtl/pll/pll_60m/rtl/pll_60m.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/rtl/pll/pll_60m/rtl/pll_60m.v(157): </Dynamic>
            <Dynamic>pll_60m_ipgen_lscc_pll(FVCO=1500.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=60.0,FRAC_N_EN=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;60&quot;,DIVOP_ACTUAL_STR=&quot;24&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_ACTUAL_STR=&quot;7&quot;,SSC_N_CODE_STR=&quot;0b000111100&quot;,DELA=&quot;24&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/rtl/pll/pll_60m/rtl/pll_60m.v</Navigation>
            <Navigation>157</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10151): </Dynamic>
            <Dynamic>PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;24&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;24&quot;,DIVB=&quot;7&quot;,DIVC=&quot;7&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_CUR_BLE=&quot;0b00001000&quot;,FBK_MASK=&quot;0b00010000&quot;,FBK_MMD_DIG=&quot;60&quot;,FBK_MMD_PULS_CTL=&quot;0b0111&quot;,FBK_PI_RC=&quot;0b0010&quot;,FBK_PR_CC=&quot;0b100   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72'b01100000110001000110000001100000011000100110001001100000011000000110000,SIM_FLOAT_PRECISION=&quot;0.1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>10151</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(11): </Dynamic>
            <Dynamic>cpu0</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(11857): </Dynamic>
            <Dynamic>JTAGH19(IP_ENABLE_VAL=&quot;0x04000&quot;,HUB_14=&quot;0b1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>11857</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1593): </Dynamic>
            <Dynamic>DCC(DCCEN=&quot;1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1593</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901012</ID>
            <Severity>4096</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>reginit.bin</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>req_ready[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_valid[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_0[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_0[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_0[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_1[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_1[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_1[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_2[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_2[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_2[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_3[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_3[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_3[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_4[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_4[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_4[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_5[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_5[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_5[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_6[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_6[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_6[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_7[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_7[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_7[0]</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(11): </Dynamic>
            <Dynamic>sysmem0</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(8132): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_sys_mem(ADDR_DEPTH=32768,MEMORY_TYPE=&quot;LRAM&quot;,REGMODE_S0=&quot;reg&quot;,REGMODE_S1=&quot;reg&quot;,RESET_MODE_S0=&quot;sync&quot;,RESET_MODE_S1=&quot;sync&quot;,BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,S0_END_ADDR=131071,S1_END_ADDR=131071,INIT_FILE=&quot;C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Riscv_FW/RDFW_IOA_USB/Debug/RDFW_IO   ....   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>8132</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(506): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_ahblmem_subordinate(ADDR_DEPTH=32768,REG_MODE=&quot;reg&quot;,END_ADDR=131071,MEMORY_TYPE=&quot;LRAM&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>506</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(3681): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_mem(ADDR_DEPTH=32768,MEMORY_TYPE=&quot;LRAM&quot;,MEM_REGMODE_A=&quot;reg&quot;,MEM_REGMODE_B=&quot;reg&quot;,RESET_MODE_S0=&quot;sync&quot;,RESET_MODE_S1=&quot;sync&quot;,BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,UNALIGNED_ACCESS_ENABLE=1'b0,INIT_FILE=&quot;C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Riscv_FW/RDFW_IOA_USB/Debug/RDFW_IOA_USB.m   ....   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>3681</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(6164): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_smem_lram(ADDR_DEPTH=32768,ADDR_WIDTH=32'b01111,UNALIGNED_ACCESS_ENABLE=1'b0,BYTE_ENABLE_A=1,BYTE_ENABLE_B=1,MEM_ID=&quot;sysmem0&quot;,INITVAL_00=&quot;0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000   ....   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>6164</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(6929): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_lram_core(ADDR_WIDTH=14,UNALIGNED_ACCESS_ENABLE=1'b0,BYTE_ENABLE_A=1,BYTE_ENABLE_B=1,MEM_ID=&quot;sysmem0&quot;,INITVAL_00=&quot;0x004783FEF40001A387AA007DF040EF00853E0347008793FE44002783A0FD00FE0410230009E050EF00F00785130067B916B00080EFF00700851367B90075C785930067A9A279000BA050EF00F00785130067B918700080EFF00700851367B9   ....   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>6929</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4682): </Dynamic>
            <Dynamic>LRAM(INITVAL_00=&quot;0x004783FEF40001A387AA007DF040EF00853E0347008793FE44002783A0FD00FE0410230009E050EF00F00785130067B916B00080EFF00700851367B90075C785930067A9A279000BA050EF00F00785130067B918700080EFF00700851367B900748785930067A905400050EF853E000FF005930007E1FE440027831007008C23FEC4002783B8E700802347050067B5CF9D000FF7F79300B847   ....   00000000000000000000000000000000000000000&quot;,DATA_PRESERVE=&quot;ENABLE&quot;,ECC_BYTE_SEL=&quot;BYTE_EN&quot;,OUT_REGMODE_A=&quot;OUT_REG&quot;,OUT_REGMODE_B=&quot;OUT_REG&quot;,RST_AB_EN=&quot;RESET_AB_ENABLE&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>4682</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(6929): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_lram_core(ADDR_WIDTH=14,UNALIGNED_ACCESS_ENABLE=1'b0,BYTE_ENABLE_A=1,BYTE_ENABLE_B=1,MEM_ID=&quot;sysmem0&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>6929</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4682): </Dynamic>
            <Dynamic>LRAM(DATA_PRESERVE=&quot;ENABLE&quot;,ECC_BYTE_SEL=&quot;BYTE_EN&quot;,OUT_REGMODE_A=&quot;OUT_REG&quot;,OUT_REGMODE_B=&quot;OUT_REG&quot;,RST_AB_EN=&quot;RESET_AB_ENABLE&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>4682</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>dps_i</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>dps_i</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>dps_i</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v(396): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_ahblmem_arbiter(ADDR_WIDTH=32'b01111,RESET_MODE=&quot;sync&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/sysmem0/2.3.0/rtl/sysmem0.v</Navigation>
            <Navigation>396</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(11): </Dynamic>
            <Dynamic>ahbl0</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(5839): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_interconnect(TOTAL_MASTER_CNT=2,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S0_M_PRIO_IDX=4'b0100,S0_MAX_BURST_SIZE=0,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S1_M_PRIO_IDX=4'b0100,S1_MAX_BURST_SIZE=0,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=25   ....   RST_SIZE=0,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000,S31_M_PRIO_IDX=4'b0100,S31_MAX_BURST_SIZE=0,M1_S1_CONNECT_EN=0,M1_S2_CONNECT_EN=0)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>5839</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(2548): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_crossbar(TOTAL_MASTER_CNT=2,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S0_M_PRIO_IDX=4'b0100,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S1_M_PRIO_IDX=4'b0100,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S2_M_PRIO_IDX=4'b0100,S3_BAS   ....   M_PRIO_IDX=4'b0100,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000,S31_M_PRIO_IDX=4'b0100,M1_CONNECT_EN=32'b11111111111111111111111111111001)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>2548</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(5419): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_input_stage</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>5419</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(2178): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_bus(TOTAL_SLAVE_CNT=3,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b0110000000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>2178</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(3590): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder(TOTAL_SLAVE_CNT=3,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b011000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>3590</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4298): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b0,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4298</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4368): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4368</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4298): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b010000000000000,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4298</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4368): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp(BASE_ADDR=32'b010000000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4368</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4298): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b0100000000000000,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4298</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4368): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp(BASE_ADDR=32'b0100000000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4368</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(5143): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_multiplexor(TOTAL_SLAVE_CNT=3)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>5143</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4455): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_default_slv</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4455</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(2178): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_bus(TOTAL_SLAVE_CNT=3,M_CONNECT_EN=32'b11111111111111111111111111111001,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b01000000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>2178</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(3590): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder(TOTAL_SLAVE_CNT=3,S0_FRAGMENT_EN=1,M_CONNECT_EN=32'b11111111111111111111111111111001,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b0100   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>3590</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(1762): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_arbmux(TOTAL_MASTER_CNT=2,M_PRIO_WIDTH=2,M_PRIO_IDX=4'b0100)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>1762</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(1499): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_arbiter(TOTAL_MASTER_CNT=2,M_PRIO_IDX=4'b0100)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>1499</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v(4574): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_fair_arb(NUM_REQ=2,ONEHOTPRIO=1'b1)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl0/1.3.2/rtl/ahbl0.v</Navigation>
            <Navigation>4574</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv(11): </Dynamic>
            <Dynamic>ahbl2apb0</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv(108): </Dynamic>
            <Dynamic>ahbl2apb0_ipgen_lscc_ahbl2apb</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv</Navigation>
            <Navigation>108</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(11): </Dynamic>
            <Dynamic>apb0</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(3039): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=5,S_M_PRIO_IDX=1'b1,S1_BASE_ADDR=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S3_BASE_ADDR=32'b0110000000000,S4_BASE_ADDR=32'b01000000000000,S5_BASE_ADDR=32'b01010000000000,S6_BASE_ADDR=32'b01100000000000,S7_BASE_ADDR=32'b01110000000000,S8_BASE_ADDR=32'b   ....   DDR=32'b0110110000000000,S28_BASE_ADDR=32'b0111000000000000,S29_BASE_ADDR=32'b0111010000000000,S30_BASE_ADDR=32'b0111100000000000,S31_BASE_ADDR=32'b0111110000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>3039</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(1081): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_bus(F=1,TOTAL_SLAVE_CNT=5,S0_BASE_ADDR=32'b0,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b010000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000000000000,S4_ADDR_RANG   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>1081</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(1696): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder(F=1,TOTAL_SLAVE_CNT=5,S0_BASE_ADDR=32'b0,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b010000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000000000000,S4_ADDR_   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>1696</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2394): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2394</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2464): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2464</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2394): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b010000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2394</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2464): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2464</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2394): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0100000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2394</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2464): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b0100000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2464</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2394): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0110000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2394</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2464): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b0110000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2464</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2394): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b01000000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2394</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2464): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b01000000000000)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2464</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2670): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_multiplexor(TOTAL_SLAVE_CNT=5)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2670</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(11): </Dynamic>
            <Dynamic>uart0</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2572): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart(SYS_CLOCK_FREQ=60.0,CLK_DIVISOR=520)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>2572</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(478): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_intface(CLK_IN_MHZ=60.0,CLK_DIVISOR=520)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>478</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1354): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_rxcver</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>1354</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1998): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_txmitt</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>1998</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/u23_config_intf_feedthrough/1.0.0/rtl/u23_config_intf_feedthrough.v(11): </Dynamic>
            <Dynamic>u23_config_intf_feedthrough</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/u23_config_intf_feedthrough/1.0.0/rtl/u23_config_intf_feedthrough.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/u23_config_intf_feedthrough/1.0.0/rtl/u23_config_intf_feedthrough.v(149): </Dynamic>
            <Dynamic>u23_config_intf_feedthrough_ipgen_lscc_ahb_lite_feedthrough(M_ADDR_WIDTH=17)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/module/u23_config_intf_feedthrough/1.0.0/rtl/u23_config_intf_feedthrough.v</Navigation>
            <Navigation>149</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(11): </Dynamic>
            <Dynamic>lscc_i2cm1</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=64,pmi_full_flag=64,pmi_almost_full_flag=64,pmi_almost_empty_flag=2,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=64,ALMOST_FULL_DEASSERT_LVL=64,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(REGMODE=&quot;reg&quot;,DWID=8)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(407): </Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=64,ALMOST_FULL_DEASSERT_LVL=64,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>407</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(2876): </Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=64,ALMOST_FULL_DEASSERT_LVL=64,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2876</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=64,pmi_full_flag=64,pmi_almost_full_flag=62,pmi_almost_empty_flag=0,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=62,ALMOST_FULL_DEASSERT_LVL=62,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(DWID=8)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(407): </Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=62,ALMOST_FULL_DEASSERT_LVL=62,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>407</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(2876): </Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=62,ALMOST_FULL_DEASSERT_LVL=62,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2876</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_i2cm1/2.0.1/rtl/lscc_i2cm1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(11): </Dynamic>
            <Dynamic>lscc_spim1</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_almost_empty_flag=128,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=32'b01000,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=252,ALMOST_FULL_DEASSERT_LVL=252,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=128,ALMOST_EMPTY_DEASSERT_LVL=128,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(DWID=8)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(407): </Dynamic>
            <Dynamic>lscc_fifo_main(ADDRESS_DEPTH=256,ADDRESS_WIDTH=32'b01000,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=252,ALMOST_FULL_DEASSERT_LVL=252,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=128,ALMOST_EMPTY_DEASSERT_LVL=128,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>407</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(2876): </Dynamic>
            <Dynamic>lscc_soft_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=32'b01000,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=252,ALMOST_FULL_DEASSERT_LVL=252,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=128,ALMOST_EMPTY_DEASSERT_LVL=128,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2876</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_almost_full_flag=128,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=32'b01000,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=128,ALMOST_FULL_DEASSERT_LVL=128,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=4,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(407): </Dynamic>
            <Dynamic>lscc_fifo_main(ADDRESS_DEPTH=256,ADDRESS_WIDTH=32'b01000,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=128,ALMOST_FULL_DEASSERT_LVL=128,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=4,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>407</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v(2876): </Dynamic>
            <Dynamic>lscc_soft_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=32'b01000,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=128,ALMOST_FULL_DEASSERT_LVL=128,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=4,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2876</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/lscc_spim1/2.1.0/rtl/lscc_spim1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>lmmi_clk_i</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>lmmi_resetn_i</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v(11): </Dynamic>
            <Dynamic>HW_ver_gpio</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v(512): </Dynamic>
            <Dynamic>HW_ver_gpio_ipgen_lscc_gpio(DIRECTION_DEF_VAL=&quot;32'h00000000&quot;,OUT_RESET_VAL=&quot;32'h00000000&quot;,EXTERNAL_BUF=1,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v</Navigation>
            <Navigation>512</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v(749): </Dynamic>
            <Dynamic>HW_ver_gpio_ipgen_lscc_gpio_lmmi(DIRECTION_DEF_VAL=&quot;32'h00000000&quot;,OUT_RESET_VAL=&quot;32'h00000000&quot;,EXTERNAL_BUF=1,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v</Navigation>
            <Navigation>749</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v(125): </Dynamic>
            <Dynamic>HW_ver_gpio_ipgen_lscc_apb2lmmi(ADDR_WIDTH=6)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/HW_ver_gpio/1.6.2/rtl/HW_ver_gpio.v</Navigation>
            <Navigation>125</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(11): </Dynamic>
            <Dynamic>gpio0</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(508): </Dynamic>
            <Dynamic>gpio0_ipgen_lscc_gpio(DIRECTION_DEF_VAL=&quot;32'h00000001&quot;,IO_LINES_COUNT=2,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v</Navigation>
            <Navigation>508</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(745): </Dynamic>
            <Dynamic>gpio0_ipgen_lscc_gpio_lmmi(DIRECTION_DEF_VAL=&quot;32'h00000001&quot;,IO_LINES_COUNT=2,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v</Navigation>
            <Navigation>745</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(121): </Dynamic>
            <Dynamic>gpio0_ipgen_lscc_apb2lmmi(DATA_WIDTH=2,ADDR_WIDTH=6)</Dynamic>
            <Navigation>C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v</Navigation>
            <Navigation>121</Navigation>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>u23_lifcl_nx33u_evalbd_ibd</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/rtl/u23_lifcl_nx33u_evalbd_ibd.sv(27): </Dynamic>
            <Dynamic>u23_lifcl_nx33u_evalbd_ibd</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/rtl/u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>27</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>pll_60m.v(145): </Dynamic>
            <Dynamic>pll_60m</Dynamic>
            <Navigation>pll_60m.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/rtl/clock_debug.sv(24): </Dynamic>
            <Dynamic>clock_debug</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/rtl/clock_debug.sv</Navigation>
            <Navigation>24</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/rtl/resetn_sync.sv(26): </Dynamic>
            <Dynamic>resetn_sync</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/rtl/resetn_sync.sv</Navigation>
            <Navigation>26</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr_des.v(54): </Dynamic>
            <Dynamic>u23_lifclu_nx33_prpl_bldr_des</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr/u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>hw_ver_gpio.v(145): </Dynamic>
            <Dynamic>HW_ver_gpio</Dynamic>
            <Navigation>hw_ver_gpio.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0.v(145): </Dynamic>
            <Dynamic>ahbl0(FULL_DECODE_EN=1,S0_ADDR_RANGE=32'b0100000000000000000,S0_BASE_ADDR=32'b0,S1_ADDR_RANGE=32'b01100000000000,S1_BASE_ADDR=32'b01000000000000000000,S2_ADDR_RANGE=32'b0100000000000000000,S2_BASE_ADDR=32'b0100000000000000000)</Dynamic>
            <Navigation>ahbl0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0.v(145): </Dynamic>
            <Dynamic>ahbl2apb0</Dynamic>
            <Navigation>ahbl2apb0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>apb0.v(145): </Dynamic>
            <Dynamic>apb0(FULL_DECODE_EN=1,S0_ADDR_RANGE=32'b010000000000,S0_BASE_ADDR=32'b01000000010000000000,S1_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b01000000000000000000,S2_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b01000000100000000000,S3_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b01000000110000000000,S4_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000001010000000000)</Dynamic>
            <Navigation>apb0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>cpu0.v(145): </Dynamic>
            <Dynamic>cpu0(DCACHE_ENABLE=0,DCACHE_RANGE_HIGH=32'b0,DCACHE_RANGE_LOW=32'b11111111111111111111111111111111,ICACHE_ENABLE=0,ICACHE_RANGE_HIGH=32'b0,ICACHE_RANGE_LOW=32'b11111111111111111111111111111111)</Dynamic>
            <Navigation>cpu0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0.v(145): </Dynamic>
            <Dynamic>gpio0</Dynamic>
            <Navigation>gpio0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>lscc_i2cm1.v(145): </Dynamic>
            <Dynamic>lscc_i2cm1</Dynamic>
            <Navigation>lscc_i2cm1.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>lscc_spim1.v(145): </Dynamic>
            <Dynamic>lscc_spim1</Dynamic>
            <Navigation>lscc_spim1.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>sysmem0.v(145): </Dynamic>
            <Dynamic>sysmem0(MEM_ID=&quot;sysmem0&quot;)</Dynamic>
            <Navigation>sysmem0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>u23_config_intf_feedthrough.v(145): </Dynamic>
            <Dynamic>u23_config_intf_feedthrough</Dynamic>
            <Navigation>u23_config_intf_feedthrough.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>uart0.v(145): </Dynamic>
            <Dynamic>uart0</Dynamic>
            <Navigation>uart0.v</Navigation>
            <Navigation>145</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/documents/development_doc/lattice_example/verilog_modules/ahbl_to_lmmi_converter.v(3): </Dynamic>
            <Dynamic>AHBL_to_LMMI_converter(address_width=17)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/documents/development_doc/lattice_example/verilog_modules/ahbl_to_lmmi_converter.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/axi64_to_ahbl32_conv.v(54): </Dynamic>
            <Dynamic>axi64_to_ahbl32_conv</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>54</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(11): </Dynamic>
            <Dynamic>axi4_interconnect(EXT_SLV_MAX_FRAGMENT_CNT=1,EXT_SLV_AXI_ADDR_WIDTH=14'b01000000100000,EXT_SLV_FRAGMENT_CNT=4'b01,EXT_SLV_FRAGMENT_BASE_ADDR=64'b0,EXT_SLV_FRAGMENT_END_ADDR=64'b01111111111111111)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14337): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_lscc_axi_interconnect(TOTAL_EXTMAS_CNT=1,EXT_MAS_MAX_DATA_WIDTH=64,MAX_NUM_OF_ID_EXT_MAS_SUPPRT=16,EXT_SLV_MAX_FRAGMENT_CNT=1,AXI_USER_WIDTH=4,FAMILY=&quot;LFCPNX&quot;,EXT_MAS_ACCESS_TYPE=2'b10,EXT_MAS_CDC_EN=1'b0,EXT_MAS_AXI_PROTOCOL=1'b0,EXT_MAS_AXI_ADDR_WIDTH=7'b0100000,EXT_MAS_AXI_DATA_WIDTH=11'b01000000,   ....   _SLV_FRAGMENT_CNT=8'b01,EXT_SLV_FRAGMENT_BASE_ADDR=128'b0,EXT_SLV_FRAGMENT_END_ADDR=128'b01111111111111111,EXT_SLV_PRIORITY_SCHEME=2'b0,EXT_SLV_FIXED_PRIORITY=10'b0)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14337</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(15266): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_lscc_sync_axi_interconnect(TOTAL_EXTMAS_CNT=1,TOTAL_EXTSLV_CNT=2,EXT_MAS_MAX_ADDR_WIDTH=32,EXT_MAS_MAX_DATA_WIDTH=64,EXT_MAS_CDC_EN=1'b0,ID_ORDER_EN_EXT_MAS=1'b0,MAX_NUM_OF_ID_EXT_MAS_SUPPRT=16,NUM_OF_ID_EXT_MAS_SUPPRT=7'b010000,EXT_MAS_AXI_PROTOCOL=1'b0,EXT_MAS_AXI_ADDR_WIDTH=7'b0100000,EXT_MAS_AXI_   ....   FRAGMENT_BASE_ADDR=128'b0,EXT_SLV_FRAGMENT_END_ADDR=128'b01111111111111111,EXT_SLV_ACCESS_TYPE=6'b101010,EXT_SLV_WR_DATA_FIFO_DEPTH=64,EXT_SLV_RD_DATA_FIFO_DEPTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>15266</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(3200): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_port(EXT_MAS_CDC_EN=1'b0,EXT_MAS_AXI_DATA_WIDTH=11'b01000000,EXT_MAS_AXI_ADDR_WIDTH=7'b0100000,EXT_MAS_AXI_PROTOCOL=1'b0,EXT_MAS_AXI_WR_ACCEPT=5'b01000,EXT_MAS_AXI_RD_ACCEPT=5'b01000,ID_ORDER_EN_EXT_MAS=1'b0,NUM_OF_ID_EXT_MAS_SUPPRT=32'sb010000,EXT_MAS_WR_DATA_FIFO_DEPTH=16,EXT_MAS_BRESP_FIFO   ....   IDTH=22'b010000000000100000,EXT_SLV_MAX_FRAGMENT_CNT=1,EXT_SLV_FRAGMENT_CNT=8'b01,EXT_SLV_FRAGMENT_BASE_ADDR=128'b0,EXT_SLV_FRAGMENT_END_ADDR=128'b01111111111111111)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>3200</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(DATA_WIDTH=32'b01001000,DEPTH=5'b01000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(DATA_WIDTH=32'b01001000,DEPTH=5'b01000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(2845): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_adr_dec(EXT_MAS_AXI_ADDR_WIDTH=7'b0100000,EXT_SLV_MAX_FRAGMENT_CNT=1,EXT_SLV_FRAGMENT_CNT=8'b01,EXT_SLV_FRAGMENT_BASE_ADDR=128'b0,EXT_SLV_FRAGMENT_END_ADDR=128'b01111111111111111)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>2845</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=4,DATA_WIDTH=32'b01001110,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=4,DATA_WIDTH=32'b01001110,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=4,DATA_WIDTH=7'b0100000,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=4,DATA_WIDTH=7'b0100000,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=2,DATA_WIDTH=13,DEPTH=4)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=2,DATA_WIDTH=13,DEPTH=4)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(DATA_WIDTH=21,DEPTH=8)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(DATA_WIDTH=21)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=4,DATA_WIDTH=32'b01001101,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=4,DATA_WIDTH=32'b01001101,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(1484): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_axi_cross_bar(TOTAL_EXTMAS_CNT=1,EXT_MAS_MAX_ADDR_WIDTH=32,AXI_USER_WIDTH=4,EXT_MAS_MAX_DATA_WIDTH=64,TOTAL_EXTSLV_CNT=2,EXT_SLV_MAX_ADDR_WIDTH=32,EXT_MAS_AWR_GNT_FF_DEPTH=10'b0100001000,ID_ORDER_EN_EXT_MAS=1'b0,MAX_NUM_OF_ID_EXT_MAS_SUPPRT=16,NUM_OF_ID_EXT_MAS_SUPPRT=7'b010000,EXT_MAS_PRIORITY_SCHEME=1'b0,EXT_MAS_FIXED_PRIORITY=10'b0100000,EXT_MAS_ACCESS_TYPE=2'b10,EXT_SLV_PRIORITY_SCHEME=3'b0,EXT_SLV_FIXED_PRIORITY=15'b0,EXT_SLV_ACCESS_TYPE=6'b101010)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>1484</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(3034): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_awr_ifc(TOTAL_EXTSLV_CNT=2,EXT_MAS_AXI_ADDR_WIDTH=32,EXT_SLV_AXI_ADDR_WIDTH=32)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>3034</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(3140): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_dwr_ifc(TOTAL_EXTSLV_CNT=2,EXT_MAS_AXI_DATA_WIDTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>3140</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(6859): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_wrresp_arb(TOTAL_EXTSLV_CNT=2,EXT_MAS_PRIORITY_SCHEME=32'b0,EXT_MAS_FIXED_GNT=10'b0100000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>6859</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(16322): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_rr_arb(REQ_WIDTH=3)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>16322</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(2927): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_ard_ifc(TOTAL_EXTSLV_CNT=2,EXT_MAS_AXI_ADDR_WIDTH=32,EXT_SLV_AXI_ADDR_WIDTH=32)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>2927</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(6474): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_mas_rdresp_arb(TOTAL_EXTSLV_CNT=2,EXT_MAS_AXI_DATA_WIDTH=32,EXT_MAS_PRIORITY_SCHEME=32'b0,EXT_MAS_FIXED_GNT=10'b0100000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>6474</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13473): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_wrresp_ifc(TOTAL_EXTMAS_CNT=1,AXI_USER_WIDTH=4)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13473</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(7434): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_awr_arb(TOTAL_EXTMAS_CNT=1,EXT_SLV_MAX_ADDR_WIDTH=32,AXI_USER_WIDTH=4,EXT_SLV_PRIORITY_SCHEME=1'b0,EXT_SLV_FIXED_GNT=5'b0)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>7434</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(16322): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_rr_arb(REQ_WIDTH=1)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>16322</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(7680): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_dwr_arb(TOTAL_EXTMAS_CNT=1,EXT_MAS_MAX_DATA_WIDTH=64,EXT_MAS_AWR_GNT_FF_DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>7680</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=4,DATA_WIDTH=6,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=4,DATA_WIDTH=6,DEPTH=16)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13307): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_rdresp_ifc(TOTAL_EXTMAS_CNT=1,EXT_SLV_AXI_DATA_WIDTH=32,AXI_USER_WIDTH=4)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13307</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(7194): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_ard_arb(TOTAL_EXTMAS_CNT=1,EXT_SLV_MAX_ADDR_WIDTH=32,AXI_USER_WIDTH=4,EXT_SLV_PRIORITY_SCHEME=32'b0,EXT_SLV_FIXED_GNT=5'b0)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>7194</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(7680): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_dwr_arb(TOTAL_EXTMAS_CNT=1,EXT_MAS_MAX_DATA_WIDTH=64,EXT_MAS_AWR_GNT_FF_DEPTH=1)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>7680</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=1,DATA_WIDTH=6)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=1,DATA_WIDTH=6,DEPTH=1)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(2579): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_def_slave(EXT_MAS_MAX_DATA_WIDTH=64,AXI_USER_WIDTH=4)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>2579</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(7862): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_ext_slv_port(EXT_SLV_AXI_DATA_WIDTH=11'b0100000,EXT_SLV_AXI_ADDR_WIDTH=7'b0100000,EXT_SLV_AXI_PROTOCOL=1'b0,EXT_SLV_AXI_LEN_WIDTH=4'b1000,EXT_SLV_AXI_WR_ISSUE=5'b01000,EXT_SLV_AXI_RD_ISSUE=5'b01000,TOTAL_EXTMAS_CNT=1,EXT_MAS_MAX_DATA_WIDTH=64,EXT_MAS_AXI_PROTOCOL=1'b0,EXT_MAS_AXI_DATA_WIDTH=11'b01000000,EXT_MAS_AXI_ID_WIDTH=6,EXT_MAS_ACCESS_TYPE=2'b10,EXT_SLV_WR_DATA_FIFO_DEPTH=64,EXT_SLV_RD_DATA_FIFO_DEPTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>7862</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(DEPTH=5'b01000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(DEPTH=5'b01000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(DATA_WIDTH=32'b01001101,DEPTH=5'b01000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(DATA_WIDTH=32'b01001101,DEPTH=5'b01000)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(DATA_WIDTH=13,DEPTH=8)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(DATA_WIDTH=13)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=6,DATA_WIDTH=32'b0101010,DEPTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=6,DATA_WIDTH=32'b0101010,DEPTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(DATA_WIDTH=17,DEPTH=8)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(DATA_WIDTH=17)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(13688): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_fifo(PTR_WIDTH=6,DATA_WIDTH=32'b0110010,DEPTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>13688</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv(14259): </Dynamic>
            <Dynamic>axi4_interconnect_ipgen_gen_memfile(PTR_WIDTH=6,DATA_WIDTH=32'b0110010,DEPTH=64)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_interconnect/1.2.2/rtl/axi4_interconnect.sv</Navigation>
            <Navigation>14259</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_to_ahbl_bridge/1.1.1/rtl/axi4_to_ahbl_bridge.v(11): </Dynamic>
            <Dynamic>axi4_to_ahbl_bridge</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_to_ahbl_bridge/1.1.1/rtl/axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_to_ahbl_bridge/1.1.1/rtl/axi4_to_ahbl_bridge.v(212): </Dynamic>
            <Dynamic>axi4_to_ahbl_bridge_ipgen_lscc_axi2ahb_lite(AXI_AHB_DATA_WIDTH=32,AXI_ID_WIDTH=11)</Dynamic>
            <Navigation>c:/users/whan/documents/appproject/usb_lifcl_nx33u/rd_ioa_usb2_revb/design/remote_files/sources/rtl/source/axi64_to_ahbl32_conv/lib/latticesemi.com/ip/axi4_to_ahbl_bridge/1.1.1/rtl/axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>212</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_awready_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_wready_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bvalid_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bid_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bresp_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_bresp_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_buser_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_buser_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_buser_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_buser_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_arready_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rvalid_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rid_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rdata_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rresp_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rresp_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_rlast_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_ruser_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_ruser_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_ruser_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi_M01_ruser_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v(11727): </Dynamic>
            <Dynamic>USB23(USB_MODE=&quot;USB23&quot;,GSR=&quot;ENABLED&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>11727</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arqos_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arqos_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arqos_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arqos_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arregion_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arregion_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arregion_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_arregion_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_aruser_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_aruser_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_aruser_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_aruser_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awqos_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awqos_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awqos_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awqos_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awregion_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awregion_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awregion_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awregion_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awuser_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awuser_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awuser_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_awuser_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_wuser_i_portbus[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_wuser_i_portbus[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_wuser_i_portbus[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>axi4_interconnect_inst_AXI_S00_interface_axi_S00_wuser_i_portbus[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMBMISC_INFO[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMBMISC_INFO[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMBMISC_INFO[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMBMISC_INFO[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMRMISC_INFO[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMRMISC_INFO[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMRMISC_INFO[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMRMISC_INFO[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>XMCSYSREQ</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clk_i} -period 20 [get_ports clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clki_i} -period 40 [get_ports clki_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>2012591</ID>
            <Severity>16</Severity>
            <Dynamic>CG289 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8908:88:8908:91|Specified digits overflow the number's size</Dynamic>
            <Navigation>CG289</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8908</Navigation>
            <Navigation>88</Navigation>
            <Navigation>8908</Navigation>
            <Navigation>91</Navigation>
            <Navigation>Specified digits overflow the number's size</Navigation>
        </Message>
        <Message>
            <ID>2012591</ID>
            <Severity>16</Severity>
            <Dynamic>CG289 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:12425:88:12425:91|Specified digits overflow the number's size</Dynamic>
            <Navigation>CG289</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>12425</Navigation>
            <Navigation>88</Navigation>
            <Navigation>12425</Navigation>
            <Navigation>91</Navigation>
            <Navigation>Specified digits overflow the number's size</Navigation>
        </Message>
        <Message>
            <ID>2012591</ID>
            <Severity>16</Severity>
            <Dynamic>CG289 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8908:88:8908:91|Specified digits overflow the number's size</Dynamic>
            <Navigation>CG289</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8908</Navigation>
            <Navigation>88</Navigation>
            <Navigation>8908</Navigation>
            <Navigation>91</Navigation>
            <Navigation>Specified digits overflow the number's size</Navigation>
        </Message>
        <Message>
            <ID>2012591</ID>
            <Severity>16</Severity>
            <Dynamic>CG289 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:12425:88:12425:91|Specified digits overflow the number's size</Dynamic>
            <Navigation>CG289</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>12425</Navigation>
            <Navigation>88</Navigation>
            <Navigation>12425</Navigation>
            <Navigation>91</Navigation>
            <Navigation>Specified digits overflow the number's size</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:283:16:283:24|Removing wire refdetlos, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>283</Navigation>
            <Navigation>16</Navigation>
            <Navigation>283</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire refdetlos, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:302:16:302:27|Removing wire apb_pready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>16</Navigation>
            <Navigation>302</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire apb_pready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:303:16:303:28|Removing wire apb_pslverr_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>303</Navigation>
            <Navigation>16</Navigation>
            <Navigation>303</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire apb_pslverr_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:304:22:304:33|Removing wire apb_prdata_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>22</Navigation>
            <Navigation>304</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Removing wire apb_prdata_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:623:9:623:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>623</Navigation>
            <Navigation>9</Navigation>
            <Navigation>623</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire apb_lmmi_request_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:624:15:624:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>624</Navigation>
            <Navigation>15</Navigation>
            <Navigation>624</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Removing wire apb_lmmi_offset_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:625:15:625:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>625</Navigation>
            <Navigation>15</Navigation>
            <Navigation>625</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:626:15:626:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>626</Navigation>
            <Navigation>15</Navigation>
            <Navigation>626</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:627:9:627:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>627</Navigation>
            <Navigation>9</Navigation>
            <Navigation>627</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:283:16:283:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>283</Navigation>
            <Navigation>16</Navigation>
            <Navigation>283</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:302:16:302:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>16</Navigation>
            <Navigation>302</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:303:16:303:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>303</Navigation>
            <Navigation>16</Navigation>
            <Navigation>303</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:304:22:304:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>22</Navigation>
            <Navigation>304</Navigation>
            <Navigation>33</Navigation>
            <Navigation>*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:675:54:675:73|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>675</Navigation>
            <Navigation>54</Navigation>
            <Navigation>675</Navigation>
            <Navigation>73</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:534:36:534:47|Removing wire lmmi_rdata_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>534</Navigation>
            <Navigation>36</Navigation>
            <Navigation>534</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Removing wire lmmi_rdata_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:535:11:535:28|Removing wire lmmi_rdata_valid_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>535</Navigation>
            <Navigation>11</Navigation>
            <Navigation>535</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire lmmi_rdata_valid_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:536:11:536:22|Removing wire lmmi_ready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>536</Navigation>
            <Navigation>11</Navigation>
            <Navigation>536</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire lmmi_ready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:534:36:534:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>534</Navigation>
            <Navigation>36</Navigation>
            <Navigation>534</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:535:11:535:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>535</Navigation>
            <Navigation>11</Navigation>
            <Navigation>535</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:536:11:536:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>536</Navigation>
            <Navigation>11</Navigation>
            <Navigation>536</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:5206:34:5206:43|Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>5206</Navigation>
            <Navigation>34</Navigation>
            <Navigation>5206</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:5219:9:5219:17|Removing wire hreadyout, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>5219</Navigation>
            <Navigation>9</Navigation>
            <Navigation>5219</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire hreadyout, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:4588:34:4588:40|Removing wire gnt_nxt, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>4588</Navigation>
            <Navigation>34</Navigation>
            <Navigation>4588</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Removing wire gnt_nxt, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:4621:11:4621:12|Object id is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>4621</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4621</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Object id is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:4588:34:4588:40|*Output gnt_nxt has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>4588</Navigation>
            <Navigation>34</Navigation>
            <Navigation>4588</Navigation>
            <Navigation>40</Navigation>
            <Navigation>*Output gnt_nxt has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1541:11:1541:11|Object i is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1541</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1541</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Object i is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1545:8:1545:15|Object arb_en_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1545</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1545</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object arb_en_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1546:28:1546:36|Object run_cnt_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1546</Navigation>
            <Navigation>28</Navigation>
            <Navigation>1546</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Object run_cnt_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1550:21:1550:26|Removing wire req_in, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1550</Navigation>
            <Navigation>21</Navigation>
            <Navigation>1550</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire req_in, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1845:8:1845:15|Object arb_en_Q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1845</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1845</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object arb_en_Q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1851:8:1851:16|Object update_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1851</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1851</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object update_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1861:28:1861:31|Object ssel is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1861</Navigation>
            <Navigation>28</Navigation>
            <Navigation>1861</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Object ssel is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1874:53:1874:65|Removing wire reg_haddr_slv, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1874</Navigation>
            <Navigation>53</Navigation>
            <Navigation>1874</Navigation>
            <Navigation>65</Navigation>
            <Navigation>Removing wire reg_haddr_slv, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1875:42:1875:55|Removing wire reg_hburst_slv, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1875</Navigation>
            <Navigation>42</Navigation>
            <Navigation>1875</Navigation>
            <Navigation>55</Navigation>
            <Navigation>Removing wire reg_hburst_slv, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1876:42:1876:54|Removing wire reg_hsize_slv, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1876</Navigation>
            <Navigation>42</Navigation>
            <Navigation>1876</Navigation>
            <Navigation>54</Navigation>
            <Navigation>Removing wire reg_hsize_slv, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1877:36:1877:52|Removing wire reg_hmastlock_slv, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1877</Navigation>
            <Navigation>36</Navigation>
            <Navigation>1877</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Removing wire reg_hmastlock_slv, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1878:42:1878:54|Removing wire reg_hprot_slv, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1878</Navigation>
            <Navigation>42</Navigation>
            <Navigation>1878</Navigation>
            <Navigation>54</Navigation>
            <Navigation>Removing wire reg_hprot_slv, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1879:36:1879:49|Removing wire reg_hwrite_slv, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1879</Navigation>
            <Navigation>36</Navigation>
            <Navigation>1879</Navigation>
            <Navigation>49</Navigation>
            <Navigation>Removing wire reg_hwrite_slv, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv&quot;:359:4:359:9|Pruning unused register apb_psize_r[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv</Navigation>
            <Navigation>359</Navigation>
            <Navigation>4</Navigation>
            <Navigation>359</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register apb_psize_r[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v&quot;:1222:30:1222:50|Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v</Navigation>
            <Navigation>1222</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1222</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:133:20:133:20|Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>133</Navigation>
            <Navigation>20</Navigation>
            <Navigation>133</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:135:20:135:20|Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>135</Navigation>
            <Navigation>20</Navigation>
            <Navigation>135</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:136:20:136:20|Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>136</Navigation>
            <Navigation>20</Navigation>
            <Navigation>136</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:138:26:138:26|Input req_ready on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>138</Navigation>
            <Navigation>26</Navigation>
            <Navigation>138</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Input req_ready on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:145:27:145:27|Input resp_valid on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>145</Navigation>
            <Navigation>27</Navigation>
            <Navigation>145</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Input resp_valid on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:147:28:147:28|Input resp_data_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>147</Navigation>
            <Navigation>28</Navigation>
            <Navigation>147</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:148:30:148:30|Input resp_status_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>148</Navigation>
            <Navigation>30</Navigation>
            <Navigation>148</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:155:28:155:28|Input resp_data_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>155</Navigation>
            <Navigation>28</Navigation>
            <Navigation>155</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:156:30:156:30|Input resp_status_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>156</Navigation>
            <Navigation>30</Navigation>
            <Navigation>156</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:163:28:163:28|Input resp_data_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>163</Navigation>
            <Navigation>28</Navigation>
            <Navigation>163</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:164:30:164:30|Input resp_status_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>164</Navigation>
            <Navigation>30</Navigation>
            <Navigation>164</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:171:28:171:28|Input resp_data_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>171</Navigation>
            <Navigation>28</Navigation>
            <Navigation>171</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:172:30:172:30|Input resp_status_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>172</Navigation>
            <Navigation>30</Navigation>
            <Navigation>172</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:179:28:179:28|Input resp_data_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>179</Navigation>
            <Navigation>28</Navigation>
            <Navigation>179</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:180:30:180:30|Input resp_status_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>180</Navigation>
            <Navigation>30</Navigation>
            <Navigation>180</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:187:28:187:28|Input resp_data_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>187</Navigation>
            <Navigation>28</Navigation>
            <Navigation>187</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:188:30:188:30|Input resp_status_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>188</Navigation>
            <Navigation>30</Navigation>
            <Navigation>188</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:195:28:195:28|Input resp_data_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>195</Navigation>
            <Navigation>28</Navigation>
            <Navigation>195</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:196:30:196:30|Input resp_status_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>196</Navigation>
            <Navigation>30</Navigation>
            <Navigation>196</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:203:28:203:28|Input resp_data_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>203</Navigation>
            <Navigation>28</Navigation>
            <Navigation>203</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:204:30:204:30|Input resp_status_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>204</Navigation>
            <Navigation>30</Navigation>
            <Navigation>204</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:777:36:777:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>777</Navigation>
            <Navigation>36</Navigation>
            <Navigation>777</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:778:36:778:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>778</Navigation>
            <Navigation>36</Navigation>
            <Navigation>778</Navigation>
            <Navigation>44</Navigation>
            <Navigation>*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:530:36:530:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>530</Navigation>
            <Navigation>36</Navigation>
            <Navigation>530</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:531:11:531:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>531</Navigation>
            <Navigation>11</Navigation>
            <Navigation>531</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:532:11:532:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>532</Navigation>
            <Navigation>11</Navigation>
            <Navigation>532</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1270:20:1270:25|Pruning unused register genblk5.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register genblk5.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1270:20:1270:25|Pruning unused register genblk5.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register genblk5.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1250:12:1250:17|Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1250:12:1250:17|Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1250:12:1250:17|Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1313:12:1313:17|Pruning unused bits 31 to 17 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused bits 31 to 17 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:6547:38:6547:38|Input dps_i on instance ulram_core0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>6547</Navigation>
            <Navigation>38</Navigation>
            <Navigation>6547</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Input dps_i on instance ulram_core0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:6547:38:6547:38|Input dps_i on instance ulram_core0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>6547</Navigation>
            <Navigation>38</Navigation>
            <Navigation>6547</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Input dps_i on instance ulram_core0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:6772:32:6772:37|Pruning unused bits 13 to 0 of genblk3.genblk3.genblk1.addr_b_p_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>6772</Navigation>
            <Navigation>32</Navigation>
            <Navigation>6772</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Pruning unused bits 13 to 0 of genblk3.genblk3.genblk1.addr_b_p_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:6772:32:6772:37|Pruning unused bits 13 to 0 of genblk3.genblk3.genblk1.addr_b_p2_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>6772</Navigation>
            <Navigation>32</Navigation>
            <Navigation>6772</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Pruning unused bits 13 to 0 of genblk3.genblk3.genblk1.addr_b_p2_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:6675:32:6675:37|Pruning unused bits 13 to 0 of genblk3.genblk1.genblk1.addr_a_p_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>6675</Navigation>
            <Navigation>32</Navigation>
            <Navigation>6675</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Pruning unused bits 13 to 0 of genblk3.genblk1.genblk1.addr_a_p_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:6675:32:6675:37|Pruning unused bits 13 to 0 of genblk3.genblk1.genblk1.addr_a_p2_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>6675</Navigation>
            <Navigation>32</Navigation>
            <Navigation>6675</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Pruning unused bits 13 to 0 of genblk3.genblk1.genblk1.addr_a_p2_r[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:5798:66:5798:66|Input dps_i on instance ulram_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>5798</Navigation>
            <Navigation>66</Navigation>
            <Navigation>5798</Navigation>
            <Navigation>66</Navigation>
            <Navigation>Input dps_i on instance ulram_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8356:11:8356:26|*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8356</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8356</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8361:11:8361:25|*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8361</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8361</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8362:30:8362:41|*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8362</Navigation>
            <Navigation>30</Navigation>
            <Navigation>8362</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8363:17:8363:30|*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8363</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8363</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8364:11:8364:25|*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8364</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8364</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8377:11:8377:26|*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8377</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8377</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8378:30:8378:41|*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8378</Navigation>
            <Navigation>30</Navigation>
            <Navigation>8378</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8379:32:8379:45|*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8379</Navigation>
            <Navigation>32</Navigation>
            <Navigation>8379</Navigation>
            <Navigation>45</Navigation>
            <Navigation>*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8380:17:8380:30|*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8380</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8380</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8381:11:8381:24|*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8381</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8381</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8382:11:8382:25|*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8382</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8382</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8398:11:8398:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8398</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8398</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8403:11:8403:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8403</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8403</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8404:30:8404:41|*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8404</Navigation>
            <Navigation>30</Navigation>
            <Navigation>8404</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8405:17:8405:30|*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8405</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8405</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8406:11:8406:25|*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8406</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8406</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8419:11:8419:26|*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8419</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8419</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8420:30:8420:41|*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8420</Navigation>
            <Navigation>30</Navigation>
            <Navigation>8420</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8421:32:8421:45|*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8421</Navigation>
            <Navigation>32</Navigation>
            <Navigation>8421</Navigation>
            <Navigation>45</Navigation>
            <Navigation>*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8422:17:8422:30|*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8422</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8422</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8423:11:8423:24|*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8423</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8423</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8424:11:8424:25|*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8424</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8424</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8434:11:8434:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8434</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8434</Navigation>
            <Navigation>21</Navigation>
            <Navigation>*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8443:11:8443:25|*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8443</Navigation>
            <Navigation>11</Navigation>
            <Navigation>8443</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:47:27:47:40|Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>27</Navigation>
            <Navigation>47</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2677:45:2677:53|Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2677</Navigation>
            <Navigation>45</Navigation>
            <Navigation>2677</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:548:8:548:13|Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>548</Navigation>
            <Navigation>8</Navigation>
            <Navigation>548</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:626:8:626:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>626</Navigation>
            <Navigation>8</Navigation>
            <Navigation>626</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:629:8:629:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>629</Navigation>
            <Navigation>8</Navigation>
            <Navigation>629</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:630:8:630:13|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>630</Navigation>
            <Navigation>8</Navigation>
            <Navigation>630</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:631:8:631:13|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>631</Navigation>
            <Navigation>8</Navigation>
            <Navigation>631</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:648:8:648:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>648</Navigation>
            <Navigation>8</Navigation>
            <Navigation>648</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:649:8:649:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>649</Navigation>
            <Navigation>8</Navigation>
            <Navigation>649</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:542:11:542:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>542</Navigation>
            <Navigation>11</Navigation>
            <Navigation>542</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:543:11:543:23|*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>543</Navigation>
            <Navigation>11</Navigation>
            <Navigation>543</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1405:14:1405:18|Object count is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1405</Navigation>
            <Navigation>14</Navigation>
            <Navigation>1405</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object count is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1418:8:1418:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1418</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1418</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1436:15:1436:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1436</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1436</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1437:8:1437:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1437</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1437</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1438:8:1438:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1438</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1438</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1389:17:1389:24|*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1389</Navigation>
            <Navigation>17</Navigation>
            <Navigation>1389</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1396:11:1396:20|*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1396</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1396</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1397:11:1397:26|*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1397</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1397</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2040:8:2040:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2040</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2040</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2045:8:2045:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2045</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2045</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2046:8:2046:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2046</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2046</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2048:14:2048:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2048</Navigation>
            <Navigation>14</Navigation>
            <Navigation>2048</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2049:8:2049:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2049</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2049</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2050:8:2050:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2050</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2050</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2051:8:2051:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2051</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2051</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:71:2:71:7|Pruning unused register timeout_cntr[7:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>71</Navigation>
            <Navigation>2</Navigation>
            <Navigation>71</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register timeout_cntr[7:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:71:2:71:7|Optimizing register bit lmmi_offset_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>71</Navigation>
            <Navigation>2</Navigation>
            <Navigation>71</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit lmmi_offset_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:71:2:71:7|Optimizing register bit lmmi_offset_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>71</Navigation>
            <Navigation>2</Navigation>
            <Navigation>71</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Optimizing register bit lmmi_offset_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:71:2:71:7|Pruning register bits 16 to 15 of lmmi_offset_o[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>71</Navigation>
            <Navigation>2</Navigation>
            <Navigation>71</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 16 to 15 of lmmi_offset_o[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3103:92:3103:139|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3103</Navigation>
            <Navigation>92</Navigation>
            <Navigation>3103</Navigation>
            <Navigation>139</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3103:92:3103:139|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3103</Navigation>
            <Navigation>92</Navigation>
            <Navigation>3103</Navigation>
            <Navigation>139</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3103:92:3103:139|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3103</Navigation>
            <Navigation>92</Navigation>
            <Navigation>3103</Navigation>
            <Navigation>139</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:16378:36:16378:49|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>16378</Navigation>
            <Navigation>36</Navigation>
            <Navigation>16378</Navigation>
            <Navigation>49</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Pruning register bits 5 to 1 of sj_ext_mas_awr_gnt_reg[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 5 to 1 of sj_ext_mas_awr_gnt_reg[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[5:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[5:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7268:16:7268:37|Object ext_slv_rdresp_gnt_reg is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7268</Navigation>
            <Navigation>16</Navigation>
            <Navigation>7268</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Object ext_slv_rdresp_gnt_reg is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Pruning register bits 5 to 1 of sj_ext_mas_ard_gnt_reg[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 5 to 1 of sj_ext_mas_ard_gnt_reg[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[5:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[5:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13719:4:13719:9|Optimizing register bit wr_ptr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13719</Navigation>
            <Navigation>4</Navigation>
            <Navigation>13719</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit wr_ptr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13736:4:13736:9|Optimizing register bit rd_ptr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13736</Navigation>
            <Navigation>4</Navigation>
            <Navigation>13736</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit rd_ptr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13719:4:13719:9|Pruning unused register wr_ptr[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13719</Navigation>
            <Navigation>4</Navigation>
            <Navigation>13719</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register wr_ptr[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13736:4:13736:9|Pruning unused register rd_ptr[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13736</Navigation>
            <Navigation>4</Navigation>
            <Navigation>13736</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rd_ptr[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:1717:44:1717:65|*Output o_m_ext_slv_wrresp_gnt has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>1717</Navigation>
            <Navigation>44</Navigation>
            <Navigation>1717</Navigation>
            <Navigation>65</Navigation>
            <Navigation>*Output o_m_ext_slv_wrresp_gnt has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:2872:4:2872:9|Pruning register bits 5 to 2 of ext_slv_sel[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>2872</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2872</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 5 to 2 of ext_slv_sel[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:2872:4:2872:9|Pruning register bit 0 of ext_slv_sel[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>2872</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2872</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 0 of ext_slv_sel[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[71:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[71:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[77:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[77:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[31:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[31:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[12:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[12:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3482:53:3482:62|Object awid_rdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3482</Navigation>
            <Navigation>53</Navigation>
            <Navigation>3482</Navigation>
            <Navigation>62</Navigation>
            <Navigation>Object awid_rdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[20:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[20:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4939:72:4939:81|Object upsize_cnt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4939</Navigation>
            <Navigation>72</Navigation>
            <Navigation>4939</Navigation>
            <Navigation>81</Navigation>
            <Navigation>Object upsize_cnt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4939:72:4939:81|Object upsize_cnt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4939</Navigation>
            <Navigation>72</Navigation>
            <Navigation>4939</Navigation>
            <Navigation>81</Navigation>
            <Navigation>Object upsize_cnt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[76:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[76:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4255:22:4255:35|Object nxt_o_m_rready is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4255</Navigation>
            <Navigation>22</Navigation>
            <Navigation>4255</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Object nxt_o_m_rready is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4276:53:4276:62|Object arid_rdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4276</Navigation>
            <Navigation>53</Navigation>
            <Navigation>4276</Navigation>
            <Navigation>62</Navigation>
            <Navigation>Object arid_rdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4277:55:4277:66|Object araddr_rdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4277</Navigation>
            <Navigation>55</Navigation>
            <Navigation>4277</Navigation>
            <Navigation>66</Navigation>
            <Navigation>Object araddr_rdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3395:58:3395:74|Object o_bid_ext_slv_gnt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3395</Navigation>
            <Navigation>58</Navigation>
            <Navigation>3395</Navigation>
            <Navigation>74</Navigation>
            <Navigation>Object o_bid_ext_slv_gnt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3396:58:3396:74|Object o_rid_ext_slv_gnt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3396</Navigation>
            <Navigation>58</Navigation>
            <Navigation>3396</Navigation>
            <Navigation>74</Navigation>
            <Navigation>Object o_rid_ext_slv_gnt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:3449:11:3449:16|Object id_cnt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>3449</Navigation>
            <Navigation>11</Navigation>
            <Navigation>3449</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object id_cnt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4592:36:4592:41|Pruning unused register RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[2].DEF_SLV_BLK.int_ext_mas_prt_rvalid_18[2]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4592</Navigation>
            <Navigation>36</Navigation>
            <Navigation>4592</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Pruning unused register RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[2].DEF_SLV_BLK.int_ext_mas_prt_rvalid_18[2]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4576:28:4576:33|Sharing sequential element RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].i_ext_slv_rdresp_gnt_final and merging RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[2].i_ext_slv_rdresp_gnt_final. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4576</Navigation>
            <Navigation>28</Navigation>
            <Navigation>4576</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Sharing sequential element RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].i_ext_slv_rdresp_gnt_final and merging RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[2].i_ext_slv_rdresp_gnt_final. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4576:28:4576:33|Sharing sequential element RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].i_ext_slv_rdresp_gnt_final and merging RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[2].i_ext_slv_rdresp_gnt_final. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4576</Navigation>
            <Navigation>28</Navigation>
            <Navigation>4576</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Sharing sequential element RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].i_ext_slv_rdresp_gnt_final and merging RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[2].i_ext_slv_rdresp_gnt_final. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:15618:115:15618:166|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>15618</Navigation>
            <Navigation>115</Navigation>
            <Navigation>15618</Navigation>
            <Navigation>166</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:15620:115:15620:166|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>15620</Navigation>
            <Navigation>115</Navigation>
            <Navigation>15620</Navigation>
            <Navigation>166</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:15622:114:15622:165|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>15622</Navigation>
            <Navigation>114</Navigation>
            <Navigation>15622</Navigation>
            <Navigation>165</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012653</ID>
            <Severity>128</Severity>
            <Dynamic>CG390 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:15624:127:15624:189|Repeat multiplier in concatenation evaluates to 0</Dynamic>
            <Navigation>CG390</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>15624</Navigation>
            <Navigation>127</Navigation>
            <Navigation>15624</Navigation>
            <Navigation>189</Navigation>
            <Navigation>Repeat multiplier in concatenation evaluates to 0</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[76:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[76:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[12:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[12:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:10009:64:10009:64|Object j is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>10009</Navigation>
            <Navigation>64</Navigation>
            <Navigation>10009</Navigation>
            <Navigation>64</Navigation>
            <Navigation>Object j is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[41:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[41:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[16:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[16:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8171:53:8171:73|Object ext_slv_awid_ff_rdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8171</Navigation>
            <Navigation>53</Navigation>
            <Navigation>8171</Navigation>
            <Navigation>73</Navigation>
            <Navigation>Object ext_slv_awid_ff_rdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8172:22:8172:41|Object ext_slv_awid_ff_full is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8172</Navigation>
            <Navigation>22</Navigation>
            <Navigation>8172</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Object ext_slv_awid_ff_full is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14288:4:14288:9|Pruning unused register rdata_reg[49:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14288</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register rdata_reg[49:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11687:53:11687:73|Object ext_slv_arid_ff_rdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11687</Navigation>
            <Navigation>53</Navigation>
            <Navigation>11687</Navigation>
            <Navigation>73</Navigation>
            <Navigation>Object ext_slv_arid_ff_rdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11693:22:11693:41|Object ext_slv_arid_ff_full is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11693</Navigation>
            <Navigation>22</Navigation>
            <Navigation>11693</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Object ext_slv_arid_ff_full is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[34] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[34] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[35] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[35] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[36] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[36] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[37] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[37] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[38] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[38] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[39] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[39] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[40] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[40] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[41] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[41] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[52] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[52] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[53] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[53] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[54] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[54] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[55] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[55] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[56] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[56] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[57] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[57] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[58] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[58] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[59] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[59] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[60] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[60] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[61] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[61] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[62] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[62] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[63] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[63] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Pruning register bits 7 to 4 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Pruning register bits 7 to 4 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_strb_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Pruning register bits 63 to 32 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Pruning register bits 63 to 32 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.wr_data_reg[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:15602:64:15602:90|Object ext_slv_prt_to_cb_rdata_int is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>15602</Navigation>
            <Navigation>64</Navigation>
            <Navigation>15602</Navigation>
            <Navigation>90</Navigation>
            <Navigation>Object ext_slv_prt_to_cb_rdata_int is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14756:20:14756:25|Pruning unused register ext_mas_blk[0].AND_CLK_GATE.axi_s_aclken_i_reg[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14756</Navigation>
            <Navigation>20</Navigation>
            <Navigation>14756</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register ext_mas_blk[0].AND_CLK_GATE.axi_s_aclken_i_reg[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14729:20:14729:25|Pruning unused register ext_slv_blk[1].AND_CLK_GATE.axi_m_aclken_i_reg[1]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14729</Navigation>
            <Navigation>20</Navigation>
            <Navigation>14729</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register ext_slv_blk[1].AND_CLK_GATE.axi_m_aclken_i_reg[1]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14729:20:14729:25|Pruning unused register ext_slv_blk[0].AND_CLK_GATE.axi_m_aclken_i_reg[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14729</Navigation>
            <Navigation>20</Navigation>
            <Navigation>14729</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register ext_slv_blk[0].AND_CLK_GATE.axi_m_aclken_i_reg[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012901</ID>
            <Severity>16</Severity>
            <Dynamic>CL208 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to bit 8 of axi_slv_rid_o[10:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to bit 8 of axi_slv_rid_o[10:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012901</ID>
            <Severity>16</Severity>
            <Dynamic>CL208 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to bit 9 of axi_slv_rid_o[10:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to bit 9 of axi_slv_rid_o[10:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012901</ID>
            <Severity>16</Severity>
            <Dynamic>CL208 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to bit 10 of axi_slv_rid_o[10:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to bit 10 of axi_slv_rid_o[10:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012901</ID>
            <Severity>16</Severity>
            <Dynamic>CL208 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to bit 8 of axi_slv_bid_o[10:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to bit 8 of axi_slv_bid_o[10:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012901</ID>
            <Severity>16</Severity>
            <Dynamic>CL208 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to bit 9 of axi_slv_bid_o[10:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to bit 9 of axi_slv_bid_o[10:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012901</ID>
            <Severity>16</Severity>
            <Dynamic>CL208 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to bit 10 of axi_slv_bid_o[10:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to bit 10 of axi_slv_bid_o[10:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012865</ID>
            <Severity>16</Severity>
            <Dynamic>CL113 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Feedback mux created for signal ahb_mas_mastlock_o. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Feedback mux created for signal ahb_mas_mastlock_o. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL250 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|All reachable assignments to ahb_mas_mastlock_o assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to ahb_mas_mastlock_o assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Optimizing register bit ahb_mas_burst_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit ahb_mas_burst_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Optimizing register bit ahb_mas_burst_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit ahb_mas_burst_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Optimizing register bit ahb_mas_prot_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit ahb_mas_prot_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Optimizing register bit axi_slv_bresp_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit axi_slv_bresp_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Optimizing register bit axi_slv_rresp_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit axi_slv_rresp_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Pruning register bits 2 to 1 of ahb_mas_burst_o[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 2 to 1 of ahb_mas_burst_o[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Pruning register bit 3 of ahb_mas_prot_o[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 3 of ahb_mas_prot_o[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Pruning register bit 0 of axi_slv_bresp_o[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 0 of axi_slv_bresp_o[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Pruning register bit 0 of axi_slv_rresp_o[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 0 of axi_slv_rresp_o[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_awready_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_awready_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_wready_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_wready_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_bvalid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_bvalid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_bid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_bid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_bresp_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_bresp_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_buser_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_buser_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_arready_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_arready_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_rvalid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_rvalid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_rid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_rid_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_rdata_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_rdata_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_rresp_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_rresp_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_rlast_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_rlast_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v&quot;:212:22:212:43|Input axi_M01_ruser_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input axi_M01_ruser_i on instance axi4_interconnect_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012510</ID>
            <Severity>16</Severity>
            <Dynamic>CG146 :&quot;C:\lscc\radiant\2024.2\synpbase\lib\lucent\lifcl.v&quot;:11727:7:11727:11|Creating black box for empty module USB23_USB23_ENABLED</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>C:\lscc\radiant\2024.2\synpbase\lib\lucent\lifcl.v</Navigation>
            <Navigation>11727</Navigation>
            <Navigation>7</Navigation>
            <Navigation>11727</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Creating black box for empty module USB23_USB23_ENABLED</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:346:87:346:110|Port-width mismatch for port u23_config_intf_feedthrough_inst_AHBL_M0_interface_ahbl_haddr_mstr_o_portbus. The port definition is 17 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>346</Navigation>
            <Navigation>87</Navigation>
            <Navigation>346</Navigation>
            <Navigation>110</Navigation>
            <Navigation>Port-width mismatch for port u23_config_intf_feedthrough_inst_AHBL_M0_interface_ahbl_haddr_mstr_o_portbus. The port definition is 17 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:464:75:464:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_awuser_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>464</Navigation>
            <Navigation>75</Navigation>
            <Navigation>464</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_awuser_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:465:75:465:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_awqos_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>465</Navigation>
            <Navigation>75</Navigation>
            <Navigation>465</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_awqos_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:466:75:466:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_awregion_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>466</Navigation>
            <Navigation>75</Navigation>
            <Navigation>466</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_awregion_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:474:75:474:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_wuser_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>474</Navigation>
            <Navigation>75</Navigation>
            <Navigation>474</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_wuser_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:487:75:487:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_arqos_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>487</Navigation>
            <Navigation>75</Navigation>
            <Navigation>487</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_arqos_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:488:75:488:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_arregion_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>488</Navigation>
            <Navigation>75</Navigation>
            <Navigation>488</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_arregion_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:489:75:489:75|Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_aruser_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>489</Navigation>
            <Navigation>75</Navigation>
            <Navigation>489</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Input axi4_interconnect_inst_AXI_S00_interface_axi_S00_aruser_i_portbus on instance axi_ahb_conv is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:480:77:480:91|Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_arid_i_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>480</Navigation>
            <Navigation>77</Navigation>
            <Navigation>480</Navigation>
            <Navigation>91</Navigation>
            <Navigation>Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_arid_i_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:457:77:457:91|Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_awid_i_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>457</Navigation>
            <Navigation>77</Navigation>
            <Navigation>457</Navigation>
            <Navigation>91</Navigation>
            <Navigation>Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_awid_i_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:484:77:484:93|Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_arlock_i_port. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>484</Navigation>
            <Navigation>77</Navigation>
            <Navigation>484</Navigation>
            <Navigation>93</Navigation>
            <Navigation>Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_arlock_i_port. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:461:77:461:93|Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_awlock_i_port. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>461</Navigation>
            <Navigation>77</Navigation>
            <Navigation>461</Navigation>
            <Navigation>93</Navigation>
            <Navigation>Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_awlock_i_port. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:501:77:501:90|Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_bid_o_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>501</Navigation>
            <Navigation>77</Navigation>
            <Navigation>501</Navigation>
            <Navigation>90</Navigation>
            <Navigation>Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_bid_o_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:493:77:493:90|Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_rid_o_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>493</Navigation>
            <Navigation>77</Navigation>
            <Navigation>493</Navigation>
            <Navigation>90</Navigation>
            <Navigation>Port-width mismatch for port axi4_interconnect_inst_AXI_S00_interface_axi_S00_rid_o_portbus. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:629:33:629:33|Input XMRMISC_INFO on instance USB23_primitive_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>629</Navigation>
            <Navigation>33</Navigation>
            <Navigation>629</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Input XMRMISC_INFO on instance USB23_primitive_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:635:33:635:33|Input XMBMISC_INFO on instance USB23_primitive_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>635</Navigation>
            <Navigation>33</Navigation>
            <Navigation>635</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Input XMBMISC_INFO on instance USB23_primitive_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:637:33:637:33|Input XMCSYSREQ on instance USB23_primitive_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>637</Navigation>
            <Navigation>33</Navigation>
            <Navigation>637</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Input XMCSYSREQ on instance USB23_primitive_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CS263 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:581:35:581:45|Port-width mismatch for port LMMIOFFSET. The port definition is 15 bits, but the actual port connection bit width is 17. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>581</Navigation>
            <Navigation>35</Navigation>
            <Navigation>581</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Port-width mismatch for port LMMIOFFSET. The port definition is 15 bits, but the actual port connection bit width is 17. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:109:24:109:35|Object clk_pll_100m is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>109</Navigation>
            <Navigation>24</Navigation>
            <Navigation>109</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Object clk_pll_100m is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:115:24:115:34|Object drv_scl_low is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>115</Navigation>
            <Navigation>24</Navigation>
            <Navigation>115</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object drv_scl_low is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:116:24:116:34|Object drv_sda_low is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>116</Navigation>
            <Navigation>24</Navigation>
            <Navigation>116</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object drv_sda_low is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:117:24:117:34|Object scl_data_in is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>117</Navigation>
            <Navigation>24</Navigation>
            <Navigation>117</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object scl_data_in is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:118:24:118:34|Object sda_data_in is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>118</Navigation>
            <Navigation>24</Navigation>
            <Navigation>118</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object sda_data_in is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012888</ID>
            <Severity>16</Severity>
            <Dynamic>CL168 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:264:4:264:5|Removing instance cd because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>264</Navigation>
            <Navigation>4</Navigation>
            <Navigation>264</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance cd because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:293:33:293:46|Input port bits 10 to 8 of axi_slv_awid_i[10:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>293</Navigation>
            <Navigation>33</Navigation>
            <Navigation>293</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Input port bits 10 to 8 of axi_slv_awid_i[10:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:317:33:317:46|Input port bits 10 to 8 of axi_slv_arid_i[10:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>317</Navigation>
            <Navigation>33</Navigation>
            <Navigation>317</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Input port bits 10 to 8 of axi_slv_arid_i[10:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Pruning register bits 7 to 5 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bits 7 to 5 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Pruning register bits 2 to 1 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bits 2 to 1 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Pruning register bits 7 to 5 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bits 7 to 5 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Pruning register bits 2 to 1 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bits 2 to 1 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11520:16:11520:21|Pruning unused register WO_WR_ACCESS_BLK.aw_b_complete_d. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11520</Navigation>
            <Navigation>16</Navigation>
            <Navigation>11520</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Pruning unused register WO_WR_ACCESS_BLK.aw_b_complete_d. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Pruning register bit 2 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bit 2 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Pruning register bit 2 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bit 2 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Optimizing register bit RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Pruning register bit 1 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bit 1 of RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Pruning register bit 1 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Pruning register bit 1 of WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Optimizing register bit so_arid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_arid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Optimizing register bit so_arid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_arid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Optimizing register bit so_arid[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_arid[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Optimizing register bit so_arid[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_arid[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Optimizing register bit so_arid[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_arid[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7323:4:7323:9|Pruning register bits 10 to 6 of so_arid[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7323</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 10 to 6 of so_arid[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:16346:4:16346:9|Pruning unused register input_req_cache[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>16346</Navigation>
            <Navigation>4</Navigation>
            <Navigation>16346</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register input_req_cache[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Optimizing register bit so_awid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_awid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Optimizing register bit so_awid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_awid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Optimizing register bit so_awid[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_awid[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Optimizing register bit so_awid[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_awid[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Optimizing register bit so_awid[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit so_awid[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Pruning register bits 10 to 6 of so_awid[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 10 to 6 of so_awid[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:6526:4:6526:9|Pruning register bits 5 to 2 of mo_slv_rdresp_gnt[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>6526</Navigation>
            <Navigation>4</Navigation>
            <Navigation>6526</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 5 to 2 of mo_slv_rdresp_gnt[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:16:34:16:45|Input port bits 31 to 17 of ahbl_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>16</Navigation>
            <Navigation>34</Navigation>
            <Navigation>16</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Input port bits 31 to 17 of ahbl_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:16:34:16:45|Input port bits 1 to 0 of ahbl_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>16</Navigation>
            <Navigation>34</Navigation>
            <Navigation>16</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Input port bits 1 to 0 of ahbl_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v&quot;:24:34:24:46|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>34</Navigation>
            <Navigation>24</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2598:16:2598:26|Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2598</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2598</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2599:17:2599:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2599</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2599</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1313:12:1313:17|Sharing sequential element genblk5.wr_addr_r and merging genblk5.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sharing sequential element genblk5.wr_addr_r and merging genblk5.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1351:12:1351:17|Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1351</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1351</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8311:17:8311:31|Input port bits 31 to 17 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8311</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8311</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 31 to 17 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:8329:17:8329:31|Input port bits 31 to 17 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>8329</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8329</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 31 to 17 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:542:17:542:28|Input port bits 31 to 2 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>542</Navigation>
            <Navigation>17</Navigation>
            <Navigation>542</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 2 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv&quot;:134:16:134:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv</Navigation>
            <Navigation>134</Navigation>
            <Navigation>16</Navigation>
            <Navigation>134</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:4465:16:4465:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>4465</Navigation>
            <Navigation>16</Navigation>
            <Navigation>4465</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2012884</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v&quot;:783:35:783:41|Inout gpio_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v</Navigation>
            <Navigation>783</Navigation>
            <Navigation>35</Navigation>
            <Navigation>783</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Inout gpio_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2013205</ID>
            <Severity>128</Severity>
            <Dynamic>MT536 |Found constraint file with both legacy-style and FPGA timing constraints.</Dynamic>
            <Navigation>MT536</Navigation>
            <Navigation>Found constraint file with both legacy-style and FPGA timing constraints. </Navigation>
        </Message>
        <Message>
            <ID>2013035</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:5528:4:5528:9|Removing sequential instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.in   ....   lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage.regs_has_data_r. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>5528</Navigation>
            <Navigation>4</Navigation>
            <Navigation>5528</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage.regs_has_data_2_r because it is equivalent to instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage.regs_has_data_r. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2491:16:2491:21|Removing sequential instance nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2491</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2491</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing sequential instance nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:2811:4:2811:9|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_syn   ....   terconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_arready. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>2811</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2811</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_split_arready because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_arready. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:2733:4:2733:9|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_syn   ....   terconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_awready. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>2733</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2733</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_split_awready because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE.s_awready. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO156 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM Ram[20:0] removed due to constant propagation.</Dynamic>
            <Navigation>MO156</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM Ram[20:0] removed due to constant propagation. </Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1250:12:1250:17|Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1250:12:1250:17|Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1250:12:1250:17|Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO156 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM Ram[49:0] removed due to constant propagation.</Dynamic>
            <Navigation>MO156</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM Ram[49:0] removed due to constant propagation. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO156 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM Ram[1:0] removed due to constant propagation.</Dynamic>
            <Navigation>MO156</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM Ram[1:0] removed due to constant propagation. </Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   TMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.upsize_rd_cnt_reg[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.upsize_rd_cnt_reg[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2083:4:2083:9|Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2083:4:2083:9|Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2083:4:2083:9|Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_sm[3] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2083:4:2083:9|Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2083:4:2083:9|Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2083:4:2083:9|Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>4</Navigation>
            <Navigation>2083</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_sm[4] (in view view:work.ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1338:12:1338:17|Removing FSM register genblk5\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:1338:12:1338:17|Removing FSM register genblk5\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2013202</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\resetn_sync.sv&quot;:68:2:68:10|Found inferred clock pll_60m_ipgen_lscc_pll_Z1_layer0|clkop_o_inferred_clock which controls 6541 sequential elements including rs_pll_locked_60m.reset_n_f1. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\resetn_sync.sv</Navigation>
            <Navigation>68</Navigation>
            <Navigation>2</Navigation>
            <Navigation>68</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Found inferred clock pll_60m_ipgen_lscc_pll_Z1_layer0|clkop_o_inferred_clock which controls 6541 sequential elements including rs_pll_locked_60m.reset_n_f1. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi   ....   4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7566:4:7566:9|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_syn   ....   ct.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb.sj_ext_mas_ard_gnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7566</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb.sj_ext_mas_awr_gnt_reg[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb.sj_ext_mas_ard_gnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:4574:7:4574:36|Net gnt_nxt_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>4574</Navigation>
            <Navigation>7</Navigation>
            <Navigation>4574</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Net gnt_nxt_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:4574:7:4574:36|Net gnt_nxt_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>4574</Navigation>
            <Navigation>7</Navigation>
            <Navigation>4574</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Net gnt_nxt_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1499:7:1499:35|Net ahbl_gnt_nxt_o[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net ahbl_gnt_nxt_o[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1499:7:1499:35|Net ahbl_gnt_nxt_o[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net ahbl_gnt_nxt_o[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1499:7:1499:35|Net N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1499:7:1499:35|Net N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1499</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2548:7:2548:36|Net arbiter_mux\[0\]\.u_lscc_ahbl_arbmux.N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2548</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2548</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Net arbiter_mux\[0\]\.u_lscc_ahbl_arbmux.N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:2548:7:2548:36|Net arbiter_mux\[0\]\.u_lscc_ahbl_arbmux.N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>2548</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2548</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Net arbiter_mux\[0\]\.u_lscc_ahbl_arbmux.N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net lmmi_rdata_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net lmmi_rdata_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net lmmi_rdata_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net lmmi_rdata_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net lmmi_rdata_valid_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net lmmi_rdata_valid_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net lmmi_ready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net lmmi_ready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net gpio_o[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net gpio_o[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net gpio_o[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net gpio_o[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net gpio_en_o[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net gpio_en_o[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net gpio_en_o[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net gpio_en_o[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net N_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v&quot;:508:7:508:27|Net N_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v</Navigation>
            <Navigation>508</Navigation>
            <Navigation>7</Navigation>
            <Navigation>508</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:478:7:478:35|Net fifo_empty_thr has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>478</Navigation>
            <Navigation>7</Navigation>
            <Navigation>478</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net fifo_empty_thr has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:478:7:478:35|Net fifo_full_thr has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>478</Navigation>
            <Navigation>7</Navigation>
            <Navigation>478</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net fifo_full_thr has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net fifo_empty has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net fifo_empty has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net fifo_almost_full has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net fifo_almost_full has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_9 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_9 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_10 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_10 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_11 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_11 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_12 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_12 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net gpio0_inst.N_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net gpio0_inst.N_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_9 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_9 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_10 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_10 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_11 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_11 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_12 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_12 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_13 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_13 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_14 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_14 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_15 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_15 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_16 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_16 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_17 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_17 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_18 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_18 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_19 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_19 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_20 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_20 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_21 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_21 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_22 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_22 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_23 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_23 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_24 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_24 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_25 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_25 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_26 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_26 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_27 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_27 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_28 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_28 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_29 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_29 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_30 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_30 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_31 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_31 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_32 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_32 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_33 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_33 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_34 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_34 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_35 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_35 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_36 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_36 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_37 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_37 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_38 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_38 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_39 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_39 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_40 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_40 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_41 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_41 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_42 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_42 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_43 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_43 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v&quot;:54:7:54:35|Net cpu0_inst.N_44 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net cpu0_inst.N_44 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11698:16:11698:21|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc   ....   T_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.wr_rd_cnt[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11698</Navigation>
            <Navigation>16</Navigation>
            <Navigation>11698</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.rd_issue_cnt[3:0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.wr_rd_cnt[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11697:40:11697:76|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_   ....   CT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.un103_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11697</Navigation>
            <Navigation>40</Navigation>
            <Navigation>11697</Navigation>
            <Navigation>76</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.un7_rd_issue_full[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.un103_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11697:40:11697:76|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_   ....   CT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.un102_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11697</Navigation>
            <Navigation>40</Navigation>
            <Navigation>11697</Navigation>
            <Navigation>76</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.un6_rd_issue_full[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.un102_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8180:16:8180:21|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_s   ....   T_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.wr_rd_cnt[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8180</Navigation>
            <Navigation>16</Navigation>
            <Navigation>8180</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.wr_issue_cnt[3:0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.wr_rd_cnt[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8179:40:8179:76|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_ax   ....   CT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un102_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8179</Navigation>
            <Navigation>40</Navigation>
            <Navigation>8179</Navigation>
            <Navigation>76</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.un6_wr_issue_full[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un102_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13761:20:13761:21|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_   ....   cc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.un1_WO_WR_ACCESS_BLK.wr_issue_cnt[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13761</Navigation>
            <Navigation>20</Navigation>
            <Navigation>13761</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un1_wr_rd_cnt[3:0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.un1_WO_WR_ACCESS_BLK.wr_issue_cnt[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8179:40:8179:76|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_ax   ....   CT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un103_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8179</Navigation>
            <Navigation>40</Navigation>
            <Navigation>8179</Navigation>
            <Navigation>76</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.un7_wr_issue_full[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un103_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8179:40:8179:76|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_ax   ....   CT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un104_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8179</Navigation>
            <Navigation>40</Navigation>
            <Navigation>8179</Navigation>
            <Navigation>76</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.un8_wr_issue_full[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.un104_full[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7830:28:7830:29|Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_ax   ....   _axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb._l0.nxt_so_wvalid_5. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7830</Navigation>
            <Navigation>28</Navigation>
            <Navigation>7830</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing user instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb._l0.nxt_so_wlast_5 because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb._l0.nxt_so_wvalid_5. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:7794:4:7794:9|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_syn   ....   erconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.so_wlast. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>7794</Navigation>
            <Navigation>4</Navigation>
            <Navigation>7794</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.so_wvalid because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.so_wlast. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013035</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2013013</ID>
            <Severity>16</Severity>
            <Dynamic>FX107 :&quot;c:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3280:4:3280:9|RAM &lt;encrypted&gt; (in view: work.lscc_soft_fifo_Z40_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>c:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v</Navigation>
            <Navigation>3280</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3280</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM &lt;encrypted&gt; (in view: work.lscc_soft_fifo_Z40_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2013013</ID>
            <Severity>16</Severity>
            <Dynamic>FX107 :&quot;c:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3280:4:3280:9|RAM &lt;encrypted&gt; (in view: work.lscc_soft_fifo_Z44_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>c:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl\lscc_fifo.v</Navigation>
            <Navigation>3280</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3280</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM &lt;encrypted&gt; (in view: work.lscc_soft_fifo_Z44_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13371:12:13371:17|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   .u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc.genblk1[0].so_m_rresp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13371</Navigation>
            <Navigation>12</Navigation>
            <Navigation>13371</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc.genblk1[0].so_m_rresp[1] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc.genblk1[0].so_m_rresp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13520:12:13520:17|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc   ....   .u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc.genblk1[0].so_m_bresp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13520</Navigation>
            <Navigation>12</Navigation>
            <Navigation>13520</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc.genblk1[0].so_m_bresp[1] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc.genblk1[0].so_m_bresp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13520:12:13520:17|Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc   ....   ct.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb.sj_ext_mas_ard_gnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13520</Navigation>
            <Navigation>12</Navigation>
            <Navigation>13520</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing sequential instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc.genblk1[0].so_m_bresp[0] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb.sj_ext_mas_ard_gnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[7] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[6] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:4902:64:4902:69|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   MAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>64</Navigation>
            <Navigation>4902</Navigation>
            <Navigation>69</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[1] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.rd_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013013</ID>
            <Severity>16</Severity>
            <Dynamic>FX107 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM RO_WR_BLK\.CUSTOM_FF_BLK\.u_ext_mas_rdata_ff.u_gen_memfile.Ram[72:0] (in view: work.axi4_interco   ....    syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM RO_WR_BLK\.CUSTOM_FF_BLK\.u_ext_mas_rdata_ff.u_gen_memfile.Ram[72:0] (in view: work.axi4_interconnect_ipgen_ext_mas_port_Z59_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2013013</ID>
            <Severity>16</Severity>
            <Dynamic>FX107 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.CUSTOM_WDAT_FF_BLK\.u_ext_mas_wr_fifo.u_gen_memfile.Ram[73:0] (i   ....    syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.CUSTOM_WDAT_FF_BLK\.u_ext_mas_wr_fifo.u_gen_memfile.Ram[73:0] (in view: work.axi4_interconnect_ipgen_ext_mas_port_Z59_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_arlen_reg[4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.m_fixed_start_awlen_reg[4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.fixed_burst_ind_cnt_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013013</ID>
            <Severity>16</Severity>
            <Dynamic>FX107 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM RO_WR_ACCESS_BLK\.CUSTOM_FF_BLK\.u_ext_slv_rd_fifo.u_gen_memfile.Ram[41:0] (in view: work.axi4_i   ....    syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM RO_WR_ACCESS_BLK\.CUSTOM_FF_BLK\.u_ext_slv_rd_fifo.u_gen_memfile.Ram[41:0] (in view: work.axi4_interconnect_ipgen_ext_slv_port_Z61_layer0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2013013</ID>
            <Severity>16</Severity>
            <Dynamic>FX107 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|RAM WO_WR_ACCESS_BLK\.CUSTOM_EXT_SLV_WDATA_FF_BLK\.u_ext_slv_wdata_ff.u_gen_memfile.Ram[37:0] (in vi   ....    syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>RAM WO_WR_ACCESS_BLK\.CUSTOM_EXT_SLV_WDATA_FF_BLK\.u_ext_slv_wdata_ff.u_gen_memfile.Ram[37:0] (in view: work.axi4_interconnect_ipgen_ext_slv_port_Z61_layer0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11914:52:11914:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>52</Navigation>
            <Navigation>11914</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_ard_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:8394:52:8394:57|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>52</Navigation>
            <Navigation>8394</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.ext_mas_awr_gnt_reg[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.btype[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.btype[1] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.btype[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:1954:4:1954:9|Removing instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0   ....   ect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.grant_Q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>1954</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1954</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.ssel_data[0] because it is equivalent to instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.grant_Q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Removing instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_bid_o_1[7] b   ....   t to instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_bid_o_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_bid_o_1[7] because it is equivalent to instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_bid_o_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v&quot;:1189:4:1189:9|Removing instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_rid_o_1[7] b   ....   t to instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_rid_o_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1189</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_rid_o_1[7] because it is equivalent to instance axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst.axi_slv_rid_o_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][5] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][4] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][3] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:9969:56:9969:61|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   AS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>56</Navigation>
            <Navigation>9969</Navigation>
            <Navigation>61</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][2] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.i_s_ext_mas_dwr_gnt_final[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:11520:16:11520:21|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.i_ext_slv_prt_bid_sig[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>11520</Navigation>
            <Navigation>16</Navigation>
            <Navigation>11520</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.i_ext_slv_prt_bid_sig[7] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.i_ext_slv_prt_bid_sig[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13187:16:13187:21|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   t.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.rd_data_reg[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13187</Navigation>
            <Navigation>16</Navigation>
            <Navigation>13187</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.rd_data_reg[39] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.rd_data_reg[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:13187:16:13187:21|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_i   ....   t_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.o_s_rid[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>13187</Navigation>
            <Navigation>16</Navigation>
            <Navigation>13187</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.o_s_rid[7] because it is equivalent to instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.o_s_rid[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v&quot;:5528:4:5528:9|Removing instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_r   ....   bl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage.reg_hsel_slv. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v</Navigation>
            <Navigation>5528</Navigation>
            <Navigation>4</Navigation>
            <Navigation>5528</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage.reg_htrans_slv[1] because it is equivalent to instance nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage.reg_hsel_slv. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012017</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   DC_DIS_BLK\.CUSTOM_FF_BLK\.u_ext_mas_awd_fifo.u_gen_memfile.Ram_ram_13 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk\[0\]\.u_ext_mas_port.WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.CUSTOM_FF_BLK\.u_ext_mas_awd_fifo.u_gen_memfile.Ram_ram_13 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2012017</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   DIS_BLK\.CUSTOM_AR_FF_BLK\.u_ext_mas_ard_fifo.u_gen_memfile.Ram_ram_13 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk\[0\]\.u_ext_mas_port.RO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.CUSTOM_AR_FF_BLK\.u_ext_mas_ard_fifo.u_gen_memfile.Ram_ram_13 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2012017</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram_2 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk\[0\]\.u_ext_mas_port.WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.ID_ORDER_DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram_2 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2012017</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram_1 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk\[0\]\.u_ext_mas_port.WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.ID_ORDER_DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram_1 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2012017</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   _DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram_0 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk\[0\]\.u_ext_mas_port.WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.ID_ORDER_DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram_0 (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2012017</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv&quot;:14282:4:14282:9|Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_int   ....   ER_DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>14282</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk\[0\]\.u_ext_mas_port.WO_WR_BLK\.EXT_MAS_CDC_DIS_BLK\.ID_ORDER_DISB_BLK\.CUSTOM_FF_BLK\.u_awaddr_dwrsel_fifo.u_gen_memfile.Ram_ram (in view: work.u23_lifcl_nx33u_evalbd_ibd(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv&quot;:528:2:528:21|Blackbox USB23_USB23_ENABLED is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv</Navigation>
            <Navigation>528</Navigation>
            <Navigation>2</Navigation>
            <Navigation>528</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox USB23_USB23_ENABLED is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v&quot;:7805:37:7805:43|Blackbox LRAM is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v</Navigation>
            <Navigation>7805</Navigation>
            <Navigation>37</Navigation>
            <Navigation>7805</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Blackbox LRAM is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:870:35:870:42|Blackbox DCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>870</Navigation>
            <Navigation>35</Navigation>
            <Navigation>870</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Blackbox DCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:854:44:854:47|Blackbox JTAGH19 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>854</Navigation>
            <Navigation>44</Navigation>
            <Navigation>854</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Blackbox JTAGH19 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\pll\pll_60m\rtl\pll_60m.v&quot;:1297:67:1297:71|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\whan\documents\appproject\usb_lifcl_nx33u\rd_ioa_usb2_revb\design\rtl\pll\pll_60m\rtl\pll_60m.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock pll_60m_ipgen_lscc_pll_Z1_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll_60m.lscc_pll_inst.clk_pll_60m.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll_60m_ipgen_lscc_pll_Z1_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll_60m.lscc_pll_inst.clk_pll_60m.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z22_layer0|bbICH_inferred_clock with period 5.00ns. Please declare a user-defined clock on net nxU_prpl_bldr.cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.TCK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z22_layer0|bbICH_inferred_clock with period 5.00ns. Please declare a user-defined clock on net nxU_prpl_bldr.cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.TCK.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z22_layer0|bqAaKcoy7LeAHb1_inferred_clock with period 5.00ns. Please declare a user-defined clock on net nxU_prpl_bldr.cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z22_layer0|bqAaKcoy7LeAHb1_inferred_clock with period 5.00ns. Please declare a user-defined clock on net nxU_prpl_bldr.cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.</Navigation>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_311</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_312</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_313</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_314</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_315</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_316</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_317</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_318</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_319</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_320</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_321</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_322</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_323</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_324</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_325</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_326</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_327</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_329</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_330</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_331</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_332</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_333</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_334</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_335</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_336</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_337</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_338</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_339</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_340</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_341</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_342</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_343</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_344</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_345</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3507</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3509</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3511</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3513</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3515</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3517</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3519</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3521</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3523</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3525</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3527</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3529</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3531</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3533</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3535</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3801</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3802</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3803</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3805</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_3807</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4000</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4001</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4002</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4003</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4004</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4005</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4006</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4007</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4008</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4009</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4010</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_88_4011</Dynamic>
            <Dynamic>secured_object_88</Dynamic>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>u23_lifcl_nx33u_evalbd_ibd_impl_1.ldc</Dynamic>
            <Dynamic>57</Dynamic>
            <Dynamic>No port matched 'scl_io'.</Dynamic>
            <Navigation>u23_lifcl_nx33u_evalbd_ibd_impl_1.ldc</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>1027013</ID>
            <Severity>16</Severity>
            <Dynamic>port</Dynamic>
            <Dynamic>scl_io</Dynamic>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>u23_lifcl_nx33u_evalbd_ibd_impl_1.ldc</Dynamic>
            <Dynamic>57</Dynamic>
            <Dynamic>Can't resolve object 'scl_io' in constraint 'ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]'.</Dynamic>
            <Navigation>u23_lifcl_nx33u_evalbd_ibd_impl_1.ldc</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>1011001</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/HW_ver_gpio_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/int_type_r_reg[0].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/HW_ver_gpio_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/int_type_r_reg[1].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/HW_ver_gpio_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/int_type_r_reg[2].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/HW_ver_gpio_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/int_type_r_reg[3].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/HW_ver_gpio_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/int_type_r_reg[4].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/HW_ver_gpio_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/int_type_r_reg[5].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811149</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>nxU_prpl_bldr/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo/u_gen_memfile/Ram_ram_11.dpram_inst_0</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo/u_gen_memfile/Ram_ram_10.dpram_inst_1</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo/u_gen_memfile/Ram_ram_17.dpram_inst_1</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo/u_gen_memfile/Ram_ram_1.dpram_inst_1</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo/u_gen_memfile/Ram_ram_11.dpram_inst_0</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo/u_gen_memfile/Ram_ram_10.dpram_inst_1</Dynamic>
        </Message>
        <Message>
            <ID>35811148</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {clk_pll_60m} -source [get_pins {pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 12 -divide_by 5 [get_pins {pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] </Dynamic>
        </Message>
    </Task>
    <Task name="Export">
        <Message>
            <ID>1009991</ID>
            <Severity>16</Severity>
            <Dynamic>Invalid primitive property name in BFD: USB23_CORE.GSR_DIS</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>71241014</ID>
            <Severity>16</Severity>
            <Dynamic>clk_25m_i</Dynamic>
            <Dynamic>G7</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/DF</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2_RNIMHRC/A</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/DF</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>71241014</ID>
            <Severity>16</Severity>
            <Dynamic>clk_25m_i</Dynamic>
            <Dynamic>G7</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/DF</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2_RNIMHRC/A</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/DF</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>62001129</ID>
            <Severity>256</Severity>
            <Dynamic>8416</Dynamic>
            <Dynamic>250</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f1_reg.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/DF</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_pll_locked_60m/reset_n_f2.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2_RNIMHRC/A</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/DF</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/CLK</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
        <Message>
            <ID>70001949</ID>
            <Severity>16</Severity>
            <Dynamic>rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/LSR</Dynamic>
            <Dynamic>&quot;-from&quot;</Dynamic>
            <Dynamic>set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>