Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:11:05 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.665     -504.371                     64                  584        0.206        0.000                      0                  584        3.000        0.000                       0                   248  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -12.665     -504.371                     64                  584        0.206        0.000                      0                  584        3.000        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           64  Failing Endpoints,  Worst Slack      -12.665ns,  Total Violation     -504.371ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.665ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.643ns  (logic 12.847ns (65.402%)  route 6.796ns (34.598%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.282 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.282    mult1/out_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.616 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.000    20.616    v0/mult1_out[13]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.616    
  -------------------------------------------------------------------
                         slack                                -12.665    

Slack (VIOLATED) :        -12.644ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.622ns  (logic 12.826ns (65.365%)  route 6.796ns (34.635%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.282 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.282    mult1/out_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.595 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.000    20.595    v0/mult1_out[15]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.595    
  -------------------------------------------------------------------
                         slack                                -12.644    

Slack (VIOLATED) :        -12.570ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.548ns  (logic 12.752ns (65.234%)  route 6.796ns (34.766%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.282 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.282    mult1/out_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.521 r  mult1/out_carry__2/O[2]
                         net (fo=1, routed)           0.000    20.521    v0/mult1_out[14]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.521    
  -------------------------------------------------------------------
                         slack                                -12.570    

Slack (VIOLATED) :        -12.554ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.532ns  (logic 12.736ns (65.205%)  route 6.796ns (34.795%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.282 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.282    mult1/out_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.505 r  mult1/out_carry__2/O[0]
                         net (fo=1, routed)           0.000    20.505    v0/mult1_out[12]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.505    
  -------------------------------------------------------------------
                         slack                                -12.554    

Slack (VIOLATED) :        -12.551ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.529ns  (logic 12.733ns (65.200%)  route 6.796ns (34.800%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.502 r  mult1/out_carry__1/O[1]
                         net (fo=1, routed)           0.000    20.502    v0/mult1_out[9]
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.502    
  -------------------------------------------------------------------
                         slack                                -12.551    

Slack (VIOLATED) :        -12.530ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.508ns  (logic 12.712ns (65.163%)  route 6.796ns (34.837%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.481 r  mult1/out_carry__1/O[3]
                         net (fo=1, routed)           0.000    20.481    v0/mult1_out[11]
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.481    
  -------------------------------------------------------------------
                         slack                                -12.530    

Slack (VIOLATED) :        -12.456ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.434ns  (logic 12.638ns (65.030%)  route 6.796ns (34.970%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.407 r  mult1/out_carry__1/O[2]
                         net (fo=1, routed)           0.000    20.407    v0/mult1_out[10]
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.407    
  -------------------------------------------------------------------
                         slack                                -12.456    

Slack (VIOLATED) :        -12.440ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.418ns  (logic 12.622ns (65.001%)  route 6.796ns (34.999%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.168    mult1/out_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.391 r  mult1/out_carry__1/O[0]
                         net (fo=1, routed)           0.000    20.391    v0/mult1_out[8]
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.391    
  -------------------------------------------------------------------
                         slack                                -12.440    

Slack (VIOLATED) :        -12.437ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.415ns  (logic 12.619ns (64.996%)  route 6.796ns (35.004%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.388 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.000    20.388    v0/mult1_out[5]
    SLICE_X35Y28         FDRE                                         r  v0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y28         FDRE                                         r  v0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.388    
  -------------------------------------------------------------------
                         slack                                -12.437    

Slack (VIOLATED) :        -12.416ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.394ns  (logic 12.598ns (64.958%)  route 6.796ns (35.042%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y27         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[31]/Q
                         net (fo=2, routed)           0.893     2.384    fsm1/fsm1_out[31]
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.508 r  fsm1/A_addr1[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.785     3.293    fsm1/A_addr1[3]_INST_0_i_19_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.417 r  fsm1/A_addr1[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.661     4.078    fsm1/A_addr1[3]_INST_0_i_7_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  fsm1/A_addr1[3]_INST_0_i_1/O
                         net (fo=208, routed)         0.831     5.033    fsm0/out_reg[31]_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.124     5.157 r  fsm0/out__0_i_7__1/O
                         net (fo=1, routed)           0.556     5.713    mult0/mult0_left[10]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.749 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.805    mult0/out__0_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.323 r  mult0/out__1/P[1]
                         net (fo=2, routed)           0.921    12.244    mult0/out__1_n_104
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.368 r  mult0/out_carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.368    mult0/out_carry_i_2__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.766 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.766    mult0/out_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.880 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.889    mult0/out_carry__0_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.003    mult0/out_carry__1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.508    13.845    fsm0/mult0_out[13]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.303    14.148 r  fsm0/out_i_3__2/O
                         net (fo=1, routed)           0.521    14.669    mult1/mult1_left[29]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.325 r  mult1/out/P[0]
                         net (fo=1, routed)           1.055    19.380    mult1/out_n_105
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.124    19.504 r  mult1/out_carry_i_3__2/O
                         net (fo=1, routed)           0.000    19.504    mult1/out_carry_i_3__2_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.054 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    20.054    mult1/out_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.367 r  mult1/out_carry__0/O[3]
                         net (fo=1, routed)           0.000    20.367    v0/mult1_out[7]
    SLICE_X35Y28         FDRE                                         r  v0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=247, unset)          0.924     7.924    v0/clk
    SLICE_X35Y28         FDRE                                         r  v0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.367    
  -------------------------------------------------------------------
                         slack                                -12.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    k0/clk
    SLICE_X31Y19         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=3, routed)           0.133     0.684    fsm0/Q[2]
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.729 r  fsm0/out[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.729    k0/D[2]
    SLICE_X31Y19         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    k0/clk
    SLICE_X31Y19         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.092     0.524    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    k0/clk
    SLICE_X31Y19         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=3, routed)           0.134     0.685    fsm0/Q[2]
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.730 r  fsm0/out[3]_i_2__7/O
                         net (fo=1, routed)           0.000     0.730    k0/D[3]
    SLICE_X31Y19         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    k0/clk
    SLICE_X31Y19         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.091     0.523    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    done_reg1/clk
    SLICE_X43Y23         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  done_reg1/out_reg[0]/Q
                         net (fo=6, routed)           0.099     0.637    fsm8/done_reg1_out
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.099     0.736 r  fsm8/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.736    fsm8/out[1]_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  fsm8/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    fsm8/clk
    SLICE_X43Y23         FDRE                                         r  fsm8/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm8/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    i0/clk
    SLICE_X30Y23         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  i0/out_reg[0]/Q
                         net (fo=6, routed)           0.149     0.723    fsm5/Q[0]
    SLICE_X30Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.768 r  fsm5/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.768    i0/D[0]
    SLICE_X30Y23         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    i0/clk
    SLICE_X30Y23         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i10/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    i10/clk
    SLICE_X30Y27         FDRE                                         r  i10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i10/out_reg[1]/Q
                         net (fo=5, routed)           0.149     0.723    i10/Q[1]
    SLICE_X30Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.768 r  i10/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.768    i10/i10_in[1]
    SLICE_X30Y27         FDRE                                         r  i10/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    i10/clk
    SLICE_X30Y27         FDRE                                         r  i10/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.121     0.553    i10/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 j10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.213ns (56.602%)  route 0.163ns (43.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    j10/clk
    SLICE_X26Y30         FDRE                                         r  j10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j10/out_reg[1]/Q
                         net (fo=5, routed)           0.163     0.737    j10/Q[1]
    SLICE_X26Y30         LUT5 (Prop_lut5_I1_O)        0.049     0.786 r  j10/out[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.786    j10/j10_in[3]
    SLICE_X26Y30         FDRE                                         r  j10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    j10/clk
    SLICE_X26Y30         FDRE                                         r  j10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y30         FDRE (Hold_fdre_C_D)         0.131     0.563    j10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 k10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    k10/clk
    SLICE_X32Y30         FDRE                                         r  k10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k10/out_reg[2]/Q
                         net (fo=4, routed)           0.160     0.735    k10/Q[2]
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.780 r  k10/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.780    k10/k10_in[2]
    SLICE_X32Y30         FDRE                                         r  k10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    k10/clk
    SLICE_X32Y30         FDRE                                         r  k10/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.121     0.553    k10/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    i0/clk
    SLICE_X30Y23         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.175     0.749    i0/Q[2]
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.043     0.792 r  i0/out[3]_i_2__4/O
                         net (fo=1, routed)           0.000     0.792    i0/i0_in[3]
    SLICE_X30Y23         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    i0/clk
    SLICE_X30Y23         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.131     0.563    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 j10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    j10/clk
    SLICE_X26Y30         FDRE                                         r  j10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j10/out_reg[1]/Q
                         net (fo=5, routed)           0.163     0.737    j10/Q[1]
    SLICE_X26Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.782 r  j10/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.782    j10/j10_in[2]
    SLICE_X26Y30         FDRE                                         r  j10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    j10/clk
    SLICE_X26Y30         FDRE                                         r  j10/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y30         FDRE (Hold_fdre_C_D)         0.121     0.553    j10/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.965%)  route 0.159ns (46.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.410     0.410    fsm8/clk
    SLICE_X43Y23         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm8/out_reg[2]/Q
                         net (fo=13, routed)          0.159     0.710    fsm8/fsm8_out[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.755 r  fsm8/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.755    fsm8/out[2]_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  fsm8/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=247, unset)          0.432     0.432    fsm8/clk
    SLICE_X43Y23         FDRE                                         r  fsm8/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm8/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y25  v0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y27  v0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y27  v0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y28  v0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y28  v0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y28  v0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y28  v0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y27  v0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y27  v0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y27  v0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y25  v0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y25  v0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y28  v0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y27  v0/out_reg[18]/C



