INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/decode_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module immediate_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/execute_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/fetch_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/hazard_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/memory_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_stage
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/riscv_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sources_1/new/writeback_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.srcs/sim_1/new/riscv_cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoFiles/risc_v_cpu/risc_v_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
