@class NSString, __end_cap_, MTLIOAccelResource, BronzeMtlComputeVariant, MTLDebugInstrumentationData, __end_;
@protocol MTLDevice;

@interface BronzeMtlComputePipelineState : _MTLComputePipelineState <MTLComputePipelineStateSPI> {
    struct BronzeComputePipelineStateMembersRec { MTLIOAccelResource *scratchBuffer; BronzeMtlComputeVariant *variant; unsigned int staticThreadgroupMemoryLength; struct AMDPPMemBlockRec { union { struct AMDPPMemObjRec *host; struct AMDPPMemObjHeaderRec *hostHeader; } ; unsigned int offset; unsigned int dataSize; struct AMDPPMemBlockRec *prev; struct AMDPPMemBlockRec *next; } psoInternalBuffer; unsigned long long cmdBufGpuAddr; unsigned long long cmdBufDwords; unsigned long long globalTableGpuAddr; union SI_HwVertexBufRsrcDescRec { struct { union SQ_BUF_RSRC_WORD0 { struct { unsigned int BASE_ADDRESS : 32; } bitfields; struct { unsigned int BASE_ADDRESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD0; union SQ_BUF_RSRC_WORD1 { struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bitfields; struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD1; union SQ_BUF_RSRC_WORD2 { struct { unsigned int NUM_RECORDS : 32; } bitfields; struct { unsigned int NUM_RECORDS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD2; union SQ_BUF_RSRC_WORD3 { struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bitfields; struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD3; } ; unsigned int u32All[4]; } scratchBufferSRD; struct { unsigned short validMask; unsigned short unused; unsigned int regs[16]; } psoRegs; char icbCapable; struct BronzeComputePipelineHwShRegsRec { union COMPUTE_PGM_LO { struct { unsigned int DATA : 32; } bitfields; struct { unsigned int DATA : 32; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_PGM_LO; union COMPUTE_PGM_HI { struct { unsigned char DATA : 8; unsigned char INST_ATC__CI__VI : 1; unsigned int  : 23; } bitfields; struct { unsigned char DATA : 8; unsigned char INST_ATC__CI__VI : 1; unsigned int  : 23; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_PGM_HI; union COMPUTE_PGM_RSRC1 { struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char BULKY__CI__VI : 1; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 6; } bitfields; struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char BULKY__CI__VI : 1; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 6; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_PGM_RSRC1; union COMPUTE_PGM_RSRC2 { struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char TGID_X_EN : 1; unsigned char TGID_Y_EN : 1; unsigned char TGID_Z_EN : 1; unsigned char TG_SIZE_EN : 1; unsigned char TIDIG_COMP_CNT : 2; unsigned char EXCP_EN_MSB__CI__VI : 2; unsigned short LDS_SIZE : 9; unsigned char EXCP_EN : 7; unsigned char  : 1; } bitfields; struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char TGID_X_EN : 1; unsigned char TGID_Y_EN : 1; unsigned char TGID_Z_EN : 1; unsigned char TG_SIZE_EN : 1; unsigned char TIDIG_COMP_CNT : 2; unsigned char EXCP_EN_MSB__CI__VI : 2; unsigned short LDS_SIZE : 9; unsigned char EXCP_EN : 7; unsigned char  : 1; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_PGM_RSRC2; union COMPUTE_RESOURCE_LIMITS { struct { unsigned short WAVES_PER_SH : 10; unsigned char  : 2; unsigned char TG_PER_CU : 4; unsigned char LOCK_THRESHOLD : 6; unsigned char SIMD_DEST_CNTL : 1; unsigned char FORCE_SIMD_DIST__CI__VI : 1; unsigned char CU_GROUP_COUNT__CI__VI : 3; unsigned char  : 5; } bitfields; struct { unsigned short WAVES_PER_SH : 10; unsigned char  : 2; unsigned char TG_PER_CU : 4; unsigned char LOCK_THRESHOLD : 6; unsigned char SIMD_DEST_CNTL : 1; unsigned char FORCE_SIMD_DIST__CI__VI : 1; unsigned char CU_GROUP_COUNT__CI__VI : 3; unsigned char  : 5; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_RESOURCE_LIMITS; union COMPUTE_STATIC_THREAD_MGMT_SE0 { struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bitfields; struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_STATIC_THREAD_MGMT_SE0; union COMPUTE_STATIC_THREAD_MGMT_SE1 { struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bitfields; struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_STATIC_THREAD_MGMT_SE1; union COMPUTE_TMPRING_SIZE { struct { unsigned short WAVES : 12; unsigned short WAVESIZE : 13; unsigned char  : 7; } bitfields; struct { unsigned short WAVES : 12; unsigned short WAVESIZE : 13; unsigned char  : 7; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_TMPRING_SIZE; union COMPUTE_STATIC_THREAD_MGMT_SE2__CI__VI { struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bitfields; struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_STATIC_THREAD_MGMT_SE2__CI__VI; union COMPUTE_STATIC_THREAD_MGMT_SE3__CI__VI { struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bitfields; struct { unsigned short SH0_CU_EN : 16; unsigned short SH1_CU_EN : 16; } bits; unsigned int u32All; int i32All; float f32All; } COMPUTE_STATIC_THREAD_MGMT_SE3__CI__VI; } psoHwShRegs; struct AMD_MtlRgpPipeline *traceData; unsigned int psoCmds[32]; unsigned long long psoAllocatedSize; struct vector<AMD_MTLLibrary *, std::allocator<AMD_MTLLibrary *>> { __end_ **__begin_; __end_cap_ **x0; struct __compressed_pair<AMD_MTLLibrary **, std::allocator<AMD_MTLLibrary *>> { id *__value_; } x1; } libs; unsigned long long rsrcIndex; unsigned char isRsrcIndexReserved : 1; unsigned int reserved : 31; } m_members;
}

@property (readonly) long long textureWriteRoundingMode;
@property (readonly) unsigned long long staticThreadgroupMemoryLength;
@property (readonly, nonatomic) unsigned long long resourceIndex;
@property (readonly, nonatomic) unsigned long long gpuAddress;
@property (readonly, nonatomic) unsigned long long allocatedSize;
@property (readonly) unsigned long long uniqueIdentifier;
@property (readonly, retain, nonatomic) MTLDebugInstrumentationData *debugInstrumentationData;
@property (readonly) unsigned long long gpuHandle;
@property (readonly, nonatomic) long long shaderValidationState;
@property (readonly) NSString *label;
@property (readonly) id<MTLDevice> device;
@property (readonly) unsigned long long maxTotalThreadsPerThreadgroup;
@property (readonly) unsigned long long threadExecutionWidth;
@property (readonly) char supportIndirectCommandBuffers;
@property (readonly) struct MTLResourceID { unsigned long long x0; } gpuResourceID;
@property (readonly, nonatomic) long long shaderValidation;
@property (readonly) unsigned long long hash;
@property (readonly) Class superclass;
@property (readonly, copy) NSString *description;
@property (readonly, copy) NSString *debugDescription;

- (void)dealloc;
- (void).cxx_destruct;
- (id).cxx_construct;
- (id)functionHandleWithFunction:(id)a0;
- (unsigned long long)imageblockMemoryLengthForDimensions:(struct { unsigned long long x0; unsigned long long x1; unsigned long long x2; })a0;
- (id)newComputePipelineStateWithAdditionalBinaryFunctions:(id)a0 error:(id *)a1;
- (id)newIntersectionFunctionTableWithDescriptor:(id)a0;
- (id)newVisibleFunctionTableWithDescriptor:(id)a0;
- (id)pipelineBinaries;
- (void)initComputePsoInternalBuffer:(id)a0 isICB:(char)a1 computePipelineSrd:(union ComputePipelineSRD { struct { unsigned char x0 : 1; unsigned char x1 : 7; unsigned int x2 : 24; unsigned int x3[8]; unsigned int x4[7]; } x0; unsigned int x1[16]; } *)a2;
- (void)initHwShRegs:(id)a0;
- (id)initWithDevice:(id)a0 pipelineDescriptor:(id)a1 computeVariant:(id)a2;

@end
