Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Nov  5 10:59:03 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt lab3_sj_impl_1.tws lab3_sj_impl_1_syn.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade M Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 31.234%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 4 endpoints;  Total Negative Slack: 55.181 ns 
 Hold at Speed Grade M Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i2/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i0/Q                           |          No required time
iActive__i3/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
iActive__i2/SR                          |           No arrival time
iActive__i1/SR                          |           No arrival time
iActive__i0/SR                          |           No arrival time
clocker/counter_31__i31/SR              |           No arrival time
clocker/counter_31__i30/SR              |           No arrival time
clocker/counter_31__i29/SR              |           No arrival time
clocker/counter_31__i28/SR              |           No arrival time
clocker/counter_31__i27/SR              |           No arrival time
clocker/counter_31__i26/SR              |           No arrival time
clocker/counter_31__i25/SR              |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        45
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
colunstable[3]                          |                     input
colunstable[2]                          |                     input
colunstable[1]                          |                     input
colunstable[0]                          |                     input
sel                                     |                    output
row[3]                                  |                    output
row[2]                                  |                    output
row[1]                                  |                    output
row[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
deb/i3_4_lut/Z	->	deb/i2_4_lut/Z

++++ Loop2
deb/i429_3_lut/A	->	deb/i429_3_lut/Z

++++ Loop3
deb/i8_4_lut/Z	->	deb/i1_4_lut/Z

++++ Loop4
deb/i10_4_lut/Z	->	deb/i1_4_lut/Z

++++ Loop5
deb/i9_4_lut/Z	->	deb/i1_4_lut/Z

++++ Loop6
deb/i431_3_lut/A	->	deb/i431_3_lut/Z

++++ Loop7
deb/i433_3_lut/A	->	deb/i433_3_lut/Z

++++ Loop8
deb/i435_3_lut/A	->	deb/i435_3_lut/Z

++++ Loop9
deb/i437_3_lut/A	->	deb/i437_3_lut/Z

++++ Loop10
deb/i439_3_lut/A	->	deb/i439_3_lut/Z

++++ Loop11
deb/i441_3_lut/A	->	deb/i441_3_lut/Z

++++ Loop12
deb/i443_3_lut/A	->	deb/i443_3_lut/Z

++++ Loop13
deb/i445_3_lut/A	->	deb/i445_3_lut/Z

++++ Loop14
deb/i447_3_lut/A	->	deb/i447_3_lut/Z

++++ Loop15
deb/i449_3_lut/A	->	deb/i449_3_lut/Z

++++ Loop16
deb/i451_3_lut/A	->	deb/i451_3_lut/Z

++++ Loop17
deb/i453_3_lut/A	->	deb/i453_3_lut/Z

++++ Loop18
deb/i455_3_lut/A	->	deb/i455_3_lut/Z

++++ Loop19
deb/i457_3_lut/A	->	deb/i457_3_lut/Z

++++ Loop20
deb/i459_3_lut/A	->	deb/i459_3_lut/Z

++++ Loop21
deb/i461_3_lut/A	->	deb/i461_3_lut/Z

++++ Loop22
deb/i463_3_lut/A	->	deb/i463_3_lut/Z

++++ Loop23
deb/i465_3_lut/A	->	deb/i465_3_lut/Z

++++ Loop24
deb/i467_3_lut/A	->	deb/i467_3_lut/Z

++++ Loop25
deb/i469_3_lut/A	->	deb/i469_3_lut/Z

++++ Loop26
deb/i471_3_lut/A	->	deb/i471_3_lut/Z

++++ Loop27
deb/i473_3_lut/A	->	deb/i473_3_lut/Z

++++ Loop28
deb/i475_3_lut/A	->	deb/i475_3_lut/Z

++++ Loop29
deb/i477_3_lut/A	->	deb/i477_3_lut/Z

++++ Loop30
deb/i479_3_lut/A	->	deb/i479_3_lut/Z

++++ Loop31
deb/i481_3_lut/A	->	deb/i481_3_lut/Z

++++ Loop32
deb/i483_3_lut/A	->	deb/i483_3_lut/Z

++++ Loop33
deb/i485_3_lut/A	->	deb/i485_3_lut/Z

++++ Loop34
deb/i487_3_lut/A	->	deb/i487_3_lut/Z

++++ Loop35
deb/i489_3_lut/A	->	deb/i489_3_lut/Z

++++ Loop36
deb/i403_3_lut/A	->	deb/i403_3_lut/Z

++++ Loop37
deb/i2_2_lut/Z	->	deb/i2_4_lut/Z

++++ Loop38
deb/i11_4_lut_adj_8/Z	->	deb/i3_4_lut/Z

++++ Loop39
deb/i575_2_lut/Z	->	deb/i2_4_lut/Z

++++ Loop40
deb/i561_4_lut/A	->	deb/i561_4_lut/Z

++++ Loop41
deb/i573_4_lut/A	->	deb/i573_4_lut/Z

++++ Loop42
deb/i557_4_lut/A	->	deb/i557_4_lut/Z

++++ Loop43
deb/i569_4_lut/A	->	deb/i569_4_lut/Z

++++ Loop44
deb/i553_4_lut/A	->	deb/i553_4_lut/Z

++++ Loop45
deb/i565_4_lut/A	->	deb/i565_4_lut/Z

++++ Loop46
deb/i407_4_lut/A	->	deb/i407_4_lut/Z

++++ Loop47
deb/i412_4_lut/A	->	deb/i412_4_lut/Z

++++ Loop48
deb/i575_2_lut/Z	->	deb/i11_4_lut_adj_8/Z

++++ Loop49
deb/i2_3_lut/Z	->	deb/i11_4_lut_adj_7/Z

++++ Loop50
deb/i12_4_lut/Z	->	deb/i3_4_lut/Z

++++ Loop51
deb/i497_3_lut_4_lut/D	->	deb/i497_3_lut_4_lut/Z

++++ Loop52
deb/i499_3_lut_4_lut/D	->	deb/i499_3_lut_4_lut/Z

++++ Loop53
deb/i501_3_lut_4_lut/D	->	deb/i501_3_lut_4_lut/Z

++++ Loop54
deb/i503_3_lut_4_lut/D	->	deb/i503_3_lut_4_lut/Z

++++ Loop55
deb/i505_3_lut_4_lut/D	->	deb/i505_3_lut_4_lut/Z

++++ Loop56
deb/i507_3_lut_4_lut/D	->	deb/i507_3_lut_4_lut/Z

++++ Loop57
deb/i509_3_lut_4_lut/D	->	deb/i509_3_lut_4_lut/Z

++++ Loop58
deb/i511_3_lut_4_lut/D	->	deb/i511_3_lut_4_lut/Z

++++ Loop59
deb/i513_3_lut_4_lut/D	->	deb/i513_3_lut_4_lut/Z

++++ Loop60
deb/i515_3_lut_4_lut/D	->	deb/i515_3_lut_4_lut/Z

++++ Loop61
deb/i517_3_lut_4_lut/D	->	deb/i517_3_lut_4_lut/Z

++++ Loop62
deb/i519_3_lut_4_lut/D	->	deb/i519_3_lut_4_lut/Z

++++ Loop63
deb/i521_3_lut_4_lut/D	->	deb/i521_3_lut_4_lut/Z

++++ Loop64
deb/i523_3_lut_4_lut/D	->	deb/i523_3_lut_4_lut/Z

++++ Loop65
deb/i525_3_lut_4_lut/D	->	deb/i525_3_lut_4_lut/Z

++++ Loop66
deb/i527_3_lut_4_lut/D	->	deb/i527_3_lut_4_lut/Z

++++ Loop67
deb/i529_3_lut_4_lut/D	->	deb/i529_3_lut_4_lut/Z

++++ Loop68
deb/i531_3_lut_4_lut/D	->	deb/i531_3_lut_4_lut/Z

++++ Loop69
deb/i533_3_lut_4_lut/D	->	deb/i533_3_lut_4_lut/Z

++++ Loop70
deb/i535_3_lut_4_lut/D	->	deb/i535_3_lut_4_lut/Z

++++ Loop71
deb/i537_3_lut_4_lut/D	->	deb/i537_3_lut_4_lut/Z

++++ Loop72
deb/i539_3_lut_4_lut/D	->	deb/i539_3_lut_4_lut/Z

++++ Loop73
deb/i541_3_lut_4_lut/D	->	deb/i541_3_lut_4_lut/Z

++++ Loop74
deb/i543_3_lut_4_lut/D	->	deb/i543_3_lut_4_lut/Z

++++ Loop75
deb/i545_3_lut_4_lut/D	->	deb/i545_3_lut_4_lut/Z

++++ Loop76
deb/i547_3_lut_4_lut/D	->	deb/i547_3_lut_4_lut/Z

++++ Loop77
deb/i549_3_lut_4_lut/D	->	deb/i549_3_lut_4_lut/Z

++++ Loop78
deb/i551_3_lut_4_lut/D	->	deb/i551_3_lut_4_lut/Z

++++ Loop79
deb/i405_3_lut_4_lut/D	->	deb/i405_3_lut_4_lut/Z

++++ Loop80
deb/i491_3_lut_4_lut/D	->	deb/i491_3_lut_4_lut/Z

++++ Loop81
deb/i493_3_lut_4_lut/D	->	deb/i493_3_lut_4_lut/Z

++++ Loop82
deb/i495_3_lut_4_lut/D	->	deb/i495_3_lut_4_lut/Z

++++ Loop83
deb/i11_4_lut_adj_8/A	->	deb/i11_4_lut_adj_8/Z

++++ Loop84
deb/i11_4_lut_adj_7/A	->	deb/i11_4_lut_adj_7/Z

++++ Loop85
keypad/i390_4_lut_4_lut/D	->	keypad/i390_4_lut_4_lut/Z

++++ Loop86
keypad/i386_4_lut_4_lut/D	->	keypad/i386_4_lut_4_lut/Z

++++ Loop87
keypad/i388_4_lut_4_lut/D	->	keypad/i388_4_lut_4_lut/Z

++++ Loop88
keypad/i392_4_lut_4_lut/D	->	keypad/i392_4_lut_4_lut/Z

++++ Loop89
keypad/i382_4_lut_4_lut/D	->	keypad/i382_4_lut_4_lut/Z

++++ Loop90
keypad/i401_4_lut_4_lut/D	->	keypad/i401_4_lut_4_lut/Z

++++ Loop91
keypad/i380_4_lut_4_lut/D	->	keypad/i380_4_lut_4_lut/Z

++++ Loop92
keypad/i384_4_lut_4_lut/D	->	keypad/i384_4_lut_4_lut/Z

++++ Loop93
keypad/i418_4_lut/A	->	keypad/i418_4_lut/Z

++++ Loop94
keypad/i420_4_lut/A	->	keypad/i420_4_lut/Z

++++ Loop95
keypad/i378_4_lut/A	->	keypad/i378_4_lut/Z

++++ Loop96
keypad/i416_4_lut/A	->	keypad/i416_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          55.461 ns |         18.031 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
iActive__i3/D                            |  -13.795 ns 
iActive__i0/D                            |  -13.795 ns 
iActive__i1/D                            |  -13.795 ns 
iActive__i2/D                            |  -13.795 ns 
clocker/counter_31__i31/D                |   19.881 ns 
clocker/counter_31__i30/D                |   20.439 ns 
clocker/counter_31__i29/D                |   20.997 ns 
clocker/counter_31__i28/D                |   21.555 ns 
clocker/counter_31__i27/D                |   22.113 ns 
clocker/counter_31__i26/D                |   22.671 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i3/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : -13.795 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  37      
int_osc                                                   NET DELAY         2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN         0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  3.466  19      
sel_c                                                     NET DELAY         0.280                  3.746  19      
keypad/i418_4_lut/D->keypad/i418_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477                  4.223  16      
row_c_2                                                   NET DELAY         2.075                  6.298  16      
keypad/i99_4_lut_adj_26/B->keypad/i99_4_lut_adj_26/Z
                                          LUT4            B_TO_Z_DELAY      0.477                  6.775  1       
keypad/n61_adj_259                                        NET DELAY         2.075                  8.850  1       
keypad/i1_2_lut/B->keypad/i1_2_lut/Z      LUT4            B_TO_Z_DELAY      0.477                  9.327  1       
keypad/n4                                                 NET DELAY         2.075                 11.402  1       
keypad/i1_4_lut_adj_17/D->keypad/i1_4_lut_adj_17/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 11.879  1       
keypad/n71                                                NET DELAY         2.075                 13.954  1       
keypad/temp_2__I_0_4_lut/C->keypad/temp_2__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 14.431  2       
keypad/temp[2]                                            NET DELAY         2.075                 16.506  2       
keypad/i1_2_lut_adj_21/B->keypad/i1_2_lut_adj_21/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 16.983  1       
keypad/n5                                                 NET DELAY         2.075                 19.058  1       
keypad/i3_4_lut_adj_22/A->keypad/i3_4_lut_adj_22/Z
                                          LUT4            A_TO_Z_DELAY      0.477                 19.535  9       
keypad/n8                                                 NET DELAY         2.075                 21.610  9       
keypad/i382_4_lut_4_lut/C->keypad/i382_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 22.087  2       
keypad/pressedarr[1]                                      NET DELAY         2.075                 24.162  2       
keypad/i3_4_lut_adj_24/C->keypad/i3_4_lut_adj_24/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 24.639  4       
keypad/n69                                                NET DELAY         2.075                 26.714  4       
keypad/i390_4_lut_4_lut/C->keypad/i390_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 27.191  2       
keypad/storedpressedarr[1]                                NET DELAY         2.075                 29.266  2       
keypad/i3_4_lut_adj_23/B->keypad/i3_4_lut_adj_23/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 29.743  4       
debugger_c                                                NET DELAY         2.075                 31.818  4       
deb/i1_4_lut/A->deb/i1_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 32.295  1       
deb/n5                                                    NET DELAY         2.075                 34.370  1       
deb/i2_4_lut/A->deb/i2_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 34.847  2       
deb/n6552                                                 NET DELAY         2.075                 36.922  2       
deb/i11_4_lut_adj_7/C->deb/i11_4_lut_adj_7/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 37.399  3       
deb/cycleflag[0]                                          NET DELAY         2.075                 39.474  3       
deb/i3_4_lut/C->deb/i3_4_lut/Z            LUT4            C_TO_Z_DELAY      0.477                 39.951  3       
deb/n76                                                   NET DELAY         2.075                 42.026  3       
deb/i11_4_lut_adj_8/D->deb/i11_4_lut_adj_8/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 42.503  4       
deb/cycleflag[1]                                          NET DELAY         2.075                 44.578  4       
deb/i2_3_lut/B->deb/i2_3_lut/Z            LUT4            B_TO_Z_DELAY      0.477                 45.055  39      
deb/i1_0__N_16                                            NET DELAY         2.075                 47.130  39      
deb/i575_2_lut/A->deb/i575_2_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 47.607  6       
deb/n672                                                  NET DELAY         2.075                 49.682  6       
deb/i561_4_lut/C->deb/i561_4_lut/Z        LUT4            C_TO_Z_DELAY      0.477                 50.159  3       
i0[3]                                                     NET DELAY         2.075                 52.234  3       
deb/i573_4_lut/B->deb/i573_4_lut/Z        LUT4            B_TO_Z_DELAY      0.477                 52.711  2       
i1[3]                                                     NET DELAY         2.075                 54.786  2       
mux_5_i4_3_lut/A->mux_5_i4_3_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 55.263  1       
n65[3]                                                    NET DELAY         2.075                 57.338  1       
iActive__i3/D                                             ENDPOINT          0.000                 57.338  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  37      
int_osc                                                   NET DELAY         2.075                 43.741  37      
iActive__i3/CK                                            CLOCK PIN         0.000                 43.741  1       
                                                          Uncertainty    -(0.000)                 43.741  
                                                          Setup time     -(0.199)                 43.542  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     43.542  
Arrival Time                                                                                   -(57.337)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                             -13.795  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i0/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : -13.795 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  37      
int_osc                                                   NET DELAY         2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN         0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  3.466  19      
sel_c                                                     NET DELAY         0.280                  3.746  19      
keypad/i418_4_lut/D->keypad/i418_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477                  4.223  16      
row_c_2                                                   NET DELAY         2.075                  6.298  16      
keypad/i99_4_lut_adj_26/B->keypad/i99_4_lut_adj_26/Z
                                          LUT4            B_TO_Z_DELAY      0.477                  6.775  1       
keypad/n61_adj_259                                        NET DELAY         2.075                  8.850  1       
keypad/i1_2_lut/B->keypad/i1_2_lut/Z      LUT4            B_TO_Z_DELAY      0.477                  9.327  1       
keypad/n4                                                 NET DELAY         2.075                 11.402  1       
keypad/i1_4_lut_adj_17/D->keypad/i1_4_lut_adj_17/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 11.879  1       
keypad/n71                                                NET DELAY         2.075                 13.954  1       
keypad/temp_2__I_0_4_lut/C->keypad/temp_2__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 14.431  2       
keypad/temp[2]                                            NET DELAY         2.075                 16.506  2       
keypad/i1_2_lut_adj_21/B->keypad/i1_2_lut_adj_21/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 16.983  1       
keypad/n5                                                 NET DELAY         2.075                 19.058  1       
keypad/i3_4_lut_adj_22/A->keypad/i3_4_lut_adj_22/Z
                                          LUT4            A_TO_Z_DELAY      0.477                 19.535  9       
keypad/n8                                                 NET DELAY         2.075                 21.610  9       
keypad/i382_4_lut_4_lut/C->keypad/i382_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 22.087  2       
keypad/pressedarr[1]                                      NET DELAY         2.075                 24.162  2       
keypad/i3_4_lut_adj_24/C->keypad/i3_4_lut_adj_24/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 24.639  4       
keypad/n69                                                NET DELAY         2.075                 26.714  4       
keypad/i390_4_lut_4_lut/C->keypad/i390_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 27.191  2       
keypad/storedpressedarr[1]                                NET DELAY         2.075                 29.266  2       
keypad/i3_4_lut_adj_23/B->keypad/i3_4_lut_adj_23/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 29.743  4       
debugger_c                                                NET DELAY         2.075                 31.818  4       
deb/i1_4_lut/A->deb/i1_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 32.295  1       
deb/n5                                                    NET DELAY         2.075                 34.370  1       
deb/i2_4_lut/A->deb/i2_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 34.847  2       
deb/n6552                                                 NET DELAY         2.075                 36.922  2       
deb/i11_4_lut_adj_7/C->deb/i11_4_lut_adj_7/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 37.399  3       
deb/cycleflag[0]                                          NET DELAY         2.075                 39.474  3       
deb/i3_4_lut/C->deb/i3_4_lut/Z            LUT4            C_TO_Z_DELAY      0.477                 39.951  3       
deb/n76                                                   NET DELAY         2.075                 42.026  3       
deb/i11_4_lut_adj_8/D->deb/i11_4_lut_adj_8/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 42.503  4       
deb/cycleflag[1]                                          NET DELAY         2.075                 44.578  4       
deb/i2_3_lut/B->deb/i2_3_lut/Z            LUT4            B_TO_Z_DELAY      0.477                 45.055  39      
deb/i1_0__N_16                                            NET DELAY         2.075                 47.130  39      
deb/i575_2_lut/A->deb/i575_2_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 47.607  6       
deb/n672                                                  NET DELAY         2.075                 49.682  6       
deb/i407_4_lut/C->deb/i407_4_lut/Z        LUT4            C_TO_Z_DELAY      0.477                 50.159  3       
i0[0]                                                     NET DELAY         2.075                 52.234  3       
deb/i412_4_lut/B->deb/i412_4_lut/Z        LUT4            B_TO_Z_DELAY      0.477                 52.711  2       
i1[0]                                                     NET DELAY         2.075                 54.786  2       
mux_5_i1_3_lut/A->mux_5_i1_3_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 55.263  1       
n65[0]                                                    NET DELAY         2.075                 57.338  1       
iActive__i0/D                                             ENDPOINT          0.000                 57.338  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  37      
int_osc                                                   NET DELAY         2.075                 43.741  37      
iActive__i0/CK                                            CLOCK PIN         0.000                 43.741  1       
                                                          Uncertainty    -(0.000)                 43.741  
                                                          Setup time     -(0.199)                 43.542  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     43.542  
Arrival Time                                                                                   -(57.337)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                             -13.795  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i1/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : -13.795 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  37      
int_osc                                                   NET DELAY         2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN         0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  3.466  19      
sel_c                                                     NET DELAY         0.280                  3.746  19      
keypad/i418_4_lut/D->keypad/i418_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477                  4.223  16      
row_c_2                                                   NET DELAY         2.075                  6.298  16      
keypad/i99_4_lut_adj_26/B->keypad/i99_4_lut_adj_26/Z
                                          LUT4            B_TO_Z_DELAY      0.477                  6.775  1       
keypad/n61_adj_259                                        NET DELAY         2.075                  8.850  1       
keypad/i1_2_lut/B->keypad/i1_2_lut/Z      LUT4            B_TO_Z_DELAY      0.477                  9.327  1       
keypad/n4                                                 NET DELAY         2.075                 11.402  1       
keypad/i1_4_lut_adj_17/D->keypad/i1_4_lut_adj_17/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 11.879  1       
keypad/n71                                                NET DELAY         2.075                 13.954  1       
keypad/temp_2__I_0_4_lut/C->keypad/temp_2__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 14.431  2       
keypad/temp[2]                                            NET DELAY         2.075                 16.506  2       
keypad/i1_2_lut_adj_21/B->keypad/i1_2_lut_adj_21/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 16.983  1       
keypad/n5                                                 NET DELAY         2.075                 19.058  1       
keypad/i3_4_lut_adj_22/A->keypad/i3_4_lut_adj_22/Z
                                          LUT4            A_TO_Z_DELAY      0.477                 19.535  9       
keypad/n8                                                 NET DELAY         2.075                 21.610  9       
keypad/i382_4_lut_4_lut/C->keypad/i382_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 22.087  2       
keypad/pressedarr[1]                                      NET DELAY         2.075                 24.162  2       
keypad/i3_4_lut_adj_24/C->keypad/i3_4_lut_adj_24/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 24.639  4       
keypad/n69                                                NET DELAY         2.075                 26.714  4       
keypad/i390_4_lut_4_lut/C->keypad/i390_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 27.191  2       
keypad/storedpressedarr[1]                                NET DELAY         2.075                 29.266  2       
keypad/i3_4_lut_adj_23/B->keypad/i3_4_lut_adj_23/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 29.743  4       
debugger_c                                                NET DELAY         2.075                 31.818  4       
deb/i1_4_lut/A->deb/i1_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 32.295  1       
deb/n5                                                    NET DELAY         2.075                 34.370  1       
deb/i2_4_lut/A->deb/i2_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 34.847  2       
deb/n6552                                                 NET DELAY         2.075                 36.922  2       
deb/i11_4_lut_adj_7/C->deb/i11_4_lut_adj_7/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 37.399  3       
deb/cycleflag[0]                                          NET DELAY         2.075                 39.474  3       
deb/i3_4_lut/C->deb/i3_4_lut/Z            LUT4            C_TO_Z_DELAY      0.477                 39.951  3       
deb/n76                                                   NET DELAY         2.075                 42.026  3       
deb/i11_4_lut_adj_8/D->deb/i11_4_lut_adj_8/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 42.503  4       
deb/cycleflag[1]                                          NET DELAY         2.075                 44.578  4       
deb/i2_3_lut/B->deb/i2_3_lut/Z            LUT4            B_TO_Z_DELAY      0.477                 45.055  39      
deb/i1_0__N_16                                            NET DELAY         2.075                 47.130  39      
deb/i575_2_lut/A->deb/i575_2_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 47.607  6       
deb/n672                                                  NET DELAY         2.075                 49.682  6       
deb/i553_4_lut/C->deb/i553_4_lut/Z        LUT4            C_TO_Z_DELAY      0.477                 50.159  3       
i0[1]                                                     NET DELAY         2.075                 52.234  3       
deb/i565_4_lut/B->deb/i565_4_lut/Z        LUT4            B_TO_Z_DELAY      0.477                 52.711  2       
i1[1]                                                     NET DELAY         2.075                 54.786  2       
mux_5_i2_3_lut/A->mux_5_i2_3_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 55.263  1       
n65[1]                                                    NET DELAY         2.075                 57.338  1       
iActive__i1/D                                             ENDPOINT          0.000                 57.338  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  37      
int_osc                                                   NET DELAY         2.075                 43.741  37      
iActive__i1/CK                                            CLOCK PIN         0.000                 43.741  1       
                                                          Uncertainty    -(0.000)                 43.741  
                                                          Setup time     -(0.199)                 43.542  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     43.542  
Arrival Time                                                                                   -(57.337)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                             -13.795  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i2/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : -13.795 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  37      
int_osc                                                   NET DELAY         2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN         0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  3.466  19      
sel_c                                                     NET DELAY         0.280                  3.746  19      
keypad/i418_4_lut/D->keypad/i418_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477                  4.223  16      
row_c_2                                                   NET DELAY         2.075                  6.298  16      
keypad/i99_4_lut_adj_26/B->keypad/i99_4_lut_adj_26/Z
                                          LUT4            B_TO_Z_DELAY      0.477                  6.775  1       
keypad/n61_adj_259                                        NET DELAY         2.075                  8.850  1       
keypad/i1_2_lut/B->keypad/i1_2_lut/Z      LUT4            B_TO_Z_DELAY      0.477                  9.327  1       
keypad/n4                                                 NET DELAY         2.075                 11.402  1       
keypad/i1_4_lut_adj_17/D->keypad/i1_4_lut_adj_17/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 11.879  1       
keypad/n71                                                NET DELAY         2.075                 13.954  1       
keypad/temp_2__I_0_4_lut/C->keypad/temp_2__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 14.431  2       
keypad/temp[2]                                            NET DELAY         2.075                 16.506  2       
keypad/i1_2_lut_adj_21/B->keypad/i1_2_lut_adj_21/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 16.983  1       
keypad/n5                                                 NET DELAY         2.075                 19.058  1       
keypad/i3_4_lut_adj_22/A->keypad/i3_4_lut_adj_22/Z
                                          LUT4            A_TO_Z_DELAY      0.477                 19.535  9       
keypad/n8                                                 NET DELAY         2.075                 21.610  9       
keypad/i382_4_lut_4_lut/C->keypad/i382_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 22.087  2       
keypad/pressedarr[1]                                      NET DELAY         2.075                 24.162  2       
keypad/i3_4_lut_adj_24/C->keypad/i3_4_lut_adj_24/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 24.639  4       
keypad/n69                                                NET DELAY         2.075                 26.714  4       
keypad/i390_4_lut_4_lut/C->keypad/i390_4_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 27.191  2       
keypad/storedpressedarr[1]                                NET DELAY         2.075                 29.266  2       
keypad/i3_4_lut_adj_23/B->keypad/i3_4_lut_adj_23/Z
                                          LUT4            B_TO_Z_DELAY      0.477                 29.743  4       
debugger_c                                                NET DELAY         2.075                 31.818  4       
deb/i1_4_lut/A->deb/i1_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 32.295  1       
deb/n5                                                    NET DELAY         2.075                 34.370  1       
deb/i2_4_lut/A->deb/i2_4_lut/Z            LUT4            A_TO_Z_DELAY      0.477                 34.847  2       
deb/n6552                                                 NET DELAY         2.075                 36.922  2       
deb/i11_4_lut_adj_7/C->deb/i11_4_lut_adj_7/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 37.399  3       
deb/cycleflag[0]                                          NET DELAY         2.075                 39.474  3       
deb/i3_4_lut/C->deb/i3_4_lut/Z            LUT4            C_TO_Z_DELAY      0.477                 39.951  3       
deb/n76                                                   NET DELAY         2.075                 42.026  3       
deb/i11_4_lut_adj_8/D->deb/i11_4_lut_adj_8/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 42.503  4       
deb/cycleflag[1]                                          NET DELAY         2.075                 44.578  4       
deb/i2_3_lut/B->deb/i2_3_lut/Z            LUT4            B_TO_Z_DELAY      0.477                 45.055  39      
deb/i1_0__N_16                                            NET DELAY         2.075                 47.130  39      
deb/i575_2_lut/A->deb/i575_2_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 47.607  6       
deb/n672                                                  NET DELAY         2.075                 49.682  6       
deb/i557_4_lut/C->deb/i557_4_lut/Z        LUT4            C_TO_Z_DELAY      0.477                 50.159  3       
i0[2]                                                     NET DELAY         2.075                 52.234  3       
deb/i569_4_lut/B->deb/i569_4_lut/Z        LUT4            B_TO_Z_DELAY      0.477                 52.711  2       
i1[2]                                                     NET DELAY         2.075                 54.786  2       
mux_5_i3_3_lut/A->mux_5_i3_3_lut/Z        LUT4            A_TO_Z_DELAY      0.477                 55.263  1       
n65[2]                                                    NET DELAY         2.075                 57.338  1       
iActive__i2/D                                             ENDPOINT          0.000                 57.338  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  37      
int_osc                                                   NET DELAY         2.075                 43.741  37      
iActive__i2/CK                                            CLOCK PIN         0.000                 43.741  1       
                                                          Uncertainty    -(0.000)                 43.741  
                                                          Setup time     -(0.199)                 43.542  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     43.542  
Arrival Time                                                                                   -(57.337)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                             -13.795  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i31/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 33
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.880 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  37      
int_osc                                                   NET DELAY            2.075                  2.075  37      
clocker/counter_31__i0/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_31__i0/CK->clocker/counter_31__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  9       
counter[0]                                                NET DELAY            0.280                  3.746  9       
clocker/counter_31_add_4_1/C1->clocker/counter_31_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  4.090  2       
clocker/n2472                                             NET DELAY            0.280                  4.370  2       
clocker/counter_31_add_4_3/CI0->clocker/counter_31_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  4.648  2       
clocker/n6300                                             NET DELAY            0.280                  4.928  2       
clocker/counter_31_add_4_3/CI1->clocker/counter_31_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  5.206  2       
clocker/n2474                                             NET DELAY            0.280                  5.486  2       
clocker/counter_31_add_4_5/CI0->clocker/counter_31_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  5.764  2       
clocker/n6303                                             NET DELAY            0.280                  6.044  2       
clocker/counter_31_add_4_5/CI1->clocker/counter_31_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  6.322  2       
clocker/n2476                                             NET DELAY            0.280                  6.602  2       
clocker/counter_31_add_4_7/CI0->clocker/counter_31_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.880  2       
clocker/n6306                                             NET DELAY            0.280                  7.160  2       
clocker/counter_31_add_4_7/CI1->clocker/counter_31_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.438  2       
clocker/n2478                                             NET DELAY            0.280                  7.718  2       
clocker/counter_31_add_4_9/CI0->clocker/counter_31_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.996  2       
clocker/n6309                                             NET DELAY            0.280                  8.276  2       
clocker/counter_31_add_4_9/CI1->clocker/counter_31_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.554  2       
clocker/n2480                                             NET DELAY            0.280                  8.834  2       
clocker/counter_31_add_4_11/CI0->clocker/counter_31_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.112  2       
clocker/n6312                                             NET DELAY            0.280                  9.392  2       
clocker/counter_31_add_4_11/CI1->clocker/counter_31_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.670  2       
clocker/n2482                                             NET DELAY            0.280                  9.950  2       
clocker/counter_31_add_4_13/CI0->clocker/counter_31_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.228  2       
clocker/n6315                                             NET DELAY            0.280                 10.508  2       
clocker/counter_31_add_4_13/CI1->clocker/counter_31_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.786  2       
clocker/n2484                                             NET DELAY            0.280                 11.066  2       
clocker/counter_31_add_4_15/CI0->clocker/counter_31_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.344  2       
clocker/n6318                                             NET DELAY            0.280                 11.624  2       
clocker/counter_31_add_4_15/CI1->clocker/counter_31_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.902  2       
clocker/n2486                                             NET DELAY            0.280                 12.182  2       
clocker/counter_31_add_4_17/CI0->clocker/counter_31_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.460  2       
clocker/n6321                                             NET DELAY            0.280                 12.740  2       
clocker/counter_31_add_4_17/CI1->clocker/counter_31_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.018  2       
clocker/n2488                                             NET DELAY            0.280                 13.298  2       
clocker/counter_31_add_4_19/CI0->clocker/counter_31_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.576  2       
clocker/n6324                                             NET DELAY            0.280                 13.856  2       
clocker/counter_31_add_4_19/CI1->clocker/counter_31_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.134  2       
clocker/n2490                                             NET DELAY            0.280                 14.414  2       
clocker/counter_31_add_4_21/CI0->clocker/counter_31_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.692  2       
clocker/n6327                                             NET DELAY            0.280                 14.972  2       
clocker/counter_31_add_4_21/CI1->clocker/counter_31_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.250  2       
clocker/n2492                                             NET DELAY            0.280                 15.530  2       
clocker/counter_31_add_4_23/CI0->clocker/counter_31_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.808  2       
clocker/n6330                                             NET DELAY            0.280                 16.088  2       
clocker/counter_31_add_4_23/CI1->clocker/counter_31_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.366  2       
clocker/n2494                                             NET DELAY            0.280                 16.646  2       
clocker/counter_31_add_4_25/CI0->clocker/counter_31_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.924  2       
clocker/n6333                                             NET DELAY            0.280                 17.204  2       
clocker/counter_31_add_4_25/CI1->clocker/counter_31_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.482  2       
clocker/n2496                                             NET DELAY            0.280                 17.762  2       
clocker/counter_31_add_4_27/CI0->clocker/counter_31_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.040  2       
clocker/n6336                                             NET DELAY            0.280                 18.320  2       
clocker/counter_31_add_4_27/CI1->clocker/counter_31_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.598  2       
clocker/n2498                                             NET DELAY            0.280                 18.878  2       
clocker/counter_31_add_4_29/CI0->clocker/counter_31_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 19.156  2       
clocker/n6339                                             NET DELAY            0.280                 19.436  2       
clocker/counter_31_add_4_29/CI1->clocker/counter_31_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.714  2       
clocker/n2500                                             NET DELAY            0.280                 19.994  2       
clocker/counter_31_add_4_31/CI0->clocker/counter_31_add_4_31/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 20.272  2       
clocker/n6342                                             NET DELAY            0.280                 20.552  2       
clocker/counter_31_add_4_31/CI1->clocker/counter_31_add_4_31/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 20.830  2       
clocker/n2502                                             NET DELAY            0.280                 21.110  2       
clocker/counter_31_add_4_33/D0->clocker/counter_31_add_4_33/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 21.587  1       
clocker/n133[31]                                          NET DELAY            2.075                 23.662  1       
clocker/counter_31__i31/D                                 ENDPOINT             0.000                 23.662  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  37      
int_osc                                                   NET DELAY            2.075                 43.741  37      
clocker/counter_31__i31/CK                                CLOCK PIN            0.000                 43.741  1       
                                                          Uncertainty       -(0.000)                 43.741  
                                                          Setup time        -(0.199)                 43.542  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        43.542  
Arrival Time                                                                                      -(23.661)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 19.880  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i30/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 32
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.438 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  37      
int_osc                                                   NET DELAY            2.075                  2.075  37      
clocker/counter_31__i0/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_31__i0/CK->clocker/counter_31__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  9       
counter[0]                                                NET DELAY            0.280                  3.746  9       
clocker/counter_31_add_4_1/C1->clocker/counter_31_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  4.090  2       
clocker/n2472                                             NET DELAY            0.280                  4.370  2       
clocker/counter_31_add_4_3/CI0->clocker/counter_31_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  4.648  2       
clocker/n6300                                             NET DELAY            0.280                  4.928  2       
clocker/counter_31_add_4_3/CI1->clocker/counter_31_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  5.206  2       
clocker/n2474                                             NET DELAY            0.280                  5.486  2       
clocker/counter_31_add_4_5/CI0->clocker/counter_31_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  5.764  2       
clocker/n6303                                             NET DELAY            0.280                  6.044  2       
clocker/counter_31_add_4_5/CI1->clocker/counter_31_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  6.322  2       
clocker/n2476                                             NET DELAY            0.280                  6.602  2       
clocker/counter_31_add_4_7/CI0->clocker/counter_31_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.880  2       
clocker/n6306                                             NET DELAY            0.280                  7.160  2       
clocker/counter_31_add_4_7/CI1->clocker/counter_31_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.438  2       
clocker/n2478                                             NET DELAY            0.280                  7.718  2       
clocker/counter_31_add_4_9/CI0->clocker/counter_31_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.996  2       
clocker/n6309                                             NET DELAY            0.280                  8.276  2       
clocker/counter_31_add_4_9/CI1->clocker/counter_31_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.554  2       
clocker/n2480                                             NET DELAY            0.280                  8.834  2       
clocker/counter_31_add_4_11/CI0->clocker/counter_31_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.112  2       
clocker/n6312                                             NET DELAY            0.280                  9.392  2       
clocker/counter_31_add_4_11/CI1->clocker/counter_31_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.670  2       
clocker/n2482                                             NET DELAY            0.280                  9.950  2       
clocker/counter_31_add_4_13/CI0->clocker/counter_31_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.228  2       
clocker/n6315                                             NET DELAY            0.280                 10.508  2       
clocker/counter_31_add_4_13/CI1->clocker/counter_31_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.786  2       
clocker/n2484                                             NET DELAY            0.280                 11.066  2       
clocker/counter_31_add_4_15/CI0->clocker/counter_31_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.344  2       
clocker/n6318                                             NET DELAY            0.280                 11.624  2       
clocker/counter_31_add_4_15/CI1->clocker/counter_31_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.902  2       
clocker/n2486                                             NET DELAY            0.280                 12.182  2       
clocker/counter_31_add_4_17/CI0->clocker/counter_31_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.460  2       
clocker/n6321                                             NET DELAY            0.280                 12.740  2       
clocker/counter_31_add_4_17/CI1->clocker/counter_31_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.018  2       
clocker/n2488                                             NET DELAY            0.280                 13.298  2       
clocker/counter_31_add_4_19/CI0->clocker/counter_31_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.576  2       
clocker/n6324                                             NET DELAY            0.280                 13.856  2       
clocker/counter_31_add_4_19/CI1->clocker/counter_31_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.134  2       
clocker/n2490                                             NET DELAY            0.280                 14.414  2       
clocker/counter_31_add_4_21/CI0->clocker/counter_31_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.692  2       
clocker/n6327                                             NET DELAY            0.280                 14.972  2       
clocker/counter_31_add_4_21/CI1->clocker/counter_31_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.250  2       
clocker/n2492                                             NET DELAY            0.280                 15.530  2       
clocker/counter_31_add_4_23/CI0->clocker/counter_31_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.808  2       
clocker/n6330                                             NET DELAY            0.280                 16.088  2       
clocker/counter_31_add_4_23/CI1->clocker/counter_31_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.366  2       
clocker/n2494                                             NET DELAY            0.280                 16.646  2       
clocker/counter_31_add_4_25/CI0->clocker/counter_31_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.924  2       
clocker/n6333                                             NET DELAY            0.280                 17.204  2       
clocker/counter_31_add_4_25/CI1->clocker/counter_31_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.482  2       
clocker/n2496                                             NET DELAY            0.280                 17.762  2       
clocker/counter_31_add_4_27/CI0->clocker/counter_31_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.040  2       
clocker/n6336                                             NET DELAY            0.280                 18.320  2       
clocker/counter_31_add_4_27/CI1->clocker/counter_31_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.598  2       
clocker/n2498                                             NET DELAY            0.280                 18.878  2       
clocker/counter_31_add_4_29/CI0->clocker/counter_31_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 19.156  2       
clocker/n6339                                             NET DELAY            0.280                 19.436  2       
clocker/counter_31_add_4_29/CI1->clocker/counter_31_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.714  2       
clocker/n2500                                             NET DELAY            0.280                 19.994  2       
clocker/counter_31_add_4_31/CI0->clocker/counter_31_add_4_31/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 20.272  2       
clocker/n6342                                             NET DELAY            0.280                 20.552  2       
clocker/counter_31_add_4_31/D1->clocker/counter_31_add_4_31/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 21.029  1       
clocker/n133[30]                                          NET DELAY            2.075                 23.104  1       
clocker/counter_31__i30/D                                 ENDPOINT             0.000                 23.104  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  37      
int_osc                                                   NET DELAY            2.075                 43.741  37      
clocker/counter_31__i30/CK                                CLOCK PIN            0.000                 43.741  1       
                                                          Uncertainty       -(0.000)                 43.741  
                                                          Setup time        -(0.199)                 43.542  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        43.542  
Arrival Time                                                                                      -(23.103)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 20.438  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i29/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 31
Delay Ratio      : 51.2% (route), 48.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.996 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  37      
int_osc                                                   NET DELAY            2.075                  2.075  37      
clocker/counter_31__i0/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_31__i0/CK->clocker/counter_31__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  9       
counter[0]                                                NET DELAY            0.280                  3.746  9       
clocker/counter_31_add_4_1/C1->clocker/counter_31_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  4.090  2       
clocker/n2472                                             NET DELAY            0.280                  4.370  2       
clocker/counter_31_add_4_3/CI0->clocker/counter_31_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  4.648  2       
clocker/n6300                                             NET DELAY            0.280                  4.928  2       
clocker/counter_31_add_4_3/CI1->clocker/counter_31_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  5.206  2       
clocker/n2474                                             NET DELAY            0.280                  5.486  2       
clocker/counter_31_add_4_5/CI0->clocker/counter_31_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  5.764  2       
clocker/n6303                                             NET DELAY            0.280                  6.044  2       
clocker/counter_31_add_4_5/CI1->clocker/counter_31_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  6.322  2       
clocker/n2476                                             NET DELAY            0.280                  6.602  2       
clocker/counter_31_add_4_7/CI0->clocker/counter_31_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.880  2       
clocker/n6306                                             NET DELAY            0.280                  7.160  2       
clocker/counter_31_add_4_7/CI1->clocker/counter_31_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.438  2       
clocker/n2478                                             NET DELAY            0.280                  7.718  2       
clocker/counter_31_add_4_9/CI0->clocker/counter_31_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.996  2       
clocker/n6309                                             NET DELAY            0.280                  8.276  2       
clocker/counter_31_add_4_9/CI1->clocker/counter_31_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.554  2       
clocker/n2480                                             NET DELAY            0.280                  8.834  2       
clocker/counter_31_add_4_11/CI0->clocker/counter_31_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.112  2       
clocker/n6312                                             NET DELAY            0.280                  9.392  2       
clocker/counter_31_add_4_11/CI1->clocker/counter_31_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.670  2       
clocker/n2482                                             NET DELAY            0.280                  9.950  2       
clocker/counter_31_add_4_13/CI0->clocker/counter_31_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.228  2       
clocker/n6315                                             NET DELAY            0.280                 10.508  2       
clocker/counter_31_add_4_13/CI1->clocker/counter_31_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.786  2       
clocker/n2484                                             NET DELAY            0.280                 11.066  2       
clocker/counter_31_add_4_15/CI0->clocker/counter_31_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.344  2       
clocker/n6318                                             NET DELAY            0.280                 11.624  2       
clocker/counter_31_add_4_15/CI1->clocker/counter_31_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.902  2       
clocker/n2486                                             NET DELAY            0.280                 12.182  2       
clocker/counter_31_add_4_17/CI0->clocker/counter_31_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.460  2       
clocker/n6321                                             NET DELAY            0.280                 12.740  2       
clocker/counter_31_add_4_17/CI1->clocker/counter_31_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.018  2       
clocker/n2488                                             NET DELAY            0.280                 13.298  2       
clocker/counter_31_add_4_19/CI0->clocker/counter_31_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.576  2       
clocker/n6324                                             NET DELAY            0.280                 13.856  2       
clocker/counter_31_add_4_19/CI1->clocker/counter_31_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.134  2       
clocker/n2490                                             NET DELAY            0.280                 14.414  2       
clocker/counter_31_add_4_21/CI0->clocker/counter_31_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.692  2       
clocker/n6327                                             NET DELAY            0.280                 14.972  2       
clocker/counter_31_add_4_21/CI1->clocker/counter_31_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.250  2       
clocker/n2492                                             NET DELAY            0.280                 15.530  2       
clocker/counter_31_add_4_23/CI0->clocker/counter_31_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.808  2       
clocker/n6330                                             NET DELAY            0.280                 16.088  2       
clocker/counter_31_add_4_23/CI1->clocker/counter_31_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.366  2       
clocker/n2494                                             NET DELAY            0.280                 16.646  2       
clocker/counter_31_add_4_25/CI0->clocker/counter_31_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.924  2       
clocker/n6333                                             NET DELAY            0.280                 17.204  2       
clocker/counter_31_add_4_25/CI1->clocker/counter_31_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.482  2       
clocker/n2496                                             NET DELAY            0.280                 17.762  2       
clocker/counter_31_add_4_27/CI0->clocker/counter_31_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.040  2       
clocker/n6336                                             NET DELAY            0.280                 18.320  2       
clocker/counter_31_add_4_27/CI1->clocker/counter_31_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.598  2       
clocker/n2498                                             NET DELAY            0.280                 18.878  2       
clocker/counter_31_add_4_29/CI0->clocker/counter_31_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 19.156  2       
clocker/n6339                                             NET DELAY            0.280                 19.436  2       
clocker/counter_31_add_4_29/CI1->clocker/counter_31_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.714  2       
clocker/n2500                                             NET DELAY            0.280                 19.994  2       
clocker/counter_31_add_4_31/D0->clocker/counter_31_add_4_31/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 20.471  1       
clocker/n133[29]                                          NET DELAY            2.075                 22.546  1       
clocker/counter_31__i29/D                                 ENDPOINT             0.000                 22.546  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  37      
int_osc                                                   NET DELAY            2.075                 43.741  37      
clocker/counter_31__i29/CK                                CLOCK PIN            0.000                 43.741  1       
                                                          Uncertainty       -(0.000)                 43.741  
                                                          Setup time        -(0.199)                 43.542  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        43.542  
Arrival Time                                                                                      -(22.545)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 20.996  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i28/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 30
Delay Ratio      : 51.2% (route), 48.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.554 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  37      
int_osc                                                   NET DELAY            2.075                  2.075  37      
clocker/counter_31__i0/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_31__i0/CK->clocker/counter_31__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  9       
counter[0]                                                NET DELAY            0.280                  3.746  9       
clocker/counter_31_add_4_1/C1->clocker/counter_31_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  4.090  2       
clocker/n2472                                             NET DELAY            0.280                  4.370  2       
clocker/counter_31_add_4_3/CI0->clocker/counter_31_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  4.648  2       
clocker/n6300                                             NET DELAY            0.280                  4.928  2       
clocker/counter_31_add_4_3/CI1->clocker/counter_31_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  5.206  2       
clocker/n2474                                             NET DELAY            0.280                  5.486  2       
clocker/counter_31_add_4_5/CI0->clocker/counter_31_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  5.764  2       
clocker/n6303                                             NET DELAY            0.280                  6.044  2       
clocker/counter_31_add_4_5/CI1->clocker/counter_31_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  6.322  2       
clocker/n2476                                             NET DELAY            0.280                  6.602  2       
clocker/counter_31_add_4_7/CI0->clocker/counter_31_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.880  2       
clocker/n6306                                             NET DELAY            0.280                  7.160  2       
clocker/counter_31_add_4_7/CI1->clocker/counter_31_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.438  2       
clocker/n2478                                             NET DELAY            0.280                  7.718  2       
clocker/counter_31_add_4_9/CI0->clocker/counter_31_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.996  2       
clocker/n6309                                             NET DELAY            0.280                  8.276  2       
clocker/counter_31_add_4_9/CI1->clocker/counter_31_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.554  2       
clocker/n2480                                             NET DELAY            0.280                  8.834  2       
clocker/counter_31_add_4_11/CI0->clocker/counter_31_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.112  2       
clocker/n6312                                             NET DELAY            0.280                  9.392  2       
clocker/counter_31_add_4_11/CI1->clocker/counter_31_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.670  2       
clocker/n2482                                             NET DELAY            0.280                  9.950  2       
clocker/counter_31_add_4_13/CI0->clocker/counter_31_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.228  2       
clocker/n6315                                             NET DELAY            0.280                 10.508  2       
clocker/counter_31_add_4_13/CI1->clocker/counter_31_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.786  2       
clocker/n2484                                             NET DELAY            0.280                 11.066  2       
clocker/counter_31_add_4_15/CI0->clocker/counter_31_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.344  2       
clocker/n6318                                             NET DELAY            0.280                 11.624  2       
clocker/counter_31_add_4_15/CI1->clocker/counter_31_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.902  2       
clocker/n2486                                             NET DELAY            0.280                 12.182  2       
clocker/counter_31_add_4_17/CI0->clocker/counter_31_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.460  2       
clocker/n6321                                             NET DELAY            0.280                 12.740  2       
clocker/counter_31_add_4_17/CI1->clocker/counter_31_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.018  2       
clocker/n2488                                             NET DELAY            0.280                 13.298  2       
clocker/counter_31_add_4_19/CI0->clocker/counter_31_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.576  2       
clocker/n6324                                             NET DELAY            0.280                 13.856  2       
clocker/counter_31_add_4_19/CI1->clocker/counter_31_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.134  2       
clocker/n2490                                             NET DELAY            0.280                 14.414  2       
clocker/counter_31_add_4_21/CI0->clocker/counter_31_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.692  2       
clocker/n6327                                             NET DELAY            0.280                 14.972  2       
clocker/counter_31_add_4_21/CI1->clocker/counter_31_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.250  2       
clocker/n2492                                             NET DELAY            0.280                 15.530  2       
clocker/counter_31_add_4_23/CI0->clocker/counter_31_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.808  2       
clocker/n6330                                             NET DELAY            0.280                 16.088  2       
clocker/counter_31_add_4_23/CI1->clocker/counter_31_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.366  2       
clocker/n2494                                             NET DELAY            0.280                 16.646  2       
clocker/counter_31_add_4_25/CI0->clocker/counter_31_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.924  2       
clocker/n6333                                             NET DELAY            0.280                 17.204  2       
clocker/counter_31_add_4_25/CI1->clocker/counter_31_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.482  2       
clocker/n2496                                             NET DELAY            0.280                 17.762  2       
clocker/counter_31_add_4_27/CI0->clocker/counter_31_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.040  2       
clocker/n6336                                             NET DELAY            0.280                 18.320  2       
clocker/counter_31_add_4_27/CI1->clocker/counter_31_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.598  2       
clocker/n2498                                             NET DELAY            0.280                 18.878  2       
clocker/counter_31_add_4_29/CI0->clocker/counter_31_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 19.156  2       
clocker/n6339                                             NET DELAY            0.280                 19.436  2       
clocker/counter_31_add_4_29/D1->clocker/counter_31_add_4_29/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 19.913  1       
clocker/n133[28]                                          NET DELAY            2.075                 21.988  1       
clocker/counter_31__i28/D                                 ENDPOINT             0.000                 21.988  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  37      
int_osc                                                   NET DELAY            2.075                 43.741  37      
clocker/counter_31__i28/CK                                CLOCK PIN            0.000                 43.741  1       
                                                          Uncertainty       -(0.000)                 43.741  
                                                          Setup time        -(0.199)                 43.542  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        43.542  
Arrival Time                                                                                      -(21.987)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 21.554  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i27/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 29
Delay Ratio      : 51.2% (route), 48.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.112 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  37      
int_osc                                                   NET DELAY            2.075                  2.075  37      
clocker/counter_31__i0/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_31__i0/CK->clocker/counter_31__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  9       
counter[0]                                                NET DELAY            0.280                  3.746  9       
clocker/counter_31_add_4_1/C1->clocker/counter_31_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  4.090  2       
clocker/n2472                                             NET DELAY            0.280                  4.370  2       
clocker/counter_31_add_4_3/CI0->clocker/counter_31_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  4.648  2       
clocker/n6300                                             NET DELAY            0.280                  4.928  2       
clocker/counter_31_add_4_3/CI1->clocker/counter_31_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  5.206  2       
clocker/n2474                                             NET DELAY            0.280                  5.486  2       
clocker/counter_31_add_4_5/CI0->clocker/counter_31_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  5.764  2       
clocker/n6303                                             NET DELAY            0.280                  6.044  2       
clocker/counter_31_add_4_5/CI1->clocker/counter_31_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  6.322  2       
clocker/n2476                                             NET DELAY            0.280                  6.602  2       
clocker/counter_31_add_4_7/CI0->clocker/counter_31_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.880  2       
clocker/n6306                                             NET DELAY            0.280                  7.160  2       
clocker/counter_31_add_4_7/CI1->clocker/counter_31_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.438  2       
clocker/n2478                                             NET DELAY            0.280                  7.718  2       
clocker/counter_31_add_4_9/CI0->clocker/counter_31_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.996  2       
clocker/n6309                                             NET DELAY            0.280                  8.276  2       
clocker/counter_31_add_4_9/CI1->clocker/counter_31_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.554  2       
clocker/n2480                                             NET DELAY            0.280                  8.834  2       
clocker/counter_31_add_4_11/CI0->clocker/counter_31_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.112  2       
clocker/n6312                                             NET DELAY            0.280                  9.392  2       
clocker/counter_31_add_4_11/CI1->clocker/counter_31_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.670  2       
clocker/n2482                                             NET DELAY            0.280                  9.950  2       
clocker/counter_31_add_4_13/CI0->clocker/counter_31_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.228  2       
clocker/n6315                                             NET DELAY            0.280                 10.508  2       
clocker/counter_31_add_4_13/CI1->clocker/counter_31_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.786  2       
clocker/n2484                                             NET DELAY            0.280                 11.066  2       
clocker/counter_31_add_4_15/CI0->clocker/counter_31_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.344  2       
clocker/n6318                                             NET DELAY            0.280                 11.624  2       
clocker/counter_31_add_4_15/CI1->clocker/counter_31_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.902  2       
clocker/n2486                                             NET DELAY            0.280                 12.182  2       
clocker/counter_31_add_4_17/CI0->clocker/counter_31_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.460  2       
clocker/n6321                                             NET DELAY            0.280                 12.740  2       
clocker/counter_31_add_4_17/CI1->clocker/counter_31_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.018  2       
clocker/n2488                                             NET DELAY            0.280                 13.298  2       
clocker/counter_31_add_4_19/CI0->clocker/counter_31_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.576  2       
clocker/n6324                                             NET DELAY            0.280                 13.856  2       
clocker/counter_31_add_4_19/CI1->clocker/counter_31_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.134  2       
clocker/n2490                                             NET DELAY            0.280                 14.414  2       
clocker/counter_31_add_4_21/CI0->clocker/counter_31_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.692  2       
clocker/n6327                                             NET DELAY            0.280                 14.972  2       
clocker/counter_31_add_4_21/CI1->clocker/counter_31_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.250  2       
clocker/n2492                                             NET DELAY            0.280                 15.530  2       
clocker/counter_31_add_4_23/CI0->clocker/counter_31_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.808  2       
clocker/n6330                                             NET DELAY            0.280                 16.088  2       
clocker/counter_31_add_4_23/CI1->clocker/counter_31_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.366  2       
clocker/n2494                                             NET DELAY            0.280                 16.646  2       
clocker/counter_31_add_4_25/CI0->clocker/counter_31_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.924  2       
clocker/n6333                                             NET DELAY            0.280                 17.204  2       
clocker/counter_31_add_4_25/CI1->clocker/counter_31_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.482  2       
clocker/n2496                                             NET DELAY            0.280                 17.762  2       
clocker/counter_31_add_4_27/CI0->clocker/counter_31_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.040  2       
clocker/n6336                                             NET DELAY            0.280                 18.320  2       
clocker/counter_31_add_4_27/CI1->clocker/counter_31_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.598  2       
clocker/n2498                                             NET DELAY            0.280                 18.878  2       
clocker/counter_31_add_4_29/D0->clocker/counter_31_add_4_29/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 19.355  1       
clocker/n133[27]                                          NET DELAY            2.075                 21.430  1       
clocker/counter_31__i27/D                                 ENDPOINT             0.000                 21.430  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  37      
int_osc                                                   NET DELAY            2.075                 43.741  37      
clocker/counter_31__i27/CK                                CLOCK PIN            0.000                 43.741  1       
                                                          Uncertainty       -(0.000)                 43.741  
                                                          Setup time        -(0.199)                 43.542  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        43.542  
Arrival Time                                                                                      -(21.429)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 22.112  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i26/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 28
Delay Ratio      : 51.3% (route), 48.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.670 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  37      
int_osc                                                   NET DELAY            2.075                  2.075  37      
clocker/counter_31__i0/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_31__i0/CK->clocker/counter_31__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  9       
counter[0]                                                NET DELAY            0.280                  3.746  9       
clocker/counter_31_add_4_1/C1->clocker/counter_31_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  4.090  2       
clocker/n2472                                             NET DELAY            0.280                  4.370  2       
clocker/counter_31_add_4_3/CI0->clocker/counter_31_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  4.648  2       
clocker/n6300                                             NET DELAY            0.280                  4.928  2       
clocker/counter_31_add_4_3/CI1->clocker/counter_31_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  5.206  2       
clocker/n2474                                             NET DELAY            0.280                  5.486  2       
clocker/counter_31_add_4_5/CI0->clocker/counter_31_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  5.764  2       
clocker/n6303                                             NET DELAY            0.280                  6.044  2       
clocker/counter_31_add_4_5/CI1->clocker/counter_31_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  6.322  2       
clocker/n2476                                             NET DELAY            0.280                  6.602  2       
clocker/counter_31_add_4_7/CI0->clocker/counter_31_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.880  2       
clocker/n6306                                             NET DELAY            0.280                  7.160  2       
clocker/counter_31_add_4_7/CI1->clocker/counter_31_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.438  2       
clocker/n2478                                             NET DELAY            0.280                  7.718  2       
clocker/counter_31_add_4_9/CI0->clocker/counter_31_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.996  2       
clocker/n6309                                             NET DELAY            0.280                  8.276  2       
clocker/counter_31_add_4_9/CI1->clocker/counter_31_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.554  2       
clocker/n2480                                             NET DELAY            0.280                  8.834  2       
clocker/counter_31_add_4_11/CI0->clocker/counter_31_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.112  2       
clocker/n6312                                             NET DELAY            0.280                  9.392  2       
clocker/counter_31_add_4_11/CI1->clocker/counter_31_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.670  2       
clocker/n2482                                             NET DELAY            0.280                  9.950  2       
clocker/counter_31_add_4_13/CI0->clocker/counter_31_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.228  2       
clocker/n6315                                             NET DELAY            0.280                 10.508  2       
clocker/counter_31_add_4_13/CI1->clocker/counter_31_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.786  2       
clocker/n2484                                             NET DELAY            0.280                 11.066  2       
clocker/counter_31_add_4_15/CI0->clocker/counter_31_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.344  2       
clocker/n6318                                             NET DELAY            0.280                 11.624  2       
clocker/counter_31_add_4_15/CI1->clocker/counter_31_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.902  2       
clocker/n2486                                             NET DELAY            0.280                 12.182  2       
clocker/counter_31_add_4_17/CI0->clocker/counter_31_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.460  2       
clocker/n6321                                             NET DELAY            0.280                 12.740  2       
clocker/counter_31_add_4_17/CI1->clocker/counter_31_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.018  2       
clocker/n2488                                             NET DELAY            0.280                 13.298  2       
clocker/counter_31_add_4_19/CI0->clocker/counter_31_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.576  2       
clocker/n6324                                             NET DELAY            0.280                 13.856  2       
clocker/counter_31_add_4_19/CI1->clocker/counter_31_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.134  2       
clocker/n2490                                             NET DELAY            0.280                 14.414  2       
clocker/counter_31_add_4_21/CI0->clocker/counter_31_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.692  2       
clocker/n6327                                             NET DELAY            0.280                 14.972  2       
clocker/counter_31_add_4_21/CI1->clocker/counter_31_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.250  2       
clocker/n2492                                             NET DELAY            0.280                 15.530  2       
clocker/counter_31_add_4_23/CI0->clocker/counter_31_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.808  2       
clocker/n6330                                             NET DELAY            0.280                 16.088  2       
clocker/counter_31_add_4_23/CI1->clocker/counter_31_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.366  2       
clocker/n2494                                             NET DELAY            0.280                 16.646  2       
clocker/counter_31_add_4_25/CI0->clocker/counter_31_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.924  2       
clocker/n6333                                             NET DELAY            0.280                 17.204  2       
clocker/counter_31_add_4_25/CI1->clocker/counter_31_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.482  2       
clocker/n2496                                             NET DELAY            0.280                 17.762  2       
clocker/counter_31_add_4_27/CI0->clocker/counter_31_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.040  2       
clocker/n6336                                             NET DELAY            0.280                 18.320  2       
clocker/counter_31_add_4_27/D1->clocker/counter_31_add_4_27/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 18.797  1       
clocker/n133[26]                                          NET DELAY            2.075                 20.872  1       
clocker/counter_31__i26/D                                 ENDPOINT             0.000                 20.872  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  37      
int_osc                                                   NET DELAY            2.075                 43.741  37      
clocker/counter_31__i26/CK                                CLOCK PIN            0.000                 43.741  1       
                                                          Uncertainty       -(0.000)                 43.741  
                                                          Setup time        -(0.199)                 43.542  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        43.542  
Arrival Time                                                                                      -(20.871)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 22.670  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade M Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clocker/counter_31__i25/D                |    4.196 ns 
clocker/counter_31__i26/D                |    4.196 ns 
clocker/counter_31__i27/D                |    4.196 ns 
clocker/counter_31__i28/D                |    4.196 ns 
clocker/counter_31__i29/D                |    4.196 ns 
clocker/counter_31__i30/D                |    4.196 ns 
clocker/counter_31__i31/D                |    4.196 ns 
iActive__i0/D                            |    4.196 ns 
iActive__i1/D                            |    4.196 ns 
iActive__i2/D                            |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_31__i25/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i25/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i25/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i25/CK->clocker/counter_31__i25/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[25]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_27/C0->clocker/counter_31_add_4_27/S0
                                          FA2             C0_TO_S0_DELAY  0.450                  4.196  1       
clocker/n133[25]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i25/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i25/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i26/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i26/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i26/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i26/CK->clocker/counter_31__i26/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[26]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_27/C1->clocker/counter_31_add_4_27/S1
                                          FA2             C1_TO_S1_DELAY  0.450                  4.196  1       
clocker/n133[26]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i26/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i26/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i27/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i27/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i27/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i27/CK->clocker/counter_31__i27/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[27]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_29/C0->clocker/counter_31_add_4_29/S0
                                          FA2             C0_TO_S0_DELAY  0.450                  4.196  1       
clocker/n133[27]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i27/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i27/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i28/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i28/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i28/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i28/CK->clocker/counter_31__i28/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[28]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_29/C1->clocker/counter_31_add_4_29/S1
                                          FA2             C1_TO_S1_DELAY  0.450                  4.196  1       
clocker/n133[28]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i28/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i28/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i29/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i29/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i29/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i29/CK->clocker/counter_31__i29/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[29]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_31/C0->clocker/counter_31_add_4_31/S0
                                          FA2             C0_TO_S0_DELAY  0.450                  4.196  1       
clocker/n133[29]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i29/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i29/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i30/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i30/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i30/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i30/CK->clocker/counter_31__i30/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[30]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_31/C1->clocker/counter_31_add_4_31/S1
                                          FA2             C1_TO_S1_DELAY  0.450                  4.196  1       
clocker/n133[30]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i30/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i30/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i31/Q  (FD1P3XZ)
Path End         : clocker/counter_31__i31/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i31/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
clocker/counter_31__i31/CK->clocker/counter_31__i31/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  5       
counter[31]                                               NET DELAY       0.280                  3.746  5       
clocker/counter_31_add_4_33/C0->clocker/counter_31_add_4_33/S0
                                          FA2             C0_TO_S0_DELAY  0.450                  4.196  1       
clocker/n133[31]                                          NET DELAY       2.075                  6.271  1       
clocker/counter_31__i31/D                                 ENDPOINT        0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  37      
int_osc                                                   NET DELAY       2.075                  2.075  37      
clocker/counter_31__i31/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time       0.000                  2.075  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Required Time                                                                                   -2.075  
Arrival Time                                                                                     6.271  
----------------------------------------  --------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                             4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i0/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  37      
int_osc                                                   NET DELAY      2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN      0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  3.466  19      
sel_c                                                     NET DELAY      0.280                  3.746  19      
mux_5_i1_3_lut/C->mux_5_i1_3_lut/Z        LUT4            C_TO_Z_DELAY   0.450                  4.196  1       
n65[0]                                                    NET DELAY      2.075                  6.271  1       
iActive__i0/D                                             ENDPOINT       0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  37      
int_osc                                                   NET DELAY      2.075                  2.075  37      
iActive__i0/CK                                            CLOCK PIN      0.000                  2.075  1       
                                                          Uncertainty    0.000                  2.075  
                                                          Hold time      0.000                  2.075  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -2.075  
Arrival Time                                                                                    6.271  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i1/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  37      
int_osc                                                   NET DELAY      2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN      0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  3.466  19      
sel_c                                                     NET DELAY      0.280                  3.746  19      
mux_5_i2_3_lut/C->mux_5_i2_3_lut/Z        LUT4            C_TO_Z_DELAY   0.450                  4.196  1       
n65[1]                                                    NET DELAY      2.075                  6.271  1       
iActive__i1/D                                             ENDPOINT       0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  37      
int_osc                                                   NET DELAY      2.075                  2.075  37      
iActive__i1/CK                                            CLOCK PIN      0.000                  2.075  1       
                                                          Uncertainty    0.000                  2.075  
                                                          Hold time      0.000                  2.075  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -2.075  
Arrival Time                                                                                    6.271  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_31__i18/Q  (FD1P3XZ)
Path End         : iActive__i2/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  37      
int_osc                                                   NET DELAY      2.075                  2.075  37      
clocker/counter_31__i18/CK                                CLOCK PIN      0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_31__i18/CK->clocker/counter_31__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  3.466  19      
sel_c                                                     NET DELAY      0.280                  3.746  19      
mux_5_i3_3_lut/C->mux_5_i3_3_lut/Z        LUT4            C_TO_Z_DELAY   0.450                  4.196  1       
n65[2]                                                    NET DELAY      2.075                  6.271  1       
iActive__i2/D                                             ENDPOINT       0.000                  6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  37      
int_osc                                                   NET DELAY      2.075                  2.075  37      
iActive__i2/CK                                            CLOCK PIN      0.000                  2.075  1       
                                                          Uncertainty    0.000                  2.075  
                                                          Hold time      0.000                  2.075  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -2.075  
Arrival Time                                                                                    6.271  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



