#ifndef _REG_MAP_H_
#define _REG_MAP_H_

#define __ctrl_reg_base 0x06800

#define RL_ADDR_GLB_CALL_EN  (__ctrl_reg_base+0x00)
#define RL_ADDR_IF_CONFIG    (__ctrl_reg_base+0x02)
#define RL_ADDR_RL_STATUS    (__ctrl_reg_base+0x04)
#define RL_ADDR_IF2RL_FLAG   (__ctrl_reg_base+0x0C)
#define RL_ADDR_DOUT_00      (__ctrl_reg_base+0x10)
#define RL_ADDR_DOUT_00_B    (__ctrl_reg_base+0x11)
#define RL_ADDR_DOUT_01      (__ctrl_reg_base+0x12)
#define RL_ADDR_DOUT_01_B    (__ctrl_reg_base+0x13)
#define RL_ADDR_DOUT_02      (__ctrl_reg_base+0x14)
#define RL_ADDR_DOUT_02_B    (__ctrl_reg_base+0x15)
#define RL_ADDR_DOUT_03      (__ctrl_reg_base+0x16)
#define RL_ADDR_DOUT_03_B    (__ctrl_reg_base+0x17)
#define RL_ADDR_DOUT_04      (__ctrl_reg_base+0x18)
#define RL_ADDR_DOUT_04_B    (__ctrl_reg_base+0x19)
#define RL_ADDR_DOUT_05      (__ctrl_reg_base+0x1A)
#define RL_ADDR_DOUT_05_B    (__ctrl_reg_base+0x1B)
#define RL_ADDR_DOUT_06      (__ctrl_reg_base+0x1C)
#define RL_ADDR_DOUT_06_B    (__ctrl_reg_base+0x1D)
#define RL_ADDR_DOUT_07      (__ctrl_reg_base+0x1E)
#define RL_ADDR_DOUT_07_B    (__ctrl_reg_base+0x1F)
#define RL_ADDR_DOUT_08      (__ctrl_reg_base+0x20)
#define RL_ADDR_DOUT_08_B    (__ctrl_reg_base+0x21)
#define RL_ADDR_DOUT_09      (__ctrl_reg_base+0x22)
#define RL_ADDR_DOUT_09_B    (__ctrl_reg_base+0x23)
#define RL_ADDR_DOUT_10      (__ctrl_reg_base+0x24)
#define RL_ADDR_DOUT_10_B    (__ctrl_reg_base+0x25)
#define RL_ADDR_DOUT_11      (__ctrl_reg_base+0x26)
#define RL_ADDR_DOUT_11_B    (__ctrl_reg_base+0x27)
#define RL_ADDR_DOUT_12      (__ctrl_reg_base+0x28)
#define RL_ADDR_DOUT_12_B    (__ctrl_reg_base+0x29)
#define RL_ADDR_DOUT_13      (__ctrl_reg_base+0x2A)
#define RL_ADDR_DOUT_13_B    (__ctrl_reg_base+0x2B)
#define RL_ADDR_DOUT_14      (__ctrl_reg_base+0x2C)
#define RL_ADDR_DOUT_14_B    (__ctrl_reg_base+0x2D)
#define RL_ADDR_DOUT_15      (__ctrl_reg_base+0x2E)
#define RL_ADDR_DOUT_15_B    (__ctrl_reg_base+0x2F)
#define RL_ADDR_DOUT_16      (__ctrl_reg_base+0x30)
#define RL_ADDR_DOUT_16_B    (__ctrl_reg_base+0x31)
#define RL_ADDR_DOUT_17      (__ctrl_reg_base+0x32)
#define RL_ADDR_DOUT_17_B    (__ctrl_reg_base+0x33)
#define RL_ADDR_DOUT_18      (__ctrl_reg_base+0x34)
#define RL_ADDR_DOUT_18_B    (__ctrl_reg_base+0x35)
#define RL_ADDR_DOUT_19      (__ctrl_reg_base+0x36)
#define RL_ADDR_DOUT_19_B    (__ctrl_reg_base+0x37)
#define RL_ADDR_DOUT_20      (__ctrl_reg_base+0x38)
#define RL_ADDR_DOUT_20_B    (__ctrl_reg_base+0x39)
#define RL_ADDR_DOUT_21      (__ctrl_reg_base+0x3A)
#define RL_ADDR_DOUT_21_B    (__ctrl_reg_base+0x3B)
#define RL_ADDR_DOUT_22      (__ctrl_reg_base+0x3C)
#define RL_ADDR_DOUT_22_B    (__ctrl_reg_base+0x3D)
#define RL_ADDR_DOUT_23      (__ctrl_reg_base+0x3E)
#define RL_ADDR_DOUT_23_B    (__ctrl_reg_base+0x3F)
#define RL_ADDR_DOUT_24      (__ctrl_reg_base+0x40)
#define RL_ADDR_DOUT_24_B    (__ctrl_reg_base+0x41)
#define RL_ADDR_DOUT_25      (__ctrl_reg_base+0x42)
#define RL_ADDR_DOUT_25_B    (__ctrl_reg_base+0x43)
#define RL_ADDR_DOUT_26      (__ctrl_reg_base+0x44)
#define RL_ADDR_DOUT_26_B    (__ctrl_reg_base+0x45)
#define RL_ADDR_DOUT_27      (__ctrl_reg_base+0x46)
#define RL_ADDR_DOUT_27_B    (__ctrl_reg_base+0x47)
#define RL_ADDR_DOUT_28      (__ctrl_reg_base+0x48)
#define RL_ADDR_DOUT_28_B    (__ctrl_reg_base+0x49)
#define RL_ADDR_DOUT_29      (__ctrl_reg_base+0x4A)
#define RL_ADDR_DOUT_29_B    (__ctrl_reg_base+0x4B)
#define RL_ADDR_DOUT_30      (__ctrl_reg_base+0x4C)
#define RL_ADDR_DOUT_30_B    (__ctrl_reg_base+0x4D)
#define RL_ADDR_DOUT_31      (__ctrl_reg_base+0x4E)
#define RL_ADDR_DOUT_31_B    (__ctrl_reg_base+0x4F)
#define RL_ADDR_INT1_CTRL    (__ctrl_reg_base+0x50)
#define RL_ADDR_INT1_CTRL_B  (__ctrl_reg_base+0x51)
#define RL_ADDR_INT1_CTRL_C  (__ctrl_reg_base+0x52)
#define RL_ADDR_INT1_CTRL_D  (__ctrl_reg_base+0x53)
#define RL_ADDR_INT2_CTRL    (__ctrl_reg_base+0x54)
#define RL_ADDR_INT2_CTRL_B  (__ctrl_reg_base+0x55)
#define RL_ADDR_INT2_CTRL_C  (__ctrl_reg_base+0x56)
#define RL_ADDR_INT2_CTRL_D  (__ctrl_reg_base+0x57)
#define RL_ADDR_INT_STATUS   (__ctrl_reg_base+0x58)
#define RL_ADDR_INT_STATUS_B (__ctrl_reg_base+0x59)
#define RL_ADDR_INT_STATUS_C (__ctrl_reg_base+0x5A)
#define RL_ADDR_INT_STATUS_D (__ctrl_reg_base+0x5B)
#define RL_ADDR_INT_PAD      (__ctrl_reg_base+0x5C)
#define RL_ADDR_ALGO         (__ctrl_reg_base+0x70)
#define RL_ADDR_ALGO_B       (__ctrl_reg_base+0x71)
#define RL_ADDR_ALGO_C       (__ctrl_reg_base+0x72)
#define RL_ADDR_ALGO_D       (__ctrl_reg_base+0x73)
#define RL_ADDR_araw_x       (__ctrl_reg_base+0x80)
#define RL_ADDR_araw_x_B     (__ctrl_reg_base+0x81)
#define RL_ADDR_araw_x_C     (__ctrl_reg_base+0x82)
#define RL_ADDR_araw_x_D     (__ctrl_reg_base+0x83)
#define RL_ADDR_araw_y       (__ctrl_reg_base+0x84)
#define RL_ADDR_araw_y_B     (__ctrl_reg_base+0x85)
#define RL_ADDR_araw_y_C     (__ctrl_reg_base+0x86)
#define RL_ADDR_araw_y_D     (__ctrl_reg_base+0x87)
#define RL_ADDR_araw_z       (__ctrl_reg_base+0x88)
#define RL_ADDR_araw_z_B     (__ctrl_reg_base+0x89)
#define RL_ADDR_araw_z_C     (__ctrl_reg_base+0x8A)
#define RL_ADDR_araw_z_D     (__ctrl_reg_base+0x8B)
#define RL_ADDR_graw_x       (__ctrl_reg_base+0x8C)
#define RL_ADDR_graw_x_B     (__ctrl_reg_base+0x8D)
#define RL_ADDR_graw_x_C     (__ctrl_reg_base+0x8E)
#define RL_ADDR_graw_x_D     (__ctrl_reg_base+0x8F)
#define RL_ADDR_graw_y       (__ctrl_reg_base+0x90)
#define RL_ADDR_graw_y_B     (__ctrl_reg_base+0x91)
#define RL_ADDR_graw_y_C     (__ctrl_reg_base+0x92)
#define RL_ADDR_graw_y_D     (__ctrl_reg_base+0x93)
#define RL_ADDR_graw_z       (__ctrl_reg_base+0x94)
#define RL_ADDR_graw_z_B     (__ctrl_reg_base+0x95)
#define RL_ADDR_graw_z_C     (__ctrl_reg_base+0x96)
#define RL_ADDR_graw_z_D     (__ctrl_reg_base+0x97)
#define RL_ADDR_mraw_x       (__ctrl_reg_base+0x98)
#define RL_ADDR_mraw_x_B     (__ctrl_reg_base+0x99)
#define RL_ADDR_mraw_x_C     (__ctrl_reg_base+0x9A)
#define RL_ADDR_mraw_x_D     (__ctrl_reg_base+0x9B)
#define RL_ADDR_mraw_y       (__ctrl_reg_base+0x9C)
#define RL_ADDR_mraw_y_B     (__ctrl_reg_base+0x9D)
#define RL_ADDR_mraw_y_C     (__ctrl_reg_base+0x9E)
#define RL_ADDR_mraw_y_D     (__ctrl_reg_base+0x9F)
#define RL_ADDR_mraw_z       (__ctrl_reg_base+0xA0)
#define RL_ADDR_mraw_z_B     (__ctrl_reg_base+0xA1)
#define RL_ADDR_mraw_z_C     (__ctrl_reg_base+0xA2)
#define RL_ADDR_mraw_z_D     (__ctrl_reg_base+0xA3)
#define RL_ADDR_temp         (__ctrl_reg_base+0xA4)
#define RL_ADDR_temp_B       (__ctrl_reg_base+0xA5)
#define RL_ADDR_temp_C       (__ctrl_reg_base+0xA6)
#define RL_ADDR_temp_D       (__ctrl_reg_base+0xA7)
#define RL_ADDR_CALL_EN      (__ctrl_reg_base+0xB8)
#define RL_ADDR_RL_INT_B     (__ctrl_reg_base+0xB9)
#define RL_ADDR_RL_INT_C     (__ctrl_reg_base+0xBA)
#define RL_ADDR_RL_INT_D     (__ctrl_reg_base+0xBB)

#define __ctrl_reg_ext 0x06900

#define CTRL2_G              (__ctrl_reg_ext+0x11)
#define CTRL1_XL             (__ctrl_reg_ext+0x10)
#define CTRL4_C              (__ctrl_reg_ext+0x13)
#define STATUS_REG_6X        (__ctrl_reg_ext+0x1E)

#define TIMESTAMP0           (__ctrl_reg_ext+0x40)
#define TIMESTAMP1           (__ctrl_reg_ext+0x41)
#define TIMESTAMP2           (__ctrl_reg_ext+0x42)
#define TIMESTAMP3           (__ctrl_reg_ext+0x43)

#define RL_DUMMYCFG_1_2      (__ctrl_reg_ext+0x74)
#define RL_DUMMYCFG_3_4      (__ctrl_reg_ext+0x76)

#endif

