// SPDX-License-Identifier: GPL-2.0
/*
 * DTS file for Phytium Pe2202 chillipi education board
 *
 * Copyright (c) 2022-2023 Phytium Technology Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;
/memreserve/ 0x80000000 0x10000;

#include "pe2202.dtsi"
#include "dt-bindings/gpio/gpio.h"


/{
	model = "Pe2202 CHILLIPI EDUCATION BOARD";
	compatible = "phytium,pe2202";

	chosen {
		stdout-path = "serial1:115200n8";
	};

	memory@00{
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x80000000>;
	};

	sound_card: sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "phytium,pe220x-i2s-audio";
		simple-audio-card,pin-switches = "mic-in";
		simple-audio-card,widgets = "Microphone","mic-in";
		simple-audio-card,routing = "MIC2","mic-in";
		simple-audio-card,cpu {
			sound-dai = <&i2s0>;
		};
		simple-audio-card,codec{
			sound-dai = <&codec0>;
		};
	};
};

&soc {
	mio6: i2c@28020000 {
		compatible = "phytium,i2c";
		reg = <0x0 0x28020000 0x0 0x1000>;
		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";

		oled@3c {
			compatible = "SinoWealth,sh1106";
			reg = <0x3c>;
		};

		pcf8591@48 {
			compatible = "philips,pcf8591";
			reg = <0x48>;
		};
	};
	
	mio9: i2c@28026000 {
		compatible = "phytium,i2c";
		reg = <0x0 0x28026000 0x0 0x1000>;
		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";

		/* localized chillipi education board use this rtc device */
		rtc@32 {
			compatible = "wave,sd3068";
			reg = <0x32>;
			status = "disabled";
		};

		rtc@68 {
			compatible = "dallas,ds1339";
			reg = <0x68>;
			status = "disabled";
		};
	};

	mio14: i2c@28030000 {
		compatible = "phytium,i2c";
		reg = <0x0 0x28030000 0x0 0x1000>;
		interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";

		codec0: es8336@10 {
			det-gpios = <&gpio2 5  GPIO_ACTIVE_LOW>;
			sel-gpios = <&gpio2 11 GPIO_ACTIVE_LOW>;
			#sound-dai-cells = <0>;
			compatible = "everest,es8336";
			reg = <0x10>;
			status = "disabled";
		};
	};
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	interrupt-controller;
	#interrupt-cells = <2>;
	status = "okay";
};

&gpio5 {
	status = "okay";
};

&watchdog0 {
	status = "okay";
};

&watchdog1 {
	status = "okay";
};

&pcie {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb2_0 {
	dr_mode = "host";
	status = "okay";
};

&usb2_1 {
	dr_mode = "host";
	status = "disabled";
};

&usb2_2 {
	dr_mode = "host";
	status = "disabled";
};

&usb2_3 {
	dr_mode = "host";
	status = "okay";
};

&usb2_4 {
	dr_mode = "host";
	status = "okay";
};

&macb0 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

/*
 * In chillipi education board, M.2 interface may insert two types of disks: PCIE (nvme protocol) or SATA (ahci protocol),
 * so here enable 'sata0' node by default to correspond to the sata drive case. Pin multiplexing exists
 * in PCIE2 and SATA0, when used as a boot disk, the BIOS can automatically recognize these two conditions.
 */
&sata0 {
	status = "disabled";
};

&sata1 {
	status = "disabled";
};

&qspi0 {
	status = "okay";

	flash@0 {
		status = "okay";
	};
};

&spi0 {
	global-cs = <1>;
	status = "okay";

	ILI9488@0 {
		compatible = "ilitek,ili9488";
		reg = <0>;
		spi-max-frequency = <50000000>;

		rotate = <0>;
		fps = <30>;
		buswidth = <8>;
		regwidth = <8>;
		bgr;
		reset-gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
		dc-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
		//cs-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;

		//backlight = <&backlight>;
		debug = <0>;
	};

	ADS7843@1 {
		compatible = "ti,ads7843";
		spi-max-frequency = <1000000>;
		reg = <1>;
		//cs-gpios = <&gpio4 10 GPIO_ACTIVE_LOW>;
		interrupt-parent = <&gpio4>;
		interrupts = <12 0>;
		pendown-gpio = <&gpio4 12 0>;

		ti,x-min = /bits/ 16 <0>;
		//ti,x-max = /bits/ 16 <8000>;
		ti,x-max = /bits/ 16 <3200>;
		ti,y-min = /bits/ 16 <0>;
		//ti,y-max = /bits/ 16 <4800>;
		ti,y-max = /bits/ 16 <4800>;
		ti,x-plate-ohms = /bits/ 16 <40>;
		ti,pressure-max = /bits/ 16 <255>;

		wakeup-source;
	};
};

&spi2 {
	global-cs = <1>;
	status = "okay";

	mpu6500@0 {
		compatible = "InvenSense,mpu6500";
		spi-max-frequency = <500000>;
		reg = <0>;
		spi-cpol;
		spi-cpha;
	};
};

&uart1 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&mmc0 {
	bus-width = <0x00000008>;
	max-frequency = <100000000>;
	cap-mmc-hw-reset;
	cap-mmc-highspeed;
	mmc-hs200-1_8v;
	no-sdio;
	no-sd;
	non-removable;
	status = "okay";
};

&mmc1 {
	bus-width = <0x00000004>;
	max-frequency = <50000000>;
	cap-sdio-irq;
	cap-sd-highspeed;
	no-sdio;
	no-mmc;
	status = "okay";
};

&i2s0 {
	#sound-dai-cells = <0>;
	status = "okay";
};

&dc0 {
	pipe_mask = /bits/ 8 <0x2>;
	edp_mask = /bits/ 8 <0x0>;
	status = "okay";
};

&i2s_dp1 {
	status = "okay";
};

&pmdk_dp {
	num-dp = <1>;
	dp-mask = /bits/ 8 <0x2>;
	status = "okay";
};

&rng0 {
	status = "okay";
};

&pwm0 {
	phytium,db = <0 0 0 1000 1000 0>;
	status = "okay";
};

&pwm1 {
	phytium,db = <0 0 0 1000 1000 0>;
	status = "okay";
};
