[2025-09-18 09:53:00] START suite=qualcomm_srv trace=srv270_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv270_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2812312 heartbeat IPC: 3.556 cumulative IPC: 3.556 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5380026 heartbeat IPC: 3.895 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5380026 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5380026 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14807711 heartbeat IPC: 1.061 cumulative IPC: 1.061 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24052649 heartbeat IPC: 1.082 cumulative IPC: 1.071 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33376410 heartbeat IPC: 1.073 cumulative IPC: 1.072 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 42650790 heartbeat IPC: 1.078 cumulative IPC: 1.073 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 52176556 heartbeat IPC: 1.05 cumulative IPC: 1.068 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 61436245 heartbeat IPC: 1.08 cumulative IPC: 1.07 (Simulation time: 00 hr 08 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv270_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 70776980 heartbeat IPC: 1.071 cumulative IPC: 1.07 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 79962548 heartbeat IPC: 1.089 cumulative IPC: 1.073 (Simulation time: 00 hr 11 min 12 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 89174376 heartbeat IPC: 1.086 cumulative IPC: 1.074 (Simulation time: 00 hr 12 min 24 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 92915428 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 30 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 92915428 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv270_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.076 instructions: 100000002 cycles: 92915428
CPU 0 Branch Prediction Accuracy: 92.31% MPKI: 13.83 Average ROB Occupancy at Mispredict: 30.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06485
BRANCH_INDIRECT: 0.3316
BRANCH_CONDITIONAL: 12.16
BRANCH_DIRECT_CALL: 0.403
BRANCH_INDIRECT_CALL: 0.4831
BRANCH_RETURN: 0.3787


====Backend Stall Breakdown====
ROB_STALL: 211347
LQ_STALL: 0
SQ_STALL: 978577


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.8718
REPLAY_LOAD: 61.40363
NON_REPLAY_LOAD: 19.354979

== Total ==
ADDR_TRANS: 54009
REPLAY_LOAD: 27079
NON_REPLAY_LOAD: 130259

== Counts ==
ADDR_TRANS: 351
REPLAY_LOAD: 441
NON_REPLAY_LOAD: 6730

cpu0->cpu0_STLB TOTAL        ACCESS:    2121221 HIT:    2087978 MISS:      33243 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121221 HIT:    2087978 MISS:      33243 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9826167 HIT:    8781942 MISS:    1044225 MSHR_MERGE:      65770
cpu0->cpu0_L2C LOAD         ACCESS:    7633234 HIT:    6860764 MISS:     772470 MSHR_MERGE:       3646
cpu0->cpu0_L2C RFO          ACCESS:     592874 HIT:     499395 MISS:      93479 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     393962 HIT:     285636 MISS:     108326 MSHR_MERGE:      62124
cpu0->cpu0_L2C WRITE        ACCESS:    1138106 HIT:    1118774 MISS:      19332 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67991 HIT:      17373 MISS:      50618 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     486786 ISSUED:     237303 USEFUL:       4600 USELESS:      11829
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.05 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15163561 HIT:    7541599 MISS:    7621962 MSHR_MERGE:    1878677
cpu0->cpu0_L1I LOAD         ACCESS:   15163561 HIT:    7541599 MISS:    7621962 MSHR_MERGE:    1878677
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.93 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30510485 HIT:   25922505 MISS:    4587980 MSHR_MERGE:    1835467
cpu0->cpu0_L1D LOAD         ACCESS:   16547043 HIT:   14108724 MISS:    2438319 MSHR_MERGE:     548367
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     534734 HIT:     228502 MISS:     306232 MSHR_MERGE:     104536
cpu0->cpu0_L1D WRITE        ACCESS:   13349465 HIT:   11574138 MISS:    1775327 MSHR_MERGE:    1182453
cpu0->cpu0_L1D TRANSLATION  ACCESS:      79243 HIT:      11141 MISS:      68102 MSHR_MERGE:        111
cpu0->cpu0_L1D PREFETCH REQUESTED:     746658 ISSUED:     534734 USEFUL:      49763 USELESS:      50608
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12464411 HIT:   10351889 MISS:    2112522 MSHR_MERGE:    1057235
cpu0->cpu0_ITLB LOAD         ACCESS:   12464411 HIT:   10351889 MISS:    2112522 MSHR_MERGE:    1057235
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.339 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28478212 HIT:   27040546 MISS:    1437666 MSHR_MERGE:     371732
cpu0->cpu0_DTLB LOAD         ACCESS:   28478212 HIT:   27040546 MISS:    1437666 MSHR_MERGE:     371732
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.721 cycles
cpu0->LLC TOTAL        ACCESS:    1130345 HIT:    1028556 MISS:     101789 MSHR_MERGE:       3898
cpu0->LLC LOAD         ACCESS:     768822 HIT:     709674 MISS:      59148 MSHR_MERGE:        142
cpu0->LLC RFO          ACCESS:      93478 HIT:      87720 MISS:       5758 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      46202 HIT:      27868 MISS:      18334 MSHR_MERGE:       3756
cpu0->LLC WRITE        ACCESS:     171225 HIT:     170699 MISS:        526 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50618 HIT:      32595 MISS:      18023 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.26 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1337
  ROW_BUFFER_MISS:      96028
  AVG DBUS CONGESTED CYCLE: 4.119
Channel 0 WQ ROW_BUFFER_HIT:        839
  ROW_BUFFER_MISS:       6775
  FULL:          0
Channel 0 REFRESHES ISSUED:       7743

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       520591       584125        64208         9305
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         6036         4563         2021
  STLB miss resolved @ L2C                0         4997         7792         6928         4754
  STLB miss resolved @ LLC                0         1148         6626        16839        12083
  STLB miss resolved @ MEM                0            1         2374         9402        14186

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199194        46282      1427939       108942          591
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         3152          518           80
  STLB miss resolved @ L2C                0         2954         4203          446           28
  STLB miss resolved @ LLC                0           10         1751         2214          117
  STLB miss resolved @ MEM                0            0          595          561          305
[2025-09-18 10:06:30] END   suite=qualcomm_srv trace=srv270_ap (rc=0)
