Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 15:16:13 2024
| Host         : DESKTOP-D0V928P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_design_wrapper_control_sets_placed.rpt
| Design       : block_design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   193 |
| Unused register locations in slices containing registers |   530 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             397 |          149 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             358 |          144 |
| Yes          | No                    | No                     |            1558 |          436 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             893 |          273 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                Enable Signal                                                                                                |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                |                1 |              1 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                               |                1 |              1 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                     |                1 |              1 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                       |                1 |              1 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                            |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                            |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                            |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                         |                                                                                                                                                            |                1 |              3 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                            |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                   | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                     |                4 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                           |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                               |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                   | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                4 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                4 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                              | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                   |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                  | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                   |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                          | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                      | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                             | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                         | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                       | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                 | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                             | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                 |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                  | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                       |                                                                                                                                                            |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                             | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                   |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                      |                                                                                                                                                            |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                            | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                2 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                              | block_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |              7 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                3 |              7 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                            |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                            |                5 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                            |                5 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                              | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                            |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                       | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |                5 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                       | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |                5 |              9 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                          |                6 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                 |                5 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                 |                                                                                                                                                            |                5 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]             |                6 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                            |                6 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                            |                2 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                            |                6 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |                5 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_temp[11]_i_1_n_0                                                                                 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_26_out                                                                                                         | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_4_out                                                                                                          | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[11]_i_1_n_0                                 |                2 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                      |                                                                                                                                                            |                2 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in  |                                                                                                                                                            |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                            |                5 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_rvalid_i                                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                    | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                         | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                            |                7 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                            |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                            |                4 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                            |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                            |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                            |                                                                                                                                                            |                5 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                            |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                            |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                            |                5 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                            |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                            |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6      |                                                                                                                                                            |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in |                                                                                                                                                            |                5 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                            |                4 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                            |                2 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                            |                2 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                            |                4 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in  |                                                                                                                                                            |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                            |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                6 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                5 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                   |                6 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                            |                4 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                            |                4 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                            |                4 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                           |                                                                                                                                                            |                9 |             21 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                             |                                                                                                                                                            |               10 |             21 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                           |                                                                                                                                                            |                9 |             25 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                           |                                                                                                                                                            |               10 |             25 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                             |                                                                                                                                                            |               11 |             25 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                             |                                                                                                                                                            |               10 |             25 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                            |                7 |             28 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                            |                6 |             28 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                              |                                                                                                                                                            |                7 |             28 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                              |                                                                                                                                                            |                9 |             28 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                             |                                                                                                                                                            |                5 |             31 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                       |                                                                                                                                                            |                9 |             31 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                              |                                                                                                                                                            |                9 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                      | block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                           |               32 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                   | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |                5 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                            |                8 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                            |                7 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                            |                7 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                6 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                            |                8 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                 | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |                6 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                         | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |               11 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                       | block_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                           |               11 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                              |                                                                                                                                                            |                9 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                              |                                                                                                                                                            |                6 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                            |                9 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                             |                                                                                                                                                            |               11 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                              |                                                                                                                                                            |                7 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                            |                8 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                            |                7 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[11]_i_1_n_0                                 |                6 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               10 |             33 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               22 |             33 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             33 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                            |               12 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                  |                                                                                                                                                            |               11 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                            |               15 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                  |                                                                                                                                                            |               17 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                  |                                                                                                                                                            |               10 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                            |               12 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                            |                9 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                            |               11 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                            |                9 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                            |                9 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                  |                                                                                                                                                            |               12 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                            |               11 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                            |               10 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                            |               11 |             45 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |             60 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |             60 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |             60 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             |                                                                                                                                                            |              152 |            400 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                    49 |
| 5      |                     9 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                    10 |
| 9      |                     1 |
| 10     |                     4 |
| 12     |                    18 |
| 13     |                     5 |
| 14     |                    10 |
| 15     |                    18 |
| 16+    |                    57 |
+--------+-----------------------+


