<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3400" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3400{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3400{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3400{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3400{left:69px;bottom:1084px;}
#t5_3400{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.35px;}
#t6_3400{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t7_3400{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t8_3400{left:95px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3400{left:95px;bottom:1020px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#ta_3400{left:69px;bottom:994px;}
#tb_3400{left:95px;bottom:998px;letter-spacing:-0.26px;word-spacing:-0.2px;}
#tc_3400{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_3400{left:95px;bottom:964px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#te_3400{left:95px;bottom:947px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tf_3400{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3400{left:95px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#th_3400{left:95px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3400{left:69px;bottom:864px;}
#tj_3400{left:95px;bottom:868px;letter-spacing:-0.25px;word-spacing:-0.25px;}
#tk_3400{left:95px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tl_3400{left:95px;bottom:834px;letter-spacing:-0.13px;word-spacing:-1.14px;}
#tm_3400{left:95px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3400{left:69px;bottom:791px;}
#to_3400{left:95px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#tp_3400{left:95px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3400{left:95px;bottom:761px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_3400{left:95px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3400{left:95px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_3400{left:95px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3400{left:95px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_3400{left:95px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3400{left:69px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tx_3400{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#ty_3400{left:69px;bottom:614px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_3400{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_3400{left:69px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t11_3400{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t12_3400{left:69px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3400{left:69px;bottom:481px;letter-spacing:0.13px;}
#t14_3400{left:151px;bottom:481px;letter-spacing:0.15px;word-spacing:0.01px;}
#t15_3400{left:69px;bottom:457px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t16_3400{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t17_3400{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t18_3400{left:69px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t19_3400{left:69px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_3400{left:69px;bottom:357px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t1b_3400{left:69px;bottom:341px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1c_3400{left:69px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_3400{left:69px;bottom:290px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1e_3400{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1f_3400{left:69px;bottom:249px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_3400{left:69px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3400{left:69px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3400{left:69px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_3400{left:69px;bottom:174px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1k_3400{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1l_3400{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1m_3400{left:69px;bottom:124px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3400{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3400{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3400{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3400{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3400{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3400" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3400Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3400" style="-webkit-user-select: none;"><object width="935" height="1210" data="3400/3400.svg" type="image/svg+xml" id="pdf3400" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3400" class="t s1_3400">11-16 </span><span id="t2_3400" class="t s1_3400">Vol. 3A </span>
<span id="t3_3400" class="t s2_3400">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3400" class="t s3_3400">• </span><span id="t5_3400" class="t s4_3400">Bit 4: Redirectable IPI. </span>
<span id="t6_3400" class="t s4_3400">Set when the local APIC detects an attempt to send an IPI with the lowest-priority delivery mode and the local </span>
<span id="t7_3400" class="t s4_3400">APIC does not support the sending of such IPIs. This bit is used on some Intel Core and Intel Xeon processors. </span>
<span id="t8_3400" class="t s4_3400">As noted in Section 11.6.2, the ability of a processor to send a lowest-priority IPI is model-specific and should </span>
<span id="t9_3400" class="t s4_3400">be avoided. </span>
<span id="ta_3400" class="t s3_3400">• </span><span id="tb_3400" class="t s4_3400">Bit 5: Send Illegal Vector. </span>
<span id="tc_3400" class="t s4_3400">Set when the local APIC detects an illegal vector (one in the range 0 to 15) in the message that it is sending. </span>
<span id="td_3400" class="t s4_3400">This occurs as the result of a write to the ICR (in both xAPIC and x2APIC modes) or to SELF IPI register (x2APIC </span>
<span id="te_3400" class="t s4_3400">mode only) with an illegal vector. </span>
<span id="tf_3400" class="t s4_3400">If the local APIC does not support the sending of lowest-priority IPIs and software writes the ICR to send a </span>
<span id="tg_3400" class="t s4_3400">lowest-priority IPI with an illegal vector, the local APIC sets only the “redirectable IPI” error bit. The interrupt is </span>
<span id="th_3400" class="t s4_3400">not processed and hence the “Send Illegal Vector” bit is not set in the ESR. </span>
<span id="ti_3400" class="t s3_3400">• </span><span id="tj_3400" class="t s4_3400">Bit 6: Receive Illegal Vector. </span>
<span id="tk_3400" class="t s4_3400">Set when the local APIC detects an illegal vector (one in the range 0 to 15) in an interrupt message it receives </span>
<span id="tl_3400" class="t s4_3400">or in an interrupt generated locally from the local vector table or via a self IPI. Such interrupts are not delivered </span>
<span id="tm_3400" class="t s4_3400">to the processor; the local APIC will never set an IRR bit in the range 0 to 15. </span>
<span id="tn_3400" class="t s3_3400">• </span><span id="to_3400" class="t s4_3400">Bit 7: Illegal Register Address </span>
<span id="tp_3400" class="t s4_3400">Set when the local APIC is in xAPIC mode and software attempts to access a register that is reserved in the </span>
<span id="tq_3400" class="t s4_3400">processor's local-APIC register-address space; see Table 10-1. (The local-APIC register-address space </span>
<span id="tr_3400" class="t s4_3400">comprises the 4 KBytes at the physical address specified in the IA32_APIC_BASE MSR.) Used only on Intel </span>
<span id="ts_3400" class="t s4_3400">Core, Intel Atom, Pentium 4, Intel Xeon, and P6 family processors. </span>
<span id="tt_3400" class="t s4_3400">In x2APIC mode, software accesses the APIC registers using the RDMSR and WRMSR instructions. Use of one </span>
<span id="tu_3400" class="t s4_3400">of these instructions to access a reserved register cause a general-protection exception (see Section </span>
<span id="tv_3400" class="t s4_3400">10.12.1.3). They do not set the “Illegal Register Access” bit in the ESR. </span>
<span id="tw_3400" class="t s4_3400">The ESR is a write/read register. Before attempt to read from the ESR, software should first write to it. (The value </span>
<span id="tx_3400" class="t s4_3400">written does not affect the values read subsequently; only zero may be written in x2APIC mode.) This write clears </span>
<span id="ty_3400" class="t s4_3400">any previously logged errors and updates the ESR with any errors detected since the last write to the ESR. This </span>
<span id="tz_3400" class="t s4_3400">write also rearms the APIC error interrupt triggering mechanism. </span>
<span id="t10_3400" class="t s4_3400">The LVT Error Register (see Section 11.5.1) allows specification of the vector of the interrupt to be delivered to the </span>
<span id="t11_3400" class="t s4_3400">processor core when APIC error is detected. The register also provides a means of masking an APIC-error interrupt. </span>
<span id="t12_3400" class="t s4_3400">This masking only prevents delivery of APIC-error interrupts; the APIC continues to record errors in the ESR. </span>
<span id="t13_3400" class="t s5_3400">11.5.4 </span><span id="t14_3400" class="t s5_3400">APIC Timer </span>
<span id="t15_3400" class="t s4_3400">The local APIC unit contains a 32-bit programmable timer that is available to software to time events or operations. </span>
<span id="t16_3400" class="t s4_3400">This timer is set up by programming four registers: the divide configuration register (see Figure 11-10), the initial- </span>
<span id="t17_3400" class="t s4_3400">count and current-count registers (see Figure 11-11), and the LVT timer register (see Figure 11-8). </span>
<span id="t18_3400" class="t s4_3400">If CPUID.06H:EAX.ARAT[bit 2] = 1, the processor’s APIC timer runs at a constant rate regardless of P-state transi- </span>
<span id="t19_3400" class="t s4_3400">tions and it continues to run at the same rate in deep C-states. </span>
<span id="t1a_3400" class="t s4_3400">If CPUID.06H:EAX.ARAT[bit 2] = 0 or if CPUID 06H is not supported, the APIC timer may temporarily stop while the </span>
<span id="t1b_3400" class="t s4_3400">processor is in deep C-states or during transitions caused by Enhanced Intel SpeedStep® Technology. </span>
<span id="t1c_3400" class="t s4_3400">The APIC timer frequency will be the processor’s bus clock or core crystal clock frequency (when TSC/core crystal </span>
<span id="t1d_3400" class="t s4_3400">clock ratio is enumerated in CPUID leaf 0x15) divided by the value specified in the divide configuration register. </span>
<span id="t1e_3400" class="t s4_3400">The timer can be configured through the timer LVT entry for one-shot or periodic operation. In one-shot mode, the </span>
<span id="t1f_3400" class="t s4_3400">timer is started by programming its initial-count register. The initial count value is then copied into the current- </span>
<span id="t1g_3400" class="t s4_3400">count register and count-down begins. After the timer reaches zero, a timer interrupt is generated and the timer </span>
<span id="t1h_3400" class="t s4_3400">remains at its 0 value until reprogrammed. </span>
<span id="t1i_3400" class="t s4_3400">In periodic mode, the timer is started by writing to the initial-count register (as in one-shot mode), and the value </span>
<span id="t1j_3400" class="t s4_3400">written is copied into the current-count register, which counts down. The current-count register is automatically </span>
<span id="t1k_3400" class="t s4_3400">reloaded from the initial-count register when the count reaches 0 and a timer interrupt is generated, and the count- </span>
<span id="t1l_3400" class="t s4_3400">down is repeated. If during the count-down process the initial-count register is set, counting will restart, using the </span>
<span id="t1m_3400" class="t s4_3400">new initial-count value. The initial-count register is a read-write register; the current-count register is read only. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
