Reading timing models for corner nom_tt_025C_1v80…
Reading cell library for the 'nom_tt_025C_1v80' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading macro netlist at '/workspace/peripheral-example/verilog/gl/user_project.v'…
Reading top-level netlist at '/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-09-40/06-yosys-synthesis/user_project_wrapper.nl.v'…
Linking design 'user_project_wrapper' from netlist…
Warning: /workspace/peripheral-example/verilog/gl/user_project.v line 34911, module CF_SRAM_1024x32_wb_wrapper not found. Creating black box for sram_inst.
Warning: /workspace/peripheral-example/verilog/gl/user_project.v line 38507, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_872.
Warning: /workspace/peripheral-example/verilog/gl/user_project.v line 77654, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /workspace/peripheral-example/verilog/gl/user_project.v line 77658, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_15.
Warning: /workspace/peripheral-example/verilog/gl/user_project.v line 77662, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_26.
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project_wrapper/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
