#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 24 20:08:22 2022
# Process ID: 3316
# Current directory: E:/ZYNQ_7z020/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16792 E:\ZYNQ_7z020\axi_gpio\axi_gpio.xpr
# Log file: E:/ZYNQ_7z020/axi_gpio/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_gpio/axi_gpio.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd}
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs bd_axi_gpio]
close_project
create_project mio_gpio E:/ZYNQ_7z020/mio_gpio -part xc7z020clg400-2
create_bd_design "bd_mio_gpio"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mm2s_mapper:1.1 axi_mm2s_mapper_0
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
undo
set_property -dict [list CONFIG.INTERFACES {Both} CONFIG.SUPPORTS_REGION {0} CONFIG.TDATA_NUM_BYTES {32}] [get_bd_cells axi_mm2s_mapper_0]
delete_bd_objs [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
set_property location {1.5 532 580} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/M_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/M_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_mm2s_mapper_0/M_AXI} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
regenerate_bd_layout
save_bd_design
close_project
create_project dma E:/ZYNQ_7z020/dma -part xc7z020clg400-2
create_bd_design "bd_dma"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_micro_dma {0} CONFIG.c_single_interface {1}] [get_bd_cells axi_dma_0]
set_property location {0.5 -37 -158} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_dma_0/mm2s_introut]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1186 402} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {3 845 8} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.c_single_interface {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 1G [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 1G [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_pins rst_ps7_0_50M/interconnect_aresetn] [get_bd_pins axi_mem_intercon/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S01_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S01_ARESETN]
regenerate_bd_layout
validate_bd_design
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout -routing
launch_runs impl_1 -to_step write_bitstream -jobs 8
delete_bd_objs [get_bd_nets rst_ps7_0_50M_interconnect_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
undo
connect_bd_net [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
generate_target all [get_files  E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd]
catch { config_ip_cache -export [get_ips -all bd_dma_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_xbar_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_us_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_us_1] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_pc_1] }
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd]
launch_runs bd_dma_axi_dma_0_0_synth_1 bd_dma_processing_system7_0_0_synth_1 bd_dma_axis_data_fifo_0_0_synth_1 bd_dma_rst_ps7_0_50M_0_synth_1 bd_dma_xbar_0_synth_1 bd_dma_auto_pc_0_synth_1 bd_dma_auto_us_0_synth_1 bd_dma_auto_us_1_synth_1 bd_dma_auto_pc_1_synth_1 -jobs 8
wait_on_run bd_dma_axi_dma_0_0_synth_1
wait_on_run bd_dma_processing_system7_0_0_synth_1
wait_on_run bd_dma_axis_data_fifo_0_0_synth_1
wait_on_run bd_dma_rst_ps7_0_50M_0_synth_1
wait_on_run bd_dma_xbar_0_synth_1
wait_on_run bd_dma_auto_pc_0_synth_1
wait_on_run bd_dma_auto_us_0_synth_1
wait_on_run bd_dma_auto_us_1_synth_1
wait_on_run bd_dma_auto_pc_1_synth_1
export_simulation -of_objects [get_files E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd] -directory E:/ZYNQ_7z020/dma/dma.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/dma/dma.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/dma/dma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd] -top
add_files -norecurse e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hdl/bd_dma_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/dma/bd_dma_wrapper.xsa
