v 4
file / "/homes/robert/Developer/ds/vhdl/lab01/ct_sim.vhd" "29ee50e50b2932a3183d64ea4f29eaa084a1c9bb" "20240315085825.666":
  entity ct_sim at 15( 553) + 0 on 17;
  architecture sim of ct_sim at 23( 758) + 0 on 18;
file / "/homes/robert/Developer/ds/vhdl/lab01/ct.vhd" "8d83c320f1097ef5de32a0aa5bfc175f7dddb2cb" "20240315085820.558":
  entity ct at 14( 508) + 0 on 15;
  architecture rtl of ct at 33( 1253) + 0 on 16;
