<profile>

<section name = "Vivado HLS Report for 'top_kernel'" level="0">
<item name = "Date">Thu Nov  5 03:55:46 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">pose_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">3.00</item>
<item name = "Clock uncertainty (ns)">0.38</item>
<item name = "Estimated clock period (ns)">5.349</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_engine_fu_228">engine, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 5, no</column>
<column name=" + memcpy.config.gep.layer_config.V">0, 2147483646, 2, -, -, 0 ~ 1073741823, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 199, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">584, 293, 124705, 77119, 56</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 248, -</column>
<column name="Register">-, -, 617, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, -</specialColumn>
<specialColumn name="Utilization (%)">19, 8, 14, 17, -</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_engine_fu_228">engine, 578, 293, 122713, 74571</column>
<column name="top_kernel_control_s_axi_U">top_kernel_control_s_axi, 0, 0, 456, 808</column>
<column name="top_kernel_gcontrol_m_axi_U">top_kernel_gcontrol_m_axi, 2, 0, 512, 580</column>
<column name="top_kernel_gmem1_m_axi_U">top_kernel_gmem1_m_axi, 2, 0, 512, 580</column>
<column name="top_kernel_gmem2_m_axi_U">top_kernel_gmem2_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="config_U">top_kernel_config, 2, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_next5_fu_368_p2">+, 0, 0, 37, 30, 1</column>
<column name="layer_config_V12_sum_fu_325_p2">+, 0, 0, 70, 63, 63</column>
<column name="layer_id_1_fu_301_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp_16_fu_374_p2">+, 0, 0, 39, 32, 4</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="exitcond6_fu_363_p2">icmp, 0, 0, 18, 30, 30</column>
<column name="exitcond_fu_295_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="ap_sync_grp_engine_fu_228_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_engine_fu_228_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="tmp_15_fu_315_p2">or, 0, 0, 8, 8, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_sig_ioackin_gcontrol_ARREADY">9, 2, 1, 2</column>
<column name="config_address0">27, 5, 5, 25</column>
<column name="config_ce0">15, 3, 1, 3</column>
<column name="config_ce1">9, 2, 1, 2</column>
<column name="config_d0">15, 3, 32, 96</column>
<column name="cur_layer_batch_reg_192">9, 2, 32, 64</column>
<column name="gcontrol_blk_n_AR">9, 2, 1, 2</column>
<column name="gcontrol_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_ARVALID">9, 2, 1, 2</column>
<column name="gmem1_AWVALID">9, 2, 1, 2</column>
<column name="gmem1_BREADY">9, 2, 1, 2</column>
<column name="gmem1_RREADY">9, 2, 1, 2</column>
<column name="gmem1_WVALID">9, 2, 1, 2</column>
<column name="gmem2_ARVALID">9, 2, 1, 2</column>
<column name="gmem2_RREADY">9, 2, 1, 2</column>
<column name="indvar_reg_216">9, 2, 30, 60</column>
<column name="layer_id_reg_205">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_reg_ioackin_gcontrol_ARREADY">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_engine_fu_228_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_engine_fu_228_ap_ready">1, 0, 1, 0</column>
<column name="cur_layer_batch_reg_192">32, 0, 32, 0</column>
<column name="gcontrol_addr_read_reg_455">32, 0, 32, 0</column>
<column name="gcontrol_addr_reg_426">63, 0, 64, 1</column>
<column name="global_bias_V9_reg_393">58, 0, 58, 0</column>
<column name="global_cin_V1_reg_408">58, 0, 58, 0</column>
<column name="global_cout_V5_reg_403">58, 0, 58, 0</column>
<column name="global_weight_V7_reg_398">58, 0, 58, 0</column>
<column name="grp_engine_fu_228_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_next5_reg_450">30, 0, 30, 0</column>
<column name="indvar_reg_216">30, 0, 30, 0</column>
<column name="layer_id_1_reg_421">3, 0, 3, 0</column>
<column name="layer_id_reg_205">3, 0, 3, 0</column>
<column name="nxt_layer_batch_reg_470">32, 0, 32, 0</column>
<column name="tmp_16_reg_460">27, 0, 32, 5</column>
<column name="tmp_27_reg_442">27, 0, 32, 5</column>
<column name="tmp_71_cast_reg_388">62, 0, 63, 1</column>
<column name="tmp_cast_reg_432">25, 0, 30, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 512, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 512, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gcontrol_AWVALID">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWREADY">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWADDR">out, 64, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWID">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWLEN">out, 8, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWSIZE">out, 3, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWBURST">out, 2, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWLOCK">out, 2, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWCACHE">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWPROT">out, 3, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWQOS">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWREGION">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_AWUSER">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WVALID">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WREADY">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WDATA">out, 32, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WSTRB">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WLAST">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WID">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_WUSER">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARVALID">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARREADY">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARADDR">out, 64, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARID">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARLEN">out, 8, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARSIZE">out, 3, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARBURST">out, 2, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARLOCK">out, 2, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARCACHE">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARPROT">out, 3, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARQOS">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARREGION">out, 4, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_ARUSER">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RVALID">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RREADY">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RDATA">in, 32, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RLAST">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RID">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RUSER">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_RRESP">in, 2, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_BVALID">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_BREADY">out, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_BRESP">in, 2, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_BID">in, 1, m_axi, gcontrol, pointer</column>
<column name="m_axi_gcontrol_BUSER">in, 1, m_axi, gcontrol, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.62</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_28', kernel.cpp:5928">trunc, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_cast', kernel.cpp:5927">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_73_add_i32_shr_c', kernel.cpp:5927">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'gcontrol_addr_rd_req', kernel.cpp:5927">readreq, 2.62, 2.62, -, -, -, m_axi, request, &apos;gcontrol&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
