#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jun  3 17:11:21 2024
# Process ID: 34297
# Current directory: /home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1
# Command line: vivado -log design_1_debug_bridge_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_debug_bridge_0_1.tcl
# Log file: /home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/design_1_debug_bridge_0_1.vds
# Journal file: /home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/vivado.jou
# Running On: agent-32, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 32, Host memory: 135071 MB
#-----------------------------------------------------------
source design_1_debug_bridge_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.023 ; gain = 131.984 ; free physical = 73790 ; free virtual = 222935
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_debug_bridge_0_1
Command: synth_design -top design_1_debug_bridge_0_1 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45387
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3957.668 ; gain = 266.797 ; free physical = 70636 ; free virtual = 219785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_debug_bridge_0_1' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/synth/design_1_debug_bridge_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0482' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0482_axi_jtag_0' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/.Xil/Vivado-34297-agent-32/realtime/bd_0482_axi_jtag_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0482_axi_jtag_0' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/.Xil/Vivado-34297-agent-32/realtime/bd_0482_axi_jtag_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_0482_bsip_0' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/.Xil/Vivado-34297-agent-32/realtime/bd_0482_bsip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0482_bsip_0' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/.Xil/Vivado-34297-agent-32/realtime/bd_0482_bsip_0_stub.v:6]
WARNING: [Synth 8-7071] port 'drck' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'sel' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'shift' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'tdi' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'update' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'capture' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'runtest' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'tck' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7071] port 'tms' of module 'bd_0482_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
WARNING: [Synth 8-7023] instance 'bsip' of module 'bd_0482_bsip_0' has 15 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:128]
INFO: [Synth 8-6155] done synthesizing module 'bd_0482' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/synth/bd_0482.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debug_bridge_0_1' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/synth/design_1_debug_bridge_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 4027.605 ; gain = 336.734 ; free physical = 70714 ; free virtual = 219652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 4027.605 ; gain = 336.734 ; free physical = 70680 ; free virtual = 219633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 4027.605 ; gain = 336.734 ; free physical = 70680 ; free virtual = 219633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4027.605 ; gain = 0.000 ; free physical = 70732 ; free virtual = 219703
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_0/bd_0482_axi_jtag_0/bd_0482_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4098.926 ; gain = 0.000 ; free physical = 70001 ; free virtual = 219160
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_0/bd_0482_axi_jtag_0/bd_0482_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_1/bd_0482_bsip_0/bd_0482_bsip_0_in_context.xdc] for cell 'inst/bsip'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_1/bd_0482_bsip_0/bd_0482_bsip_0_in_context.xdc] for cell 'inst/bsip'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/design_1_debug_bridge_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/design_1_debug_bridge_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4098.926 ; gain = 0.000 ; free physical = 69994 ; free virtual = 219153
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4098.926 ; gain = 0.000 ; free physical = 69978 ; free virtual = 219138
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 4098.926 ; gain = 408.055 ; free physical = 69974 ; free virtual = 219134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 4098.926 ; gain = 408.055 ; free physical = 69978 ; free virtual = 219138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_jtag. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/bsip. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 4098.926 ; gain = 408.055 ; free physical = 69977 ; free virtual = 219136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 4098.926 ; gain = 408.055 ; free physical = 69973 ; free virtual = 219133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 4098.926 ; gain = 408.055 ; free physical = 69861 ; free virtual = 219022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 4602.691 ; gain = 911.820 ; free physical = 69158 ; free virtual = 218326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 4602.691 ; gain = 911.820 ; free physical = 69158 ; free virtual = 218326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 4612.707 ; gain = 921.836 ; free physical = 69149 ; free virtual = 218316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69152 ; free virtual = 218321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69152 ; free virtual = 218321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69152 ; free virtual = 218321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69152 ; free virtual = 218321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69152 ; free virtual = 218321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69151 ; free virtual = 218320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |bd_0482_axi_jtag_0 |         1|
|2     |bd_0482_bsip_0     |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bd_0482_axi_jtag |     1|
|2     |bd_0482_bsip     |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 4626.582 ; gain = 935.711 ; free physical = 69151 ; free virtual = 218320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 4626.582 ; gain = 864.391 ; free physical = 69151 ; free virtual = 218320
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 4626.590 ; gain = 935.711 ; free physical = 69150 ; free virtual = 218319
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4626.590 ; gain = 0.000 ; free physical = 69148 ; free virtual = 218318
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4673.176 ; gain = 0.000 ; free physical = 69535 ; free virtual = 218710
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9d0f2cf0
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 4687.113 ; gain = 2155.918 ; free physical = 69523 ; free virtual = 218699
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3839.003; main = 3731.115; forked = 514.049
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5502.211; main = 4687.117; forked = 963.359
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/design_1_debug_bridge_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_debug_bridge_0_1, cache-ID = 27730f3a7c732b22
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/design_1_debug_bridge_0_1_synth_1/design_1_debug_bridge_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_debug_bridge_0_1_utilization_synth.rpt -pb design_1_debug_bridge_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:15:48 2024...
