PPA Report for Timer_Cascade.v (Module: Timer_Cascade)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 12
IO Count: 4
Cell Count: 40

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 983.28 MHz
Reg-to-Reg Critical Path Delay: 0.898 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
