m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/FPGA_Flow_SRC
T_opt
!s110 1766074325
VgBM1Kc:CGNeAnSn8UJ6oF2
04 6 4 work top_tb fast 0
=1-ee73e3aabd74-694427d5-10f-3980
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.1;73
vCIC
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1766074318
!i10b 1
!s100 7RP1dLoj:4]M<HZZmPj@Z1
Ic9h:?B8G70R3>Hl1C:kRz0
S1
Z4 dD:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/Unit_Testing/CIC
w1766074296
8cic.sv
Fcic.sv
!i122 7
L0 16 188
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.1;73
r1
!s85 0
31
Z7 !s108 1766074317.000000
Z8 !s107 cic_tb.sv|cic.sv|rounding_overflow_handling.sv|integrator.sv|comb.sv|
Z9 !s90 -reportprogress|300|-f|src_files.list|+cover|-covercells|
!i113 0
Z10 !s102 +cover -covercells
Z11 o+cover -covercells -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@c@i@c
vCOMB
R2
R3
!i10b 1
!s100 Zol13fFYE5GGU:aJUPj`;1
IJ:`3QO@N?Ch=bSW;Gm2hX3
S1
R4
w1765057729
8comb.sv
Fcomb.sv
!i122 7
L0 8 48
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
n@c@o@m@b
vINTEG
R2
R3
!i10b 1
!s100 OIZFdNbz3BPFhNjL5UQIY0
I4WC6[4E8b9KSLBFagXklZ1
S1
R4
w1765889854
8integrator.sv
Fintegrator.sv
!i122 7
L0 8 19
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
n@i@n@t@e@g
vrounding_overflow_arith
R2
R3
!i10b 1
!s100 agNZh;WG4G:`:El;koJ]D3
IVNiG1O:?A8RA@@_SeF`]I0
S1
R4
w1766074291
8rounding_overflow_handling.sv
Frounding_overflow_handling.sv
!i122 7
L0 11 182
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
vtop_tb
R2
R3
!i10b 1
!s100 7V0eJLR]5_?QKKaG=oZKz1
IjA9D`Gg17d]>fGU[`V4[M0
S1
R4
w1766058511
8cic_tb.sv
Fcic_tb.sv
!i122 7
L0 1 236
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
