{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483807147733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483807147735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 16:39:07 2017 " "Processing started: Sat Jan  7 16:39:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483807147735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483807147735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_logic -c control_logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_logic -c control_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483807147736 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483807147998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-rtl " "Found design unit 1: control_logic-rtl" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807148573 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807148573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483807148573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_to_6-rtl " "Found design unit 1: decoder_3_to_6-rtl" {  } { { "../state_generator/decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807148575 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_6 " "Found entity 1: decoder_3_to_6" {  } { { "../state_generator/decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807148575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483807148575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_logic " "Elaborating entity \"control_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483807148661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HLT control_logic.vhd(82) " "Verilog HDL or VHDL warning at control_logic.vhd(82): object \"HLT\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483807148664 "|control_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CARRY_MASTER control_logic.vhd(100) " "Verilog HDL or VHDL warning at control_logic.vhd(100): object \"CARRY_MASTER\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483807148665 "|control_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_to_6 decoder_3_to_6:decoder_3_to_6_0 " "Elaborating entity \"decoder_3_to_6\" for hierarchy \"decoder_3_to_6:decoder_3_to_6_0\"" {  } { { "control_logic.vhd" "decoder_3_to_6_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148669 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and_3_0 AND_3_gate " "Node instance \"and_3_0\" instantiates undefined entity \"AND_3_gate\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148701 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and_3_1 AND_3_gate " "Node instance \"and_3_1\" instantiates undefined entity \"AND_3_gate\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148701 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and_3_2 AND_3_gate " "Node instance \"and_3_2\" instantiates undefined entity \"AND_3_gate\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_2" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148701 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and_3_3 AND_3_gate " "Node instance \"and_3_3\" instantiates undefined entity \"AND_3_gate\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_3" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148701 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and_3_4 AND_3_gate " "Node instance \"and_3_4\" instantiates undefined entity \"AND_3_gate\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_4" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148701 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "and_3_5 AND_3_gate " "Node instance \"and_3_5\" instantiates undefined entity \"AND_3_gate\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_5" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807148701 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483807148848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan  7 16:39:08 2017 " "Processing ended: Sat Jan  7 16:39:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483807148848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483807148848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483807148848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483807148848 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483807148943 ""}
