
synpwrap -msg -prj "TrigTDC_TrigTDC_synplify.tcl" -log "TrigTDC_TrigTDC.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.1.119
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of TrigTDC_TrigTDC.srf
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: D:\Cad\lscc39\diamond\3.9_x64\synpbase
#OS: Windows 7 6.1
#Hostname: BALIN

# Wed Oct 04 16:00:53 2017

#Implementation: TrigTDC

Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\DeBounce_v.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\hit_cntr.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Input_Reg.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\InputBit.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Lanalyzer.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\leds.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch8.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch33.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch40.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch42.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux3x32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux16x32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift33.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift40.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift42.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shiftout32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\StrSt.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\sync_cntr.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\wcomp.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll0.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll1.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll2.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll3.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll4.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\readoutfifo.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\LA_FIFO.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Lanalyzer0.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit0.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit1.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit2.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit3.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit4.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit5.v" (library work)
Verilog syntax check successful!
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\c_ver.exe changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh changed - recompiling
File D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v changed - recompiling
Selecting top level module TriggerTDCTop
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\leds.v":23:7:23:10|Synthesizing module leds in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":176:7:176:13|Synthesizing module FD1P3AY in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\DeBounce_v.v":10:7:10:14|Synthesizing module DeBounce in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":197:7:197:13|Synthesizing module FD1P3DX in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\StrSt.v":10:7:10:11|Synthesizing module StrSt in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch42.v":10:7:10:12|Synthesizing module Ltch42 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift42.v":10:7:10:13|Synthesizing module Shift42 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch32.v":10:7:10:12|Synthesizing module Ltch32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Shiftout32.v":10:7:10:16|Synthesizing module Shiftout32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":10:7:10:12|Synthesizing module comnet in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000001
	DEFAULTVALUE=32'b00000000000000000000000001000000
   Generated name = Register_193_64

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000010
	DEFAULTVALUE=32'b10000000000000000000000000000000
   Generated name = Register_194_2147483648

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v":10:7:10:14|Synthesizing module ComTrans in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000000
	DEFAULTVALUE=32'b10000100000010000000000000000000
   Generated name = Register_192_2215116800

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":457:7:457:9|Synthesizing module INV in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1029:7:1029:9|Synthesizing module VLO in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Cpll.v":8:7:8:10|Synthesizing module Cpll in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":148:7:148:12|Synthesizing module FADD2B in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Cpll1.v":8:7:8:11|Synthesizing module Cpll1 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000011
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_195_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Cpll2.v":8:7:8:11|Synthesizing module Cpll2 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v":10:7:10:14|Synthesizing module ClockGen in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Input_Reg.v":3:7:3:15|Synthesizing module Input_Reg in library work.

	WIDTH=32'b00000000000000000000000000110000
   Generated name = Input_Reg_48s

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_0_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_1_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_2_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_3_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch8.v":10:7:10:11|Synthesizing module Ltch8 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\wcomp.v":10:7:10:11|Synthesizing module wcomp in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000000
   Generated name = FineTimeBit_0

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|Removing wire DataOutLA, as there is no assignment to it.
@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_4[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_4_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_5_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_6_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_7_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000001
   Generated name = FineTimeBit_1

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_9[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_8_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_9_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_10_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_11_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000010
   Generated name = FineTimeBit_2

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_14[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_12_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_13_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_14_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_15_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000011
   Generated name = FineTimeBit_3

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_19[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_16_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_17_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_18_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_19_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000100
   Generated name = FineTimeBit_4

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_24[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_20_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_21_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_22_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_23_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000101
   Generated name = FineTimeBit_5

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_29[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_24_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_25_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_26_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_27_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000110
   Generated name = FineTimeBit_6

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_34[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_28_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_29_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_30_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_31_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000111
   Generated name = FineTimeBit_7

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_39[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_32_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_33_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_34_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_35_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001000
   Generated name = FineTimeBit_8

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_44[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_36_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_37_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_38_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_39_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001001
   Generated name = FineTimeBit_9

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_49[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_40_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_41_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_42_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_43_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001010
   Generated name = FineTimeBit_10

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_54[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_44_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_45_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_46_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_47_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001011
   Generated name = FineTimeBit_11

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_59[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_48_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_49_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_50_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_51_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001100
   Generated name = FineTimeBit_12

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_64[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_52_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_53_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_54_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_55_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001101
   Generated name = FineTimeBit_13

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_69[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_56_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_57_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_58_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_59_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001110
   Generated name = FineTimeBit_14

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_74[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_60_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_61_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_62_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_63_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001111
   Generated name = FineTimeBit_15

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_79[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_64_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_65_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_66_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_67_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010000
   Generated name = FineTimeBit_16

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_84[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_68_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_69_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_70_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_71_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010001
   Generated name = FineTimeBit_17

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_89[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_72_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_73_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_74_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_75_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010010
   Generated name = FineTimeBit_18

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_94[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_76_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_77_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_78_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_79_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010011
   Generated name = FineTimeBit_19

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_99[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_80_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_81_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_82_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_83_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010100
   Generated name = FineTimeBit_20

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_104[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_84_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_85_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_86_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_87_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010101
   Generated name = FineTimeBit_21

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_109[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_88_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_89_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_90_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_91_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010110
   Generated name = FineTimeBit_22

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_114[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_92_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_93_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_94_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_95_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010111
   Generated name = FineTimeBit_23

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_119[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_96_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_97_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_98_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_99_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011000
   Generated name = FineTimeBit_24

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_124[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_100_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_101_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_102_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_103_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011001
   Generated name = FineTimeBit_25

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_129[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_104_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_105_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_106_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_107_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011010
   Generated name = FineTimeBit_26

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_134[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_108_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_109_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_110_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_111_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011011
   Generated name = FineTimeBit_27

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_139[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_112_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_113_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_114_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_115_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011100
   Generated name = FineTimeBit_28

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_144[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_116_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_117_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_118_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_119_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011101
   Generated name = FineTimeBit_29

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_149[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_120_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_121_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_122_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_123_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011110
   Generated name = FineTimeBit_30

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_154[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_124_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_125_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_126_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_127_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011111
   Generated name = FineTimeBit_31

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_159[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_128_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_129_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_130_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_131_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100000
   Generated name = FineTimeBit_32

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_164[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_132_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_133_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_134_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_135_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100001
   Generated name = FineTimeBit_33

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_169[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_136_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_137_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_138_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_139_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100010
   Generated name = FineTimeBit_34

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_174[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_140_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_141_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_142_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_143_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100011
   Generated name = FineTimeBit_35

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_179[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_144_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_145_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_146_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_147_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100100
   Generated name = FineTimeBit_36

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_184[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_148_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_149_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_150_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_151_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100101
   Generated name = FineTimeBit_37

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_189[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_152_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_153_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_154_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_155_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100110
   Generated name = FineTimeBit_38

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_194[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_156_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_157_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_158_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_159_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100111
   Generated name = FineTimeBit_39

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_199[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_160_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_161_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_162_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_163_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101000
   Generated name = FineTimeBit_40

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_204[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_164_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_165_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_166_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_167_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101001
   Generated name = FineTimeBit_41

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_209[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_168_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_169_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_170_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_171_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101010
   Generated name = FineTimeBit_42

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_214[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_172_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_173_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_174_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_175_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101011
   Generated name = FineTimeBit_43

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_219[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_176_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_177_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_178_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_179_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101100
   Generated name = FineTimeBit_44

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_224[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_180_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_181_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_182_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_183_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101101
   Generated name = FineTimeBit_45

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_229[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_184_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_185_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_186_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_187_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101110
   Generated name = FineTimeBit_46

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_234[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_188_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_189_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_190_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_191_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101111
   Generated name = FineTimeBit_47

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_239[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux16x32.v":10:7:10:14|Synthesizing module Mux16x32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux3x32.v":10:7:10:13|Synthesizing module Mux3x32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v":10:7:10:10|Synthesizing module Ch48 in library work.

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v":25:18:25:21|Removing wire test, as there is no assignment to it.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\sync_cntr.v":10:7:10:18|Synthesizing module sync_counter in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\hit_cntr.v":11:7:11:17|Synthesizing module hit_counter in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v":10:7:10:15|Synthesizing module teststate in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":43:7:43:10|Synthesizing module AND2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":834:7:834:9|Synthesizing module OR2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1078:7:1078:10|Synthesizing module XOR2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":956:7:956:14|Synthesizing module ROM16X1A in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1253:7:1253:12|Synthesizing module DP16KC in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":186:7:186:13|Synthesizing module FD1P3BX in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":258:7:258:13|Synthesizing module FD1S3DX in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":248:7:248:13|Synthesizing module FD1S3BX in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":129:7:129:9|Synthesizing module CU2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":382:7:382:12|Synthesizing module FSUB2B in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1025:7:1025:9|Synthesizing module VHI in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":25:7:25:11|Synthesizing module AGEB2 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\readoutfifo.v":8:7:8:17|Synthesizing module readoutfifo in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":10:7:10:17|Synthesizing module timestatics in library work.

@W: CS263 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":102:4:102:4|Port-width mismatch for port Q. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":21:12:21:14|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":25:38:25:43|Removing wire tofifo, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":51:5:51:8|Removing wire full, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":51:11:51:12|Removing wire en, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":54:5:54:8|Removing wire test, as there is no assignment to it.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":6:7:6:16|Synthesizing module TriggerTDC in library work.

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":14:13:14:18|Removing wire OUT_pD, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":16:19:16:25|Removing wire TestOut, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":49:5:49:13|Removing wire StartTest, as there is no assignment to it.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":6:7:6:19|Synthesizing module TriggerTDCTop in library work.

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":15:13:15:18|Removing wire OUT_pB, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":16:13:16:18|Removing wire OUT_pC, as there is no assignment to it.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":15:13:15:18|*Output OUT_pB has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":16:13:16:18|*Output OUT_pC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":9:11:9:15|Input IN_pA is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":10:11:10:15|Input IN_pB is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":11:11:11:15|Input IN_pC is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":13:11:13:17|Input reset_i is unused.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":14:13:14:18|*Output OUT_pD has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":16:19:16:25|*Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":9:11:9:15|Input IN_pD is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":17:18:17:23|Input TestIn is unused.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":15:17:15:19|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":15:17:15:19|Input port bits 1 to 0 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":21:12:21:14|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v":27:1:27:6|Trying to extract state machine for register State.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v":25:18:25:21|*Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v":12:18:12:20|*Output clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v":21:17:21:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL138 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v":35:0:35:5|Removing register 'nack' because it is only assigned 0 or its original value.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":46:1:46:6|Trying to extract state machine for register State.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":24:18:24:21|*Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":15:12:15:14|Input ack is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":16:12:16:18|Input unknown is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":17:12:17:15|Input nack is unused.

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 108MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 16:00:55 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 16:00:56 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Oct 04 16:00:56 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 131MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 16:00:58 2017

###########################################################]
Pre-mapping Report

# Wed Oct 04 16:00:58 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC_scck.rpt 
Printing clock  summary report in "D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 212MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 212MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 212MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 212MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_1 (in view: work.comnet(verilog)) on net test_1 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_2 (in view: work.comnet(verilog)) on net test_2 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_3 (in view: work.comnet(verilog)) on net test_3 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_4 (in view: work.comnet(verilog)) on net test_4 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\clockgen.v":21:17:21:19|Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\clockgen.v":12:18:12:20|Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\clockgen.v":12:18:12:20|Tristate driver clk_2 (in view: work.ClockGen(verilog)) on net clk_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\ch48.v":25:18:25:21|Tristate driver test_1 (in view: work.Ch48(verilog)) on net test_1 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\ch48.v":25:18:25:21|Tristate driver test_2 (in view: work.Ch48(verilog)) on net test_2 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\ch48.v":25:18:25:21|Tristate driver test_3 (in view: work.Ch48(verilog)) on net test_3 (in view: work.Ch48(verilog)) has its enable tied to GND.
@W: MO129 :"d:\bartz\documents\lattice\trigtdc\source\comtrans.v":35:0:35:5|Sequential instance TDC.CT.ack is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\source\ltch42.v":345:8:345:10|Removing sequential instance d41 (in view: work.Ltch42_0(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":507:12:507:16|Removing sequential instance FF_13 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":510:12:510:16|Removing sequential instance FF_12 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":513:12:513:16|Removing sequential instance FF_11 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":516:12:516:16|Removing sequential instance FF_10 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":519:12:519:15|Removing sequential instance FF_9 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":522:12:522:15|Removing sequential instance FF_8 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"d:\bartz\documents\lattice\trigtdc\source\teststate.v":27:1:27:6|Removing sequential instance rden (in view: work.teststate(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist TriggerTDCTop

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 243MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                        Clock                      Clock
Clock                                  Frequency     Period        Type                                         Group                      Load 
------------------------------------------------------------------------------------------------------------------------------------------------
ComTrans|Write_inferred_clock          1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_5      6272 
Cpll1|CLKOP_inferred_clock             4.2 MHz       240.613       inferred                                     Autoconstr_clkgroup_2      816  
Cpll1|CLKOS_inferred_clock             4.2 MHz       240.590       inferred                                     Autoconstr_clkgroup_1      768  
Cpll2|CLKOS_inferred_clock             624.8 MHz     1.601         inferred                                     Autoconstr_clkgroup_3      83   
Cpll|CLKOP_inferred_clock              1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_0      10281
DeBounce_0|Q_derived_clock             1.0 MHz       1000.000      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0      121  
DeBounce_1|Q_derived_clock             1.0 MHz       1000.000      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0      3    
Input_Reg_48s|Q_inferred_clock[0]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_52     34   
Input_Reg_48s|Q_inferred_clock[1]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_51     34   
Input_Reg_48s|Q_inferred_clock[2]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_50     34   
Input_Reg_48s|Q_inferred_clock[3]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_49     34   
Input_Reg_48s|Q_inferred_clock[4]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_48     34   
Input_Reg_48s|Q_inferred_clock[5]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_47     34   
Input_Reg_48s|Q_inferred_clock[6]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_46     34   
Input_Reg_48s|Q_inferred_clock[7]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_45     34   
Input_Reg_48s|Q_inferred_clock[8]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_44     34   
Input_Reg_48s|Q_inferred_clock[9]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_43     34   
Input_Reg_48s|Q_inferred_clock[10]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_42     34   
Input_Reg_48s|Q_inferred_clock[11]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_41     34   
Input_Reg_48s|Q_inferred_clock[12]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_40     34   
Input_Reg_48s|Q_inferred_clock[13]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_39     34   
Input_Reg_48s|Q_inferred_clock[14]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_38     34   
Input_Reg_48s|Q_inferred_clock[15]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_37     34   
Input_Reg_48s|Q_inferred_clock[16]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_36     34   
Input_Reg_48s|Q_inferred_clock[17]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_35     34   
Input_Reg_48s|Q_inferred_clock[18]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_34     34   
Input_Reg_48s|Q_inferred_clock[19]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_33     34   
Input_Reg_48s|Q_inferred_clock[20]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_32     34   
Input_Reg_48s|Q_inferred_clock[21]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_31     34   
Input_Reg_48s|Q_inferred_clock[22]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_30     34   
Input_Reg_48s|Q_inferred_clock[23]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_29     34   
Input_Reg_48s|Q_inferred_clock[24]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_28     34   
Input_Reg_48s|Q_inferred_clock[25]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_27     34   
Input_Reg_48s|Q_inferred_clock[26]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_26     34   
Input_Reg_48s|Q_inferred_clock[27]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_25     34   
Input_Reg_48s|Q_inferred_clock[28]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_24     34   
Input_Reg_48s|Q_inferred_clock[29]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_23     34   
Input_Reg_48s|Q_inferred_clock[30]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_22     34   
Input_Reg_48s|Q_inferred_clock[31]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_21     34   
Input_Reg_48s|Q_inferred_clock[32]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_20     34   
Input_Reg_48s|Q_inferred_clock[33]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_19     34   
Input_Reg_48s|Q_inferred_clock[34]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_18     34   
Input_Reg_48s|Q_inferred_clock[35]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_17     34   
Input_Reg_48s|Q_inferred_clock[36]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_16     34   
Input_Reg_48s|Q_inferred_clock[37]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_15     34   
Input_Reg_48s|Q_inferred_clock[38]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_14     34   
Input_Reg_48s|Q_inferred_clock[39]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_13     34   
Input_Reg_48s|Q_inferred_clock[40]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_12     34   
Input_Reg_48s|Q_inferred_clock[41]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_11     34   
Input_Reg_48s|Q_inferred_clock[42]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_10     34   
Input_Reg_48s|Q_inferred_clock[43]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_9      34   
Input_Reg_48s|Q_inferred_clock[44]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_8      34   
Input_Reg_48s|Q_inferred_clock[45]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_7      34   
Input_Reg_48s|Q_inferred_clock[46]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_6      34   
Input_Reg_48s|Q_inferred_clock[47]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_4      34   
System                                 405.7 MHz     2.465         system                                       system_clkgroup            48   
================================================================================================================================================

@W: MT531 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":24:1:24:6|Found signal identified as System clock which controls 48 sequential elements including TDC.DataInReg.genblk1\[0\]\.c[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\debounce_v.v":18:8:18:11|Found inferred clock Cpll|CLKOP_inferred_clock which controls 10281 sequential elements including SDaA.ClkA. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\ltch8.v":17:8:17:9|Found inferred clock Cpll1|CLKOS_inferred_clock which controls 768 sequential elements including TDC.Tdc.fb0.Deg90.d0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":48:0:48:5|Found inferred clock Cpll1|CLKOP_inferred_clock which controls 816 sequential elements including TDC.DataInReg.rst[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\leds.v":35:0:35:5|Found inferred clock Cpll2|CLKOS_inferred_clock which controls 83 sequential elements including Blink.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[47] which controls 34 sequential elements including TDC.Tdc.fb47.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\register.v":24:0:24:5|Found inferred clock ComTrans|Write_inferred_clock which controls 6272 sequential elements including TDC.Cf.Q[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[46] which controls 34 sequential elements including TDC.Tdc.fb46.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[45] which controls 34 sequential elements including TDC.Tdc.fb45.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[44] which controls 34 sequential elements including TDC.Tdc.fb44.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[43] which controls 34 sequential elements including TDC.Tdc.fb43.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[42] which controls 34 sequential elements including TDC.Tdc.fb42.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[41] which controls 34 sequential elements including TDC.Tdc.fb41.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[40] which controls 34 sequential elements including TDC.Tdc.fb40.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[39] which controls 34 sequential elements including TDC.Tdc.fb39.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[38] which controls 34 sequential elements including TDC.Tdc.fb38.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[37] which controls 34 sequential elements including TDC.Tdc.fb37.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[36] which controls 34 sequential elements including TDC.Tdc.fb36.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[35] which controls 34 sequential elements including TDC.Tdc.fb35.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[34] which controls 34 sequential elements including TDC.Tdc.fb34.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[33] which controls 34 sequential elements including TDC.Tdc.fb33.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[32] which controls 34 sequential elements including TDC.Tdc.fb32.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[31] which controls 34 sequential elements including TDC.Tdc.fb31.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[30] which controls 34 sequential elements including TDC.Tdc.fb30.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[29] which controls 34 sequential elements including TDC.Tdc.fb29.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[28] which controls 34 sequential elements including TDC.Tdc.fb28.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[27] which controls 34 sequential elements including TDC.Tdc.fb27.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[26] which controls 34 sequential elements including TDC.Tdc.fb26.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[25] which controls 34 sequential elements including TDC.Tdc.fb25.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[24] which controls 34 sequential elements including TDC.Tdc.fb24.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[23] which controls 34 sequential elements including TDC.Tdc.fb23.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[22] which controls 34 sequential elements including TDC.Tdc.fb22.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[21] which controls 34 sequential elements including TDC.Tdc.fb21.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[20] which controls 34 sequential elements including TDC.Tdc.fb20.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[19] which controls 34 sequential elements including TDC.Tdc.fb19.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[18] which controls 34 sequential elements including TDC.Tdc.fb18.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[17] which controls 34 sequential elements including TDC.Tdc.fb17.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[16] which controls 34 sequential elements including TDC.Tdc.fb16.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[15] which controls 34 sequential elements including TDC.Tdc.fb15.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[14] which controls 34 sequential elements including TDC.Tdc.fb14.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[13] which controls 34 sequential elements including TDC.Tdc.fb13.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[12] which controls 34 sequential elements including TDC.Tdc.fb12.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[11] which controls 34 sequential elements including TDC.Tdc.fb11.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[10] which controls 34 sequential elements including TDC.Tdc.fb10.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[9] which controls 34 sequential elements including TDC.Tdc.fb9.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[8] which controls 34 sequential elements including TDC.Tdc.fb8.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[7] which controls 34 sequential elements including TDC.Tdc.fb7.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[6] which controls 34 sequential elements including TDC.Tdc.fb6.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[5] which controls 34 sequential elements including TDC.Tdc.fb5.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[4] which controls 34 sequential elements including TDC.Tdc.fb4.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[3] which controls 34 sequential elements including TDC.Tdc.fb3.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[2] which controls 34 sequential elements including TDC.Tdc.fb2.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[1] which controls 34 sequential elements including TDC.Tdc.fb1.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":201:0:201:5|Found inferred clock Input_Reg_48s|Q_inferred_clock[0] which controls 34 sequential elements including TDC.Tdc.fb0.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 217MB peak: 243MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 227MB peak: 243MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 132MB peak: 243MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Oct 04 16:01:03 2017

###########################################################]
Map & Optimize Report

# Wed Oct 04 16:01:03 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 183MB)

@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_1 (in view: work.comnet(verilog)) on net test_1 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_2 (in view: work.comnet(verilog)) on net test_2 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_3 (in view: work.comnet(verilog)) on net test_3 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\comnet.v":43:7:43:14|Tristate driver test_4 (in view: work.comnet(verilog)) on net test_4 (in view: work.comnet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\clockgen.v":21:17:21:19|Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\clockgen.v":12:18:12:20|Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\clockgen.v":12:18:12:20|Tristate driver clk_2 (in view: work.ClockGen(verilog)) on net clk_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\ch48.v":25:18:25:21|Tristate driver test_1 (in view: work.Ch48(verilog)) on net test_1 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\ch48.v":25:18:25:21|Tristate driver test_2 (in view: work.Ch48(verilog)) on net test_2 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N: MO111 :"d:\bartz\documents\lattice\trigtdc\source\ch48.v":25:18:25:21|Tristate driver test_3 (in view: work.Ch48(verilog)) on net test_3 (in view: work.Ch48(verilog)) has its enable tied to GND.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[0].Result[0] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[0].c[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[1].Result[1] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[1].c[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[3].Result[3] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[3].c[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[5].Result[5] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[5].c[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[7].Result[7] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[7].c[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[8].Result[8] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[8].c[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[10].Result[10] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[10].c[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[12].Result[12] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[12].c[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[14].Result[14] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[14].c[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\bartz\documents\lattice\trigtdc\source\finetimebit.v":250:1:250:6|Removing sequential instance TDC.Tdc.fb0.genblk2[15].Result[15] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[15].c[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000" on instance TDC.DataInReg.rst[47:0].
@N: FX493 |Applying initial value "000" on instance TDC.ts.sm.State[2:0].
@N: FX493 |Applying initial value "000" on instance FEC.State[2:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 201MB peak: 211MB)

@N: MO231 :"d:\bartz\documents\lattice\trigtdc\source\leds.v":35:0:35:5|Found counter in view:work.TriggerTDCTop(verilog) instance Blink.count[31:0] 

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 222MB peak: 223MB)


Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 321MB peak: 323MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 283MB peak: 375MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 298MB peak: 375MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 310MB peak: 375MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 309MB peak: 375MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 301MB peak: 375MB)


Finished preparing to map (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 303MB peak: 375MB)


Finished technology mapping (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 338MB peak: 386MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:55s		    -0.94ns		12703 /     16704
   2		0h:00m:56s		    -0.94ns		12061 /     16704
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[36] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[37] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[44] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[45] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[46] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[47] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[29] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[30] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[31] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[32] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[33] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[34] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[35] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[19] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[20] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[38] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[39] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[40] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[41] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[42] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[43] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[14] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[15] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[16] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[17] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[18] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[3] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[4] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[21] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[22] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[23] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[24] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[25] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[26] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[27] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[28] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[0] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[1] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[2] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[7] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[8] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[5] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[6] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[11] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[12] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[9] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[10] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"d:\bartz\documents\lattice\trigtdc\source\input_reg.v":51:11:51:22|Replicating instance TDC.DataInReg.Q_1[13] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 48 LUTs via timing driven replication

   3		0h:00m:58s		    -0.94ns		12109 /     16704


   4		0h:00m:59s		    -0.94ns		12109 /     16704

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:01m:00s; Memory used current: 338MB peak: 386MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[46], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[45], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[44], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[43], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[42], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[41], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[40], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[39], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[38], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[37], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[36], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[35], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[34], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[33], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[32], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[31], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[30], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[29], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[28], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[27], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[26], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[25], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[24], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[23], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[22], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[21], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[20], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[19], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[18], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[17], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[16], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[15], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[14], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[13], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[12], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[11], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[10], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[9], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[8], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[7], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[6], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[5], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[4], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[3], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[2], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[1], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock Input_Reg_48s|Q_inferred_clock[0], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 358MB peak: 386MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

50 non-gated/non-generated clock tree(s) driving 165 clock pin(s) of sequential element(s)
53 gated/generated clock tree(s) driving 18268 clock pin(s) of sequential element(s)
0 instances converted, 18268 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0054       INP[47:0]           port                   1          TDC.DataInReg.genblk1[0].c[0]  
@K:CKID0055       INP[47:0]           port                   1          TDC.DataInReg.genblk1[10].c[10]
@K:CKID0056       INP[47:0]           port                   1          TDC.DataInReg.genblk1[11].c[11]
@K:CKID0057       INP[47:0]           port                   1          TDC.DataInReg.genblk1[12].c[12]
@K:CKID0058       INP[47:0]           port                   1          TDC.DataInReg.genblk1[13].c[13]
@K:CKID0059       INP[47:0]           port                   1          TDC.DataInReg.genblk1[14].c[14]
@K:CKID0060       INP[47:0]           port                   1          TDC.DataInReg.genblk1[15].c[15]
@K:CKID0061       INP[47:0]           port                   1          TDC.DataInReg.genblk1[16].c[16]
@K:CKID0062       INP[47:0]           port                   1          TDC.DataInReg.genblk1[17].c[17]
@K:CKID0063       INP[47:0]           port                   1          TDC.DataInReg.genblk1[18].c[18]
@K:CKID0064       INP[47:0]           port                   1          TDC.DataInReg.genblk1[19].c[19]
@K:CKID0065       INP[47:0]           port                   1          TDC.DataInReg.genblk1[1].c[1]  
@K:CKID0066       INP[47:0]           port                   1          TDC.DataInReg.genblk1[20].c[20]
@K:CKID0067       INP[47:0]           port                   1          TDC.DataInReg.genblk1[21].c[21]
@K:CKID0068       INP[47:0]           port                   1          TDC.DataInReg.genblk1[22].c[22]
@K:CKID0069       INP[47:0]           port                   1          TDC.DataInReg.genblk1[23].c[23]
@K:CKID0070       INP[47:0]           port                   1          TDC.DataInReg.genblk1[24].c[24]
@K:CKID0071       INP[47:0]           port                   1          TDC.DataInReg.genblk1[25].c[25]
@K:CKID0072       INP[47:0]           port                   1          TDC.DataInReg.genblk1[26].c[26]
@K:CKID0073       INP[47:0]           port                   1          TDC.DataInReg.genblk1[27].c[27]
@K:CKID0074       INP[47:0]           port                   1          TDC.DataInReg.genblk1[28].c[28]
@K:CKID0075       INP[47:0]           port                   1          TDC.DataInReg.genblk1[29].c[29]
@K:CKID0076       INP[47:0]           port                   1          TDC.DataInReg.genblk1[2].c[2]  
@K:CKID0077       INP[47:0]           port                   1          TDC.DataInReg.genblk1[30].c[30]
@K:CKID0078       INP[47:0]           port                   1          TDC.DataInReg.genblk1[31].c[31]
@K:CKID0079       INP[47:0]           port                   1          TDC.DataInReg.genblk1[32].c[32]
@K:CKID0080       INP[47:0]           port                   1          TDC.DataInReg.genblk1[33].c[33]
@K:CKID0081       INP[47:0]           port                   1          TDC.DataInReg.genblk1[34].c[34]
@K:CKID0082       INP[47:0]           port                   1          TDC.DataInReg.genblk1[35].c[35]
@K:CKID0083       INP[47:0]           port                   1          TDC.DataInReg.genblk1[36].c[36]
@K:CKID0084       INP[47:0]           port                   1          TDC.DataInReg.genblk1[37].c[37]
@K:CKID0085       INP[47:0]           port                   1          TDC.DataInReg.genblk1[38].c[38]
@K:CKID0086       INP[47:0]           port                   1          TDC.DataInReg.genblk1[39].c[39]
@K:CKID0087       INP[47:0]           port                   1          TDC.DataInReg.genblk1[3].c[3]  
@K:CKID0088       INP[47:0]           port                   1          TDC.DataInReg.genblk1[40].c[40]
@K:CKID0089       INP[47:0]           port                   1          TDC.DataInReg.genblk1[41].c[41]
@K:CKID0090       INP[47:0]           port                   1          TDC.DataInReg.genblk1[42].c[42]
@K:CKID0091       INP[47:0]           port                   1          TDC.DataInReg.genblk1[43].c[43]
@K:CKID0092       INP[47:0]           port                   1          TDC.DataInReg.genblk1[44].c[44]
@K:CKID0093       INP[47:0]           port                   1          TDC.DataInReg.genblk1[45].c[45]
@K:CKID0094       INP[47:0]           port                   1          TDC.DataInReg.genblk1[46].c[46]
@K:CKID0095       INP[47:0]           port                   1          TDC.DataInReg.genblk1[47].c[47]
@K:CKID0096       INP[47:0]           port                   1          TDC.DataInReg.genblk1[4].c[4]  
@K:CKID0097       INP[47:0]           port                   1          TDC.DataInReg.genblk1[5].c[5]  
@K:CKID0098       INP[47:0]           port                   1          TDC.DataInReg.genblk1[6].c[6]  
@K:CKID0099       INP[47:0]           port                   1          TDC.DataInReg.genblk1[7].c[7]  
@K:CKID0100       INP[47:0]           port                   1          TDC.DataInReg.genblk1[8].c[8]  
@K:CKID0101       INP[47:0]           port                   1          TDC.DataInReg.genblk1[9].c[9]  
@K:CKID0102       SClA.ClkC           FD1P3AY                115        FEC.shft42.Pos.d41             
@K:CKID0103       SDaA.ClkC           FD1P3AY                2          FEC.findstart.StopFF           
=======================================================================================================
========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       TDC.CG.PClk.PLLInst_0      EHXPLLF                8697       TDC.ts.RenBlk                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       TDC.CG.P1Clk.PLLInst_0     EHXPLLF                816        TDC.DataInReg.rst[47]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       TDC.CG.P1Clk.PLLInst_0     EHXPLLF                768        TDC.Tdc.fb47.Deg90.d7         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       TDC.CG.P2Clk.PLLInst_0     EHXPLLF                83         Blink.count[31]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0005       TDC.CT.Write               ORCALUT4               6272       TDC.CG.Cf1.Q[31]              No gated clock conversion method for cell cell:LUCENT.FD1P3DX                                                                 
@K:CKID0006       TDC.DataInReg.Q[0]         ORCALUT4               34         TDC.Tdc.fb0.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0007       TDC.DataInReg.Q[1]         ORCALUT4               34         TDC.Tdc.fb1.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0008       TDC.DataInReg.Q[2]         ORCALUT4               34         TDC.Tdc.fb2.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0009       TDC.DataInReg.Q[3]         ORCALUT4               34         TDC.Tdc.fb3.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0010       TDC.DataInReg.Q[4]         ORCALUT4               34         TDC.Tdc.fb4.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0011       TDC.DataInReg.Q[5]         ORCALUT4               34         TDC.Tdc.fb5.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0012       TDC.DataInReg.Q[6]         ORCALUT4               34         TDC.Tdc.fb6.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0013       TDC.DataInReg.Q[7]         ORCALUT4               34         TDC.Tdc.fb7.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0014       TDC.DataInReg.Q[8]         ORCALUT4               34         TDC.Tdc.fb8.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0015       TDC.DataInReg.Q[9]         ORCALUT4               34         TDC.Tdc.fb9.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0016       TDC.DataInReg.Q[10]        ORCALUT4               34         TDC.Tdc.fb10.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0017       TDC.DataInReg.Q[11]        ORCALUT4               34         TDC.Tdc.fb11.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0018       TDC.DataInReg.Q[12]        ORCALUT4               34         TDC.Tdc.fb12.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0019       TDC.DataInReg.Q[13]        ORCALUT4               34         TDC.Tdc.fb13.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0020       TDC.DataInReg.Q[14]        ORCALUT4               34         TDC.Tdc.fb14.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0021       TDC.DataInReg.Q[15]        ORCALUT4               34         TDC.Tdc.fb15.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0022       TDC.DataInReg.Q[16]        ORCALUT4               34         TDC.Tdc.fb16.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0023       TDC.DataInReg.Q[17]        ORCALUT4               34         TDC.Tdc.fb17.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0024       TDC.DataInReg.Q[18]        ORCALUT4               34         TDC.Tdc.fb18.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0025       TDC.DataInReg.Q[19]        ORCALUT4               34         TDC.Tdc.fb19.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0026       TDC.DataInReg.Q[20]        ORCALUT4               34         TDC.Tdc.fb20.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0027       TDC.DataInReg.Q[21]        ORCALUT4               34         TDC.Tdc.fb21.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0028       TDC.DataInReg.Q[22]        ORCALUT4               34         TDC.Tdc.fb22.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0029       TDC.DataInReg.Q[23]        ORCALUT4               34         TDC.Tdc.fb23.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0030       TDC.DataInReg.Q[24]        ORCALUT4               34         TDC.Tdc.fb24.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0031       TDC.DataInReg.Q[25]        ORCALUT4               34         TDC.Tdc.fb25.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0032       TDC.DataInReg.Q[26]        ORCALUT4               34         TDC.Tdc.fb26.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0033       TDC.DataInReg.Q[27]        ORCALUT4               34         TDC.Tdc.fb27.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0034       TDC.DataInReg.Q[28]        ORCALUT4               34         TDC.Tdc.fb28.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0035       TDC.DataInReg.Q[29]        ORCALUT4               34         TDC.Tdc.fb29.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0036       TDC.DataInReg.Q[30]        ORCALUT4               34         TDC.Tdc.fb30.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0037       TDC.DataInReg.Q[31]        ORCALUT4               34         TDC.Tdc.fb31.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0038       TDC.DataInReg.Q[32]        ORCALUT4               34         TDC.Tdc.fb32.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0039       TDC.DataInReg.Q[33]        ORCALUT4               34         TDC.Tdc.fb33.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0040       TDC.DataInReg.Q[34]        ORCALUT4               34         TDC.Tdc.fb34.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0041       TDC.DataInReg.Q[35]        ORCALUT4               34         TDC.Tdc.fb35.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0042       TDC.DataInReg.Q[36]        ORCALUT4               34         TDC.Tdc.fb36.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0043       TDC.DataInReg.Q[37]        ORCALUT4               34         TDC.Tdc.fb37.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0044       TDC.DataInReg.Q[38]        ORCALUT4               34         TDC.Tdc.fb38.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0045       TDC.DataInReg.Q[39]        ORCALUT4               34         TDC.Tdc.fb39.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0046       TDC.DataInReg.Q[40]        ORCALUT4               34         TDC.Tdc.fb40.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0047       TDC.DataInReg.Q[41]        ORCALUT4               34         TDC.Tdc.fb41.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0048       TDC.DataInReg.Q[42]        ORCALUT4               34         TDC.Tdc.fb42.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0049       TDC.DataInReg.Q[43]        ORCALUT4               34         TDC.Tdc.fb43.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0050       TDC.DataInReg.Q[44]        ORCALUT4               34         TDC.Tdc.fb44.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0051       TDC.DataInReg.Q[45]        ORCALUT4               34         TDC.Tdc.fb45.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0052       TDC.DataInReg.Q[46]        ORCALUT4               34         TDC.Tdc.fb46.TimeLtch[31]     No clocks found on inputs                                                                                                     
@K:CKID0053       TDC.DataInReg.Q[47]        ORCALUT4               34         TDC.Tdc.fb47.TimeLtch[31]     No clocks found on inputs                                                                                                     
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:14s; Memory used current: 234MB peak: 386MB)

Writing Analyst data base D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:18s; Memory used current: 330MB peak: 386MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.edi
L-2016.09L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:21s; Memory used current: 346MB peak: 386MB)


Start final timing analysis (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:23s; Memory used current: 346MB peak: 386MB)

@W: MT246 :"d:\bartz\documents\lattice\trigtdc\readoutfifo.v":629:10:629:19|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\bartz\documents\lattice\trigtdc\cpll2.v":51:12:51:20|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[0] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[0]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[1] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[1]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[2] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[2]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[3] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[3]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[4] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[4]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[5] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[5]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[6] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[6]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[7] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[7]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[8] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[8]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[9] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[9]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[10] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[10]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[11] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[11]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[12] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[12]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[13] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[13]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[14] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[14]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[15] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[15]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[16] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[16]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[17] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[17]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[18] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[18]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[19] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[19]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[20] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[20]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[21] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[21]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[22] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[22]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[23] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[23]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[24] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[24]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[25] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[25]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[26] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[26]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[27] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[27]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[28] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[28]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[29] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[29]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[30] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[30]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[31] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[31]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[32] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[32]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[33] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[33]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[34] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[34]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[35] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[35]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[36] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[36]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[37] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[37]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[38] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[38]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[39] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[39]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[40] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[40]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[41] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[41]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[42] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[42]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[43] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[43]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[44] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[44]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[45] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[45]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[46] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[46]"
@W: MT420 |Found inferred clock Input_Reg_48s|Q_inferred_clock[47] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[47]"
@W: MT420 |Found inferred clock Cpll2|CLKOS_inferred_clock with period 3.49ns. Please declare a user-defined clock on object "n:TDC.CG.P2Clk.CLKOS"
@W: MT420 |Found inferred clock Cpll1|CLKOP_inferred_clock with period 1.09ns. Please declare a user-defined clock on object "n:TDC.CG.P1Clk.CLKOP"
@W: MT420 |Found inferred clock Cpll1|CLKOS_inferred_clock with period 1.05ns. Please declare a user-defined clock on object "n:TDC.CG.P1Clk.CLKOS"
@W: MT420 |Found inferred clock Cpll|CLKOP_inferred_clock with period 27.84ns. Please declare a user-defined clock on object "n:TDC.CG.PClk.CLKOP"
@W: MT420 |Found inferred clock ComTrans|Write_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:TDC.CT.Write"
@N: MT615 |Found clock DeBounce_0|Q_derived_clock with period 27.84ns 
@N: MT615 |Found clock DeBounce_1|Q_derived_clock with period 27.84ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 04 16:02:27 2017
#


Top view:               TriggerTDCTop
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.735

                                       Requested     Estimated     Requested     Estimated                 Clock                                        Clock                 
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                                         Group                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ComTrans|Write_inferred_clock          1.0 MHz       291.4 MHz     1000.000      3.432         996.568     inferred                                     Autoconstr_clkgroup_5 
Cpll1|CLKOP_inferred_clock             920.7 MHz     391.3 MHz     1.086         2.556         -0.735      inferred                                     Autoconstr_clkgroup_2 
Cpll1|CLKOS_inferred_clock             956.8 MHz     406.6 MHz     1.045         2.460         -0.707      inferred                                     Autoconstr_clkgroup_1 
Cpll2|CLKOS_inferred_clock             286.7 MHz     243.7 MHz     3.487         4.103         -0.615      inferred                                     Autoconstr_clkgroup_3 
Cpll|CLKOP_inferred_clock              35.9 MHz      63.5 MHz      27.840        15.757        6.367       inferred                                     Autoconstr_clkgroup_0 
DeBounce_0|Q_derived_clock             35.9 MHz      193.6 MHz     27.840        5.167         25.914      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
DeBounce_1|Q_derived_clock             35.9 MHz      89.5 MHz      27.840        11.178        8.331       derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
Input_Reg_48s|Q_inferred_clock[0]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_52
Input_Reg_48s|Q_inferred_clock[1]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_51
Input_Reg_48s|Q_inferred_clock[2]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_50
Input_Reg_48s|Q_inferred_clock[3]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_49
Input_Reg_48s|Q_inferred_clock[4]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_48
Input_Reg_48s|Q_inferred_clock[5]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_47
Input_Reg_48s|Q_inferred_clock[6]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_46
Input_Reg_48s|Q_inferred_clock[7]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_45
Input_Reg_48s|Q_inferred_clock[8]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_44
Input_Reg_48s|Q_inferred_clock[9]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_43
Input_Reg_48s|Q_inferred_clock[10]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_42
Input_Reg_48s|Q_inferred_clock[11]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_41
Input_Reg_48s|Q_inferred_clock[12]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_40
Input_Reg_48s|Q_inferred_clock[13]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_39
Input_Reg_48s|Q_inferred_clock[14]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_38
Input_Reg_48s|Q_inferred_clock[15]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_37
Input_Reg_48s|Q_inferred_clock[16]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_36
Input_Reg_48s|Q_inferred_clock[17]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_35
Input_Reg_48s|Q_inferred_clock[18]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_34
Input_Reg_48s|Q_inferred_clock[19]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_33
Input_Reg_48s|Q_inferred_clock[20]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_32
Input_Reg_48s|Q_inferred_clock[21]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_31
Input_Reg_48s|Q_inferred_clock[22]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_30
Input_Reg_48s|Q_inferred_clock[23]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_29
Input_Reg_48s|Q_inferred_clock[24]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_28
Input_Reg_48s|Q_inferred_clock[25]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_27
Input_Reg_48s|Q_inferred_clock[26]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_26
Input_Reg_48s|Q_inferred_clock[27]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_25
Input_Reg_48s|Q_inferred_clock[28]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_24
Input_Reg_48s|Q_inferred_clock[29]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_23
Input_Reg_48s|Q_inferred_clock[30]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_22
Input_Reg_48s|Q_inferred_clock[31]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_21
Input_Reg_48s|Q_inferred_clock[32]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_20
Input_Reg_48s|Q_inferred_clock[33]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_19
Input_Reg_48s|Q_inferred_clock[34]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_18
Input_Reg_48s|Q_inferred_clock[35]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_17
Input_Reg_48s|Q_inferred_clock[36]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_16
Input_Reg_48s|Q_inferred_clock[37]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_15
Input_Reg_48s|Q_inferred_clock[38]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_14
Input_Reg_48s|Q_inferred_clock[39]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_13
Input_Reg_48s|Q_inferred_clock[40]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_12
Input_Reg_48s|Q_inferred_clock[41]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_11
Input_Reg_48s|Q_inferred_clock[42]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_10
Input_Reg_48s|Q_inferred_clock[43]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_9 
Input_Reg_48s|Q_inferred_clock[44]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_8 
Input_Reg_48s|Q_inferred_clock[45]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_7 
Input_Reg_48s|Q_inferred_clock[46]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_6 
Input_Reg_48s|Q_inferred_clock[47]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_4 
System                                 737.8 MHz     627.1 MHz     1.355         1.595         -0.239      system                                       system_clkgroup       
==============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |  1.355       -0.239  |  No paths    -       |  No paths    -       |  No paths    -      
System                              Cpll|CLKOP_inferred_clock           |  27.840      25.919  |  No paths    -       |  27.840      26.138  |  No paths    -      
System                              Cpll1|CLKOP_inferred_clock          |  1.086       1.002   |  No paths    -       |  1.086       -0.509  |  No paths    -      
Cpll|CLKOP_inferred_clock           System                              |  27.840      17.186  |  No paths    -       |  No paths    -       |  27.840      24.675 
Cpll|CLKOP_inferred_clock           Cpll|CLKOP_inferred_clock           |  27.840      12.083  |  27.840      25.212  |  13.920      6.367   |  13.920      9.294  
Cpll|CLKOP_inferred_clock           DeBounce_0|Q_derived_clock          |  27.840      26.562  |  No paths    -       |  13.920      12.195  |  No paths    -      
Cpll|CLKOP_inferred_clock           DeBounce_1|Q_derived_clock          |  27.840      25.934  |  No paths    -       |  13.920      12.013  |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           ComTrans|Write_inferred_clock       |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll1|CLKOS_inferred_clock          Cpll1|CLKOS_inferred_clock          |  1.045       -0.185  |  1.045       -0.108  |  0.523       -0.707  |  No paths    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Cpll1|CLKOS_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll1|CLKOP_inferred_clock          Cpll1|CLKOP_inferred_clock          |  1.086       -0.192  |  1.086       -0.067  |  0.543       -0.735  |  No paths    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll2|CLKOS_inferred_clock          Cpll1|CLKOP_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll2|CLKOS_inferred_clock          Cpll2|CLKOS_inferred_clock          |  3.487       -0.615  |  No paths    -       |  No paths    -       |  No paths    -      
DeBounce_0|Q_derived_clock          Cpll|CLKOP_inferred_clock           |  27.840      25.914  |  No paths    -       |  No paths    -       |  No paths    -      
DeBounce_0|Q_derived_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  27.840      54.372  |  13.920      40.530  |  13.920      40.694 
DeBounce_1|Q_derived_clock          Cpll|CLKOP_inferred_clock           |  No paths    -       |  No paths    -       |  No paths    -       |  13.920      8.331  
DeBounce_1|Q_derived_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  27.840      25.257  |  No paths    -       |  13.920      11.337 
DeBounce_1|Q_derived_clock          DeBounce_1|Q_derived_clock          |  No paths    -       |  27.840      53.025  |  No paths    -       |  13.920      39.105 
Input_Reg_48s|Q_inferred_clock[47]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[47]  Input_Reg_48s|Q_inferred_clock[47]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
ComTrans|Write_inferred_clock       System                              |  No paths    -       |  No paths    -       |  No paths    -       |  1000.000    996.569
ComTrans|Write_inferred_clock       Cpll|CLKOP_inferred_clock           |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
ComTrans|Write_inferred_clock       Cpll2|CLKOS_inferred_clock          |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Input_Reg_48s|Q_inferred_clock[46]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[46]  Input_Reg_48s|Q_inferred_clock[46]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[45]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[45]  Input_Reg_48s|Q_inferred_clock[45]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[44]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[44]  Input_Reg_48s|Q_inferred_clock[44]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[43]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[43]  Input_Reg_48s|Q_inferred_clock[43]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[42]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[42]  Input_Reg_48s|Q_inferred_clock[42]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[41]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[41]  Input_Reg_48s|Q_inferred_clock[41]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[40]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[40]  Input_Reg_48s|Q_inferred_clock[40]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[39]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[39]  Input_Reg_48s|Q_inferred_clock[39]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[38]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[38]  Input_Reg_48s|Q_inferred_clock[38]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[37]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[37]  Input_Reg_48s|Q_inferred_clock[37]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[36]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[36]  Input_Reg_48s|Q_inferred_clock[36]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[35]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[35]  Input_Reg_48s|Q_inferred_clock[35]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[34]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[34]  Input_Reg_48s|Q_inferred_clock[34]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[33]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[33]  Input_Reg_48s|Q_inferred_clock[33]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[32]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[32]  Input_Reg_48s|Q_inferred_clock[32]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[31]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[31]  Input_Reg_48s|Q_inferred_clock[31]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[30]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[30]  Input_Reg_48s|Q_inferred_clock[30]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[29]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[29]  Input_Reg_48s|Q_inferred_clock[29]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[28]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[28]  Input_Reg_48s|Q_inferred_clock[28]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[27]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[27]  Input_Reg_48s|Q_inferred_clock[27]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[26]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[26]  Input_Reg_48s|Q_inferred_clock[26]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[25]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[25]  Input_Reg_48s|Q_inferred_clock[25]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[24]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[24]  Input_Reg_48s|Q_inferred_clock[24]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[23]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[23]  Input_Reg_48s|Q_inferred_clock[23]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[22]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[22]  Input_Reg_48s|Q_inferred_clock[22]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[21]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[21]  Input_Reg_48s|Q_inferred_clock[21]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[20]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[20]  Input_Reg_48s|Q_inferred_clock[20]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[19]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[19]  Input_Reg_48s|Q_inferred_clock[19]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[18]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[18]  Input_Reg_48s|Q_inferred_clock[18]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[17]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[17]  Input_Reg_48s|Q_inferred_clock[17]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[16]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[16]  Input_Reg_48s|Q_inferred_clock[16]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[15]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[15]  Input_Reg_48s|Q_inferred_clock[15]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[14]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[14]  Input_Reg_48s|Q_inferred_clock[14]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[13]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[13]  Input_Reg_48s|Q_inferred_clock[13]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[12]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[12]  Input_Reg_48s|Q_inferred_clock[12]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[11]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[11]  Input_Reg_48s|Q_inferred_clock[11]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[10]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[10]  Input_Reg_48s|Q_inferred_clock[10]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[9]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[9]   Input_Reg_48s|Q_inferred_clock[9]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[8]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[8]   Input_Reg_48s|Q_inferred_clock[8]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[7]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[7]   Input_Reg_48s|Q_inferred_clock[7]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[6]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[6]   Input_Reg_48s|Q_inferred_clock[6]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[5]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[5]   Input_Reg_48s|Q_inferred_clock[5]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[4]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[4]   Input_Reg_48s|Q_inferred_clock[4]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[3]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[3]   Input_Reg_48s|Q_inferred_clock[3]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[2]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[2]   Input_Reg_48s|Q_inferred_clock[2]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[1]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[1]   Input_Reg_48s|Q_inferred_clock[1]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[0]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[0]   Input_Reg_48s|Q_inferred_clock[0]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ComTrans|Write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                            Arrival            
Instance            Reference                         Type        Pin     Net           Time        Slack  
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
TDC.CG.Cf.Q[24]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[24]      1.145       996.568
TDC.CG.Cf.Q[25]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[25]      1.145       996.568
TDC.CG.Cf.Q[28]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[28]      1.069       996.645
TDC.CG.Cf.Q[29]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[29]      1.069       996.645
TDC.Cf4.Q[31]       ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig2[31]     2.360       997.191
TDC.CG.Cf.Q[26]     ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig[26]      1.145       997.659
TDC.CG.Cf.Q[27]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[27]      1.145       997.659
TDC.CG.Cf.Q[30]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[30]      1.069       997.736
TDC.CG.Cf.Q[31]     ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig[31]      1.069       997.736
TDC.CG.Cf1.Q[7]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig1[7]      1.145       998.173
===========================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required            
Instance                             Reference                         Type        Pin        Net           Time         Slack  
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
TDC.CG.P1Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI2     DFPAI2        1000.000     996.568
TDC.CG.P1Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI3     DFPAI3        1000.000     996.568
TDC.DataInReg.genblk1\[0\]\.c[0]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60818_0     999.954      997.191
TDC.DataInReg.genblk1\[1\]\.c[1]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60819_0     999.954      997.191
TDC.DataInReg.genblk1\[2\]\.c[2]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60820_0     999.954      997.191
TDC.DataInReg.genblk1\[3\]\.c[3]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60821_0     999.954      997.191
TDC.DataInReg.genblk1\[4\]\.c[4]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60822_0     999.954      997.191
TDC.DataInReg.genblk1\[5\]\.c[5]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60823_0     999.954      997.191
TDC.DataInReg.genblk1\[6\]\.c[6]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60824_0     999.954      997.191
TDC.DataInReg.genblk1\[7\]\.c[7]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60825_0     999.954      997.191
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      3.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.568

    Number of logic level(s):                2
    Starting point:                          TDC.CG.Cf.Q[24] / Q
    Ending point:                            TDC.CG.P1Clk.PLLInst_0 / DFPAI3
    The start point is clocked by            ComTrans|Write_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [falling]

Instance / Net                         Pin        Pin               Arrival     No. of    
Name                       Type        Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.CG.Cf.Q[24]            FD1P3DX     Q          Out     1.145     1.145       -         
CFig[24]                   Net         -          -       -         -           3         
TDC.CG.P1Clk.dd_add_0      FADD2B      A0         In      0.000     1.145       -         
TDC.CG.P1Clk.dd_add_0      FADD2B      COUT       Out     1.224     2.369       -         
dfpai_add_carry            Net         -          -       -         -           1         
TDC.CG.P1Clk.dd_add_1      FADD2B      CI         In      0.000     2.369       -         
TDC.CG.P1Clk.dd_add_1      FADD2B      S1         Out     1.063     3.432       -         
DFPAI3                     Net         -          -       -         -           1         
TDC.CG.P1Clk.PLLInst_0     EHXPLLF     DFPAI3     In      0.000     3.432       -         
==========================================================================================




====================================
Detailed Report for Clock: Cpll1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                     Arrival           
Instance                 Reference                      Type        Pin     Net       Time        Slack 
                         Clock                                                                          
--------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb10.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb33.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb30.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb4.Deg0.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb27.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb1.Deg0.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb47.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb21.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb44.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference                      Type        Pin     Net       Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb12.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb20.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb28.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb36.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb44.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb9.Deg180.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb17.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb25.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb33.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb36.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb36.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb36.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 2: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb10.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb10.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb10.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb10.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 3: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb33.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb33.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb33.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb33.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 4: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb30.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb30.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb30.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb30.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 5: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb4.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb4.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
TDC.Tdc.fb4.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                     Net         -        -       -         -           4         
TDC.Tdc.fb4.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=======================================================================================




====================================
Detailed Report for Clock: Cpll1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                     Arrival           
Instance                  Reference                      Type        Pin     Net       Time        Slack 
                          Clock                                                                          
---------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb10.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb33.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb30.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb4.Deg90.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb27.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb1.Deg90.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb47.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb21.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb44.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
=========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                     Required           
Instance                   Reference                      Type        Pin     Net       Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb12.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb20.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb28.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb36.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb44.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb9.Deg270.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb17.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb25.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb33.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb36.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb36.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb36.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 2: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb10.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb10.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb10.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb10.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 3: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb33.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb33.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb33.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb33.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 4: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb30.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb30.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb30.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb30.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 5: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb4.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb4.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
TDC.Tdc.fb4.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                     Net         -        -       -         -           3         
TDC.Tdc.fb4.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=======================================================================================




====================================
Detailed Report for Clock: Cpll2|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                        Arrival           
Instance           Reference                      Type        Pin     Net          Time        Slack 
                   Clock                                                                             
-----------------------------------------------------------------------------------------------------
Blink.count[0]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[0]     0.982       -0.615
Blink.count[1]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[1]     0.982       -0.565
Blink.count[2]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[2]     0.982       -0.565
Blink.count[3]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[3]     0.982       -0.515
Blink.count[4]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[4]     0.982       -0.515
Blink.count[5]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[5]     0.982       -0.465
Blink.count[6]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[6]     0.982       -0.465
Blink.count[7]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[7]     0.982       -0.415
Blink.count[8]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[8]     0.982       -0.415
Blink.count[9]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[9]     0.982       -0.365
=====================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                           Required           
Instance            Reference                      Type        Pin     Net             Time         Slack 
                    Clock                                                                                 
----------------------------------------------------------------------------------------------------------
Blink.count[31]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[31]     3.403        -0.615
Blink.count[29]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[29]     3.403        -0.565
Blink.count[30]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[30]     3.403        -0.565
Blink.count[27]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[27]     3.403        -0.515
Blink.count[28]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[28]     3.403        -0.515
Blink.count[25]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[25]     3.403        -0.465
Blink.count[26]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[26]     3.403        -0.465
Blink.count[23]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[23]     3.403        -0.415
Blink.count[24]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[24]     3.403        -0.415
Blink.count[21]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[21]     3.403        -0.365
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      4.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                17
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.956       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.956       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     4.018       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     4.018       -         
=======================================================================================


Path information for path number 2: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[1] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[1]            FD1S3AX     Q        Out     0.982     0.982       -         
count[1]                  Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       A0       In      0.000     0.982       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 3: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[2] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[2]            FD1S3AX     Q        Out     0.982     0.982       -         
count[2]                  Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 4: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[29] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       S0       Out     1.063     3.968       -         
count_s[29]               Net         -        -       -         -           1         
Blink.count[29]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 5: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[30] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       S1       Out     1.063     3.968       -         
count_s[30]               Net         -        -       -         -           1         
Blink.count[30]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================




====================================
Detailed Report for Clock: Cpll|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                     Arrival          
Instance               Reference                     Type        Pin     Net        Time        Slack
                       Clock                                                                         
-----------------------------------------------------------------------------------------------------
TDC.CT.rw              Cpll|CLKOP_inferred_clock     FD1S3AX     Q       rw         6.181       6.367
FEC.read               Cpll|CLKOP_inferred_clock     FD1P3AX     Q       rd         6.161       6.386
TDC.ts.hc.cnt3.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[3]      0.982       8.099
TDC.ts.hc.cnt29.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[29]     0.982       8.099
TDC.ts.hc.cnt2.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[2]      0.982       8.099
TDC.ts.hc.cnt26.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[26]     0.982       8.099
TDC.ts.hc.cnt10.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[10]     0.982       8.099
TDC.ts.hc.cnt5.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[5]      0.982       8.099
TDC.ts.hc.cnt1.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[1]      0.982       8.099
TDC.ts.hc.cnt7.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[7]      0.982       8.099
=====================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                      Required          
Instance              Reference                     Type        Pin     Net         Time         Slack
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
TDC.ts.Ren            Cpll|CLKOP_inferred_clock     FD1S3IX     D       Renc        13.874       6.367
TDC.ts.hc.ehit[0]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[1]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[2]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[3]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[4]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[5]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[6]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[7]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[8]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.920
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.874

    - Propagation time:                      7.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.367

    Number of logic level(s):                2
    Starting point:                          TDC.CT.rw / Q
    Ending point:                            TDC.ts.Ren / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
TDC.CT.rw           FD1S3AX      Q        Out     6.181     6.181       -         
rw                  Net          -        -       -         -           296       
TDC.ts.Renc_2_0     ORCALUT4     C        In      0.000     6.181       -         
TDC.ts.Renc_2_0     ORCALUT4     Z        Out     0.923     7.104       -         
Renc_2_0            Net          -        -       -         -           1         
TDC.ts.Renc         ORCALUT4     B        In      0.000     7.104       -         
TDC.ts.Renc         ORCALUT4     Z        Out     0.403     7.507       -         
Renc                Net          -        -       -         -           1         
TDC.ts.Ren          FD1S3IX      D        In      0.000     7.507       -         
==================================================================================




====================================
Detailed Report for Clock: DeBounce_0|Q_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                       Arrival           
Instance               Reference                      Type        Pin     Net         Time        Slack 
                       Clock                                                                            
--------------------------------------------------------------------------------------------------------
FEC.shft42.Pos.d33     DeBounce_0|Q_derived_clock     FD1P3AY     Q       rw          1.145       25.914
FEC.shft42.Pos.d1      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[0]     1.069       26.687
FEC.shft42.Pos.d2      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[1]     1.069       26.687
FEC.shft42.Pos.d3      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[2]     1.069       26.687
FEC.shft42.Pos.d4      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[3]     1.069       26.687
FEC.shft42.Pos.d5      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[4]     1.069       26.687
FEC.shft42.Pos.d6      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[5]     1.069       26.687
FEC.shft42.Pos.d7      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[6]     1.069       26.687
FEC.shft42.Pos.d8      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[7]     1.069       26.687
FEC.shft42.Pos.d9      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[8]     1.069       26.687
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                              Required           
Instance              Reference                      Type        Pin     Net                Time         Slack 
                      Clock                                                                                    
---------------------------------------------------------------------------------------------------------------
FEC.read              DeBounce_0|Q_derived_clock     FD1P3AX     SP      un1_State_13_i     27.463       25.914
FEC.write             DeBounce_0|Q_derived_clock     FD1P3AX     SP      un1_State_12_i     27.463       25.914
TDC.CT.Address[0]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[0]            27.756       26.687
TDC.CT.Address[1]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[1]            27.756       26.687
TDC.CT.Address[2]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[2]            27.756       26.687
TDC.CT.Address[3]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[3]            27.756       26.687
TDC.CT.Address[4]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[4]            27.756       26.687
TDC.CT.Address[5]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[5]            27.756       26.687
TDC.CT.Address[6]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[6]            27.756       26.687
TDC.CT.DataOut[0]     DeBounce_0|Q_derived_clock     FD1S3AX     D       data[0]            27.756       26.687
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      27.840
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.463

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.914

    Number of logic level(s):                1
    Starting point:                          FEC.shft42.Pos.d33 / Q
    Ending point:                            FEC.read / SP
    The start point is clocked by            DeBounce_0|Q_derived_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
FEC.shft42.Pos.d33     FD1P3AY      Q        Out     1.145     1.145       -         
rw                     Net          -        -       -         -           3         
FEC.read_RNO           ORCALUT4     D        In      0.000     1.145       -         
FEC.read_RNO           ORCALUT4     Z        Out     0.403     1.549       -         
un1_State_13_i         Net          -        -       -         -           1         
FEC.read               FD1P3AX      SP       In      0.000     1.549       -         
=====================================================================================




====================================
Detailed Report for Clock: DeBounce_1|Q_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                     Arrival          
Instance                  Reference                      Type        Pin     Net       Time        Slack
                          Clock                                                                         
--------------------------------------------------------------------------------------------------------
FEC.findstart.StartFF     DeBounce_1|Q_derived_clock     FD1P3DX     Q       start     2.206       8.331
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                          Required           
Instance              Reference                      Type        Pin     Net            Time         Slack 
                      Clock                                                                                
-----------------------------------------------------------------------------------------------------------
FEC.State[0]          DeBounce_1|Q_derived_clock     FD1S3AX     D       State_0[0]     13.874       8.331 
FEC.shft42.Pos.d0     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d1     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d2     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d3     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d4     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d5     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d6     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d7     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d8     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.920
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.874

    - Propagation time:                      5.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.331

    Number of logic level(s):                4
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.State[0] / D
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
FEC.findstart.StartFF            FD1P3DX      Q        Out     2.206     2.206       -         
start                            Net          -        -       -         -           89        
FEC.un1_State_1_sqmuxa_i_0_2     ORCALUT4     C        In      0.000     2.206       -         
FEC.un1_State_1_sqmuxa_i_0_2     ORCALUT4     Z        Out     0.923     3.130       -         
un1_State_1_sqmuxa_i_0_2         Net          -        -       -         -           1         
FEC.un1_State_1_sqmuxa_i_0_3     ORCALUT4     C        In      0.000     3.130       -         
FEC.un1_State_1_sqmuxa_i_0_3     ORCALUT4     Z        Out     0.923     4.053       -         
un1_State_1_sqmuxa_i_0_3         Net          -        -       -         -           1         
FEC.un1_State_1_sqmuxa_i_0       ORCALUT4     C        In      0.000     4.053       -         
FEC.un1_State_1_sqmuxa_i_0       ORCALUT4     Z        Out     1.087     5.140       -         
N_12                             Net          -        -       -         -           3         
FEC.State_0[0]                   ORCALUT4     B        In      0.000     5.140       -         
FEC.State_0[0]                   ORCALUT4     Z        Out     0.403     5.543       -         
State_0[0]                       Net          -        -       -         -           1         
FEC.State[0]                     FD1S3AX      D        In      0.000     5.543       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb0.vd2a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     D       N_60915_0     1.244        -0.228
TDC.Tdc.fb0.vd2a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     D       N_60914_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb0.vd1a / Q
    Ending point:                            TDC.Tdc.fb0.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb0.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb0.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_60915_0              Net          -        -       -         -           1         
TDC.Tdc.fb0.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb0.vd2a / Q
    Ending point:                            TDC.Tdc.fb0.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb0.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb0.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_60914_0              Net          -        -       -         -           1         
TDC.Tdc.fb0.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[1]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb1.vd2a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     D       N_61045_0     1.244        -0.228
TDC.Tdc.fb1.vd2a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     D       N_61044_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb1.vd1a / Q
    Ending point:                            TDC.Tdc.fb1.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb1.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb1.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61045_0              Net          -        -       -         -           1         
TDC.Tdc.fb1.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb1.vd2a / Q
    Ending point:                            TDC.Tdc.fb1.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb1.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb1.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61044_0              Net          -        -       -         -           1         
TDC.Tdc.fb1.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[2]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb2.vd2a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     D       N_61175_0     1.244        -0.228
TDC.Tdc.fb2.vd2a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     D       N_61174_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb2.vd1a / Q
    Ending point:                            TDC.Tdc.fb2.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb2.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb2.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61175_0              Net          -        -       -         -           1         
TDC.Tdc.fb2.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb2.vd2a / Q
    Ending point:                            TDC.Tdc.fb2.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb2.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb2.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61174_0              Net          -        -       -         -           1         
TDC.Tdc.fb2.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[3]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb3.vd2a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     D       N_61305_0     1.244        -0.228
TDC.Tdc.fb3.vd2a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     D       N_61304_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb3.vd1a / Q
    Ending point:                            TDC.Tdc.fb3.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb3.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb3.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61305_0              Net          -        -       -         -           1         
TDC.Tdc.fb3.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb3.vd2a / Q
    Ending point:                            TDC.Tdc.fb3.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb3.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb3.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61304_0              Net          -        -       -         -           1         
TDC.Tdc.fb3.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[4]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb4.vd2a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     D       N_61435_0     1.244        -0.228
TDC.Tdc.fb4.vd2a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     D       N_61434_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb4.vd1a / Q
    Ending point:                            TDC.Tdc.fb4.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb4.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb4.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61435_0              Net          -        -       -         -           1         
TDC.Tdc.fb4.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb4.vd2a / Q
    Ending point:                            TDC.Tdc.fb4.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb4.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb4.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61434_0              Net          -        -       -         -           1         
TDC.Tdc.fb4.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb5.vd2a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     D       N_61565_0     1.244        -0.228
TDC.Tdc.fb5.vd2a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     D       N_61564_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb5.vd1a / Q
    Ending point:                            TDC.Tdc.fb5.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb5.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb5.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61565_0              Net          -        -       -         -           1         
TDC.Tdc.fb5.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb5.vd2a / Q
    Ending point:                            TDC.Tdc.fb5.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb5.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb5.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61564_0              Net          -        -       -         -           1         
TDC.Tdc.fb5.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[6]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb6.vd2a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     D       N_61695_0     1.244        -0.228
TDC.Tdc.fb6.vd2a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     D       N_61694_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb6.vd1a / Q
    Ending point:                            TDC.Tdc.fb6.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb6.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb6.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61695_0              Net          -        -       -         -           1         
TDC.Tdc.fb6.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb6.vd2a / Q
    Ending point:                            TDC.Tdc.fb6.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb6.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb6.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61694_0              Net          -        -       -         -           1         
TDC.Tdc.fb6.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[7]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb7.vd2a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     D       N_61825_0     1.244        -0.228
TDC.Tdc.fb7.vd2a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     D       N_61824_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb7.vd1a / Q
    Ending point:                            TDC.Tdc.fb7.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb7.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb7.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61825_0              Net          -        -       -         -           1         
TDC.Tdc.fb7.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb7.vd2a / Q
    Ending point:                            TDC.Tdc.fb7.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb7.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb7.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61824_0              Net          -        -       -         -           1         
TDC.Tdc.fb7.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[8]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb8.vd2a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     D       N_61955_0     1.244        -0.228
TDC.Tdc.fb8.vd2a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     D       N_61954_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb8.vd1a / Q
    Ending point:                            TDC.Tdc.fb8.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb8.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb8.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61955_0              Net          -        -       -         -           1         
TDC.Tdc.fb8.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb8.vd2a / Q
    Ending point:                            TDC.Tdc.fb8.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb8.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb8.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61954_0              Net          -        -       -         -           1         
TDC.Tdc.fb8.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[9]
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb9.vd2a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     D       N_62085_0     1.244        -0.228
TDC.Tdc.fb9.vd2a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     D       N_62084_0     1.244        -0.228
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.vd1a / Q
    Ending point:                            TDC.Tdc.fb9.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb9.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb9.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62085_0              Net          -        -       -         -           1         
TDC.Tdc.fb9.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.vd2a / Q
    Ending point:                            TDC.Tdc.fb9.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb9.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb9.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62084_0              Net          -        -       -         -           1         
TDC.Tdc.fb9.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[10]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb10.vd2a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     D       N_62215_0     1.244        -0.228
TDC.Tdc.fb10.vd2a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     D       N_62214_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb10.vd1a / Q
    Ending point:                            TDC.Tdc.fb10.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb10.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb10.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62215_0               Net          -        -       -         -           1         
TDC.Tdc.fb10.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb10.vd2a / Q
    Ending point:                            TDC.Tdc.fb10.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb10.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb10.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62214_0               Net          -        -       -         -           1         
TDC.Tdc.fb10.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[11]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb11.vd2a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     D       N_62345_0     1.244        -0.228
TDC.Tdc.fb11.vd2a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     D       N_62344_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb11.vd1a / Q
    Ending point:                            TDC.Tdc.fb11.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb11.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb11.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62345_0               Net          -        -       -         -           1         
TDC.Tdc.fb11.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb11.vd2a / Q
    Ending point:                            TDC.Tdc.fb11.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb11.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb11.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62344_0               Net          -        -       -         -           1         
TDC.Tdc.fb11.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[12]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb12.vd2a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     D       N_62475_0     1.244        -0.228
TDC.Tdc.fb12.vd2a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     D       N_62474_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb12.vd1a / Q
    Ending point:                            TDC.Tdc.fb12.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb12.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb12.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62475_0               Net          -        -       -         -           1         
TDC.Tdc.fb12.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb12.vd2a / Q
    Ending point:                            TDC.Tdc.fb12.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb12.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb12.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62474_0               Net          -        -       -         -           1         
TDC.Tdc.fb12.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[13]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb13.vd2a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     D       N_62605_0     1.244        -0.228
TDC.Tdc.fb13.vd2a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     D       N_62604_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb13.vd1a / Q
    Ending point:                            TDC.Tdc.fb13.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb13.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb13.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62605_0               Net          -        -       -         -           1         
TDC.Tdc.fb13.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb13.vd2a / Q
    Ending point:                            TDC.Tdc.fb13.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb13.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb13.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62604_0               Net          -        -       -         -           1         
TDC.Tdc.fb13.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[14]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb14.vd2a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     D       N_62735_0     1.244        -0.228
TDC.Tdc.fb14.vd2a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     D       N_62734_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.vd1a / Q
    Ending point:                            TDC.Tdc.fb14.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb14.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb14.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62735_0               Net          -        -       -         -           1         
TDC.Tdc.fb14.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.vd2a / Q
    Ending point:                            TDC.Tdc.fb14.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb14.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb14.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62734_0               Net          -        -       -         -           1         
TDC.Tdc.fb14.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[15]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb15.vd2a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     D       N_62865_0     1.244        -0.228
TDC.Tdc.fb15.vd2a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     D       N_62864_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb15.vd1a / Q
    Ending point:                            TDC.Tdc.fb15.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb15.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb15.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62865_0               Net          -        -       -         -           1         
TDC.Tdc.fb15.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb15.vd2a / Q
    Ending point:                            TDC.Tdc.fb15.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb15.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb15.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62864_0               Net          -        -       -         -           1         
TDC.Tdc.fb15.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[16]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb16.vd2a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     D       N_62995_0     1.244        -0.228
TDC.Tdc.fb16.vd2a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     D       N_62994_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb16.vd1a / Q
    Ending point:                            TDC.Tdc.fb16.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb16.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb16.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62995_0               Net          -        -       -         -           1         
TDC.Tdc.fb16.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb16.vd2a / Q
    Ending point:                            TDC.Tdc.fb16.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb16.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb16.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62994_0               Net          -        -       -         -           1         
TDC.Tdc.fb16.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[17]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb17.vd2a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     D       N_63125_0     1.244        -0.228
TDC.Tdc.fb17.vd2a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     D       N_63124_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb17.vd1a / Q
    Ending point:                            TDC.Tdc.fb17.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb17.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb17.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63125_0               Net          -        -       -         -           1         
TDC.Tdc.fb17.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb17.vd2a / Q
    Ending point:                            TDC.Tdc.fb17.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb17.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb17.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63124_0               Net          -        -       -         -           1         
TDC.Tdc.fb17.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[18]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb18.vd2a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     D       N_63255_0     1.244        -0.228
TDC.Tdc.fb18.vd2a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     D       N_63254_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb18.vd1a / Q
    Ending point:                            TDC.Tdc.fb18.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb18.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb18.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63255_0               Net          -        -       -         -           1         
TDC.Tdc.fb18.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb18.vd2a / Q
    Ending point:                            TDC.Tdc.fb18.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb18.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb18.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63254_0               Net          -        -       -         -           1         
TDC.Tdc.fb18.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[19]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb19.vd2a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     D       N_63385_0     1.244        -0.228
TDC.Tdc.fb19.vd2a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     D       N_63384_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb19.vd1a / Q
    Ending point:                            TDC.Tdc.fb19.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb19.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb19.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63385_0               Net          -        -       -         -           1         
TDC.Tdc.fb19.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb19.vd2a / Q
    Ending point:                            TDC.Tdc.fb19.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb19.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb19.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63384_0               Net          -        -       -         -           1         
TDC.Tdc.fb19.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[20]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb20.vd2a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     D       N_63515_0     1.244        -0.228
TDC.Tdc.fb20.vd2a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     D       N_63514_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb20.vd1a / Q
    Ending point:                            TDC.Tdc.fb20.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb20.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb20.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63515_0               Net          -        -       -         -           1         
TDC.Tdc.fb20.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb20.vd2a / Q
    Ending point:                            TDC.Tdc.fb20.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb20.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb20.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63514_0               Net          -        -       -         -           1         
TDC.Tdc.fb20.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[21]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb21.vd2a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     D       N_63645_0     1.244        -0.228
TDC.Tdc.fb21.vd2a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     D       N_63644_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb21.vd1a / Q
    Ending point:                            TDC.Tdc.fb21.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb21.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb21.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63645_0               Net          -        -       -         -           1         
TDC.Tdc.fb21.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb21.vd2a / Q
    Ending point:                            TDC.Tdc.fb21.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb21.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb21.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63644_0               Net          -        -       -         -           1         
TDC.Tdc.fb21.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[22]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb22.vd2a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     D       N_63775_0     1.244        -0.228
TDC.Tdc.fb22.vd2a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     D       N_63774_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb22.vd1a / Q
    Ending point:                            TDC.Tdc.fb22.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb22.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb22.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63775_0               Net          -        -       -         -           1         
TDC.Tdc.fb22.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb22.vd2a / Q
    Ending point:                            TDC.Tdc.fb22.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb22.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb22.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63774_0               Net          -        -       -         -           1         
TDC.Tdc.fb22.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[23]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb23.vd2a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     D       N_63905_0     1.244        -0.228
TDC.Tdc.fb23.vd2a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     D       N_63904_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb23.vd1a / Q
    Ending point:                            TDC.Tdc.fb23.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb23.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb23.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63905_0               Net          -        -       -         -           1         
TDC.Tdc.fb23.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb23.vd2a / Q
    Ending point:                            TDC.Tdc.fb23.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb23.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb23.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63904_0               Net          -        -       -         -           1         
TDC.Tdc.fb23.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[24]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb24.vd2a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     D       N_64035_0     1.244        -0.228
TDC.Tdc.fb24.vd2a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     D       N_64034_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb24.vd1a / Q
    Ending point:                            TDC.Tdc.fb24.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb24.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb24.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64035_0               Net          -        -       -         -           1         
TDC.Tdc.fb24.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb24.vd2a / Q
    Ending point:                            TDC.Tdc.fb24.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb24.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb24.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64034_0               Net          -        -       -         -           1         
TDC.Tdc.fb24.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[25]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb25.vd2a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     D       N_64165_0     1.244        -0.228
TDC.Tdc.fb25.vd2a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     D       N_64164_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb25.vd1a / Q
    Ending point:                            TDC.Tdc.fb25.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb25.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb25.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64165_0               Net          -        -       -         -           1         
TDC.Tdc.fb25.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb25.vd2a / Q
    Ending point:                            TDC.Tdc.fb25.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb25.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb25.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64164_0               Net          -        -       -         -           1         
TDC.Tdc.fb25.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[26]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb26.vd2a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     D       N_64295_0     1.244        -0.228
TDC.Tdc.fb26.vd2a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     D       N_64294_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb26.vd1a / Q
    Ending point:                            TDC.Tdc.fb26.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb26.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb26.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64295_0               Net          -        -       -         -           1         
TDC.Tdc.fb26.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb26.vd2a / Q
    Ending point:                            TDC.Tdc.fb26.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb26.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb26.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64294_0               Net          -        -       -         -           1         
TDC.Tdc.fb26.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[27]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb27.vd2a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     D       N_64425_0     1.244        -0.228
TDC.Tdc.fb27.vd2a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     D       N_64424_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb27.vd1a / Q
    Ending point:                            TDC.Tdc.fb27.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb27.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb27.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64425_0               Net          -        -       -         -           1         
TDC.Tdc.fb27.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb27.vd2a / Q
    Ending point:                            TDC.Tdc.fb27.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb27.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb27.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64424_0               Net          -        -       -         -           1         
TDC.Tdc.fb27.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[28]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb28.vd2a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     D       N_64555_0     1.244        -0.228
TDC.Tdc.fb28.vd2a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     D       N_64554_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb28.vd1a / Q
    Ending point:                            TDC.Tdc.fb28.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb28.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb28.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64555_0               Net          -        -       -         -           1         
TDC.Tdc.fb28.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb28.vd2a / Q
    Ending point:                            TDC.Tdc.fb28.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb28.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb28.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64554_0               Net          -        -       -         -           1         
TDC.Tdc.fb28.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[29]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb29.vd2a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     D       N_64685_0     1.244        -0.228
TDC.Tdc.fb29.vd2a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     D       N_64684_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb29.vd1a / Q
    Ending point:                            TDC.Tdc.fb29.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb29.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb29.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64685_0               Net          -        -       -         -           1         
TDC.Tdc.fb29.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb29.vd2a / Q
    Ending point:                            TDC.Tdc.fb29.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb29.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb29.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64684_0               Net          -        -       -         -           1         
TDC.Tdc.fb29.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[30]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb30.vd2a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     D       N_64815_0     1.244        -0.228
TDC.Tdc.fb30.vd2a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     D       N_64814_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb30.vd1a / Q
    Ending point:                            TDC.Tdc.fb30.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb30.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb30.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64815_0               Net          -        -       -         -           1         
TDC.Tdc.fb30.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb30.vd2a / Q
    Ending point:                            TDC.Tdc.fb30.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb30.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb30.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64814_0               Net          -        -       -         -           1         
TDC.Tdc.fb30.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[31]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb31.vd2a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     D       N_64945_0     1.244        -0.228
TDC.Tdc.fb31.vd2a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     D       N_64944_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.vd1a / Q
    Ending point:                            TDC.Tdc.fb31.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb31.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb31.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64945_0               Net          -        -       -         -           1         
TDC.Tdc.fb31.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.vd2a / Q
    Ending point:                            TDC.Tdc.fb31.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb31.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb31.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64944_0               Net          -        -       -         -           1         
TDC.Tdc.fb31.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[32]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb32.vd2a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     D       N_65075_0     1.244        -0.228
TDC.Tdc.fb32.vd2a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     D       N_65074_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb32.vd1a / Q
    Ending point:                            TDC.Tdc.fb32.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb32.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb32.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65075_0               Net          -        -       -         -           1         
TDC.Tdc.fb32.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb32.vd2a / Q
    Ending point:                            TDC.Tdc.fb32.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb32.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb32.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65074_0               Net          -        -       -         -           1         
TDC.Tdc.fb32.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[33]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb33.vd2a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     D       N_65205_0     1.244        -0.228
TDC.Tdc.fb33.vd2a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     D       N_65204_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb33.vd1a / Q
    Ending point:                            TDC.Tdc.fb33.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb33.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb33.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65205_0               Net          -        -       -         -           1         
TDC.Tdc.fb33.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb33.vd2a / Q
    Ending point:                            TDC.Tdc.fb33.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb33.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb33.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65204_0               Net          -        -       -         -           1         
TDC.Tdc.fb33.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[34]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb34.vd2a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     D       N_65335_0     1.244        -0.228
TDC.Tdc.fb34.vd2a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     D       N_65334_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb34.vd1a / Q
    Ending point:                            TDC.Tdc.fb34.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb34.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb34.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65335_0               Net          -        -       -         -           1         
TDC.Tdc.fb34.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb34.vd2a / Q
    Ending point:                            TDC.Tdc.fb34.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb34.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb34.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65334_0               Net          -        -       -         -           1         
TDC.Tdc.fb34.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[35]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb35.vd2a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     D       N_65465_0     1.244        -0.228
TDC.Tdc.fb35.vd2a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     D       N_65464_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb35.vd1a / Q
    Ending point:                            TDC.Tdc.fb35.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb35.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb35.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65465_0               Net          -        -       -         -           1         
TDC.Tdc.fb35.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb35.vd2a / Q
    Ending point:                            TDC.Tdc.fb35.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb35.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb35.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65464_0               Net          -        -       -         -           1         
TDC.Tdc.fb35.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[36]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb36.vd2a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     D       N_65595_0     1.244        -0.228
TDC.Tdc.fb36.vd2a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     D       N_65594_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.vd1a / Q
    Ending point:                            TDC.Tdc.fb36.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb36.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb36.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65595_0               Net          -        -       -         -           1         
TDC.Tdc.fb36.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.vd2a / Q
    Ending point:                            TDC.Tdc.fb36.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb36.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb36.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65594_0               Net          -        -       -         -           1         
TDC.Tdc.fb36.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[37]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb37.vd2a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     D       N_65725_0     1.244        -0.228
TDC.Tdc.fb37.vd2a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     D       N_65724_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb37.vd1a / Q
    Ending point:                            TDC.Tdc.fb37.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb37.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb37.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65725_0               Net          -        -       -         -           1         
TDC.Tdc.fb37.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb37.vd2a / Q
    Ending point:                            TDC.Tdc.fb37.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb37.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb37.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65724_0               Net          -        -       -         -           1         
TDC.Tdc.fb37.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[38]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb38.vd2a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     D       N_65855_0     1.244        -0.228
TDC.Tdc.fb38.vd2a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     D       N_65854_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb38.vd1a / Q
    Ending point:                            TDC.Tdc.fb38.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb38.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb38.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65855_0               Net          -        -       -         -           1         
TDC.Tdc.fb38.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb38.vd2a / Q
    Ending point:                            TDC.Tdc.fb38.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb38.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb38.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65854_0               Net          -        -       -         -           1         
TDC.Tdc.fb38.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[39]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb39.vd2a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     D       N_65985_0     1.244        -0.228
TDC.Tdc.fb39.vd2a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     D       N_65984_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb39.vd1a / Q
    Ending point:                            TDC.Tdc.fb39.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb39.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb39.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65985_0               Net          -        -       -         -           1         
TDC.Tdc.fb39.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb39.vd2a / Q
    Ending point:                            TDC.Tdc.fb39.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb39.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb39.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65984_0               Net          -        -       -         -           1         
TDC.Tdc.fb39.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[40]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb40.vd2a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     D       N_66115_0     1.244        -0.228
TDC.Tdc.fb40.vd2a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     D       N_66114_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb40.vd1a / Q
    Ending point:                            TDC.Tdc.fb40.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb40.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb40.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66115_0               Net          -        -       -         -           1         
TDC.Tdc.fb40.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb40.vd2a / Q
    Ending point:                            TDC.Tdc.fb40.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb40.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb40.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66114_0               Net          -        -       -         -           1         
TDC.Tdc.fb40.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[41]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb41.vd2a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     D       N_66245_0     1.244        -0.228
TDC.Tdc.fb41.vd2a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     D       N_66244_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb41.vd1a / Q
    Ending point:                            TDC.Tdc.fb41.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb41.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb41.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66245_0               Net          -        -       -         -           1         
TDC.Tdc.fb41.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb41.vd2a / Q
    Ending point:                            TDC.Tdc.fb41.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb41.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb41.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66244_0               Net          -        -       -         -           1         
TDC.Tdc.fb41.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[42]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb42.vd2a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     D       N_66375_0     1.244        -0.228
TDC.Tdc.fb42.vd2a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     D       N_66374_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb42.vd1a / Q
    Ending point:                            TDC.Tdc.fb42.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb42.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb42.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66375_0               Net          -        -       -         -           1         
TDC.Tdc.fb42.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb42.vd2a / Q
    Ending point:                            TDC.Tdc.fb42.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb42.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb42.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66374_0               Net          -        -       -         -           1         
TDC.Tdc.fb42.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[43]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb43.vd2a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     D       N_66505_0     1.244        -0.228
TDC.Tdc.fb43.vd2a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     D       N_66504_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb43.vd1a / Q
    Ending point:                            TDC.Tdc.fb43.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb43.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb43.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66505_0               Net          -        -       -         -           1         
TDC.Tdc.fb43.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb43.vd2a / Q
    Ending point:                            TDC.Tdc.fb43.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb43.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb43.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66504_0               Net          -        -       -         -           1         
TDC.Tdc.fb43.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[44]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb44.vd2a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     D       N_66635_0     1.244        -0.228
TDC.Tdc.fb44.vd2a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     D       N_66634_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb44.vd1a / Q
    Ending point:                            TDC.Tdc.fb44.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb44.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb44.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66635_0               Net          -        -       -         -           1         
TDC.Tdc.fb44.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb44.vd2a / Q
    Ending point:                            TDC.Tdc.fb44.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb44.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb44.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66634_0               Net          -        -       -         -           1         
TDC.Tdc.fb44.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[45]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb45.vd2a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     D       N_66765_0     1.244        -0.228
TDC.Tdc.fb45.vd2a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     D       N_66764_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb45.vd1a / Q
    Ending point:                            TDC.Tdc.fb45.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb45.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb45.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66765_0               Net          -        -       -         -           1         
TDC.Tdc.fb45.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb45.vd2a / Q
    Ending point:                            TDC.Tdc.fb45.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb45.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb45.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66764_0               Net          -        -       -         -           1         
TDC.Tdc.fb45.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[46]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb46.vd2a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     D       N_66895_0     1.244        -0.228
TDC.Tdc.fb46.vd2a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     D       N_66894_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb46.vd1a / Q
    Ending point:                            TDC.Tdc.fb46.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb46.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb46.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66895_0               Net          -        -       -         -           1         
TDC.Tdc.fb46.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb46.vd2a / Q
    Ending point:                            TDC.Tdc.fb46.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb46.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb46.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66894_0               Net          -        -       -         -           1         
TDC.Tdc.fb46.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[47]
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb47.vd2a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     D       N_67025_0     1.244        -0.228
TDC.Tdc.fb47.vd2a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     D       N_67024_0     1.244        -0.228
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.vd1a / Q
    Ending point:                            TDC.Tdc.fb47.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb47.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb47.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_67025_0               Net          -        -       -         -           1         
TDC.Tdc.fb47.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.vd2a / Q
    Ending point:                            TDC.Tdc.fb47.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb47.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb47.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_67024_0               Net          -        -       -         -           1         
TDC.Tdc.fb47.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                   Arrival           
Instance                             Reference     Type        Pin     Net      Time        Slack 
                                     Clock                                                        
--------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     System        FD1S3DX     Q       c[0]     1.145       -0.508
TDC.DataInReg.genblk1\[1\]\.c[1]     System        FD1S3DX     Q       c[1]     1.145       -0.508
TDC.DataInReg.genblk1\[2\]\.c[2]     System        FD1S3DX     Q       c[2]     1.145       -0.508
TDC.DataInReg.genblk1\[3\]\.c[3]     System        FD1S3DX     Q       c[3]     1.145       -0.508
TDC.DataInReg.genblk1\[4\]\.c[4]     System        FD1S3DX     Q       c[4]     1.145       -0.508
TDC.DataInReg.genblk1\[5\]\.c[5]     System        FD1S3DX     Q       c[5]     1.145       -0.508
TDC.DataInReg.genblk1\[6\]\.c[6]     System        FD1S3DX     Q       c[6]     1.145       -0.508
TDC.DataInReg.genblk1\[7\]\.c[7]     System        FD1S3DX     Q       c[7]     1.145       -0.508
TDC.DataInReg.genblk1\[8\]\.c[8]     System        FD1S3DX     Q       c[8]     1.145       -0.508
TDC.DataInReg.genblk1\[9\]\.c[9]     System        FD1S3DX     Q       c[9]     1.145       -0.508
==================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                           Required           
Instance                 Reference     Type        Pin     Net              Time         Slack 
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
TDC.DataInReg.rst[0]     System        FD1S3AX     D       Q_i_1_0_rep1     1.040        -0.508
TDC.DataInReg.rst[1]     System        FD1S3AX     D       Q_i_1_1_rep1     1.040        -0.508
TDC.DataInReg.rst[2]     System        FD1S3AX     D       Q_i_1_2_rep1     1.040        -0.508
TDC.DataInReg.rst[3]     System        FD1S3AX     D       Q_i_1_3_rep1     1.040        -0.508
TDC.DataInReg.rst[4]     System        FD1S3AX     D       Q_i_1_4_rep1     1.040        -0.508
TDC.DataInReg.rst[5]     System        FD1S3AX     D       Q_i_1_5_rep1     1.040        -0.508
TDC.DataInReg.rst[6]     System        FD1S3AX     D       Q_i_1_6_rep1     1.040        -0.508
TDC.DataInReg.rst[7]     System        FD1S3AX     D       Q_i_1_7_rep1     1.040        -0.508
TDC.DataInReg.rst[8]     System        FD1S3AX     D       Q_i_1_8_rep1     1.040        -0.508
TDC.DataInReg.rst[9]     System        FD1S3AX     D       Q_i_1_9_rep1     1.040        -0.508
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[0\]\.c[0] / Q
    Ending point:                            TDC.DataInReg.rst[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     FD1S3DX      Q        Out     1.145     1.145       -         
c[0]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_0_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_0_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_0_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[0]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[1\]\.c[1] / Q
    Ending point:                            TDC.DataInReg.rst[1] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[1\]\.c[1]     FD1S3DX      Q        Out     1.145     1.145       -         
c[1]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_1_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_1_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_1_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[1]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 3: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[2\]\.c[2] / Q
    Ending point:                            TDC.DataInReg.rst[2] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[2\]\.c[2]     FD1S3DX      Q        Out     1.145     1.145       -         
c[2]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_2_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_2_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_2_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[2]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 4: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[3\]\.c[3] / Q
    Ending point:                            TDC.DataInReg.rst[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[3\]\.c[3]     FD1S3DX      Q        Out     1.145     1.145       -         
c[3]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_3_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_3_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_3_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[3]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 5: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[4\]\.c[4] / Q
    Ending point:                            TDC.DataInReg.rst[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[4\]\.c[4]     FD1S3DX      Q        Out     1.145     1.145       -         
c[4]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_4_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_4_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_4_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[4]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 346MB peak: 386MB)


Finished timing report (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 346MB peak: 386MB)

---------------------------------------
Resource Usage Report
Part: lfe3_150ea-8

Register bits: 18431 of 149040 (12%)
PIC Latch:       0
I/O cells:       86
Block Rams : 1 of 372 (0%)


Details:
AGEB2:          6
AND2:           2
CCU2C:          309
CU2:            6
DP16KC:         1
EHXPLLF:        3
FADD2B:         9
FD1P3AX:        40
FD1P3AY:        1657
FD1P3BX:        1927
FD1P3DX:        4383
FD1P3IX:        1
FD1S3AX:        3499
FD1S3BX:        1
FD1S3DX:        223
FD1S3IX:        6696
FD1S3JX:        1
FSUB2B:         4
GSR:            1
IB:             51
INV:            1602
L6MUX21:        288
OB:             24
OBZ:            11
OFS1P3DX:       3
OR2:            1
ORCALUT4:       10649
PFUMX:          385
PUR:            1
ROM16X1A:       14
VHI:            631
VLO:            352
XOR2:           11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:28s; Memory used current: 90MB peak: 386MB)

Process took 0h:01m:28s realtime, 0h:01m:28s cputime
# Wed Oct 04 16:02:32 2017

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeECP3" -d LFE3-150EA -path "D:/bartz/Documents/Lattice/TrigTDC/TrigTDC" -path "D:/bartz/Documents/Lattice/TrigTDC"   "D:/bartz/Documents/Lattice/TrigTDC/TrigTDC/TrigTDC_TrigTDC.edi" "TrigTDC_TrigTDC.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DC1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FPh1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ph1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DC0"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FPh0"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="Ph0"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FCA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MYAD"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DEFAULTVALUE"  />
Writing the design to TrigTDC_TrigTDC.ngo...

Total CPU Time: 4 secs  

Total REAL Time: 5 secs  


ngdbuild  -a "LatticeECP3" -d LFE3-150EA  -p "D:/Cad/lscc39/diamond/3.9_x64/ispfpga/ep5c00/data"  -p "D:/bartz/Documents/Lattice/TrigTDC/TrigTDC" -p "D:/bartz/Documents/Lattice/TrigTDC"  "TrigTDC_TrigTDC.ngo" "TrigTDC_TrigTDC.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'TrigTDC_TrigTDC.ngo' ...
Loading NGL library 'D:/Cad/lscc39/diamond/3.9_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'D:/Cad/lscc39/diamond/3.9_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'D:/Cad/lscc39/diamond/3.9_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'D:/Cad/lscc39/diamond/3.9_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'D:/Cad/lscc39/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt31/cnt_4_cry_0_0_S0_27" arg2="TDC/ts/hc/cnt31/cnt_4_cry_0_0_S0_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt31/cnt_4_s_15_0_COUT_27" arg2="TDC/ts/hc/cnt31/cnt_4_s_15_0_COUT_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt31/cnt_4_s_15_0_S1_27" arg2="TDC/ts/hc/cnt31/cnt_4_s_15_0_S1_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt30/cnt_4_cry_0_0_S0_26" arg2="TDC/ts/hc/cnt30/cnt_4_cry_0_0_S0_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt30/cnt_4_s_15_0_COUT_26" arg2="TDC/ts/hc/cnt30/cnt_4_s_15_0_COUT_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt30/cnt_4_s_15_0_S1_26" arg2="TDC/ts/hc/cnt30/cnt_4_s_15_0_S1_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt29/cnt_4_cry_0_0_S0_25" arg2="TDC/ts/hc/cnt29/cnt_4_cry_0_0_S0_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt29/cnt_4_s_15_0_COUT_25" arg2="TDC/ts/hc/cnt29/cnt_4_s_15_0_COUT_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt29/cnt_4_s_15_0_S1_25" arg2="TDC/ts/hc/cnt29/cnt_4_s_15_0_S1_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt28/cnt_4_cry_0_0_S0_24" arg2="TDC/ts/hc/cnt28/cnt_4_cry_0_0_S0_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt28/cnt_4_s_15_0_COUT_24" arg2="TDC/ts/hc/cnt28/cnt_4_s_15_0_COUT_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt28/cnt_4_s_15_0_S1_24" arg2="TDC/ts/hc/cnt28/cnt_4_s_15_0_S1_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt27/cnt_4_cry_0_0_S0_23" arg2="TDC/ts/hc/cnt27/cnt_4_cry_0_0_S0_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt27/cnt_4_s_15_0_COUT_23" arg2="TDC/ts/hc/cnt27/cnt_4_s_15_0_COUT_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt27/cnt_4_s_15_0_S1_23" arg2="TDC/ts/hc/cnt27/cnt_4_s_15_0_S1_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt26/cnt_4_cry_0_0_S0_22" arg2="TDC/ts/hc/cnt26/cnt_4_cry_0_0_S0_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt26/cnt_4_s_15_0_COUT_22" arg2="TDC/ts/hc/cnt26/cnt_4_s_15_0_COUT_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt26/cnt_4_s_15_0_S1_22" arg2="TDC/ts/hc/cnt26/cnt_4_s_15_0_S1_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt25/cnt_4_cry_0_0_S0_28" arg2="TDC/ts/hc/cnt25/cnt_4_cry_0_0_S0_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt25/cnt_4_s_15_0_COUT_28" arg2="TDC/ts/hc/cnt25/cnt_4_s_15_0_COUT_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt25/cnt_4_s_15_0_S1_28" arg2="TDC/ts/hc/cnt25/cnt_4_s_15_0_S1_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt24/cnt_4_cry_0_0_S0_29" arg2="TDC/ts/hc/cnt24/cnt_4_cry_0_0_S0_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt24/cnt_4_s_15_0_COUT_29" arg2="TDC/ts/hc/cnt24/cnt_4_s_15_0_COUT_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt24/cnt_4_s_15_0_S1_29" arg2="TDC/ts/hc/cnt24/cnt_4_s_15_0_S1_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt23/cnt_4_cry_0_0_S0" arg2="TDC/ts/hc/cnt23/cnt_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt23/cnt_4_s_15_0_COUT" arg2="TDC/ts/hc/cnt23/cnt_4_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt23/cnt_4_s_15_0_S1" arg2="TDC/ts/hc/cnt23/cnt_4_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt22/cnt_4_cry_0_0_S0_0" arg2="TDC/ts/hc/cnt22/cnt_4_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt22/cnt_4_s_15_0_COUT_0" arg2="TDC/ts/hc/cnt22/cnt_4_s_15_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt22/cnt_4_s_15_0_S1_0" arg2="TDC/ts/hc/cnt22/cnt_4_s_15_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt21/cnt_4_cry_0_0_S0_1" arg2="TDC/ts/hc/cnt21/cnt_4_cry_0_0_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt21/cnt_4_s_15_0_COUT_1" arg2="TDC/ts/hc/cnt21/cnt_4_s_15_0_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt21/cnt_4_s_15_0_S1_1" arg2="TDC/ts/hc/cnt21/cnt_4_s_15_0_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt20/cnt_4_cry_0_0_S0_2" arg2="TDC/ts/hc/cnt20/cnt_4_cry_0_0_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt20/cnt_4_s_15_0_COUT_2" arg2="TDC/ts/hc/cnt20/cnt_4_s_15_0_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt20/cnt_4_s_15_0_S1_2" arg2="TDC/ts/hc/cnt20/cnt_4_s_15_0_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt19/cnt_4_cry_0_0_S0_3" arg2="TDC/ts/hc/cnt19/cnt_4_cry_0_0_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt19/cnt_4_s_15_0_COUT_3" arg2="TDC/ts/hc/cnt19/cnt_4_s_15_0_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt19/cnt_4_s_15_0_S1_3" arg2="TDC/ts/hc/cnt19/cnt_4_s_15_0_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt18/cnt_4_cry_0_0_S0_4" arg2="TDC/ts/hc/cnt18/cnt_4_cry_0_0_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt18/cnt_4_s_15_0_COUT_4" arg2="TDC/ts/hc/cnt18/cnt_4_s_15_0_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt18/cnt_4_s_15_0_S1_4" arg2="TDC/ts/hc/cnt18/cnt_4_s_15_0_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt17/cnt_4_cry_0_0_S0_5" arg2="TDC/ts/hc/cnt17/cnt_4_cry_0_0_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt17/cnt_4_s_15_0_COUT_5" arg2="TDC/ts/hc/cnt17/cnt_4_s_15_0_COUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt17/cnt_4_s_15_0_S1_5" arg2="TDC/ts/hc/cnt17/cnt_4_s_15_0_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt16/cnt_4_cry_0_0_S0_7" arg2="TDC/ts/hc/cnt16/cnt_4_cry_0_0_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt16/cnt_4_s_15_0_COUT_7" arg2="TDC/ts/hc/cnt16/cnt_4_s_15_0_COUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt16/cnt_4_s_15_0_S1_7" arg2="TDC/ts/hc/cnt16/cnt_4_s_15_0_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt15/cnt_4_cry_0_0_S0_9" arg2="TDC/ts/hc/cnt15/cnt_4_cry_0_0_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt15/cnt_4_s_15_0_COUT_9" arg2="TDC/ts/hc/cnt15/cnt_4_s_15_0_COUT_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt15/cnt_4_s_15_0_S1_9" arg2="TDC/ts/hc/cnt15/cnt_4_s_15_0_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt14/cnt_4_cry_0_0_S0_11" arg2="TDC/ts/hc/cnt14/cnt_4_cry_0_0_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt14/cnt_4_s_15_0_COUT_11" arg2="TDC/ts/hc/cnt14/cnt_4_s_15_0_COUT_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt14/cnt_4_s_15_0_S1_11" arg2="TDC/ts/hc/cnt14/cnt_4_s_15_0_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt13/cnt_4_cry_0_0_S0_13" arg2="TDC/ts/hc/cnt13/cnt_4_cry_0_0_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt13/cnt_4_s_15_0_COUT_13" arg2="TDC/ts/hc/cnt13/cnt_4_s_15_0_COUT_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt13/cnt_4_s_15_0_S1_13" arg2="TDC/ts/hc/cnt13/cnt_4_s_15_0_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt12/cnt_4_cry_0_0_S0_15" arg2="TDC/ts/hc/cnt12/cnt_4_cry_0_0_S0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt12/cnt_4_s_15_0_COUT_15" arg2="TDC/ts/hc/cnt12/cnt_4_s_15_0_COUT_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt12/cnt_4_s_15_0_S1_15" arg2="TDC/ts/hc/cnt12/cnt_4_s_15_0_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt11/cnt_4_cry_0_0_S0_17" arg2="TDC/ts/hc/cnt11/cnt_4_cry_0_0_S0_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt11/cnt_4_s_15_0_COUT_17" arg2="TDC/ts/hc/cnt11/cnt_4_s_15_0_COUT_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt11/cnt_4_s_15_0_S1_17" arg2="TDC/ts/hc/cnt11/cnt_4_s_15_0_S1_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt10/cnt_4_cry_0_0_S0_19" arg2="TDC/ts/hc/cnt10/cnt_4_cry_0_0_S0_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt10/cnt_4_s_15_0_COUT_19" arg2="TDC/ts/hc/cnt10/cnt_4_s_15_0_COUT_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt10/cnt_4_s_15_0_S1_19" arg2="TDC/ts/hc/cnt10/cnt_4_s_15_0_S1_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt9/cnt_4_cry_0_0_S0_21" arg2="TDC/ts/hc/cnt9/cnt_4_cry_0_0_S0_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt9/cnt_4_s_15_0_COUT_21" arg2="TDC/ts/hc/cnt9/cnt_4_s_15_0_COUT_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt9/cnt_4_s_15_0_S1_21" arg2="TDC/ts/hc/cnt9/cnt_4_s_15_0_S1_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt8/cnt_4_cry_0_0_S0_20" arg2="TDC/ts/hc/cnt8/cnt_4_cry_0_0_S0_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt8/cnt_4_s_15_0_COUT_20" arg2="TDC/ts/hc/cnt8/cnt_4_s_15_0_COUT_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt8/cnt_4_s_15_0_S1_20" arg2="TDC/ts/hc/cnt8/cnt_4_s_15_0_S1_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt7/cnt_4_cry_0_0_S0_18" arg2="TDC/ts/hc/cnt7/cnt_4_cry_0_0_S0_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt7/cnt_4_s_15_0_COUT_18" arg2="TDC/ts/hc/cnt7/cnt_4_s_15_0_COUT_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt7/cnt_4_s_15_0_S1_18" arg2="TDC/ts/hc/cnt7/cnt_4_s_15_0_S1_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt6/cnt_4_cry_0_0_S0_16" arg2="TDC/ts/hc/cnt6/cnt_4_cry_0_0_S0_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt6/cnt_4_s_15_0_COUT_16" arg2="TDC/ts/hc/cnt6/cnt_4_s_15_0_COUT_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt6/cnt_4_s_15_0_S1_16" arg2="TDC/ts/hc/cnt6/cnt_4_s_15_0_S1_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt5/cnt_4_cry_0_0_S0_14" arg2="TDC/ts/hc/cnt5/cnt_4_cry_0_0_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt5/cnt_4_s_15_0_COUT_14" arg2="TDC/ts/hc/cnt5/cnt_4_s_15_0_COUT_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt5/cnt_4_s_15_0_S1_14" arg2="TDC/ts/hc/cnt5/cnt_4_s_15_0_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt4/cnt_4_cry_0_0_S0_12" arg2="TDC/ts/hc/cnt4/cnt_4_cry_0_0_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt4/cnt_4_s_15_0_COUT_12" arg2="TDC/ts/hc/cnt4/cnt_4_s_15_0_COUT_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt4/cnt_4_s_15_0_S1_12" arg2="TDC/ts/hc/cnt4/cnt_4_s_15_0_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt3/cnt_4_cry_0_0_S0_10" arg2="TDC/ts/hc/cnt3/cnt_4_cry_0_0_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt3/cnt_4_s_15_0_COUT_10" arg2="TDC/ts/hc/cnt3/cnt_4_s_15_0_COUT_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt3/cnt_4_s_15_0_S1_10" arg2="TDC/ts/hc/cnt3/cnt_4_s_15_0_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt2/cnt_4_cry_0_0_S0_8" arg2="TDC/ts/hc/cnt2/cnt_4_cry_0_0_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt2/cnt_4_s_15_0_COUT_8" arg2="TDC/ts/hc/cnt2/cnt_4_s_15_0_COUT_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt2/cnt_4_s_15_0_S1_8" arg2="TDC/ts/hc/cnt2/cnt_4_s_15_0_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt1/cnt_4_cry_0_0_S0_6" arg2="TDC/ts/hc/cnt1/cnt_4_cry_0_0_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt1/cnt_4_s_15_0_COUT_6" arg2="TDC/ts/hc/cnt1/cnt_4_s_15_0_COUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt1/cnt_4_s_15_0_S1_6" arg2="TDC/ts/hc/cnt1/cnt_4_s_15_0_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt0/un1_cnt_1_cry_0_0_S0" arg2="TDC/ts/hc/cnt0/un1_cnt_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt0/un1_cnt_1_s_15_0_COUT" arg2="TDC/ts/hc/cnt0/un1_cnt_1_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/hc/cnt0/un1_cnt_1_s_15_0_S1" arg2="TDC/ts/hc/cnt0/un1_cnt_1_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/sm/un1_i_cry_0_0_S0" arg2="TDC/ts/sm/un1_i_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/sm/un1_i_s_5_0_COUT" arg2="TDC/ts/sm/un1_i_s_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TDC/ts/sm/un1_i_s_5_0_S1" arg2="TDC/ts/sm/un1_i_s_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Blink/count_cry_0_S0[0]" arg2="Blink/count_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Blink/count_s_0_COUT[31]" arg2="Blink/count_s_0_COUT[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Blink/count_s_0_S1[31]" arg2="Blink/count_s_0_S1[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pA" arg2="IN_pA"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pB" arg2="IN_pB"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pC" arg2="IN_pC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pD" arg2="IN_pD"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="reset_i" arg2="reset_i"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[0]" arg2="TestIn[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[1]" arg2="TestIn[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[2]" arg2="TestIn[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[3]" arg2="TestIn[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[4]" arg2="TestIn[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[5]" arg2="TestIn[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[6]" arg2="TestIn[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[7]" arg2="TestIn[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[8]" arg2="TestIn[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[9]" arg2="TestIn[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[10]" arg2="TestIn[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TestIn[11]" arg2="TestIn[11]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="119"  />

Design Results:
  32791 blocks expanded
Complete the first expansion.
Writing 'TrigTDC_TrigTDC.ngd' ...
Total CPU Time: 4 secs  

Total REAL Time: 4 secs  


map -a "LatticeECP3" -p LFE3-150EA -t FPBGA672 -s 8 -oc Commercial   "TrigTDC_TrigTDC.ngd" -o "TrigTDC_TrigTDC_map.ncd" -pr "TrigTDC_TrigTDC.prf" -mp "TrigTDC_TrigTDC.mrp" -lpf "D:/bartz/Documents/Lattice/TrigTDC/TrigTDC/TrigTDC_TrigTDC_synplify.lpf" -lpf "D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf"             
map:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: TrigTDC_TrigTDC.ngd
   Picdevice="LFE3-150EA"

   Pictype="FPBGA672"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-150EAFPBGA672, Performance used: 8.

Loading device for application GENERIC from file 'ec5a124x182.nph' in environment: D:/Cad/lscc39/diamond/3.9_x64/ispfpga.
    <postMsg mid="1100300" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(105): Semantic error in &quot;DEFINE PORT GROUP &quot;CLK_group&quot; &quot;CLK*&quot; ;&quot;: " arg1="&quot;CLK*&quot; matches no ports in the design. " arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="105"  />
    <postMsg mid="1100641" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(106): Semantic error in &quot;IOBUF GROUP &quot;CLK_group&quot; IO_TYPE=LVDS25 ;&quot;: " arg1="Group &quot;CLK_group&quot;, has not been defined." arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="106"  />
    <postMsg mid="1100300" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(130): Semantic error in &quot;DEFINE PORT GROUP &quot;FPGA_group&quot; &quot;FPGA*&quot; ;&quot;: " arg1="&quot;FPGA*&quot; matches no ports in the design. " arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="130"  />
    <postMsg mid="1100641" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(131): Semantic error in &quot;IOBUF GROUP &quot;FPGA_group&quot; IO_TYPE=LVCMOS25 PULLMODE=UP ;&quot;: " arg1="Group &quot;FPGA_group&quot;, has not been defined." arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="131"  />
    <postMsg mid="1100300" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(148): Semantic error in &quot;DEFINE PORT GROUP &quot;TEST_LINE_group&quot; &quot;TEST_LINE*&quot; ;&quot;: " arg1="&quot;TEST_LINE*&quot; matches no ports in the design. " arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="148"  />
    <postMsg mid="1100641" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(149): Semantic error in &quot;IOBUF GROUP &quot;TEST_LINE_group&quot; IO_TYPE=LVCMOS25 PULLMODE=DOWN ;&quot;: " arg1="Group &quot;TEST_LINE_group&quot;, has not been defined." arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="149"  />
    <postMsg mid="1100300" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(405): Semantic error in &quot;DEFINE PORT GROUP &quot;FLASH_group&quot; &quot;FLASH*&quot; ;&quot;: " arg1="&quot;FLASH*&quot; matches no ports in the design. " arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="405"  />
    <postMsg mid="1100641" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(406): Semantic error in &quot;IOBUF GROUP &quot;FLASH_group&quot; IO_TYPE=LVCMOS25 PULLMODE=NONE ;&quot;: " arg1="Group &quot;FLASH_group&quot;, has not been defined." arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="406"  />
    <postMsg mid="1101650" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(464): Semantic error in &quot;USE PRIMARY PURE NET &quot;clk[4]&quot; ;&quot;: " arg1="clk[4]" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="464"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(111): Semantic error in &quot;LOCATE COMP &quot;TRIGGER_LEFT&quot; SITE &quot;V3&quot; ;&quot;: " arg1="TRIGGER_LEFT" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="111"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(112): Semantic error in &quot;LOCATE COMP &quot;TRIGGER_RIGHT&quot; SITE &quot;N24&quot; ;&quot;: " arg1="TRIGGER_RIGHT" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="112"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(113): Semantic error in &quot;IOBUF PORT &quot;TRIGGER_RIGHT&quot; IO_TYPE=LVDS25 ;&quot;: " arg1="TRIGGER_RIGHT" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="113"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(114): Semantic error in &quot;IOBUF PORT &quot;TRIGGER_LEFT&quot; IO_TYPE=LVDS25 ;&quot;: " arg1="TRIGGER_LEFT" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="114"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(118): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_0&quot; SITE &quot;AD4&quot; ;&quot;: " arg1="FPGA5_COMM_0" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="118"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(119): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_1&quot; SITE &quot;AE3&quot; ;&quot;: " arg1="FPGA5_COMM_1" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="119"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(120): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_2&quot; SITE &quot;AA7&quot; ;&quot;: " arg1="FPGA5_COMM_2" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="120"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(121): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_3&quot; SITE &quot;AB7&quot; ;&quot;: " arg1="FPGA5_COMM_3" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="121"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(122): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_4&quot; SITE &quot;AD3&quot; ;&quot;: " arg1="FPGA5_COMM_4" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="122"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(123): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_5&quot; SITE &quot;AC4&quot; ;&quot;: " arg1="FPGA5_COMM_5" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="123"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(124): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_6&quot; SITE &quot;AE2&quot; ;&quot;: " arg1="FPGA5_COMM_6" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="124"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(125): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_7&quot; SITE &quot;AF3&quot; ;&quot;: " arg1="FPGA5_COMM_7" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="125"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(126): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_8&quot; SITE &quot;AE4&quot; ;&quot;: " arg1="FPGA5_COMM_8" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="126"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(127): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_9&quot; SITE &quot;AF4&quot; ;&quot;: " arg1="FPGA5_COMM_9" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="127"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(128): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_10&quot; SITE &quot;V10&quot; ;&quot;: " arg1="FPGA5_COMM_10" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="128"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(129): Semantic error in &quot;LOCATE COMP &quot;FPGA5_COMM_11&quot; SITE &quot;W10&quot; ;&quot;: " arg1="FPGA5_COMM_11" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="129"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(132): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_0&quot; SITE &quot;A5&quot; ;&quot;: " arg1="TEST_LINE_0" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="132"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(133): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_1&quot; SITE &quot;A6&quot; ;&quot;: " arg1="TEST_LINE_1" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="133"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(134): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_2&quot; SITE &quot;G8&quot; ;&quot;: " arg1="TEST_LINE_2" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="134"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(135): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_3&quot; SITE &quot;F9&quot; ;&quot;: " arg1="TEST_LINE_3" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="135"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(136): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_4&quot; SITE &quot;D9&quot; ;&quot;: " arg1="TEST_LINE_4" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="136"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(137): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_5&quot; SITE &quot;D10&quot; ;&quot;: " arg1="TEST_LINE_5" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="137"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(138): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_6&quot; SITE &quot;F10&quot; ;&quot;: " arg1="TEST_LINE_6" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="138"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(139): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_7&quot; SITE &quot;E10&quot; ;&quot;: " arg1="TEST_LINE_7" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="139"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(140): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_8&quot; SITE &quot;A8&quot; ;&quot;: " arg1="TEST_LINE_8" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="140"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(141): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_9&quot; SITE &quot;B8&quot; ;&quot;: " arg1="TEST_LINE_9" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="141"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(142): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_10&quot; SITE &quot;G10&quot; ;&quot;: " arg1="TEST_LINE_10" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="142"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(143): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_11&quot; SITE &quot;G9&quot; ;&quot;: " arg1="TEST_LINE_11" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="143"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(144): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_12&quot; SITE &quot;C9&quot; ;&quot;: " arg1="TEST_LINE_12" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="144"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(145): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_13&quot; SITE &quot;C10&quot; ;&quot;: " arg1="TEST_LINE_13" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="145"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(146): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_14&quot; SITE &quot;H10&quot; ;&quot;: " arg1="TEST_LINE_14" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="146"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(147): Semantic error in &quot;LOCATE COMP &quot;TEST_LINE_15&quot; SITE &quot;H11&quot; ;&quot;: " arg1="TEST_LINE_15" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="147"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(274): Semantic error in &quot;LOCATE COMP &quot;OUT_C[0]&quot; SITE &quot;AA24&quot; ;&quot;: " arg1="OUT_C[0]" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="274"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(276): Semantic error in &quot;LOCATE COMP &quot;OUT_C[1]&quot; SITE &quot;U24&quot; ;&quot;: " arg1="OUT_C[1]" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="276"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(278): Semantic error in &quot;LOCATE COMP &quot;OUT_C[2]&quot; SITE &quot;U23&quot; ;&quot;: " arg1="OUT_C[2]" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="278"  />
    <postMsg mid="1100645" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(385): Semantic error in &quot;IOBUF GROUP &quot;IN_group&quot; IO_TYPE=LVDS25 DIFFRESISTOR=100 ;&quot;: " arg1="Group element &quot;IN_*&quot; does not exist." arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="385"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(401): Semantic error in &quot;LOCATE COMP &quot;FLASH_CLK&quot; SITE &quot;B12&quot; ;&quot;: " arg1="FLASH_CLK" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="401"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(402): Semantic error in &quot;LOCATE COMP &quot;FLASH_CS&quot; SITE &quot;E11&quot; ;&quot;: " arg1="FLASH_CS" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="402"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(403): Semantic error in &quot;LOCATE COMP &quot;FLASH_DIN&quot; SITE &quot;E12&quot; ;&quot;: " arg1="FLASH_DIN" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="403"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(404): Semantic error in &quot;LOCATE COMP &quot;FLASH_DOUT&quot; SITE &quot;A12&quot; ;&quot;: " arg1="FLASH_DOUT" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="404"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(407): Semantic error in &quot;LOCATE COMP &quot;PROGRAMN&quot; SITE &quot;B11&quot; ;&quot;: " arg1="PROGRAMN" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="407"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(408): Semantic error in &quot;IOBUF PORT &quot;PROGRAMN&quot; IO_TYPE=LVCMOS25 PULLMODE=UP DRIVE=8 ;&quot;: " arg1="PROGRAMN" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="408"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(412): Semantic error in &quot;LOCATE COMP &quot;TEMPSENS&quot; SITE &quot;A13&quot; ;&quot;: " arg1="TEMPSENS" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="412"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(413): Semantic error in &quot;IOBUF PORT &quot;TEMPSENS&quot; IO_TYPE=LVCMOS25 PULLMODE=UP DRIVE=8 ;&quot;: " arg1="TEMPSENS" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="413"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(415): Semantic error in &quot;LOCATE COMP &quot;CODE_LINE_1&quot; SITE &quot;AA20&quot; ;&quot;: " arg1="CODE_LINE_1" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="415"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(416): Semantic error in &quot;LOCATE COMP &quot;CODE_LINE_0&quot; SITE &quot;Y21&quot; ;&quot;: " arg1="CODE_LINE_0" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="416"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(417): Semantic error in &quot;IOBUF PORT &quot;CODE_LINE_1&quot; IO_TYPE=LVCMOS25 PULLMODE=UP ;&quot;: " arg1="CODE_LINE_1" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="417"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(418): Semantic error in &quot;IOBUF PORT &quot;CODE_LINE_0&quot; IO_TYPE=LVCMOS25 PULLMODE=UP ;&quot;: " arg1="CODE_LINE_0" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="418"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(420): Semantic error in &quot;LOCATE COMP &quot;SUPPL&quot; SITE &quot;C14&quot; ;&quot;: " arg1="SUPPL" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="420"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(421): Semantic error in &quot;IOBUF PORT &quot;SUPPL&quot; IO_TYPE=LVDS25 ;&quot;: " arg1="SUPPL" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="421"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(494): Semantic error in &quot;UGROUP &quot;IGrp1&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[28]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[29]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[30]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[31]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[28]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[29]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[30]&#xA;&#x9;BLKNAME TDC   ....   AME TDC/DataInReg/genblk2[31].t_0[31]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[28]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[29]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[30]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[31];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[28]&quot; of UGROUP &quot;IGrp1&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[29]&quot; of UGROUP &quot;IGrp1&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[30]&quot; of UGROUP &quot;IGrp1&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[31]&quot; of UGROUP &quot;IGrp1&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="494"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(495): Semantic error in &quot;LOCATE UGROUP &quot;IGrp1&quot; SITE &quot;R8C2D&quot; ;&quot;: " arg1="IGrp1" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="495"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(524): Semantic error in &quot;UGROUP &quot;IGrp2&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[12]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[13]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[14]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[15]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[12]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[13]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[14]&#xA;&#x9;BLKNAME TDC   ....   AME TDC/DataInReg/genblk2[15].t_0[15]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[12]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[13]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[14]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[15];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[12]&quot; of UGROUP &quot;IGrp2&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[13]&quot; of UGROUP &quot;IGrp2&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[14]&quot; of UGROUP &quot;IGrp2&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[15]&quot; of UGROUP &quot;IGrp2&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="524"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(525): Semantic error in &quot;LOCATE UGROUP &quot;IGrp2&quot; SITE &quot;R17C2D&quot; ;&quot;: " arg1="IGrp2" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="525"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(554): Semantic error in &quot;UGROUP &quot;IGrp3&quot; BBOX 9 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[0]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[5]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[2]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[3]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[0]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[5]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[2]&#xA;&#x9;BLKNAME TDC/DataIn   ....   &#xA;&#x9;BLKNAME TDC/DataInReg/genblk2[3].t_0[3]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[0]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[5]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[2]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[3];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[0]&quot; of UGROUP &quot;IGrp3&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[5]&quot; of UGROUP &quot;IGrp3&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[2]&quot; of UGROUP &quot;IGrp3&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[3]&quot; of UGROUP &quot;IGrp3&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="554"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(555): Semantic error in &quot;LOCATE UGROUP &quot;IGrp3&quot; SITE &quot;R26C2D&quot; ;&quot;: " arg1="IGrp3" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="555"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(584): Semantic error in &quot;UGROUP &quot;IGrp4&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[1]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[4]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[24]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[26]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[1]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[4]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[24]&#xA;&#x9;BLKNAME TDC/Dat   ....   KNAME TDC/DataInReg/genblk2[26].t_0[26]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[1]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[4]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[24]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[26];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[1]&quot; of UGROUP &quot;IGrp4&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[4]&quot; of UGROUP &quot;IGrp4&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[24]&quot; of UGROUP &quot;IGrp4&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[26]&quot; of UGROUP &quot;IGrp4&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="584"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(585): Semantic error in &quot;LOCATE UGROUP &quot;IGrp4&quot; SITE &quot;R53C2D&quot; ;&quot;: " arg1="IGrp4" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="585"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(614): Semantic error in &quot;UGROUP &quot;IGrp5&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[23]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[25]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[22]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[27]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_23[23]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_23[25]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_23[22]&#xA;&#x9;BLKNAME    ....   AME TDC/DataInReg/genblk2[27].t_0[27]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[23]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[25]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[22]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[27];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_23[23]&quot; of UGROUP &quot;IGrp5&quot; not found in designBlock &quot;TDC/DataInReg/Q_23[25]&quot; of UGROUP &quot;IGrp5&quot; not found in designBlock &quot;TDC/DataInReg/Q_23[22]&quot; of UGROUP &quot;IGrp5&quot; not found in designBlock &quot;TDC/DataInReg/Q_23[27]&quot; of UGROUP &quot;IGrp5&quot; not found in designBlock &quot;TDC/DataInReg/genblk23[23].c[23]&quot; of UGROUP &quot;I   ....    designBlock &quot;TDC/DataInReg/genblk23[27].c[27]&quot; of UGROUP &quot;IGrp5&quot; not found in designBlock &quot;TDC/DataInReg/genblk23[27].c_0[27]&quot; of UGROUP &quot;IGrp5&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="614"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(615): Semantic error in &quot;LOCATE UGROUP &quot;IGrp5&quot; SITE &quot;R62C2D&quot; ;&quot;: " arg1="IGrp5" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="615"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(644): Semantic error in &quot;UGROUP &quot;IGrp6&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[8]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[11]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[7]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[9]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_8[8]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_8[11]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_8[7]&#xA;&#x9;BLKNAME TDC/Data   ....   &#x9;BLKNAME TDC/DataInReg/genblk2[9].t_0[9]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[8]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[11]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[7]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[9];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_8[8]&quot; of UGROUP &quot;IGrp6&quot; not found in designBlock &quot;TDC/DataInReg/Q_8[11]&quot; of UGROUP &quot;IGrp6&quot; not found in designBlock &quot;TDC/DataInReg/Q_8[7]&quot; of UGROUP &quot;IGrp6&quot; not found in designBlock &quot;TDC/DataInReg/Q_8[9]&quot; of UGROUP &quot;IGrp6&quot; not found in designBlock &quot;TDC/DataInReg/genblk8[8].c[8]&quot; of UGROUP &quot;IGrp6&quot; not    ....   und in designBlock &quot;TDC/DataInReg/genblk8[9].c[9]&quot; of UGROUP &quot;IGrp6&quot; not found in designBlock &quot;TDC/DataInReg/genblk8[9].c_0[9]&quot; of UGROUP &quot;IGrp6&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="644"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(645): Semantic error in &quot;LOCATE UGROUP &quot;IGrp6&quot; SITE &quot;R89C2D&quot; ;&quot;: " arg1="IGrp6" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="645"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(674): Semantic error in &quot;UGROUP &quot;IGrp7&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[6]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[10]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[20]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[17]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_6[6]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_6[10]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_6[20]&#xA;&#x9;BLKNAME TDC/D   ....   NAME TDC/DataInReg/genblk2[17].t_0[17]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[6]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[10]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[20]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[17];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_6[6]&quot; of UGROUP &quot;IGrp7&quot; not found in designBlock &quot;TDC/DataInReg/Q_6[10]&quot; of UGROUP &quot;IGrp7&quot; not found in designBlock &quot;TDC/DataInReg/Q_6[20]&quot; of UGROUP &quot;IGrp7&quot; not found in designBlock &quot;TDC/DataInReg/Q_6[17]&quot; of UGROUP &quot;IGrp7&quot; not found in designBlock &quot;TDC/DataInReg/genblk6[6].c[6]&quot; of UGROUP &quot;IGrp7&quot; no   ....   in designBlock &quot;TDC/DataInReg/genblk6[17].c[17]&quot; of UGROUP &quot;IGrp7&quot; not found in designBlock &quot;TDC/DataInReg/genblk6[17].c_0[17]&quot; of UGROUP &quot;IGrp7&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="674"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(675): Semantic error in &quot;LOCATE UGROUP &quot;IGrp7&quot; SITE &quot;R98C2D&quot; ;&quot;: " arg1="IGrp7" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="675"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(704): Semantic error in &quot;UGROUP &quot;IGrp8&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[18]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[19]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[16]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[21]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_18[18]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_18[19]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_18[16]&#xA;&#x9;BLKNAME    ....   AME TDC/DataInReg/genblk2[21].t_0[21]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[18]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[19]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[16]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[21];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_18[18]&quot; of UGROUP &quot;IGrp8&quot; not found in designBlock &quot;TDC/DataInReg/Q_18[19]&quot; of UGROUP &quot;IGrp8&quot; not found in designBlock &quot;TDC/DataInReg/Q_18[16]&quot; of UGROUP &quot;IGrp8&quot; not found in designBlock &quot;TDC/DataInReg/Q_18[21]&quot; of UGROUP &quot;IGrp8&quot; not found in designBlock &quot;TDC/DataInReg/genblk18[18].c[18]&quot; of UGROUP &quot;I   ....    designBlock &quot;TDC/DataInReg/genblk18[21].c[21]&quot; of UGROUP &quot;IGrp8&quot; not found in designBlock &quot;TDC/DataInReg/genblk18[21].c_0[21]&quot; of UGROUP &quot;IGrp8&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="704"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(705): Semantic error in &quot;LOCATE UGROUP &quot;IGrp8&quot; SITE &quot;R107C2D&quot; ;&quot;: " arg1="IGrp8" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="705"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(734): Semantic error in &quot;UGROUP &quot;IGrp9&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[32]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[33]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[34]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[35]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[32]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[33]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[34]&#xA;&#x9;BLKNAME TDC   ....   AME TDC/DataInReg/genblk2[35].t_0[35]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[32]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[33]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[34]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[35];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[32]&quot; of UGROUP &quot;IGrp9&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[33]&quot; of UGROUP &quot;IGrp9&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[34]&quot; of UGROUP &quot;IGrp9&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[35]&quot; of UGROUP &quot;IGrp9&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="734"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(735): Semantic error in &quot;LOCATE UGROUP &quot;IGrp9&quot; SITE &quot;R35C180D&quot; ;&quot;: " arg1="IGrp9" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="735"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(750): Semantic error in &quot;UGROUP &quot;IGrp10&quot; BBOX 4 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[36]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[37]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[36]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[37]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk1[36].c[36]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk1[36].c_0[36]&#xA;&#x9;BLKNAME TDC/Dat   ....   lk2[36].t_0[36]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk2[37].t[37]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk2[37].t_0[37]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[36]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[37];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[36]&quot; of UGROUP &quot;IGrp10&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[37]&quot; of UGROUP &quot;IGrp10&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="750"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(751): Semantic error in &quot;LOCATE UGROUP &quot;IGrp10&quot; SITE &quot;R44C180D&quot; ;&quot;: " arg1="IGrp10" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="751"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(766): Semantic error in &quot;UGROUP &quot;IGrp11&quot; BBOX 4 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[45]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[44]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[45]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[44]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk1[45].c[45]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk1[45].c_0[45]&#xA;&#x9;BLKNAME TDC/Dat   ....   lk2[45].t_0[45]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk2[44].t[44]&#xA;&#x9;BLKNAME TDC/DataInReg/genblk2[44].t_0[44]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[45]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[44];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[45]&quot; of UGROUP &quot;IGrp11&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[44]&quot; of UGROUP &quot;IGrp11&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="766"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(767): Semantic error in &quot;LOCATE UGROUP &quot;IGrp11&quot; SITE &quot;R93C180D&quot; ;&quot;: " arg1="IGrp11" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="767"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(796): Semantic error in &quot;UGROUP &quot;IGrp12&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[46]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[47]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[38]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[39]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[46]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[47]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[38]&#xA;&#x9;BLKNAME TD   ....   AME TDC/DataInReg/genblk2[39].t_0[39]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[46]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[47]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[38]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[39];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[46]&quot; of UGROUP &quot;IGrp12&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[47]&quot; of UGROUP &quot;IGrp12&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[38]&quot; of UGROUP &quot;IGrp12&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[39]&quot; of UGROUP &quot;IGrp12&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="796"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(797): Semantic error in &quot;LOCATE UGROUP &quot;IGrp12&quot; SITE &quot;R98C180D&quot; ;&quot;: " arg1="IGrp12" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="797"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(826): Semantic error in &quot;UGROUP &quot;IGrp13&quot; BBOX 8 2 &#xA;&#x9;BLKNAME TDC/DataInReg/Q[40]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[41]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[43]&#xA;&#x9;BLKNAME TDC/DataInReg/Q[42]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[40]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[41]&#xA;&#x9;BLKNAME TDC/DataInReg/Q_1[43]&#xA;&#x9;BLKNAME TD   ....   AME TDC/DataInReg/genblk2[42].t_0[42]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[40]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[41]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[43]&#xA;&#x9;BLKNAME TDC/DataInReg/rst[42];&quot;: " arg1="Block &quot;TDC/DataInReg/Q_1[40]&quot; of UGROUP &quot;IGrp13&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[41]&quot; of UGROUP &quot;IGrp13&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[43]&quot; of UGROUP &quot;IGrp13&quot; not found in designBlock &quot;TDC/DataInReg/Q_1[42]&quot; of UGROUP &quot;IGrp13&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="826"  />
    <postMsg mid="1100675" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(827): Semantic error in &quot;LOCATE UGROUP &quot;IGrp13&quot; SITE &quot;R107C180D&quot; ;&quot;: " arg1="IGrp13" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="827"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1104): Semantic error in &quot;UGROUP &quot;TimeMarkerStart0&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[4]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[5]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn[6]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn_12[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn_16[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn_1_.CN&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn_20[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn_4[4]&#xA;&#x9;BLKNAME TDC/Tdc/fb0/CIn_8[0];&quot;: " arg1="Block &quot;TDC/Tdc/fb0/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart0&quot; not found in designBlock &quot;TDC/Tdc/fb0/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart0&quot; not found in designBlock &quot;TDC/Tdc/fb0/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart0&quot; not found in designBlock &quot;TDC/Tdc/fb0/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart0&quot; not found in designBlock &quot;TDC/Tdc/fb0/CIn[4]   ....   d in designBlock &quot;TDC/Tdc/fb0/CIn_4[4]&quot; of UGROUP &quot;TimeMarkerStart0&quot; not found in designBlock &quot;TDC/Tdc/fb0/CIn_8[0]&quot; of UGROUP &quot;TimeMarkerStart0&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1104"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1182): Semantic error in &quot;UGROUP &quot;TimeMarkerStart1&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb1/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb1/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb1/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb1/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb1/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb1/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart1&quot; not found in designBlock &quot;TDC/Tdc/fb1/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart1&quot; not found in designBlock &quot;TDC/Tdc/fb1/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart1&quot; not found in designBlock &quot;TDC/Tdc/fb1/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart1&quot; not found in designBlock &quot;TDC/Tdc/fb1/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart1&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1182"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1260): Semantic error in &quot;UGROUP &quot;TimeMarkerStart2&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb2/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb2/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb2/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb2/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb2/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb2/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart2&quot; not found in designBlock &quot;TDC/Tdc/fb2/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart2&quot; not found in designBlock &quot;TDC/Tdc/fb2/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart2&quot; not found in designBlock &quot;TDC/Tdc/fb2/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart2&quot; not found in designBlock &quot;TDC/Tdc/fb2/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart2&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1260"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1338): Semantic error in &quot;UGROUP &quot;TimeMarkerStart3&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb3/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb3/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb3/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb3/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb3/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb3/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart3&quot; not found in designBlock &quot;TDC/Tdc/fb3/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart3&quot; not found in designBlock &quot;TDC/Tdc/fb3/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart3&quot; not found in designBlock &quot;TDC/Tdc/fb3/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart3&quot; not found in designBlock &quot;TDC/Tdc/fb3/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart3&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1338"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1416): Semantic error in &quot;UGROUP &quot;TimeMarkerStart4&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb4/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb4/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb4/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb4/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb4/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb4/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart4&quot; not found in designBlock &quot;TDC/Tdc/fb4/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart4&quot; not found in designBlock &quot;TDC/Tdc/fb4/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart4&quot; not found in designBlock &quot;TDC/Tdc/fb4/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart4&quot; not found in designBlock &quot;TDC/Tdc/fb4/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart4&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1416"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1494): Semantic error in &quot;UGROUP &quot;TimeMarkerStart5&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb5/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb5/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb5/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb5/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb5/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb5/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart5&quot; not found in designBlock &quot;TDC/Tdc/fb5/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart5&quot; not found in designBlock &quot;TDC/Tdc/fb5/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart5&quot; not found in designBlock &quot;TDC/Tdc/fb5/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart5&quot; not found in designBlock &quot;TDC/Tdc/fb5/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart5&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1494"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1572): Semantic error in &quot;UGROUP &quot;TimeMarkerStart6&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb6/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb6/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb6/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb6/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb6/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb6/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart6&quot; not found in designBlock &quot;TDC/Tdc/fb6/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart6&quot; not found in designBlock &quot;TDC/Tdc/fb6/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart6&quot; not found in designBlock &quot;TDC/Tdc/fb6/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart6&quot; not found in designBlock &quot;TDC/Tdc/fb6/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart6&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1572"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1650): Semantic error in &quot;UGROUP &quot;TimeMarkerStart7&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb7/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb7/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb7/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb7/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb7/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb7/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart7&quot; not found in designBlock &quot;TDC/Tdc/fb7/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart7&quot; not found in designBlock &quot;TDC/Tdc/fb7/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart7&quot; not found in designBlock &quot;TDC/Tdc/fb7/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart7&quot; not found in designBlock &quot;TDC/Tdc/fb7/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart7&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1650"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1728): Semantic error in &quot;UGROUP &quot;TimeMarkerStart8&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb8/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb8/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb8/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb8/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb8/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb8/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart8&quot; not found in designBlock &quot;TDC/Tdc/fb8/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart8&quot; not found in designBlock &quot;TDC/Tdc/fb8/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart8&quot; not found in designBlock &quot;TDC/Tdc/fb8/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart8&quot; not found in designBlock &quot;TDC/Tdc/fb8/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart8&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1728"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1806): Semantic error in &quot;UGROUP &quot;TimeMarkerStart9&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb9/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb9/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb9/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb9/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb9/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb9/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart9&quot; not found in designBlock &quot;TDC/Tdc/fb9/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart9&quot; not found in designBlock &quot;TDC/Tdc/fb9/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart9&quot; not found in designBlock &quot;TDC/Tdc/fb9/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart9&quot; not found in designBlock &quot;TDC/Tdc/fb9/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart9&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1806"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1884): Semantic error in &quot;UGROUP &quot;TimeMarkerStart10&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb10/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb10/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb10/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb10/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb10/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb10/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart10&quot; not found in designBlock &quot;TDC/Tdc/fb10/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart10&quot; not found in designBlock &quot;TDC/Tdc/fb10/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart10&quot; not found in designBlock &quot;TDC/Tdc/fb10/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart10&quot; not found in designBlock &quot;TDC/Tdc/fb10/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart10&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1884"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(1962): Semantic error in &quot;UGROUP &quot;TimeMarkerStart11&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb11/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb11/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb11/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb11/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb11/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb11/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart11&quot; not found in designBlock &quot;TDC/Tdc/fb11/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart11&quot; not found in designBlock &quot;TDC/Tdc/fb11/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart11&quot; not found in designBlock &quot;TDC/Tdc/fb11/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart11&quot; not found in designBlock &quot;TDC/Tdc/fb11/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart11&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="1962"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2040): Semantic error in &quot;UGROUP &quot;TimeMarkerStart12&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb12/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb12/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb12/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb12/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb12/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb12/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart12&quot; not found in designBlock &quot;TDC/Tdc/fb12/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart12&quot; not found in designBlock &quot;TDC/Tdc/fb12/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart12&quot; not found in designBlock &quot;TDC/Tdc/fb12/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart12&quot; not found in designBlock &quot;TDC/Tdc/fb12/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart12&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2040"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2118): Semantic error in &quot;UGROUP &quot;TimeMarkerStart13&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb13/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb13/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb13/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb13/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb13/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb13/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart13&quot; not found in designBlock &quot;TDC/Tdc/fb13/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart13&quot; not found in designBlock &quot;TDC/Tdc/fb13/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart13&quot; not found in designBlock &quot;TDC/Tdc/fb13/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart13&quot; not found in designBlock &quot;TDC/Tdc/fb13/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart13&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2118"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2196): Semantic error in &quot;UGROUP &quot;TimeMarkerStart14&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb14/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb14/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb14/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb14/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb14/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb14/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart14&quot; not found in designBlock &quot;TDC/Tdc/fb14/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart14&quot; not found in designBlock &quot;TDC/Tdc/fb14/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart14&quot; not found in designBlock &quot;TDC/Tdc/fb14/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart14&quot; not found in designBlock &quot;TDC/Tdc/fb14/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart14&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2196"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2274): Semantic error in &quot;UGROUP &quot;TimeMarkerStart15&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb15/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb15/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb15/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb15/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb15/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb15/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart15&quot; not found in designBlock &quot;TDC/Tdc/fb15/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart15&quot; not found in designBlock &quot;TDC/Tdc/fb15/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart15&quot; not found in designBlock &quot;TDC/Tdc/fb15/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart15&quot; not found in designBlock &quot;TDC/Tdc/fb15/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart15&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2274"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2352): Semantic error in &quot;UGROUP &quot;TimeMarkerStart16&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb16/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb16/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb16/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb16/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb16/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb16/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart16&quot; not found in designBlock &quot;TDC/Tdc/fb16/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart16&quot; not found in designBlock &quot;TDC/Tdc/fb16/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart16&quot; not found in designBlock &quot;TDC/Tdc/fb16/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart16&quot; not found in designBlock &quot;TDC/Tdc/fb16/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart16&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2352"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2430): Semantic error in &quot;UGROUP &quot;TimeMarkerStart17&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb17/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb17/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb17/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb17/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb17/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb17/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart17&quot; not found in designBlock &quot;TDC/Tdc/fb17/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart17&quot; not found in designBlock &quot;TDC/Tdc/fb17/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart17&quot; not found in designBlock &quot;TDC/Tdc/fb17/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart17&quot; not found in designBlock &quot;TDC/Tdc/fb17/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart17&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2430"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2508): Semantic error in &quot;UGROUP &quot;TimeMarkerStart18&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb18/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb18/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb18/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb18/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb18/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb18/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart18&quot; not found in designBlock &quot;TDC/Tdc/fb18/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart18&quot; not found in designBlock &quot;TDC/Tdc/fb18/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart18&quot; not found in designBlock &quot;TDC/Tdc/fb18/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart18&quot; not found in designBlock &quot;TDC/Tdc/fb18/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart18&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2508"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2586): Semantic error in &quot;UGROUP &quot;TimeMarkerStart19&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb19/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb19/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb19/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb19/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb19/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb19/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart19&quot; not found in designBlock &quot;TDC/Tdc/fb19/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart19&quot; not found in designBlock &quot;TDC/Tdc/fb19/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart19&quot; not found in designBlock &quot;TDC/Tdc/fb19/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart19&quot; not found in designBlock &quot;TDC/Tdc/fb19/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart19&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2586"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2664): Semantic error in &quot;UGROUP &quot;TimeMarkerStart20&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb20/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb20/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb20/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb20/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb20/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb20/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart20&quot; not found in designBlock &quot;TDC/Tdc/fb20/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart20&quot; not found in designBlock &quot;TDC/Tdc/fb20/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart20&quot; not found in designBlock &quot;TDC/Tdc/fb20/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart20&quot; not found in designBlock &quot;TDC/Tdc/fb20/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart20&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2664"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2742): Semantic error in &quot;UGROUP &quot;TimeMarkerStart21&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb21/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb21/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb21/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb21/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb21/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb21/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart21&quot; not found in designBlock &quot;TDC/Tdc/fb21/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart21&quot; not found in designBlock &quot;TDC/Tdc/fb21/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart21&quot; not found in designBlock &quot;TDC/Tdc/fb21/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart21&quot; not found in designBlock &quot;TDC/Tdc/fb21/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart21&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2742"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2820): Semantic error in &quot;UGROUP &quot;TimeMarkerStart22&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb22/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb22/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb22/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb22/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb22/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb22/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart22&quot; not found in designBlock &quot;TDC/Tdc/fb22/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart22&quot; not found in designBlock &quot;TDC/Tdc/fb22/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart22&quot; not found in designBlock &quot;TDC/Tdc/fb22/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart22&quot; not found in designBlock &quot;TDC/Tdc/fb22/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart22&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2820"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2898): Semantic error in &quot;UGROUP &quot;TimeMarkerStart23&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb23/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb23/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb23/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb23/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb23/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb23/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart23&quot; not found in designBlock &quot;TDC/Tdc/fb23/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart23&quot; not found in designBlock &quot;TDC/Tdc/fb23/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart23&quot; not found in designBlock &quot;TDC/Tdc/fb23/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart23&quot; not found in designBlock &quot;TDC/Tdc/fb23/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart23&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2898"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(2976): Semantic error in &quot;UGROUP &quot;TimeMarkerStart24&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb24/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb24/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb24/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb24/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb24/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb24/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart24&quot; not found in designBlock &quot;TDC/Tdc/fb24/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart24&quot; not found in designBlock &quot;TDC/Tdc/fb24/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart24&quot; not found in designBlock &quot;TDC/Tdc/fb24/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart24&quot; not found in designBlock &quot;TDC/Tdc/fb24/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart24&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="2976"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3054): Semantic error in &quot;UGROUP &quot;TimeMarkerStart25&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb25/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb25/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb25/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb25/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb25/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb25/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart25&quot; not found in designBlock &quot;TDC/Tdc/fb25/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart25&quot; not found in designBlock &quot;TDC/Tdc/fb25/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart25&quot; not found in designBlock &quot;TDC/Tdc/fb25/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart25&quot; not found in designBlock &quot;TDC/Tdc/fb25/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart25&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3054"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3132): Semantic error in &quot;UGROUP &quot;TimeMarkerStart26&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb26/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb26/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb26/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb26/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb26/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb26/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart26&quot; not found in designBlock &quot;TDC/Tdc/fb26/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart26&quot; not found in designBlock &quot;TDC/Tdc/fb26/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart26&quot; not found in designBlock &quot;TDC/Tdc/fb26/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart26&quot; not found in designBlock &quot;TDC/Tdc/fb26/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart26&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3132"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3210): Semantic error in &quot;UGROUP &quot;TimeMarkerStart27&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb27/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb27/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb27/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb27/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb27/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb27/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart27&quot; not found in designBlock &quot;TDC/Tdc/fb27/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart27&quot; not found in designBlock &quot;TDC/Tdc/fb27/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart27&quot; not found in designBlock &quot;TDC/Tdc/fb27/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart27&quot; not found in designBlock &quot;TDC/Tdc/fb27/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart27&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3210"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3288): Semantic error in &quot;UGROUP &quot;TimeMarkerStart28&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb28/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb28/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb28/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb28/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb28/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb28/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart28&quot; not found in designBlock &quot;TDC/Tdc/fb28/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart28&quot; not found in designBlock &quot;TDC/Tdc/fb28/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart28&quot; not found in designBlock &quot;TDC/Tdc/fb28/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart28&quot; not found in designBlock &quot;TDC/Tdc/fb28/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart28&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3288"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3366): Semantic error in &quot;UGROUP &quot;TimeMarkerStart29&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb29/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb29/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb29/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb29/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb29/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb29/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart29&quot; not found in designBlock &quot;TDC/Tdc/fb29/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart29&quot; not found in designBlock &quot;TDC/Tdc/fb29/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart29&quot; not found in designBlock &quot;TDC/Tdc/fb29/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart29&quot; not found in designBlock &quot;TDC/Tdc/fb29/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart29&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3366"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3444): Semantic error in &quot;UGROUP &quot;TimeMarkerStart30&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb30/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb30/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb30/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb30/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb30/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb30/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart30&quot; not found in designBlock &quot;TDC/Tdc/fb30/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart30&quot; not found in designBlock &quot;TDC/Tdc/fb30/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart30&quot; not found in designBlock &quot;TDC/Tdc/fb30/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart30&quot; not found in designBlock &quot;TDC/Tdc/fb30/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart30&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3444"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3522): Semantic error in &quot;UGROUP &quot;TimeMarkerStart31&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb31/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb31/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb31/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb31/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb31/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb31/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart31&quot; not found in designBlock &quot;TDC/Tdc/fb31/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart31&quot; not found in designBlock &quot;TDC/Tdc/fb31/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart31&quot; not found in designBlock &quot;TDC/Tdc/fb31/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart31&quot; not found in designBlock &quot;TDC/Tdc/fb31/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart31&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3522"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3600): Semantic error in &quot;UGROUP &quot;TimeMarkerStart32&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb32/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb32/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb32/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb32/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb32/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb32/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart32&quot; not found in designBlock &quot;TDC/Tdc/fb32/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart32&quot; not found in designBlock &quot;TDC/Tdc/fb32/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart32&quot; not found in designBlock &quot;TDC/Tdc/fb32/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart32&quot; not found in designBlock &quot;TDC/Tdc/fb32/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart32&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3600"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3678): Semantic error in &quot;UGROUP &quot;TimeMarkerStart33&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb33/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb33/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb33/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb33/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb33/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb33/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart33&quot; not found in designBlock &quot;TDC/Tdc/fb33/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart33&quot; not found in designBlock &quot;TDC/Tdc/fb33/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart33&quot; not found in designBlock &quot;TDC/Tdc/fb33/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart33&quot; not found in designBlock &quot;TDC/Tdc/fb33/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart33&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3678"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3756): Semantic error in &quot;UGROUP &quot;TimeMarkerStart34&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb34/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb34/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb34/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb34/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb34/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb34/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart34&quot; not found in designBlock &quot;TDC/Tdc/fb34/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart34&quot; not found in designBlock &quot;TDC/Tdc/fb34/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart34&quot; not found in designBlock &quot;TDC/Tdc/fb34/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart34&quot; not found in designBlock &quot;TDC/Tdc/fb34/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart34&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3756"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3834): Semantic error in &quot;UGROUP &quot;TimeMarkerStart35&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb35/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb35/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb35/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb35/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb35/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb35/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart35&quot; not found in designBlock &quot;TDC/Tdc/fb35/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart35&quot; not found in designBlock &quot;TDC/Tdc/fb35/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart35&quot; not found in designBlock &quot;TDC/Tdc/fb35/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart35&quot; not found in designBlock &quot;TDC/Tdc/fb35/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart35&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3834"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3912): Semantic error in &quot;UGROUP &quot;TimeMarkerStart36&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb36/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb36/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb36/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb36/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb36/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb36/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart36&quot; not found in designBlock &quot;TDC/Tdc/fb36/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart36&quot; not found in designBlock &quot;TDC/Tdc/fb36/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart36&quot; not found in designBlock &quot;TDC/Tdc/fb36/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart36&quot; not found in designBlock &quot;TDC/Tdc/fb36/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart36&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3912"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(3990): Semantic error in &quot;UGROUP &quot;TimeMarkerStart37&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb37/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb37/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb37/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb37/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb37/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb37/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart37&quot; not found in designBlock &quot;TDC/Tdc/fb37/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart37&quot; not found in designBlock &quot;TDC/Tdc/fb37/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart37&quot; not found in designBlock &quot;TDC/Tdc/fb37/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart37&quot; not found in designBlock &quot;TDC/Tdc/fb37/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart37&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="3990"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4068): Semantic error in &quot;UGROUP &quot;TimeMarkerStart38&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb38/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb38/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb38/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb38/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb38/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb38/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart38&quot; not found in designBlock &quot;TDC/Tdc/fb38/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart38&quot; not found in designBlock &quot;TDC/Tdc/fb38/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart38&quot; not found in designBlock &quot;TDC/Tdc/fb38/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart38&quot; not found in designBlock &quot;TDC/Tdc/fb38/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart38&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4068"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4146): Semantic error in &quot;UGROUP &quot;TimeMarkerStart39&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb39/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb39/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb39/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb39/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb39/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb39/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart39&quot; not found in designBlock &quot;TDC/Tdc/fb39/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart39&quot; not found in designBlock &quot;TDC/Tdc/fb39/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart39&quot; not found in designBlock &quot;TDC/Tdc/fb39/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart39&quot; not found in designBlock &quot;TDC/Tdc/fb39/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart39&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4146"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4224): Semantic error in &quot;UGROUP &quot;TimeMarkerStart40&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb40/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb40/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb40/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb40/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb40/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb40/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart40&quot; not found in designBlock &quot;TDC/Tdc/fb40/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart40&quot; not found in designBlock &quot;TDC/Tdc/fb40/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart40&quot; not found in designBlock &quot;TDC/Tdc/fb40/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart40&quot; not found in designBlock &quot;TDC/Tdc/fb40/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart40&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4224"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4302): Semantic error in &quot;UGROUP &quot;TimeMarkerStart41&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb41/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb41/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb41/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb41/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb41/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb41/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart41&quot; not found in designBlock &quot;TDC/Tdc/fb41/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart41&quot; not found in designBlock &quot;TDC/Tdc/fb41/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart41&quot; not found in designBlock &quot;TDC/Tdc/fb41/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart41&quot; not found in designBlock &quot;TDC/Tdc/fb41/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart41&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4302"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4380): Semantic error in &quot;UGROUP &quot;TimeMarkerStart42&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb42/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb42/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb42/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb42/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb42/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb42/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart42&quot; not found in designBlock &quot;TDC/Tdc/fb42/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart42&quot; not found in designBlock &quot;TDC/Tdc/fb42/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart42&quot; not found in designBlock &quot;TDC/Tdc/fb42/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart42&quot; not found in designBlock &quot;TDC/Tdc/fb42/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart42&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4380"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4458): Semantic error in &quot;UGROUP &quot;TimeMarkerStart43&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb43/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb43/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb43/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb43/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb43/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb43/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart43&quot; not found in designBlock &quot;TDC/Tdc/fb43/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart43&quot; not found in designBlock &quot;TDC/Tdc/fb43/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart43&quot; not found in designBlock &quot;TDC/Tdc/fb43/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart43&quot; not found in designBlock &quot;TDC/Tdc/fb43/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart43&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4458"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4536): Semantic error in &quot;UGROUP &quot;TimeMarkerStart44&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb44/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb44/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb44/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb44/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb44/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb44/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart44&quot; not found in designBlock &quot;TDC/Tdc/fb44/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart44&quot; not found in designBlock &quot;TDC/Tdc/fb44/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart44&quot; not found in designBlock &quot;TDC/Tdc/fb44/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart44&quot; not found in designBlock &quot;TDC/Tdc/fb44/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart44&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4536"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4614): Semantic error in &quot;UGROUP &quot;TimeMarkerStart45&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb45/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb45/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb45/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb45/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb45/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb45/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart45&quot; not found in designBlock &quot;TDC/Tdc/fb45/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart45&quot; not found in designBlock &quot;TDC/Tdc/fb45/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart45&quot; not found in designBlock &quot;TDC/Tdc/fb45/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart45&quot; not found in designBlock &quot;TDC/Tdc/fb45/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart45&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4614"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4692): Semantic error in &quot;UGROUP &quot;TimeMarkerStart46&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb46/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb46/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb46/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb46/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb46/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb46/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart46&quot; not found in designBlock &quot;TDC/Tdc/fb46/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart46&quot; not found in designBlock &quot;TDC/Tdc/fb46/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart46&quot; not found in designBlock &quot;TDC/Tdc/fb46/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart46&quot; not found in designBlock &quot;TDC/Tdc/fb46/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart46&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4692"  />
    <postMsg mid="1101611" type="Warning" dynamic="2" navigation="2" arg0="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf(4770): Semantic error in &quot;UGROUP &quot;TimeMarkerStart47&quot; &#xA;&#x9;BLKNAME TDC/Tdc/fb47/CIn[0]&#xA;&#x9;BLKNAME TDC/Tdc/fb47/CIn[1]&#xA;&#x9;BLKNAME TDC/Tdc/fb47/CIn[2]&#xA;&#x9;BLKNAME TDC/Tdc/fb47/CIn[3]&#xA;&#x9;BLKNAME TDC/Tdc/fb47/CIn[4];&quot;: " arg1="Block &quot;TDC/Tdc/fb47/CIn[0]&quot; of UGROUP &quot;TimeMarkerStart47&quot; not found in designBlock &quot;TDC/Tdc/fb47/CIn[1]&quot; of UGROUP &quot;TimeMarkerStart47&quot; not found in designBlock &quot;TDC/Tdc/fb47/CIn[2]&quot; of UGROUP &quot;TimeMarkerStart47&quot; not found in designBlock &quot;TDC/Tdc/fb47/CIn[3]&quot; of UGROUP &quot;TimeMarkerStart47&quot; not found in designBlock &quot;TDC/Tdc/fb47/CIn[4]&quot; of UGROUP &quot;TimeMarkerStart47&quot; not found in design" arg2="D:/bartz/Documents/Lattice/TrigTDC/Source/TrigTDC.lpf" arg3="4770"  />
Package Status:                     Final          Version 1.74.
Running general design DRC...

Removing unused logic...

Optimizing...

1275 CCU2 constant inputs absorbed.

logic VCC cell TDC/ts/sm/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt31/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt30/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt29/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt28/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt27/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt26/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt25/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt24/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt23/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt22/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt21/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt20/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt19/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt18/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt17/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt16/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt15/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt14/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt13/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt12/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt11/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt10/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt9/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt8/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt7/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt6/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt5/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt4/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt3/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt2/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt1/VCC is replaced by device VCC cell VCC_INST

logic VCC cell TDC/ts/hc/cnt0/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Blink/VCC is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="TDC/locked"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pA"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pB"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pC"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pD"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="reset_i"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](10)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](9)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](8)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TestIn[13:0](0)"  />



Design Summary:
   Number of registers:  18431 out of 114060 (16%)
      PFU registers:        18428 out of 111780 (16%)
      PIO registers:            3 out of  2280 (0%)
   Number of SLICEs:     18689 out of 74520 (25%)
      SLICEs as Logic/ROM:  18689 out of 74520 (25%)
      SLICEs as RAM:            0 out of 14220 (0%)
      SLICEs as Carry:        334 out of 74520 (0%)
   Number of LUT4s:        11405 out of 149040 (8%)
      Number used as logic LUTs:        10737
      Number used as distributed RAM:     0
      Number used as ripple logic:      668
      Number used as shift registers:     0
   Number of PIO sites used: 145 out of 380 (38%)
      Number of PIO sites used for single ended IOs: 27
      Number of PIO sites used for differential IOs: 118 (represented by 59 PIO comps in NCD)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  3 out of 10 (30%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  1 out of 372 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 640 (0 %)
   Number of Used DSP ALU Sites:  0 out of 320 (0 %)
   Number of clocks:  104
     Net MCLK_c: 1 loads, 1 rising, 0 falling (Driver: PIO MCLK )
     Net clk[3]: 69 loads, 69 rising, 0 falling (Driver: TDC/CG/P2Clk/PLLInst_0 )
     Net clk[2]: 6772 loads, 5970 rising, 802 falling (Driver: TDC/CG/PClk/PLLInst_0 )
     Net TDC/clk[1]: 384 loads, 192 rising, 192 falling (Driver: TDC/CG/P1Clk/PLLInst_0 )
     Net TDC/clk[0]: 409 loads, 193 rising, 216 falling (Driver: TDC/CG/P1Clk/PLLInst_0 )
     Net TDC/DIn1[47]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[47] )
     Net TDC/DIn1[46]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[46] )
     Net TDC/DIn1[45]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[45] )
     Net TDC/DIn1[44]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[44] )
     Net TDC/DIn1[43]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[43] )
     Net TDC/DIn1[42]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[42] )
     Net TDC/DIn1[41]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[41] )
     Net TDC/DIn1[40]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[40] )
     Net TDC/DIn1[39]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[39] )
     Net TDC/DIn1[38]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[38] )
     Net TDC/DIn1[37]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[37] )
     Net TDC/DIn1[36]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[36] )
     Net TDC/DIn1[35]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[35] )
     Net TDC/DIn1[34]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[34] )
     Net TDC/DIn1[33]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[33] )
     Net TDC/DIn1[32]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[32] )
     Net TDC/DIn1[31]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[31] )
     Net TDC/DIn1[30]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[30] )
     Net TDC/DIn1[29]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[29] )
     Net TDC/DIn1[28]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[28] )
     Net TDC/DIn1[27]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[27] )
     Net TDC/DIn1[26]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[26] )
     Net TDC/DIn1[25]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[25] )
     Net TDC/DIn1[24]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[24] )
     Net TDC/DIn1[23]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[23] )
     Net TDC/DIn1[22]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[22] )
     Net TDC/DIn1[21]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[21] )
     Net TDC/DIn1[20]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[20] )
     Net TDC/DIn1[19]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[19] )
     Net TDC/DIn1[18]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[18] )
     Net TDC/DIn1[17]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[17] )
     Net TDC/DIn1[16]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[16] )
     Net TDC/DIn1[15]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[15] )
     Net TDC/DIn1[14]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[14] )
     Net TDC/DIn1[13]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[13] )
     Net TDC/DIn1[12]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[12] )
     Net TDC/DIn1[11]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[11] )
     Net TDC/DIn1[10]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[10] )
     Net TDC/DIn1[9]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[9] )
     Net TDC/DIn1[8]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[8] )
     Net TDC/DIn1[7]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[7] )
     Net TDC/DIn1[6]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[6] )
     Net TDC/DIn1[5]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[5] )
     Net TDC/DIn1[4]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[4] )
     Net TDC/DIn1[3]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[3] )
     Net TDC/DIn1[2]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[2] )
     Net TDC/DIn1[1]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[1] )
     Net TDC/DIn1[0]: 34 loads, 34 rising, 0 falling (Driver: TDC/DataInReg/Q[0] )
     Net INP_c[0]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[0] )
     Net INP_c[9]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[9] )
     Net INP_c[8]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[8] )
     Net INP_c[7]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[7] )
     Net INP_c[6]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[6] )
     Net INP_c[5]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[5] )
     Net INP_c[4]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[4] )
     Net INP_c[47]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[47] )
     Net INP_c[46]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[46] )
     Net INP_c[45]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[45] )
     Net INP_c[44]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[44] )
     Net INP_c[43]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[43] )
     Net INP_c[42]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[42] )
     Net INP_c[41]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[41] )
     Net INP_c[40]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[40] )
     Net INP_c[3]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[3] )
     Net INP_c[39]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[39] )
     Net INP_c[38]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[38] )
     Net INP_c[37]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[37] )
     Net INP_c[36]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[36] )
     Net INP_c[35]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[35] )
     Net INP_c[34]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[34] )
     Net INP_c[33]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[33] )
     Net INP_c[32]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[32] )
     Net INP_c[31]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[31] )
     Net INP_c[30]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[30] )
     Net INP_c[2]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[2] )
     Net INP_c[29]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[29] )
     Net INP_c[28]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[28] )
     Net INP_c[27]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[27] )
     Net INP_c[26]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[26] )
     Net INP_c[25]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[25] )
     Net INP_c[24]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[24] )
     Net INP_c[23]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[23] )
     Net INP_c[22]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[22] )
     Net INP_c[21]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[21] )
     Net INP_c[20]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[20] )
     Net INP_c[1]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[1] )
     Net INP_c[19]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[19] )
     Net INP_c[18]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[18] )
     Net INP_c[17]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[17] )
     Net INP_c[16]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[16] )
     Net INP_c[15]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[15] )
     Net INP_c[14]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[14] )
     Net INP_c[13]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[13] )
     Net INP_c[12]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[12] )
     Net INP_c[11]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[11] )
     Net INP_c[10]: 1 loads, 1 rising, 0 falling (Driver: PIO INP[10] )
     Net TestLED_c[4]: 5313 loads, 0 rising, 5313 falling (Driver: TDC/CT/Write )
     Net SDa: 2 loads, 1 rising, 1 falling (Driver: SDaA/ClkC )
     Net SClA.Q_i: 61 loads, 23 rising, 38 falling (Driver: SClA/ClkC )
   Number of Clock Enables:  206
     Net TDC/ts/rfif/wren_i: 11 loads, 9 LSLICEs
     Net TDC/ts/rfif/rden_i: 11 loads, 9 LSLICEs
     Net TDC/ts/sm/un1_State_5_0_a2: 1 loads, 1 LSLICEs
     Net TDC/ts/sm/un1_State_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net TDC/Tdc/mux4/N_11788_i: 16 loads, 16 LSLICEs
     Net TDC/Q1759: 27 loads, 27 LSLICEs
     Net TDC/Q1750: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1741: 27 loads, 27 LSLICEs
     Net TDC/Q1732: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1723: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1714: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1705: 25 loads, 25 LSLICEs
     Net TDC/Tdc/Q1696: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1687: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1678: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1669: 25 loads, 25 LSLICEs
     Net TDC/Tdc/Q1660: 29 loads, 29 LSLICEs
     Net TDC/Tdc/Q1651: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1642: 31 loads, 31 LSLICEs
     Net TDC/Tdc/Q1633: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1624: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1615: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1606: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1597: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1588: 25 loads, 25 LSLICEs
     Net TDC/Tdc/Q1579: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1570: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1561: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1552: 29 loads, 29 LSLICEs
     Net TDC/Q1543: 28 loads, 28 LSLICEs
     Net TDC/Q1534: 31 loads, 31 LSLICEs
     Net TDC/Tdc/Q1525: 25 loads, 25 LSLICEs
     Net TDC/Q1516: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1507: 30 loads, 30 LSLICEs
     Net TDC/Q1498: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1489: 27 loads, 27 LSLICEs
     Net TDC/Q1480: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1471: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1462: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1453: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1444: 25 loads, 25 LSLICEs
     Net TDC/Tdc/Q1435: 31 loads, 31 LSLICEs
     Net TDC/Tdc/Q1426: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1417: 26 loads, 26 LSLICEs
     Net TDC/Q1408: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1399: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1390: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1282: 30 loads, 30 LSLICEs
     Net TDC/Q1309: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1327: 31 loads, 31 LSLICEs
     Net TDC/Tdc/Q1264: 29 loads, 29 LSLICEs
     Net TDC/Q1237: 29 loads, 29 LSLICEs
     Net TDC/Q1255: 27 loads, 27 LSLICEs
     Net TDC/Q1219: 27 loads, 27 LSLICEs
     Net TDC/Tdc/Q1381: 28 loads, 28 LSLICEs
     Net TDC/Q1201: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1372: 29 loads, 29 LSLICEs
     Net TDC/Tdc/Q1336: 28 loads, 28 LSLICEs
     Net TDC/Tdc/Q1363: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1354: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1345: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1318: 29 loads, 29 LSLICEs
     Net TDC/DataOut_0_a2_4_0[4]: 26 loads, 26 LSLICEs
     Net TDC/Tdc/Q1291: 30 loads, 30 LSLICEs
     Net TDC/Tdc/Q1273: 24 loads, 24 LSLICEs
     Net TDC/Tdc/fb33/PionW/Q1246: 30 loads, 30 LSLICEs
     Net TDC/Q1228: 29 loads, 29 LSLICEs
     Net TDC/Q1210: 29 loads, 29 LSLICEs
     Net TDC/Q1192: 26 loads, 26 LSLICEs
     Net TDC/Q1183: 29 loads, 29 LSLICEs
     Net TDC/Q1174: 28 loads, 28 LSLICEs
     Net TDC/Q1120: 29 loads, 29 LSLICEs
     Net TDC/Q1147: 26 loads, 26 LSLICEs
     Net TDC/Q1138: 26 loads, 26 LSLICEs
     Net TDC/Q1129: 25 loads, 25 LSLICEs
     Net TDC/Tdc/Q1165: 27 loads, 27 LSLICEs
     Net TDC/Q1156: 25 loads, 25 LSLICEs
     Net TDC/Q976: 28 loads, 28 LSLICEs
     Net TDC/Q526: 23 loads, 23 LSLICEs
     Net TDC/Q382: 28 loads, 28 LSLICEs
     Net TDC/Q1048: 28 loads, 28 LSLICEs
     Net TDC/Q1075: 23 loads, 23 LSLICEs
     Net TDC/Q445: 25 loads, 25 LSLICEs
     Net TDC/Q481: 26 loads, 26 LSLICEs
     Net TDC/Q517: 25 loads, 25 LSLICEs
     Net TDC/Q1066: 21 loads, 21 LSLICEs
     Net TDC/Q1039: 26 loads, 26 LSLICEs
     Net TDC/Q1111: 28 loads, 28 LSLICEs
     Net TDC/Q1003: 28 loads, 28 LSLICEs
     Net TDC/Q463: 22 loads, 22 LSLICEs
     Net TDC/Q607: 28 loads, 28 LSLICEs
     Net TDC/Q454: 22 loads, 22 LSLICEs
     Net TDC/Q958: 24 loads, 24 LSLICEs
     Net TDC/Q1057: 22 loads, 22 LSLICEs
     Net TDC/Q1102: 26 loads, 26 LSLICEs
     Net TDC/Q994: 21 loads, 21 LSLICEs
     Net TDC/Q598: 28 loads, 28 LSLICEs
     Net TDC/Q931: 27 loads, 27 LSLICEs
     Net TDC/Q922: 30 loads, 30 LSLICEs
     Net TDC/Q949: 27 loads, 27 LSLICEs
     Net TDC/Q967: 24 loads, 24 LSLICEs
     Net TDC/Q913: 24 loads, 24 LSLICEs
     Net TDC/Q1093: 25 loads, 25 LSLICEs
     Net TDC/Q1084: 27 loads, 27 LSLICEs
     Net TDC/Q1030: 19 loads, 19 LSLICEs
     Net TDC/Q1021: 23 loads, 23 LSLICEs
     Net TDC/Q1012: 29 loads, 29 LSLICEs
     Net TDC/Q985: 24 loads, 24 LSLICEs
     Net TDC/Q940: 27 loads, 27 LSLICEs
     Net TDC/Q904: 27 loads, 27 LSLICEs
     Net TDC/Q895: 29 loads, 29 LSLICEs
     Net TDC/Q886: 28 loads, 28 LSLICEs
     Net TDC/Q877: 29 loads, 29 LSLICEs
     Net TDC/Q868: 29 loads, 29 LSLICEs
     Net TDC/Q859: 29 loads, 29 LSLICEs
     Net TDC/Q850: 28 loads, 28 LSLICEs
     Net TDC/Q841: 29 loads, 29 LSLICEs
     Net TDC/DataOut_0_a2_0_6[0]: 29 loads, 29 LSLICEs
     Net TDC/Q823: 29 loads, 29 LSLICEs
     Net TDC/Q814: 28 loads, 28 LSLICEs
     Net TDC/Q805: 27 loads, 27 LSLICEs
     Net TDC/Q796: 30 loads, 30 LSLICEs
     Net TDC/Q787: 31 loads, 31 LSLICEs
     Net TDC/Q778: 30 loads, 30 LSLICEs
     Net TDC/Q769: 30 loads, 30 LSLICEs
     Net TDC/Q760: 29 loads, 29 LSLICEs
     Net TDC/Q751: 31 loads, 31 LSLICEs
     Net TDC/Q742: 29 loads, 29 LSLICEs
     Net TDC/Q733: 29 loads, 29 LSLICEs
     Net TDC/Q724: 29 loads, 29 LSLICEs
     Net TDC/Q715: 31 loads, 31 LSLICEs
     Net TDC/Q706: 30 loads, 30 LSLICEs
     Net TDC/Q697: 28 loads, 28 LSLICEs
     Net TDC/Q688: 29 loads, 29 LSLICEs
     Net TDC/Q679: 29 loads, 29 LSLICEs
     Net TDC/Q670: 29 loads, 29 LSLICEs
     Net TDC/Q661: 27 loads, 27 LSLICEs
     Net TDC/Q652: 29 loads, 29 LSLICEs
     Net TDC/Q643: 31 loads, 31 LSLICEs
     Net TDC/Q634: 30 loads, 30 LSLICEs
     Net TDC/Q625: 29 loads, 29 LSLICEs
     Net TDC/Q616: 30 loads, 30 LSLICEs
     Net TDC/Q589: 26 loads, 26 LSLICEs
     Net TDC/Q580: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb14/MuonW/Q571: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb14/PionW/Q562: 31 loads, 31 LSLICEs
     Net TDC/Q553: 21 loads, 21 LSLICEs
     Net TDC/Q544: 29 loads, 29 LSLICEs
     Net TDC/Q535: 22 loads, 22 LSLICEs
     Net TDC/Q508: 29 loads, 29 LSLICEs
     Net TDC/Q499: 24 loads, 24 LSLICEs
     Net TDC/Q490: 24 loads, 24 LSLICEs
     Net TDC/Tdc/fb12/Cf/Q472: 27 loads, 27 LSLICEs
     Net TDC/Q436: 27 loads, 27 LSLICEs
     Net TDC/Q427: 21 loads, 21 LSLICEs
     Net TDC/Q418: 19 loads, 19 LSLICEs
     Net TDC/Q409: 26 loads, 26 LSLICEs
     Net TDC/Q400: 29 loads, 29 LSLICEs
     Net TDC/Q391: 21 loads, 21 LSLICEs
     Net TDC/Q373: 21 loads, 21 LSLICEs
     Net TDC/Q364: 22 loads, 22 LSLICEs
     Net TDC/Q355: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb8/Q346: 27 loads, 27 LSLICEs
     Net TDC/Tdc/fb8/Q337: 23 loads, 23 LSLICEs
     Net TDC/Tdc/fb8/Cf/Q328: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb7/MuonW/Q319: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb7/PionW/Q310: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb7/ElectW/N_195_i: 27 loads, 27 LSLICEs
     Net TDC/Tdc/fb7/Cf/N_193_i: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb6/MuonW/Q283: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb6/PionW/Q274: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb6/Q265: 25 loads, 25 LSLICEs
     Net TDC/Tdc/fb6/Cf/Q256: 27 loads, 27 LSLICEs
     Net TDC/Tdc/fb5/MuonW/Q247: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb5/PionW/Q238: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb5/ElectW/Q229: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb5/Cf/Q220: 27 loads, 27 LSLICEs
     Net TDC/Q211: 30 loads, 30 LSLICEs
     Net TDC/Tdc/fb4/PionW/Q202: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb4/ElectW/Q193: 25 loads, 25 LSLICEs
     Net TDC/Tdc/fb4/Q184: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb3/MuonW/Q175: 28 loads, 28 LSLICEs
     Net TDC/Tdc/fb3/Q166: 27 loads, 27 LSLICEs
     Net TDC/Q157: 23 loads, 23 LSLICEs
     Net TDC/Tdc/fb3/Q148: 25 loads, 25 LSLICEs
     Net TDC/Q139: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb2/PionW/Q130: 27 loads, 27 LSLICEs
     Net TDC/Tdc/fb2/Q121: 24 loads, 24 LSLICEs
     Net TDC/Tdc/fb2/Cf/Q112: 27 loads, 27 LSLICEs
     Net TDC/Q103: 29 loads, 29 LSLICEs
     Net TDC/Tdc/fb1/PionW/Q94: 24 loads, 24 LSLICEs
     Net TDC/Q85: 22 loads, 22 LSLICEs
     Net TDC/Tdc/fb1/Cf/Q76: 27 loads, 27 LSLICEs
     Net TDC/Tdc/fb0/MuonW/Q67: 29 loads, 29 LSLICEs
     Net TDC/Q58: 26 loads, 26 LSLICEs
     Net TDC/Tdc/fb0/Q49: 22 loads, 22 LSLICEs
     Net TDC/Tdc/fb0/Cf/Q40: 27 loads, 27 LSLICEs
     Net TDC/Q31: 24 loads, 24 LSLICEs
     Net TDC/Q22: 21 loads, 21 LSLICEs
     Net TDC/Q13: 26 loads, 26 LSLICEs
     Net TDC/Q4: 23 loads, 23 LSLICEs
     Net FEC/Rld_RNO_0: 1 loads, 1 LSLICEs
     Net FEC/start: 44 loads, 44 LSLICEs
     Net FEC/N_12: 1 loads, 1 LSLICEs
     Net FEC/un1_State_12_i: 1 loads, 1 LSLICEs
     Net FEC/un1_State_13_i: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net TDC/locked merged into GSR:  6272
   Number of LSRs:  1738
     Net TDC/ts/RenBlk: 1 loads, 1 LSLICEs
     Net TDC/ts/un1_rst: 38 loads, 36 LSLICEs
     Net TDC/ts/sm/un1_State_2_0_a2: 2 loads, 2 LSLICEs
     Net TDC/ts/sm/fb: 1 loads, 1 LSLICEs
     Net TDC/ts/sm/State_RNI28311[2]: 4 loads, 4 LSLICEs
     Net TDC/ts/hc/cnt0/cnt_5414: 9 loads, 9 LSLICEs
     Net TDC/locked: 279 loads, 279 LSLICEs
     Net TDC/ts/hc/ehit5_i: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb47/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb47/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb47/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb47/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb47/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb46/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb46/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb46/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb46/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb45/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb45/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb45/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb45/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb44/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb44/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb44/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb44/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb43/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb43/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb43/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb43/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb42/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb42/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb42/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb42/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb41/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb41/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb41/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb41/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb40/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb40/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb40/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb40/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb39/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb39/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb39/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb39/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb38/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb38/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb38/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb38/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb37/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb37/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb37/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb37/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb36/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb36/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb36/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb36/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb35/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb35/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb35/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb35/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb34/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb34/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb34/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb34/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb33/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb33/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb33/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb33/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb32/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb32/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb32/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb32/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb31/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb31/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb31/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb31/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb30/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb30/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb30/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb30/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb29/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb29/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb29/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb29/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb28/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb28/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb28/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb28/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb27/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb27/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb27/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb27/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb26/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb26/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb26/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb26/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb25/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb25/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb25/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb25/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb24/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb24/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb24/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb24/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb23/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb23/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb23/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb23/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb22/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb22/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb22/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb22/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb21/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb21/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb21/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb21/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb20/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb20/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb20/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb20/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb19/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb19/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb19/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb19/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb18/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb18/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb18/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb18/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb17/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb17/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb17/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb17/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb16/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb16/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb16/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb16/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb15/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb15/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb15/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb15/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb14/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb14/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb14/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb14/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb13/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb13/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb13/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb13/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb12/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb12/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb12/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb12/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb11/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb11/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb11/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb11/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb10/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb10/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb10/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb10/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb9/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb9/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb9/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb9/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb8/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb8/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb8/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb8/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb7/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb7/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb7/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb7/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb6/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb6/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb6/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb6/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb5/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb5/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb5/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb5/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb4/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb4/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb4/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb4/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb3/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb3/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb3/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb3/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb2/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb2/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb2/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb2/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb1/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb1/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb1/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb1/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/vd2: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb0/vd1: 1 loads, 1 LSLICEs
     Net TDC/Tdc/fb0/un1_vd2_i[0]: 16 loads, 16 LSLICEs
     Net TDC/Tdc/fb0/decode[9]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[8]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[7]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[6]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[5]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[4]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[3]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[31]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[30]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[2]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[29]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[28]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[27]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[26]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[25]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[24]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[23]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[22]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[21]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[20]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[1]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[19]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[18]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[17]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[16]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[15]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[14]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[13]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[12]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[11]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[10]: 3 loads, 3 LSLICEs
     Net TDC/Tdc/fb0/decode[0]: 3 loads, 3 LSLICEs
     Net TDC/DataInReg/rst[0]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[1]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[2]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[3]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[4]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[5]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[6]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[7]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[8]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[9]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[10]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[11]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[12]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[13]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[14]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[15]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[16]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[17]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[18]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[19]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[20]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[21]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[22]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[23]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[24]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[25]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[26]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[27]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[28]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[29]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[30]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[31]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[32]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[33]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[34]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[35]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[36]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[37]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[38]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[39]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[40]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[41]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[42]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[43]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[44]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[45]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[46]: 2 loads, 2 LSLICEs
     Net TDC/DataInReg/rst[47]: 2 loads, 2 LSLICEs
     Net FEC/start: 1 loads, 1 LSLICEs
     Net FEC/findstart/stop: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net TestLED_c[5]: 811 loads
     Net TDC/CFig_0[3]: 769 loads
     Net TDC/ts/sm/VCC: 553 loads
     Net TDC/ts/ldfifo: 529 loads
     Net TDC/CFig_0[2]: 385 loads
     Net TDC/rw: 305 loads
     Net rd: 304 loads
     Net TDC/locked: 283 loads
     Net TestLED_c[0]: 197 loads
     Net TestLED_c[1]: 197 loads
 

   Number of warnings:  151
   Number of errors:    0



Total CPU Time: 41 secs  
Total REAL Time: 42 secs  
Peak Memory Usage: 611 MB

Dumping design to file TrigTDC_TrigTDC_map.ncd.

trce -f "TrigTDC_TrigTDC.mt" -o "TrigTDC_TrigTDC.tw1" "TrigTDC_TrigTDC_map.ncd" "TrigTDC_TrigTDC.prf"
trce:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file trigtdc_trigtdc_map.ncd.
Design name: TriggerTDCTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: D:/Cad/lscc39/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
    <postMsg mid="1103307" type="Warning" dynamic="3" navigation="0" arg0="trigtdc_trigtdc.prf(16413): Semantic error in &quot;DEFINE PORT GROUP &quot;IN_group&quot; &quot;IN_*&quot; ;&quot;: " arg1="IN_group" arg2="IN_*"  />
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.1.119
Wed Oct 04 16:03:32 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TrigTDC_TrigTDC.tw1 -gui -msgset D:/bartz/Documents/Lattice/TrigTDC/promote.xml TrigTDC_TrigTDC_map.ncd TrigTDC_TrigTDC.prf 
Design file:     trigtdc_trigtdc_map.ncd
Preference file: trigtdc_trigtdc.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 7043  Score: 61352554
Cumulative negative slack: 61352554

Constraints cover 161461 paths, 106 nets, and 69932 connections (80.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.1.119
Wed Oct 04 16:03:35 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TrigTDC_TrigTDC.tw1 -gui -msgset D:/bartz/Documents/Lattice/TrigTDC/promote.xml TrigTDC_TrigTDC_map.ncd TrigTDC_TrigTDC.prf 
Design file:     trigtdc_trigtdc_map.ncd
Preference file: trigtdc_trigtdc.prf
Device,speed:    LFE3-150EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 161461 paths, 106 nets, and 73790 connections (85.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 7043 (setup), 0 (hold)
Score: 61352554 (setup), 0 (hold)
Cumulative negative slack: 61352554 (61352554+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 10 secs 

mpartrce -p "TrigTDC_TrigTDC.p2t" -f "TrigTDC_TrigTDC.p3t" -tf "TrigTDC_TrigTDC.pt" "TrigTDC_TrigTDC_map.ncd" "TrigTDC_TrigTDC.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "TrigTDC_TrigTDC_map.ncd"
Wed Oct 04 16:03:38 2017

PAR: Place And Route Diamond (64-bit) 3.9.1.119.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/bartz/Documents/Lattice/TrigTDC/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:clockSkewMin=2 TrigTDC_TrigTDC_map.ncd TrigTDC_TrigTDC.dir/5_1.ncd TrigTDC_TrigTDC.prf
Preference file: TrigTDC_TrigTDC.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file TrigTDC_TrigTDC_map.ncd.
Design name: TriggerTDCTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application par from file 'ec5a124x182.nph' in environment: D:/Cad/lscc39/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
License checked out.


Ignore Preference Error(s):  True
    <postMsg mid="1103307" type="Warning" dynamic="3" navigation="0" arg0="TrigTDC_TrigTDC.prf(16413): Semantic error in &quot;DEFINE PORT GROUP &quot;IN_group&quot; &quot;IN_*&quot; ;&quot;: " arg1="IN_group" arg2="IN_*"  />
Device utilization summary:

   PIO (prelim)     145/644          22% used
                    145/380          38% bonded
   IOLOGIC            3/640          <1% used

   SLICE          18689/74520        25% used

   GSR                1/1           100% used
   EBR                1/372          <1% used
   PLL                3/10           30% used


Set delay estimator push_ratio: 95
Number of Signals: 30014
Number of Connections: 86398

Pin Constraint Summary:
   83 out of 86 pins locked (96% locked).

    <postMsg mid="61031122" type="Warning" dynamic="3" navigation="0" arg0="MCLK_c" arg1="TDC/CG/PClk/PLLInst_0" arg2="CLKI"  />
The following 8 signals are selected to use the primary clock routing resources:
    clk[3] (driver: TDC/CG/P2Clk/PLLInst_0, clk load #: 69)
    clk[2] (driver: TDC/CG/PClk/PLLInst_0, clk load #: 6774)
    TDC/clk[1] (driver: TDC/CG/P1Clk/PLLInst_0, clk load #: 384)
    TDC/clk[0] (driver: TDC/CG/P1Clk/PLLInst_0, clk load #: 409)
    TDC/CG/P2Clk/CLKOP (driver: TDC/CG/P2Clk/PLLInst_0, clk load #: 1)
    TestLED_c[4] (driver: SLICE_14691, clk load #: 5313)
    SClA.Q_i (driver: SLICE_380, clk load #: 61)
    TDC/DIn1[47] (driver: TDC/DataInReg/SLICE_539, clk load #: 34)


The following 8 signals are selected to use the secondary clock routing resources:
    TDC/locked (driver: TDC/CG/P1Clk/PLLInst_0, clk load #: 0, sr load #: 279, ce load #: 0)
    TDC/DIn1[46] (driver: TDC/DataInReg/SLICE_538, clk load #: 34, sr load #: 0, ce load #: 0)
    TDC/DIn1[45] (driver: TDC/DataInReg/SLICE_537, clk load #: 34, sr load #: 0, ce load #: 0)
    TDC/DIn1[44] (driver: TDC/DataInReg/SLICE_536, clk load #: 34, sr load #: 0, ce load #: 0)
    TDC/DIn1[43] (driver: TDC/DataInReg/SLICE_535, clk load #: 34, sr load #: 0, ce load #: 0)
    TDC/DIn1[42] (driver: TDC/DataInReg/SLICE_534, clk load #: 34, sr load #: 0, ce load #: 0)
    TDC/DIn1[41] (driver: TDC/DataInReg/SLICE_533, clk load #: 34, sr load #: 0, ce load #: 0)
    TDC/DIn1[40] (driver: TDC/DataInReg/SLICE_532, clk load #: 34, sr load #: 0, ce load #: 0)

Signal TDC/locked is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 1 mins 16 secs 

.   
Starting Placer Phase 1.
..  ..
.......................

Placer score = 256371890.
Finished Placer Phase 1.  REAL time: 2 mins 3 secs 

Starting Placer Phase 2.
..

Starting Placer Optimization. REAL time: 2 mins 16 secs 
.   


.   
Placer score =  1166398781
Finished Placer Phase 2.  REAL time: 3 mins 24 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  PLL        : 3 out of 10 (30%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk[3]" from CLKOS on comp "TDC/CG/P2Clk/PLLInst_0" on PLL site "PLL_R106C5", clk load = 69
  PRIMARY "clk[2]" from CLKOP on comp "TDC/CG/PClk/PLLInst_0" on PLL site "PLL_R79C5", clk load = 6366
  PRIMARY "TDC/clk[1]" from CLKOS on comp "TDC/CG/P1Clk/PLLInst_0" on PLL site "PLL_R97C5", clk load = 384
  PRIMARY "TDC/clk[0]" from CLKOP on comp "TDC/CG/P1Clk/PLLInst_0" on PLL site "PLL_R97C5", clk load = 410
  PRIMARY "TDC/CG/P2Clk/CLKOP" from CLKOP on comp "TDC/CG/P2Clk/PLLInst_0" on PLL site "PLL_R106C5", clk load = 1
  PRIMARY "TestLED_c[4]" from F0 on comp "SLICE_14691" on site "R58C4C", clk load = 4636
  PRIMARY "SClA.Q_i" from Q0 on comp "SLICE_380" on site "R80C83B", clk load = 61
  PRIMARY "TDC/DIn1[47]" from F1 on comp "TDC/DataInReg/SLICE_539" on site "R95C92C", clk load = 26
  SECONDARY "TDC/locked" from LOCK on comp "TDC/CG/P1Clk/PLLInst_0" on PLL site "PLL_R97C5", clk load = 0, ce load = 0, sr load = 279
  SECONDARY "TDC/DIn1[46]" from F1 on comp "TDC/DataInReg/SLICE_538" on site "R112C90A", clk load = 26, ce load = 0, sr load = 0
  SECONDARY "TDC/DIn1[45]" from F1 on comp "TDC/DataInReg/SLICE_537" on site "R3C91C", clk load = 26, ce load = 0, sr load = 0
  SECONDARY "TDC/DIn1[44]" from F1 on comp "TDC/DataInReg/SLICE_536" on site "R60C181A", clk load = 26, ce load = 0, sr load = 0
  SECONDARY "TDC/DIn1[43]" from F1 on comp "TDC/DataInReg/SLICE_535" on site "R2C92C", clk load = 26, ce load = 0, sr load = 0
  SECONDARY "TDC/DIn1[42]" from F1 on comp "TDC/DataInReg/SLICE_534" on site "R2C93B", clk load = 30, ce load = 0, sr load = 0
  SECONDARY "TDC/DIn1[41]" from F1 on comp "TDC/DataInReg/SLICE_533" on site "R59C2B", clk load = 26, ce load = 0, sr load = 0
  SECONDARY "TDC/DIn1[40]" from F1 on comp "TDC/DataInReg/SLICE_532" on site "R62C181C", clk load = 26, ce load = 0, sr load = 0

  PRIMARY  : 8 out of 8 (100%)
     DCS   : 2 out of 2 (100%)
     DCC   : 6 out of 6 (100%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   145 out of 644 (22.5%) PIO sites used.
   145 out of 380 (38.2%) bonded PIO sites used.
   Number of PIO comps: 86; differential: 59.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   4 / 60  (  6%) | 2.5V  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |  30 / 42  ( 71%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    3     |  26 / 71  ( 36%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    6     |  49 / 79  ( 62%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    7     |  36 / 56  ( 64%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:            1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

DSP Slice #:           41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

DSP Slice #:           81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

DSP Slice #:          121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 3 mins 12 secs 

Dumping design to file TrigTDC_TrigTDC.dir/5_1.ncd.

0 connections routed; 83845 unrouted.
Starting router resource preassignment
    <postMsg mid="62131006" type="Warning" dynamic="1" navigation="0" arg0="MCLK_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=TDC/DIn1[39] loads=26 clock_loads=26&#xA;   Signal=TDC/DIn1[38] loads=26 clock_loads=26&#xA;   Signal=TDC/DIn1[37] loads=26 clock_loads=26&#xA;   Signal=TDC/DIn1[36] loads=26 clock_loads=26&#xA;   Signal=TDC/DIn1[35] loads=26 clock_loads=26&#xA;   Signal=TDC/DIn1[34] loads=26 clock_loads=26&#xA;   Signal=TDC/DIn1[33] loads=26 clock_load   ....   s=1&#xA;   Signal=INP_c[12] loads=1 clock_loads=1&#xA;   Signal=INP_c[11] loads=1 clock_loads=1&#xA;   Signal=INP_c[10] loads=1 clock_loads=1&#xA;   Signal=SDa loads=4 clock_loads=2"  />

Completed router resource preassignment. Real time: 3 mins 55 secs 

Start NBR router at 16:07:36 10/04/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:07:39 10/04/17

Start NBR section for initial routing at 16:07:46 10/04/17
Level 1, iteration 1
74(0.00%) conflicts; 66523(79.34%) untouched conns; 882955774 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -135.216ns/-882955.775ns; real time: 4 mins 15 secs 
Level 2, iteration 1
22(0.00%) conflicts; 66352(79.14%) untouched conns; 880469821 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -135.216ns/-880469.822ns; real time: 4 mins 18 secs 
Level 3, iteration 1
7(0.00%) conflicts; 66343(79.13%) untouched conns; 881094056 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -135.216ns/-881094.057ns; real time: 4 mins 21 secs 
Level 4, iteration 1
23174(0.35%) conflicts; 0(0.00%) untouched conn; 1040183748 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -135.216ns/-1040183.748ns; real time: 4 mins 44 secs 

Info: Initial congestion level at 75% usage is 10
Info: Initial congestion area  at 75% usage is 632 (2.84%)

Start NBR section for normal routing at 16:08:23 10/04/17
Level 4, iteration 1
11734(0.18%) conflicts; 0(0.00%) untouched conn; 2113642924 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -196.096ns/-2113642.924ns; real time: 7 mins 3 secs 
Level 4, iteration 2
7949(0.12%) conflicts; 0(0.00%) untouched conn; 1185788746 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -157.920ns/-1185788.746ns; real time: 8 mins 34 secs 
Level 4, iteration 3
5637(0.09%) conflicts; 0(0.00%) untouched conn; 1201769956 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -157.968ns/-1201769.957ns; real time: 9 mins 53 secs 
Level 4, iteration 4
4073(0.06%) conflicts; 0(0.00%) untouched conn; 1201769956 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -157.968ns/-1201769.957ns; real time: 11 mins 17 secs 
Level 4, iteration 5
2900(0.04%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -215.352ns/-2182591.226ns; real time: 12 mins 39 secs 
Level 4, iteration 6
2091(0.03%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -215.352ns/-2182591.226ns; real time: 13 mins 45 secs 
Level 4, iteration 7
1453(0.02%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -215.616ns/-2201605.146ns; real time: 14 mins 48 secs 
Level 4, iteration 8
996(0.02%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -215.616ns/-2201605.146ns; real time: 15 mins 37 secs 
Level 4, iteration 9
625(0.01%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -206.408ns/-2208439.382ns; real time: 16 mins 29 secs 
Level 4, iteration 10
533(0.01%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -206.408ns/-2208439.382ns; real time: 17 mins 7 secs 
Level 4, iteration 11
378(0.01%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2205204.642ns; real time: 17 mins 45 secs 
Level 4, iteration 12
273(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2205204.642ns; real time: 18 mins 16 secs 
Level 4, iteration 13
156(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2208830.077ns; real time: 18 mins 41 secs 
Level 4, iteration 14
126(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2208830.077ns; real time: 18 mins 59 secs 
Level 4, iteration 15
95(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2209253.274ns; real time: 19 mins 17 secs 
Level 4, iteration 16
65(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2209253.274ns; real time: 19 mins 30 secs 
Level 4, iteration 17
39(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2209902.085ns; real time: 19 mins 41 secs 
Level 4, iteration 18
38(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2209902.085ns; real time: 19 mins 48 secs 
Level 4, iteration 19
31(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210162.860ns; real time: 19 mins 56 secs 
Level 4, iteration 20
25(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210162.860ns; real time: 20 mins 4 secs 
Level 4, iteration 21
19(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210238.181ns; real time: 20 mins 13 secs 
Level 4, iteration 22
17(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210238.181ns; real time: 20 mins 16 secs 
Level 4, iteration 23
16(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210363.551ns; real time: 20 mins 24 secs 
Level 4, iteration 24
10(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210363.551ns; real time: 20 mins 27 secs 
Level 4, iteration 25
9(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210443.331ns; real time: 20 mins 31 secs 
Level 4, iteration 26
9(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210443.331ns; real time: 20 mins 34 secs 
Level 4, iteration 27
8(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210495.421ns; real time: 20 mins 39 secs 
Level 4, iteration 28
4(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210495.421ns; real time: 20 mins 39 secs 
Level 4, iteration 29
4(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210535.123ns; real time: 20 mins 42 secs 
Level 4, iteration 30
4(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210535.123ns; real time: 20 mins 43 secs 
Level 4, iteration 31
1(0.00%) conflict; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210536.463ns; real time: 20 mins 47 secs 
Level 4, iteration 32
1(0.00%) conflict; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210536.463ns; real time: 20 mins 47 secs 
Level 4, iteration 33
1(0.00%) conflict; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210536.463ns; real time: 20 mins 50 secs 
Level 4, iteration 34
2(0.00%) conflicts; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210536.463ns; real time: 20 mins 51 secs 
Level 4, iteration 35
0(0.00%) conflict; 0(0.00%) untouched conn; -2147483648 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -210.808ns/-2210530.833ns; real time: 20 mins 54 secs 

Start NBR section for performance tuning (iteration 1) at 16:24:32 10/04/17
Level 4, iteration 1
8(0.00%) conflict