Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 20:15:38 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.754      -60.627                      8                 6108        0.033        0.000                      0                 6108        9.020        0.000                       0                  2351  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.754      -60.627                      8                 6000        0.033        0.000                      0                 6000        9.020        0.000                       0                  2351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.212        0.000                      0                  108        0.734        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -7.754ns,  Total Violation      -60.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.754ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.442ns  (logic 11.676ns (42.548%)  route 15.766ns (57.452%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.566    30.003    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.367    30.370 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    30.370    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[3]
    SLICE_X41Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.478    22.657    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.032    22.616    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                 -7.754    

Slack (VIOLATED) :        -7.620ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.352ns  (logic 11.671ns (42.670%)  route 15.681ns (57.330%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.481    29.918    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.362    30.280 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[0]_i_1/O
                         net (fo=1, routed)           0.000    30.280    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X41Y93         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.479    22.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y93         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.075    22.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.660    
                         arrival time                         -30.280    
  -------------------------------------------------------------------
                         slack                                 -7.620    

Slack (VIOLATED) :        -7.563ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.250ns  (logic 11.676ns (42.848%)  route 15.574ns (57.152%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.373    29.811    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.367    30.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_1/O
                         net (fo=1, routed)           0.000    30.178    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[2]
    SLICE_X41Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.478    22.657    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.031    22.615    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -30.178    
  -------------------------------------------------------------------
                         slack                                 -7.563    

Slack (VIOLATED) :        -7.557ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.246ns  (logic 11.676ns (42.854%)  route 15.570ns (57.146%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.370    29.807    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.367    30.174 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[6]_i_1/O
                         net (fo=1, routed)           0.000    30.174    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[6]
    SLICE_X41Y93         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.479    22.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y93         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.032    22.617    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]
  -------------------------------------------------------------------
                         required time                         22.617    
                         arrival time                         -30.174    
  -------------------------------------------------------------------
                         slack                                 -7.557    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.242ns  (logic 11.676ns (42.861%)  route 15.566ns (57.139%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.366    29.803    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.367    30.170 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[1]_i_1/O
                         net (fo=1, routed)           0.000    30.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[1]
    SLICE_X41Y94         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.479    22.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.031    22.616    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -30.170    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.553ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.241ns  (logic 11.676ns (42.862%)  route 15.565ns (57.138%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.365    29.802    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.367    30.169 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[5]_i_1/O
                         net (fo=1, routed)           0.000    30.169    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[5]
    SLICE_X41Y93         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.479    22.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y93         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.031    22.616    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[5]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                         -30.169    
  -------------------------------------------------------------------
                         slack                                 -7.553    

Slack (VIOLATED) :        -7.517ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.251ns  (logic 11.676ns (42.846%)  route 15.575ns (57.154%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.375    29.812    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.367    30.179 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_1/O
                         net (fo=1, routed)           0.000    30.179    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X36Y94         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.479    22.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.077    22.662    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -30.179    
  -------------------------------------------------------------------
                         slack                                 -7.517    

Slack (VIOLATED) :        -7.510ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.248ns  (logic 11.676ns (42.851%)  route 15.572ns (57.149%))
  Logic Levels:           41  (CARRY4=24 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.634     2.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=27, routed)          0.970     4.354    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.153     4.507 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368/O
                         net (fo=2, routed)           0.690     5.197    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_368_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.524 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371/O
                         net (fo=1, routed)           0.000     5.524    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_371_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.925 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.925    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_343_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.238 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320/O[3]
                         net (fo=2, routed)           0.846     7.084    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_320_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.332     7.416 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285/O
                         net (fo=2, routed)           0.816     8.231    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_285_n_0
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.355     8.586 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289/O
                         net (fo=1, routed)           0.000     8.586    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_289_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.099 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.099    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_241_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     9.216    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_208_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176/O[2]
                         net (fo=2, routed)           0.610    10.065    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_176_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.296    10.361 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131/O
                         net (fo=2, routed)           0.801    11.162    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_131_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.355    11.517 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135/O
                         net (fo=1, routed)           0.000    11.517    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_135_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_83_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52/O[3]
                         net (fo=20, routed)          1.132    13.477    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_52_n_4
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.307    13.784 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482/O
                         net (fo=2, routed)           0.806    14.590    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_482_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.124    14.714 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424/O
                         net (fo=2, routed)           0.603    15.318    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_424_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428/O
                         net (fo=1, routed)           0.000    15.442    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_428_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.822 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_324_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_247_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_159_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_65_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.496 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20/O[1]
                         net (fo=3, routed)           0.743    17.239    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_20_n_6
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.306    17.545 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63/O
                         net (fo=1, routed)           0.000    17.545    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_63_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.095 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19/CO[3]
                         net (fo=68, routed)          1.201    19.296    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_19_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.124    19.420 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_23/O
                         net (fo=17, routed)          0.654    20.074    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance1[6]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.198 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88/O
                         net (fo=1, routed)           0.837    21.034    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_88_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.419    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_45_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.641 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25/O[0]
                         net (fo=3, routed)           0.647    22.289    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_25_n_7
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.299    22.588 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44/O
                         net (fo=2, routed)           0.752    23.340    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_44_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.124    23.464 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14/O
                         net (fo=2, routed)           0.657    24.121    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[2]_i_14_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.519 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.519    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.633    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[2]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.872 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2/O[2]
                         net (fo=10, routed)          0.724    25.595    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[6]_i_2_n_5
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.302    25.897 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339/O
                         net (fo=1, routed)           0.635    26.532    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_339_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.936 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_260_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.053 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.053    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_168_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.292 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73/O[2]
                         net (fo=3, routed)           0.595    27.888    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_73_n_5
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.301    28.189 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128/O
                         net (fo=1, routed)           0.481    28.670    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[7]_i_128_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.066 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.066    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_40_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.183    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_15_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.372    29.809    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[7]_i_3_n_3
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.367    30.176 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance[4]_i_1/O
                         net (fo=1, routed)           0.000    30.176    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/p_1_in[4]
    SLICE_X36Y94         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.479    22.658    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.081    22.666    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/distance_reg[4]
  -------------------------------------------------------------------
                         required time                         22.666    
                         arrival time                         -30.176    
  -------------------------------------------------------------------
                         slack                                 -7.510    

Slack (MET) :             9.572ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 0.580ns (6.031%)  route 9.037ns (93.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.058     6.489    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=558, routed)         5.979    12.592    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.682    22.861    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                         clock pessimism              0.129    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X30Y124        FDRE (Setup_fdre_C_R)       -0.524    22.164    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[24]
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  9.572    

Slack (MET) :             9.572ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 0.580ns (6.031%)  route 9.037ns (93.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.058     6.489    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=558, routed)         5.979    12.592    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.682    22.861    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[25]/C
                         clock pessimism              0.129    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X30Y124        FDRE (Setup_fdre_C_R)       -0.524    22.164    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[25]
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  9.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.070%)  route 0.121ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.121     1.264    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.226ns (47.567%)  route 0.249ns (52.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=6, routed)           0.249     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[4]
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.098     1.387 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.374%)  route 0.258ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.258     1.376    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.191     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.270ns (61.011%)  route 0.173ns (38.989%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.638     0.974    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y102        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14_reg[7]/Q
                         net (fo=1, routed)           0.173     1.288    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg14[7]
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[7]_i_7/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[7]_i_7_n_0
    SLICE_X51Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.398 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_3_n_0
    SLICE_X51Y100        MUXF8 (Prop_muxf8_I1_O)      0.019     1.417 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X51Y100        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.907     1.273    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y100        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.339    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/rect_cmds_reg[4][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.437%)  route 0.176ns (55.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.635     0.971    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=2, routed)           0.176     1.288    design_1_i/myOLEDrgb_0/inst/controller/rect_cmds_reg[4][7]_0[0]
    SLICE_X50Y98         FDSE                                         r  design_1_i/myOLEDrgb_0/inst/controller/rect_cmds_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.821     1.187    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X50Y98         FDSE                                         r  design_1_i/myOLEDrgb_0/inst/controller/rect_cmds_reg[4][0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDSE (Hold_fdse_C_D)         0.059     1.211    design_1_i/myOLEDrgb_0/inst/controller/rect_cmds_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.965%)  route 0.362ns (66.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/Q
                         net (fo=6, routed)           0.362     1.414    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[5]
    SLICE_X26Y103        LUT5 (Prop_lut5_I4_O)        0.045     1.459 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0_n_0
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)         0.120     1.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.604%)  route 0.244ns (63.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.244     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.314%)  route 0.247ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.247     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.246     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y100   design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y100   design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y100   design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X43Y99    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y117   design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.212ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.580ns (9.684%)  route 5.409ns (90.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.050     8.964    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X48Y90         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.475    22.654    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X48Y90         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X48Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.176    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[13]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 13.212    

Slack (MET) :             13.212ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.580ns (9.684%)  route 5.409ns (90.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.050     8.964    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X48Y90         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.475    22.654    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X48Y90         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X48Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.176    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[29]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 13.212    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.580ns (9.686%)  route 5.408ns (90.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.049     8.963    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X45Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.580ns (9.686%)  route 5.408ns (90.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.049     8.963    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X45Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.034     8.948    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[10]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[10]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.034     8.948    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[18]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.034     8.948    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.034     8.948    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.034     8.948    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[4]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.681     2.975    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          3.359     6.790    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.914 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          2.034     8.948    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X47Y89         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        1.476    22.655    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X47Y89         FDCE (Recov_fdce_C_CLR)     -0.405    22.177    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[8]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 13.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.457%)  route 0.491ns (72.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.267     1.569    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y98         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y98         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X45Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/controller/timer_clear_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.329     1.631    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X45Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.329     1.631    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X45Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.329     1.631    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X45Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.333     1.635    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X44Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X44Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X44Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.333     1.635    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X44Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X44Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X44Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.333     1.635    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X44Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X44Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X44Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.007%)  route 0.558ns (74.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.333     1.635    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X44Y97         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.825     1.191    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X44Y97         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X44Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.321%)  route 0.579ns (75.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.354     1.656    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y96         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.824     1.190    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y96         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.321%)  route 0.579ns (75.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.556     0.892    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=4, routed)           0.224     1.257    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/Q[0]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.302 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=71, routed)          0.354     1.656    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X45Y96         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2351, routed)        0.824     1.190    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X45Y96         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/myOLEDrgb_0/inst/controller/cmd_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.823    





