// ARGS: --verilog fifo/bsg_mem_1rw_sync.v fifo/bsg_mem_1rw_sync_synth.v fifo/bsg_circular_ptr.v fifo/bsg_fifo_1rw_large.v fifo/fifo_wrapper.v --protocol=fifo/fifo_bounded_loop.prot --module fifo_wrapper
reset();
push_n_times(42, 5);   // push 42 five times
pop_n_times(42, 5);    // pop five times, each time asserting value is 42
check_empty();    // FIFO should be empty after pushing and popping the same number of times
