<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>FPGA on vhdlCodes</title>
    <link>http://vhdlcodes.github.io/categories/fpga/</link>
    <description>Recent content in FPGA on vhdlCodes</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Sun, 17 Apr 2016 03:25:46 -0700</lastBuildDate>
    <atom:link href="http://vhdlcodes.github.io/categories/fpga/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Simple Clock Divider using VHDL</title>
      <link>http://vhdlcodes.github.io/post/clockdivider/</link>
      <pubDate>Sun, 17 Apr 2016 03:25:46 -0700</pubDate>
      
      <guid>http://vhdlcodes.github.io/post/clockdivider/</guid>
      <description>

&lt;p&gt;When I started working with VHDL and FPGAs, the first ever project that came to my mind was blinking an LED. But since we all know that most of the development boards have high frequency clocks from around 20MHz to as high you can get. So if we directly connect that clock to LED the blink rate will be so high that it will not be visible to our naked eye.&lt;/p&gt;

&lt;p&gt;To blink an LED the simplest method is dividing a clock. I have used a simple counter which counts up to certain maximum value and flips the output signal.  For this project I am using &lt;code&gt;Altera DE-1 board&lt;/code&gt;. Following is the logic to blink an LED.&lt;/p&gt;

&lt;p&gt;This is a clock divider code, just set the max-count value as per your requirenment.&lt;/p&gt;

&lt;p&gt;For ex. If I want 1Hz freq. set the max count to i/p freq value viz.
1sec = 1Hz&lt;/p&gt;

&lt;p&gt;Then, to get time period of 1sec i.e. 1 Hz frequency set max-count to 240000 as shown below:&lt;/p&gt;

&lt;p&gt;&lt;code&gt;1sec  =  24000000  -- for i/p frequency of 24 MHz&lt;/code&gt;&lt;/p&gt;

&lt;p&gt;To get your desired frequency just calculate the maxcount with the formula given below:&lt;/p&gt;

&lt;p&gt;&lt;code&gt;max_count = 24000000 * (1/your required frequency)&lt;/code&gt;&lt;/p&gt;

&lt;h2 id=&#34;code:fc0ff499f38df1c14e47a042167f42e9&#34;&gt;Code:&lt;/h2&gt;

&lt;pre&gt;&lt;code&gt; library IEEE;

 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.numeric_std.all;

 entity clk_div is
    Port (
          Clk   : in std_logic;
          rst   : in std_logic;
          op    : out std_logic
    );
 end clk_div;


 architecture behavioral of clk_div is

    constant max_count : natural := 24000000;

 begin

  process(Clk,rst)
        variable count : natural range 0 to max_count;

    begin
        if rst = &#39;0&#39; then
            count := 0;
            op    &amp;lt;= &#39;1&#39;;
        elsif rising_edge(Clk) then
            if count &amp;lt; (max_count/2)-1 then
                op    &amp;lt;=&#39;1&#39;;
                count := count + 1;
            elsif count &amp;lt; max_count-1 then
                op    &amp;lt;=&#39;0&#39;;
                count := count + 1;
            else
                count := 0;
                op    &amp;lt;=&#39;1&#39;;
            end if;
     end if;

  end process;

 end behavioral;

&lt;/code&gt;&lt;/pre&gt;
</description>
    </item>
    
  </channel>
</rss>