Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 21 11:03:00 2025
| Host         : YourMum running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (108)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (108)
--------------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.793        0.000                      0                  233        0.039        0.000                      0                  233        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk                      {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0     {0.000 10.000}       20.000          50.000          
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_10MHz_clk_wiz_0         93.793        0.000                      0                  233        0.188        0.000                      0                  233       49.500        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                      17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_10MHz_clk_wiz_0_1       93.803        0.000                      0                  233        0.188        0.000                      0                  233       49.500        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                    17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10MHz_clk_wiz_0_1  clk_10MHz_clk_wiz_0         93.793        0.000                      0                  233        0.039        0.000                      0                  233  
clk_10MHz_clk_wiz_0    clk_10MHz_clk_wiz_0_1       93.793        0.000                      0                  233        0.039        0.000                      0                  233  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_10MHz_clk_wiz_0                           
(none)                 clk_10MHz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_10MHz_clk_wiz_0    
(none)                                        clk_10MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_0
  To Clock:  clk_10MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[0]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[1]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[2]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[3]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[4]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[5]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[6]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[7]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.949ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.284    pmod_als/countOneSec_reg[16]
  -------------------------------------------------------------------
                         required time                         98.284    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.949    

Slack (MET) :             93.949ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.284    pmod_als/countOneSec_reg[17]
  -------------------------------------------------------------------
                         required time                         98.284    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pmod_als/serialData_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.345    pmod_als/serialData[5]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.052    -0.533    pmod_als/sensor_val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.172    -0.286    pmod_als/shift_reg_reg_n_0_[6]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.075    -0.489    pmod_als/serialData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.181    -0.275    pmod_als/shift_reg_reg_n_0_[9]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.078    -0.486    pmod_als/serialData_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[9]
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.850    -0.840    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.017    -0.569    pmod_als/sensor_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.273    pmod_als/shift_reg_reg_n_0_[8]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.076    -0.488    pmod_als/serialData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[8]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.010    -0.575    pmod_als/sensor_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.625%)  route 0.182ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.274    pmod_als/shift_reg_reg_n_0_[7]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.071    -0.493    pmod_als/serialData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pmod_als/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X60Y22         FDRE                                         r  pmod_als/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  pmod_als/FSM_sequential_next_state_reg[1]/Q
                         net (fo=20, routed)          0.118    -0.315    pmod_als/next_state__0[1]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  pmod_als/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    pmod_als/shift_reg[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.092    -0.492    pmod_als/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.231%)  route 0.164ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.164    -0.292    pmod_als/shift_reg_reg_n_0_[4]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.047    -0.517    pmod_als/serialData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.485%)  route 0.169ns (54.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.169    -0.289    pmod_als/shift_reg_reg_n_0_[10]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.046    -0.518    pmod_als/serialData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_mmcm/clm_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y16     clk_mmcm/flip_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y16     clk_mmcm/flop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y23     pmod_als/countOneSec_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y23     pmod_als/countOneSec_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y24     pmod_als/countOneSec_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_mmcm/clm_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_0_1
  To Clock:  clk_10MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.803ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.140    98.949    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.313    pmod_als/countOneSec_reg[0]
  -------------------------------------------------------------------
                         required time                         98.313    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.803    

Slack (MET) :             93.803ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.140    98.949    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.313    pmod_als/countOneSec_reg[1]
  -------------------------------------------------------------------
                         required time                         98.313    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.803    

Slack (MET) :             93.803ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.140    98.949    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.313    pmod_als/countOneSec_reg[2]
  -------------------------------------------------------------------
                         required time                         98.313    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.803    

Slack (MET) :             93.803ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.140    98.949    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.313    pmod_als/countOneSec_reg[3]
  -------------------------------------------------------------------
                         required time                         98.313    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.803    

Slack (MET) :             93.850ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.311    pmod_als/countOneSec_reg[4]
  -------------------------------------------------------------------
                         required time                         98.311    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.850    

Slack (MET) :             93.850ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.311    pmod_als/countOneSec_reg[5]
  -------------------------------------------------------------------
                         required time                         98.311    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.850    

Slack (MET) :             93.850ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.311    pmod_als/countOneSec_reg[6]
  -------------------------------------------------------------------
                         required time                         98.311    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.850    

Slack (MET) :             93.850ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.311    pmod_als/countOneSec_reg[7]
  -------------------------------------------------------------------
                         required time                         98.311    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.850    

Slack (MET) :             93.958ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.140    98.930    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.294    pmod_als/countOneSec_reg[16]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.958    

Slack (MET) :             93.958ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.140    98.930    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.294    pmod_als/countOneSec_reg[17]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pmod_als/serialData_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.345    pmod_als/serialData[5]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.052    -0.533    pmod_als/sensor_val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.172    -0.286    pmod_als/shift_reg_reg_n_0_[6]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.075    -0.489    pmod_als/serialData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.181    -0.275    pmod_als/shift_reg_reg_n_0_[9]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.078    -0.486    pmod_als/serialData_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[9]
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.850    -0.840    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.017    -0.569    pmod_als/sensor_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.273    pmod_als/shift_reg_reg_n_0_[8]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.076    -0.488    pmod_als/serialData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[8]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.010    -0.575    pmod_als/sensor_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.625%)  route 0.182ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.274    pmod_als/shift_reg_reg_n_0_[7]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.071    -0.493    pmod_als/serialData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pmod_als/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X60Y22         FDRE                                         r  pmod_als/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  pmod_als/FSM_sequential_next_state_reg[1]/Q
                         net (fo=20, routed)          0.118    -0.315    pmod_als/next_state__0[1]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  pmod_als/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    pmod_als/shift_reg[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.092    -0.492    pmod_als/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.231%)  route 0.164ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.164    -0.292    pmod_als/shift_reg_reg_n_0_[4]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.047    -0.517    pmod_als/serialData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.485%)  route 0.169ns (54.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.169    -0.289    pmod_als/shift_reg_reg_n_0_[10]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.046    -0.518    pmod_als/serialData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_mmcm/clm_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y16     clk_mmcm/flip_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y16     clk_mmcm/flop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y23     pmod_als/countOneSec_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y23     pmod_als/countOneSec_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y24     pmod_als/countOneSec_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     clk_mmcm/flop_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y23     pmod_als/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     pmod_als/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y21     pmod_als/countOneSec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_mmcm/clm_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_0_1
  To Clock:  clk_10MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[0]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[1]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[2]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[3]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[4]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[5]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[6]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[7]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.949ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.284    pmod_als/countOneSec_reg[16]
  -------------------------------------------------------------------
                         required time                         98.284    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.949    

Slack (MET) :             93.949ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.284    pmod_als/countOneSec_reg[17]
  -------------------------------------------------------------------
                         required time                         98.284    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pmod_als/serialData_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.345    pmod_als/serialData[5]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.052    -0.384    pmod_als/sensor_val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.172    -0.286    pmod_als/shift_reg_reg_n_0_[6]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.075    -0.340    pmod_als/serialData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.181    -0.275    pmod_als/shift_reg_reg_n_0_[9]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.078    -0.337    pmod_als/serialData_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[9]
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.850    -0.840    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.017    -0.420    pmod_als/sensor_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.273    pmod_als/shift_reg_reg_n_0_[8]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.076    -0.339    pmod_als/serialData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[8]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.010    -0.426    pmod_als/sensor_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.625%)  route 0.182ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.274    pmod_als/shift_reg_reg_n_0_[7]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.071    -0.344    pmod_als/serialData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pmod_als/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X60Y22         FDRE                                         r  pmod_als/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  pmod_als/FSM_sequential_next_state_reg[1]/Q
                         net (fo=20, routed)          0.118    -0.315    pmod_als/next_state__0[1]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  pmod_als/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    pmod_als/shift_reg[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.149    -0.435    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.092    -0.343    pmod_als/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.231%)  route 0.164ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.164    -0.292    pmod_als/shift_reg_reg_n_0_[4]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.047    -0.368    pmod_als/serialData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.485%)  route 0.169ns (54.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.169    -0.289    pmod_als/shift_reg_reg_n_0_[10]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.046    -0.369    pmod_als/serialData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_0
  To Clock:  clk_10MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[0]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[0]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[1]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[1]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[2]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[2]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.793ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.981ns (18.152%)  route 4.423ns (81.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.169     4.510    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    98.511    pmod_als/clk_10MHz
    SLICE_X59Y21         FDRE                                         r  pmod_als/countOneSec_reg[3]/C
                         clock pessimism              0.578    99.088    
                         clock uncertainty           -0.149    98.939    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.636    98.303    pmod_als/countOneSec_reg[3]
  -------------------------------------------------------------------
                         required time                         98.303    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 93.793    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[4]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[4]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[5]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[5]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[6]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[6]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.840ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.981ns (18.318%)  route 4.374ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          1.120     4.461    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.504    98.509    pmod_als/clk_10MHz
    SLICE_X59Y22         FDRE                                         r  pmod_als/countOneSec_reg[7]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.636    98.301    pmod_als/countOneSec_reg[7]
  -------------------------------------------------------------------
                         required time                         98.301    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                 93.840    

Slack (MET) :             93.949ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[16]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.284    pmod_als/countOneSec_reg[16]
  -------------------------------------------------------------------
                         required time                         98.284    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.949    

Slack (MET) :             93.949ns  (required time - arrival time)
  Source:                 pmod_als/countOneSec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/countOneSec_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0_1 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.981ns (18.758%)  route 4.249ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.617    -0.895    pmod_als/clk_10MHz
    SLICE_X59Y24         FDRE                                         r  pmod_als/countOneSec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  pmod_als/countOneSec_reg[12]/Q
                         net (fo=3, routed)           0.839     0.400    pmod_als/countOneSec_reg[12]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.524 r  pmod_als/FSM_sequential_next_state[0]_i_7/O
                         net (fo=1, routed)           0.808     1.332    pmod_als/FSM_sequential_next_state[0]_i_7_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     1.456 r  pmod_als/FSM_sequential_next_state[0]_i_5/O
                         net (fo=1, routed)           0.940     2.396    pmod_als/FSM_sequential_next_state[0]_i_5_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.520 r  pmod_als/FSM_sequential_next_state[0]_i_2/O
                         net (fo=4, routed)           0.667     3.188    pmod_als/FSM_sequential_next_state[0]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.153     3.341 r  pmod_als/countOneSec[0]_i_1/O
                         net (fo=24, routed)          0.995     4.335    pmod_als/countOneSec[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.501    98.506    pmod_als/clk_10MHz
    SLICE_X59Y25         FDRE                                         r  pmod_als/countOneSec_reg[17]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.636    98.284    pmod_als/countOneSec_reg[17]
  -------------------------------------------------------------------
                         required time                         98.284    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 93.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pmod_als/serialData_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.345    pmod_als/serialData[5]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.052    -0.384    pmod_als/sensor_val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.172    -0.286    pmod_als/shift_reg_reg_n_0_[6]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[6]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.075    -0.340    pmod_als/serialData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.181    -0.275    pmod_als/shift_reg_reg_n_0_[9]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.078    -0.337    pmod_als/serialData_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[9]
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.850    -0.840    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.017    -0.420    pmod_als/sensor_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.183    -0.273    pmod_als/shift_reg_reg_n_0_[8]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.076    -0.339    pmod_als/serialData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pmod_als/serialData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/sensor_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  pmod_als/serialData_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.357    pmod_als/serialData[8]
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X64Y23         FDRE                                         r  pmod_als/sensor_val_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.010    -0.426    pmod_als/sensor_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.625%)  route 0.182ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.274    pmod_als/shift_reg_reg_n_0_[7]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[7]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.071    -0.344    pmod_als/serialData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pmod_als/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X60Y22         FDRE                                         r  pmod_als/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  pmod_als/FSM_sequential_next_state_reg[1]/Q
                         net (fo=20, routed)          0.118    -0.315    pmod_als/next_state__0[1]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  pmod_als/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    pmod_als/shift_reg[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.149    -0.435    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.092    -0.343    pmod_als/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.231%)  route 0.164ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.597    pmod_als/clk_10MHz
    SLICE_X61Y22         FDRE                                         r  pmod_als/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pmod_als/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.164    -0.292    pmod_als/shift_reg_reg_n_0_[4]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[4]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.047    -0.368    pmod_als/serialData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pmod_als/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmod_als/serialData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0_1 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.485%)  route 0.169ns (54.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X61Y23         FDRE                                         r  pmod_als/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.169    -0.289    pmod_als/shift_reg_reg_n_0_[10]
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.851    -0.839    pmod_als/clk_10MHz
    SLICE_X65Y23         FDRE                                         r  pmod_als/serialData_reg[10]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.046    -0.369    pmod_als/serialData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.080    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_10MHz_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.441ns (50.254%)  route 4.396ns (49.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.647     1.222    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.346 r  pmod_als/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.863     2.209    pmod_als/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.154     2.363 r  pmod_als/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.886     4.249    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.956 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.956    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.814ns  (logic 4.235ns (48.056%)  route 4.578ns (51.944%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.647     1.222    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.346 r  pmod_als/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.868     2.214    pmod_als/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  pmod_als/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.401    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.932 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.932    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.476ns (51.581%)  route 4.201ns (48.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.874     1.992    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.152     2.144 r  pmod_als/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.908     4.052    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.795 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.795    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.224ns (49.116%)  route 4.376ns (50.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.647     1.222    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.346 f  pmod_als/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.863     2.209    pmod_als/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     2.333 r  pmod_als/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.198    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.718 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.718    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.469ns (52.048%)  route 4.117ns (47.952%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872     1.990    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.152     2.142 r  pmod_als/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.968    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     7.705 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.705    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.233ns (51.668%)  route 3.960ns (48.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.874     1.992    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.116 r  pmod_als/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.782    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.312 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.312    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.215ns (51.584%)  route 3.956ns (48.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872     1.990    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     2.114 r  pmod_als/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.778    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.289 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.289    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.319ns (54.129%)  route 3.660ns (45.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.802     1.377    seven_seg/an_driver/reset_n
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.152     1.529 r  seven_seg/an_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.386    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.097 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.097    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.318ns (55.408%)  route 3.475ns (44.592%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.797     1.372    seven_seg/an_driver/reset_n
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.150     1.522 r  seven_seg/an_driver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     3.200    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.912 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.912    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.683ns  (logic 4.079ns (53.092%)  route 3.604ns (46.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.797     1.372    seven_seg/an_driver/reset_n
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.124     1.496 r  seven_seg/an_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.302    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.802 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.802    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.386ns (69.639%)  route 0.604ns (30.361%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.213    -0.245    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.045    -0.200 r  seven_seg/an_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.192    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.392 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.392    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.460ns (72.980%)  route 0.541ns (27.020%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.213    -0.245    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.046    -0.199 r  seven_seg/an_driver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.129    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     1.403 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.403    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.443ns (70.672%)  route 0.599ns (29.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.180    -0.146    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.101 r  pmod_als/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.230    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.442 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.442    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.410ns (69.002%)  route 0.633ns (30.998%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.297    -0.161    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.045    -0.116 r  seven_seg/an_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.221    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.445 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.445    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.461ns (70.756%)  route 0.604ns (29.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.182    -0.144    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.099 r  pmod_als/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.235    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.466 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.466    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.455ns (67.228%)  route 0.709ns (32.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.297    -0.161    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.043    -0.118 r  seven_seg/an_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     0.295    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     1.566 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.566    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.526ns (70.440%)  route 0.640ns (29.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.180    -0.146    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.042    -0.104 r  pmod_als/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     0.269    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     1.567 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.567    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.452ns (66.615%)  route 0.728ns (33.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 f  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.222    -0.104    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045    -0.059 r  pmod_als/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.359    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.580 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.580    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.532ns (68.977%)  route 0.689ns (31.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.182    -0.144    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.043    -0.101 r  pmod_als/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     0.319    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     1.622 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.622    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.463ns (65.790%)  route 0.761ns (34.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.168    -0.158    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045    -0.113 r  pmod_als/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.393    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.625 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.625    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_10MHz_clk_wiz_0_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.441ns (50.254%)  route 4.396ns (49.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.647     1.222    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.346 r  pmod_als/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.863     2.209    pmod_als/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.154     2.363 r  pmod_als/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.886     4.249    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.956 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.956    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.814ns  (logic 4.235ns (48.056%)  route 4.578ns (51.944%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.647     1.222    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.346 r  pmod_als/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.868     2.214    pmod_als/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  pmod_als/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.401    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.932 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.932    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.476ns (51.581%)  route 4.201ns (48.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.874     1.992    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.152     2.144 r  pmod_als/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.908     4.052    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.795 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.795    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.224ns (49.116%)  route 4.376ns (50.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.647     1.222    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.124     1.346 f  pmod_als/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.863     2.209    pmod_als/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     2.333 r  pmod_als/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.198    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.718 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.718    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.469ns (52.048%)  route 4.117ns (47.952%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872     1.990    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.152     2.142 r  pmod_als/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.968    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     7.705 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.705    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.233ns (51.668%)  route 3.960ns (48.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.874     1.992    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.116 r  pmod_als/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.782    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.312 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.312    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.215ns (51.584%)  route 3.956ns (48.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.419     0.994    pmod_als/reset_n
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.118 r  pmod_als/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.872     1.990    pmod_als/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     2.114 r  pmod_als/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.778    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.289 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.289    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.319ns (54.129%)  route 3.660ns (45.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.802     1.377    seven_seg/an_driver/reset_n
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.152     1.529 r  seven_seg/an_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.386    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.097 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.097    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.318ns (55.408%)  route 3.475ns (44.592%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.797     1.372    seven_seg/an_driver/reset_n
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.150     1.522 r  seven_seg/an_driver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     3.200    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.912 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.912    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mmcm/flop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.683ns  (logic 4.079ns (53.092%)  route 3.604ns (46.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  clk_mmcm/flop_reg/Q
                         net (fo=14, routed)          1.797     1.372    seven_seg/an_driver/reset_n
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.124     1.496 r  seven_seg/an_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.302    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.802 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.802    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.386ns (69.639%)  route 0.604ns (30.361%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.213    -0.245    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.045    -0.200 r  seven_seg/an_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.192    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.392 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.392    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.460ns (72.980%)  route 0.541ns (27.020%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.213    -0.245    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.046    -0.199 r  seven_seg/an_driver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.129    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     1.403 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.403    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.443ns (70.672%)  route 0.599ns (29.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.180    -0.146    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.101 r  pmod_als/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.230    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.442 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.442    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.410ns (69.002%)  route 0.633ns (30.998%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.297    -0.161    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.045    -0.116 r  seven_seg/an_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.221    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.445 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.445    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.461ns (70.756%)  route 0.604ns (29.244%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.182    -0.144    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.099 r  pmod_als/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.235    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.466 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.466    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.455ns (67.228%)  route 0.709ns (32.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.598    seven_seg/an_driver/clk_10MHz
    SLICE_X62Y26         FDRE                                         r  seven_seg/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seven_seg/an_driver/cnt_reg[14]/Q
                         net (fo=9, routed)           0.297    -0.161    seven_seg/an_driver/S[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.043    -0.118 r  seven_seg/an_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     0.295    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     1.566 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.566    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.526ns (70.440%)  route 0.640ns (29.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.180    -0.146    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.042    -0.104 r  pmod_als/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     0.269    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     1.567 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.567    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.452ns (66.615%)  route 0.728ns (33.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 f  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.222    -0.104    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045    -0.059 r  pmod_als/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.359    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.580 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.580    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.532ns (68.977%)  route 0.689ns (31.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.182    -0.144    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.043    -0.101 r  pmod_als/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     0.319    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     1.622 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.622    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_als/sensor_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.463ns (65.790%)  route 0.761ns (34.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.599    pmod_als/clk_10MHz
    SLICE_X65Y24         FDRE                                         r  pmod_als/sensor_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pmod_als/sensor_val_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.371    pmod_als/sensor_val[5]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  pmod_als/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.168    -0.158    pmod_als/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045    -0.113 r  pmod_als/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.393    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.625 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.625    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_mmcm/clm_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_mmcm/clm_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_mmcm/clm_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_mmcm/clm_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_mmcm/clm_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_mmcm/clm_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_mmcm/clm_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_mmcm/clm_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_mmcm/clm_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_mmcm/clm_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_mmcm/clm_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_mmcm/clm_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_10MHz_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC3
                            (input port)
  Destination:            pmod_als/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 1.562ns (34.163%)  route 3.009ns (65.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  JC3 (IN)
                         net (fo=0)                   0.000     0.000    JC3
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  JC3_IBUF_inst/O
                         net (fo=1, routed)           3.009     4.447    pmod_als/JC3_IBUF
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.571 r  pmod_als/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.571    pmod_als/shift_reg[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503    -1.492    pmod_als/clk_10MHz
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_mmcm/flip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.000ns (0.000%)  route 1.196ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.196     1.196    clk_mmcm/locked
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.512    -1.483    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_mmcm/flip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.000ns (0.000%)  route 0.499ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.499     0.499    clk_mmcm/locked
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.859    -0.831    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/C

Slack:                    inf
  Source:                 JC3
                            (input port)
  Destination:            pmod_als/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.251ns (15.266%)  route 1.392ns (84.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  JC3 (IN)
                         net (fo=0)                   0.000     0.000    JC3
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  JC3_IBUF_inst/O
                         net (fo=1, routed)           1.392     1.598    pmod_als/JC3_IBUF
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.643 r  pmod_als/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.643    pmod_als/shift_reg[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.849    -0.841    pmod_als/clk_10MHz
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_10MHz_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC3
                            (input port)
  Destination:            pmod_als/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 1.562ns (34.163%)  route 3.009ns (65.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  JC3 (IN)
                         net (fo=0)                   0.000     0.000    JC3
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  JC3_IBUF_inst/O
                         net (fo=1, routed)           3.009     4.447    pmod_als/JC3_IBUF
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.571 r  pmod_als/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.571    pmod_als/shift_reg[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.503    -1.492    pmod_als/clk_10MHz
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_mmcm/flip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.000ns (0.000%)  route 1.196ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.196     1.196    clk_mmcm/locked
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         1.512    -1.483    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_mmcm/flip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.000ns (0.000%)  route 0.499ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.499     0.499    clk_mmcm/locked
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.859    -0.831    clk_mmcm/clk_10MHz
    SLICE_X62Y16         FDRE                                         r  clk_mmcm/flip_reg/C

Slack:                    inf
  Source:                 JC3
                            (input port)
  Destination:            pmod_als/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.251ns (15.266%)  route 1.392ns (84.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  JC3 (IN)
                         net (fo=0)                   0.000     0.000    JC3
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  JC3_IBUF_inst/O
                         net (fo=1, routed)           1.392     1.598    pmod_als/JC3_IBUF
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.643 r  pmod_als/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.643    pmod_als/shift_reg[0]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/clm_mmcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm/clm_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm/clm_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm/clm_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm/clm_mmcm/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm/clm_mmcm/inst/clkout1_buf/O
                         net (fo=108, routed)         0.849    -0.841    pmod_als/clk_10MHz
    SLICE_X58Y23         FDRE                                         r  pmod_als/shift_reg_reg[0]/C





