Classic Timing Analyzer report for TimeCount
Fri Oct 27 10:57:51 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Freshclock'
  7. Clock Setup: 'Timeclock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+------------+--------------+
; Worst-case tco               ; N/A   ; None          ; 21.784 ns                                      ; DNum:D1|n[2] ; LEDData[6]   ; Timeclock  ; --         ; 0            ;
; Clock Setup: 'Timeclock'     ; N/A   ; None          ; 238.21 MHz ( period = 4.198 ns )               ; DNum:D1|n[3] ; DNum:D1|n[3] ; Timeclock  ; Timeclock  ; 0            ;
; Clock Setup: 'Freshclock'    ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[2]     ; count[2]     ; Freshclock ; Freshclock ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;            ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Freshclock      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Timeclock       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Freshclock'                                                                                                                                                                  ;
+-------+------------------------------------------------+----------+----------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[2] ; count[2] ; Freshclock ; Freshclock ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[1] ; count[2] ; Freshclock ; Freshclock ; None                        ; None                      ; 2.122 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[1] ; count[1] ; Freshclock ; Freshclock ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[0] ; count[1] ; Freshclock ; Freshclock ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[0] ; count[2] ; Freshclock ; Freshclock ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; count[0] ; count[0] ; Freshclock ; Freshclock ; None                        ; None                      ; 1.559 ns                ;
+-------+------------------------------------------------+----------+----------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Timeclock'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; DNum:D1|n[3] ; DNum:D1|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns )               ; DNum:D1|n[2] ; DNum:D1|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.729 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[1] ; DNum:D0|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[1] ; DNum:D0|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[1] ; DNum:D0|c1   ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[1] ; DNum:D0|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.377 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[0] ; DNum:D0|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[0] ; DNum:D0|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[0] ; DNum:D0|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[1] ; DNum:D1|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.154 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[1] ; DNum:D1|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[0] ; DNum:D1|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[3] ; DNum:D0|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.121 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[3] ; DNum:D0|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[0] ; DNum:D0|c1   ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.093 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[0] ; DNum:D0|n[1] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[2] ; DNum:D0|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[3] ; DNum:D1|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[0] ; DNum:D1|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[0] ; DNum:D1|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[0] ; DNum:D1|n[1] ; Timeclock  ; Timeclock ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[3] ; DNum:D0|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[2] ; DNum:D1|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[2] ; DNum:D0|c1   ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[2] ; DNum:D0|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[2] ; DNum:D1|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[2] ; DNum:D0|n[0] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[1] ; DNum:D1|n[3] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[1] ; DNum:D1|n[1] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.814 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[3] ; DNum:D0|c1   ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[3] ; DNum:D0|n[1] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[3] ; DNum:D1|n[1] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D1|n[3] ; DNum:D1|n[2] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DNum:D0|n[1] ; DNum:D0|n[1] ; Timeclock  ; Timeclock ; None                        ; None                      ; 1.504 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To         ; From Clock ;
+-------+--------------+------------+--------------+------------+------------+
; N/A   ; None         ; 21.784 ns  ; DNum:D1|n[2] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 21.579 ns  ; DNum:D1|n[3] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 21.456 ns  ; DNum:D1|n[1] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 21.455 ns  ; DNum:D1|n[3] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 21.360 ns  ; DNum:D1|n[0] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 21.222 ns  ; DNum:D1|n[0] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 21.170 ns  ; DNum:D1|n[2] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 21.019 ns  ; DNum:D1|n[3] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 20.965 ns  ; DNum:D1|n[0] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 20.873 ns  ; DNum:D1|n[2] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 20.452 ns  ; DNum:D1|n[2] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 20.343 ns  ; DNum:D1|n[1] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 20.282 ns  ; DNum:D1|n[1] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 20.239 ns  ; DNum:D1|n[3] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 20.160 ns  ; DNum:D1|n[0] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 20.121 ns  ; DNum:D1|n[2] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 20.098 ns  ; DNum:D1|n[3] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 19.945 ns  ; DNum:D1|n[0] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 19.910 ns  ; DNum:D1|n[2] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 19.886 ns  ; DNum:D1|n[3] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 19.734 ns  ; DNum:D1|n[0] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 19.444 ns  ; DNum:D1|n[1] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 19.321 ns  ; DNum:D1|n[1] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 19.109 ns  ; DNum:D1|n[1] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 18.955 ns  ; DNum:D1|n[0] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 18.743 ns  ; DNum:D1|n[2] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 18.718 ns  ; DNum:D1|n[3] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 17.935 ns  ; DNum:D1|n[1] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 17.259 ns  ; count[2]     ; LEDData[3] ; Freshclock ;
; N/A   ; None         ; 17.134 ns  ; count[2]     ; LEDData[6] ; Freshclock ;
; N/A   ; None         ; 16.722 ns  ; count[0]     ; LEDData[3] ; Freshclock ;
; N/A   ; None         ; 16.597 ns  ; count[0]     ; LEDData[6] ; Freshclock ;
; N/A   ; None         ; 16.520 ns  ; count[2]     ; LEDData[4] ; Freshclock ;
; N/A   ; None         ; 16.490 ns  ; DNum:D0|n[3] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 16.366 ns  ; DNum:D0|n[3] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 16.345 ns  ; count[1]     ; LEDData[3] ; Freshclock ;
; N/A   ; None         ; 16.220 ns  ; count[1]     ; LEDData[6] ; Freshclock ;
; N/A   ; None         ; 15.983 ns  ; count[0]     ; LEDData[4] ; Freshclock ;
; N/A   ; None         ; 15.930 ns  ; DNum:D0|n[3] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 15.802 ns  ; count[2]     ; LEDData[1] ; Freshclock ;
; N/A   ; None         ; 15.606 ns  ; count[1]     ; LEDData[4] ; Freshclock ;
; N/A   ; None         ; 15.531 ns  ; count[2]     ; LEDData[0] ; Freshclock ;
; N/A   ; None         ; 15.331 ns  ; DNum:D0|n[0] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 15.319 ns  ; count[2]     ; LEDData[5] ; Freshclock ;
; N/A   ; None         ; 15.265 ns  ; count[0]     ; LEDData[1] ; Freshclock ;
; N/A   ; None         ; 15.193 ns  ; DNum:D0|n[0] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 15.150 ns  ; DNum:D0|n[3] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 15.009 ns  ; DNum:D0|n[3] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 14.994 ns  ; count[0]     ; LEDData[0] ; Freshclock ;
; N/A   ; None         ; 14.936 ns  ; DNum:D0|n[0] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 14.888 ns  ; count[1]     ; LEDData[1] ; Freshclock ;
; N/A   ; None         ; 14.797 ns  ; DNum:D0|n[3] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 14.782 ns  ; count[0]     ; LEDData[5] ; Freshclock ;
; N/A   ; None         ; 14.617 ns  ; count[1]     ; LEDData[0] ; Freshclock ;
; N/A   ; None         ; 14.405 ns  ; count[1]     ; LEDData[5] ; Freshclock ;
; N/A   ; None         ; 14.388 ns  ; count[2]     ; LEDData[2] ; Freshclock ;
; N/A   ; None         ; 14.194 ns  ; DNum:D0|n[1] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 14.131 ns  ; DNum:D0|n[0] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 13.916 ns  ; DNum:D0|n[0] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 13.851 ns  ; count[0]     ; LEDData[2] ; Freshclock ;
; N/A   ; None         ; 13.705 ns  ; DNum:D0|n[0] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 13.629 ns  ; DNum:D0|n[3] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 13.474 ns  ; count[1]     ; LEDData[2] ; Freshclock ;
; N/A   ; None         ; 13.193 ns  ; count[2]     ; LEDSel[1]  ; Freshclock ;
; N/A   ; None         ; 13.081 ns  ; DNum:D0|n[1] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 13.020 ns  ; DNum:D0|n[1] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 12.997 ns  ; DNum:D0|n[2] ; LEDData[6] ; Timeclock  ;
; N/A   ; None         ; 12.926 ns  ; DNum:D0|n[0] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 12.656 ns  ; count[0]     ; LEDSel[1]  ; Freshclock ;
; N/A   ; None         ; 12.458 ns  ; count[2]     ; LEDSel[0]  ; Freshclock ;
; N/A   ; None         ; 12.383 ns  ; DNum:D0|n[2] ; LEDData[4] ; Timeclock  ;
; N/A   ; None         ; 12.279 ns  ; count[1]     ; LEDSel[1]  ; Freshclock ;
; N/A   ; None         ; 12.182 ns  ; DNum:D0|n[1] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 12.086 ns  ; DNum:D0|n[2] ; LEDData[3] ; Timeclock  ;
; N/A   ; None         ; 12.059 ns  ; DNum:D0|n[1] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 11.921 ns  ; count[0]     ; LEDSel[0]  ; Freshclock ;
; N/A   ; None         ; 11.847 ns  ; DNum:D0|n[1] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 11.665 ns  ; DNum:D0|n[2] ; LEDData[1] ; Timeclock  ;
; N/A   ; None         ; 11.544 ns  ; count[1]     ; LEDSel[0]  ; Freshclock ;
; N/A   ; None         ; 11.334 ns  ; DNum:D0|n[2] ; LEDData[0] ; Timeclock  ;
; N/A   ; None         ; 11.123 ns  ; DNum:D0|n[2] ; LEDData[5] ; Timeclock  ;
; N/A   ; None         ; 10.673 ns  ; DNum:D0|n[1] ; LEDData[2] ; Timeclock  ;
; N/A   ; None         ; 9.956 ns   ; DNum:D0|n[2] ; LEDData[2] ; Timeclock  ;
+-------+--------------+------------+--------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 27 10:57:51 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TimeCount -c TimeCount
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Freshclock" is an undefined clock
    Info: Assuming node "Timeclock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "DNum:D0|c1" as buffer
Info: Clock "Freshclock" Internal fmax is restricted to 304.04 MHz between source register "count[2]" and destination register "count[2]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.153 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N5; Fanout = 2; REG Node = 'count[2]'
            Info: 2: + IC(1.349 ns) + CELL(0.804 ns) = 2.153 ns; Loc. = LC_X1_Y6_N5; Fanout = 2; REG Node = 'count[2]'
            Info: Total cell delay = 0.804 ns ( 37.34 % )
            Info: Total interconnect delay = 1.349 ns ( 62.66 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Freshclock" to destination register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 3; CLK Node = 'Freshclock'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N5; Fanout = 2; REG Node = 'count[2]'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
            Info: - Longest clock path from clock "Freshclock" to source register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 3; CLK Node = 'Freshclock'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N5; Fanout = 2; REG Node = 'count[2]'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "Timeclock" has Internal fmax of 238.21 MHz between source register "DNum:D1|n[3]" and destination register "DNum:D1|n[3]" (period= 4.198 ns)
    Info: + Longest register to register delay is 3.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N1; Fanout = 5; REG Node = 'DNum:D1|n[3]'
        Info: 2: + IC(2.306 ns) + CELL(1.183 ns) = 3.489 ns; Loc. = LC_X1_Y6_N1; Fanout = 5; REG Node = 'DNum:D1|n[3]'
        Info: Total cell delay = 1.183 ns ( 33.91 % )
        Info: Total interconnect delay = 2.306 ns ( 66.09 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Timeclock" to destination register is 11.271 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'Timeclock'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y9_N6; Fanout = 4; REG Node = 'DNum:D0|c1'
            Info: 3: + IC(6.158 ns) + CELL(0.918 ns) = 11.271 ns; Loc. = LC_X1_Y6_N1; Fanout = 5; REG Node = 'DNum:D1|n[3]'
            Info: Total cell delay = 3.375 ns ( 29.94 % )
            Info: Total interconnect delay = 7.896 ns ( 70.06 % )
        Info: - Longest clock path from clock "Timeclock" to source register is 11.271 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'Timeclock'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y9_N6; Fanout = 4; REG Node = 'DNum:D0|c1'
            Info: 3: + IC(6.158 ns) + CELL(0.918 ns) = 11.271 ns; Loc. = LC_X1_Y6_N1; Fanout = 5; REG Node = 'DNum:D1|n[3]'
            Info: Total cell delay = 3.375 ns ( 29.94 % )
            Info: Total interconnect delay = 7.896 ns ( 70.06 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "Timeclock" to destination pin "LEDData[6]" through register "DNum:D1|n[2]" is 21.784 ns
    Info: + Longest clock path from clock "Timeclock" to source register is 11.271 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'Timeclock'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y9_N6; Fanout = 4; REG Node = 'DNum:D0|c1'
        Info: 3: + IC(6.158 ns) + CELL(0.918 ns) = 11.271 ns; Loc. = LC_X1_Y6_N0; Fanout = 4; REG Node = 'DNum:D1|n[2]'
        Info: Total cell delay = 3.375 ns ( 29.94 % )
        Info: Total interconnect delay = 7.896 ns ( 70.06 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 10.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N0; Fanout = 4; REG Node = 'DNum:D1|n[2]'
        Info: 2: + IC(2.612 ns) + CELL(0.200 ns) = 2.812 ns; Loc. = LC_X1_Y9_N7; Fanout = 7; COMB Node = 'LEDNum[2]~2'
        Info: 3: + IC(0.806 ns) + CELL(0.740 ns) = 4.358 ns; Loc. = LC_X1_Y9_N3; Fanout = 1; COMB Node = 'LedShowe:LED|Mux0~0'
        Info: 4: + IC(3.457 ns) + CELL(2.322 ns) = 10.137 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'LEDData[6]'
        Info: Total cell delay = 3.262 ns ( 32.18 % )
        Info: Total interconnect delay = 6.875 ns ( 67.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Oct 27 10:57:51 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


