<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='259' type='5'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='259'>///&lt; Address space for private memory.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp' l='89' u='r' c='_ZL20castRequiresQueuePtrj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp' l='85' c='_ZNK4llvm6AMDGPU5HSAMD18MetadataStreamerV224getAddressSpaceQualifierEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp' l='522' c='_ZNK4llvm6AMDGPU5HSAMD18MetadataStreamerV324getAddressSpaceQualifierEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInline.cpp' l='134' u='r' c='_ZNK12_GLOBAL__N_113AMDGPUInliner18getInlineThresholdEN4llvm8CallSiteE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='138' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='833' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='853' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp' l='1350' u='r' c='_ZN4llvm14AMDGPULibCalls11fold_sincosEPNS_8CallInstERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp' l='424' u='r' c='_ZL24tryPromoteAllocaToVectorPN4llvm10AllocaInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp' l='440' u='r' c='_ZL24tryPromoteAllocaToVectorPN4llvm10AllocaInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='141' u='r' c='_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='151' u='r' c='_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='266' u='r' c='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='278' u='r' c='_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='555' u='r' c='_ZNK4llvm10GCNTTIImpl20isSourceOfDivergenceEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='661' u='r' c='_ZNK4llvm11R600TTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='678' u='r' c='_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1146' u='r' c='_ZNK4llvm18R600TargetLowering22lowerPrivateTruncStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1180' u='r' c='_ZNK4llvm18R600TargetLowering22lowerPrivateTruncStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1248' u='r' c='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1251' u='r' c='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1328' u='r' c='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1411' u='r' c='_ZNK4llvm18R600TargetLowering19lowerPrivateExtLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1449' u='r' c='_ZNK4llvm18R600TargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1460' u='r' c='_ZNK4llvm18R600TargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1517' u='r' c='_ZNK4llvm18R600TargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1664' u='r' c='_ZNK4llvm18R600TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1507' u='r' c='_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1116' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1151' u='r' c='_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1191' u='r' c='_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2711' u='r' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4351' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4367' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4619' u='r' c='_ZNK4llvm16SITargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6793' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6841' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7259' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7270' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10150' u='r' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2013' u='r' c='_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5519' u='r' c='_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='504' u='r' c='_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj'/>
