/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:15:06 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AVLINK_PHY_H__
#define BCHP_AVLINK_PHY_H__

/***************************************************************************
 *AVLINK_PHY - AVLINK PHY Registers
 ***************************************************************************/
#define BCHP_AVLINK_PHY_PHY_TM_CTRL              0x0048a500 /* PHY Test Mode Controller */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL              0x0048a504 /* PHY Power Management Controller */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL          0x0048a508 /* PHY DS Port Controller */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1            0x0048a50c /* PHY PLL Controller 1 */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2            0x0048a510 /* PHY PLL Controller 2 */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL            0x0048a514 /* PHY BIAS Controller */
#define BCHP_AVLINK_PHY_PHY_IF_TESTDATA          0x0048a544 /* PHY Interface Test Control Register */

/***************************************************************************
 *PHY_TM_CTRL - PHY Test Mode Controller
 ***************************************************************************/
/* AVLINK_PHY :: PHY_TM_CTRL :: reserved0 [31:23] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_reserved0_MASK                 0xff800000
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_reserved0_SHIFT                23

/* AVLINK_PHY :: PHY_TM_CTRL :: PHY_IF_CLKSEL [22:22] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_CLKSEL_MASK             0x00400000
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_CLKSEL_SHIFT            22

/* AVLINK_PHY :: PHY_TM_CTRL :: PHY_IF_TEST_LOOPCNT [21:14] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TEST_LOOPCNT_MASK       0x003fc000
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TEST_LOOPCNT_SHIFT      14

/* AVLINK_PHY :: PHY_TM_CTRL :: PHY_IF_TESTMODE [13:13] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TESTMODE_MASK           0x00002000
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TESTMODE_SHIFT          13

/* AVLINK_PHY :: PHY_TM_CTRL :: PHY_IF_TEST_SPD [12:11] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TEST_SPD_MASK           0x00001800
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TEST_SPD_SHIFT          11

/* AVLINK_PHY :: PHY_TM_CTRL :: PHY_IF_TESTCOMP [10:10] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TESTCOMP_MASK           0x00000400
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TESTCOMP_SHIFT          10

/* AVLINK_PHY :: PHY_TM_CTRL :: PHY_IF_TEST [09:09] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TEST_MASK               0x00000200
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHY_IF_TEST_SHIFT              9

/* AVLINK_PHY :: PHY_TM_CTRL :: CONTENDER [08:08] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_CONTENDER_MASK                 0x00000100
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_CONTENDER_SHIFT                8

/* AVLINK_PHY :: PHY_TM_CTRL :: PWR_CLASS [07:05] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PWR_CLASS_MASK                 0x000000e0
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PWR_CLASS_SHIFT                5

/* AVLINK_PHY :: PHY_TM_CTRL :: DIG_TESTM [04:04] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_DIG_TESTM_MASK                 0x00000010
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_DIG_TESTM_SHIFT                4

/* AVLINK_PHY :: PHY_TM_CTRL :: AV_TX_TESTM [03:03] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_AV_TX_TESTM_MASK               0x00000008
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_AV_TX_TESTM_SHIFT              3

/* AVLINK_PHY :: PHY_TM_CTRL :: ANALOG_TESTM [02:02] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_ANALOG_TESTM_MASK              0x00000004
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_ANALOG_TESTM_SHIFT             2

/* AVLINK_PHY :: PHY_TM_CTRL :: PHYA_TESTM [01:01] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHYA_TESTM_MASK                0x00000002
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_PHYA_TESTM_SHIFT               1

/* AVLINK_PHY :: PHY_TM_CTRL :: AVLINK_TESTM [00:00] */
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_AVLINK_TESTM_MASK              0x00000001
#define BCHP_AVLINK_PHY_PHY_TM_CTRL_AVLINK_TESTM_SHIFT             0

/***************************************************************************
 *PHY_PM_CTRL - PHY Power Management Controller
 ***************************************************************************/
/* AVLINK_PHY :: PHY_PM_CTRL :: reserved0 [31:09] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_reserved0_MASK                 0xfffffe00
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_reserved0_SHIFT                9

/* AVLINK_PHY :: PHY_PM_CTRL :: DIS_RX_SPD_FILT [08:08] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DIS_RX_SPD_FILT_MASK           0x00000100
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DIS_RX_SPD_FILT_SHIFT          8

/* AVLINK_PHY :: PHY_PM_CTRL :: CLK_27MHZ_SEL [07:07] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_CLK_27MHZ_SEL_MASK             0x00000080
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_CLK_27MHZ_SEL_SHIFT            7

/* AVLINK_PHY :: PHY_PM_CTRL :: SUSP_PLL_PWRDN_EN [06:06] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_SUSP_PLL_PWRDN_EN_MASK         0x00000040
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_SUSP_PLL_PWRDN_EN_SHIFT        6

/* AVLINK_PHY :: PHY_PM_CTRL :: ARBRX_EN [05:05] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_ARBRX_EN_MASK                  0x00000020
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_ARBRX_EN_SHIFT                 5

/* AVLINK_PHY :: PHY_PM_CTRL :: DSRX_EN [04:04] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DSRX_EN_MASK                   0x00000010
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DSRX_EN_SHIFT                  4

/* AVLINK_PHY :: PHY_PM_CTRL :: BIAS_POWER_DOWN [03:03] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_BIAS_POWER_DOWN_MASK           0x00000008
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_BIAS_POWER_DOWN_SHIFT          3

/* AVLINK_PHY :: PHY_PM_CTRL :: DS_SUSPEND [02:02] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DS_SUSPEND_MASK                0x00000004
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DS_SUSPEND_SHIFT               2

/* AVLINK_PHY :: PHY_PM_CTRL :: DS_POWER_DOWN [01:01] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DS_POWER_DOWN_MASK             0x00000002
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_DS_POWER_DOWN_SHIFT            1

/* AVLINK_PHY :: PHY_PM_CTRL :: PLL_POWER_DOWN [00:00] */
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_PLL_POWER_DOWN_MASK            0x00000001
#define BCHP_AVLINK_PHY_PHY_PM_CTRL_PLL_POWER_DOWN_SHIFT           0

/***************************************************************************
 *PHY_DSPORT_CTRL - PHY DS Port Controller
 ***************************************************************************/
/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RFU_DS1 [31:28] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RFU_DS1_MASK               0xf0000000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RFU_DS1_SHIFT              28

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: TXCLK_EDGESEL [27:27] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TXCLK_EDGESEL_MASK         0x08000000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TXCLK_EDGESEL_SHIFT        27

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: BYPASS_ARBOVERRIDE [26:26] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BYPASS_ARBOVERRIDE_MASK    0x04000000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BYPASS_ARBOVERRIDE_SHIFT   26

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: BYPASS_TDAC [25:25] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BYPASS_TDAC_MASK           0x02000000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BYPASS_TDAC_SHIFT          25

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: BYPASS [24:24] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BYPASS_MASK                0x01000000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BYPASS_SHIFT               24

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RFU_DS0 [23:21] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RFU_DS0_MASK               0x00e00000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RFU_DS0_SHIFT              21

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: BIASDETECT [20:20] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BIASDETECT_MASK            0x00100000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_BIASDETECT_SHIFT           20

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: TX_CTRL [19:18] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TX_CTRL_MASK               0x000c0000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TX_CTRL_SHIFT              18

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: TX_SPDCTRL [17:16] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TX_SPDCTRL_MASK            0x00030000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TX_SPDCTRL_SHIFT           16

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RX_ARHYS [15:15] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_ARHYS_MASK              0x00008000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_ARHYS_SHIFT             15

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RX_SPHYS [14:14] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_SPHYS_MASK              0x00004000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_SPHYS_SHIFT             14

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RX_ARCBIAS [13:12] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_ARCBIAS_MASK            0x00003000
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_ARCBIAS_SHIFT           12

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RX_DSSBIASCOMP [11:10] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_DSSBIASCOMP_MASK        0x00000c00
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_DSSBIASCOMP_SHIFT       10

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RX_DSSELHYS [09:08] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_DSSELHYS_MASK           0x00000300
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_DSSELHYS_SHIFT          8

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: RX_DSCBIAS [07:06] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_DSCBIAS_MASK            0x000000c0
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_RX_DSCBIAS_SHIFT           6

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: CON_DETHYS [05:04] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_CON_DETHYS_MASK            0x00000030
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_CON_DETHYS_SHIFT           4

/* AVLINK_PHY :: PHY_DSPORT_CTRL :: TPBIAS_REF [03:00] */
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TPBIAS_REF_MASK            0x0000000f
#define BCHP_AVLINK_PHY_PHY_DSPORT_CTRL_TPBIAS_REF_SHIFT           0

/***************************************************************************
 *PHY_PLL_CTRL1 - PHY PLL Controller 1
 ***************************************************************************/
/* AVLINK_PHY :: PHY_PLL_CTRL1 :: TESTA_SEL [31:30] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_TESTA_SEL_MASK               0xc0000000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_TESTA_SEL_SHIFT              30

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: KVCO_XS [29:27] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_KVCO_XS_MASK                 0x38000000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_KVCO_XS_SHIFT                27

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: KVCO_XF [26:24] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_KVCO_XF_MASK                 0x07000000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_KVCO_XF_SHIFT                24

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: LPF_BW [23:22] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_LPF_BW_MASK                  0x00c00000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_LPF_BW_SHIFT                 22

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: LF_ORDER [21:21] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_LF_ORDER_MASK                0x00200000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_LF_ORDER_SHIFT               21

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: CN [20:19] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_CN_MASK                      0x00180000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_CN_SHIFT                     19

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: RN [18:17] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_RN_MASK                      0x00060000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_RN_SHIFT                     17

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: CP [16:15] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_CP_MASK                      0x00018000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_CP_SHIFT                     15

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: CZ [14:13] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_CZ_MASK                      0x00006000
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_CZ_SHIFT                     13

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: RZ [12:10] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_RZ_MASK                      0x00001c00
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_RZ_SHIFT                     10

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: ICPX [09:05] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_ICPX_MASK                    0x000003e0
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_ICPX_SHIFT                   5

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: TEST_EN [04:04] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_TEST_EN_MASK                 0x00000010
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_TEST_EN_SHIFT                4

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: I_PWRDN_CH [03:02] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_I_PWRDN_CH_MASK              0x0000000c
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_I_PWRDN_CH_SHIFT             2

/* AVLINK_PHY :: PHY_PLL_CTRL1 :: I_P1DIV [01:00] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_I_P1DIV_MASK                 0x00000003
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL1_I_P1DIV_SHIFT                0

/***************************************************************************
 *PHY_PLL_CTRL2 - PHY PLL Controller 2
 ***************************************************************************/
/* AVLINK_PHY :: PHY_PLL_CTRL2 :: reserved0 [31:08] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_reserved0_MASK               0xffffff00
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_reserved0_SHIFT              8

/* AVLINK_PHY :: PHY_PLL_CTRL2 :: I_NDIV_MODE [07:06] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_I_NDIV_MODE_MASK             0x000000c0
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_I_NDIV_MODE_SHIFT            6

/* AVLINK_PHY :: PHY_PLL_CTRL2 :: I_FRAC [05:04] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_I_FRAC_MASK                  0x00000030
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_I_FRAC_SHIFT                 4

/* AVLINK_PHY :: PHY_PLL_CTRL2 :: VCO_RNG [03:03] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_VCO_RNG_MASK                 0x00000008
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_VCO_RNG_SHIFT                3

/* AVLINK_PHY :: PHY_PLL_CTRL2 :: TEST_SEL [02:00] */
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_TEST_SEL_MASK                0x00000007
#define BCHP_AVLINK_PHY_PHY_PLL_CTRL2_TEST_SEL_SHIFT               0

/***************************************************************************
 *PHY_BIAS_CTRL - PHY BIAS Controller
 ***************************************************************************/
/* AVLINK_PHY :: PHY_BIAS_CTRL :: reserved0 [31:09] */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_reserved0_MASK               0xfffffe00
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_reserved0_SHIFT              9

/* AVLINK_PHY :: PHY_BIAS_CTRL :: EN_INTR [08:08] */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_EN_INTR_MASK                 0x00000100
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_EN_INTR_SHIFT                8

/* AVLINK_PHY :: PHY_BIAS_CTRL :: BG_BYP [07:07] */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_BG_BYP_MASK                  0x00000080
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_BG_BYP_SHIFT                 7

/* AVLINK_PHY :: PHY_BIAS_CTRL :: EXT_ADJ [06:05] */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_EXT_ADJ_MASK                 0x00000060
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_EXT_ADJ_SHIFT                5

/* AVLINK_PHY :: PHY_BIAS_CTRL :: INT_ADJ [04:03] */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_INT_ADJ_MASK                 0x00000018
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_INT_ADJ_SHIFT                3

/* AVLINK_PHY :: PHY_BIAS_CTRL :: CORE_ADJ [02:00] */
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_CORE_ADJ_MASK                0x00000007
#define BCHP_AVLINK_PHY_PHY_BIAS_CTRL_CORE_ADJ_SHIFT               0

/***************************************************************************
 *PHY_IF_TESTDATA - PHY Interface Test Control Register
 ***************************************************************************/
/* AVLINK_PHY :: PHY_IF_TESTDATA :: PHY_IF_TESTDATA [31:00] */
#define BCHP_AVLINK_PHY_PHY_IF_TESTDATA_PHY_IF_TESTDATA_MASK       0xffffffff
#define BCHP_AVLINK_PHY_PHY_IF_TESTDATA_PHY_IF_TESTDATA_SHIFT      0

#endif /* #ifndef BCHP_AVLINK_PHY_H__ */

/* End of File */
