part=xcvu080-ffva2104-2-e

[hls]
clock=3
flow_target=vitis
syn.file=example.cpp
syn.top=example
tb.file=example_test.cpp
package.output.format=xo
package.output.syn=false

