Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug 28 20:59:46 2017
| Host         : timbox running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file factorise_control_sets_placed.rpt
| Design       : factorise
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           15 |
| Yes          | No                    | No                     |              70 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             222 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|           Clock Signal          |                Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|  UART_din_mux/v_state2_out      |                                            |                                            |                1 |              1 |
|  UART_send_now_mux/v_state2_out |                                            |                                            |                1 |              1 |
|  clk_IBUF_BUFG                  |                                            | p_1_out                                    |                2 |              4 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/v_div_overflow_reg | sendmessage_i/v_div_overflow_reg           |                2 |              4 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/v_factor_reg[3][0] |                                            |                2 |              4 |
|  clk_IBUF_BUFG                  | readinput_i/s_rd_ramaddr                   | readinput_i/s_msg_ended3_in                |                1 |              5 |
|  clk_IBUF_BUFG                  | readinput_i/s_sendresult_message_reg[1]    | readinput_i/s_sendresult_message_reg[7]    |                1 |              5 |
|  clk_IBUF_BUFG                  | readinput_i/s_wr_ramaddr[4]_i_2_n_0        | readinput_i/v_state1                       |                1 |              5 |
|  clk_IBUF_BUFG                  | sendmessage_i/v_div_overflow_reg           |                                            |                3 |              8 |
|  clk_IBUF_BUFG                  | readinput_i/s_wr_ramdata                   | readinput_i/s_wr_ramdata[7]_i_1_n_0        |                2 |              8 |
|  clk_IBUF_BUFG                  | readinput_i/E[0]                           |                                            |                2 |              8 |
|  clk_IBUF_BUFG                  | sendmessage_i/s_send_now                   |                                            |                2 |              8 |
|  clk_IBUF_BUFG                  | s_asc2vec_trigger_reg_n_0                  | reset                                      |                2 |              8 |
|  clk_IBUF_BUFG                  | sendmessage_i/s_req_addr[9]_i_1_n_0        |                                            |                4 |             10 |
|  clk_IBUF_BUFG                  | sendmessage_i/v_state_reg_n_0              | sendmessage_i/v_count[0]_i_1_n_0           |                7 |             27 |
|  clk_IBUF_BUFG                  |                                            | uart_i/UART_0/U0/RX/s_state[2]             |               13 |             32 |
|  clk_IBUF_BUFG                  | GEN_DivTest[0].DivTestX/E[0]               |                                            |               12 |             32 |
|  clk_IBUF_BUFG                  | readinput_i/v_count[0]_i_2_n_0             | readinput_i/v_count[0]_i_1__0_n_0          |                8 |             32 |
|  clk_IBUF_BUFG                  | sel                                        | sendmessage_i/clear                        |                8 |             32 |
|  clk_IBUF_BUFG                  | uart_i/UART_0/U0/TX/s_count[31]_i_2__0_n_0 | uart_i/UART_0/U0/TX/s_count[31]_i_1__0_n_0 |               14 |             32 |
|  clk_IBUF_BUFG                  | uart_i/UART_0/U0/TX/s_bitPlace[31]_i_2_n_0 | uart_i/UART_0/U0/TX/s_bitPlace[31]_i_1_n_0 |               14 |             32 |
|  clk_IBUF_BUFG                  | uart_i/UART_0/U0/RX/v_bitPlace             | uart_i/UART_0/U0/RX/v_bitPlace[31]_i_1_n_0 |               13 |             32 |
|  clk_IBUF_BUFG                  |                                            |                                            |               45 |            109 |
+---------------------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     3 |
| 5      |                     3 |
| 8      |                     5 |
| 10     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


