$date
	Fri Nov 15 21:54:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module spi_slave_tb $end
$var wire 1 ! miso $end
$var wire 8 " data_out [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ cs $end
$var reg 1 % mosi $end
$var reg 1 & rst $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var wire 1 ( cs_n $end
$var wire 1 % mosi $end
$var wire 1 & rst $end
$var wire 1 ! miso $end
$var reg 4 ) bit_count [3:0] $end
$var reg 8 * data_out [7:0] $end
$var reg 8 + shift [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
bx *
b0 )
0(
bx '
1&
0%
1$
0#
bx "
z!
$end
#5
1#
#10
0#
#15
0!
1(
1%
b111 '
0$
0&
1#
#20
b1 )
b10000000 +
0#
#25
0%
b110 '
1#
#30
b10 )
b1000000 +
0#
#35
1%
b101 '
1#
#40
b11 )
b10100000 +
0#
#45
b100 '
1#
#50
b100 )
b11010000 +
0#
#55
b11 '
1#
#60
b101 )
b11101000 +
0#
#65
b10 '
1#
#70
b110 )
b11110100 +
0#
#75
0%
b1 '
1#
#80
b111 )
b1111010 +
0#
#85
1%
b0 '
1#
#90
1!
b1000 )
b10111101 +
0#
#95
b10111101 "
b10111101 *
z!
0(
1$
b11111111111111111111111111111111 '
1#
#100
b0 )
b0 +
0#
#105
1#
#110
0#
#115
1#
