Release 10.1 - par K.31 (nt64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Thu Nov 12 17:42:37 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn1_IBUF
   btn2_IBUF


