{
  "abd881d2": {
    "file_id": "abd881d2",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754202643/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "2764039927800221218",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:32:08.508474",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "9c780013": {
    "file_id": "9c780013",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754202643/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-2134351562975505541",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:31:44.870178",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "f0e0b688": {
    "file_id": "f0e0b688",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754202643/artifacts/testbenches/testbench_adder_16bit.v",
    "file_type": "testbench",
    "content_hash": "-2999125584757542995",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:31:44.881293",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}