m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/SystemVerilog/Final/simulation/modelsim
vALU
Z1 !s110 1657646720
!i10b 1
!s100 EcY1<j5`2DRP7AW1jOE6>2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I8NdOU19j?e=ko7<TzjDn03
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1657646268
Z5 8D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v
Z6 FD:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v
!i122 0
L0 5 40
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1657646720.000000
!s107 D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new|D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new
Z12 tCvgOpt 0
n@a@l@u
vALU_tb
R1
!i10b 1
!s100 9gnAADhhfaS@EAi7e9R]G0
R2
IZHLjI?[;TQO9>AT6<aE7M1
R3
R0
R4
R5
R6
!i122 0
L0 46 24
R7
r1
!s85 0
31
R8
Z13 !s107 D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v|
R9
!i113 1
R10
R11
R12
n@a@l@u_tb
