

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default2dacd9c780689518ca1a06f90fec7599  /tmp/tmp.OkxdXNBWLP/spmv__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.OkxdXNBWLP/spmv__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.OkxdXNBWLP/spmv__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.OkxdXNBWLP/spmv__SIZE1_1 > _cuobjdump_complete_output_1xQSRA"
Parsing file _cuobjdump_complete_output_1xQSRA
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/spmv/spmv.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/spmv/spmv.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_3HjhBH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ztiGkO
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Input file /home/cnugteren/software/parboil-2.5/datasets/spmv/medium/input/bcsstk18.mtx
Converting COO to JDS format (11948x11948)
149090 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....11968 rows, 374 groups
Allocating data space: 150144 entries (0.701993% padding)
Finished converting.
JDS format has 11968 columns, 49 rows.
nz_count_len = 374
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i' transfer to GPU hardware scheduler
kernel_name = _Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 45302
gpu_sim_insn = 4941796
gpu_ipc =     109.0856
gpu_tot_sim_cycle = 45302
gpu_tot_sim_insn = 4941796
gpu_tot_ipc =     109.0856
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39628
gpu_stall_icnt2sh    = 194247
gpu_total_sim_rate=329453
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6223, Miss = 3506 (0.563), PendingHit = 147 (0.0236)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6253, Miss = 3292 (0.526), PendingHit = 119 (0.019)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6443, Miss = 3733 (0.579), PendingHit = 106 (0.0165)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6346, Miss = 3316 (0.523), PendingHit = 141 (0.0222)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6532, Miss = 3399 (0.52), PendingHit = 153 (0.0234)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6497, Miss = 3272 (0.504), PendingHit = 140 (0.0215)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6218, Miss = 3542 (0.57), PendingHit = 133 (0.0214)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6366, Miss = 3496 (0.549), PendingHit = 161 (0.0253)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6409, Miss = 3469 (0.541), PendingHit = 161 (0.0251)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6722, Miss = 3314 (0.493), PendingHit = 162 (0.0241)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6977, Miss = 3674 (0.527), PendingHit = 178 (0.0255)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6591, Miss = 3751 (0.569), PendingHit = 140 (0.0212)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6156, Miss = 3205 (0.521), PendingHit = 125 (0.0203)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 6594, Miss = 3802 (0.577), PendingHit = 128 (0.0194)
total_dl1_misses=48771
total_dl1_accesses=90327
total_dl1_miss_rate= 0.539938
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 
distro:
877, 815, 753, 692, 629, 629, 598, 567, 536, 505, 474, 474, 443, 412, 381, 350, 319, 319, 288, 257, 226, 226, 195, 195, 133, 133, 102, 
gpgpu_n_tot_thrd_icount = 5134880
gpgpu_n_tot_w_icount = 160465
gpgpu_n_icache_hits = 87254
gpgpu_n_icache_misses = 464
gpgpu_n_l1dcache_read_hits = 39562
gpgpu_n_l1dcache_read_misses = 50765
gpgpu_n_l1dcache_write_accesses = 5416
gpgpu_n_l1dcache_wirte_misses = 5416
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 25114
gpgpu_n_ccache_misses = 590
gpgpu_n_stall_shd_mem = 179007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48771
gpgpu_n_mem_write_global = 5416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 337
gpgpu_n_load_insn  = 922550
gpgpu_n_store_insn = 23896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 324144
gpgpu_n_param_mem_insn = 1318422
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 9521
gpgpu_stall_shd_mem[c_mem][bk_conf] = 9521
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 169486
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78272	W0_Idle:41261	W0_Scoreboard:915404	W1:31	W2:21	W3:27	W4:19	W5:30	W6:7	W7:12	W8:7	W9:13	W10:6	W11:18	W12:69	W13:8	W14:20	W15:7	W16:0	W17:7	W18:15	W19:13	W20:7	W21:3	W22:1	W23:8	W24:7	W25:2	W26:7	W27:5	W28:9	W29:22	W30:21	W31:11	W32:160032
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 208 
max_icnt2mem_latency = 252 
max_icnt2sh_latency = 45301 
mrq_lat_table:8519 	397 	311 	380 	587 	382 	230 	148 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1856 	38194 	14398 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:42 	30638 	4778 	3595 	3336 	3792 	5241 	3172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4471 	7497 	34505 	2627 	8 	0 	0 	0 	0 	0 	0 	0 	0 	1981 	3435 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        31        32        11        32        22        30        32        57        67        25        22        18        26        21 
dram[1]:        32        30        28        32        13        32        21        30        32        62        60        26        22        16        23        24 
dram[2]:        24        29        32        32        17        32        23        32        32        54        70        25        17        20        21        24 
dram[3]:        28        26        32        30        12        32        21        31        32        58        67        20        21        20        25        26 
dram[4]:        30        32        32        32        16        31        17        31        32        56        64        21        19        19        19        26 
maximum service time to same row:
dram[0]:      7755      8949      9007      9642     10296     12051     14034      7955     12537     12200      7823      8644      7475      9635      7916      7540 
dram[1]:      7849      8870      8787      9833     10389     12098     13377      7339     12832      9064      7898      8720      8240      9997      7616      7511 
dram[2]:      8265      8521      8939     10241     10033     12405     14355     10073     13337      7270      8203      8850      7857     11138      7642      7911 
dram[3]:      7800      8659      9065      9968     10553     12411     14397      9045     13270      6788      7895      8880      8374     10927      8155      7908 
dram[4]:      7770      8681      8444      9783      9653     12154     14916      7847     13944      7171      7806      9022      7900     11012      7264      7916 
average row accesses per activate:
dram[0]:  8.733334  6.095238  6.190476  4.571429  3.073171  6.095238  3.500000  8.533334  5.333333  5.437500  3.431035  4.500000  3.282051  2.909091  4.266667  5.333333 
dram[1]:  7.647059  6.842105  6.500000  4.000000  2.909091  4.740741  3.073171  7.529412  4.413793  6.172414  3.413793  4.666667  3.200000  2.844445  4.571429  4.923077 
dram[2]:  6.789474  6.842105  7.166667  4.740741  2.723404  7.111111  3.150000  6.400000  6.095238  7.652174  3.311476  4.588235  2.844445  2.976744  4.000000  4.000000 
dram[3]:  5.458333  6.190476 10.666667  4.413793  2.723404  5.565217  3.100000  5.120000  6.095238  6.846154  3.517857  4.484848  2.782609  3.200000  4.923077  4.740741 
dram[4]:  8.000000  7.222222  7.111111  4.129032  3.047619  4.740741  3.230769  5.120000  4.923077  6.769231  3.266667  4.750000  2.909091  3.282051  4.000000  4.413793 
average row locality = 10966/2487 = 4.409328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       128       130       128       126       128       126       128       128       140       160       140       128       128       128       128 
dram[1]:       130       130       130       128       128       128       126       128       128       140       160       140       128       128       128       128 
dram[2]:       129       130       129       128       128       128       126       128       128       140       160       141       128       128       128       128 
dram[3]:       131       130       128       128       128       128       124       128       128       142       160       138       128       128       128       128 
dram[4]:       128       130       128       128       128       128       126       128       128       142       160       139       128       128       128       128 
total reads: 10530
bank skew: 160/124 = 1.29
chip skew: 2108/2105 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0        34        39        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        39        38        14         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        36        42        15         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        36        37        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        34        36        13         0         0         0         0 
total reads: 436
min_bank_accesses = 0!
chip skew: 93/83 = 1.12
average mf latency per bank:
dram[0]:        351       311       380       307       325       310      1783      5507      6307       747       652       453       316       304       331       308
dram[1]:        316       370       356       311       296       294      1897      5508      5853       602       623       455       332       297       319       300
dram[2]:        291       367       305       297       294       288      1487      4593      5276       618       638       426       304       278       289       278
dram[3]:        369       362       308       291       291       290      1948      4838      5387       601       590       433       312       298       305       290
dram[4]:        293       329       289       276       287       273      1501      4626      5127       581       600       422       318       286       284       288
maximum mf latency per bank:
dram[0]:        512       495       535       508       543       497       513       519       519       502       625       515       478       481       509       532
dram[1]:        463       463       453       448       473       485       517       537       523       593       554       460       485       440       449       449
dram[2]:        406       478       445       466       456       453       520       523       527       463       614       446       453       452       439       448
dram[3]:        459       467       452       423       475       448       473       503       529       564       532       498       503       526       466       428
dram[4]:        438       405       418       418       412       427       470       498       532       455       724       454       468       424       449       417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56627 n_nop=51356 n_act=484 n_pre=468 n_req=2191 n_rd=4210 n_write=109 bw_util=0.1525
n_activity=28418 dram_eff=0.304
bk0: 262a 55748i bk1: 256a 55704i bk2: 260a 55800i bk3: 256a 55869i bk4: 252a 55877i bk5: 256a 55692i bk6: 252a 55613i bk7: 256a 55833i bk8: 256a 55730i bk9: 280a 55697i bk10: 320a 55600i bk11: 280a 55401i bk12: 256a 55197i bk13: 256a 54567i bk14: 256a 53350i bk15: 256a 46695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.432108
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56627 n_nop=51299 n_act=507 n_pre=491 n_req=2199 n_rd=4216 n_write=114 bw_util=0.1529
n_activity=28830 dram_eff=0.3004
bk0: 260a 55797i bk1: 260a 55770i bk2: 260a 55822i bk3: 256a 55769i bk4: 256a 55755i bk5: 256a 55768i bk6: 252a 55760i bk7: 256a 55848i bk8: 256a 55811i bk9: 280a 55718i bk10: 320a 55488i bk11: 280a 55412i bk12: 256a 55199i bk13: 256a 54439i bk14: 256a 53200i bk15: 256a 46245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.393275
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56627 n_nop=51301 n_act=500 n_pre=484 n_req=2200 n_rd=4214 n_write=128 bw_util=0.1534
n_activity=29204 dram_eff=0.2974
bk0: 258a 55594i bk1: 260a 55635i bk2: 258a 55767i bk3: 256a 55706i bk4: 256a 55770i bk5: 256a 55840i bk6: 252a 56009i bk7: 256a 55967i bk8: 256a 55936i bk9: 280a 55825i bk10: 320a 55678i bk11: 282a 55473i bk12: 256a 55136i bk13: 256a 54428i bk14: 256a 52877i bk15: 256a 46416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.419676
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56627 n_nop=51335 n_act=497 n_pre=481 n_req=2188 n_rd=4210 n_write=104 bw_util=0.1524
n_activity=28782 dram_eff=0.2998
bk0: 262a 55687i bk1: 260a 55609i bk2: 256a 55858i bk3: 256a 55783i bk4: 256a 55773i bk5: 256a 55817i bk6: 248a 55990i bk7: 256a 55772i bk8: 256a 55881i bk9: 284a 55638i bk10: 320a 55711i bk11: 276a 55501i bk12: 256a 55290i bk13: 256a 54579i bk14: 256a 53049i bk15: 256a 46399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.302947
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56627 n_nop=51318 n_act=504 n_pre=488 n_req=2188 n_rd=4210 n_write=107 bw_util=0.1525
n_activity=29237 dram_eff=0.2953
bk0: 256a 55633i bk1: 260a 55818i bk2: 256a 55813i bk3: 256a 55758i bk4: 256a 55766i bk5: 256a 55961i bk6: 252a 55962i bk7: 256a 55902i bk8: 256a 55856i bk9: 284a 55802i bk10: 320a 55631i bk11: 278a 55366i bk12: 256a 55100i bk13: 256a 54620i bk14: 256a 53131i bk15: 256a 46436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.339273
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 11126, Miss = 2105 (0.189), PendingHit = 64 (0.00575)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 11178, Miss = 2108 (0.189), PendingHit = 69 (0.00617)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10805, Miss = 2107 (0.195), PendingHit = 72 (0.00666)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10832, Miss = 2105 (0.194), PendingHit = 53 (0.00489)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 10653, Miss = 2105 (0.198), PendingHit = 39 (0.00366)
L2 Cache Total Miss Rate = 0.193

icnt_total_pkts_mem_to_simt=250632
icnt_total_pkts_simt_to_mem=64815

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 26.2373
% Accepted packets = 0 at node 0 (avg = 0.0311032)
lat(1) = 26.2373;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.144797 0.146066 0.142534 0.141761 0.140216 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 16.7396
% Accepted packets = 0 at node 14 (avg = 0.120272)
lat(2) = 16.7396;
thru(2,:) = [ 0.19889 0.186517 0.21124 0.18825 0.192709 0.186351 0.200424 0.198272 0.196793 0.188305 0.208779 0.21262 0.181705 0.215412 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.567375
% throughput change = 0.741394
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 26.2373 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0311032 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 31207 4847 1183 543 610 429 416 343 542 538 481 382 384 266 279 233 332 183 252 179 224 124 212 94 191 96 177 55 140 78 132 58 127 69 104 62 139 69 101 38 101 48 114 48 98 41 89 48 101 36 84 60 84 35 87 35 76 18 69 30 74 33 72 31 74 37 85 23 90 45 82 38 73 32 49 33 73 29 70 18 55 20 60 15 61 21 61 32 64 30 67 28 72 23 55 22 62 12 55 25 54 22 54 38 46 13 58 25 53 16 56 23 46 21 57 29 56 17 58 23 42 20 52 18 54 24 62 11 60 10 55 22 67 14 53 19 46 17 50 15 55 16 43 8 31 15 56 21 56 14 47 11 39 18 47 7 40 15 64 15 70 15 51 16 57 22 44 21 40 16 52 11 45 17 53 18 39 15 47 12 48 16 50 19 46 12 45 7 57 4 39 18 44 11 55 9 36 6 41 15 37 12 47 7 27 10 37 11 37 7 44 5 36 15 28 11 40 12 50 13 33 14 29 8 38 9 38 8 35 4 34 7 38 7 38 6 34 10 26 10 26 10 34 5 31 5 32 6 33 7 38 10 38 5 22 5 28 4 28 8 30 9 27 4 18 7 30 2 23 9 22 11 14 5 16 6 13 7 26 6 28 2 16 2 24 2 17 4 21 8 16 8 22 12 23 5 17 1 7 3 12 0 16 3 9 3 15 1 19 1 12 5 13 2 9 2 13 1 9 1 5 2 14 2 7 2 11 2 13 2 8 2 10 1 8 0 5 2 6 2 4 0 5 0 1 0 6 1 8 0 6 0 6 1 2 0 1 0 2 0 1 0 4 0 2 0 0 0 1 0 6 0 2 0 2 0 1 0 2 0 2 0 0 0 2 0 1 0 1 0 2 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (54594 samples)
traffic_manager/hop_stats_freq = [ 0 54594 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.7396 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.120272 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 1367 154 161 176 3852 795 516 1101 2262 915 822 821 867 1360 726 16946 1340 1177 1198 1227 7462 693 546 548 558 3118 310 254 226 267 1147 118 115 113 145 479 79 41 55 57 197 27 27 26 12 78 12 9 8 14 23 4 5 3 3 15 1 2 1 2 2 1 0 2 0 0 0 0 0 0 3 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (54594 samples)
traffic_manager/hop_stats_freq = [ 0 54594 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 329453 (inst/sec)
gpgpu_simulation_rate = 3020 (cycle/sec)

kernel '_Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i' transfer to GPU hardware scheduler
kernel_name = _Z14spmv_jds_naivePfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 42756
gpu_sim_insn = 4941796
gpu_ipc =     115.5813
gpu_tot_sim_cycle = 88058
gpu_tot_sim_insn = 9883592
gpu_tot_ipc =     112.2396
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 83328
gpu_stall_icnt2sh    = 398749
gpu_total_sim_rate=329453
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12464, Miss = 6809 (0.546), PendingHit = 310 (0.0249)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12699, Miss = 6624 (0.522), PendingHit = 287 (0.0226)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12635, Miss = 7563 (0.599), PendingHit = 171 (0.0135)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13015, Miss = 6972 (0.536), PendingHit = 309 (0.0237)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13042, Miss = 6721 (0.515), PendingHit = 269 (0.0206)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13478, Miss = 7156 (0.531), PendingHit = 360 (0.0267)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12923, Miss = 6981 (0.54), PendingHit = 309 (0.0239)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12950, Miss = 7324 (0.566), PendingHit = 289 (0.0223)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12744, Miss = 7089 (0.556), PendingHit = 300 (0.0235)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13191, Miss = 6985 (0.53), PendingHit = 275 (0.0208)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 13061, Miss = 6898 (0.528), PendingHit = 303 (0.0232)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12836, Miss = 7068 (0.551), PendingHit = 316 (0.0246)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12646, Miss = 6990 (0.553), PendingHit = 269 (0.0213)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 12970, Miss = 7631 (0.588), PendingHit = 222 (0.0171)
total_dl1_misses=98811
total_dl1_accesses=180654
total_dl1_miss_rate= 0.546963
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 
distro:
877, 815, 753, 692, 629, 629, 598, 567, 536, 505, 474, 474, 443, 412, 381, 350, 319, 319, 288, 257, 226, 226, 195, 195, 133, 133, 102, 1033, 877, 816, 722, 660, 629, 598, 598, 443, 443, 443, 443, 412, 381, 350, 350, 319, 319, 319, 226, 226, 195, 164, 133, 133, 
gpgpu_n_tot_thrd_icount = 10269760
gpgpu_n_tot_w_icount = 320930
gpgpu_n_icache_hits = 174508
gpgpu_n_icache_misses = 464
gpgpu_n_l1dcache_read_hits = 77854
gpgpu_n_l1dcache_read_misses = 102800
gpgpu_n_l1dcache_write_accesses = 10832
gpgpu_n_l1dcache_wirte_misses = 10832
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 50764
gpgpu_n_ccache_misses = 644
gpgpu_n_stall_shd_mem = 346360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 98811
gpgpu_n_mem_write_global = 10832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 377
gpgpu_n_load_insn  = 1845100
gpgpu_n_store_insn = 47792
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 648288
gpgpu_n_param_mem_insn = 2636844
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 9521
gpgpu_stall_shd_mem[c_mem][bk_conf] = 9521
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 336839
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120823	W0_Idle:59907	W0_Scoreboard:1824350	W1:62	W2:42	W3:54	W4:38	W5:60	W6:14	W7:24	W8:14	W9:26	W10:12	W11:36	W12:138	W13:16	W14:40	W15:14	W16:0	W17:14	W18:30	W19:26	W20:14	W21:6	W22:2	W23:16	W24:14	W25:4	W26:14	W27:10	W28:18	W29:44	W30:42	W31:22	W32:320064
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 209 
max_icnt2mem_latency = 259 
max_icnt2sh_latency = 88057 
mrq_lat_table:16954 	757 	582 	709 	1075 	564 	283 	148 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	3377 	77226 	29322 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:42 	59113 	9479 	7174 	7556 	8351 	11589 	6784 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8393 	14758 	71022 	5003 	12 	0 	0 	0 	0 	0 	0 	0 	0 	1981 	4130 	4721 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        18        32        22        30        32        57        67        25        22        18        26        26 
dram[1]:        32        31        30        32        13        32        23        30        32        62        60        26        22        18        23        24 
dram[2]:        31        29        32        32        17        32        23        32        32        54        70        25        17        20        24        24 
dram[3]:        32        26        32        30        16        32        21        31        32        58        67        21        21        20        25        26 
dram[4]:        30        32        32        32        16        31        21        31        32        56        64        21        19        19        24        26 
maximum service time to same row:
dram[0]:      7912      9378      9007      9675     10296     12697     14583      8428     12699     12200      7823     15376      7475     10673      7916      7540 
dram[1]:      7849      9071      8787      9833     10389     12098     13900      9320     12961     11841      7898     10986      8240     10174      7616      7511 
dram[2]:      8265      8521      8939     10241     10117     12405     14355     10073     13630      7270      8203     15376      7857     11138      7642      7911 
dram[3]:      8067      8745      9065      9968     10553     12411     14397      9558     13329      6850      7895     15373      8374     10927      8155      7908 
dram[4]:      7770      8681      8762      9783      9653     13108     14916      9751     13944      7171      7806     14863      7900     11012      7264      7916 
average row accesses per activate:
dram[0]:  7.848485  6.918919  6.500000  4.266667  3.036144  5.446808  2.987654  7.000000  4.392157  4.681818  2.950820  4.072464  3.011765  2.942529  4.196721  5.120000 
dram[1]:  7.371428  7.371428  6.500000  3.657143  2.370370  4.491228  3.184211  6.222222  3.862069  5.295082  3.081967  3.750000  3.282051  2.694737  3.938462  4.338983 
dram[2]:  6.589744  6.000000  5.733333  4.063492  2.752688  5.446808  2.951220  5.209302  4.226415  5.865385  2.960317  4.100000  2.723404  2.813187  4.063492  3.878788 
dram[3]:  6.190476  7.222222  7.314286  4.338983  2.534653  5.565217  2.867470  4.226415  4.977778  5.095238  2.934426  4.181818  2.909091  3.084337  4.491228  4.413793 
dram[4]:  5.818182  6.475000  7.757576  4.491228  2.844445  4.654545  3.037975  4.765957  4.000000  5.015873  2.729323  4.912281  2.585859  2.976744  3.878788  4.491228 
average row locality = 21084/5244 = 4.020595
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       259       256       260       256       252       256       242       224       224       257       299       268       256       256       256       256 
dram[1]:       258       258       260       256       256       256       242       224       224       260       304       269       256       256       256       256 
dram[2]:       257       258       258       256       256       256       242       224       224       255       302       270       256       256       256       256 
dram[3]:       260       260       256       256       256       256       238       224       224       263       299       266       256       256       256       256 
dram[4]:       256       259       256       256       256       256       240       224       224       262       301       267       256       256       256       256 
total reads: 20413
bank skew: 304/224 = 1.36
chip skew: 4091/4077 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0        52        61        13         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        63        72        16         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        50        71        17         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        58        59        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        54        62        13         0         0         0         0 
total reads: 671
min_bank_accesses = 0!
chip skew: 151/126 = 1.20
average mf latency per bank:
dram[0]:        344       312       364       309       334       308      1910      6525      7376       867       711       496       321       305       330       311
dram[1]:        326       343       348       319       309       298      1972      6456      6846       666       646       483       324       298       325       306
dram[2]:        294       329       307       301       300       294      1603      5473      6129       719       677       458       303       279       289       282
dram[3]:        342       342       310       291       296       290      2013      5585      6167       661       641       458       310       295       306       300
dram[4]:        295       311       294       285       299       282      1646      5479      6082       656       649       462       313       288       293       289
maximum mf latency per bank:
dram[0]:        512       495       540       508       543       497       531       519       519       527       625       515       485       481       509       532
dram[1]:        473       478       516       487       473       487       517       537       523       593       554       460       496       441       468       469
dram[2]:        440       478       446       466       524       570       520       523       527       508       614       446       574       452       446       448
dram[3]:        473       467       472       429       486       448       473       503       529       564       532       498       503       526       466       439
dram[4]:        485       424       441       472       487       467       477       498       532       520       724       528       498       456       533       496

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110071 n_nop=99749 n_act=1005 n_pre=989 n_req=4203 n_rd=8154 n_write=174 bw_util=0.1513
n_activity=55971 dram_eff=0.2976
bk0: 518a 108458i bk1: 512a 108515i bk2: 520a 108508i bk3: 512a 108599i bk4: 504a 108670i bk5: 512a 108463i bk6: 484a 108418i bk7: 448a 108612i bk8: 448a 108462i bk9: 514a 108191i bk10: 598a 108091i bk11: 536a 107726i bk12: 512a 107354i bk13: 512a 106211i bk14: 512a 103270i bk15: 512a 89615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.294537
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110071 n_nop=99549 n_act=1073 n_pre=1057 n_req=4242 n_rd=8182 n_write=210 bw_util=0.1525
n_activity=57830 dram_eff=0.2902
bk0: 516a 108342i bk1: 516a 108424i bk2: 520a 108625i bk3: 512a 108553i bk4: 512a 108562i bk5: 512a 108565i bk6: 484a 108551i bk7: 448a 108606i bk8: 448a 108434i bk9: 520a 108237i bk10: 608a 108069i bk11: 538a 107601i bk12: 512a 107296i bk13: 512a 105994i bk14: 512a 103166i bk15: 512a 88248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.263902
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110071 n_nop=99575 n_act=1071 n_pre=1055 n_req=4220 n_rd=8164 n_write=206 bw_util=0.1521
n_activity=58763 dram_eff=0.2849
bk0: 514a 108396i bk1: 516a 108345i bk2: 516a 108568i bk3: 512a 108608i bk4: 512a 108656i bk5: 512a 108657i bk6: 484a 108886i bk7: 448a 108714i bk8: 448a 108661i bk9: 510a 108537i bk10: 604a 108304i bk11: 540a 107926i bk12: 512a 107161i bk13: 512a 105747i bk14: 512a 102783i bk15: 512a 88262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.275631
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110071 n_nop=99672 n_act=1038 n_pre=1022 n_req=4209 n_rd=8164 n_write=175 bw_util=0.1515
n_activity=57477 dram_eff=0.2902
bk0: 520a 108416i bk1: 520a 108154i bk2: 512a 108606i bk3: 512a 108563i bk4: 512a 108582i bk5: 512a 108767i bk6: 476a 108786i bk7: 448a 108545i bk8: 448a 108479i bk9: 526a 108140i bk10: 598a 108284i bk11: 532a 107944i bk12: 512a 107443i bk13: 512a 106252i bk14: 512a 103279i bk15: 512a 88675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211563
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110071 n_nop=99618 n_act=1062 n_pre=1046 n_req=4210 n_rd=8162 n_write=183 bw_util=0.1516
n_activity=58451 dram_eff=0.2855
bk0: 512a 108249i bk1: 518a 108466i bk2: 512a 108802i bk3: 512a 108576i bk4: 512a 108607i bk5: 512a 108721i bk6: 480a 108767i bk7: 448a 108662i bk8: 448a 108524i bk9: 524a 108495i bk10: 602a 108324i bk11: 534a 107806i bk12: 512a 107407i bk13: 512a 106255i bk14: 512a 103021i bk15: 512a 88607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.234212
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 22500, Miss = 4077 (0.181), PendingHit = 65 (0.00289)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 22483, Miss = 4091 (0.182), PendingHit = 72 (0.0032)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21841, Miss = 4082 (0.187), PendingHit = 75 (0.00343)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21764, Miss = 4082 (0.188), PendingHit = 54 (0.00248)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 21502, Miss = 4081 (0.19), PendingHit = 39 (0.00181)
L2 Cache Total Miss Rate = 0.185

icnt_total_pkts_mem_to_simt=506368
icnt_total_pkts_simt_to_mem=130532

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 30.7513
% Accepted packets = 0 at node 0 (avg = 0.0334143)
lat(3) = 30.7513;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.156321 0.156251 0.153725 0.151374 0.15086 0 0 0 0 ];
% latency change    = 0.455644
% throughput change = 2.59942
Traffic 1 Stat
%=================================
% Average latency = 16.8412
% Accepted packets = 0 at node 14 (avg = 0.130031)
lat(4) = 16.8412;
thru(4,:) = [ 0.197193 0.199813 0.228254 0.218466 0.198573 0.232663 0.206105 0.228874 0.21663 0.219273 0.192586 0.197755 0.226009 0.228523 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.825949
% throughput change = 0.743028
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 28.4943 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0322588 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 30130 4782 1138 488 650 428 413 370 547 569 521 321 390 202 262 256 369 207 286 152 263 179 234 129 219 124 183 121 173 106 162 74 141 90 136 73 151 54 121 71 125 54 120 50 101 60 109 57 130 48 82 42 87 48 100 50 103 50 100 47 88 34 74 36 89 38 92 48 90 35 79 27 74 37 66 27 76 30 82 37 98 30 72 41 70 34 72 33 77 36 65 28 67 30 54 24 75 21 70 21 84 27 80 31 74 27 65 21 59 19 52 22 52 24 63 29 75 20 66 30 61 22 61 28 71 18 72 19 56 22 59 19 45 25 72 16 52 16 52 26 50 16 47 21 42 31 53 17 48 16 62 16 49 18 41 26 56 16 52 13 47 23 61 21 64 24 50 14 57 22 62 19 52 17 44 14 54 15 40 11 55 17 50 23 56 16 58 13 39 18 50 15 48 16 52 13 45 25 43 17 41 15 44 16 48 12 34 18 45 12 39 15 48 11 33 16 36 11 46 17 31 13 45 13 37 19 33 13 26 13 31 13 36 9 39 15 36 11 30 8 38 8 25 12 37 14 27 10 49 9 32 10 24 4 34 12 34 11 23 8 18 9 27 12 16 9 22 6 26 9 30 5 21 5 23 5 22 7 25 9 15 4 19 5 31 7 20 8 22 2 15 9 35 8 30 6 20 4 17 4 21 8 23 8 16 8 23 7 23 6 17 3 22 3 15 6 7 5 16 3 14 5 14 1 11 7 13 2 11 2 11 2 17 8 11 5 7 2 5 2 13 5 10 4 13 6 16 4 10 4 8 2 4 5 8 0 12 5 14 3 8 3 12 0 6 1 8 3 4 0 6 0 6 1 4 2 6 0 5 0 6 0 0 0 2 0 1 0 2 1 2 0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (110090 samples)
traffic_manager/hop_stats_freq = [ 0 110090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.7904 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.125152 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1293 144 85 144 3463 683 483 992 2281 922 657 861 828 1415 801 18168 1467 1115 1256 1352 7817 792 591 580 612 3158 307 241 231 245 1128 120 78 107 104 439 40 48 38 37 167 22 15 16 16 54 6 8 8 3 30 3 4 3 0 7 1 2 2 0 2 0 0 1 0 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (110090 samples)
traffic_manager/hop_stats_freq = [ 0 110090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 329453 (inst/sec)
gpgpu_simulation_rate = 2935 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
