// Seed: 3077152413
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input uwire id_9,
    output supply1 id_10,
    output wand id_11
);
  id_13(
      1, 1 - id_1
  );
  or (id_5, id_7, id_9, id_13, id_3, id_2, id_8);
  module_0(
      id_8, id_7
  );
endmodule
