#! /home/fiona/Documents/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/home/fiona/Documents/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/fiona/Documents/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/fiona/Documents/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/fiona/Documents/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/fiona/Documents/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/fiona/Documents/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x5555575b4d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5555575b4ed0 .scope module, "test_bench" "test_bench" 3 4;
 .timescale -9 -9;
v0x55555762c020_0 .net "RGB_B", 0 0, L_0x55555762cc80;  1 drivers
v0x55555762c0e0_0 .net "RGB_G", 0 0, L_0x555557607640;  1 drivers
v0x55555762c180_0 .net "RGB_R", 0 0, L_0x5555575ebb40;  1 drivers
v0x55555762c280_0 .var "clk", 0 0;
S_0x5555575b5060 .scope module, "dut" "top" 3 8, 4 4 0, S_0x5555575b4ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "RGB_R";
    .port_info 2 /OUTPUT 1 "RGB_G";
    .port_info 3 /OUTPUT 1 "RGB_B";
P_0x5555575ff290 .param/l "HOLD_OFF_INC" 1 4 13, +C4<00000000000000000000001100100000>;
P_0x5555575ff2d0 .param/l "HOLD_ON_INC" 1 4 15, +C4<00000000000000000000001100100000>;
P_0x5555575ff310 .param/l "PHASE_SHIFT" 1 4 16, +C4<00000000000000000000001100100000>;
P_0x5555575ff350 .param/l "PHASE_SHIFT_2" 1 4 17, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x5555575ff390 .param/l "PWM_INTERVAL" 1 4 12, +C4<00000000000000000000010010110000>;
P_0x5555575ff3d0 .param/l "RAMP_INC" 1 4 14, +C4<00000000000000000000000110010000>;
L_0x5555575ebb40 .functor NOT 1, L_0x55555762c480, C4<0>, C4<0>, C4<0>;
L_0x555557607640 .functor NOT 1, L_0x55555762c730, C4<0>, C4<0>, C4<0>;
L_0x55555762cc80 .functor NOT 1, L_0x55555762ca00, C4<0>, C4<0>, C4<0>;
v0x55555762b7d0_0 .net "RGB_B", 0 0, L_0x55555762cc80;  alias, 1 drivers
v0x55555762b890_0 .net "RGB_G", 0 0, L_0x555557607640;  alias, 1 drivers
v0x55555762b950_0 .net "RGB_R", 0 0, L_0x5555575ebb40;  alias, 1 drivers
v0x55555762ba20_0 .net "b_pwm", 0 0, L_0x55555762ca00;  1 drivers
v0x55555762baf0_0 .net "b_val", 10 0, v0x5555575e8dc0_0;  1 drivers
v0x55555762bc30_0 .net "clk", 0 0, v0x55555762c280_0;  1 drivers
v0x55555762bcd0_0 .net "g_pwm", 0 0, L_0x55555762c730;  1 drivers
v0x55555762bd70_0 .net "g_val", 10 0, v0x555557629370_0;  1 drivers
v0x55555762be60_0 .net "r_pwm", 0 0, L_0x55555762c480;  1 drivers
v0x55555762bf00_0 .net "red_val", 10 0, v0x55555762abf0_0;  1 drivers
S_0x5555575f9b60 .scope module, "blue" "cycle" 4 57, 5 1 0, S_0x5555575b5060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 11 "pwm_value";
P_0x5555575f9d40 .param/l "HOLD_OFF" 1 5 13, C4<00>;
P_0x5555575f9d80 .param/l "HOLD_OFF_INC" 0 5 4, +C4<00000000000000000000001100100000>;
P_0x5555575f9dc0 .param/l "HOLD_ON" 1 5 15, C4<10>;
P_0x5555575f9e00 .param/l "HOLD_ON_INC" 0 5 6, +C4<00000000000000000000001100100000>;
P_0x5555575f9e40 .param/l "INC_DEC_INTERVAL" 0 5 3, +C4<00000000000000000001001110001000>;
P_0x5555575f9e80 .param/l "INIT_PHASE_OFFSET" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5555575f9ec0 .param/l "PWM_INTERVAL" 0 5 2, +C4<00000000000000000000010010110000>;
P_0x5555575f9f00 .param/l "RAMP_DOWN" 1 5 16, C4<11>;
P_0x5555575f9f40 .param/l "RAMP_INC" 0 5 5, +C4<00000000000000000000000110010000>;
P_0x5555575f9f80 .param/l "RAMP_UP" 1 5 14, C4<01>;
v0x5555575c8dd0_0 .net "clk", 0 0, v0x55555762c280_0;  alias, 1 drivers
v0x5555575ffdd0_0 .var "counter", 31 0;
v0x5555576043f0_0 .var "phase_counter", 31 0;
v0x5555575e8dc0_0 .var "pwm_value", 10 0;
v0x555557605dc0_0 .var "state", 1 0;
v0x5555575ebc90_0 .var "step_value", 10 0;
E_0x5555575f26c0 .event posedge, v0x5555575c8dd0_0;
S_0x555557627ee0 .scope module, "blue_pwm" "pwm" 4 65, 6 1 0, S_0x5555575b5060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "pwm_value";
    .port_info 2 /OUTPUT 1 "pwm_out";
P_0x5555576280c0 .param/l "PWM_INTERVAL" 0 6 2, +C4<00000000000000000000010010110000>;
v0x555557607790_0 .net *"_ivl_0", 0 0, L_0x55555762c910;  1 drivers
L_0x6ffd1ad51138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555576281a0_0 .net/2u *"_ivl_2", 0 0, L_0x6ffd1ad51138;  1 drivers
L_0x6ffd1ad51180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557628280_0 .net/2u *"_ivl_4", 0 0, L_0x6ffd1ad51180;  1 drivers
v0x555557628370_0 .net "clk", 0 0, v0x55555762c280_0;  alias, 1 drivers
v0x555557628440_0 .var "pwm_count", 10 0;
v0x555557628550_0 .net "pwm_out", 0 0, L_0x55555762ca00;  alias, 1 drivers
v0x555557628610_0 .net "pwm_value", 10 0, v0x5555575e8dc0_0;  alias, 1 drivers
L_0x55555762c910 .cmp/gt 11, v0x5555575e8dc0_0, v0x555557628440_0;
L_0x55555762ca00 .functor MUXZ 1, L_0x6ffd1ad51180, L_0x6ffd1ad51138, L_0x55555762c910, C4<>;
S_0x555557628730 .scope module, "green" "cycle" 4 44, 5 1 0, S_0x5555575b5060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 11 "pwm_value";
P_0x555557628940 .param/l "HOLD_OFF" 1 5 13, C4<00>;
P_0x555557628980 .param/l "HOLD_OFF_INC" 0 5 4, +C4<00000000000000000000001100100000>;
P_0x5555576289c0 .param/l "HOLD_ON" 1 5 15, C4<10>;
P_0x555557628a00 .param/l "HOLD_ON_INC" 0 5 6, +C4<00000000000000000000001100100000>;
P_0x555557628a40 .param/l "INC_DEC_INTERVAL" 0 5 3, +C4<00000000000000000001001110001000>;
P_0x555557628a80 .param/l "INIT_PHASE_OFFSET" 0 5 7, +C4<00000000000000000000001100100000>;
P_0x555557628ac0 .param/l "PWM_INTERVAL" 0 5 2, +C4<00000000000000000000010010110000>;
P_0x555557628b00 .param/l "RAMP_DOWN" 1 5 16, C4<11>;
P_0x555557628b40 .param/l "RAMP_INC" 0 5 5, +C4<00000000000000000000000110010000>;
P_0x555557628b80 .param/l "RAMP_UP" 1 5 14, C4<01>;
v0x5555576290c0_0 .net "clk", 0 0, v0x55555762c280_0;  alias, 1 drivers
v0x5555576291d0_0 .var "counter", 31 0;
v0x5555576292b0_0 .var "phase_counter", 31 0;
v0x555557629370_0 .var "pwm_value", 10 0;
v0x555557629450_0 .var "state", 1 0;
v0x555557629580_0 .var "step_value", 10 0;
S_0x5555576296c0 .scope module, "green_pwm" "pwm" 4 64, 6 1 0, S_0x5555575b5060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "pwm_value";
    .port_info 2 /OUTPUT 1 "pwm_out";
P_0x5555576298a0 .param/l "PWM_INTERVAL" 0 6 2, +C4<00000000000000000000010010110000>;
v0x555557629940_0 .net *"_ivl_0", 0 0, L_0x55555762c660;  1 drivers
L_0x6ffd1ad510a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555557629a20_0 .net/2u *"_ivl_2", 0 0, L_0x6ffd1ad510a8;  1 drivers
L_0x6ffd1ad510f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557629b00_0 .net/2u *"_ivl_4", 0 0, L_0x6ffd1ad510f0;  1 drivers
v0x555557629bf0_0 .net "clk", 0 0, v0x55555762c280_0;  alias, 1 drivers
v0x555557629c90_0 .var "pwm_count", 10 0;
v0x555557629dc0_0 .net "pwm_out", 0 0, L_0x55555762c730;  alias, 1 drivers
v0x555557629e80_0 .net "pwm_value", 10 0, v0x555557629370_0;  alias, 1 drivers
L_0x55555762c660 .cmp/gt 11, v0x555557629370_0, v0x555557629c90_0;
L_0x55555762c730 .functor MUXZ 1, L_0x6ffd1ad510f0, L_0x6ffd1ad510a8, L_0x55555762c660, C4<>;
S_0x555557629fa0 .scope module, "red" "cycle" 4 31, 5 1 0, S_0x5555575b5060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 11 "pwm_value";
P_0x55555762a1d0 .param/l "HOLD_OFF" 1 5 13, C4<00>;
P_0x55555762a210 .param/l "HOLD_OFF_INC" 0 5 4, +C4<00000000000000000000001100100000>;
P_0x55555762a250 .param/l "HOLD_ON" 1 5 15, C4<10>;
P_0x55555762a290 .param/l "HOLD_ON_INC" 0 5 6, +C4<00000000000000000000001100100000>;
P_0x55555762a2d0 .param/l "INC_DEC_INTERVAL" 0 5 3, +C4<00000000000000000001001110001000>;
P_0x55555762a310 .param/l "INIT_PHASE_OFFSET" 0 5 7, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x55555762a350 .param/l "PWM_INTERVAL" 0 5 2, +C4<00000000000000000000010010110000>;
P_0x55555762a390 .param/l "RAMP_DOWN" 1 5 16, C4<11>;
P_0x55555762a3d0 .param/l "RAMP_INC" 0 5 5, +C4<00000000000000000000000110010000>;
P_0x55555762a410 .param/l "RAMP_UP" 1 5 14, C4<01>;
v0x55555762a960_0 .net "clk", 0 0, v0x55555762c280_0;  alias, 1 drivers
v0x55555762aa20_0 .var "counter", 31 0;
v0x55555762ab00_0 .var "phase_counter", 31 0;
v0x55555762abf0_0 .var "pwm_value", 10 0;
v0x55555762acd0_0 .var "state", 1 0;
v0x55555762adb0_0 .var "step_value", 10 0;
S_0x55555762aef0 .scope module, "red_pwm" "pwm" 4 63, 6 1 0, S_0x5555575b5060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "pwm_value";
    .port_info 2 /OUTPUT 1 "pwm_out";
P_0x55555762b0d0 .param/l "PWM_INTERVAL" 0 6 2, +C4<00000000000000000000010010110000>;
v0x55555762b170_0 .net *"_ivl_0", 0 0, L_0x55555762c320;  1 drivers
L_0x6ffd1ad51018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555762b250_0 .net/2u *"_ivl_2", 0 0, L_0x6ffd1ad51018;  1 drivers
L_0x6ffd1ad51060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555762b330_0 .net/2u *"_ivl_4", 0 0, L_0x6ffd1ad51060;  1 drivers
v0x55555762b420_0 .net "clk", 0 0, v0x55555762c280_0;  alias, 1 drivers
v0x55555762b4c0_0 .var "pwm_count", 10 0;
v0x55555762b5f0_0 .net "pwm_out", 0 0, L_0x55555762c480;  alias, 1 drivers
v0x55555762b6b0_0 .net "pwm_value", 10 0, v0x55555762abf0_0;  alias, 1 drivers
L_0x55555762c320 .cmp/gt 11, v0x55555762abf0_0, v0x55555762b4c0_0;
L_0x55555762c480 .functor MUXZ 1, L_0x6ffd1ad51060, L_0x6ffd1ad51018, L_0x55555762c320, C4<>;
    .scope S_0x555557629fa0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555762acd0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555762aa20_0, 0, 32;
    %pushi/vec4 3, 0, 11;
    %store/vec4 v0x55555762adb0_0, 0, 11;
    %end;
    .thread T_0, $init;
    .scope S_0x555557629fa0;
T_1 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55555762abf0_0, 0, 11;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555762acd0_0, 0, 2;
    %pushi/vec4 1600, 0, 32;
    %store/vec4 v0x55555762ab00_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x555557629fa0;
T_2 ;
    %wait E_0x5555575f26c0;
    %load/vec4 v0x55555762aa20_0;
    %cmpi/u 4999, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555762aa20_0, 0;
    %load/vec4 v0x55555762ab00_0;
    %cmpi/u 2399, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555762ab00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55555762ab00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555762ab00_0, 0;
T_2.3 ;
    %load/vec4 v0x55555762acd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x55555762ab00_0;
    %cmpi/u 800, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.9, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555762acd0_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x55555762abf0_0;
    %pad/u 32;
    %pushi/vec4 1200, 0, 32;
    %load/vec4 v0x55555762adb0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v0x55555762abf0_0;
    %load/vec4 v0x55555762adb0_0;
    %add;
    %assign/vec4 v0x55555762abf0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1200, 0, 11;
    %assign/vec4 v0x55555762abf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555762acd0_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x55555762ab00_0;
    %cmpi/u 2000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.13, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55555762acd0_0, 0;
T_2.13 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55555762adb0_0;
    %load/vec4 v0x55555762abf0_0;
    %cmp/u;
    %jmp/0xz  T_2.15, 5;
    %load/vec4 v0x55555762abf0_0;
    %load/vec4 v0x55555762adb0_0;
    %sub;
    %assign/vec4 v0x55555762abf0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55555762abf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555762acd0_0, 0;
T_2.16 ;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55555762aa20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555762aa20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555557628730;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557629450_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555576291d0_0, 0, 32;
    %pushi/vec4 3, 0, 11;
    %store/vec4 v0x555557629580_0, 0, 11;
    %end;
    .thread T_3, $init;
    .scope S_0x555557628730;
T_4 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555557629370_0, 0, 11;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557629450_0, 0, 2;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v0x5555576292b0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x555557628730;
T_5 ;
    %wait E_0x5555575f26c0;
    %load/vec4 v0x5555576291d0_0;
    %cmpi/u 4999, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555576291d0_0, 0;
    %load/vec4 v0x5555576292b0_0;
    %cmpi/u 2399, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555576292b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5555576292b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555576292b0_0, 0;
T_5.3 ;
    %load/vec4 v0x555557629450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x5555576292b0_0;
    %cmpi/u 800, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.9, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557629450_0, 0;
T_5.9 ;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x555557629370_0;
    %pad/u 32;
    %pushi/vec4 1200, 0, 32;
    %load/vec4 v0x555557629580_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_5.11, 5;
    %load/vec4 v0x555557629370_0;
    %load/vec4 v0x555557629580_0;
    %add;
    %assign/vec4 v0x555557629370_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 1200, 0, 11;
    %assign/vec4 v0x555557629370_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557629450_0, 0;
T_5.12 ;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x5555576292b0_0;
    %cmpi/u 2000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.13, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557629450_0, 0;
T_5.13 ;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x555557629580_0;
    %load/vec4 v0x555557629370_0;
    %cmp/u;
    %jmp/0xz  T_5.15, 5;
    %load/vec4 v0x555557629370_0;
    %load/vec4 v0x555557629580_0;
    %sub;
    %assign/vec4 v0x555557629370_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x555557629370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557629450_0, 0;
T_5.16 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555576291d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555576291d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555575f9b60;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557605dc0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555575ffdd0_0, 0, 32;
    %pushi/vec4 3, 0, 11;
    %store/vec4 v0x5555575ebc90_0, 0, 11;
    %end;
    .thread T_6, $init;
    .scope S_0x5555575f9b60;
T_7 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5555575e8dc0_0, 0, 11;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557605dc0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555576043f0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5555575f9b60;
T_8 ;
    %wait E_0x5555575f26c0;
    %load/vec4 v0x5555575ffdd0_0;
    %cmpi/u 4999, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555575ffdd0_0, 0;
    %load/vec4 v0x5555576043f0_0;
    %cmpi/u 2399, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555576043f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5555576043f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555576043f0_0, 0;
T_8.3 ;
    %load/vec4 v0x555557605dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x5555576043f0_0;
    %cmpi/u 800, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.9, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557605dc0_0, 0;
T_8.9 ;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x5555575e8dc0_0;
    %pad/u 32;
    %pushi/vec4 1200, 0, 32;
    %load/vec4 v0x5555575ebc90_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_8.11, 5;
    %load/vec4 v0x5555575e8dc0_0;
    %load/vec4 v0x5555575ebc90_0;
    %add;
    %assign/vec4 v0x5555575e8dc0_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1200, 0, 11;
    %assign/vec4 v0x5555575e8dc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557605dc0_0, 0;
T_8.12 ;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x5555576043f0_0;
    %cmpi/u 2000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.13, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557605dc0_0, 0;
T_8.13 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x5555575ebc90_0;
    %load/vec4 v0x5555575e8dc0_0;
    %cmp/u;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x5555575e8dc0_0;
    %load/vec4 v0x5555575ebc90_0;
    %sub;
    %assign/vec4 v0x5555575e8dc0_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5555575e8dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557605dc0_0, 0;
T_8.16 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555575ffdd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555575ffdd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55555762aef0;
T_9 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55555762b4c0_0, 0, 11;
    %end;
    .thread T_9, $init;
    .scope S_0x55555762aef0;
T_10 ;
    %wait E_0x5555575f26c0;
    %load/vec4 v0x55555762b4c0_0;
    %pad/u 32;
    %cmpi/e 1199, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55555762b4c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55555762b4c0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55555762b4c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555576296c0;
T_11 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555557629c90_0, 0, 11;
    %end;
    .thread T_11, $init;
    .scope S_0x5555576296c0;
T_12 ;
    %wait E_0x5555575f26c0;
    %load/vec4 v0x555557629c90_0;
    %pad/u 32;
    %cmpi/e 1199, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x555557629c90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555557629c90_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x555557629c90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555557627ee0;
T_13 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555557628440_0, 0, 11;
    %end;
    .thread T_13, $init;
    .scope S_0x555557627ee0;
T_14 ;
    %wait E_0x5555575f26c0;
    %load/vec4 v0x555557628440_0;
    %pad/u 32;
    %cmpi/e 1199, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x555557628440_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555557628440_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x555557628440_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5555575b4ed0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555762c280_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x5555575b4ed0;
T_16 ;
    %vpi_call/w 3 16 "$dumpfile", "cycle.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555575b4ed0 {0 0 0};
    %delay 2000000000, 0;
    %vpi_call/w 3 19 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5555575b4ed0;
T_17 ;
    %delay 42, 0;
    %load/vec4 v0x55555762c280_0;
    %inv;
    %store/vec4 v0x55555762c280_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "test_bench.sv";
    "./top.sv";
    "./cycle.sv";
    "./pwm.sv";
