# Tiny Tapeout project information
project:
  title:        "AXI"      # Project title
  author:       "CF-TT10-03"      # Your name
  discord:      "neel077we"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Implementation of simple AXI Interface between master(switches) and slave(7-segment display)"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "axi"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "SWM_arADDR[0]"
  ui[1]: "SWM_arADDR[1]"
  ui[2]: "SWM_arADDR[2]"
  ui[3]: "SWM_arADDR[3]"
  ui[4]: "SWM_wdata[0]"
  ui[5]: "SWM_wdata[1]"
  ui[6]: "SWM_wdata[2]"
  ui[7]: "SWM_wdata[3]"

  # Outputs
  uo[0]: "disp_hex_r[0]"
  uo[1]: "disp_hex_r[1]"
  uo[2]: "disp_hex_r[2]"
  uo[3]: "disp_hex_r[3]"
  uo[4]: "disp_hex_r[4]"
  uo[5]: "disp_hex_r[5]"
  uo[6]: "disp_hex_r[6]"
  uo[7]: "disp_hex_r[7]"

  # Bidirectional pins
  uio[0]: "ms_arvalid"
  uio[1]: "ms_arready"
  uio[2]: "ms_awvalid"
  uio[3]: "ms_wvalid"
  uio[4]: "sm_arready"
  uio[5]: "sm_rvalid"
  uio[6]: "sm_awready"
  uio[7]: "sm_wready"

# Do not change!
yaml_version: 6
