Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sat Apr 01 11:41:20 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ADV7180_HS_IBUF
   ADV7180_INT_IBUF
   ADV7180_SFL_IBUF
   ADV7180_VS_IBUF


