

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gSum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    17190|    17190|  88.435 us|  88.435 us|  17191|  17191|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    17184|    17184|       202|         17|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|    1670|   1788|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    340|    -|
|Register         |        -|    -|    1331|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   13|    3001|   2500|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    5|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_16_full_dsp_1_U1  |dadd_64ns_64ns_64_16_full_dsp_1  |        0|   3|  1112|  1110|    0|
    |dcmp_64ns_64ns_1_4_no_dsp_1_U3      |dcmp_64ns_64ns_1_4_no_dsp_1      |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_14_full_dsp_1_U2  |dmul_64ns_64ns_64_14_full_dsp_1  |        0|  10|   558|   678|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                               |                                 |        0|  13|  1670|  1788|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |A_ROM_AUTO_1R  |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |B_U    |B_ROM_AUTO_1R  |        4|  0|   0|    0|  1000|   64|     1|        64000|
    +-------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |               |        8|  0|   0|    0|  2000|  128|     2|       128000|
    +-------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_142_p2     |         +|   0|  0|  13|          10|           1|
    |and_ln18_fu_196_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_251_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_136_p2    |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln18_1_fu_182_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln18_fu_176_p2    |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln33_1_fu_241_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln33_fu_235_p2    |      icmp|   0|  0|  12|          11|           2|
    |or_ln18_fu_192_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_247_p2      |        or|   0|  0|   2|           1|           1|
    |s_2_fu_201_p3          |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_fu_256_p2     |       xor|   0|  0|   2|           2|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 244|         154|          84|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter11  |    9|          2|    1|          2|
    |grp_fu_108_p0             |   31|          6|   64|        384|
    |grp_fu_108_p1             |   31|          6|   64|        384|
    |grp_fu_112_opcode         |   14|          3|    5|         15|
    |grp_fu_112_p0             |   14|          3|   64|        192|
    |grp_fu_112_p1             |   14|          3|   64|        192|
    |grp_fu_98_p0              |   48|          9|   64|        576|
    |grp_fu_98_p1              |   48|          9|   64|        576|
    |i_fu_68                   |    9|          2|   10|         20|
    |s_fu_64                   |    9|          2|   64|        128|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  340|         69|  465|       2493|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |A_load_reg_295            |  64|   0|   64|          0|
    |B_load_reg_300            |  64|   0|   64|          0|
    |add1_i_i_reg_318          |  64|   0|   64|          0|
    |add3_i_i_reg_328          |  64|   0|   64|          0|
    |add5_i_i_reg_338          |  64|   0|   64|          0|
    |add7_i_i_reg_348          |  64|   0|   64|          0|
    |add9_i_i_reg_373          |  64|   0|   64|          0|
    |ap_CS_fsm                 |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |d_reg_305                 |  64|   0|   64|          0|
    |i_fu_68                   |  10|   0|   10|          0|
    |icmp_ln18_1_reg_358       |   1|   0|    1|          0|
    |icmp_ln18_reg_353         |   1|   0|    1|          0|
    |icmp_ln33_1_reg_394       |   1|   0|    1|          0|
    |icmp_ln33_reg_389         |   1|   0|    1|          0|
    |mul2_i_i_reg_323          |  64|   0|   64|          0|
    |mul4_i_i_reg_333          |  64|   0|   64|          0|
    |mul6_i_i_reg_343          |  64|   0|   64|          0|
    |mul8_i_i_reg_368          |  64|   0|   64|          0|
    |mul_i_i_reg_313           |  64|   0|   64|          0|
    |reg_118                   |  64|   0|   64|          0|
    |s_fu_64                   |  64|   0|   64|          0|
    |s_load_reg_378            |  64|   0|   64|          0|
    |tmp_1_reg_399             |   1|   0|    1|          0|
    |tmp_3_reg_363             |   1|   0|    1|          0|
    |d_reg_305                 |  64|  32|   64|          0|
    |icmp_ln18_1_reg_358       |  64|  32|    1|          0|
    |icmp_ln18_reg_353         |  64|  32|    1|          0|
    |tmp_3_reg_363             |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1331| 128| 1142|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

