set ::env(PROJECT_NAME) ca_prng
set ::env(DESIGN_TOP) ca_prng
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ca_prng/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ca_prng/rtl/ca_prng.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
