;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 220, 310
	SLT <902, <9
	SUB #1, <-1
	SLT @-53, <160
	SLT @-53, <160
	SUB -207, <-126
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 22, -31
	JMP -277, @-623
	DJN @30, 210
	DJN @30, 210
	SUB #1, <-1
	SUB #1, <-1
	JMN 300, 90
	MOV -1, <-20
	SUB @-53, <721
	SLT 300, 100
	SUB 141, 10
	SUB 141, 10
	SUB #1, <-1
	ADD 210, 60
	CMP #1, <-1
	CMP @391, 103
	MOV @127, 106
	ADD #270, <20
	SUB @-53, <721
	SLT 121, 10
	SLT 121, 10
	DJN -1, @-20
	SUB @127, 106
	MOV #1, @-0
	SUB #1, @-0
	SUB #12, @1
	ADD 210, 60
	SUB #12, @1
	MOV @127, 106
	MOV @127, 106
	ADD <391, 103
	CMP @391, 103
	DJN -1, #-60
	SPL 0, <-3
	SPL 0, <-3
	DJN -1, #-60
	MOV @-127, 100
