@misc{ wiki:xxx2,
   author = "Wikipedia",
   title = "Earliest deadline first scheduling --- Wikipedia{,} The Free Encyclopedia",
   year = "2017",
   url = "https://en.wikipedia.org/w/index.php?title=Earliest_deadline_first_scheduling&oldid=769243721",
   note = "[Online; accessed 11-April-2017]"
 }
 
 @misc{ wiki:xxx3,
   author = "Wikipedia",
   title = "Rate-monotonic scheduling --- Wikipedia{,} The Free Encyclopedia",
   year = "2017",
   url = "https://en.wikipedia.org/w/index.php?title=Rate-monotonic_scheduling&oldid=759631961",
   note = "[Online; accessed 11-April-2017]"
 } 
 
 @inproceedings{Giannopoulou:2013:SMA:2555754.2555771,
 author = {Giannopoulou, G. and Stoimenov, N. and Huang, P. and Thiele, L.},
 title = {Scheduling of Mixed-criticality Applications on Resource-sharing Multicore Systems},
 booktitle = {Proceedings of the Eleventh ACM International Conference on Embedded Software},
 series = {EMSOFT '13},
 year = {2013},
 isbn = {978-1-4799-1443-2},
 location = {Montreal, Quebec, Canada},
 pages = {17:1--17:15},
 articleno = {17},
 numpages = {15},
 url = {http://dl.acm.org/citation.cfm?id=2555754.2555771},
 acmid = {2555771},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 

@inproceedings{gustafsson2010malardalen,
  title={The M{\"a}lardalen WCET benchmarks: Past, present and future},
  author={Gustafsson, J. and Betts, A. and Ermedahl, A. and Lisper, B.},
  booktitle={OASIcs-OpenAccess Series in Informatics},
  volume={15},
  year={2010},
  organization={Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik}
}

@misc{ wiki:xxx1,
   author = "Wikipedia",
   title = "Dynamic random-access memory --- Wikipedia{,} The Free Encyclopedia",
   year = "2017",
   url = "https://en.wikipedia.org/w/index.php?title=Dynamic_random-access_memory&oldid=771542019",
   note = "[Online; accessed 10-April-2017]"
}

@article{Rixner:2000:MAS:342001.339668,
 author = {Rixner, Scott and Dally, William J. and Kapasi, Ujval J. and Mattson, Peter and Owens, John D.},
 title = {Memory Access Scheduling},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2000},
 volume = {28},
 number = {2},
 month = may,
 year = {2000},
 issn = {0163-5964},
 pages = {128--138},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/342001.339668},
 doi = {10.1145/342001.339668},
 acmid = {339668},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{hassan2017predictable,
  title={Predictable Shared Memory Resources for Multi-Core Real-Time Systems},
  author={Hassan, M.},
  year={2017},
  publisher={University of Waterloo}
}

@INPROCEEDINGS{Goossens13CODES, 
author={Goossens, S. and Kuijsten, J. and Akesson, B. and Goossens, K.}, 
booktitle={Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013 International Conference on}, 
title={A reconfigurable real-time {SDRAM} controller for mixed time-criticality systems}, 
year={2013}, 
month=sep, 
pages={1-10}, 
doi={10.1109/CODES-ISSS.2013.6658989},}


@article{paolieri2013timing,
  title={Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions},
  author={Paolieri, M. and Qui{\~n}ones, E. and Cazorla, F. J.},
  journal={ACM Transactions on Embedded Computing Systems (TECS)},
  volume={12},
  number={1s},
  pages={64},
  year={2013},
  publisher={ACM}
}

@inproceedings{akesson2008real,
  title={Real-time scheduling using credit-controlled static-priority arbitration},
  author={Akesson, B. and Steffens, L. and Strooisma, E. and Goossens, K.},
  booktitle={Embedded and Real-Time Computing Systems and Applications, 2008. RTCSA'08. 14th IEEE International Conference on},
  pages={3--14},
  year={2008},
  organization={IEEE}
}


@conference{Akesson11-DATE,
author={Akesson, B. and Goossens, K.}, 
booktitle={Design, Automation Test in Europe Conference Exhibition (DATE), 2011}, 
title={Architectures and modeling of predictable memory controllers for improved system integration}, 
year={2011}, 
month=mar, 
volume={}, 
number={}, 
pages={1 -6}, 
doi={}, 
ISSN={1530-1591},}


@inproceedings{reineke2011pret,
  title={PRET DRAM controller: Bank privatization for predictability and temporal isolation},
  author={Reineke, J. and Liu, I. and Patel, H. D. and Kim, S. and Lee, E. A.},
  booktitle={Hardware/Software Codesign and System Synthesis (CODES+ ISSS), 2011 Proceedings of the 9th International Conference on},
  pages={99--108},
  year={2011},
  organization={IEEE}
}

@inproceedings{kim2014bounding,
  title={Bounding memory interference delay in COTS-based multi-core systems},
  author={Kim, H. and De Niz, D. and Andersson, B. and Klein, M. and Mutlu, O. and Rajkumar, R.},
  booktitle={Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th},
  pages={145--154},
  year={2014},
  organization={IEEE}
}


@inproceedings{yun2014palloc,
  title={PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms},
  author={Yun, H. and Mancuso, R. and Wu, Z. and Pellizzoni, R.},
  booktitle={Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th},
  pages={155--166},
  year={2014},
  organization={IEEE}
}

@article{akesson2010introduction,
  title={An introduction to SDRAM and memory controllers},
  author={Akesson, B.},
  journal={URL: http://www. es. ele. tue. nl/premadona/files/akesson01. pdf},
  year={2010}
}
