// Seed: 576834993
module module_0;
  logic id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  parameter id_8 = 1;
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd50,
    parameter id_5 = 32'd49
) (
    id_1[{-1, id_3} : id_5],
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_3 = id_1;
  assign id_7 = id_5;
endmodule
