Timing Analyzer report for quartus_compile
Tue Jan  2 21:44:06 2024
Quartus Prime Version 23.4.0 Build 79 11/22/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.167 (VIOLATED)
           28. Path #2: Setup slack is -2.139 (VIOLATED)
           29. Path #3: Setup slack is -2.139 (VIOLATED)
           30. Path #4: Setup slack is -2.133 (VIOLATED)
           31. Path #5: Setup slack is -2.128 (VIOLATED)
           32. Path #6: Setup slack is -2.117 (VIOLATED)
           33. Path #7: Setup slack is -2.112 (VIOLATED)
           34. Path #8: Setup slack is -2.112 (VIOLATED)
           35. Path #9: Setup slack is -2.111 (VIOLATED)
           36. Path #10: Setup slack is -2.110 (VIOLATED)
     ---- clock2x Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is -0.895 (VIOLATED)
           40. Path #2: Setup slack is -0.884 (VIOLATED)
           41. Path #3: Setup slack is -0.857 (VIOLATED)
           42. Path #4: Setup slack is -0.853 (VIOLATED)
           43. Path #5: Setup slack is -0.833 (VIOLATED)
           44. Path #6: Setup slack is -0.832 (VIOLATED)
           45. Path #7: Setup slack is -0.831 (VIOLATED)
           46. Path #8: Setup slack is -0.826 (VIOLATED)
           47. Path #9: Setup slack is -0.824 (VIOLATED)
           48. Path #10: Setup slack is -0.823 (VIOLATED)
---- Hold Reports ----
     ---- clock2x Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Hold slack is -0.030 (VIOLATED)
           52. Path #2: Hold slack is -0.019 (VIOLATED)
           53. Path #3: Hold slack is -0.017 (VIOLATED)
           54. Path #4: Hold slack is 0.002 
           55. Path #5: Hold slack is 0.015 
           56. Path #6: Hold slack is 0.017 
           57. Path #7: Hold slack is 0.022 
           58. Path #8: Hold slack is 0.023 
           59. Path #9: Hold slack is 0.023 
           60. Path #10: Hold slack is 0.024 
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Hold slack is 0.013 
           64. Path #2: Hold slack is 0.013 
           65. Path #3: Hold slack is 0.014 
           66. Path #4: Hold slack is 0.016 
           67. Path #5: Hold slack is 0.017 
           68. Path #6: Hold slack is 0.017 
           69. Path #7: Hold slack is 0.017 
           70. Path #8: Hold slack is 0.017 
           71. Path #9: Hold slack is 0.018 
           72. Path #10: Hold slack is 0.018 
---- Recovery Reports ----
     ---- clock2x Reports ----
           73. Command Info
           74. Summary of Paths
           75. Path #1: Recovery slack is -1.168 (VIOLATED)
           76. Path #2: Recovery slack is -1.134 (VIOLATED)
           77. Path #3: Recovery slack is -1.130 (VIOLATED)
           78. Path #4: Recovery slack is -0.431 (VIOLATED)
     ---- clock Reports ----
           79. Command Info
           80. Summary of Paths
           81. Path #1: Recovery slack is -0.738 (VIOLATED)
           82. Path #2: Recovery slack is -0.732 (VIOLATED)
           83. Path #3: Recovery slack is -0.731 (VIOLATED)
           84. Path #4: Recovery slack is -0.731 (VIOLATED)
           85. Path #5: Recovery slack is -0.711 (VIOLATED)
           86. Path #6: Recovery slack is -0.710 (VIOLATED)
           87. Path #7: Recovery slack is -0.708 (VIOLATED)
           88. Path #8: Recovery slack is -0.704 (VIOLATED)
           89. Path #9: Recovery slack is -0.701 (VIOLATED)
           90. Path #10: Recovery slack is -0.701 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           91. Command Info
           92. Summary of Paths
           93. Path #1: Removal slack is 0.151 
           94. Path #2: Removal slack is 0.152 
           95. Path #3: Removal slack is 0.152 
           96. Path #4: Removal slack is 0.152 
           97. Path #5: Removal slack is 0.153 
           98. Path #6: Removal slack is 0.153 
           99. Path #7: Removal slack is 0.153 
          100. Path #8: Removal slack is 0.153 
          101. Path #9: Removal slack is 0.153 
          102. Path #10: Removal slack is 0.154 
     ---- clock2x Reports ----
          103. Command Info
          104. Summary of Paths
          105. Path #1: Removal slack is 0.208 
          106. Path #2: Removal slack is 0.284 
          107. Path #3: Removal slack is 0.285 
          108. Path #4: Removal slack is 0.285 
109. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     110. Unconstrained Paths Summary
     111. Clock Status Summary
     ---- Setup Analysis Reports ----
          112. Unconstrained Input Ports
          113. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          114. Unconstrained Input Ports
          115. Unconstrained Output Ports
116. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 23.4.0 Build 79 11/22/2023 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Cyclone 10 GX                                     ;
; Device                ; 10CX220YF780I5G                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 64     ;
; Maximum allowed            ; 24     ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                   ;
+---------------------+----------+--------+---------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path       ; Instance ; Entity ; Library ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+---------------------+----------+--------+---------+----------+--------+--------------------------+-----------------+------------+
; quartus_compile.sdc ;          ;        ;         ; No       ; OK     ; Tue Jan  2 21:44:05 2024 ; 00:00:00        ; No         ;
+---------------------+----------+--------+---------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }   ;
; clock2x    ; Base ; 0.500  ; 2000.0 MHz ; 0.000 ; 0.250 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock2x } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------+
; Timing Closure Summary                                                ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Fail           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
;   Design Assistant Summary                           ; Pass           ;
+------------------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                               ;
+------------+-----------------+------------+----------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                         ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+----------------------------------------------+---------------------------------+
; 315.76 MHz ; 315.76 MHz      ; clock      ;                                              ; Slow 900mV -40C Model           ;
; 761.04 MHz ; 469.92 MHz      ; clock2x    ; limit due to minimum pulse width restriction ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+----------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------+
; Setup Summary                                                                           ;
+---------+--------+---------------+--------------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------+--------+---------------+--------------------+---------------------------------+
; clock   ; -2.167 ; -5015.829     ; 5827               ; Slow 900mV -40C Model           ;
; clock2x ; -0.895 ; -69.480       ; 146                ; Slow 900mV -40C Model           ;
+---------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------+
; Hold Summary                                                                            ;
+---------+--------+---------------+--------------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------+--------+---------------+--------------------+---------------------------------+
; clock2x ; -0.030 ; -0.066        ; 3                  ; Slow 900mV -40C Model           ;
; clock   ; 0.013  ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+---------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------+
; Recovery Summary                                                                        ;
+---------+--------+---------------+--------------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------+--------+---------------+--------------------+---------------------------------+
; clock2x ; -1.168 ; -3.863        ; 4                  ; Slow 900mV -40C Model           ;
; clock   ; -0.738 ; -1204.253     ; 2960               ; Slow 900mV 100C Model           ;
+---------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------+
; Removal Summary                                                                        ;
+---------+-------+---------------+--------------------+---------------------------------+
; Clock   ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------+-------+---------------+--------------------+---------------------------------+
; clock   ; 0.151 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
; clock2x ; 0.208 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+---------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                          ;
+---------+--------+---------------+--------------------+------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+---------+--------+---------------+--------------------+------------+---------------------------------+
; clock   ; -1.720 ; -776.318      ; 1067               ; Min Period ; Slow 900mV -40C Model           ;
; clock2x ; -1.628 ; -59.642       ; 97                 ; Min Period ; Slow 900mV 100C Model           ;
+---------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 93
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 3.2%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 93
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 2.2%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 93
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 1.1%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.00369 seconds.
Typical MTBF of Design is 0.00799 years or 2.52e+05 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 93
Number of Synchronizer Chains Found With Unsafe MTBF: 91
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.346 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                      ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 46       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.895           ; Slow 900mV -40C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.745           ; Slow 900mV 100C Model           ;
; clock      ; clock    ; 29481    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -2.167           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 565      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.814           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                       ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 48       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.030           ; Slow 900mV -40C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.235            ; Fast 900mV -40C Model           ;
; clock      ; clock    ; 26187    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.013            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 564      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.023            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.168           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 3881     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.738           ; Slow 900mV 100C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.431           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.284            ; Fast 900mV -40C Model           ;
; clock      ; clock    ; 3881     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.151            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.208            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.167 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.167 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.135      ; Slow 900mV -40C Model           ;
; -2.139 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.107      ; Slow 900mV -40C Model           ;
; -2.139 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.107      ; Slow 900mV -40C Model           ;
; -2.133 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.101      ; Slow 900mV -40C Model           ;
; -2.128 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.092      ; Slow 900mV -40C Model           ;
; -2.117 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.080      ; Slow 900mV -40C Model           ;
; -2.112 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.073      ; Slow 900mV -40C Model           ;
; -2.112 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0     ; clock        ; clock       ; 1.000        ; -0.050     ; 3.073      ; Slow 900mV -40C Model           ;
; -2.111 ; atax_A_reg[13]                                                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]           ; clock        ; clock       ; 1.000        ; -0.058     ; 3.192      ; Slow 900mV -40C Model           ;
; -2.110 ; atax_A_reg[13]                                                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE ; clock        ; clock       ; 1.000        ; -0.058     ; 3.192      ; Slow 900mV -40C Model           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.167 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 7.027                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.860                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.167 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.135  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.952       ; 30         ; 0.018 ; 0.536 ;
;    Cell                ;        ; 11    ; 1.948       ; 62         ; 0.000 ; 0.873 ;
;    uTco                ;        ; 1     ; 0.235       ; 7          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 7.027   ; 3.135   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.689 ;   0.362 ; RR ; IC     ; 3      ; LABCELL_X45_Y30_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~5|dataa                                                                ;
;   5.562 ;   0.873 ; RF ; CELL   ; 1      ; LABCELL_X45_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~37|cout                                                                ;
;   5.580 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~41|cin                                                                 ;
;   5.804 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.822 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   6.046 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.064 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.193 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.193 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.230 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.230 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.487 ;   0.257 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|sumout                                                             ;
;   6.491 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221~la_lab/laboutt[10]                                                 ;
;   7.027 ;   0.536 ; FF ; IC     ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|portadatain[0] ;
;   7.027 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.860   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.139 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.999                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.860                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.139 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.107  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.137       ; 37         ; 0.018 ; 0.565 ;
;    Cell                ;        ; 10    ; 1.735       ; 56         ; 0.000 ; 0.884 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.999   ; 3.107   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.892 ;   0.565 ; RR ; IC     ; 4      ; LABCELL_X45_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~45|dataa                                                               ;
;   5.776 ;   0.884 ; RF ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.794 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   6.018 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.036 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.165 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.165 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.202 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.202 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.459 ;   0.257 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|sumout                                                             ;
;   6.463 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221~la_lab/laboutt[10]                                                 ;
;   6.999 ;   0.536 ; FF ; IC     ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|portadatain[0] ;
;   6.999 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.860   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.139 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.999                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.860                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.139 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.107  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.137       ; 37         ; 0.018 ; 0.565 ;
;    Cell                ;        ; 10    ; 1.735       ; 56         ; 0.000 ; 0.884 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.999   ; 3.107   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.892 ;   0.565 ; RR ; IC     ; 5      ; LABCELL_X45_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~41|dataa                                                               ;
;   5.776 ;   0.884 ; RF ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.794 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   6.018 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.036 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.165 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.165 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.202 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.202 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.459 ;   0.257 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|sumout                                                             ;
;   6.463 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221~la_lab/laboutt[10]                                                 ;
;   6.999 ;   0.536 ; FF ; IC     ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|portadatain[0] ;
;   6.999 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.860   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.133 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.993                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.860                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.133 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.101  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.913       ; 29         ; 0.018 ; 0.497 ;
;    Cell                ;        ; 13    ; 1.953       ; 63         ; 0.000 ; 0.873 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.993   ; 3.101   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.689 ;   0.362 ; RR ; IC     ; 3      ; LABCELL_X45_Y30_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~5|dataa                                                                ;
;   5.562 ;   0.873 ; RF ; CELL   ; 1      ; LABCELL_X45_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~37|cout                                                                ;
;   5.580 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~41|cin                                                                 ;
;   5.804 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.822 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   6.046 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.064 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.193 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.193 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.230 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.230 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.258 ;   0.028 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|cout                                                               ;
;   6.258 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|cin                                                                ;
;   6.492 ;   0.234 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|sumout                                                             ;
;   6.496 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225~la_lab/laboutt[13]                                                 ;
;   6.993 ;   0.497 ; FF ; IC     ; 1      ; MLABCELL_X48_Y28_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0] ;
;   6.993 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X48_Y28_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.860   ; 0.018   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N48 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.128 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.984                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.856                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.128 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.092  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.851       ; 28         ; 0.018 ; 0.435 ;
;    Cell                ;        ; 15    ; 2.006       ; 65         ; 0.000 ; 0.873 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.984   ; 3.092   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.689 ;   0.362 ; RR ; IC     ; 3      ; LABCELL_X45_Y30_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~5|dataa                                                                ;
;   5.562 ;   0.873 ; RF ; CELL   ; 1      ; LABCELL_X45_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~37|cout                                                                ;
;   5.580 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~41|cin                                                                 ;
;   5.804 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.822 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   6.046 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.064 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.193 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.193 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.230 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.230 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.258 ;   0.028 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|cout                                                               ;
;   6.258 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|cin                                                                ;
;   6.295 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~229|cout                                                               ;
;   6.295 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N24  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~233|cin                                                                ;
;   6.545 ;   0.250 ; RR ; CELL   ; 1      ; LABCELL_X45_Y27_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237|sumout                                                             ;
;   6.549 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X45_Y27_N27  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~237~la_lab/laboutt[18]                                                 ;
;   6.984 ;   0.435 ; RR ; IC     ; 1      ; MLABCELL_X48_Y28_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   6.984 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X48_Y28_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.856   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N57 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.117 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.972                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.855                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.117 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.080  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.851       ; 28         ; 0.018 ; 0.435 ;
;    Cell                ;        ; 13    ; 1.994       ; 65         ; 0.000 ; 0.873 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.972   ; 3.080   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.689 ;   0.362 ; RR ; IC     ; 3      ; LABCELL_X45_Y30_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~5|dataa                                                                ;
;   5.562 ;   0.873 ; RF ; CELL   ; 1      ; LABCELL_X45_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~37|cout                                                                ;
;   5.580 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~41|cin                                                                 ;
;   5.804 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.822 ;   0.018 ; FF ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   6.046 ;   0.224 ; FF ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.064 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.193 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.193 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.230 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.230 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.258 ;   0.028 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|cout                                                               ;
;   6.258 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N18  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~225|cin                                                                ;
;   6.533 ;   0.275 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~229|sumout                                                             ;
;   6.537 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X45_Y27_N21  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~229~la_lab/laboutt[14]                                                 ;
;   6.972 ;   0.435 ; FF ; IC     ; 1      ; MLABCELL_X48_Y28_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0] ;
;   6.972 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X48_Y28_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.855   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N51 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.112 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.965                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.853                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.112 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.073  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.116       ; 36         ; 0.018 ; 0.554 ;
;    Cell                ;        ; 10    ; 1.722       ; 56         ; 0.000 ; 0.876 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.965   ; 3.073   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.881 ;   0.554 ; RR ; IC     ; 3      ; LABCELL_X45_Y29_N33  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~85|dataa                                                               ;
;   5.757 ;   0.876 ; RR ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.775 ;   0.018 ; RR ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   5.999 ;   0.224 ; RR ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.017 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.136 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.136 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.175 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.175 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.435 ;   0.260 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|sumout                                                             ;
;   6.439 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221~la_lab/laboutt[10]                                                 ;
;   6.965 ;   0.526 ; RR ; IC     ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|portadatain[0] ;
;   6.965 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.853   ; 0.011   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.112 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.965                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.853                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -2.112 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.073  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.360       ; 86         ; 0.000 ; 2.836 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.116       ; 36         ; 0.018 ; 0.554 ;
;    Cell                ;        ; 10    ; 1.722       ; 56         ; 0.000 ; 0.876 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.012       ; 87         ; 0.000 ; 2.619 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 3.892   ; 3.892   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                           ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   2.836 ; RR ; IC     ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|clk                ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]                    ;
; 6.965   ; 3.073   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.127 ;   0.235 ; RR ; uTco   ; 1      ; FF_X45_Y26_N5        ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]|q                  ;
;   4.327 ;   0.200 ; RR ; CELL   ; 160    ; FF_X45_Y26_N5        ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist1_sync_together69_aunroll_x_in_c0_eni3_1_tpl_2_q[0]~la_lab/laboutt[3]  ;
;   4.881 ;   0.554 ; RR ; IC     ; 4      ; LABCELL_X45_Y29_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~81|dataa                                                               ;
;   5.757 ;   0.876 ; RR ; CELL   ; 1      ; LABCELL_X45_Y29_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~117|cout                                                               ;
;   5.775 ;   0.018 ; RR ; IC     ; 5      ; LABCELL_X45_Y28_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~121|cin                                                                ;
;   5.999 ;   0.224 ; RR ; CELL   ; 1      ; LABCELL_X45_Y28_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~197|cout                                                               ;
;   6.017 ;   0.018 ; RR ; IC     ; 4      ; LABCELL_X45_Y27_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~201|cin                                                                ;
;   6.136 ;   0.119 ; RR ; CELL   ; 1      ; LABCELL_X45_Y27_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~205|cout                                                               ;
;   6.136 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X45_Y27_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~209|cin                                                                ;
;   6.175 ;   0.039 ; RF ; CELL   ; 1      ; LABCELL_X45_Y27_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~213|cout                                                               ;
;   6.175 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X45_Y27_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~217|cin                                                                ;
;   6.435 ;   0.260 ; FR ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221|sumout                                                             ;
;   6.439 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X45_Y27_N15  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_4~221~la_lab/laboutt[10]                                                 ;
;   6.965 ;   0.526 ; RR ; IC     ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|portadatain[0] ;
;   6.965 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0           ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.842   ; 3.842   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.477 ;   2.619 ; RR ; IC   ; 1      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58|clk0 ;
;   4.477 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X48_Y28_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
;   4.842 ;   0.365 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.853   ; 0.011   ;    ; uTsu ; 0      ; MLABCELL_X48_Y28_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.111 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[13]                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.087                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.976                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -2.111 (VIOLATED)                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.058 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.192  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.363       ; 86         ; 0.524 ; 2.839 ;
;    Cell                ;        ; 2     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 0.876       ; 27         ; 0.000 ; 0.276 ;
;    Cell                ;        ; 18    ; 2.066       ; 65         ; 0.000 ; 0.497 ;
;    uTco                ;        ; 1     ; 0.250       ; 8          ; 0.250 ; 0.250 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.007       ; 87         ; 0.000 ; 2.614 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.895   ; 3.895   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.895 ;   2.839 ; RR ; IC     ; 1      ; FF_X42_Y30_N59       ; High Speed ; atax_A_reg[13]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   3.895 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y30_N59       ; High Speed ; atax_A_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.087   ; 3.192   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.145 ;   0.250 ; RR ; uTco   ; 1      ; FF_X42_Y30_N59       ;            ; atax_A_reg[13]|q                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.327 ;   0.182 ; RR ; CELL   ; 1      ; FF_X42_Y30_N59       ; High Speed ; atax_A_reg[13]~la_mlab/laboutb[19]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.327 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[13]|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.327 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[13]                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.569 ;   0.242 ; RR ; IC     ; 1      ; LABCELL_X43_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~73|dataa                                                                                                                               ;
;   4.863 ;   0.294 ; RR ; CELL   ; 2      ; LABCELL_X43_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~73|combout                                                                                                                             ;
;   4.867 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X43_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~73~la_lab/laboutb[15]                                                                                                                  ;
;   5.026 ;   0.159 ; RR ; IC     ; 1      ; LABCELL_X43_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|data_out[0]~8|dataf              ;
;   5.070 ;   0.044 ; RR ; CELL   ; 1      ; LABCELL_X43_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|data_out[0]~8|combout            ;
;   5.074 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X43_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|data_out[0]~8~la_lab/laboutb[10] ;
;   5.350 ;   0.276 ; RR ; IC     ; 3      ; MLABCELL_X44_Y31_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~21|dataf                                                                                                                                                                                           ;
;   5.847 ;   0.497 ; RF ; CELL   ; 1      ; MLABCELL_X44_Y31_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.864 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y30_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   6.045 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y30_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   6.062 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y29_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   6.243 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y29_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   6.260 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y28_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.441 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y28_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.458 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y27_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.604 ;   0.146 ; FR ; CELL   ; 3      ; MLABCELL_X44_Y27_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~201|cin                                                                                                                                                                                            ;
;   6.631 ;   0.027 ; RF ; CELL   ; 1      ; MLABCELL_X44_Y27_N33 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~205|cout                                                                                                                                                                                           ;
;   6.631 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X44_Y27_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~209|cin                                                                                                                                                                                            ;
;   6.671 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X44_Y27_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~213|cout                                                                                                                                                                                           ;
;   6.671 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X44_Y27_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~217|cin                                                                                                                                                                                            ;
;   6.951 ;   0.280 ; RF ; CELL   ; 1      ; MLABCELL_X44_Y27_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~221|sumout                                                                                                                                                                                         ;
;   6.956 ;   0.005 ; FF ; CELL   ; 2      ; MLABCELL_X44_Y27_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~221~la_mlab/laboutb[10]                                                                                                                                                                            ;
;   7.087 ;   0.131 ; FF ; IC     ; 1      ; FF_X45_Y27_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]|asdata                                                                                                                                      ;
;   7.087 ;   0.000 ; FF ; CELL   ; 1      ; FF_X45_Y27_N38       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                       ;
; 4.837   ; 3.837   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   1.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   1.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   1.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   1.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   4.472 ;   2.614 ; RR ; IC     ; 1      ; FF_X45_Y27_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]|clk ;
;   4.472 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y27_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]     ;
;   4.837 ;   0.365 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 4.976   ; 0.139   ;    ; uTsu   ; 1      ; FF_X45_Y27_N38      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.110 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[13]                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 7.087                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.977                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -2.110 (VIOLATED)                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.058 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.192  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.363       ; 86         ; 0.524 ; 2.839 ;
;    Cell                ;        ; 2     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 0.876       ; 27         ; 0.000 ; 0.276 ;
;    Cell                ;        ; 18    ; 2.066       ; 65         ; 0.000 ; 0.497 ;
;    uTco                ;        ; 1     ; 0.250       ; 8          ; 0.250 ; 0.250 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.007       ; 87         ; 0.000 ; 2.614 ;
;    Cell                ;        ; 3     ; 0.465       ; 13         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.895   ; 3.895   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.895 ;   2.839 ; RR ; IC     ; 1      ; FF_X42_Y30_N59       ; High Speed ; atax_A_reg[13]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   3.895 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y30_N59       ; High Speed ; atax_A_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.087   ; 3.192   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.145 ;   0.250 ; RR ; uTco   ; 1      ; FF_X42_Y30_N59       ;            ; atax_A_reg[13]|q                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.327 ;   0.182 ; RR ; CELL   ; 1      ; FF_X42_Y30_N59       ; High Speed ; atax_A_reg[13]~la_mlab/laboutb[19]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.327 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[13]|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.327 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[13]                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.569 ;   0.242 ; RR ; IC     ; 1      ; LABCELL_X43_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~73|dataa                                                                                                                               ;
;   4.863 ;   0.294 ; RR ; CELL   ; 2      ; LABCELL_X43_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~73|combout                                                                                                                             ;
;   4.867 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X43_Y30_N51  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~73~la_lab/laboutb[15]                                                                                                                  ;
;   5.026 ;   0.159 ; RR ; IC     ; 1      ; LABCELL_X43_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|data_out[0]~8|dataf              ;
;   5.070 ;   0.044 ; RR ; CELL   ; 1      ; LABCELL_X43_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|data_out[0]~8|combout            ;
;   5.074 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X43_Y30_N45  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|data_out[0]~8~la_lab/laboutb[10] ;
;   5.350 ;   0.276 ; RR ; IC     ; 3      ; MLABCELL_X44_Y31_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~21|dataf                                                                                                                                                                                           ;
;   5.847 ;   0.497 ; RF ; CELL   ; 1      ; MLABCELL_X44_Y31_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~37|cout                                                                                                                                                                                            ;
;   5.864 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y30_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~41|cin                                                                                                                                                                                             ;
;   6.045 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y30_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~77|cout                                                                                                                                                                                            ;
;   6.062 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y29_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~81|cin                                                                                                                                                                                             ;
;   6.243 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y29_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~117|cout                                                                                                                                                                                           ;
;   6.260 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y28_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~121|cin                                                                                                                                                                                            ;
;   6.441 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y28_N27 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~157|cout                                                                                                                                                                                           ;
;   6.458 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X44_Y27_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~161|cin                                                                                                                                                                                            ;
;   6.604 ;   0.146 ; FR ; CELL   ; 3      ; MLABCELL_X44_Y27_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~201|cin                                                                                                                                                                                            ;
;   6.631 ;   0.027 ; RF ; CELL   ; 1      ; MLABCELL_X44_Y27_N33 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~205|cout                                                                                                                                                                                           ;
;   6.631 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X44_Y27_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~209|cin                                                                                                                                                                                            ;
;   6.671 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X44_Y27_N39 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~213|cout                                                                                                                                                                                           ;
;   6.671 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X44_Y27_N42 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~217|cin                                                                                                                                                                                            ;
;   6.951 ;   0.280 ; RF ; CELL   ; 1      ; MLABCELL_X44_Y27_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~221|sumout                                                                                                                                                                                         ;
;   6.956 ;   0.005 ; FF ; CELL   ; 2      ; MLABCELL_X44_Y27_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|add_2~221~la_mlab/laboutb[10]                                                                                                                                                                            ;
;   7.087 ;   0.131 ; FF ; IC     ; 1      ; FF_X45_Y27_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE|asdata                                                                                                                            ;
;   7.087 ;   0.000 ; FF ; CELL   ; 1      ; FF_X45_Y27_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 4.837   ; 3.837   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                         ;
;   1.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                               ;
;   4.472 ;   2.614 ; RR ; IC     ; 1      ; FF_X45_Y27_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE|clk ;
;   4.472 ;   0.000 ; RR ; CELL   ; 1      ; FF_X45_Y27_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE     ;
;   4.837 ;   0.365 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 4.977   ; 0.140   ;    ; uTsu   ; 1      ; FF_X45_Y27_N37      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.895 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.895 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.693      ; Slow 900mV -40C Model           ;
; -0.884 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.696      ; Slow 900mV -40C Model           ;
; -0.857 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.657      ; Slow 900mV -40C Model           ;
; -0.853 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.616      ; Slow 900mV -40C Model           ;
; -0.833 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.629      ; Slow 900mV -40C Model           ;
; -0.832 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.711      ; Slow 900mV -40C Model           ;
; -0.831 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.711      ; Slow 900mV -40C Model           ;
; -0.826 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]  ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.712      ; Slow 900mV -40C Model           ;
; -0.824 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.623      ; Slow 900mV -40C Model           ;
; -0.823 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10] ; clock        ; clock2x     ; 0.500        ; -0.866     ; 0.625      ; Slow 900mV -40C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -0.895 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.536                                                                                                          ;
; Data Required Time              ; 3.641                                                                                                          ;
; Slack                           ; -0.895 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.693  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.246       ; 35         ; 0.246 ; 0.246 ;
;    Cell                ;        ; 2     ; 0.201       ; 29         ; 0.000 ; 0.201 ;
;    uTco                ;        ; 1     ; 0.246       ; 35         ; 0.246 ; 0.246 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                             ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]|clk                ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]                    ;
; 4.536   ; 0.693   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   4.089 ;   0.246 ; RR ; uTco   ; 1      ; FF_X61_Y37_N31      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]|q                  ;
;   4.290 ;   0.201 ; RR ; CELL   ; 1      ; FF_X61_Y37_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]~la_mlab/laboutb[0] ;
;   4.536 ;   0.246 ; RR ; IC     ; 1      ; FF_X60_Y37_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]|asdata                 ;
;   4.536 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N35     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N35     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.641   ; 0.174   ;    ; uTsu   ; 1      ; FF_X60_Y37_N35     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -0.884 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.539                                                                                                          ;
; Data Required Time              ; 3.655                                                                                                          ;
; Slack                           ; -0.884 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.696  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.249       ; 36         ; 0.249 ; 0.249 ;
;    Cell                ;        ; 2     ; 0.202       ; 29         ; 0.000 ; 0.202 ;
;    uTco                ;        ; 1     ; 0.245       ; 35         ; 0.245 ; 0.245 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                      ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                              ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                              ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                    ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28]|clk                 ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28]                     ;
; 4.539   ; 0.696   ;    ;        ;        ;                     ;            ; data path                                                                                                                          ;
;   4.088 ;   0.245 ; RR ; uTco   ; 1      ; FF_X61_Y37_N19      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28]|q                   ;
;   4.290 ;   0.202 ; RR ; CELL   ; 1      ; FF_X61_Y37_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28]~la_mlab/laboutt[12] ;
;   4.539 ;   0.249 ; RR ; IC     ; 1      ; FF_X60_Y37_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]|asdata                  ;
;   4.539 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]                         ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.655   ; 0.188   ;    ; uTsu   ; 1      ; FF_X60_Y37_N50     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -0.857 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.500                                                                                                          ;
; Data Required Time              ; 3.643                                                                                                          ;
; Slack                           ; -0.857 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.657  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.268       ; 41         ; 0.268 ; 0.268 ;
;    Cell                ;        ; 2     ; 0.152       ; 23         ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.237       ; 36         ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                             ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20]|clk                ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20]                    ;
; 4.500   ; 0.657   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   4.080 ;   0.237 ; RR ; uTco   ; 1      ; FF_X61_Y37_N34      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20]|q                  ;
;   4.232 ;   0.152 ; RR ; CELL   ; 1      ; FF_X61_Y37_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20]~la_mlab/laboutb[2] ;
;   4.500 ;   0.268 ; RR ; IC     ; 1      ; FF_X60_Y37_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]|asdata                 ;
;   4.500 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.643   ; 0.176   ;    ; uTsu   ; 1      ; FF_X60_Y37_N5      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -0.853 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.459                                                                                                          ;
; Data Required Time              ; 3.606                                                                                                          ;
; Slack                           ; -0.853 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.616  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.170       ; 28         ; 0.170 ; 0.170 ;
;    Cell                ;        ; 2     ; 0.200       ; 32         ; 0.000 ; 0.200 ;
;    uTco                ;        ; 1     ; 0.246       ; 40         ; 0.246 ; 0.246 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                      ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                              ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                              ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                    ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17]|clk                 ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17]                     ;
; 4.459   ; 0.616   ;    ;        ;        ;                     ;            ; data path                                                                                                                          ;
;   4.089 ;   0.246 ; RR ; uTco   ; 1      ; FF_X61_Y37_N53      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17]|q                   ;
;   4.289 ;   0.200 ; RR ; CELL   ; 1      ; FF_X61_Y37_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17]~la_mlab/laboutb[15] ;
;   4.459 ;   0.170 ; RR ; IC     ; 1      ; FF_X60_Y37_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]|d                       ;
;   4.459 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]                         ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N23     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N23     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.606   ; 0.139   ;    ; uTsu   ; 1      ; FF_X60_Y37_N23     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -0.833 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.472                                                                                                          ;
; Data Required Time              ; 3.639                                                                                                          ;
; Slack                           ; -0.833 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.629  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.175       ; 28         ; 0.175 ; 0.175 ;
;    Cell                ;        ; 2     ; 0.151       ; 24         ; 0.000 ; 0.151 ;
;    uTco                ;        ; 1     ; 0.303       ; 48         ; 0.303 ; 0.303 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                             ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16]|clk                ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16]                    ;
; 4.472   ; 0.629   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   4.146 ;   0.303 ; RR ; uTco   ; 1      ; FF_X61_Y37_N32      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16]|q                  ;
;   4.297 ;   0.151 ; RR ; CELL   ; 1      ; FF_X61_Y37_N32      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16]~la_mlab/laboutb[1] ;
;   4.472 ;   0.175 ; RR ; IC     ; 1      ; FF_X60_Y37_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]|asdata                 ;
;   4.472 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.639   ; 0.172   ;    ; uTsu   ; 1      ; FF_X60_Y37_N10     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -0.832 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.554                                                                                                          ;
; Data Required Time              ; 3.722                                                                                                          ;
; Slack                           ; -0.832 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.711  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.262       ; 37         ; 0.262 ; 0.262 ;
;    Cell                ;        ; 2     ; 0.203       ; 29         ; 0.000 ; 0.203 ;
;    uTco                ;        ; 1     ; 0.246       ; 35         ; 0.246 ; 0.246 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                      ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                              ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                              ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                    ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26]|clk                 ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26]                     ;
; 4.554   ; 0.711   ;    ;        ;        ;                     ;            ; data path                                                                                                                          ;
;   4.089 ;   0.246 ; RR ; uTco   ; 1      ; FF_X61_Y37_N49      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26]|q                   ;
;   4.292 ;   0.203 ; RR ; CELL   ; 1      ; FF_X61_Y37_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26]~la_mlab/laboutb[12] ;
;   4.554 ;   0.262 ; RR ; IC     ; 1      ; FF_X60_Y37_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]|d                       ;
;   4.554 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]                         ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.722   ; 0.255   ;    ; uTsu   ; 1      ; FF_X60_Y37_N7      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -0.831 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.554                                                                                                          ;
; Data Required Time              ; 3.723                                                                                                          ;
; Slack                           ; -0.831 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.711  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.263       ; 37         ; 0.263 ; 0.263 ;
;    Cell                ;        ; 2     ; 0.202       ; 28         ; 0.000 ; 0.202 ;
;    uTco                ;        ; 1     ; 0.246       ; 35         ; 0.246 ; 0.246 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                             ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18]|clk                ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18]                    ;
; 4.554   ; 0.711   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   4.089 ;   0.246 ; RR ; uTco   ; 1      ; FF_X61_Y37_N7       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18]|q                  ;
;   4.291 ;   0.202 ; RR ; CELL   ; 1      ; FF_X61_Y37_N7       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18]~la_mlab/laboutt[4] ;
;   4.554 ;   0.263 ; RR ; IC     ; 1      ; FF_X60_Y37_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]|d                      ;
;   4.554 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N55     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N55     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.723   ; 0.256   ;    ; uTsu   ; 1      ; FF_X60_Y37_N55     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -0.826 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]     ;
; Launch Clock                    ; clock                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                      ;
; Data Arrival Time               ; 4.555                                                                                                         ;
; Data Required Time              ; 3.729                                                                                                         ;
; Slack                           ; -0.826 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.712  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.262       ; 37         ; 0.262 ; 0.262 ;
;    Cell                ;        ; 2     ; 0.203       ; 29         ; 0.000 ; 0.203 ;
;    uTco                ;        ; 1     ; 0.247       ; 35         ; 0.247 ; 0.247 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                             ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]|clk                 ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]                     ;
; 4.555   ; 0.712   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   4.090 ;   0.247 ; RR ; uTco   ; 1      ; FF_X61_Y37_N25      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]|q                   ;
;   4.293 ;   0.203 ; RR ; CELL   ; 1      ; FF_X61_Y37_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]~la_mlab/laboutt[16] ;
;   4.555 ;   0.262 ; RR ; IC     ; 1      ; FF_X60_Y37_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]|d                       ;
;   4.555 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N11      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                 ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                       ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                         ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                        ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                       ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                             ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                             ;
; 3.729   ; 0.262   ;    ; uTsu   ; 1      ; FF_X60_Y37_N11     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -0.824 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.466                                                                                                          ;
; Data Required Time              ; 3.642                                                                                                          ;
; Slack                           ; -0.824 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.623  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.167       ; 27         ; 0.167 ; 0.167 ;
;    Cell                ;        ; 2     ; 0.153       ; 25         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.303       ; 49         ; 0.303 ; 0.303 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                      ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                              ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                              ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                    ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]|clk                 ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]                     ;
; 4.466   ; 0.623   ;    ;        ;        ;                     ;            ; data path                                                                                                                          ;
;   4.146 ;   0.303 ; RR ; uTco   ; 1      ; FF_X61_Y37_N50      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]|q                   ;
;   4.299 ;   0.153 ; RR ; CELL   ; 1      ; FF_X61_Y37_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]~la_mlab/laboutb[13] ;
;   4.466 ;   0.167 ; RR ; IC     ; 1      ; FF_X60_Y37_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]|asdata                  ;
;   4.466 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]                         ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.642   ; 0.175   ;    ; uTsu   ; 1      ; FF_X60_Y37_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -0.823 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.468                                                                                                          ;
; Data Required Time              ; 3.645                                                                                                          ;
; Slack                           ; -0.823 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.866 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.625  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.311       ; 86         ; 0.000 ; 2.787 ;
;    Cell                ;        ; 3     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.235       ; 38         ; 0.235 ; 0.235 ;
;    Cell                ;        ; 2     ; 0.153       ; 24         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.237       ; 38         ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                      ;
; 3.843   ; 3.843   ;    ;        ;        ;                     ;            ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                              ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                               ;
;   1.056 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                              ;
;   1.056 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                    ;
;   3.843 ;   2.787 ; RR ; IC     ; 1      ; FF_X61_Y37_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10]|clk                 ;
;   3.843 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10]                     ;
; 4.468   ; 0.625   ;    ;        ;        ;                     ;            ; data path                                                                                                                          ;
;   4.080 ;   0.237 ; RR ; uTco   ; 1      ; FF_X61_Y37_N16      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10]|q                   ;
;   4.233 ;   0.153 ; RR ; CELL   ; 1      ; FF_X61_Y37_N16      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10]~la_mlab/laboutt[10] ;
;   4.468 ;   0.235 ; RR ; IC     ; 1      ; FF_X60_Y37_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]|asdata                  ;
;   4.468 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]                         ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.477   ; 2.977   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X60_Y37_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y37_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]     ;
; 3.467   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.645   ; 0.178   ;    ; uTsu   ; 1      ; FF_X60_Y37_N56     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (3 violated).  Worst case slack is -0.030 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.030 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ; clock        ; clock2x     ; 0.000        ; -0.063     ; 0.369      ; Slow 900mV -40C Model           ;
; -0.019 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]        ; clock        ; clock2x     ; 0.000        ; -0.063     ; 0.383      ; Slow 900mV -40C Model           ;
; -0.017 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]        ; clock        ; clock2x     ; 0.000        ; -0.064     ; 0.416      ; Slow 900mV -40C Model           ;
; 0.002  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]        ; clock        ; clock2x     ; 0.000        ; -0.046     ; 0.474      ; Slow 900mV -40C Model           ;
; 0.015  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]        ; clock        ; clock2x     ; 0.000        ; -0.064     ; 0.413      ; Slow 900mV -40C Model           ;
; 0.017  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]        ; clock        ; clock2x     ; 0.000        ; -0.045     ; 0.466      ; Slow 900mV -40C Model           ;
; 0.022  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]             ; clock        ; clock2x     ; 0.000        ; -0.058     ; 0.424      ; Slow 900mV -40C Model           ;
; 0.023  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26] ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.023  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][7]   ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]  ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.024  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]        ; clock        ; clock2x     ; 0.000        ; -0.046     ; 0.484      ; Slow 900mV -40C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is -0.030 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 3.794                                                                                                          ;
; Data Required Time              ; 3.824                                                                                                          ;
; Slack                           ; -0.030 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.369  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.960       ; 86         ; 0.000 ; 2.567 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.114       ; 31         ; 0.114 ; 0.114 ;
;    Cell                ;        ; 2     ; 0.059       ; 16         ; 0.000 ; 0.059 ;
;    uTco                ;        ; 1     ; 0.196       ; 53         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.801       ; 83         ; 0.000 ; 2.243 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.425   ; 3.425   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                             ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.425 ;   2.567 ; RR ; IC     ; 1      ; FF_X61_Y37_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]|clk                ;
;   3.425 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y37_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]                    ;
; 3.794   ; 0.369   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.621 ;   0.196 ; FF ; uTco   ; 1      ; FF_X61_Y37_N10      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]|q                  ;
;   3.680 ;   0.059 ; FF ; CELL   ; 1      ; FF_X61_Y37_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]~la_mlab/laboutt[6] ;
;   3.794 ;   0.114 ; FF ; IC     ; 1      ; FF_X62_Y37_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]|d                      ;
;   3.794 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y37_N19      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.362   ; 3.362   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                        ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.362 ;   2.243 ; RR ; IC     ; 1      ; FF_X62_Y37_N19     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]|clk ;
;   3.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y37_N19     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ;
; 3.372   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.824   ; 0.452   ;    ; uTh    ; 1      ; FF_X62_Y37_N19     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is -0.019 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 3.808                                                                                                       ;
; Data Required Time              ; 3.827                                                                                                       ;
; Slack                           ; -0.019 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.383  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.960       ; 86         ; 0.000 ; 2.567 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.124       ; 32         ; 0.124 ; 0.124 ;
;    Cell                ;        ; 2     ; 0.059       ; 15         ; 0.000 ; 0.059 ;
;    uTco                ;        ; 1     ; 0.200       ; 52         ; 0.200 ; 0.200 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.801       ; 83         ; 0.000 ; 2.243 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                 ;
; 3.425   ; 3.425   ;    ;        ;        ;                     ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                         ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                         ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                               ;
;   3.425 ;   2.567 ; RR ; IC     ; 1      ; FF_X60_Y36_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]|clk               ;
;   3.425 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y36_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]                   ;
; 3.808   ; 0.383   ;    ;        ;        ;                     ;            ; data path                                                                                                                     ;
;   3.625 ;   0.200 ; FF ; uTco   ; 1      ; FF_X60_Y36_N14      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]|q                 ;
;   3.684 ;   0.059 ; FF ; CELL   ; 1      ; FF_X60_Y36_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]~la_lab/laboutt[9] ;
;   3.808 ;   0.124 ; FF ; IC     ; 1      ; FF_X59_Y36_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|d                     ;
;   3.808 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y36_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.362   ; 3.362   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                     ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.362 ;   2.243 ; RR ; IC     ; 1      ; FF_X59_Y36_N2      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]|clk ;
;   3.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y36_N2      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]     ;
; 3.372   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.827   ; 0.455   ;    ; uTh    ; 1      ; FF_X59_Y36_N2      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is -0.017 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 3.842                                                                                                       ;
; Data Required Time              ; 3.859                                                                                                       ;
; Slack                           ; -0.017 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.961       ; 86         ; 0.000 ; 2.568 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.120       ; 29         ; 0.120 ; 0.120 ;
;    Cell                ;        ; 4     ; 0.092       ; 22         ; 0.000 ; 0.059 ;
;    uTco                ;        ; 1     ; 0.204       ; 49         ; 0.204 ; 0.204 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.801       ; 83         ; 0.000 ; 2.243 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                 ;
; 3.426   ; 3.426   ;    ;        ;        ;                     ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                         ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                         ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                               ;
;   3.426 ;   2.568 ; RR ; IC     ; 1      ; FF_X62_Y36_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]|clk               ;
;   3.426 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y36_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]                   ;
; 3.842   ; 0.416   ;    ;        ;        ;                     ;            ; data path                                                                                                                     ;
;   3.630 ;   0.204 ; FF ; uTco   ; 1      ; FF_X62_Y36_N34      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]|q                 ;
;   3.689 ;   0.059 ; FF ; CELL   ; 1      ; FF_X62_Y36_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]~la_lab/laboutb[2] ;
;   3.809 ;   0.120 ; FF ; IC     ; 1      ; LABCELL_X62_Y36_N36 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~0|dataf                           ;
;   3.842 ;   0.033 ; FF ; CELL   ; 1      ; LABCELL_X62_Y36_N36 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~0|combout                         ;
;   3.842 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y36_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]|d                     ;
;   3.842 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y36_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.362   ; 3.362   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                     ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.362 ;   2.243 ; RR ; IC     ; 1      ; FF_X62_Y36_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]|clk ;
;   3.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y36_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
; 3.372   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.859   ; 0.487   ;    ; uTh    ; 1      ; FF_X62_Y36_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.002 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 3.890                                                                                                       ;
; Data Required Time              ; 3.888                                                                                                       ;
; Slack                           ; 0.002                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.474  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.951       ; 86         ; 0.000 ; 2.558 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.143       ; 30         ; 0.143 ; 0.143 ;
;    Cell                ;        ; 4     ; 0.132       ; 28         ; 0.000 ; 0.099 ;
;    uTco                ;        ; 1     ; 0.199       ; 42         ; 0.199 ; 0.199 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.809       ; 83         ; 0.000 ; 2.251 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                  ;
; 3.416   ; 3.416   ;    ;        ;        ;                      ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                          ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                          ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                ;
;   3.416 ;   2.558 ; RR ; IC     ; 1      ; FF_X62_Y39_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]|clk                ;
;   3.416 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y39_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]                    ;
; 3.890   ; 0.474   ;    ;        ;        ;                      ;            ; data path                                                                                                                      ;
;   3.615 ;   0.199 ; FF ; uTco   ; 1      ; FF_X62_Y39_N29       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]|q                  ;
;   3.714 ;   0.099 ; FF ; CELL   ; 1      ; FF_X62_Y39_N29       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]~la_lab/laboutt[19] ;
;   3.857 ;   0.143 ; FF ; IC     ; 1      ; MLABCELL_X61_Y39_N33 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~2|dataf                            ;
;   3.890 ;   0.033 ; FF ; CELL   ; 1      ; MLABCELL_X61_Y39_N33 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~2|combout                          ;
;   3.890 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y39_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]|d                      ;
;   3.890 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y39_N35       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]                        ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.370   ; 3.370   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                     ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.370 ;   2.251 ; RR ; IC     ; 1      ; FF_X61_Y39_N35     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]|clk ;
;   3.370 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y39_N35     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]     ;
; 3.380   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.888   ; 0.508   ;    ; uTh    ; 1      ; FF_X61_Y39_N35     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.015 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 3.839                                                                                                       ;
; Data Required Time              ; 3.824                                                                                                       ;
; Slack                           ; 0.015                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.413  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.961       ; 86         ; 0.000 ; 2.568 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.154       ; 37         ; 0.154 ; 0.154 ;
;    Cell                ;        ; 2     ; 0.059       ; 14         ; 0.000 ; 0.059 ;
;    uTco                ;        ; 1     ; 0.200       ; 48         ; 0.200 ; 0.200 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.801       ; 83         ; 0.000 ; 2.243 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                 ;
; 3.426   ; 3.426   ;    ;        ;        ;                     ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                         ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                         ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                               ;
;   3.426 ;   2.568 ; RR ; IC     ; 1      ; FF_X62_Y37_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]|clk               ;
;   3.426 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y37_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]                   ;
; 3.839   ; 0.413   ;    ;        ;        ;                     ;            ; data path                                                                                                                     ;
;   3.626 ;   0.200 ; FF ; uTco   ; 1      ; FF_X62_Y37_N8       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]|q                 ;
;   3.685 ;   0.059 ; FF ; CELL   ; 1      ; FF_X62_Y37_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]~la_lab/laboutt[5] ;
;   3.839 ;   0.154 ; FF ; IC     ; 1      ; FF_X62_Y37_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]|d                     ;
;   3.839 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y37_N41      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.362   ; 3.362   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                     ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.362 ;   2.243 ; RR ; IC     ; 1      ; FF_X62_Y37_N41     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]|clk ;
;   3.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y37_N41     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]     ;
; 3.372   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.824   ; 0.452   ;    ; uTh    ; 1      ; FF_X62_Y37_N41     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.017 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 3.882                                                                                                       ;
; Data Required Time              ; 3.865                                                                                                       ;
; Slack                           ; 0.017                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.045 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.466  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.951       ; 86         ; 0.000 ; 2.558 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.117       ; 25         ; 0.117 ; 0.117 ;
;    Cell                ;        ; 4     ; 0.147       ; 32         ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.202       ; 43         ; 0.202 ; 0.202 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.810       ; 83         ; 0.000 ; 2.252 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                  ;
; 3.416   ; 3.416   ;    ;        ;        ;                     ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                          ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                            ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                           ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                          ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                ;
;   3.416 ;   2.558 ; RR ; IC     ; 1      ; FF_X62_Y39_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]|clk                ;
;   3.416 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y39_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]                    ;
; 3.882   ; 0.466   ;    ;        ;        ;                     ;            ; data path                                                                                                                      ;
;   3.618 ;   0.202 ; FF ; uTco   ; 1      ; FF_X62_Y39_N26      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]|q                  ;
;   3.677 ;   0.059 ; FF ; CELL   ; 1      ; FF_X62_Y39_N26      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]~la_lab/laboutt[17] ;
;   3.794 ;   0.117 ; FF ; IC     ; 1      ; LABCELL_X62_Y39_N0  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~1|datae                            ;
;   3.882 ;   0.088 ; FF ; CELL   ; 1      ; LABCELL_X62_Y39_N0  ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~1|combout                          ;
;   3.882 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]|d                      ;
;   3.882 ;   0.000 ; FF ; CELL   ; 1      ; FF_X62_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.371   ; 3.371   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                     ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.371 ;   2.252 ; RR ; IC     ; 1      ; FF_X62_Y39_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]|clk ;
;   3.371 ;   0.000 ; RR ; CELL   ; 1      ; FF_X62_Y39_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
; 3.381   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.865   ; 0.484   ;    ; uTh    ; 1      ; FF_X62_Y39_N1      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.022 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
; Launch Clock                    ; clock                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; 3.844                                                                                                  ;
; Data Required Time              ; 3.822                                                                                                  ;
; Slack                           ; 0.022                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.058 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.424  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.955       ; 86         ; 0.000 ; 2.562 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.127       ; 30         ; 0.127 ; 0.127 ;
;    Cell                ;        ; 2     ; 0.097       ; 23         ; 0.000 ; 0.097 ;
;    uTco                ;        ; 1     ; 0.200       ; 47         ; 0.200 ; 0.200 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.801       ; 83         ; 0.000 ; 2.243 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                            ;
; 3.420   ; 3.420   ;    ;        ;        ;                     ;            ; clock path                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                    ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                      ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                     ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                    ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                          ;
;   3.420 ;   2.562 ; RR ; IC     ; 1      ; FF_X56_Y34_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]|clk               ;
;   3.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y34_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]                   ;
; 3.844   ; 0.424   ;    ;        ;        ;                     ;            ; data path                                                                                                                ;
;   3.620 ;   0.200 ; FF ; uTco   ; 1      ; FF_X56_Y34_N31      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]|q                 ;
;   3.717 ;   0.097 ; FF ; CELL   ; 1      ; FF_X56_Y34_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]~la_lab/laboutb[0] ;
;   3.844 ;   0.127 ; FF ; IC     ; 1      ; FF_X57_Y34_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|d                     ;
;   3.844 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y34_N13      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 3.362   ; 3.362   ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   3.362 ;   2.243 ; RR ; IC     ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
; 3.372   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                      ;
; 3.822   ; 0.450   ;    ; uTh    ; 1      ; FF_X57_Y34_N13     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 1.831                                                                                                          ;
; Data Required Time              ; 1.808                                                                                                          ;
; Slack                           ; 0.023                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.368       ; 87         ; 0.000 ; 1.189 ;
;    Cell                ;       ; 3     ; 0.210       ; 13         ; 0.000 ; 0.210 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.535       ; 86         ; 0.000 ; 1.286 ;
;    Cell                ;       ; 3     ; 0.244       ; 14         ; 0.000 ; 0.244 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 1.578   ; 1.578   ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                           ;
;   0.179 ;   0.179 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.389 ;   0.210 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.389 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.389 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                 ;
;   1.578 ;   1.189 ; RR ; IC     ; 1      ; FF_X59_Y37_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]|clk ;
;   1.578 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y37_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]     ;
; 1.831   ; 0.253   ;    ;        ;        ;                    ;            ; data path                                                                                                         ;
;   1.675 ;   0.097 ; FF ; uTco   ; 2      ; FF_X59_Y37_N7      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]|q   ;
;   1.831 ;   0.156 ; FF ; CELL   ; 1      ; FF_X59_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]|d  ;
;   1.831 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]    ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 1.578   ; 1.578    ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                            ;
;   0.249 ;   0.249  ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.493 ;   0.244  ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.493 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.493 ;   0.000  ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                  ;
;   1.779 ;   1.286  ; RR ; IC     ; 1      ; FF_X59_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]|clk ;
;   1.779 ;   0.000  ; RR ; CELL   ; 1      ; FF_X59_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]     ;
;   1.578 ;   -0.201 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 1.578   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                  ;
; 1.808   ; 0.230    ;    ; uTh    ; 1      ; FF_X59_Y37_N8      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.023 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][7]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7] ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                      ;
; Data Arrival Time               ; 1.826                                                                                                         ;
; Data Required Time              ; 1.803                                                                                                         ;
; Slack                           ; 0.023                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.363       ; 87         ; 0.000 ; 1.184 ;
;    Cell                ;       ; 3     ; 0.210       ; 13         ; 0.000 ; 0.210 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.529       ; 86         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.244       ; 14         ; 0.000 ; 0.244 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                    ;
; 1.573   ; 1.573   ;    ;        ;        ;                    ;            ; clock path                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                          ;
;   0.179 ;   0.179 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                            ;
;   0.389 ;   0.210 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                           ;
;   0.389 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                          ;
;   0.389 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                ;
;   1.573 ;   1.184 ; RR ; IC     ; 1      ; FF_X57_Y37_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][7]|clk ;
;   1.573 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y37_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][7]     ;
; 1.826   ; 0.253   ;    ;        ;        ;                    ;            ; data path                                                                                                        ;
;   1.670 ;   0.097 ; FF ; uTco   ; 2      ; FF_X57_Y37_N7      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][7]|q   ;
;   1.826 ;   0.156 ; FF ; CELL   ; 1      ; FF_X57_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]|d  ;
;   1.826 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]    ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                              ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                           ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                     ;
; 1.573   ; 1.573    ;    ;        ;        ;                    ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                           ;
;   0.249 ;   0.249  ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                             ;
;   0.493 ;   0.244  ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                            ;
;   0.493 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                           ;
;   0.493 ;   0.000  ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                 ;
;   1.773 ;   1.280  ; RR ; IC     ; 1      ; FF_X57_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]|clk ;
;   1.773 ;   0.000  ; RR ; CELL   ; 1      ; FF_X57_Y37_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]     ;
;   1.573 ;   -0.200 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                           ;
; 1.573   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                 ;
; 1.803   ; 0.230    ;    ; uTh    ; 1      ; FF_X57_Y37_N8      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.024 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 3.900                                                                                                       ;
; Data Required Time              ; 3.876                                                                                                       ;
; Slack                           ; 0.024                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.484  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.951       ; 86         ; 0.000 ; 2.558 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.137       ; 28         ; 0.137 ; 0.137 ;
;    Cell                ;        ; 4     ; 0.136       ; 28         ; 0.000 ; 0.102 ;
;    uTco                ;        ; 1     ; 0.211       ; 44         ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.809       ; 83         ; 0.000 ; 2.251 ;
;    Cell                ;        ; 3     ; 0.561       ; 17         ; 0.000 ; 0.561 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                   ;
; 3.416   ; 3.416   ;    ;        ;        ;                      ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                           ;
;   0.393 ;   0.393 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   0.858 ;   0.465 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   0.858 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                           ;
;   0.858 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                 ;
;   3.416 ;   2.558 ; RR ; IC     ; 1      ; FF_X61_Y39_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]|clk                 ;
;   3.416 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y39_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]                     ;
; 3.900   ; 0.484   ;    ;        ;        ;                      ;            ; data path                                                                                                                       ;
;   3.627 ;   0.211 ; FF ; uTco   ; 1      ; FF_X61_Y39_N49       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]|q                   ;
;   3.729 ;   0.102 ; FF ; CELL   ; 1      ; FF_X61_Y39_N49       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]~la_mlab/laboutb[12] ;
;   3.866 ;   0.137 ; FF ; IC     ; 1      ; MLABCELL_X61_Y39_N36 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~4|dataf                             ;
;   3.900 ;   0.034 ; FF ; CELL   ; 1      ; MLABCELL_X61_Y39_N36 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i887~4|combout                           ;
;   3.900 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y39_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]|d                       ;
;   3.900 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y39_N38       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                         ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.370   ; 3.370   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                     ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.370 ;   2.251 ; RR ; IC     ; 1      ; FF_X61_Y39_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]|clk ;
;   3.370 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y39_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
; 3.380   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.876   ; 0.496   ;    ; uTh    ; 1      ; FF_X61_Y39_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.013 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.013 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.013 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.014 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.016 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.268      ; Fast 900mV -40C Model           ;
; 0.017 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.001      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.017 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.268      ; Fast 900mV -40C Model           ;
; 0.017 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.017 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.268      ; Fast 900mV -40C Model           ;
; 0.018 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.018 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; clock        ; clock       ; 0.000        ; 0.001      ; 0.252      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.013 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0] ;
; Launch Clock                    ; clock                                                                                                   ;
; Latch Clock                     ; clock                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                ;
; Data Arrival Time               ; 2.177                                                                                                   ;
; Data Required Time              ; 2.164                                                                                                   ;
; Slack                           ; 0.013                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.693       ; 88         ; 0.000 ; 1.510 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.884       ; 88         ; 0.000 ; 1.631 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                            ;
; 1.913   ; 1.913   ;    ;        ;        ;                     ;            ; clock path                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                    ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                      ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                     ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                    ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                          ;
;   1.913 ;   1.510 ; RR ; IC     ; 1      ; FF_X65_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]|clk              ;
;   1.913 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                  ;
; 2.177   ; 0.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                ;
;   2.024 ;   0.111 ; FF ; uTco   ; 2      ; FF_X65_Y39_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]|q                ;
;   2.024 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y39_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|stall_and_valid_q[0]~0|datae   ;
;   2.177 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y39_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|stall_and_valid_q[0]~0|combout ;
;   2.177 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]|d                ;
;   2.177 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                               ;
; 1.914   ; 1.914    ;    ;        ;        ;                     ;            ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                       ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                         ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                        ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                       ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                             ;
;   2.139 ;   1.631  ; RR ; IC     ; 1      ; FF_X65_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]|clk ;
;   2.139 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y39_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]     ;
;   1.914 ;   -0.225 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                     ;
; 2.164   ; 0.250    ;    ; uTh    ; 1      ; FF_X65_Y39_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_valid_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.013 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.177                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.164                                                                                                                                                                                                                            ;
; Slack                           ; 0.013                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.693       ; 88         ; 0.000 ; 1.510 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 58         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.884       ; 88         ; 0.000 ; 1.631 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                              ;
; 1.913   ; 1.913   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                      ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                        ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                       ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                      ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                            ;
;   1.913 ;   1.510 ; RR ; IC     ; 1      ; FF_X65_Y39_N7       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]|clk       ;
;   1.913 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y39_N7       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]           ;
; 2.177   ; 0.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                  ;
;   2.023 ;   0.110 ; FF ; uTco   ; 2      ; FF_X65_Y39_N7       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]|q         ;
;   2.023 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y39_N6 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]~0|datad   ;
;   2.177 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y39_N6 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]~0|combout ;
;   2.177 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y39_N7       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]|d         ;
;   2.177 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y39_N7       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]           ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                        ;
; 1.914   ; 1.914    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                  ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                      ;
;   2.139 ;   1.631  ; RR ; IC     ; 1      ; FF_X65_Y39_N7       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]|clk ;
;   2.139 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y39_N7       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]     ;
;   1.914 ;   -0.225 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                              ;
; 2.164   ; 0.250    ;    ; uTh    ; 1      ; FF_X65_Y39_N7       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|wptr_copy[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.014 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out ;
; Launch Clock                    ; clock                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                             ;
; Data Arrival Time               ; 2.148                                                                                                                                                                                ;
; Data Required Time              ; 2.134                                                                                                                                                                                ;
; Slack                           ; 0.014                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.664       ; 88         ; 0.000 ; 1.481 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.852       ; 88         ; 0.000 ; 1.599 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 1.884   ; 1.884   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                    ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                    ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                          ;
;   1.884 ;   1.481 ; RR ; IC     ; 1      ; FF_X55_Y29_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out|clk ;
;   1.884 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y29_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out     ;
; 2.148   ; 0.264   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   1.995 ;   0.111 ; FF ; uTco   ; 2      ; FF_X55_Y29_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out|q   ;
;   1.995 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X55_Y29_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|i62~0|datae   ;
;   2.148 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X55_Y29_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|i62~0|combout ;
;   2.148 ;   0.000 ; FF ; CELL   ; 1      ; FF_X55_Y29_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out|d   ;
;   2.148 ;   0.000 ; FF ; CELL   ; 1      ; FF_X55_Y29_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 1.884   ; 1.884    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                    ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                    ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                          ;
;   2.107 ;   1.599  ; RR ; IC     ; 1      ; FF_X55_Y29_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out|clk ;
;   2.107 ;   0.000  ; RR ; CELL   ; 1      ; FF_X55_Y29_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out     ;
;   1.884 ;   -0.223 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                  ;
; 2.134   ; 0.250    ;    ; uTh    ; 1      ; FF_X55_Y29_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|valid_out     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.016 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.169                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.268 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.681       ; 88         ; 0.000 ; 1.498 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.157       ; 59         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.870       ; 88         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 1.901   ; 1.901   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   1.901 ;   1.498 ; RR ; IC     ; 1      ; FF_X48_Y34_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]|clk ;
;   1.901 ;   0.000 ; RR ; CELL   ; 1      ; FF_X48_Y34_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]     ;
; 2.169   ; 0.268   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.012 ;   0.111 ; FF ; uTco   ; 1      ; FF_X48_Y34_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]|q   ;
;   2.012 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X48_Y34_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[64]~19|datae     ;
;   2.169 ;   0.157 ; FF ; CELL   ; 2      ; MLABCELL_X48_Y34_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[64]~19|combout   ;
;   2.169 ;   0.000 ; FF ; CELL   ; 1      ; FF_X48_Y34_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]|d   ;
;   2.169 ;   0.000 ; FF ; CELL   ; 1      ; FF_X48_Y34_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 1.901   ; 1.901    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.125 ;   1.617  ; RR ; IC     ; 1      ; FF_X48_Y34_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]|clk ;
;   2.125 ;   0.000  ; RR ; CELL   ; 1      ; FF_X48_Y34_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]     ;
;   1.901 ;   -0.224 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
; 2.153   ; 0.252    ;    ; uTh    ; 1      ; FF_X48_Y34_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[81]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.017 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0] ;
; Launch Clock                    ; clock                                                                                                 ;
; Latch Clock                     ; clock                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 2.177                                                                                                 ;
; Data Required Time              ; 2.160                                                                                                 ;
; Slack                           ; 0.017                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.693       ; 88         ; 0.000 ; 1.510 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.158       ; 60         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.884       ; 88         ; 0.000 ; 1.631 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                               ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                         ;
; 1.913   ; 1.913   ;    ;        ;        ;                      ;            ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                 ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                   ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                  ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                 ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                       ;
;   1.913 ;   1.510 ; RR ; IC     ; 1      ; FF_X65_Y39_N32       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]|clk             ;
;   1.913 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y39_N32       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]                 ;
; 2.177   ; 0.264   ;    ;        ;        ;                      ;            ; data path                                                                                                             ;
;   2.019 ;   0.106 ; FF ; uTco   ; 1      ; FF_X65_Y39_N32       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]|q               ;
;   2.019 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y39_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|data_mux_0_x_q[0]~0|datad   ;
;   2.177 ;   0.158 ; FF ; CELL   ; 2      ; MLABCELL_X65_Y39_N30 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|data_mux_0_x_q[0]~0|combout ;
;   2.177 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y39_N32       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]|d               ;
;   2.177 ;   0.000 ; FF ; CELL   ; 1      ; FF_X65_Y39_N32       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]                 ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                             ;
; 1.914   ; 1.914    ;    ;        ;        ;                     ;            ; clock path                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                     ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                       ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                      ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                     ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                           ;
;   2.139 ;   1.631  ; RR ; IC     ; 1      ; FF_X65_Y39_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]|clk ;
;   2.139 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y39_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]     ;
;   1.914 ;   -0.225 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                   ;
; 2.160   ; 0.246    ;    ; uTh    ; 1      ; FF_X65_Y39_N32      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x|sr_0_x_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.170                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.268 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.682       ; 88         ; 0.000 ; 1.499 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.157       ; 59         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.872       ; 88         ; 0.000 ; 1.619 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 1.902   ; 1.902   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   1.902 ;   1.499 ; RR ; IC     ; 1      ; FF_X47_Y32_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]|clk ;
;   1.902 ;   0.000 ; RR ; CELL   ; 1      ; FF_X47_Y32_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]     ;
; 2.170   ; 0.268   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.013 ;   0.111 ; FF ; uTco   ; 1      ; FF_X47_Y32_N14       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]|q   ;
;   2.013 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X47_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[64]~20|datae     ;
;   2.170 ;   0.157 ; FF ; CELL   ; 2      ; MLABCELL_X47_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[64]~20|combout   ;
;   2.170 ;   0.000 ; FF ; CELL   ; 1      ; FF_X47_Y32_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]|d   ;
;   2.170 ;   0.000 ; FF ; CELL   ; 1      ; FF_X47_Y32_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]     ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 1.902   ; 1.902    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.127 ;   1.619  ; RR ; IC     ; 1      ; FF_X47_Y32_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]|clk ;
;   2.127 ;   0.000  ; RR ; CELL   ; 1      ; FF_X47_Y32_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]     ;
;   1.902 ;   -0.225 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
; 2.153   ; 0.251    ;    ; uTh    ; 1      ; FF_X47_Y32_N14      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.170                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.153                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.681       ; 88         ; 0.000 ; 1.498 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.158       ; 59         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.870       ; 88         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 1.901   ; 1.901   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   1.901 ;   1.498 ; RR ; IC     ; 1      ; FF_X48_Y33_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]|clk ;
;   1.901 ;   0.000 ; RR ; CELL   ; 1      ; FF_X48_Y33_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]     ;
; 2.170   ; 0.269   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.012 ;   0.111 ; FF ; uTco   ; 1      ; FF_X48_Y33_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]|q   ;
;   2.012 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X48_Y33_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[64]~12|datad     ;
;   2.170 ;   0.158 ; FF ; CELL   ; 2      ; MLABCELL_X48_Y33_N0 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[64]~12|combout   ;
;   2.170 ;   0.000 ; FF ; CELL   ; 1      ; FF_X48_Y33_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]|d   ;
;   2.170 ;   0.000 ; FF ; CELL   ; 1      ; FF_X48_Y33_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 1.901   ; 1.901    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                              ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                    ;
;   2.125 ;   1.617  ; RR ; IC     ; 1      ; FF_X48_Y33_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]|clk ;
;   2.125 ;   0.000  ; RR ; CELL   ; 1      ; FF_X48_Y33_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]     ;
;   1.901 ;   -0.224 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                            ;
; 2.153   ; 0.252    ;    ; uTh    ; 1      ; FF_X48_Y33_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.017 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.172                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.155                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.268 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.684       ; 88         ; 0.000 ; 1.501 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.157       ; 59         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.874       ; 88         ; 0.000 ; 1.621 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 1.904   ; 1.904   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   1.904 ;   1.501 ; RR ; IC     ; 1      ; FF_X44_Y34_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]|clk ;
;   1.904 ;   0.000 ; RR ; CELL   ; 1      ; FF_X44_Y34_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]     ;
; 2.172   ; 0.268   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   2.015 ;   0.111 ; FF ; uTco   ; 1      ; FF_X44_Y34_N14       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]|q   ;
;   2.015 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X44_Y34_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~0|datae      ;
;   2.172 ;   0.157 ; FF ; CELL   ; 2      ; MLABCELL_X44_Y34_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~0|combout    ;
;   2.172 ;   0.000 ; FF ; CELL   ; 1      ; FF_X44_Y34_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]|d   ;
;   2.172 ;   0.000 ; FF ; CELL   ; 1      ; FF_X44_Y34_N14       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]     ;
+---------+---------+----+--------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 1.904   ; 1.904    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   2.129 ;   1.621  ; RR ; IC     ; 1      ; FF_X44_Y34_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]|clk ;
;   2.129 ;   0.000  ; RR ; CELL   ; 1      ; FF_X44_Y34_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]     ;
;   1.904 ;   -0.225 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                           ;
; 2.155   ; 0.251    ;    ; uTh    ; 1      ; FF_X44_Y34_N14      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.018 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.145                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.127                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.018                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.673       ; 88         ; 0.000 ; 1.490 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 61         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.862       ; 88         ; 0.000 ; 1.609 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                       ;
; 1.893   ; 1.893   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   1.893 ;   1.490 ; RR ; IC     ; 1      ; FF_X50_Y19_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|clk ;
;   1.893 ;   0.000 ; RR ; CELL   ; 1      ; FF_X50_Y19_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
; 2.145   ; 0.252   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                           ;
;   1.992 ;   0.099 ; FF ; uTco   ; 2      ; FF_X50_Y19_N37       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|q   ;
;   1.992 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X50_Y19_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|i10|datae           ;
;   2.145 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X50_Y19_N36 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|i10|combout         ;
;   2.145 ;   0.000 ; FF ; CELL   ; 1      ; FF_X50_Y19_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|d   ;
;   2.145 ;   0.000 ; FF ; CELL   ; 1      ; FF_X50_Y19_N37       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
+---------+---------+----+--------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                       ;
; 1.893   ; 1.893    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                               ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   2.117 ;   1.609  ; RR ; IC     ; 1      ; FF_X50_Y19_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|clk ;
;   2.117 ;   0.000  ; RR ; CELL   ; 1      ; FF_X50_Y19_N37      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
;   1.893 ;   -0.224 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 2.127   ; 0.234    ;    ; uTh    ; 1      ; FF_X50_Y19_N37      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.018 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.126                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.108                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.018                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.654       ; 88         ; 0.000 ; 1.471 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 61         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.842       ; 88         ; 0.000 ; 1.589 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.874   ; 1.874   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.874 ;   1.471 ; RR ; IC     ; 1      ; FF_X61_Y43_N49       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   1.874 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y43_N49       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
; 2.126   ; 0.252   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.973 ;   0.099 ; FF ; uTco   ; 2      ; FF_X61_Y43_N49       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|q   ;
;   1.973 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X61_Y43_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i75~0|datae           ;
;   2.126 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X61_Y43_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i75~0|combout         ;
;   2.126 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y43_N49       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|d   ;
;   2.126 ;   0.000 ; FF ; CELL   ; 1      ; FF_X61_Y43_N49       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+---------+----+--------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.875   ; 1.875    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.097 ;   1.589  ; RR ; IC     ; 1      ; FF_X61_Y43_N49      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.097 ;   0.000  ; RR ; CELL   ; 1      ; FF_X61_Y43_N49      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   1.875 ;   -0.222 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.108   ; 0.233    ;    ; uTh    ; 1      ; FF_X61_Y43_N49      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 4 recovery paths (4 violated).  Worst case slack is -1.168 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.168 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.500        ; -0.847     ; 0.630      ; Slow 900mV -40C Model           ;
; -1.134 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.500        ; -0.847     ; 0.630      ; Slow 900mV -40C Model           ;
; -1.130 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.500        ; -0.847     ; 0.630      ; Slow 900mV -40C Model           ;
; -0.431 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.500        ; -0.119     ; 0.679      ; Slow 900mV -40C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -1.168 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 4.503                                                                                                                                                  ;
; Data Required Time              ; 3.335                                                                                                                                                  ;
; Slack                           ; -1.168 (VIOLATED)                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.847 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.630  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.341       ; 86         ; 0.524 ; 2.817 ;
;    Cell                ;        ; 2     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.213       ; 34         ; 0.000 ; 0.213 ;
;    Cell                ;        ; 3     ; 0.181       ; 29         ; 0.000 ; 0.181 ;
;    uTco                ;        ; 1     ; 0.236       ; 37         ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.534       ; 84         ; 0.000 ; 2.113 ;
;    Cell                ;        ; 3     ; 0.492       ; 16         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                               ;
; 3.873   ; 3.873   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                       ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   3.873 ;   2.817 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   3.873 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 4.503   ; 0.630   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                   ;
;   4.109 ;   0.236 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   4.290 ;   0.181 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                           ;
;   4.290 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   4.290 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                            ;
;   4.503 ;   0.213 ; RR ; IC     ; 1      ; FF_X56_Y31_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   4.503 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                            ;
; 3.526   ; 3.026   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                 ;
;   0.500 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                             ;
;   0.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                    ;
;   0.921 ;   0.421 ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   1.413 ;   0.492 ; RR ; CELL ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   1.413 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   1.413 ;   0.000 ; RR ; CELL ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                          ;
;   3.526 ;   2.113 ; RR ; IC   ; 1      ; FF_X56_Y31_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.526 ;   0.000 ; RR ; CELL ; 1      ; FF_X56_Y31_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 3.516   ; -0.010  ;    ;      ;        ;                    ;            ; clock uncertainty                                                                                                                                          ;
; 3.335   ; -0.181  ;    ; uTsu ; 1      ; FF_X56_Y31_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -1.134 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 4.503                                                                                                                                                     ;
; Data Required Time              ; 3.369                                                                                                                                                     ;
; Slack                           ; -1.134 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.847 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.630  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.341       ; 86         ; 0.524 ; 2.817 ;
;    Cell                ;        ; 2     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.213       ; 34         ; 0.000 ; 0.213 ;
;    Cell                ;        ; 3     ; 0.181       ; 29         ; 0.000 ; 0.181 ;
;    uTco                ;        ; 1     ; 0.236       ; 37         ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.534       ; 84         ; 0.000 ; 2.113 ;
;    Cell                ;        ; 3     ; 0.492       ; 16         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 3.873   ; 3.873   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                          ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.873 ;   2.817 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.873 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 4.503   ; 0.630   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   4.109 ;   0.236 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   4.290 ;   0.181 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                              ;
;   4.290 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   4.290 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.503 ;   0.213 ; RR ; IC     ; 1      ; FF_X56_Y31_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   4.503 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 3.526   ; 3.026   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                       ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.526 ;   2.113 ; RR ; IC     ; 1      ; FF_X56_Y31_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 3.516   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 3.369   ; -0.147  ;    ; uTsu   ; 1      ; FF_X56_Y31_N34     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -1.130 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 4.503                                                                                                                                                     ;
; Data Required Time              ; 3.373                                                                                                                                                     ;
; Slack                           ; -1.130 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.847 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.630  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.341       ; 86         ; 0.524 ; 2.817 ;
;    Cell                ;        ; 2     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.213       ; 34         ; 0.000 ; 0.213 ;
;    Cell                ;        ; 3     ; 0.181       ; 29         ; 0.000 ; 0.181 ;
;    uTco                ;        ; 1     ; 0.236       ; 37         ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.534       ; 84         ; 0.000 ; 2.113 ;
;    Cell                ;        ; 3     ; 0.492       ; 16         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 3.873   ; 3.873   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                          ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.873 ;   2.817 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.873 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 4.503   ; 0.630   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   4.109 ;   0.236 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   4.290 ;   0.181 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                              ;
;   4.290 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   4.290 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.503 ;   0.213 ; RR ; IC     ; 1      ; FF_X56_Y31_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   4.503 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 3.526   ; 3.026   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                       ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.526 ;   2.113 ; RR ; IC     ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 3.516   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 3.373   ; -0.143  ;    ; uTsu   ; 1      ; FF_X56_Y31_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.431 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 4.094                                                                                                                                                     ;
; Data Required Time              ; 3.663                                                                                                                                                     ;
; Slack                           ; -0.431 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.119 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.679  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.854       ; 84         ; 0.000 ; 2.296 ;
;    Cell                ;        ; 3     ; 0.561       ; 16         ; 0.000 ; 0.561 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.270       ; 40         ; 0.270 ; 0.270 ;
;    Cell                ;        ; 2     ; 0.174       ; 26         ; 0.000 ; 0.174 ;
;    uTco                ;        ; 1     ; 0.235       ; 35         ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.485       ; 83         ; 0.000 ; 2.064 ;
;    Cell                ;        ; 3     ; 0.492       ; 17         ; 0.000 ; 0.492 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                ;
; 3.415   ; 3.415   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                                      ;
;   0.558 ;   0.558 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   1.119 ;   0.561 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   1.119 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   1.119 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   3.415 ;   2.296 ; RR ; IC     ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   3.415 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 4.094   ; 0.679   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                    ;
;   3.650 ;   0.235 ; RR ; uTco   ; 1      ; FF_X56_Y31_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   3.824 ;   0.174 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[16] ;
;   4.094 ;   0.270 ; RR ; IC     ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   4.094 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 3.796   ; 3.296   ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                ;
;   0.921 ;   0.421 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.413 ;   0.492 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.413 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   1.413 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   3.477 ;   2.064 ; RR ; IC     ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.477 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   3.796 ;   0.319 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                ;
; 3.776   ; -0.020  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                      ;
; 3.663   ; -0.113  ;    ; uTsu   ; 1      ; FF_X57_Y34_N13     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.738 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.738 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4]                                              ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.732 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0] ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.731 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23]                                                 ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.731 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4]                                                        ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.711 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4]                                                  ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.710 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23]                                                       ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.708 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                       ; clock        ; clock       ; 1.000        ; -0.082     ; 1.108      ; Slow 900mV -40C Model           ;
; -0.704 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23]                                             ; clock        ; clock       ; 1.000        ; -0.101     ; 1.483      ; Slow 900mV 100C Model           ;
; -0.701 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2                                                                                                                ; clock        ; clock       ; 1.000        ; -0.074     ; 1.495      ; Slow 900mV 100C Model           ;
; -0.701 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0]                                                ; clock        ; clock       ; 1.000        ; -0.074     ; 1.495      ; Slow 900mV 100C Model           ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.738 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.508                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.738 (VIOLATED)                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                             ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                 ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                      ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                               ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                              ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                         ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                               ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                 ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                         ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                           ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                          ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                         ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                               ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                       ;
; 4.508   ; -0.154  ;    ; uTsu   ; 1      ; FF_X70_Y29_N32      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.732 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.514                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.732 (VIOLATED)                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                          ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                            ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                                                                           ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                      ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                            ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                              ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                      ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                        ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                       ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                    ;
; 4.514   ; -0.148  ;    ; uTsu   ; 1      ; FF_X70_Y29_N53      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data[3][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.731 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.515                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.731 (VIOLATED)                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                               ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                          ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                              ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                   ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                            ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                           ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                      ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                            ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                            ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 4.515   ; -0.147  ;    ; uTsu   ; 1      ; FF_X70_Y29_N47      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[23]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.731 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                  ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.515                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.731 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                   ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                       ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                            ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                     ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                    ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                               ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                     ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N35      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N35      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                               ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                     ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N35      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N35      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                             ;
; 4.515   ; -0.147  ;    ; uTsu   ; 1      ; FF_X70_Y29_N35      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.711 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                        ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.535                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -0.711 (VIOLATED)                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                         ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                             ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                  ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                           ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                          ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                     ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                           ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N34      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N34      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                     ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                           ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N34      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N34      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 4.535   ; -0.127  ;    ; uTsu   ; 1      ; FF_X70_Y29_N34      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_delay_0[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.710 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 4.536                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -0.710 (VIOLATED)                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                         ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                 ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                   ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                  ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                    ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                        ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                             ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                      ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                     ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                      ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N46      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N46      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                      ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                        ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                  ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                 ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                      ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N46      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N46      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                              ;
; 4.536   ; -0.126  ;    ; uTsu   ; 1      ; FF_X70_Y29_N46      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_q[23]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.708 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 4.981                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 4.273                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; -0.708 (VIOLATED)                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.082 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.108  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.341       ; 86         ; 0.524 ; 2.817 ;
;    Cell                ;        ; 2     ; 0.532       ; 14         ; 0.000 ; 0.532 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.691       ; 62         ; 0.000 ; 0.691 ;
;    Cell                ;        ; 3     ; 0.181       ; 16         ; 0.000 ; 0.181 ;
;    uTco                ;        ; 1     ; 0.236       ; 21         ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.975       ; 86         ; 0.000 ; 2.582 ;
;    Cell                ;        ; 3     ; 0.465       ; 14         ; 0.000 ; 0.465 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 3.873   ; 3.873   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   0.524 ;   0.524 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   1.056 ;   0.532 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   3.873 ;   2.817 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                               ;
;   3.873 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                   ;
; 4.981   ; 1.108   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.109 ;   0.236 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                 ;
;   4.290 ;   0.181 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                                                ;
;   4.290 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                           ;
;   4.290 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                 ;
;   4.981 ;   0.691 ; RR ; IC     ; 1      ; MPDSP_X52_Y33_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0|aclr[1]         ;
;   4.981 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X52_Y33_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.791   ; 3.791   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   1.393 ;   0.393 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   1.858 ;   0.465 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   1.858 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   1.858 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   4.440 ;   2.582 ; RR ; IC   ; 1      ; MPDSP_X52_Y33_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.440 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X52_Y33_N0    ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   4.791 ;   0.351 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.273   ; -0.518  ;    ; uTsu ; 68     ; MPDSP_X52_Y33_N0    ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.704 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 5.246                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 4.542                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; -0.704 (VIOLATED)                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.101 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.483  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.101       ; 74         ; 0.000 ; 1.101 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 15         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.988       ; 88         ; 0.000 ; 2.615 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                   ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                           ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                             ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                            ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                              ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                  ;
; 5.246   ; 1.483   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                       ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                               ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                          ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                ;
;   5.246 ;   1.101 ; RR ; IC     ; 1      ; FF_X70_Y29_N43      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23]|clrn ;
;   5.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N43      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 4.662   ; 3.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                          ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                ;
;   4.400 ;   2.615 ; RR ; IC     ; 1      ; FF_X70_Y29_N43      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23]|clk ;
;   4.400 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N43      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23]     ;
;   4.662 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                        ;
; 4.542   ; -0.120  ;    ; uTsu   ; 1      ; FF_X70_Y29_N43      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist4_i_arrayidx7114_atax0_shift_join_x_q_4_inputreg0_q[23]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.701 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                ;
; Data Arrival Time               ; 5.258                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.557                                                                                                                                                                                                                                   ;
; Slack                           ; -0.701 (VIOLATED)                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.074 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.495  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.113       ; 74         ; 0.000 ; 1.113 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 14         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.015       ; 88         ; 0.000 ; 2.642 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                        ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                          ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                         ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                           ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                               ;
; 5.258   ; 1.495   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                    ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                             ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                            ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                       ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                             ;
;   5.258 ;   1.113 ; RR ; IC     ; 1      ; FF_X67_Y36_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2|clrn ;
;   5.258 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y36_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                               ;
; 4.689   ; 3.689   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                       ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                         ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                        ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                       ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                             ;
;   4.427 ;   2.642 ; RR ; IC     ; 1      ; FF_X67_Y36_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2|clk ;
;   4.427 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y36_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2     ;
;   4.689 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                     ;
; 4.557   ; -0.132  ;    ; uTsu   ; 1      ; FF_X67_Y36_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|valid_counter[0]~SynDup_2     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.701 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 5.258                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.557                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -0.701 (VIOLATED)                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.074 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.495  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.295       ; 88         ; 0.495 ; 2.800 ;
;    Cell                ;        ; 2     ; 0.468       ; 12         ; 0.000 ; 0.468 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.113       ; 74         ; 0.000 ; 1.113 ;
;    Cell                ;        ; 3     ; 0.166       ; 11         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.216       ; 14         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.015       ; 88         ; 0.000 ; 2.642 ;
;    Cell                ;        ; 3     ; 0.412       ; 12         ; 0.000 ; 0.412 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                ;
; 3.763   ; 3.763   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                        ;
;   0.495 ;   0.495 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                          ;
;   0.963 ;   0.468 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                         ;
;   3.763 ;   2.800 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                           ;
;   3.763 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                               ;
; 5.258   ; 1.495   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                    ;
;   3.979 ;   0.216 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                             ;
;   4.145 ;   0.166 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                                                                                                                                                                            ;
;   4.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                       ;
;   4.145 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                             ;
;   5.258 ;   1.113 ; RR ; IC     ; 1      ; FF_X67_Y36_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0]|clrn ;
;   5.258 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y36_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                               ;
; 4.689   ; 3.689   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.373 ;   0.373 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.785 ;   0.412 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.785 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.785 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.427 ;   2.642 ; RR ; IC     ; 1      ; FF_X67_Y36_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0]|clk ;
;   4.427 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y36_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0]     ;
;   4.689 ;   0.262 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 4.557   ; -0.132  ;    ; uTsu   ; 1      ; FF_X67_Y36_N32      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist2_valid_fanout_reg0_q_5_delay_2[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.151 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.151 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                 ; clock        ; clock       ; 0.000        ; 0.009      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.152 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                ; clock        ; clock       ; 0.000        ; 0.009      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.152 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                ; clock        ; clock       ; 0.000        ; 0.009      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.152 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.001      ; 0.214      ; Fast 900mV -40C Model           ;
; 0.153 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                        ; clock        ; clock       ; 0.000        ; 0.001      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.153 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                ; clock        ; clock       ; 0.000        ; 0.009      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.153 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]  ; clock        ; clock       ; 0.000        ; 0.001      ; 0.210      ; Fast 900mV -40C Model           ;
; 0.153 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.215      ; Fast 900mV -40C Model           ;
; 0.153 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                               ; clock        ; clock       ; 0.000        ; 0.009      ; 0.217      ; Fast 900mV -40C Model           ;
; 0.154 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]               ; clock        ; clock       ; 0.000        ; 0.011      ; 0.225      ; Fast 900mV -40C Model           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.151 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.095                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.944                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.151                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.658       ; 88         ; 0.000 ; 1.475 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 35         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.845       ; 88         ; 0.000 ; 1.592 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 1.878   ; 1.878   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.878 ;   1.475 ; RR ; IC     ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.878 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.095   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   1.974 ;   0.096 ; RR ; uTco   ; 1      ; FF_X61_Y18_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.020 ;   0.046 ; RR ; CELL   ; 7      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.095 ;   0.075 ; RR ; IC     ; 1      ; FF_X60_Y18_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                             ;
;   2.095 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y18_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                        ;
; 1.887   ; 1.887    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                      ;
;   2.100 ;   1.592  ; RR ; IC     ; 1      ; FF_X60_Y18_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.100 ;   0.000  ; RR ; CELL   ; 1      ; FF_X60_Y18_N41      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   1.887 ;   -0.213 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                              ;
; 1.944   ; 0.057    ;    ; uTh    ; 1      ; FF_X60_Y18_N41      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.152 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.095                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.943                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.152                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.658       ; 88         ; 0.000 ; 1.475 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 35         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.845       ; 88         ; 0.000 ; 1.592 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 1.878   ; 1.878   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.878 ;   1.475 ; RR ; IC     ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.878 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.095   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   1.974 ;   0.096 ; RR ; uTco   ; 1      ; FF_X61_Y18_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.020 ;   0.046 ; RR ; CELL   ; 7      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.095 ;   0.075 ; RR ; IC     ; 1      ; FF_X60_Y18_N13      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                            ;
;   2.095 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y18_N13      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 1.887   ; 1.887    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.100 ;   1.592  ; RR ; IC     ; 1      ; FF_X60_Y18_N13      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.100 ;   0.000  ; RR ; CELL   ; 1      ; FF_X60_Y18_N13      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   1.887 ;   -0.213 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 1.943   ; 0.056    ;    ; uTh    ; 1      ; FF_X60_Y18_N13      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.152 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.095                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.943                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.152                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.658       ; 88         ; 0.000 ; 1.475 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 35         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.845       ; 88         ; 0.000 ; 1.592 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 1.878   ; 1.878   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.878 ;   1.475 ; RR ; IC     ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.878 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.095   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   1.974 ;   0.096 ; RR ; uTco   ; 1      ; FF_X61_Y18_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.020 ;   0.046 ; RR ; CELL   ; 7      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.095 ;   0.075 ; RR ; IC     ; 1      ; FF_X60_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                            ;
;   2.095 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 1.887   ; 1.887    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.100 ;   1.592  ; RR ; IC     ; 1      ; FF_X60_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.100 ;   0.000  ; RR ; CELL   ; 1      ; FF_X60_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   1.887 ;   -0.213 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 1.943   ; 0.056    ;    ; uTh    ; 1      ; FF_X60_Y18_N11      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.152 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.101                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.949                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.152                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.214 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.667       ; 88         ; 0.000 ; 1.484 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.071       ; 33         ; 0.071 ; 0.071 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.856       ; 88         ; 0.000 ; 1.603 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                      ;
; 1.887   ; 1.887   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                 ;
;   0.183 ;   0.183 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                   ;
;   0.403 ;   0.220 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                  ;
;   0.403 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.403 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   1.887 ;   1.484 ; RR ; IC   ; 1      ; FF_X48_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.887 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 2.101   ; 0.214   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                             ;
;   1.983 ;   0.096 ; RR ; uTco ; 1      ; FF_X48_Y18_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   2.030 ;   0.047 ; RR ; CELL ; 3      ; FF_X48_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_mlab/laboutt[17]                                             ;
;   2.101 ;   0.071 ; RR ; IC   ; 1      ; FF_X48_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.101 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                        ;
; 1.888   ; 1.888    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   2.111 ;   1.603  ; RR ; IC     ; 1      ; FF_X48_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.111 ;   0.000  ; RR ; CELL   ; 1      ; FF_X48_Y18_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.888 ;   -0.223 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                              ;
; 1.949   ; 0.061    ;    ; uTh    ; 1      ; FF_X48_Y18_N11      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.153 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.085                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 1.932                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.650       ; 88         ; 0.000 ; 1.467 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.074       ; 34         ; 0.074 ; 0.074 ;
;    Cell                ;       ; 2     ; 0.045       ; 21         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.838       ; 88         ; 0.000 ; 1.585 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                               ;
; 1.870   ; 1.870   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                          ;
;   0.183 ;   0.183 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                            ;
;   0.403 ;   0.220 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                           ;
;   0.403 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                          ;
;   0.403 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                ;
;   1.870 ;   1.467 ; RR ; IC   ; 1      ; FF_X55_Y42_N28      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.870 ;   0.000 ; RR ; CELL ; 1      ; FF_X55_Y42_N28      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 2.085   ; 0.215   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                      ;
;   1.966 ;   0.096 ; RR ; uTco ; 1      ; FF_X55_Y42_N28      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   2.011 ;   0.045 ; RR ; CELL ; 3      ; FF_X55_Y42_N28      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_mlab/laboutt[18]                                             ;
;   2.085 ;   0.074 ; RR ; IC   ; 1      ; FF_X55_Y42_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.085 ;   0.000 ; RR ; CELL ; 1      ; FF_X55_Y42_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 1.871   ; 1.871    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                         ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                           ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                          ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                               ;
;   2.093 ;   1.585  ; RR ; IC     ; 1      ; FF_X55_Y42_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.093 ;   0.000  ; RR ; CELL   ; 1      ; FF_X55_Y42_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.871 ;   -0.222 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 1.932   ; 0.061    ;    ; uTh    ; 1      ; FF_X55_Y42_N11      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.095                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.942                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.658       ; 88         ; 0.000 ; 1.475 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 35         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.845       ; 88         ; 0.000 ; 1.592 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 1.878   ; 1.878   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.878 ;   1.475 ; RR ; IC     ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.878 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.095   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   1.974 ;   0.096 ; RR ; uTco   ; 1      ; FF_X61_Y18_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.020 ;   0.046 ; RR ; CELL   ; 7      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.095 ;   0.075 ; RR ; IC     ; 1      ; FF_X60_Y18_N31      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                            ;
;   2.095 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y18_N31      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                         ;
; 1.887   ; 1.887    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                 ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                   ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                       ;
;   2.100 ;   1.592  ; RR ; IC     ; 1      ; FF_X60_Y18_N31      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.100 ;   0.000  ; RR ; CELL   ; 1      ; FF_X60_Y18_N31      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   1.887 ;   -0.213 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 1.942   ; 0.055    ;    ; uTh    ; 1      ; FF_X60_Y18_N31      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.153 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.095                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.942                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.210 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.665       ; 88         ; 0.000 ; 1.482 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.067       ; 32         ; 0.067 ; 0.067 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 46         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.854       ; 88         ; 0.000 ; 1.601 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                     ;
; 1.885   ; 1.885   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                ;
;   0.183 ;   0.183 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   0.403 ;   0.220 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   0.403 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.403 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   1.885 ;   1.482 ; RR ; IC   ; 1      ; FF_X67_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.885 ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 2.095   ; 0.210   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                            ;
;   1.981 ;   0.096 ; RR ; uTco ; 1      ; FF_X67_Y23_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   2.028 ;   0.047 ; RR ; CELL ; 3      ; FF_X67_Y23_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_lab/laboutb[17]                                              ;
;   2.095 ;   0.067 ; RR ; IC   ; 1      ; FF_X67_Y23_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.095 ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y23_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                       ;
; 1.886   ; 1.886    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                               ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                               ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                     ;
;   2.109 ;   1.601  ; RR ; IC     ; 1      ; FF_X67_Y23_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.109 ;   0.000  ; RR ; CELL   ; 1      ; FF_X67_Y23_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.886 ;   -0.223 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                             ;
; 1.942   ; 0.056    ;    ; uTh    ; 1      ; FF_X67_Y23_N23      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.153 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.109                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.956                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.215 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.674       ; 88         ; 0.000 ; 1.491 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.071       ; 33         ; 0.071 ; 0.071 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 45         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.863       ; 88         ; 0.000 ; 1.610 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                      ;
; 1.894   ; 1.894   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                 ;
;   0.183 ;   0.183 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                   ;
;   0.403 ;   0.220 ; RR ; CELL ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                  ;
;   0.403 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.403 ;   0.000 ; RR ; CELL ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   1.894 ;   1.491 ; RR ; IC   ; 1      ; FF_X48_Y20_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.894 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y20_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 2.109   ; 0.215   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                             ;
;   1.991 ;   0.097 ; RR ; uTco ; 1      ; FF_X48_Y20_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   2.038 ;   0.047 ; RR ; CELL ; 3      ; FF_X48_Y20_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_mlab/laboutt[17]                                             ;
;   2.109 ;   0.071 ; RR ; IC   ; 1      ; FF_X48_Y20_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.109 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y20_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                        ;
; 1.894   ; 1.894    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   2.118 ;   1.610  ; RR ; IC     ; 1      ; FF_X48_Y20_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.118 ;   0.000  ; RR ; CELL   ; 1      ; FF_X48_Y20_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.894 ;   -0.224 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                              ;
; 1.956   ; 0.062    ;    ; uTh    ; 1      ; FF_X48_Y20_N11      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.095                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.942                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.217 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.658       ; 88         ; 0.000 ; 1.475 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.075       ; 35         ; 0.075 ; 0.075 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 44         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.845       ; 88         ; 0.000 ; 1.592 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                     ;
; 1.878   ; 1.878   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                             ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                               ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                   ;
;   1.878 ;   1.475 ; RR ; IC     ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   1.878 ;   0.000 ; RR ; CELL   ; 1      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.095   ; 0.217   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                         ;
;   1.974 ;   0.096 ; RR ; uTco   ; 1      ; FF_X61_Y18_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.020 ;   0.046 ; RR ; CELL   ; 7      ; FF_X61_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.095 ;   0.075 ; RR ; IC     ; 1      ; FF_X60_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clrn                                                           ;
;   2.095 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                          ;
; 1.887   ; 1.887    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                  ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                    ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                   ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                        ;
;   2.100 ;   1.592  ; RR ; IC     ; 1      ; FF_X60_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.100 ;   0.000  ; RR ; CELL   ; 1      ; FF_X60_Y18_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   1.887 ;   -0.213 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                ;
; 1.942   ; 0.055    ;    ; uTh    ; 1      ; FF_X60_Y18_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.154 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.113                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.959                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.154                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.225 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.668       ; 88         ; 0.000 ; 1.485 ;
;    Cell                ;       ; 3     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 36         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 2     ; 0.046       ; 20         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.097       ; 43         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.858       ; 88         ; 0.000 ; 1.605 ;
;    Cell                ;       ; 3     ; 0.255       ; 12         ; 0.000 ; 0.255 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.888   ; 1.888   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                             ;
;   0.403 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                            ;
;   0.403 ;   0.000 ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.888 ;   1.485 ; RR ; IC     ; 1      ; FF_X54_Y20_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   1.888 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y20_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.113   ; 0.225   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.985 ;   0.097 ; RR ; uTco   ; 1      ; FF_X54_Y20_N38      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.031 ;   0.046 ; RR ; CELL   ; 7      ; FF_X54_Y20_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[5] ;
;   2.113 ;   0.082 ; RR ; IC     ; 1      ; FF_X53_Y20_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]|clrn                                                          ;
;   2.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X53_Y20_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                          ;
; 1.899   ; 1.899    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                  ;
;   0.253 ;   0.253  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                    ;
;   0.508 ;   0.255  ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                   ;
;   0.508 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.508 ;   0.000  ; RR ; CELL   ; 7464   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.113 ;   1.605  ; RR ; IC     ; 1      ; FF_X53_Y20_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]|clk ;
;   2.113 ;   0.000  ; RR ; CELL   ; 1      ; FF_X53_Y20_N53      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]     ;
;   1.899 ;   -0.214 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                ;
; 1.959   ; 0.060    ;    ; uTh    ; 1      ; FF_X53_Y20_N53      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 4 removal paths (0 violated).  Worst case slack is 0.208 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.208 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.000        ; 0.016      ; 0.286      ; Fast 900mV -40C Model           ;
; 0.284 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.000        ; -0.089     ; 0.259      ; Fast 900mV -40C Model           ;
; 0.285 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.000        ; -0.089     ; 0.259      ; Fast 900mV -40C Model           ;
; 0.285 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.000        ; -0.089     ; 0.259      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.208 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 1.882                                                                                                                                                     ;
; Data Required Time              ; 1.674                                                                                                                                                     ;
; Slack                           ; 0.208                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.016 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.286 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.386       ; 87         ; 0.000 ; 1.207 ;
;    Cell                ;       ; 3     ; 0.210       ; 13         ; 0.000 ; 0.210 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.128       ; 45         ; 0.128 ; 0.128 ;
;    Cell                ;       ; 2     ; 0.062       ; 22         ; 0.000 ; 0.062 ;
;    uTco                ;       ; 1     ; 0.096       ; 34         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.531       ; 86         ; 0.000 ; 1.282 ;
;    Cell                ;       ; 3     ; 0.244       ; 14         ; 0.000 ; 0.244 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                ;
; 1.596   ; 1.596   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                                      ;
;   0.179 ;   0.179 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                        ;
;   0.389 ;   0.210 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                                       ;
;   0.389 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                      ;
;   0.389 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                            ;
;   1.596 ;   1.207 ; RR ; IC     ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.882   ; 0.286   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                    ;
;   1.692 ;   0.096 ; RR ; uTco   ; 1      ; FF_X56_Y31_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.754 ;   0.062 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[16] ;
;   1.882 ;   0.128 ; RR ; IC     ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                      ;
;   1.882 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 1.612   ; 1.612    ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                ;
;   0.249 ;   0.249  ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   0.493 ;   0.244  ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   0.493 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   0.493 ;   0.000  ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   1.775 ;   1.282  ; RR ; IC     ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   1.775 ;   0.000  ; RR ; CELL   ; 1      ; FF_X57_Y34_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   1.612 ;   -0.163 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                ;
; 1.612   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                      ;
; 1.674   ; 0.062    ;    ; uTh    ; 1      ; FF_X57_Y34_N13     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.284 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                               ;
; Data Arrival Time               ; 2.145                                                                                                                                                  ;
; Data Required Time              ; 1.861                                                                                                                                                  ;
; Slack                           ; 0.284                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.089 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.666       ; 88         ; 0.183 ; 1.483 ;
;    Cell                ;        ; 2     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.098       ; 38         ; 0.000 ; 0.098 ;
;    Cell                ;        ; 3     ; 0.064       ; 25         ; 0.000 ; 0.064 ;
;    uTco                ;        ; 1     ; 0.097       ; 37         ; 0.097 ; 0.097 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.553       ; 86         ; 0.000 ; 1.304 ;
;    Cell                ;        ; 3     ; 0.244       ; 14         ; 0.000 ; 0.244 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                               ;
; 1.886   ; 1.886   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                       ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   1.886 ;   1.483 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   1.886 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 2.145   ; 0.259   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                   ;
;   1.983 ;   0.097 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   2.047 ;   0.064 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                           ;
;   2.047 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   2.047 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                            ;
;   2.145 ;   0.098 ; RR ; IC     ; 1      ; FF_X56_Y31_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.145 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                            ;
; 1.797   ; 1.797   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                    ;
;   0.249 ;   0.249 ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   0.493 ;   0.244 ; RR ; CELL ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   0.493 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   0.493 ;   0.000 ; RR ; CELL ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                          ;
;   1.797 ;   1.304 ; RR ; IC   ; 1      ; FF_X56_Y31_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.797 ;   0.000 ; RR ; CELL ; 1      ; FF_X56_Y31_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 1.807   ; 0.010   ;    ;      ;        ;                    ;            ; clock uncertainty                                                                                                                                          ;
; 1.861   ; 0.054   ;    ; uTh  ; 1      ; FF_X56_Y31_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.285 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 2.145                                                                                                                                                     ;
; Data Required Time              ; 1.860                                                                                                                                                     ;
; Slack                           ; 0.285                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.089 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.666       ; 88         ; 0.183 ; 1.483 ;
;    Cell                ;        ; 2     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.098       ; 38         ; 0.000 ; 0.098 ;
;    Cell                ;        ; 3     ; 0.064       ; 25         ; 0.000 ; 0.064 ;
;    uTco                ;        ; 1     ; 0.097       ; 37         ; 0.097 ; 0.097 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.553       ; 86         ; 0.000 ; 1.304 ;
;    Cell                ;        ; 3     ; 0.244       ; 14         ; 0.000 ; 0.244 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 1.886   ; 1.886   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                          ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.886 ;   1.483 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.886 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 2.145   ; 0.259   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   1.983 ;   0.097 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   2.047 ;   0.064 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                              ;
;   2.047 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   2.047 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   2.145 ;   0.098 ; RR ; IC     ; 1      ; FF_X56_Y31_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.145 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 1.797   ; 1.797   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                       ;
;   0.249 ;   0.249 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.493 ;   0.244 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.493 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.493 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.797 ;   1.304 ; RR ; IC     ; 1      ; FF_X56_Y31_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.797 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 1.807   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 1.860   ; 0.053   ;    ; uTh    ; 1      ; FF_X56_Y31_N34     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.285 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 2.145                                                                                                                                                     ;
; Data Required Time              ; 1.860                                                                                                                                                     ;
; Slack                           ; 0.285                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.089 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.666       ; 88         ; 0.183 ; 1.483 ;
;    Cell                ;        ; 2     ; 0.220       ; 12         ; 0.000 ; 0.220 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.098       ; 38         ; 0.000 ; 0.098 ;
;    Cell                ;        ; 3     ; 0.064       ; 25         ; 0.000 ; 0.064 ;
;    uTco                ;        ; 1     ; 0.097       ; 37         ; 0.097 ; 0.097 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.553       ; 86         ; 0.000 ; 1.304 ;
;    Cell                ;        ; 3     ; 0.244       ; 14         ; 0.000 ; 0.244 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 1.886   ; 1.886   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X101_Y29_N0 ;            ; clock                                                                                                                                                          ;
;   0.183 ;   0.183 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I18    ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.403 ;   0.220 ; RR ; CELL   ; 402    ; CLKCTRL_3A_G_I18    ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.886 ;   1.483 ; RR ; IC     ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.886 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 2.145   ; 0.259   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   1.983 ;   0.097 ; RR ; uTco   ; 1      ; FF_X57_Y31_N17      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   2.047 ;   0.064 ; RR ; CELL   ; 1      ; FF_X57_Y31_N17      ; High Speed ; sync_resetn[2]~la_lab/laboutt[11]                                                                                                                              ;
;   2.047 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   2.047 ;   0.000 ; RR ; CELL   ; 2703   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   2.145 ;   0.098 ; RR ; IC     ; 1      ; FF_X56_Y31_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.145 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 1.797   ; 1.797   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X1_Y81_N24 ;            ; clock2x                                                                                                                                                       ;
;   0.249 ;   0.249 ; RR ; IC     ; 2      ; CLKCTRL_1E_G_I5    ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.493 ;   0.244 ; RR ; CELL   ; 1      ; CLKCTRL_1E_G_I5    ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.493 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.493 ;   0.000 ; RR ; CELL   ; 150    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.797 ;   1.304 ; RR ; IC     ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.797 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y31_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.807   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 1.860   ; 0.053   ;    ; uTh    ; 1      ; FF_X56_Y31_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 24 of the 64 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.4.0 Build 79 11/22/2023 SC Pro Edition
    Info: Processing started: Tue Jan  2 21:44:01 2024
    Info: System process ID: 1633887
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Info (22889): This design was generated using the DNI flow.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.167
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.167           -5015.829      5827      clock Slow 900mV -40C Model 
    Info (332119):    -0.895             -69.480       146    clock2x Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is -0.030
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.030              -0.066         3    clock2x Slow 900mV -40C Model 
    Info (332119):     0.013               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -1.168
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.168              -3.863         4    clock2x Slow 900mV -40C Model 
    Info (332119):    -0.738           -1204.253      2960      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.151
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.151               0.000         0      clock Fast 900mV -40C Model 
    Info (332119):     0.208               0.000         0    clock2x Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -1.720
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.720            -776.318      1067      clock Slow 900mV -40C Model 
    Info (332119):    -1.628             -59.642        97    clock2x Slow 900mV 100C Model 
Critical Warning (19536): Report Metastability (Slow 900mV 100C Model): Found 93 synchronizer chains, 89 with unsafe MTBF.
    Critical Warning (19536): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Critical Warning (19536): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Critical Warning (19536): Number of Synchronizer Chains Found: 93
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 3.2%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 93 synchronizer chains, 91 with unsafe MTBF.
    Critical Warning (19536): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Critical Warning (19536): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Critical Warning (19536): Number of Synchronizer Chains Found: 93
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 2.2%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 93 synchronizer chains, 2 with unsafe MTBF.
    Critical Warning (19536): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Critical Warning (19536): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Critical Warning (19536): Number of Synchronizer Chains Found: 93
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 1.1%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 93 synchronizer chains, 91 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.00369 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.00799 years or 2.52e+05 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Critical Warning (19536): Number of Synchronizer Chains Found: 93
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 91
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.346 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 2075 megabytes
    Info: Processing ended: Tue Jan  2 21:44:06 2024
    Info: Elapsed time: 00:00:05
    Info: System process ID: 1633887


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 259   ; 259  ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 261   ; 261  ;
; Unconstrained Output Ports                        ; 140   ; 140  ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 140   ; 140  ;
+---------------------------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock   ; clock   ; Base ; Constrained ;
; clock2x ; clock2x ; Base ; Constrained ;
+---------+---------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack ; -2.167    ; -0.030 ; -1.168    ; 0.151   ; -1.720              ;
;  clock           ; -2.167    ; 0.013  ; -0.738    ; 0.151   ; -1.720              ;
;  clock2x         ; -0.895    ; -0.030 ; -1.168    ; 0.208   ; -1.628              ;
; Design-wide TNS  ; -5085.309 ; -0.066 ; -1208.116 ; 0.0     ; -835.96             ;
;  clock           ; -5015.829 ; 0.000  ; -1204.253 ; 0.000   ; -776.318            ;
;  clock2x         ; -69.480   ; -0.066 ; -3.863    ; 0.000   ; -59.642             ;
+------------------+-----------+--------+-----------+---------+---------------------+


