{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556812747011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556812747018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 16:59:06 2019 " "Processing started: Thu May 02 16:59:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556812747018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812747018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812747018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556812747735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556812747735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddles.v 1 1 " "Found 1 design units, including 1 entities, in source file paddles.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddles " "Found entity 1: Paddles" {  } { { "Paddles.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758560 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758560 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758560 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segment " "Found entity 1: Display7Segment" {  } { { "Display7Segment.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Display7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scoreboard " "Found entity 1: Scoreboard" {  } { { "Scoreboard.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle " "Found entity 1: Paddle" {  } { { "Paddle.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file yaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Yaddr " "Found entity 1: Yaddr" {  } { { "Yaddr.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Yaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file xaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xaddr " "Found entity 1: Xaddr" {  } { { "Xaddr.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Xaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics " "Found entity 1: Graphics" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556812758615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812758615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556812758671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display LT24Display:Display " "Elaborating entity \"LT24Display\" for hierarchy \"LT24Display:Display\"" {  } { { "Pong.v" "Display" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser LT24Display:Display\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"LT24Display:Display\|ResetSynchroniser:resetGen\"" {  } { { "LT24Display.v" "resetGen" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData LT24Display:Display\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"LT24Display:Display\|LT24InitialData:initDataRom\"" {  } { { "LT24Display.v" "initDataRom" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface LT24Display:Display\|LT24DisplayInterface:LT24Interface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"LT24Display:Display\|LT24DisplayInterface:LT24Interface\"" {  } { { "LT24Display.v" "LT24Interface" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xaddr Xaddr:GameXaddr " "Elaborating entity \"Xaddr\" for hierarchy \"Xaddr:GameXaddr\"" {  } { { "Pong.v" "GameXaddr" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Xaddr.v(24) " "Verilog HDL assignment warning at Xaddr.v(24): truncated value with size 9 to match size of target (8)" {  } { { "Xaddr.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Xaddr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758714 "|Pong|Xaddr:GameXaddr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yaddr Yaddr:GameYaddr " "Elaborating entity \"Yaddr\" for hierarchy \"Yaddr:GameYaddr\"" {  } { { "Pong.v" "GameYaddr" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Yaddr.v(24) " "Verilog HDL assignment warning at Yaddr.v(24): truncated value with size 32 to match size of target (9)" {  } { { "Yaddr.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Yaddr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758717 "|Pong|Yaddr:GameYaddr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:GameClock " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:GameClock\"" {  } { { "Pong.v" "GameClock" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:GameBall " "Elaborating entity \"Ball\" for hierarchy \"Ball:GameBall\"" {  } { { "Pong.v" "GameBall" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(24) " "Verilog HDL assignment warning at Ball.v(24): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758723 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(25) " "Verilog HDL assignment warning at Ball.v(25): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758723 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(55) " "Verilog HDL assignment warning at Ball.v(55): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758723 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(59) " "Verilog HDL assignment warning at Ball.v(59): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758723 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(65) " "Verilog HDL assignment warning at Ball.v(65): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758724 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(69) " "Verilog HDL assignment warning at Ball.v(69): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758724 "|Pong|Ball:GameBall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddles Paddles:GamePaddles " "Elaborating entity \"Paddles\" for hierarchy \"Paddles:GamePaddles\"" {  } { { "Pong.v" "GamePaddles" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Paddles.v(24) " "Verilog HDL assignment warning at Paddles.v(24): truncated value with size 9 to match size of target (8)" {  } { { "Paddles.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddles.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758727 "|Pong|Paddles:GamePaddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Paddles.v(25) " "Verilog HDL assignment warning at Paddles.v(25): truncated value with size 9 to match size of target (8)" {  } { { "Paddles.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddles.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758727 "|Pong|Paddles:GamePaddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Paddles.v(31) " "Verilog HDL assignment warning at Paddles.v(31): truncated value with size 9 to match size of target (8)" {  } { { "Paddles.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddles.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758727 "|Pong|Paddles:GamePaddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Paddles.v(32) " "Verilog HDL assignment warning at Paddles.v(32): truncated value with size 9 to match size of target (8)" {  } { { "Paddles.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddles.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556812758727 "|Pong|Paddles:GamePaddles"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphics Graphics:GameGraphics " "Elaborating entity \"Graphics\" for hierarchy \"Graphics:GameGraphics\"" {  } { { "Pong.v" "GameGraphics" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812758729 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Display:Display\|LT24InitialData:initDataRom\|ROM " "RAM logic \"LT24Display:Display\|LT24InitialData:initDataRom\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "LT24Display.v" "ROM" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 540 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556812759113 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556812759113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556812759437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LT24Rd_n VCC " "Pin \"LT24Rd_n\" is stuck at VCC" {  } { { "Pong.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556812759793 "|Pong|LT24Rd_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24CS_n GND " "Pin \"LT24CS_n\" is stuck at GND" {  } { { "Pong.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556812759793 "|Pong|LT24CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24LCDOn VCC " "Pin \"LT24LCDOn\" is stuck at VCC" {  } { { "Pong.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Pong.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556812759793 "|Pong|LT24LCDOn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556812759793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556812759889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556812760260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556812760522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556812760522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556812760644 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556812760644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556812760644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556812760644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556812760687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 16:59:20 2019 " "Processing ended: Thu May 02 16:59:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556812760687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556812760687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556812760687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556812760687 ""}
