{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700165481990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700165482001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:11:21 2023 " "Processing started: Thu Nov 16 15:11:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700165482001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165482001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_Processor -c Simple_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_Processor -c Simple_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165482001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700165482541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700165482541 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile_test.v(28) " "Verilog HDL warning at regfile_test.v(28): extended using \"x\" or \"z\"" {  } { { "regfile_test.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile_test.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700165497351 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile_test.v(29) " "Verilog HDL warning at regfile_test.v(29): extended using \"x\" or \"z\"" {  } { { "regfile_test.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile_test.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700165497351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_test.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_bad " "Found entity 1: regfile_bad" {  } { { "regfile_test.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu_test.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_reg " "Found entity 1: dffe_reg" {  } { { "dffe.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 2 2 " "Found 2 design units, including 2 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497378 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_12 " "Found entity 2: reg_12" {  } { { "reg_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/reg_32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/decoder_5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32_1 " "Found entity 1: xor_32_1" {  } { { "xor_32_1.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/xor_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16.v 2 2 " "Found 2 design units, including 2 entities, in source file rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_16 " "Found entity 1: rca_16" {  } { { "rca_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497392 ""} { "Info" "ISGN_ENTITY_NAME" "2 rca_16_overflow " "Found entity 2: rca_16_overflow" {  } { { "rca_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8.v 2 2 " "Found 2 design units, including 2 entities, in source file rca_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_8 " "Found entity 1: rca_8" {  } { { "rca_8.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497392 ""} { "Info" "ISGN_ENTITY_NAME" "2 rca_8_overflow " "Found entity 2: rca_8_overflow" {  } { { "rca_8.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_8.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16.v 2 2 " "Found 2 design units, including 2 entities, in source file csa_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_16 " "Found entity 1: csa_16" {  } { { "csa_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497400 ""} { "Info" "ISGN_ENTITY_NAME" "2 csa_16_overflow " "Found entity 2: csa_16_overflow" {  } { { "csa_16.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_32 " "Found entity 1: csa_32" {  } { { "csa_32.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_det.v 4 4 " "Found 4 design units, including 4 entities, in source file zero_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_det " "Found entity 1: zero_det" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_16 " "Found entity 2: or_16" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_8 " "Found entity 3: or_8" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_4 " "Found entity 4: or_4" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497406 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700165497406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 5 5 " "Found 5 design units, including 5 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8 " "Found entity 2: mux_8" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_16 " "Found entity 3: mux_16" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_32 " "Found entity 4: mux_32" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_32_5 " "Found entity 5: mux_32_5" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx.v 1 1 " "Found 1 design units, including 1 entities, in source file sx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sx " "Found entity 1: sx" {  } { { "sx.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_4 " "Found entity 1: pc_4" {  } { { "pc.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_12.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_12 " "Found entity 1: rca_12" {  } { { "rca_12.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogic.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrllogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlLogic " "Found entity 1: ctrlLogic" {  } { { "ctrlLogic.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/ctrlLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497438 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_dffe " "Found entity 2: clk_dffe" {  } { { "clock_divider.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_12_32.v 0 0 " "Found 0 design units, including 0 entities, in source file convert_12_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brgen.v 1 1 " "Found 1 design units, including 1 entities, in source file brgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 brgen " "Found entity 1: brgen" {  } { { "brgen.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/brgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eval.v 1 1 " "Found 1 design units, including 1 entities, in source file eval.v" { { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2 skeleton.v(24) " "Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for \"clock_2\"" {  } { { "skeleton.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2_ skeleton.v(24) " "Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for \"clock_2_\"" {  } { { "skeleton.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4 skeleton.v(25) " "Verilog HDL Implicit Net warning at skeleton.v(25): created implicit net for \"clock_4\"" {  } { { "skeleton.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4_ skeleton.v(25) " "Verilog HDL Implicit Net warning at skeleton.v(25): created implicit net for \"clock_4_\"" {  } { { "skeleton.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2 skeleton_tb.v(13) " "Verilog HDL Implicit Net warning at skeleton_tb.v(13): created implicit net for \"clock_2\"" {  } { { "skeleton_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2_ skeleton_tb.v(13) " "Verilog HDL Implicit Net warning at skeleton_tb.v(13): created implicit net for \"clock_2_\"" {  } { { "skeleton_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4 skeleton_tb.v(14) " "Verilog HDL Implicit Net warning at skeleton_tb.v(14): created implicit net for \"clock_4\"" {  } { { "skeleton_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4_ skeleton_tb.v(14) " "Verilog HDL Implicit Net warning at skeleton_tb.v(14): created implicit net for \"clock_4_\"" {  } { { "skeleton_tb.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2 eval.v(40) " "Verilog HDL Implicit Net warning at eval.v(40): created implicit net for \"clock_2\"" {  } { { "eval.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2_ eval.v(40) " "Verilog HDL Implicit Net warning at eval.v(40): created implicit net for \"clock_2_\"" {  } { { "eval.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4 eval.v(41) " "Verilog HDL Implicit Net warning at eval.v(41): created implicit net for \"clock_4\"" {  } { { "eval.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4_ eval.v(41) " "Verilog HDL Implicit Net warning at eval.v(41): created implicit net for \"clock_4_\"" {  } { { "eval.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eval " "Elaborating entity \"eval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700165497621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dffe clk_dffe:clk2 " "Elaborating entity \"clk_dffe\" for hierarchy \"clk_dffe:clk2\"" {  } { { "eval.v" "clk2" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_reg clk_dffe:clk2\|dffe_reg:dff_ins " "Elaborating entity \"dffe_reg\" for hierarchy \"clk_dffe:clk2\|dffe_reg:dff_ins\"" {  } { { "clock_divider.v" "dff_ins" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "eval.v" "my_imem" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/FullTestCases.mif " "Parameter \"init_file\" = \"D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/FullTestCases.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497730 ""}  } { { "imem.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700165497730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrg1 " "Found entity 1: altsyncram_mrg1" {  } { { "db/altsyncram_mrg1.tdf" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_mrg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mrg1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mrg1:auto_generated " "Elaborating entity \"altsyncram_mrg1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mrg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "eval.v" "my_dmem" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700165497862 ""}  } { { "dmem.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700165497862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_l9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700165497941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165497941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "eval.v" "my_regfile" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497945 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700165497949 "|skeleton|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "eval.v" "my_processor" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_4 processor:my_processor\|pc_4:getpc " "Elaborating entity \"pc_4\" for hierarchy \"processor:my_processor\|pc_4:getpc\"" {  } { { "processor.v" "getpc" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_12 processor:my_processor\|pc_4:getpc\|rca_12:add4 " "Elaborating entity \"rca_12\" for hierarchy \"processor:my_processor\|pc_4:getpc\|rca_12:add4\"" {  } { { "pc.v" "add4" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/pc.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:my_processor\|pc_4:getpc\|rca_12:add4\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"processor:my_processor\|pc_4:getpc\|rca_12:add4\|full_adder:FA1\"" {  } { { "rca_12.v" "FA1" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_12.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_12 processor:my_processor\|reg_12:pc " "Elaborating entity \"reg_12\" for hierarchy \"processor:my_processor\|reg_12:pc\"" {  } { { "processor.v" "pc" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:getb " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:getb\"" {  } { { "processor.v" "getb" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497978 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_test.v(25) " "Verilog HDL Case Statement warning at alu_test.v(25): incomplete case statement has no default case item" {  } { { "alu_test.v" "" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_test.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700165497980 "|skeleton|processor:my_processor|alu:a_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlLogic processor:my_processor\|ctrlLogic:getcode " "Elaborating entity \"ctrlLogic\" for hierarchy \"processor:my_processor\|ctrlLogic:getcode\"" {  } { { "processor.v" "getcode" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sx processor:my_processor\|sx:sx_sx " "Elaborating entity \"sx\" for hierarchy \"processor:my_processor\|sx:sx_sx\"" {  } { { "processor.v" "sx_sx" { Text "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165497980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700165507072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/output_files/Simple_Processor.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/output_files/Simple_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165512769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700165513525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700165513525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3458 " "Implemented 3458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700165513917 ""} { "Info" "ICUT_CUT_TM_OPINS" "237 " "Implemented 237 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700165513917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3155 " "Implemented 3155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700165513917 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700165513917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700165513917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700165513950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:11:53 2023 " "Processing ended: Thu Nov 16 15:11:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700165513950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700165513950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700165513950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700165513950 ""}
