{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic d,\n    input logic rst,\n    output logic q\n);\n\n    always_ff @(posedge clk or posedge rst) begin\n        if (rst) begin\n            q <= 1'b0;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}