m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/renato/Dev/TP-OC2/projeto_quartus/simulation/modelsim
vALU
Z1 !s110 1510014289
!i10b 1
!s100 U>i30[RjQ=P^fYnaJ0fZ_2
IUToU]BSZUoa1jeOORho^N2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1510004295
8/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v
F/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1510014289.000000
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus
Z8 tCvgOpt 0
n@a@l@u
vBanco_registradores
R1
!i10b 1
!s100 O:D>D=?PRhf7bae=ezWVS2
IT]]OiMGJd9B@W85Ejkk?z2
R2
R0
Z9 w1510011064
8/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v
F/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v|
!i113 1
R6
R7
R8
n@banco_registradores
vControle
R1
!i10b 1
!s100 g4SXfIR5naPn7RI<edSPS3
IbJ_DF9_Ha1J[=Gd5CT]?i0
R2
R0
w1510014238
8/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v
F/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/Controle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v|
!i113 1
R6
R7
R8
n@controle
vconversor7segmentos
R1
!i10b 1
!s100 NC2IG53:GIZh7PDQ_=DZ=1
I>zlCdiFK^Yb_2Soc3gG?K0
R2
R0
w1507947072
8/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v
F/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v|
!i113 1
R6
R7
R8
vMemoria
R1
!i10b 1
!s100 Lf@7DX6EV9:lef;m4VC]U1
IM7jHU>Ik7:7eMQeL^BiPU0
R2
R0
R9
8/home/renato/Dev/TP-OC2/projeto_quartus/Memoria.v
F/home/renato/Dev/TP-OC2/projeto_quartus/Memoria.v
L0 40
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/Memoria.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/Memoria.v|
!i113 1
R6
R7
R8
n@memoria
vMux_2_to_1
R1
!i10b 1
!s100 Pl?KY=Bkl4UEYnh5Y;GMA1
I[J39U]9XUEOZS37Oe?Mc_3
R2
R0
R3
8/home/renato/Dev/TP-OC2/projeto_quartus/Mux2to1.v
F/home/renato/Dev/TP-OC2/projeto_quartus/Mux2to1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/Mux2to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/Mux2to1.v|
!i113 1
R6
R7
R8
n@mux_2_to_1
vMux_3_to_1
R1
!i10b 1
!s100 ecF=zGIQKk3?UMJCEl6El3
I5=AVe@JgSQ]l:8AE2BMc`0
R2
R0
R3
8/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v
F/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v|
!i113 1
R6
R7
R8
n@mux_3_to_1
vProcessador
R1
!i10b 1
!s100 J<?G5FE_F5d?@Z50PcOdk0
IZT6HE=FRl9CS81ReOD`J?0
R2
R0
w1510011152
8/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v
F/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/renato/Dev/TP-OC2/projeto_quartus|/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v|
!i113 1
R6
R7
R8
n@processador
