$date
	Fri Aug 22 16:16:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dff_udp $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
x!
$end
#5000
0!
1"
#7000
x!
b1 $
1#
#10000
0"
#14000
b10 $
0#
#15000
0!
1"
#20000
0"
#21000
x!
b11 $
1#
#25000
1!
1"
#28000
x!
b100 $
0#
#30000
0"
#35000
1!
1"
b101 $
1#
#40000
0"
#42000
x!
b110 $
0#
#45000
0!
1"
#49000
x!
b111 $
1#
#50000
0"
#55000
1!
1"
#56000
x!
b1000 $
0#
#60000
0"
#63000
b1001 $
1#
#65000
1!
1"
#70000
x!
0"
b1010 $
0#
#75000
0!
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
