<profile>

<section name = "Vitis HLS Report for 'rbm_size_split'" level="0">
<item name = "Date">Mon Aug 28 05:53:55 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">RBM_hls</item>
<item name = "Solution">RBM_512_64_80M (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.50 ns, 3.528 ns, 3.38 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 12.500 ns, 12.500 ns, 1, 1, yes(flp)</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 31, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_nbreadreq_fu_42_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_s_nbreadreq_fu_56_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">14, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="vector_in_len_TDATA_blk_n">9, 2, 1, 2</column>
<column name="vector_in_len_ch176_blk_n">9, 2, 1, 2</column>
<column name="vector_in_len_ch277_blk_n">9, 2, 1, 2</column>
<column name="vector_in_len_ch378_blk_n">9, 2, 1, 2</column>
<column name="vector_out_len_TDATA_blk_n">9, 2, 1, 2</column>
<column name="vector_out_len_ch179_blk_n">9, 2, 1, 2</column>
<column name="vector_out_len_ch280_blk_n">9, 2, 1, 2</column>
<column name="vector_out_len_ch381_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_120">1, 0, 1, 0</column>
<column name="tmp_s_reg_131">1, 0, 1, 0</column>
<column name="vector_in_length_reg_124">12, 0, 12, 0</column>
<column name="vector_out_length_reg_135">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, rbm_size_split, return value</column>
<column name="vector_in_len_TVALID">in, 1, axis, vector_in_len, pointer</column>
<column name="vector_in_len_TDATA">in, 16, axis, vector_in_len, pointer</column>
<column name="vector_in_len_TREADY">out, 1, axis, vector_in_len, pointer</column>
<column name="vector_out_len_TVALID">in, 1, axis, vector_out_len, pointer</column>
<column name="vector_out_len_TDATA">in, 16, axis, vector_out_len, pointer</column>
<column name="vector_out_len_TREADY">out, 1, axis, vector_out_len, pointer</column>
<column name="vector_in_len_ch176_din">out, 12, ap_fifo, vector_in_len_ch176, pointer</column>
<column name="vector_in_len_ch176_num_data_valid">in, 8, ap_fifo, vector_in_len_ch176, pointer</column>
<column name="vector_in_len_ch176_fifo_cap">in, 8, ap_fifo, vector_in_len_ch176, pointer</column>
<column name="vector_in_len_ch176_full_n">in, 1, ap_fifo, vector_in_len_ch176, pointer</column>
<column name="vector_in_len_ch176_write">out, 1, ap_fifo, vector_in_len_ch176, pointer</column>
<column name="vector_in_len_ch277_din">out, 12, ap_fifo, vector_in_len_ch277, pointer</column>
<column name="vector_in_len_ch277_num_data_valid">in, 8, ap_fifo, vector_in_len_ch277, pointer</column>
<column name="vector_in_len_ch277_fifo_cap">in, 8, ap_fifo, vector_in_len_ch277, pointer</column>
<column name="vector_in_len_ch277_full_n">in, 1, ap_fifo, vector_in_len_ch277, pointer</column>
<column name="vector_in_len_ch277_write">out, 1, ap_fifo, vector_in_len_ch277, pointer</column>
<column name="vector_in_len_ch378_din">out, 12, ap_fifo, vector_in_len_ch378, pointer</column>
<column name="vector_in_len_ch378_num_data_valid">in, 8, ap_fifo, vector_in_len_ch378, pointer</column>
<column name="vector_in_len_ch378_fifo_cap">in, 8, ap_fifo, vector_in_len_ch378, pointer</column>
<column name="vector_in_len_ch378_full_n">in, 1, ap_fifo, vector_in_len_ch378, pointer</column>
<column name="vector_in_len_ch378_write">out, 1, ap_fifo, vector_in_len_ch378, pointer</column>
<column name="vector_out_len_ch179_din">out, 12, ap_fifo, vector_out_len_ch179, pointer</column>
<column name="vector_out_len_ch179_num_data_valid">in, 8, ap_fifo, vector_out_len_ch179, pointer</column>
<column name="vector_out_len_ch179_fifo_cap">in, 8, ap_fifo, vector_out_len_ch179, pointer</column>
<column name="vector_out_len_ch179_full_n">in, 1, ap_fifo, vector_out_len_ch179, pointer</column>
<column name="vector_out_len_ch179_write">out, 1, ap_fifo, vector_out_len_ch179, pointer</column>
<column name="vector_out_len_ch280_din">out, 12, ap_fifo, vector_out_len_ch280, pointer</column>
<column name="vector_out_len_ch280_num_data_valid">in, 8, ap_fifo, vector_out_len_ch280, pointer</column>
<column name="vector_out_len_ch280_fifo_cap">in, 8, ap_fifo, vector_out_len_ch280, pointer</column>
<column name="vector_out_len_ch280_full_n">in, 1, ap_fifo, vector_out_len_ch280, pointer</column>
<column name="vector_out_len_ch280_write">out, 1, ap_fifo, vector_out_len_ch280, pointer</column>
<column name="vector_out_len_ch381_din">out, 12, ap_fifo, vector_out_len_ch381, pointer</column>
<column name="vector_out_len_ch381_num_data_valid">in, 8, ap_fifo, vector_out_len_ch381, pointer</column>
<column name="vector_out_len_ch381_fifo_cap">in, 8, ap_fifo, vector_out_len_ch381, pointer</column>
<column name="vector_out_len_ch381_full_n">in, 1, ap_fifo, vector_out_len_ch381, pointer</column>
<column name="vector_out_len_ch381_write">out, 1, ap_fifo, vector_out_len_ch381, pointer</column>
</table>
</item>
</section>
</profile>
