;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -101, <-1
	SUB -207, <-120
	SUB #212, @0
	ADD #270, <0
	MOV -7, <-20
	SUB #212, @0
	SPL 0, <112
	ADD 270, 60
	SPL 721, @-509
	JMP <121, 303
	JMP <121, 303
	SUB @0, @2
	SPL 721, @-509
	ADD #270, <0
	SLT 721, -501
	SPL 0, <112
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SUB #-16, <-20
	SUB #-16, <-20
	ADD 210, 60
	SLT #162, @200
	JMP <-127, 100
	ADD #-30, 9
	ADD #-30, 9
	CMP @127, 106
	SUB @0, @2
	ADD 210, 60
	CMP 210, @10
	ADD 210, 60
	SUB @126, @110
	CMP #210, @0
	JMN -101, @-1
	JMN -101, @-1
	JMP <-131, 143
	SLT #162, @200
	JMP <-127, 100
	MOV -7, <-20
	CMP @121, 106
	SUB -0, 901
	MOV -7, <-20
	DJN <32, @230
	CMP #210, @0
	SUB -0, 901
