Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x86ab17ee

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3746 LCs used as LUT4 only
Info:      556 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      631 LCs used as DFF only
Info: Packing carries..
Info:       56 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1243)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[0]_SB_DFFESR_Q_30_R_SB_LUT4_O_I1_SB_LUT4_I2_3_O [reset] (fanout 24)
Info: promoting cpu0.r[0]_SB_DFFESR_Q_30_R_SB_LUT4_O_I1_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.divisor_SB_DFFE_Q_E [cen] (fanout 66)
Info: promoting cpu0.div0.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.result_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0xffa6fb8a

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x3cbe67e2

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5025/ 5280    95%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5067 cells.
Info:   initial placement placed 500/5067 cells
Info:   initial placement placed 1000/5067 cells
Info:   initial placement placed 1500/5067 cells
Info:   initial placement placed 2000/5067 cells
Info:   initial placement placed 2500/5067 cells
Info:   initial placement placed 3000/5067 cells
Info:   initial placement placed 3500/5067 cells
Info:   initial placement placed 4000/5067 cells
Info:   initial placement placed 4500/5067 cells
Info:   initial placement placed 5000/5067 cells
Info:   initial placement placed 5067/5067 cells
Info: Initial placement time 2.32s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 5570, wirelen = 140647
Info:   at iteration #5: temp = 0.062500, timing cost = 6591, wirelen = 140538
Info:   at iteration #10: temp = 0.020503, timing cost = 6498, wirelen = 138626
Info:   at iteration #15: temp = 0.014239, timing cost = 7552, wirelen = 134222
Info:   at iteration #20: temp = 0.011598, timing cost = 6080, wirelen = 133602
Info:   at iteration #25: temp = 0.009446, timing cost = 6199, wirelen = 131425
Info:   at iteration #30: temp = 0.007309, timing cost = 5413, wirelen = 132801
Info:   at iteration #35: temp = 0.005656, timing cost = 6843, wirelen = 131838
Info:   at iteration #40: temp = 0.004376, timing cost = 6415, wirelen = 132119
Info:   at iteration #45: temp = 0.003565, timing cost = 6056, wirelen = 130974
Info:   at iteration #50: temp = 0.002758, timing cost = 5319, wirelen = 130712
Info:   at iteration #55: temp = 0.002134, timing cost = 5982, wirelen = 130853
Info:   at iteration #60: temp = 0.001738, timing cost = 6031, wirelen = 130486
Info:   at iteration #65: temp = 0.001345, timing cost = 7302, wirelen = 129595
Info:   at iteration #70: temp = 0.001041, timing cost = 5857, wirelen = 128978
Info:   at iteration #75: temp = 0.000848, timing cost = 6217, wirelen = 127837
Info:   at iteration #80: temp = 0.000656, timing cost = 6197, wirelen = 127784
Info:   at iteration #85: temp = 0.000508, timing cost = 7030, wirelen = 127601
Info:   at iteration #90: temp = 0.000413, timing cost = 5903, wirelen = 126748
Info:   at iteration #95: temp = 0.000337, timing cost = 6666, wirelen = 124350
Info:   at iteration #100: temp = 0.000274, timing cost = 5567, wirelen = 123926
Info:   at iteration #105: temp = 0.000235, timing cost = 7239, wirelen = 120829
Info:   at iteration #110: temp = 0.000192, timing cost = 6050, wirelen = 119907
Info:   at iteration #115: temp = 0.000156, timing cost = 6706, wirelen = 117804
Info:   at iteration #120: temp = 0.000134, timing cost = 7315, wirelen = 113518
Info:   at iteration #125: temp = 0.000115, timing cost = 6696, wirelen = 112987
Info:   at iteration #130: temp = 0.000104, timing cost = 8141, wirelen = 106974
Info:   at iteration #135: temp = 0.000089, timing cost = 7541, wirelen = 105187
Info:   at iteration #140: temp = 0.000084, timing cost = 7489, wirelen = 99845
Info:   at iteration #145: temp = 0.000080, timing cost = 6084, wirelen = 95673
Info:   at iteration #150: temp = 0.000072, timing cost = 6417, wirelen = 92381
Info:   at iteration #155: temp = 0.000069, timing cost = 7408, wirelen = 87704
Info:   at iteration #160: temp = 0.000065, timing cost = 6216, wirelen = 82228
Info:   at iteration #165: temp = 0.000062, timing cost = 5354, wirelen = 78790
Info:   at iteration #170: temp = 0.000059, timing cost = 6098, wirelen = 74506
Info:   at iteration #175: temp = 0.000056, timing cost = 5617, wirelen = 69713
Info:   at iteration #180: temp = 0.000053, timing cost = 5813, wirelen = 67095
Info:   at iteration #185: temp = 0.000050, timing cost = 5575, wirelen = 63150
Info:   at iteration #190: temp = 0.000048, timing cost = 5676, wirelen = 60790
Info: Legalising relative constraints...
Info:     moved 303 cells, 172 unplaced (after legalising chains)
Info:        average distance 2.206981
Info:        maximum distance 8.062258
Info:     moved 497 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.905484
Info:        maximum distance 22.825424
Info:   at iteration #195: temp = 0.000046, timing cost = 4871, wirelen = 57825
Info:   at iteration #200: temp = 0.000046, timing cost = 6017, wirelen = 54042
Info:   at iteration #205: temp = 0.000043, timing cost = 5489, wirelen = 52072
Info:   at iteration #210: temp = 0.000041, timing cost = 5138, wirelen = 49460
Info:   at iteration #215: temp = 0.000041, timing cost = 5743, wirelen = 46315
Info:   at iteration #220: temp = 0.000037, timing cost = 5356, wirelen = 44896
Info:   at iteration #225: temp = 0.000037, timing cost = 5987, wirelen = 42478
Info:   at iteration #230: temp = 0.000033, timing cost = 5409, wirelen = 40818
Info:   at iteration #235: temp = 0.000032, timing cost = 5296, wirelen = 38868
Info:   at iteration #240: temp = 0.000030, timing cost = 5231, wirelen = 37006
Info:   at iteration #245: temp = 0.000027, timing cost = 5009, wirelen = 35812
Info:   at iteration #250: temp = 0.000025, timing cost = 5443, wirelen = 34669
Info:   at iteration #255: temp = 0.000022, timing cost = 5180, wirelen = 33690
Info:   at iteration #260: temp = 0.000020, timing cost = 4959, wirelen = 32660
Info:   at iteration #265: temp = 0.000018, timing cost = 4417, wirelen = 31655
Info:   at iteration #270: temp = 0.000012, timing cost = 4858, wirelen = 30484
Info:   at iteration #275: temp = 0.000007, timing cost = 4757, wirelen = 29361
Info:   at iteration #280: temp = 0.000004, timing cost = 4777, wirelen = 28720
Info:   at iteration #285: temp = 0.000002, timing cost = 4708, wirelen = 28531
Info:   at iteration #290: temp = 0.000001, timing cost = 4764, wirelen = 28475
Info:   at iteration #295: temp = 0.000000, timing cost = 4763, wirelen = 28451
Info:   at iteration #300: temp = 0.000000, timing cost = 4762, wirelen = 28436
Info:   at iteration #305: temp = 0.000000, timing cost = 4760, wirelen = 28425
Info:   at iteration #310: temp = 0.000000, timing cost = 4763, wirelen = 28423
Info:   at iteration #315: temp = 0.000000, timing cost = 4761, wirelen = 28417
Info:   at iteration #320: temp = 0.000000, timing cost = 4761, wirelen = 28412
Info:   at iteration #324: temp = 0.000000, timing cost = 4760, wirelen = 28417 
Info: SA placement time 102.80s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.68 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 50.68 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 21.69 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 42.29 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 8.35 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [ 10221,  13715) |*********+
Info: [ 13715,  17209) |**************+
Info: [ 17209,  20703) |*************+
Info: [ 20703,  24197) |*+
Info: [ 24197,  27691) |***+
Info: [ 27691,  31185) |******************************+
Info: [ 31185,  34679) |*****************************************+
Info: [ 34679,  38173) |********************+
Info: [ 38173,  41667) |*************************+
Info: [ 41667,  45161) |*****************+
Info: [ 45161,  48655) |**********+
Info: [ 48655,  52149) |*****+
Info: [ 52149,  55643) |*********+
Info: [ 55643,  59137) |***********+
Info: [ 59137,  62631) |*************+
Info: [ 62631,  66125) |***********************+
Info: [ 66125,  69619) |**********************+
Info: [ 69619,  73113) |************************************************************ 
Info: [ 73113,  76607) |**************************+
Info: [ 76607,  80101) |**************************************************+
Info: Checksum: 0x4fce4fcc

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17791 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       12        987 |   12   987 |     16822
Info:       2000 |       42       1957 |   30   970 |     15874
Info:       3000 |       88       2911 |   46   954 |     14963
Info:       4000 |      172       3827 |   84   916 |     14135
Info:       5000 |      295       4704 |  123   877 |     13371
Info:       6000 |      490       5509 |  195   805 |     12665
Info:       7000 |      741       6258 |  251   749 |     12052
Info:       8000 |      998       7001 |  257   743 |     11529
Info:       9000 |     1318       7681 |  320   680 |     11097
Info:      10000 |     1526       8473 |  208   792 |     10449
Info:      11000 |     1784       9215 |  258   742 |      9989
Info:      12000 |     2022       9977 |  238   762 |      9376
Info:      13000 |     2347      10652 |  325   675 |      8870
Info:      14000 |     2715      11284 |  368   632 |      8479
Info:      15000 |     3142      11857 |  427   573 |      8201
Info:      16000 |     3606      12393 |  464   536 |      7911
Info:      17000 |     4073      12926 |  467   533 |      7694
Info:      18000 |     4551      13448 |  478   522 |      7499
Info:      19000 |     4987      14012 |  436   564 |      7247
Info:      20000 |     5428      14571 |  441   559 |      6962
Info:      21000 |     5879      15120 |  451   549 |      6708
Info:      22000 |     6363      15636 |  484   516 |      6553
Info:      23000 |     6814      16185 |  451   549 |      6371
Info:      24000 |     7351      16648 |  537   463 |      6305
Info:      25000 |     7821      17178 |  470   530 |      6104
Info:      26000 |     8321      17678 |  500   500 |      5942
Info:      27000 |     8816      18183 |  495   505 |      5712
Info:      28000 |     9346      18653 |  530   470 |      5597
Info:      29000 |     9849      19150 |  503   497 |      5410
Info:      30000 |    10331      19668 |  482   518 |      5285
Info:      31000 |    10770      20229 |  439   561 |      5069
Info:      32000 |    11245      20754 |  475   525 |      4848
Info:      33000 |    11681      21318 |  436   564 |      4612
Info:      34000 |    12197      21802 |  516   484 |      4457
Info:      35000 |    12654      22345 |  457   543 |      4375
Info:      36000 |    13098      22901 |  444   556 |      4311
Info:      37000 |    13594      23405 |  496   504 |      4146
Info:      38000 |    14135      23864 |  541   459 |      4050
Info:      39000 |    14620      24379 |  485   515 |      3942
Info:      40000 |    15128      24871 |  508   492 |      3773
Info:      41000 |    15608      25391 |  480   520 |      3587
Info:      42000 |    16108      25891 |  500   500 |      3502
Info:      43000 |    16577      26422 |  469   531 |      3425
Info:      44000 |    17178      26821 |  601   399 |      3349
Info:      45000 |    17766      27233 |  588   412 |      3309
Info:      46000 |    18381      27618 |  615   385 |      3296
Info:      47000 |    18959      28040 |  578   422 |      3193
Info:      48000 |    19481      28518 |  522   478 |      3106
Info:      49000 |    19912      29087 |  431   569 |      3024
Info:      50000 |    20486      29513 |  574   426 |      3018
Info:      51000 |    21073      29926 |  587   413 |      2947
Info:      52000 |    21593      30406 |  520   480 |      2826
Info:      53000 |    22139      30860 |  546   454 |      2684
Info:      54000 |    22740      31259 |  601   399 |      2657
Info:      55000 |    23353      31646 |  613   387 |      2580
Info:      56000 |    23932      32067 |  579   421 |      2556
Info:      57000 |    24486      32513 |  554   446 |      2469
Info:      58000 |    25015      32984 |  529   471 |      2468
Info:      59000 |    25569      33430 |  554   446 |      2420
Info:      60000 |    26158      33841 |  589   411 |      2404
Info:      61000 |    26684      34315 |  526   474 |      2378
Info:      62000 |    27264      34735 |  580   420 |      2347
Info:      63000 |    27807      35192 |  543   457 |      2287
Info:      64000 |    28359      35640 |  552   448 |      2215
Info:      65000 |    28941      36058 |  582   418 |      2161
Info:      66000 |    29478      36521 |  537   463 |      2114
Info:      67000 |    30044      36955 |  566   434 |      2060
Info:      68000 |    30577      37422 |  533   467 |      2009
Info:      69000 |    31142      37857 |  565   435 |      1954
Info:      70000 |    31646      38353 |  504   496 |      1847
Info:      71000 |    32123      38876 |  477   523 |      1661
Info:      72000 |    32688      39311 |  565   435 |      1642
Info:      73000 |    33256      39743 |  568   432 |      1552
Info:      74000 |    33860      40139 |  604   396 |      1524
Info:      75000 |    34438      40561 |  578   422 |      1535
Info:      76000 |    35021      40978 |  583   417 |      1545
Info:      77000 |    35600      41399 |  579   421 |      1499
Info:      78000 |    36246      41753 |  646   354 |      1499
Info:      79000 |    36835      42164 |  589   411 |      1478
Info:      80000 |    37364      42635 |  529   471 |      1428
Info:      81000 |    37919      43080 |  555   445 |      1408
Info:      82000 |    38443      43556 |  524   476 |      1399
Info:      83000 |    39016      43983 |  573   427 |      1329
Info:      84000 |    39533      44466 |  517   483 |      1367
Info:      85000 |    40070      44929 |  537   463 |      1279
Info:      86000 |    40634      45365 |  564   436 |      1245
Info:      87000 |    41141      45858 |  507   493 |      1201
Info:      88000 |    41734      46265 |  593   407 |      1128
Info:      89000 |    42199      46800 |  465   535 |       886
Info:      90000 |    42755      47244 |  556   444 |       875
Info:      91000 |    43368      47631 |  613   387 |       861
Info:      92000 |    43833      48166 |  465   535 |       585
Info:      93000 |    44263      48736 |  430   570 |       295
Info:      94000 |    44805      49194 |  542   458 |       252
Info:      95000 |    45413      49586 |  608   392 |       243
Info:      96000 |    45839      50160 |  426   574 |        33
Info:      96089 |    45861      50228 |   22    68 |         0
Info: Routing complete.
Info: Route time 48.36s
Info: Checksum: 0x621eadf5

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_6_DFFLC.O
Info:  6.1  7.5    Net cpu0.R1[2] budget -1.475000 ns (18,23) -> (20,4)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  8.8  Source cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 10.5    Net cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 budget -1.811000 ns (20,4) -> (20,5)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 11.8  Source cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 14.8    Net cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -1.628000 ns (20,5) -> (18,6)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 15.6  Source cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 17.4    Net cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_I2 budget -2.454000 ns (18,6) -> (18,7)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_LC.I2
Info:  1.2 18.6  Source cpu0.alu0.b_not_SB_LUT4_O_4_I2_SB_LUT4_O_LC.O
Info:  1.8 20.4    Net cpu0.alu0.b_not_SB_LUT4_O_4_I2 budget -1.419000 ns (18,7) -> (17,8)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_LC.I2
Info:  1.2 21.6  Source cpu0.alu0.b_not_SB_LUT4_O_4_LC.O
Info:  4.7 26.2    Net cpu0.alu0.b_not[3] budget -2.454000 ns (17,8) -> (8,9)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_28_LC.I3
Info:  0.9 27.1  Source cpu0.alu0.a_SB_LUT4_O_28_LC.O
Info:  1.8 28.9    Net cpu0.alu_a[3] budget -1.795000 ns (8,9) -> (7,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.I1
Info:  0.7 29.6  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 29.6    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 29.8  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 29.8    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.1  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.1    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 30.4  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 30.4    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.7  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 31.2    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (7,9) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.5  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 31.5    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 31.8  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 31.8    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 32.1  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 32.1    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 32.3  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 32.3    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.6  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.6    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.9  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 32.9    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.2  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.2    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (7,10) -> (7,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.5  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 34.0    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (7,10) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 34.3  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 34.3    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 34.6  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.6    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 34.8  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 34.8    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 35.1  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 35.1    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 35.4  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 35.4    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 35.7  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 35.7    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 36.0  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 36.0    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (7,11) -> (7,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 36.2  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 36.8    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (7,11) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 37.1  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 37.1    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 37.3  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 37.3    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 37.6  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 37.6    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 37.9  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 37.9    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 38.2  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 38.2    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 38.5  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 38.5    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 38.7  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 39.4    Net cpu0.alu0.sub_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (7,12) -> (7,12)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 40.3  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  3.0 43.2    Net cpu0.alu0.cmp[10] budget -1.366000 ns (7,12) -> (4,13)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I0_1_LC.I0
Info:  1.3 44.5  Source cpu0.alu0.cmp_SB_LUT4_I0_1_LC.O
Info:  1.8 46.3    Net cpu0.alu0.cmp_SB_LUT4_I0_1_O budget -0.679000 ns (4,13) -> (4,12)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 47.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 49.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.594000 ns (4,12) -> (4,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 50.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 52.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.408000 ns (4,11) -> (4,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 53.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 55.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -0.367000 ns (4,11) -> (4,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 56.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 58.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.904000 ns (4,11) -> (5,10)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2 59.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.0 62.6    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O budget -0.265000 ns (5,10) -> (9,8)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:  0.9 63.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.8 65.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O budget -0.265000 ns (9,8) -> (10,8)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_LC.I0
Info:  1.3 66.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  4.6 71.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O budget -0.606000 ns (10,8) -> (23,6)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  1.2 72.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  3.5 75.8    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O budget -0.733000 ns (23,6) -> (18,5)
Info:                Sink cpu0.r[11]_SB_DFFESR_Q_25_DFFLC.I0
Info:  1.2 77.0  Setup cpu0.r[11]_SB_DFFESR_Q_25_DFFLC.I0
Info: 29.4 ns logic, 47.6 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.O_16
Info:  3.6  3.7    Net cpu0.alu0.mult_al_bl[16] budget 0.000000 ns (0,5) -> (1,14)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I1
Info:  0.7  4.4  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  4.4    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.7  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.7    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.9  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.9    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.2  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.2    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.5  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.5    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.8  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.8    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.0  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.0    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.3  Source cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.9    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8] budget 0.560000 ns (1,14) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.2  Source cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.2    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[9] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.4  Source cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.4    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[10] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.7  Source cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.7    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[11] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.0  Source cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.0    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[12] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.3  Source cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.3    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[13] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.5  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.5    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[14] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.8  Source cpu0.alu0.mult64_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.8    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[15] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.1  Source cpu0.alu0.mult64_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  9.7    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[16] budget 0.560000 ns (1,15) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.9  Source cpu0.alu0.mult64_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.9    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[17] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.2  Source cpu0.alu0.mult64_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.2    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[18] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.5  Source cpu0.alu0.mult64_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.5    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[19] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.8  Source cpu0.alu0.mult64_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.8    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[20] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.0  Source cpu0.alu0.mult64_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.0    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[21] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.3  Source cpu0.alu0.mult64_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.3    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[22] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.6  Source cpu0.alu0.mult64_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.6    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[23] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.9  Source cpu0.alu0.mult64_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 13.1    Net cpu0.alu0.mult64_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[24] budget 1.220000 ns (1,16) -> (1,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 14.0  Source cpu0.alu0.mult64_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 17.0    Net cpu0.alu0.mult64_SB_LUT4_O_10_I2_SB_LUT4_O_I2 budget 2.139000 ns (1,17) -> (1,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_I1_SB_LUT4_O_LC.I2
Info:  1.2 18.2  Source cpu0.alu0.mult64_SB_LUT4_O_11_I1_SB_LUT4_O_LC.O
Info:  2.4 20.6    Net cpu0.alu0.mult64_SB_LUT4_O_11_I1 budget 1.897000 ns (1,20) -> (2,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.I1
Info:  0.7 21.3  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.6 21.8    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (2,18) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 22.1  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 22.1    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 22.4  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 22.4    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 22.6  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 22.6    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_17_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 22.9  Source cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_17_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 22.9    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_16_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 23.2  Source cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_16_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 23.2    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 23.5  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.0 23.5    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_15_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 23.8  Source cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_15_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 23.8    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (2,19) -> (2,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_14_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 24.0  Source cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_14_I0_SB_LUT4_I1_LC.COUT
Info:  0.6 24.6    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (2,19) -> (2,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I1_SB_LUT4_I2_LC.CIN
Info:  0.3 24.9  Source cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I1_SB_LUT4_I2_LC.COUT
Info:  0.0 24.9    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (2,20) -> (2,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 25.1  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.7 25.8    Net cpu0.alu0.mult64_SB_LUT4_O_9_I1_SB_CARRY_I0_CO[51] budget 0.660000 ns (2,20) -> (2,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.I3
Info:  0.9 26.7  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.O
Info:  4.1 30.8    Net cpu0.alu0.mult64[51] budget 2.393000 ns (2,20) -> (4,15)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 31.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 33.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 budget -0.672000 ns (4,15) -> (4,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 34.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 38.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.642000 ns (4,16) -> (10,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.9 39.1  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  2.8 41.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O budget 0.061000 ns (10,18) -> (17,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_LC.I2
Info:  1.2 43.1  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  4.2 47.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O budget -0.314000 ns (17,18) -> (21,27)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_LC.I0
Info:  1.3 48.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:  4.1 52.8    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O budget -0.541000 ns (21,27) -> (16,20)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_LC.I2
Info:  1.2 53.9  Setup cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_LC.I2
Info: 20.2 ns logic, 33.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  6.8  6.8    Net RX$SB_IO_IN budget 16.716000 ns (13,0) -> (22,17)
Info:                Sink RX_SB_LUT4_I3_1_LC.I3
Info:  0.9  7.7  Source RX_SB_LUT4_I3_1_LC.O
Info:  5.2 12.9    Net RX_SB_LUT4_I3_1_O budget 9.204000 ns (22,17) -> (8,22)
Info:                Sink RX_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.I2
Info:  1.2 14.1  Source RX_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.O
Info:  4.6 18.7    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 8.791000 ns (8,22) -> (23,19)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 20.0  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 21.8    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I1 budget 7.214000 ns (23,19) -> (23,19)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I1
Info:  1.2 22.9  Setup uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I1
Info: 4.5 ns logic, 18.4 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_5_DFFLC.O
Info:  5.0  6.4    Net cpu0.R0[0] budget -3.784000 ns (18,22) -> (18,5)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  7.7  Source cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  9.4    Net cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -2.968000 ns (18,5) -> (18,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 10.7  Source cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.5    Net cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_I1 budget -2.739000 ns (18,4) -> (18,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_LC.I1
Info:  1.2 13.7  Source cpu0.alu0.b_SB_LUT4_O_26_I1_SB_LUT4_O_LC.O
Info:  2.3 16.0    Net cpu0.alu0.b_SB_LUT4_O_26_I1 budget -3.803000 ns (18,4) -> (21,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_26_LC.I1
Info:  1.2 17.2  Source cpu0.alu0.b_SB_LUT4_O_26_LC.O
Info:  4.6 21.8    Net cpu0.alu_b[0] budget -1.606000 ns (21,4) -> (8,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.I3
Info:  0.9 22.7  Source cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.O
Info:  3.5 26.2    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[1] budget 3.785000 ns (8,8) -> (2,9)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:  0.7 26.9  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0 26.9    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (2,9) -> (2,9)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_3_LC.CIN
Info:  0.3 27.1  Source cpu0.alu0.invertshift_SB_LUT4_O_3_LC.COUT
Info:  0.0 27.1    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.000000 ns (2,9) -> (2,9)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.CIN
Info:  0.3 27.4  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 28.1    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (2,9) -> (2,9)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 29.0  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  1.8 30.7    Net cpu0.alu0.invertshift[3] budget 2.902000 ns (2,9) -> (2,9)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 31.6  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  2.4 34.0    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 4.456000 ns (2,9) -> (1,11)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 34.9  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 37.9    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_I2 budget 4.198000 ns (1,11) -> (1,13)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_LC.I2
Info:  1.2 39.1  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7_SB_LUT4_O_LC.O
Info:  4.2 43.3    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_7 budget 4.630000 ns (1,13) -> (0,23)
Info:                Sink cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_8
Info:  0.1 43.4  Setup cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_8
Info: 12.5 ns logic, 31.0 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source LED1_SB_LUT4_I3_LC.O
Info:  8.2  9.6    Net LED1$SB_IO_OUT budget 81.943001 ns (4,10) -> (18,31)
Info:                Sink LED1$sb_io.D_OUT_0
Info: 1.4 ns logic, 8.2 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 12.99 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 53.94 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 22.94 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 43.40 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 9.61 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [  6322,  10011) |*********+
Info: [ 10011,  13700) |*************+
Info: [ 13700,  17389) |***********+
Info: [ 17389,  21078) |*+
Info: [ 21078,  24767) |+
Info: [ 24767,  28456) |***+
Info: [ 28456,  32145) |***************************************+
Info: [ 32145,  35834) |*******************************************+
Info: [ 35834,  39523) |***********************+
Info: [ 39523,  43212) |********** 
Info: [ 43212,  46901) |***********+
Info: [ 46901,  50590) |********+
Info: [ 50590,  54279) |*****+
Info: [ 54279,  57968) |***********+
Info: [ 57968,  61657) |*************+
Info: [ 61657,  65346) |**************+
Info: [ 65346,  69035) |***************+
Info: [ 69035,  72724) |************************************************************ 
Info: [ 72724,  76413) |**********************************+
Info: [ 76413,  80102) |**********************************************+
