{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519646523485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519646523486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 15:02:03 2018 " "Processing started: Mon Feb 26 15:02:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519646523486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519646523486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example2 -c Example2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example2 -c Example2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519646523487 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519646523649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519646524029 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519646524029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519646524029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Example2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Example2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Example2 " "Found entity 1: Example2" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519646524030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519646524030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example2 " "Elaborating entity \"Example2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519646524083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst\"" {  } { { "Example2.bdf" "inst" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 152 376 520 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524103 ""}
{ "Warning" "WCBX_LPM_COUNTER_CBX_LPM_COUNTER_LATCH_USED_WARNING" "" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1519646524474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646524483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524483 ""}  } { { "lpm_counter1.vhd" "" { Text "/home/mstfknn/altera/Ex2/lpm_counter1.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519646524483 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_ksl.tdf" "" { Text "/home/mstfknn/altera/Ex2/db/cntr_ksl.tdf" 118 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1519646524537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ksl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ksl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ksl " "Found entity 1: cntr_ksl" {  } { { "db/cntr_ksl.tdf" "" { Text "/home/mstfknn/altera/Ex2/db/cntr_ksl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519646524538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519646524538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ksl lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_ksl:auto_generated " "Elaborating entity \"cntr_ksl\" for hierarchy \"lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_ksl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/mstfknn/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519646524538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 272 616 792 288 "co" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519646525142 "|Example2|co"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] VCC " "Pin \"q\[3\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519646525142 "|Example2|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] VCC " "Pin \"q\[2\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519646525142 "|Example2|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] VCC " "Pin \"q\[1\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519646525142 "|Example2|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] VCC " "Pin \"q\[0\]\" is stuck at VCC" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519646525142 "|Example2|q[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519646525142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519646525447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646525447 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sload " "No output dependent on input pin \"sload\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 168 104 272 184 "sload" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|sload"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "updown " "No output dependent on input pin \"updown\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 256 104 272 272 "updown" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|updown"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 296 104 272 312 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count " "No output dependent on input pin \"count\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 336 104 272 352 "count" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|count"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519646526107 "|Example2|data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1519646526107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519646526108 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519646526108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519646526108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519646526115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 15:02:06 2018 " "Processing ended: Mon Feb 26 15:02:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519646526115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519646526115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519646526115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519646526115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519646527712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519646527713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 15:02:07 2018 " "Processing started: Mon Feb 26 15:02:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519646527713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519646527713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Example2 -c Example2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Example2 -c Example2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519646527714 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519646527766 ""}
{ "Info" "0" "" "Project  = Example2" {  } {  } 0 0 "Project  = Example2" 0 0 "Fitter" 0 0 1519646527767 ""}
{ "Info" "0" "" "Revision = Example2" {  } {  } 0 0 "Revision = Example2" 0 0 "Fitter" 0 0 1519646527767 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1519646527891 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Example2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Example2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519646527894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519646527968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519646527993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519646527993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519646529129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519646529160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519646529763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519646529763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519646529763 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519646529763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519646529830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519646529830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519646529830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519646529830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519646529830 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519646529830 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519646529833 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "co " "Pin co not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { co } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 272 616 792 288 "co" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { co } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sload " "Pin sload not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { sload } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 168 104 272 184 "sload" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "updown " "Pin updown not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { updown } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 256 104 272 272 "updown" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { updown } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 296 104 272 312 "clock" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count " "Pin count not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { count } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 336 104 272 352 "count" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { data[3] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { data[2] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { data[1] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { data[0] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 216 104 272 232 "data" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { q[3] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { q[2] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { q[1] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mstfknn/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { q[0] } } } { "Example2.bdf" "" { Schematic "/home/mstfknn/altera/Ex2/Example2.bdf" { { 224 616 792 240 "q" "" } } } } { "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mstfknn/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1519646530816 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1519646530816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Example2.sdc " "Synopsys Design Constraints File file not found: 'Example2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519646531366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519646531366 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1519646531367 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1519646531367 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1519646531368 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519646531368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1519646531368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519646531379 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519646531379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519646531380 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519646531381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519646531381 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519646531381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519646531381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519646531381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519646531382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1519646531382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519646531382 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 8 5 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 8 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1519646531384 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1519646531384 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1519646531384 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1519646531385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1519646531385 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1519646531385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519646531394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519646532367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519646532426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519646532483 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519646532605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519646532605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519646532863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "/home/mstfknn/altera/Ex2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1519646533326 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519646533326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519646533400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1519646533402 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1519646533402 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519646533402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1519646533409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519646533436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519646533772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519646533795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519646534117 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519646534413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mstfknn/altera/Ex2/output_files/Example2.fit.smsg " "Generated suppressed messages file /home/mstfknn/altera/Ex2/output_files/Example2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519646535292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519646535439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 15:02:15 2018 " "Processing ended: Mon Feb 26 15:02:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519646535439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519646535439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519646535439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519646535439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519646537793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519646537794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 15:02:17 2018 " "Processing started: Mon Feb 26 15:02:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519646537794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519646537794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Example2 -c Example2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Example2 -c Example2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519646537795 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519646538629 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519646538650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519646538996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 15:02:18 2018 " "Processing ended: Mon Feb 26 15:02:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519646538996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519646538996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519646538996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519646538996 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519646539172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519646540488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519646540488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 15:02:20 2018 " "Processing started: Mon Feb 26 15:02:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519646540488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519646540488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Example2 -c Example2 " "Command: quartus_sta Example2 -c Example2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519646540489 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1519646540536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519646540644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519646540645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519646540700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519646540700 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Example2.sdc " "Synopsys Design Constraints File file not found: 'Example2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1519646540847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519646540847 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1519646540848 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1519646540848 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1519646540848 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1519646540848 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1519646540849 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1519646540853 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1519646540853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646540854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646540856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646540857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646540857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646540858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646540858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1519646540884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1519646540927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1519646541394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519646541414 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1519646541414 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1519646541414 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1519646541414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541417 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1519646541419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519646541473 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1519646541474 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1519646541474 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1519646541474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519646541476 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519646541558 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519646541558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519646541576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 15:02:21 2018 " "Processing ended: Mon Feb 26 15:02:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519646541576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519646541576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519646541576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519646541576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519646543715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519646543716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 15:02:23 2018 " "Processing started: Mon Feb 26 15:02:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519646543716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519646543716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Example2 -c Example2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Example2 -c Example2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519646543716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_6_1200mv_85c_slow.vho /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_6_1200mv_85c_slow.vho in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544116 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_6_1200mv_0c_slow.vho /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_6_1200mv_0c_slow.vho in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_min_1200mv_0c_fast.vho /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_min_1200mv_0c_fast.vho in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2.vho /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2.vho in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_6_1200mv_85c_vhd_slow.sdo /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_6_1200mv_85c_vhd_slow.sdo in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_6_1200mv_0c_vhd_slow.sdo /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_6_1200mv_0c_vhd_slow.sdo in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_min_1200mv_0c_vhd_fast.sdo /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_min_1200mv_0c_vhd_fast.sdo in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Example2_vhd.sdo /home/mstfknn/altera/Ex2/simulation/modelsim/ simulation " "Generated file Example2_vhd.sdo in folder \"/home/mstfknn/altera/Ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1519646544262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519646544300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 15:02:24 2018 " "Processing ended: Mon Feb 26 15:02:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519646544300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519646544300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519646544300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519646544300 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519646544401 ""}
