m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dylanggf/Documents/Arqui1/RIDA-architecture/simulation/modelsim
vFetch
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1729111121
!i10b 1
!s100 C^42G8gemMKQb`o1FlP763
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I^IRH`D3>mK`6Q:T6zCMbn2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1729109825
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv
!i122 1
L0 1 49
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1729111121.000000
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture|/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture
Z9 tCvgOpt 0
n@fetch
vFetch_tb
R1
R2
!i10b 1
!s100 dUg12G6Ba8:B7c3NLg96R3
R3
IEmE1n=mo_aJ]E=VbhKSF_3
R4
S1
R0
w1729111068
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch_tb.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch_tb.sv
!i122 4
L0 3 89
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture|/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch_tb.sv|
!i113 1
R7
R8
R9
n@fetch_tb
vinstrROM
R2
!i10b 1
!s100 3TJDh^:A6;daf<>`ZgK8R3
R3
IW0jC1`b4oez7GASC?MA]U3
R4
R0
w1729108188
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v
!i122 0
L0 40 61
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture|/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture
R9
ninstr@r@o@m
vInstruction_Memory
R1
R2
!i10b 1
!s100 Lg_k:?9]dO?jRz_G9@O8@2
R3
Igf[i2jDR_Y[3QH9Ik`o=U2
R4
S1
R0
w1729110781
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/Instruction_Memory.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/Instruction_Memory.sv
!i122 2
L0 1 31
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/Instruction_Memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture|/home/dylanggf/Documents/Arqui1/RIDA-architecture/Instruction_Memory.sv|
!i113 1
R7
R8
R9
n@instruction_@memory
vPC_Module
R1
R2
!i10b 1
!s100 ;lbEjib3^WOPoCJ:6B@RE3
R3
I>EI=FdoK^mB3d`_3IW5TX2
R4
S1
R0
w1729108030
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/PC_Module.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/PC_Module.sv
!i122 3
L0 1 29
R5
r1
!s85 0
31
R6
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/PC_Module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture|/home/dylanggf/Documents/Arqui1/RIDA-architecture/PC_Module.sv|
!i113 1
R7
R8
R9
n@p@c_@module
