INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/State_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_TB
