Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/trevor/NIH/openspeech/trunk/Quartus_180/HW/Arria10_SoM/AudioResearch_Passthrough/soc_system.qsys --block-symbol-file --output-directory=/home/trevor/NIH/openspeech/trunk/Quartus_180/HW/Arria10_SoM/AudioResearch_Passthrough/soc_system --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading AudioResearch_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding FE_Qsys_AD1939_Audio_Research_v1_0 [FE_Qsys_AD1939_Audio_Research_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Research_v1_0
Progress: Adding PLL_using_AD1939_MCLK [altera_iopll 18.0]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding clk_AD1939_ABCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.0]
Progress: Parameterizing module clk_hps
Progress: Adding ddr4 [altera_emif_a10_hps 18.0]
Progress: Parameterizing module ddr4
Progress: Adding hps [altera_arria10_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module jtag_master
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.ddr4: Debug features for HPS are currently not supported.
Info: soc_system.ddr4.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: soc_system.ddr4.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: soc_system.ddr4.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0, 900.0
Info: soc_system.ddr4.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out: FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out must be connected to an Avalon-ST source
Warning: soc_system.jtag_master: jtag_master.master must be connected to an Avalon-MM slave
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
