
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119316                       # Number of seconds simulated
sim_ticks                                119315881216                       # Number of ticks simulated
final_tick                               1177174702529                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137034                       # Simulator instruction rate (inst/s)
host_op_rate                                   173073                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4936355                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902480                       # Number of bytes of host memory used
host_seconds                                 24170.85                       # Real time elapsed on the host
sim_insts                                  3312230352                       # Number of instructions simulated
sim_ops                                    4183323837                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1814272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       771072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2103552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4693632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1588864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1588864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14174                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6024                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16434                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36669                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12413                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12413                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15205620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6462442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17630109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39337865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39693                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13316450                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13316450                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13316450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15205620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6462442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17630109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52654315                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143236353                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23182925                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091832                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934811                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9401130                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437356                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87638                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104529930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128069793                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23182925                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111262                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27197142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268291                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4921334                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12110326                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140949832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113752690     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784609      1.98%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365191      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381741      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267677      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125246      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778551      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979261      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514866      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140949832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161851                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.894115                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103359298                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6337604                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848256                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109701                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731638                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154470029                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51163                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103875380                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3807111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1371907                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431714                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1168748                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153016065                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2125                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400270                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622619                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        19615                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214082359                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713208031                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713208031                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45823134                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33781                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17759                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3798043                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308600                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1685578                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149153983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139218736                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109038                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25200235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57134450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1736                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140949832                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987718                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584497                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83564686     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23731105     16.84%     76.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952350      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810726      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900025      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706847      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068202      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119922      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95969      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140949832                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976795     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157308     12.04%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172465     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114983651     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012413      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362469     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844181      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139218736                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971951                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306568                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420802910                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174388671                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135102248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140525304                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200410                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977966                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159636                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3131942                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249573                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149187763                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166971                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190095                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901306                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17758                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13153                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237789                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136842099                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112389                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376637                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954985                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296312                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842596                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.955359                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135108834                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135102248                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81527970                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221175621                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.943212                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368612                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26773544                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959870                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136654868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712004                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87558381     64.07%     64.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502499     16.47%     80.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811259      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816243      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764064      2.75%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536201      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561033      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096793      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008395      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136654868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008395                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282841933                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302686150                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2286521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.432364                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.432364                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698147                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698147                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618379282                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186426901                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145844418                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143236353                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24010067                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19472700                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2048520                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9879287                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9242397                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2584332                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95266                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104891320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131282984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24010067                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11826729                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28896469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6668693                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2728436                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12252038                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141110229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112213760     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2034284      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3728050      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3377647      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2148609      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1761880      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1022954      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1064920      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13758125      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141110229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167626                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916548                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103827737                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4117208                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28524879                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47979                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4592420                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4151571                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1588                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158880303                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12166                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4592420                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104663712                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1078022                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1853441                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27717701                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1204927                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157114467                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226817                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222247307                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    731619872                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    731619872                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175985830                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46261462                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34656                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17328                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4335716                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14891290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7390763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85651                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1654329                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154135655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143257664                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161176                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26984612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59220884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141110229                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560491                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81100850     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24695747     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12991681      9.21%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7505928      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8305342      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3081730      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2737608      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       525639      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165704      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141110229                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573108     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118082     14.18%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141368     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120635553     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2027567      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17328      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13224080      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7353136      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143257664                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000149                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             832558                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428619289                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181155136                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140109861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144090222                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278251                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3418792                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       123032                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4592420                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         700549                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106171                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154170311                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14891290                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7390763                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17328                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1144002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2289967                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140891319                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12699127                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2366343                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20051896                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20049445                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7352769                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983628                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140238264                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140109861                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81761782                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229619641                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978172                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102493642                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126199567                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27971127                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2072928                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136517809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84606080     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24045933     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11948783      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4063246      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5003162      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1753618      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1234208      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1021888      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2840891      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136517809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102493642                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126199567                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18740223                       # Number of memory references committed
system.switch_cpus1.commit.loads             11472492                       # Number of loads committed
system.switch_cpus1.commit.membars              17328                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18215546                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113696099                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2602841                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2840891                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           287847612                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312934008                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2126124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102493642                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126199567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102493642                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397515                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397515                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715556                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715556                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634390351                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196124913                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148035074                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34656                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143236353                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23825164                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19305728                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065849                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9615187                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9146148                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2548164                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91688                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103925720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131155250                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23825164                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11694312                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28658562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6713305                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2953331                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12129594                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1668866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140138874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.557008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111480312     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2695929      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054722      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5043792      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1138476      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1630671      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228905      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          774997      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14091070     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140138874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166335                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915656                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102712137                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4537293                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28218308                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112738                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4558389                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4113498                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42877                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158254576                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82566                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4558389                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103580992                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1261471                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1811312                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27452740                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1473962                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156630029                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        17124                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        271288                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       153020                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220027657                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729527261                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729527261                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173617699                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46409958                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38435                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21618                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5054210                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15130590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7376410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123801                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1637505                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153852958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142867594                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192232                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28151394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61038172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140138874                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565806                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80317809     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25127557     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11741368      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8617360      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7665486      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3041443      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3010200      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466346      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151305      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140138874                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573641     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118110     14.11%     82.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145030     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119910337     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2147297      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16817      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13488510      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7304633      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142867594                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997426                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             836781                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426903075                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182043203                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139276340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143704375                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349736                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3704409                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1057                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230423                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4558389                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         785358                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92668                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153891381                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15130590                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7376410                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21605                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2301999                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140296616                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12961298                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2570978                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20264095                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19925025                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7302797                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.979476                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139459379                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139276340                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83536885                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231456132                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.972353                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360919                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101711344                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124911111                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28981581                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2068901                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135580485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921306                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693933                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84346800     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23970707     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10564596      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5533863      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4411735      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1586001      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1347567      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1006452      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2812764      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135580485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101711344                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124911111                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18572168                       # Number of memory references committed
system.switch_cpus2.commit.loads             11426181                       # Number of loads committed
system.switch_cpus2.commit.membars              16818                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17947316                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112549401                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2542954                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2812764                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286660413                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312344015                       # The number of ROB writes
system.switch_cpus2.timesIdled                  69827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3097479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101711344                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124911111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101711344                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.408263                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.408263                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710094                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710094                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632610451                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193989735                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148013869                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33636                       # number of misc regfile writes
system.l2.replacements                          36671                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1893333                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69439                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.266133                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           761.463444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.980404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6003.657063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.452688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2476.281079                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.234987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5284.669540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7889.217407                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4575.358617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5751.684771                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.183217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.075570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.161275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.240760                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139629                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175527                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83177                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33875                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57974                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  175026                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54651                       # number of Writeback hits
system.l2.Writeback_hits::total                 54651                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83177                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33875                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57974                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175026                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83177                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33875                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57974                       # number of overall hits
system.l2.overall_hits::total                  175026                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14174                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6024                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16434                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36669                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6024                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16434                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36669                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14174                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6024                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16434                       # number of overall misses
system.l2.overall_misses::total                 36669                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1753571                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2897761075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2561443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1251881995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2371211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3222463640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7378792935                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1753571                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2897761075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2561443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1251881995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2371211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3222463640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7378792935                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1753571                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2897761075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2561443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1251881995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2371211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3222463640                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7378792935                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39899                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74408                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              211695                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54651                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54651                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39899                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               211695                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39899                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              211695                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.150981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.220863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173216                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.150981                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.220863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173216                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.150981                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.220863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173216                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 175357.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204442.011782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 182960.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 207815.736222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 182400.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 196085.167336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201227.001964                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 175357.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204442.011782                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 182960.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 207815.736222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 182400.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 196085.167336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201227.001964                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 175357.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204442.011782                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 182960.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 207815.736222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 182400.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 196085.167336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201227.001964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12413                       # number of writebacks
system.l2.writebacks::total                     12413                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36669                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1171377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2072439858                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1744099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    901087470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1614181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2264886933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5242943918                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1171377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2072439858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1744099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    901087470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1614181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2264886933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5242943918                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1171377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2072439858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1744099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    901087470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1614181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2264886933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5242943918                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.150981                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.220863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173216                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.150981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.220863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173216                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.150981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.220863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173216                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117137.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146214.184987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124578.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149582.913347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 124167.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137817.143300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142980.280837                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 117137.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146214.184987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 124578.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 149582.913347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 124167.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 137817.143300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142980.280837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 117137.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146214.184987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 124578.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 149582.913347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 124167.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 137817.143300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142980.280837                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.795074                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012117977                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840214.503636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.795074                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015697                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881082                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12110316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12110316                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12110316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12110316                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12110316                       # number of overall hits
system.cpu0.icache.overall_hits::total       12110316                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1941571                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1941571                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1941571                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1941571                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1941571                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1941571                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12110326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12110326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12110326                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12110326                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12110326                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12110326                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 194157.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 194157.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 194157.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 194157.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 194157.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 194157.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1836771                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1836771                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1836771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1836771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1836771                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1836771                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183677.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 183677.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 183677.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 183677.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 183677.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 183677.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97351                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229371                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97607                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1959.176811                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964751                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17336                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17336                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674191                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674191                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674191                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674191                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402615                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402700                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402700                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402700                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402700                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  38799630116                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  38799630116                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7106068                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7106068                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  38806736184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38806736184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  38806736184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38806736184                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367366                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367366                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035418                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035418                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96369.062544                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96369.062544                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83600.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83600.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96366.367480                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96366.367480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96366.367480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96366.367480                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22920                       # number of writebacks
system.cpu0.dcache.writebacks::total            22920                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305264                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305264                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305349                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305349                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305349                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305349                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97351                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97351                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97351                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97351                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8567008091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8567008091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8567008091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8567008091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8567008091                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8567008091                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88001.233588                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88001.233588                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88001.233588                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88001.233588                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88001.233588                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88001.233588                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996682                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015211895                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192682.278618                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996682                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12252021                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12252021                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12252021                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12252021                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12252021                       # number of overall hits
system.cpu1.icache.overall_hits::total       12252021                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3360033                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3360033                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3360033                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3360033                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3360033                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3360033                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12252038                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12252038                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12252038                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12252038                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12252038                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12252038                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       197649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       197649                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       197649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       197649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       197649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       197649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2677643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2677643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2677643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2677643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2677643                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2677643                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191260.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191260.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191260.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191260.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191260.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191260.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39899                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168918036                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40155                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4206.650131                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.872663                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.127337                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9549971                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9549971                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7233645                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7233645                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17328                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17328                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16783616                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16783616                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16783616                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16783616                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120744                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120744                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120744                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120744                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13400807020                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13400807020                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13400807020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13400807020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13400807020                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13400807020                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9670715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9670715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7233645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7233645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16904360                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16904360                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16904360                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16904360                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007143                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110985.283078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110985.283078                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110985.283078                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110985.283078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110985.283078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110985.283078                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10583                       # number of writebacks
system.cpu1.dcache.writebacks::total            10583                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80845                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80845                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80845                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80845                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80845                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80845                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39899                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39899                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39899                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3516273701                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3516273701                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3516273701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3516273701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3516273701                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3516273701                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88129.369182                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88129.369182                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88129.369182                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88129.369182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88129.369182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88129.369182                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996244                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017210332                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050827.282258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996244                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12129577                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12129577                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12129577                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12129577                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12129577                       # number of overall hits
system.cpu2.icache.overall_hits::total       12129577                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3160025                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3160025                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3160025                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3160025                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3160025                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3160025                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12129594                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12129594                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12129594                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12129594                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12129594                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12129594                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 185883.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 185883.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 185883.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 185883.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 185883.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 185883.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2480374                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2480374                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2480374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2480374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2480374                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2480374                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       190798                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       190798                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       190798                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       190798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       190798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       190798                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74408                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180643569                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74664                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2419.419921                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.741446                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.258554                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901334                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098666                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9759494                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9759494                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7112352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7112352                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21345                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21345                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16818                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16818                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16871846                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16871846                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16871846                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16871846                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       178912                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       178912                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       178912                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        178912                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       178912                       # number of overall misses
system.cpu2.dcache.overall_misses::total       178912                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19491470591                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19491470591                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19491470591                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19491470591                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19491470591                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19491470591                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9938406                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9938406                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7112352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7112352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16818                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16818                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17050758                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17050758                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17050758                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17050758                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018002                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010493                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010493                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010493                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010493                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108944.456442                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108944.456442                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108944.456442                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108944.456442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108944.456442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108944.456442                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21148                       # number of writebacks
system.cpu2.dcache.writebacks::total            21148                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104504                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104504                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       104504                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       104504                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       104504                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       104504                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74408                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74408                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74408                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74408                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74408                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74408                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7167626382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7167626382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7167626382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7167626382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7167626382                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7167626382                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004364                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004364                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96328.706349                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96328.706349                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96328.706349                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96328.706349                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96328.706349                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96328.706349                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
