<stg><name>layernorm_save_data</name>


<trans_list>

<trans id="416" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="2" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="49" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="41" op_0_bw="32">
<![CDATA[
entry:0  %sum_0_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_0_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="41" op_0_bw="32">
<![CDATA[
entry:1  %sum_1_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_1_V_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="41" op_0_bw="32">
<![CDATA[
entry:2  %sum_2_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_2_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="41" op_0_bw="32">
<![CDATA[
entry:3  %sum_3_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_3_V_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="41" op_0_bw="32">
<![CDATA[
entry:4  %sum_4_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_4_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="41" op_0_bw="32">
<![CDATA[
entry:5  %sum_5_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_5_V_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="41" op_0_bw="32">
<![CDATA[
entry:6  %sum_6_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_6_V_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="41" op_0_bw="32">
<![CDATA[
entry:7  %sum_7_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_7_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="41" op_0_bw="32">
<![CDATA[
entry:8  %sum_8_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_8_V_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="41" op_0_bw="32">
<![CDATA[
entry:9  %sum_9_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_9_V_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="41" op_0_bw="32">
<![CDATA[
entry:10  %sum_10_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_10_V_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="41" op_0_bw="32">
<![CDATA[
entry:11  %sum_11_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_11_V_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="41" op_0_bw="32">
<![CDATA[
entry:12  %sum_12_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_12_V_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="41" op_0_bw="32">
<![CDATA[
entry:13  %sum_13_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_13_V_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="41" op_0_bw="32">
<![CDATA[
entry:14  %sum_14_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_14_V_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="41" op_0_bw="32">
<![CDATA[
entry:15  %sum_15_V_1 = alloca i41

]]></Node>
<StgValue><ssdm name="sum_15_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="41" op_0_bw="32">
<![CDATA[
entry:16  %p_0300_1_i = alloca i41

]]></Node>
<StgValue><ssdm name="p_0300_1_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str774, i32 0, i32 0, [1 x i8]* @p_str775, [1 x i8]* @p_str776, [1 x i8]* @p_str777, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str778, [1 x i8]* @p_str779)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str767, i32 0, i32 0, [1 x i8]* @p_str768, [1 x i8]* @p_str769, [1 x i8]* @p_str770, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str771, [1 x i8]* @p_str772)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str760, i32 0, i32 0, [1 x i8]* @p_str761, [1 x i8]* @p_str762, [1 x i8]* @p_str763, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str764, [1 x i8]* @p_str765)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str753, i32 0, i32 0, [1 x i8]* @p_str754, [1 x i8]* @p_str755, [1 x i8]* @p_str756, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str757, [1 x i8]* @p_str758)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str746, i32 0, i32 0, [1 x i8]* @p_str747, [1 x i8]* @p_str748, [1 x i8]* @p_str749, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str750, [1 x i8]* @p_str751)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str739, i32 0, i32 0, [1 x i8]* @p_str740, [1 x i8]* @p_str741, [1 x i8]* @p_str742, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str743, [1 x i8]* @p_str744)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str732, i32 0, i32 0, [1 x i8]* @p_str733, [1 x i8]* @p_str734, [1 x i8]* @p_str735, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str736, [1 x i8]* @p_str737)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str725, i32 0, i32 0, [1 x i8]* @p_str726, [1 x i8]* @p_str727, [1 x i8]* @p_str728, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str729, [1 x i8]* @p_str730)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str718, i32 0, i32 0, [1 x i8]* @p_str719, [1 x i8]* @p_str720, [1 x i8]* @p_str721, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str722, [1 x i8]* @p_str723)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str711, i32 0, i32 0, [1 x i8]* @p_str712, [1 x i8]* @p_str713, [1 x i8]* @p_str714, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str715, [1 x i8]* @p_str716)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str704, i32 0, i32 0, [1 x i8]* @p_str705, [1 x i8]* @p_str706, [1 x i8]* @p_str707, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str708, [1 x i8]* @p_str709)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str697, i32 0, i32 0, [1 x i8]* @p_str698, [1 x i8]* @p_str699, [1 x i8]* @p_str700, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str701, [1 x i8]* @p_str702)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str690, i32 0, i32 0, [1 x i8]* @p_str691, [1 x i8]* @p_str692, [1 x i8]* @p_str693, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str694, [1 x i8]* @p_str695)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str683, i32 0, i32 0, [1 x i8]* @p_str684, [1 x i8]* @p_str685, [1 x i8]* @p_str686, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str687, [1 x i8]* @p_str688)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str676, i32 0, i32 0, [1 x i8]* @p_str677, [1 x i8]* @p_str678, [1 x i8]* @p_str679, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str680, [1 x i8]* @p_str681)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str669, i32 0, i32 0, [1 x i8]* @p_str670, [1 x i8]* @p_str671, [1 x i8]* @p_str672, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str673, [1 x i8]* @p_str674)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str662, i32 0, i32 0, [1 x i8]* @p_str663, [1 x i8]* @p_str664, [1 x i8]* @p_str665, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str666, [1 x i8]* @p_str667)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str655, i32 0, i32 0, [1 x i8]* @p_str656, [1 x i8]* @p_str657, [1 x i8]* @p_str658, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str659, [1 x i8]* @p_str660)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str648, i32 0, i32 0, [1 x i8]* @p_str649, [1 x i8]* @p_str650, [1 x i8]* @p_str651, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str652, [1 x i8]* @p_str653)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str641, i32 0, i32 0, [1 x i8]* @p_str642, [1 x i8]* @p_str643, [1 x i8]* @p_str644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str645, [1 x i8]* @p_str646)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str634, i32 0, i32 0, [1 x i8]* @p_str635, [1 x i8]* @p_str636, [1 x i8]* @p_str637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str638, [1 x i8]* @p_str639)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:43  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str627, i32 0, i32 0, [1 x i8]* @p_str628, [1 x i8]* @p_str629, [1 x i8]* @p_str630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str631, [1 x i8]* @p_str632)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:44  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str620, i32 0, i32 0, [1 x i8]* @p_str621, [1 x i8]* @p_str622, [1 x i8]* @p_str623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str624, [1 x i8]* @p_str625)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str613, i32 0, i32 0, [1 x i8]* @p_str614, [1 x i8]* @p_str615, [1 x i8]* @p_str616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str617, [1 x i8]* @p_str618)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:46  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str606, i32 0, i32 0, [1 x i8]* @p_str607, [1 x i8]* @p_str608, [1 x i8]* @p_str609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str610, [1 x i8]* @p_str611)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str599, i32 0, i32 0, [1 x i8]* @p_str600, [1 x i8]* @p_str601, [1 x i8]* @p_str602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str603, [1 x i8]* @p_str604)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:48  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str592, i32 0, i32 0, [1 x i8]* @p_str593, [1 x i8]* @p_str594, [1 x i8]* @p_str595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str596, [1 x i8]* @p_str597)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:49  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str585, i32 0, i32 0, [1 x i8]* @p_str586, [1 x i8]* @p_str587, [1 x i8]* @p_str588, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str589, [1 x i8]* @p_str590)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:50  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str578, i32 0, i32 0, [1 x i8]* @p_str579, [1 x i8]* @p_str580, [1 x i8]* @p_str581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str582, [1 x i8]* @p_str583)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:51  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str571, i32 0, i32 0, [1 x i8]* @p_str572, [1 x i8]* @p_str573, [1 x i8]* @p_str574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str575, [1 x i8]* @p_str576)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:52  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str564, i32 0, i32 0, [1 x i8]* @p_str565, [1 x i8]* @p_str566, [1 x i8]* @p_str567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str568, [1 x i8]* @p_str569)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:53  call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str557, i32 0, i32 0, [1 x i8]* @p_str558, [1 x i8]* @p_str559, [1 x i8]* @p_str560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str561, [1 x i8]* @p_str562)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:54  call void (...)* @_ssdm_op_SpecInterface(i32* @mean_pipe1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:55  call void (...)* @_ssdm_op_SpecInterface(i32* @mean_pipe2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56  call void (...)* @_ssdm_op_SpecInterface(i32* @n_pipe1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str410, i32 0, i32 0, [1 x i8]* @p_str411, [1 x i8]* @p_str412, [1 x i8]* @p_str413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str414, [1 x i8]* @p_str415)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1">
<![CDATA[
entry:57  %empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="545">
<![CDATA[
entry:58  %tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="512">
<![CDATA[
entry:59  %N = trunc i512 %tmp_data_V to i32

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:60  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @n_pipe1_V_V, i32 %N)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:61  %p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:62  %tmp_5 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="38" op_0_bw="36">
<![CDATA[
entry:63  %p_shl2 = zext i36 %tmp_5 to i38

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry:64  %bound = sub i38 %p_shl, %p_shl2

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
entry:65  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="38" op_0_bw="38" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i38 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %j_i = phi i6 [ 0, %entry ], [ %j, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:2  %exitcond_flatten = icmp eq i38 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:3  %indvar_flatten_next = add i38 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_flatten, label %"layernorm_save_data<config_t_layernorm_29>.exit", label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:18  %tmp_i = icmp eq i6 %j_i, -16

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:19  %j_i_mid2 = select i1 %tmp_i, i6 0, i6 %j_i

]]></Node>
<StgValue><ssdm name="j_i_mid2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:20  %tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:24  %tmp_i_26 = icmp eq i6 %j_i_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_i_26"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:138  %tmp_7_i = icmp eq i6 %j_i_mid2, -17

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:155  br i1 %tmp_7_i, label %.preheader.0.i, label %.reset.._crit_edge.i_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_8_i)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:1  %j = add i6 %j_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="41" op_0_bw="41">
<![CDATA[
.reset:0  %sum_0_V_1_load = load i41* %sum_0_V_1

]]></Node>
<StgValue><ssdm name="sum_0_V_1_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41">
<![CDATA[
.reset:1  %sum_1_V_1_load = load i41* %sum_1_V_1

]]></Node>
<StgValue><ssdm name="sum_1_V_1_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="41" op_0_bw="41">
<![CDATA[
.reset:2  %sum_2_V_1_load = load i41* %sum_2_V_1

]]></Node>
<StgValue><ssdm name="sum_2_V_1_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="41" op_0_bw="41">
<![CDATA[
.reset:3  %sum_3_V_1_load = load i41* %sum_3_V_1

]]></Node>
<StgValue><ssdm name="sum_3_V_1_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="41" op_0_bw="41">
<![CDATA[
.reset:4  %sum_4_V_1_load = load i41* %sum_4_V_1

]]></Node>
<StgValue><ssdm name="sum_4_V_1_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="41" op_0_bw="41">
<![CDATA[
.reset:5  %sum_5_V_1_load = load i41* %sum_5_V_1

]]></Node>
<StgValue><ssdm name="sum_5_V_1_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="41" op_0_bw="41">
<![CDATA[
.reset:6  %sum_6_V_1_load = load i41* %sum_6_V_1

]]></Node>
<StgValue><ssdm name="sum_6_V_1_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41">
<![CDATA[
.reset:7  %sum_7_V_1_load = load i41* %sum_7_V_1

]]></Node>
<StgValue><ssdm name="sum_7_V_1_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="41" op_0_bw="41">
<![CDATA[
.reset:8  %sum_8_V_1_load = load i41* %sum_8_V_1

]]></Node>
<StgValue><ssdm name="sum_8_V_1_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="41" op_0_bw="41">
<![CDATA[
.reset:9  %sum_9_V_1_load = load i41* %sum_9_V_1

]]></Node>
<StgValue><ssdm name="sum_9_V_1_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="41" op_0_bw="41">
<![CDATA[
.reset:10  %sum_10_V_1_load = load i41* %sum_10_V_1

]]></Node>
<StgValue><ssdm name="sum_10_V_1_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="41" op_0_bw="41">
<![CDATA[
.reset:11  %sum_11_V_1_load = load i41* %sum_11_V_1

]]></Node>
<StgValue><ssdm name="sum_11_V_1_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="41" op_0_bw="41">
<![CDATA[
.reset:12  %sum_12_V_1_load = load i41* %sum_12_V_1

]]></Node>
<StgValue><ssdm name="sum_12_V_1_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="41" op_0_bw="41">
<![CDATA[
.reset:13  %sum_13_V_1_load = load i41* %sum_13_V_1

]]></Node>
<StgValue><ssdm name="sum_13_V_1_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="41" op_0_bw="41">
<![CDATA[
.reset:14  %sum_14_V_1_load = load i41* %sum_14_V_1

]]></Node>
<StgValue><ssdm name="sum_14_V_1_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="41" op_0_bw="41">
<![CDATA[
.reset:15  %sum_15_V_1_load = load i41* %sum_15_V_1

]]></Node>
<StgValue><ssdm name="sum_15_V_1_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1">
<![CDATA[
.reset:22  %empty_25 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="545">
<![CDATA[
.reset:23  %tmp_data_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty_25, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:25  %p_sum_V_15_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_15_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_15_1_i"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:26  %p_sum_V_14_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_14_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_14_1_i"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:27  %p_sum_V_13_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_13_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_13_1_i"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:28  %p_sum_V_12_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_12_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_12_1_i"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:29  %p_sum_V_11_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_11_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_11_1_i"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:30  %p_sum_V_10_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_10_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_10_1_i"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:31  %p_sum_V_9_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_9_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_9_1_i"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:32  %p_sum_V_8_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_8_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_8_1_i"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:33  %p_sum_V_7_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_7_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_7_1_i"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:34  %p_sum_V_6_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_6_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_6_1_i"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:35  %p_sum_V_5_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_5_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_5_1_i"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:36  %p_sum_V_4_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_4_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_4_1_i"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:37  %p_sum_V_3_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_3_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_3_1_i"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:38  %p_sum_V_2_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_2_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_2_1_i"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:39  %p_sum_V_1_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_1_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_1_1_i"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:40  %p_sum_V_0_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_0_V_1_load

]]></Node>
<StgValue><ssdm name="p_sum_V_0_1_i"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="512">
<![CDATA[
.reset:42  %tmp_V_26 = trunc i512 %tmp_data_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="41" op_0_bw="32">
<![CDATA[
.reset:43  %tmp_9_i = sext i32 %tmp_V_26 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="41">
<![CDATA[
.reset:44  %tmp_3 = trunc i41 %p_sum_V_0_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:45  %sum_0_V = add nsw i41 %p_sum_V_0_1_i, %tmp_9_i

]]></Node>
<StgValue><ssdm name="sum_0_V"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:46  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_0, i32 %tmp_V_26)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:47  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_0, i32 %tmp_V_26)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:48  %tmp_V_28 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="41" op_0_bw="32">
<![CDATA[
.reset:49  %tmp_9_1_i = sext i32 %tmp_V_28 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="41">
<![CDATA[
.reset:50  %tmp_4 = trunc i41 %p_sum_V_1_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:51  %sum_1_V = add nsw i41 %p_sum_V_1_1_i, %tmp_9_1_i

]]></Node>
<StgValue><ssdm name="sum_1_V"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:52  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_1, i32 %tmp_V_28)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:53  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_1, i32 %tmp_V_28)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:54  %tmp_V_29 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="41" op_0_bw="32">
<![CDATA[
.reset:55  %tmp_9_2_i = sext i32 %tmp_V_29 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="41">
<![CDATA[
.reset:56  %tmp_6 = trunc i41 %p_sum_V_2_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:57  %sum_2_V = add nsw i41 %p_sum_V_2_1_i, %tmp_9_2_i

]]></Node>
<StgValue><ssdm name="sum_2_V"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:58  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_2, i32 %tmp_V_29)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:59  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_2, i32 %tmp_V_29)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:60  %tmp_V_30 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="41" op_0_bw="32">
<![CDATA[
.reset:61  %tmp_9_3_i = sext i32 %tmp_V_30 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="41">
<![CDATA[
.reset:62  %tmp_7 = trunc i41 %p_sum_V_3_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:63  %sum_3_V = add nsw i41 %p_sum_V_3_1_i, %tmp_9_3_i

]]></Node>
<StgValue><ssdm name="sum_3_V"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:64  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_3, i32 %tmp_V_30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:65  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_3, i32 %tmp_V_30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:66  %tmp_V_31 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="41" op_0_bw="32">
<![CDATA[
.reset:67  %tmp_9_4_i = sext i32 %tmp_V_31 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="41">
<![CDATA[
.reset:68  %tmp_8 = trunc i41 %p_sum_V_4_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:69  %sum_4_V = add nsw i41 %p_sum_V_4_1_i, %tmp_9_4_i

]]></Node>
<StgValue><ssdm name="sum_4_V"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:70  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_4, i32 %tmp_V_31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:71  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_4, i32 %tmp_V_31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:72  %tmp_V_32 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="41" op_0_bw="32">
<![CDATA[
.reset:73  %tmp_9_5_i = sext i32 %tmp_V_32 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_5_i"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="41">
<![CDATA[
.reset:74  %tmp_9 = trunc i41 %p_sum_V_5_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:75  %sum_5_V = add nsw i41 %p_sum_V_5_1_i, %tmp_9_5_i

]]></Node>
<StgValue><ssdm name="sum_5_V"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:76  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_5, i32 %tmp_V_32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:77  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_5, i32 %tmp_V_32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:78  %tmp_V_33 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="41" op_0_bw="32">
<![CDATA[
.reset:79  %tmp_9_6_i = sext i32 %tmp_V_33 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_6_i"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="41">
<![CDATA[
.reset:80  %tmp_10 = trunc i41 %p_sum_V_6_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:81  %sum_6_V = add nsw i41 %p_sum_V_6_1_i, %tmp_9_6_i

]]></Node>
<StgValue><ssdm name="sum_6_V"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:82  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_6, i32 %tmp_V_33)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:83  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_6, i32 %tmp_V_33)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:84  %tmp_V_34 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="41" op_0_bw="32">
<![CDATA[
.reset:85  %tmp_9_7_i = sext i32 %tmp_V_34 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_7_i"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="41">
<![CDATA[
.reset:86  %tmp_11 = trunc i41 %p_sum_V_7_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:87  %sum_7_V = add nsw i41 %p_sum_V_7_1_i, %tmp_9_7_i

]]></Node>
<StgValue><ssdm name="sum_7_V"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:88  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_7, i32 %tmp_V_34)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:89  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_7, i32 %tmp_V_34)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:90  %tmp_V_35 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="41" op_0_bw="32">
<![CDATA[
.reset:91  %tmp_9_8_i = sext i32 %tmp_V_35 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_8_i"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="41">
<![CDATA[
.reset:92  %tmp_12 = trunc i41 %p_sum_V_8_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:93  %sum_8_V = add nsw i41 %p_sum_V_8_1_i, %tmp_9_8_i

]]></Node>
<StgValue><ssdm name="sum_8_V"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:94  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_8, i32 %tmp_V_35)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:95  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_8, i32 %tmp_V_35)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:96  %tmp_V_36 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="41" op_0_bw="32">
<![CDATA[
.reset:97  %tmp_9_9_i = sext i32 %tmp_V_36 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_9_i"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="41">
<![CDATA[
.reset:98  %tmp_13 = trunc i41 %p_sum_V_9_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:99  %sum_9_V = add nsw i41 %p_sum_V_9_1_i, %tmp_9_9_i

]]></Node>
<StgValue><ssdm name="sum_9_V"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:100  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_9, i32 %tmp_V_36)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:101  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_9, i32 %tmp_V_36)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:102  %tmp_V_37 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="41" op_0_bw="32">
<![CDATA[
.reset:103  %tmp_9_i_28 = sext i32 %tmp_V_37 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_i_28"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="41">
<![CDATA[
.reset:104  %tmp_14 = trunc i41 %p_sum_V_10_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:105  %sum_10_V = add nsw i41 %p_sum_V_10_1_i, %tmp_9_i_28

]]></Node>
<StgValue><ssdm name="sum_10_V"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:106  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_10, i32 %tmp_V_37)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:107  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_10, i32 %tmp_V_37)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:108  %tmp_V_38 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="41" op_0_bw="32">
<![CDATA[
.reset:109  %tmp_9_10_i = sext i32 %tmp_V_38 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_10_i"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="41">
<![CDATA[
.reset:110  %tmp_15 = trunc i41 %p_sum_V_11_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:111  %sum_11_V = add nsw i41 %p_sum_V_11_1_i, %tmp_9_10_i

]]></Node>
<StgValue><ssdm name="sum_11_V"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:112  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_11, i32 %tmp_V_38)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:113  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_11, i32 %tmp_V_38)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:114  %tmp_V_39 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="41" op_0_bw="32">
<![CDATA[
.reset:115  %tmp_9_11_i = sext i32 %tmp_V_39 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_11_i"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="41">
<![CDATA[
.reset:116  %tmp_16 = trunc i41 %p_sum_V_12_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:117  %sum_12_V = add nsw i41 %p_sum_V_12_1_i, %tmp_9_11_i

]]></Node>
<StgValue><ssdm name="sum_12_V"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:118  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_12, i32 %tmp_V_39)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:119  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_12, i32 %tmp_V_39)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:120  %tmp_V_40 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="41" op_0_bw="32">
<![CDATA[
.reset:121  %tmp_9_12_i = sext i32 %tmp_V_40 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_12_i"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="41">
<![CDATA[
.reset:122  %tmp_17 = trunc i41 %p_sum_V_13_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:123  %sum_13_V = add nsw i41 %p_sum_V_13_1_i, %tmp_9_12_i

]]></Node>
<StgValue><ssdm name="sum_13_V"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:124  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_13, i32 %tmp_V_40)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:125  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_13, i32 %tmp_V_40)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:126  %tmp_V_41 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="41" op_0_bw="32">
<![CDATA[
.reset:127  %tmp_9_13_i = sext i32 %tmp_V_41 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_13_i"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="41">
<![CDATA[
.reset:128  %tmp_18 = trunc i41 %p_sum_V_14_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:129  %sum_14_V = add nsw i41 %p_sum_V_14_1_i, %tmp_9_13_i

]]></Node>
<StgValue><ssdm name="sum_14_V"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:130  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_14, i32 %tmp_V_41)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:131  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_14, i32 %tmp_V_41)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:132  %tmp_V_42 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="41" op_0_bw="32">
<![CDATA[
.reset:133  %tmp_9_14_i = sext i32 %tmp_V_42 to i41

]]></Node>
<StgValue><ssdm name="tmp_9_14_i"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="41">
<![CDATA[
.reset:134  %tmp_19 = trunc i41 %p_sum_V_15_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:135  %sum_15_V = add nsw i41 %p_sum_V_15_1_i, %tmp_9_14_i

]]></Node>
<StgValue><ssdm name="sum_15_V"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:136  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_15, i32 %tmp_V_42)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:137  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_15, i32 %tmp_V_42)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:139  store i41 %sum_15_V, i41* %sum_15_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:140  store i41 %sum_14_V, i41* %sum_14_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:141  store i41 %sum_13_V, i41* %sum_13_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:142  store i41 %sum_12_V, i41* %sum_12_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:143  store i41 %sum_11_V, i41* %sum_11_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:144  store i41 %sum_10_V, i41* %sum_10_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:145  store i41 %sum_9_V, i41* %sum_9_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:146  store i41 %sum_8_V, i41* %sum_8_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:147  store i41 %sum_7_V, i41* %sum_7_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:148  store i41 %sum_6_V, i41* %sum_6_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:149  store i41 %sum_5_V, i41* %sum_5_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:150  store i41 %sum_4_V, i41* %sum_4_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:151  store i41 %sum_3_V, i41* %sum_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:152  store i41 %sum_2_V, i41* %sum_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:153  store i41 %sum_1_V, i41* %sum_1_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:154  store i41 %sum_0_V, i41* %sum_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:2  %tmp1 = add i41 %sum_12_V, %sum_11_V

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:5  %tmp4 = add i41 %sum_10_V, %sum_9_V

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:9  %tmp8 = add i41 %sum_2_V, %sum_1_V

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:12  %tmp11 = add i41 %sum_5_V, %sum_15_V

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:13  %tmp12 = add i41 %tmp11, %sum_6_V

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:17  %tmp15 = add i32 %tmp_V_26, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:20  %tmp18 = add i32 %tmp_V_28, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:21  %tmp19 = add i32 %tmp_V_29, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:22  %tmp20 = add i32 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:24  %tmp22 = add i32 %tmp_V_30, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:25  %tmp23 = add i32 %tmp_V_31, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:26  %tmp24 = add i32 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:27  %tmp25 = add i32 %tmp_V_32, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:28  %tmp26 = add i32 %tmp_V_33, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:29  %tmp27 = add i32 %tmp26, %tmp25

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:30  %tmp28 = add i32 %tmp27, %tmp24

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:32  %tmp30 = add i32 %tmp_V_34, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:33  %tmp31 = add i32 %tmp_V_35, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:34  %tmp32 = add i32 %tmp31, %tmp30

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:35  %tmp33 = add i32 %tmp_V_36, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:36  %tmp34 = add i32 %tmp_V_37, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:37  %tmp35 = add i32 %tmp34, %tmp33

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:39  %tmp37 = add i32 %tmp_V_38, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:40  %tmp38 = add i32 %tmp_V_39, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:41  %tmp39 = add i32 %tmp38, %tmp37

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:42  %tmp40 = add i32 %tmp_V_40, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:43  %tmp41 = add i32 %tmp_19, %tmp_V_42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:44  %tmp42 = add i32 %tmp41, %tmp_V_41

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:45  %tmp43 = add i32 %tmp42, %tmp40

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:46  %tmp45 = add i32 %tmp43, %tmp39

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="41" op_0_bw="41">
<![CDATA[
.reset:16  %p_0300_1_i_load = load i41* %p_0300_1_i

]]></Node>
<StgValue><ssdm name="p_0300_1_i_load"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:17  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:21  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
.reset:41  %p_0300_1_i_27 = select i1 %tmp_i_26, i41 0, i41 %p_0300_1_i_load

]]></Node>
<StgValue><ssdm name="p_0300_1_i_27"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset.._crit_edge.i_crit_edge:0  store i41 %p_0300_1_i_27, i41* %p_0300_1_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.reset.._crit_edge.i_crit_edge:1  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="41">
<![CDATA[
.preheader.0.i:0  %tmp_20 = trunc i41 %p_0300_1_i_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:1  %tmp = add i41 %sum_13_V, %sum_14_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:3  %tmp2 = add i41 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:4  %tmp3 = add i41 %sum_8_V, %sum_7_V

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:6  %tmp5 = add i41 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:7  %tmp6 = add i41 %tmp5, %tmp2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:8  %tmp7 = add i41 %p_0300_1_i_27, %sum_0_V

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:10  %tmp9 = add i41 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:11  %tmp10 = add i41 %sum_4_V, %sum_3_V

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:14  %tmp13 = add i41 %tmp12, %tmp10

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:15  %tmp14 = add i41 %tmp13, %tmp9

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:16  %sum_val_V_14_i = add nsw i41 %tmp14, %tmp6

]]></Node>
<StgValue><ssdm name="sum_val_V_14_i"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:18  %tmp16 = add i32 %tmp_20, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:19  %tmp17 = add i32 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:23  %tmp21 = add i32 %tmp20, %tmp17

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:31  %tmp29 = add i32 %tmp28, %tmp21

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:38  %tmp36 = add i32 %tmp35, %tmp32

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:47  %tmp44 = add i32 %tmp45, %tmp36

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:48  %tmp_1_i = add i32 %tmp44, %tmp29

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:49  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="45" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.i:53  br i1 %tmp_46, label %1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
:3  store i41 %sum_val_V_14_i, i41* %p_0300_1_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="336" st_id="5" stage="44" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="337" st_id="6" stage="43" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="338" st_id="7" stage="42" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="339" st_id="8" stage="41" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="340" st_id="9" stage="40" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="341" st_id="10" stage="39" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="342" st_id="11" stage="38" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="343" st_id="12" stage="37" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="344" st_id="13" stage="36" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="345" st_id="14" stage="35" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="346" st_id="15" stage="34" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="347" st_id="16" stage="33" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="348" st_id="17" stage="32" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="349" st_id="18" stage="31" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="350" st_id="19" stage="30" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="351" st_id="20" stage="29" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="352" st_id="21" stage="28" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="353" st_id="22" stage="27" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="354" st_id="23" stage="26" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="355" st_id="24" stage="25" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="356" st_id="25" stage="24" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="357" st_id="26" stage="23" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="358" st_id="27" stage="22" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="359" st_id="28" stage="21" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="360" st_id="29" stage="20" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="361" st_id="30" stage="19" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="362" st_id="31" stage="18" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="363" st_id="32" stage="17" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="364" st_id="33" stage="16" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="365" st_id="34" stage="15" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="366" st_id="35" stage="14" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="367" st_id="36" stage="13" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="368" st_id="37" stage="12" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="369" st_id="38" stage="11" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="370" st_id="39" stage="10" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="371" st_id="40" stage="9" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="372" st_id="41" stage="8" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="373" st_id="42" stage="7" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="374" st_id="43" stage="6" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="375" st_id="44" stage="5" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="376" st_id="45" stage="4" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="377" st_id="46" stage="3" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="378" st_id="47" stage="2" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="379" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="83" op_0_bw="41">
<![CDATA[
:1  %sext3_cast = sext i41 %sum_val_V_14_i to i83

]]></Node>
<StgValue><ssdm name="sext3_cast"/></StgValue>
</operation>

<operation id="380" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
:2  %mul4 = mul i83 %sext3_cast, 2932031007403

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="381" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
:4  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %sum_val_V_14_i, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="382" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="83" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %mul4, i32 51, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="383" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="83" op_0_bw="41">
<![CDATA[
:4  %sext_cast = sext i41 %sum_val_V_14_i to i83

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="384" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
:5  %mul = mul i83 %sext_cast, 2932031007403

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="385" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
:7  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %sum_val_V_14_i, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="386" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="83" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %mul, i32 51, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="387" st_id="48" stage="1" lat="45">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.0.i:50  %tmp_3_i = srem i41 %sum_val_V_14_i, 768

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="388" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="33" op_0_bw="33">
<![CDATA[
.preheader.0.i:51  %ret_V = trunc i41 %tmp_3_i to i33

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="389" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="33">
<![CDATA[
.preheader.0.i:52  %tmp_48 = trunc i41 %tmp_3_i to i11

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="390" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_14_i = icmp sgt i11 %tmp_48, 384

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="391" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
:3  %neg_mul5 = sub i83 0, %mul4

]]></Node>
<StgValue><ssdm name="neg_mul5"/></StgValue>
</operation>

<operation id="392" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="83" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %neg_mul5, i32 51, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="393" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %p_v_v = select i1 %tmp_52, i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="p_v_v"/></StgValue>
</operation>

<operation id="394" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %neg_ti8 = sub i32 0, %p_v_v

]]></Node>
<StgValue><ssdm name="neg_ti8"/></StgValue>
</operation>

<operation id="395" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %mean_V_1 = select i1 %tmp_52, i32 %neg_ti8, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="mean_V_1"/></StgValue>
</operation>

<operation id="396" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_14_i, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:0  %r_V = xor i33 %ret_V, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="398" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="34" op_0_bw="33">
<![CDATA[
:1  %lhs_V = sext i33 %r_V to i34

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="399" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:2  %ret_V_2 = add nsw i34 %lhs_V, 1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="400" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:3  %tmp_4_i = icmp sgt i34 %ret_V_2, 384

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="401" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
:6  %neg_mul = sub i83 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="83" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %neg_mul, i32 51, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %p_v9_v = select i1 %tmp_49, i32 %tmp_50, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="p_v9_v"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %neg_ti = sub i32 0, %p_v9_v

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="405" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %mean_V = select i1 %tmp_49, i32 %neg_ti, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="mean_V"/></StgValue>
</operation>

<operation id="406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_4_i, label %2, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="407" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mean_V_3 = add i32 %mean_V_1, 1

]]></Node>
<StgValue><ssdm name="mean_V_3"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_14_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mean_V_2 = add i32 %mean_V, -1

]]></Node>
<StgValue><ssdm name="mean_V_2"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_7_i" val="1"/>
<literal name="tmp_46" val="1"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %tmp_V_43 = phi i32 [ %mean_V_2, %2 ], [ %mean_V_3, %4 ], [ %mean_V, %1 ], [ %mean_V_1, %3 ]

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @mean_pipe1_V_V, i32 %tmp_V_43)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @mean_pipe2_V_V, i32 %tmp_V_43)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0">
<![CDATA[
layernorm_save_data<config_t_layernorm_29>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
