
---------- Begin Simulation Statistics ----------
final_tick                               9093348249898                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258945                       # Simulator instruction rate (inst/s)
host_mem_usage                               16940608                       # Number of bytes of host memory used
host_op_rate                                   377952                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.62                       # Real time elapsed on the host
host_tick_rate                               31229750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000023                       # Number of instructions simulated
sim_ops                                      14595932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001206                       # Number of seconds simulated
sim_ticks                                  1206045398                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            28                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          27                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               35                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         35                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     19                       # Number of float alu accesses
system.cpu.num_fp_insts                            19                       # number of float instructions
system.cpu.num_fp_register_reads                   33                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  19                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    12                       # Number of integer alu accesses
system.cpu.num_int_insts                           12                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       3     10.71%     60.71% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     14.29%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     10.71%     85.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.71% # Class of executed instruction
system.cpu.op_class::MemRead                        1      3.57%     89.29% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     89.29% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     10.71%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         28                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       712011                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        26119                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       790044                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       632485                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       712011                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        79526                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          793435                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              73                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7010                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4570481                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3892616                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        26220                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             679326                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1164057                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       976668                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       14595904                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      4188164                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.485036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.333919                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1197735     28.60%     28.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       716287     17.10%     45.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       217531      5.19%     50.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       369973      8.83%     59.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        81251      1.94%     61.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        87753      2.10%     63.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       216628      5.17%     68.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       136949      3.27%     72.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1164057     27.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      4188164                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9120503                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           20                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           7199310                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2013749                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch        24061                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass          912      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      6979360     47.82%     47.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2055      0.01%     47.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          102      0.00%     47.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1335348      9.15%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           10      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      2059239     14.11%     71.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       410273      2.81%     73.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1506447     10.32%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       504190      3.45%     87.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        73147      0.50%     88.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1509559     10.34%     98.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       215262      1.47%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     14595904                       # Class of committed instruction
system.switch_cpus.commit.refs                2302158                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              14595904                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.433825                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.433825                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1515426                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       15963633                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           629080                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1630676                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          26367                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        522945                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2083043                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   357                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              301539                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              793435                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            947085                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3333848                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          7639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               11050474                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          939                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           52734                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182893                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       963242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       632558                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.547216                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      4324496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.745629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.573738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1894743     43.81%     43.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            58512      1.35%     45.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            92358      2.14%     47.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            60180      1.39%     48.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            92792      2.15%     50.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            40747      0.94%     51.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           604612     13.98%     65.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           272800      6.31%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1207752     27.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      4324496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16204102                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8780919                       # number of floating regfile writes
system.switch_cpus.idleCycles                   13760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts        29906                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           718605                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.507003                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2400238                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             301539                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 170607.488000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles          492481                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2139487                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       310318                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     15572623                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2098699                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        69497                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      15214277                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          26367                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         12888                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43210                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       125725                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21909                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        18528                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        11378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          20456577                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              15168094                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.539443                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11035149                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.496358                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               15179035                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11459092                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         5065328                       # number of integer regfile writes
system.switch_cpus.ipc                       2.305074                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.305074                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         7057      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7444013     48.71%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2253      0.01%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           108      0.00%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1389844      9.09%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           26      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      2086317     13.65%     71.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       416179      2.72%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1523406      9.97%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       574152      3.76%     87.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        86751      0.57%     88.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1537774     10.06%     98.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       215898      1.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15283778                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9489430                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18833119                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9302524                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9880162                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              162575                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010637                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           43074     26.49%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        13652      8.40%     34.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           45      0.03%     34.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     34.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        48017     29.54%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     64.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          11372      6.99%     71.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           554      0.34%     71.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        45858     28.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5949866                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16225590                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5865570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      6669349                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           15572623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          15283778                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       976664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4086                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1124356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4324496                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.534233                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.543345                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       936776     21.66%     21.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       246408      5.70%     27.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       404663      9.36%     36.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       437515     10.12%     46.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       531766     12.30%     59.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       563628     13.03%     72.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       721623     16.69%     88.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       216379      5.00%     93.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       265738      6.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4324496                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.523024                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              947204                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   129                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       157022                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        22443                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2139487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       310318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3900843                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  4338256                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          830988                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      17031717                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         513224                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           840301                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents          6855                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      37772325                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       15828123                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     18563064                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1933483                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           8554                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          26367                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        693355                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1531277                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16755536                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     12072314                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2280842                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             18596679                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            31282598                       # The number of ROB writes
system.switch_cpus.timesIdled                      91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        34504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        69618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4272                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           71                       # Transaction distribution
system.membus.trans_dist::CleanEvict              479                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       280320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       280320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  280320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4309                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7064962                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22101394                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   1206045398                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            98                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       104536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                104732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2660288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2666560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             565                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35663     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22995048                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29201676                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             80064                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        30805                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30805                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        30805                       # number of overall hits
system.l2.overall_hits::total                   30805                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           96                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4209                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           96                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4209                       # number of overall misses
system.l2.overall_misses::total                  4309                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6573866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    281995138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        288569004                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6573866                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    281995138                       # number of overall miss cycles
system.l2.overall_miss_latency::total       288569004                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        35014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        35014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.120209                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.120209                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68477.770833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 66998.132098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 66968.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68477.770833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 66998.132098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 66968.903226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  71                       # number of writebacks
system.l2.writebacks::total                        71                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6026376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    257972658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    263999034                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6026376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    257972658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    263999034                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.120209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.120209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62774.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 61290.724163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61323.817422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62774.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 61290.724163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61323.817422                       # average overall mshr miss latency
system.l2.replacements                            565                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks         6551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6551                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           37                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  37                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      2664352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2664352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.028616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72009.513514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72009.513514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           37                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             37                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      2452948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2452948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.028616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66295.891892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66295.891892                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           96                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6573866                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6573866                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             98                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68477.770833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67080.265306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           96                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           96                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6026376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6026376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62774.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62774.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    279330786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    279330786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        33721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.123721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 66953.687919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 66921.606612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    255519710                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    255519710                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.123721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 61246.335091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61246.335091                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2689.394869                       # Cycle average of tags in use
system.l2.tags.total_refs                       69617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.156185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9092142205000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    82.223082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2603.171797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.020074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.635540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.656591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    561253                       # Number of tag accesses
system.l2.tags.data_accesses                   561253                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       269376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             275776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           71                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 71                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            106132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            106132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5094336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    223354776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228661376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       106132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5094336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5200468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3767686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3767686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3767686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           106132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           106132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5094336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    223354776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            232429062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        96.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000816465298                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8911                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         71                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       71                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32493188                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16141104                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               104947472                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7553.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24395.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3495                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      38                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   71                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.648216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.087983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.418065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          273     33.58%     33.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          184     22.63%     56.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          101     12.42%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      5.04%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      3.32%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      3.08%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      3.08%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.21%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119     14.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          813                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    742.258724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1771.468318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 275328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  275520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1205902902                       # Total gap between requests
system.mem_ctrls.avgGap                     275571.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         6144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       269184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5094335.594819789752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 223195578.248042047024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2547167.797409894876                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           96                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           71                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2494722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    102452750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9768847458                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25986.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24341.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 137589400.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4677813.504000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2298520.224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        12998788.992000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       162806.784000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99269725.632000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     385330249.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     209574957.480000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       714312862.536000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.276927                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    472230314                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     40040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    693765084                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         3929784.768000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1929300.912000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        15474118.464000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       81403.392000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99269725.632000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     277515734.496000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     302095045.224000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       700295112.888000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.654024                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    677039838                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     40040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    488955560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9092142204500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1206035398                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           25                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       946944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           946969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           25                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       946944                       # number of overall hits
system.cpu.icache.overall_hits::total          946969                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          141                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          141                       # number of overall misses
system.cpu.icache.overall_misses::total           143                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9361928                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9361928                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9361928                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9361928                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       947085                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       947112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       947085                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       947112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000149                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000149                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66396.652482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65468.027972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66396.652482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65468.027972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           96                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           96                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6653930                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6653930                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6653930                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6653930                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69311.770833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69311.770833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69311.770833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69311.770833                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           25                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       946944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          946969                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          141                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           143                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9361928                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9361928                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       947085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       947112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66396.652482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65468.027972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           96                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6653930                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6653930                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69311.770833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69311.770833                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              947067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                98                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9663.948980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9092142205000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.191406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7576994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7576994                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2204308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2204310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2204308                       # number of overall hits
system.cpu.dcache.overall_hits::total         2204310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       123619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         123621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       123619                       # number of overall misses
system.cpu.dcache.overall_misses::total        123621                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1616381233                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1616381233                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1616381233                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1616381233                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2327927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2327931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2327927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2327931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.053103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.053103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13075.508077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13075.296535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13075.508077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13075.296535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       110546                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3352                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.979117                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6551                       # number of writebacks
system.cpu.dcache.writebacks::total              6551                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        88605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        88605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        88605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        88605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        35014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        35014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35014                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    495420737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    495420737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    495420737                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    495420737                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.015041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015041                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14149.218513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14149.218513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14149.218513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14149.218513                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34504                       # number of replacements
system.cpu.dcache.csize                      14263311                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1917199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1917201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       122321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1604539828                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1604539828                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2039520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2039524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.059975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13117.451852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13117.237380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        88600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        88600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        33721                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33721                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    484324928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    484324928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14362.709528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14362.709528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       287109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     11841405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11841405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       288407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       288407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.004501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9122.808166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9122.808166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     11095809                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11095809                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.004483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  8581.445476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8581.445476                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9093348249898                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.066780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2239326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.951508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9092142208058                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.066759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18658464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18658464                       # Number of data accesses

---------- End Simulation Statistics   ----------
