// Seed: 1051528556
module module_0;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 module_1,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    output logic id_13,
    input logic id_14,
    input uwire id_15
);
  assign id_12 = -id_14;
  always @(*) id_13 <= id_14;
  uwire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  module_0();
  assign id_3 = id_36;
  wire id_37;
endmodule
