<stg><name>FIR_HLS</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="64">
<![CDATA[
entry:0 %FIR_accu32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="FIR_accu32_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln14"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln14 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln14"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_in = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="data_in"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2">
<![CDATA[
entry:8 %mod_value_load = load i2 %mod_value

]]></Node>
<StgValue><ssdm name="mod_value_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
entry:9 %y2_load = load i16 %y2

]]></Node>
<StgValue><ssdm name="y2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:10 %switch_ln22 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb17, i2 1, void %sw.bb11, i2 2, void %sw.bb14

]]></Node>
<StgValue><ssdm name="switch_ln22"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb14:0 %tmp_5 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %data_in, i3 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb11:0 %tmp_3 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %data_in, i3 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb17:0 %tmp_7 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %data_in, i3 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="3" op_4_bw="14">
<![CDATA[
sw.bb:0 %tmp = call i16 @FIR_filter, i16 %H_filter_FIR_dec_40, i16 %data_in, i3 7, i14 %b_FIR_dec_int_40

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb14:0 %tmp_5 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %data_in, i3 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb14:1 %store_ln38 = store i16 %tmp_5, i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb11:0 %tmp_3 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %data_in, i3 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb11:1 %store_ln32 = store i16 %tmp_3, i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb17:0 %tmp_7 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %data_in, i3 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb17:1 %store_ln44 = store i16 %tmp_7, i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb14:2 %tmp_6 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %y2_load, i3 5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb11:2 %tmp_4 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41, i16 %y2_load, i3 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb17:2 %tmp_8 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %y2_load, i3 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb14:2 %tmp_6 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %y2_load, i3 5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb14:3 %store_ln40 = store i2 3, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14:4 %br_ln42 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb11:2 %tmp_4 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41, i16 %y2_load, i3 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb11:3 %store_ln34 = store i2 2, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11:4 %br_ln36 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="15" op_3_bw="16" op_4_bw="3">
<![CDATA[
sw.bb17:2 %tmp_8 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %y2_load, i3 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb17:3 %store_ln46 = store i2 0, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17:4 %br_ln48 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="3" op_4_bw="14">
<![CDATA[
sw.bb:0 %tmp = call i16 @FIR_filter, i16 %H_filter_FIR_dec_40, i16 %data_in, i3 7, i14 %b_FIR_dec_int_40

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:1 %y1_phase1_load = load i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="y1_phase1_load"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:2 %y1_phase2_load = load i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="y1_phase2_load"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:3 %y1_phase3_load = load i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="y1_phase3_load"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:4 %add_ln25 = add i16 %y1_phase1_load, i16 %y1_phase2_load

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:5 %add_ln25_1 = add i16 %y1_phase3_load, i16 %tmp

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:6 %x_n = add i16 %add_ln25_1, i16 %add_ln25

]]></Node>
<StgValue><ssdm name="x_n"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:7 %store_ln62 = store i16 %x_n, i16 116

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
sw.bb:8 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i31 %FIR_accu32_loc, i16 %H_filter_FIR_kernel, i16 %b_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
sw.bb:8 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i31 %FIR_accu32_loc, i16 %H_filter_FIR_kernel, i16 %b_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
sw.bb:9 %FIR_accu32_loc_load = load i31 %FIR_accu32_loc

]]></Node>
<StgValue><ssdm name="FIR_accu32_loc_load"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:10 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i16 %H_filter_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb:11 %y = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %FIR_accu32_loc_load, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:12 %store_ln26 = store i16 %y, i16 %y2

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="3" op_4_bw="14">
<![CDATA[
sw.bb:13 %tmp_2 = call i16 @FIR_filter, i16 %H_filter_FIR_int_40, i16 %y, i3 5, i14 %b_FIR_dec_int_40

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:10 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i16 %H_filter_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="3" op_4_bw="14">
<![CDATA[
sw.bb:13 %tmp_2 = call i16 @FIR_filter, i16 %H_filter_FIR_int_40, i16 %y, i3 5, i14 %b_FIR_dec_int_40

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb:14 %store_ln28 = store i2 1, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:15 %br_ln30 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
sw.epilog:0 %p_0 = phi i16 %tmp_8, void %sw.bb17, i16 %tmp_6, void %sw.bb14, i16 %tmp_4, void %sw.bb11, i16 %tmp_2, void %sw.bb

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.epilog:1 %write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.epilog:1 %write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
sw.epilog:2 %ret_ln52 = ret

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
