{"vcs1":{"timestamp_begin":1681302134.376555179, "rt":0.79, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681302135.202403790, "rt":0.82, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681302136.042235834, "rt":0.96, "ut":0.06, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681302134.083574918}
{"VCS_COMP_START_TIME": 1681302134.083574918}
{"VCS_COMP_END_TIME": 1681302137.568268017}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222600}}
