000002f4 <CaptureFrame>:
;...
    ; Load Z with address of WriteSpiMaster
    ; each lds is 2 cycles
     302:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <WriteSpiMaster>
     306:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <WriteSpiMaster+0x1>
;...
    ; indirect call to Z
    ; icall takes 3 cycles
     312:	09 95       	icall
; func ptr WriteSpiMaster is defined with value WriteSpiMaster_Implementation
000003f2 <WriteSpiMaster_Implementation>:
     3f2:	ef 92       	push	r14
     3f4:	ff 92       	push	r15
     3f6:	0f 93       	push	r16
     3f8:	1f 93       	push	r17
     3fa:	cf 93       	push	r28
     3fc:	df 93       	push	r29
     3fe:	7b 01       	movw	r14, r22
     400:	61 15       	cp	r22, r1
     402:	71 05       	cpc	r23, r1
     404:	c9 f0       	breq	.+50     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     406:	ec 01       	movw	r28, r24
     408:	8c 01       	movw	r16, r24
     40a:	06 0f       	add	r16, r22
     40c:	17 1f       	adc	r17, r23
     40e:	89 91       	ld	r24, Y+
     410:	8e bd       	out	0x2e, r24	; 46
     412:	29 98       	cbi	0x05, 1	; 5
     414:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <SpiFifo>
     418:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <SpiFifo+0x1>
     41c:	0e 94 1f 01 	call	0x23e	; 0x23e <QueueIsEmpty>
     420:	81 11       	cpse	r24, r1
     422:	f8 cf       	rjmp	.-16     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     424:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <SpiFifo>
     428:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <SpiFifo+0x1>
     42c:	0e 94 f5 00 	call	0x1ea	; 0x1ea <QueuePop>
     430:	29 9a       	sbi	0x05, 1	; 5
     432:	c0 17       	cp	r28, r16
     434:	d1 07       	cpc	r29, r17
     436:	59 f7       	brne	.-42     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     438:	c7 01       	movw	r24, r14
     43a:	df 91       	pop	r29
     43c:	cf 91       	pop	r28
     43e:	1f 91       	pop	r17
     440:	0f 91       	pop	r16
     442:	ff 90       	pop	r15
     444:	ef 90       	pop	r14
     446:	08 95       	ret

