#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5650dd7309c0 .scope module, "bench" "bench" 2 1;
 .timescale 0 0;
v0x5650dd79a650_0 .var "CLK", 0 0;
v0x5650dd79a760_0 .net "LEDS", 4 0, L_0x5650dd7bc960;  1 drivers
L_0x7f2b8d024018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5650dd79a820_0 .net "RESET", 0 0, L_0x7f2b8d024018;  1 drivers
v0x5650dd79a910_0 .var "RXD", 0 0;
L_0x7f2b8d024b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5650dd79a9b0_0 .net "TXD", 0 0, L_0x7f2b8d024b10;  1 drivers
v0x5650dd79aaa0_0 .var "prev_LEDS", 4 0;
S_0x5650dd74f010 .scope module, "uut" "SOC" 2 8, 3 286 0, S_0x5650dd7309c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 5 "LEDS"
    .port_info 3 /INPUT 1 "RXD"
    .port_info 4 /OUTPUT 1 "TXD"
v0x5650dd799d00_0 .net "CLK", 0 0, v0x5650dd79a650_0;  1 drivers
v0x5650dd799dc0_0 .net "LEDS", 4 0, L_0x5650dd7bc960;  alias, 1 drivers
v0x5650dd799e80_0 .net "RESET", 0 0, L_0x7f2b8d024018;  alias, 1 drivers
v0x5650dd799f80_0 .net "RXD", 0 0, v0x5650dd79a910_0;  1 drivers
v0x5650dd79a020_0 .net "TXD", 0 0, L_0x7f2b8d024b10;  alias, 1 drivers
v0x5650dd79a0c0_0 .net "clk", 0 0, L_0x5650dd7bcaa0;  1 drivers
RS_0x7f2b8d06f0e8 .resolv tri, L_0x5650dd7bbb80, L_0x5650dd7bcf00;
v0x5650dd79a160_0 .net8 "mem_addr", 31 0, RS_0x7f2b8d06f0e8;  2 drivers
v0x5650dd79a270_0 .net "mem_rdata", 31 0, v0x5650dd799a40_0;  1 drivers
RS_0x7f2b8d06f1a8 .resolv tri, L_0x5650dd7bcd80, L_0x5650dd7bd130;
v0x5650dd79a380_0 .net8 "mem_rstrb", 0 0, RS_0x7f2b8d06f1a8;  2 drivers
v0x5650dd79a420_0 .net "resetn", 0 0, L_0x5650dd7bcba0;  1 drivers
v0x5650dd79a510_0 .net "x10", 31 0, v0x5650dd783d50_0;  1 drivers
L_0x5650dd7bc960 .part v0x5650dd783d50_0, 0, 5;
S_0x5650dd72da00 .scope module, "CPU" "Processor" 3 309, 3 60 0, S_0x5650dd74f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /OUTPUT 32 "mem_addr"
    .port_info 3 /INPUT 32 "mem_rdata"
    .port_info 4 /OUTPUT 1 "mem_rstrb"
    .port_info 5 /OUTPUT 32 "x10"
P_0x5650dd758650 .param/l "EXECUTE" 1 3 206, +C4<00000000000000000000000000000011>;
P_0x5650dd758690 .param/l "FETCH_INSTR" 1 3 203, +C4<00000000000000000000000000000000>;
P_0x5650dd7586d0 .param/l "FETCH_REGS" 1 3 205, +C4<00000000000000000000000000000010>;
P_0x5650dd758710 .param/l "LOAD" 1 3 207, +C4<00000000000000000000000000000100>;
P_0x5650dd758750 .param/l "WAIT_DATA" 1 3 208, +C4<00000000000000000000000000000101>;
P_0x5650dd758790 .param/l "WAIT_INSTR" 1 3 204, +C4<00000000000000000000000000000001>;
L_0x5650dd660b90 .functor BUFZ 32, v0x5650dd7833f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5650dd660c80 .functor OR 1, L_0x5650dd79abe0, L_0x5650dd79b080, C4<0>, C4<0>;
L_0x5650dd660d70 .functor NOT 32, L_0x5650dd7af3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5650dd6a3580 .functor XOR 1, L_0x5650dd7b0b90, L_0x5650dd7b0e30, C4<0>, C4<0>;
L_0x5650dd65b380 .functor AND 1, L_0x5650dd7b15e0, L_0x5650dd7b1a90, C4<1>, C4<1>;
L_0x5650dd7b39c0 .functor OR 1, L_0x5650dd79b500, L_0x5650dd79b2d0, C4<0>, C4<0>;
L_0x5650dd7b4e60 .functor AND 1, L_0x5650dd7b49b0, L_0x5650dd7b4af0, C4<1>, C4<1>;
L_0x5650dd7b4f70 .functor AND 1, L_0x5650dd79b080, v0x5650dd783af0_0, C4<1>, C4<1>;
L_0x5650dd7b5030 .functor OR 1, L_0x5650dd7b4f70, L_0x5650dd79b500, C4<0>, C4<0>;
L_0x5650dd7b5b70 .functor AND 1, L_0x5650dd7b8440, L_0x5650dd7b8ad0, C4<1>, C4<1>;
L_0x5650dd7bba70 .functor OR 1, L_0x5650dd7bb310, L_0x5650dd7bb930, C4<0>, C4<0>;
L_0x5650dd7bcd80 .functor OR 1, L_0x5650dd7bc230, L_0x5650dd7bc820, C4<0>, C4<0>;
L_0x5650dd7bcf00 .functor BUFZ 32, v0x5650dd7796d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5650dd778e40_0 .net "Bimm", 31 0, L_0x5650dd7ae730;  1 drivers
v0x5650dd778f40_0 .net "EQ", 0 0, L_0x5650dd7b07c0;  1 drivers
v0x5650dd779000_0 .net "Iimm", 31 0, L_0x5650dd7ad2a0;  1 drivers
v0x5650dd7790c0_0 .net "Jimm", 31 0, L_0x5650dd7af130;  1 drivers
v0x5650dd7791a0_0 .net "LOAD_byte", 15 0, L_0x5650dd7b73f0;  1 drivers
v0x5650dd7792d0_0 .net "LOAD_data", 31 0, L_0x5650dd7bad00;  1 drivers
v0x5650dd7793b0_0 .net "LOAD_halfword", 15 0, L_0x5650dd7b6470;  1 drivers
v0x5650dd779490_0 .net "LOAD_sign", 0 0, L_0x5650dd7b5b70;  1 drivers
v0x5650dd779550_0 .net "LT", 0 0, L_0x5650dd7b1250;  1 drivers
v0x5650dd779610_0 .net "LTU", 0 0, L_0x5650dd7b0af0;  1 drivers
v0x5650dd7796d0_0 .var "PC", 31 0;
v0x5650dd7797b0_0 .net "PCplus4", 31 0, L_0x5650dd7b3a80;  1 drivers
v0x5650dd779890_0 .net "PCplusImm", 31 0, L_0x5650dd7b3920;  1 drivers
v0x5650dd779970 .array "RegisterBank", 31 0, 31 0;
v0x5650dd779a30_0 .net "Simm", 31 0, L_0x5650dd7ad900;  1 drivers
v0x5650dd779b10_0 .net "Uimm", 31 0, L_0x5650dd7aca80;  1 drivers
v0x5650dd779bf0_0 .net *"_s1", 6 0, L_0x5650dd79ab40;  1 drivers
v0x5650dd779cd0_0 .net *"_s101", 0 0, L_0x5650dd7ae240;  1 drivers
v0x5650dd779db0_0 .net *"_s103", 5 0, L_0x5650dd7ae430;  1 drivers
v0x5650dd779e90_0 .net *"_s105", 3 0, L_0x5650dd7ae4d0;  1 drivers
L_0x7f2b8d024378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5650dd779f70_0 .net/2u *"_s106", 0 0, L_0x7f2b8d024378;  1 drivers
v0x5650dd77a050_0 .net *"_s111", 0 0, L_0x5650dd7ae940;  1 drivers
v0x5650dd77a130_0 .net *"_s112", 11 0, L_0x5650dd7aeb50;  1 drivers
v0x5650dd77a210_0 .net *"_s115", 7 0, L_0x5650dd7aec40;  1 drivers
v0x5650dd77a2f0_0 .net *"_s117", 0 0, L_0x5650dd7aee60;  1 drivers
v0x5650dd77a3d0_0 .net *"_s119", 9 0, L_0x5650dd7aef00;  1 drivers
L_0x7f2b8d0243c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5650dd77a4b0_0 .net/2u *"_s120", 0 0, L_0x7f2b8d0243c0;  1 drivers
v0x5650dd77a590_0 .net *"_s126", 0 0, L_0x5650dd660c80;  1 drivers
v0x5650dd77a670_0 .net *"_s13", 6 0, L_0x5650dd79afe0;  1 drivers
v0x5650dd77a750_0 .net *"_s131", 4 0, L_0x5650dd7af6c0;  1 drivers
v0x5650dd77a830_0 .net *"_s133", 4 0, L_0x5650dd7af7b0;  1 drivers
L_0x7f2b8d024408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5650dd77a910_0 .net/2u *"_s138", 0 0, L_0x7f2b8d024408;  1 drivers
L_0x7f2b8d0240f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x5650dd77a9f0_0 .net/2u *"_s14", 6 0, L_0x7f2b8d0240f0;  1 drivers
v0x5650dd77ace0_0 .net *"_s140", 31 0, L_0x5650dd660d70;  1 drivers
v0x5650dd77adc0_0 .net *"_s142", 32 0, L_0x5650dd7afe40;  1 drivers
L_0x7f2b8d024450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5650dd77aea0_0 .net/2u *"_s144", 0 0, L_0x7f2b8d024450;  1 drivers
v0x5650dd77af80_0 .net *"_s146", 32 0, L_0x5650dd7aff80;  1 drivers
v0x5650dd77b060_0 .net *"_s148", 32 0, L_0x5650dd7b0240;  1 drivers
L_0x7f2b8d024498 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5650dd77b140_0 .net/2u *"_s150", 32 0, L_0x7f2b8d024498;  1 drivers
v0x5650dd77b220_0 .net *"_s155", 31 0, L_0x5650dd7b06d0;  1 drivers
L_0x7f2b8d0244e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77b300_0 .net/2u *"_s156", 31 0, L_0x7f2b8d0244e0;  1 drivers
v0x5650dd77b3e0_0 .net *"_s163", 0 0, L_0x5650dd7b0b90;  1 drivers
v0x5650dd77b4c0_0 .net *"_s165", 0 0, L_0x5650dd7b0e30;  1 drivers
v0x5650dd77b5a0_0 .net *"_s166", 0 0, L_0x5650dd6a3580;  1 drivers
v0x5650dd77b680_0 .net *"_s169", 0 0, L_0x5650dd7b0f00;  1 drivers
v0x5650dd77b760_0 .net *"_s171", 0 0, L_0x5650dd7b11b0;  1 drivers
v0x5650dd77b840_0 .net *"_s175", 0 0, L_0x5650dd7b15e0;  1 drivers
v0x5650dd77b920_0 .net *"_s177", 0 0, L_0x5650dd7b1a90;  1 drivers
v0x5650dd77ba00_0 .net *"_s178", 0 0, L_0x5650dd65b380;  1 drivers
v0x5650dd77bae0_0 .net *"_s180", 32 0, L_0x5650dd7b1e00;  1 drivers
v0x5650dd77bbc0_0 .net *"_s183", 4 0, L_0x5650dd7b1ef0;  1 drivers
v0x5650dd77bca0_0 .net *"_s184", 32 0, L_0x5650dd7b21d0;  1 drivers
L_0x7f2b8d024528 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5650dd77bd80_0 .net/2u *"_s188", 2 0, L_0x7f2b8d024528;  1 drivers
v0x5650dd77be60_0 .net *"_s19", 6 0, L_0x5650dd79b230;  1 drivers
v0x5650dd77bf40_0 .net *"_s190", 0 0, L_0x5650dd7b2680;  1 drivers
v0x5650dd77c000_0 .net *"_s193", 31 0, L_0x5650dd7b27c0;  1 drivers
v0x5650dd77c0e0_0 .net *"_s199", 0 0, L_0x5650dd7b2fb0;  1 drivers
L_0x7f2b8d024060 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x5650dd77c1c0_0 .net/2u *"_s2", 6 0, L_0x7f2b8d024060;  1 drivers
L_0x7f2b8d024138 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5650dd77c2a0_0 .net/2u *"_s20", 6 0, L_0x7f2b8d024138;  1 drivers
v0x5650dd77c380_0 .net *"_s201", 0 0, L_0x5650dd7b3050;  1 drivers
v0x5650dd77c460_0 .net *"_s202", 31 0, L_0x5650dd7b3370;  1 drivers
v0x5650dd77c540_0 .net *"_s204", 31 0, L_0x5650dd7b3500;  1 drivers
L_0x7f2b8d024570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5650dd77c620_0 .net/2u *"_s208", 31 0, L_0x7f2b8d024570;  1 drivers
v0x5650dd77c700_0 .net *"_s212", 0 0, L_0x5650dd7b39c0;  1 drivers
v0x5650dd77c7c0_0 .net *"_s214", 31 0, L_0x5650dd7b3f40;  1 drivers
v0x5650dd77c8a0_0 .net *"_s216", 31 0, L_0x5650dd7b4080;  1 drivers
v0x5650dd77c980_0 .net *"_s220", 31 0, L_0x5650dd7b4600;  1 drivers
L_0x7f2b8d0245b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77ca60_0 .net *"_s223", 28 0, L_0x7f2b8d0245b8;  1 drivers
L_0x7f2b8d024600 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5650dd77cb40_0 .net/2u *"_s224", 31 0, L_0x7f2b8d024600;  1 drivers
v0x5650dd77cc20_0 .net *"_s226", 0 0, L_0x5650dd7b49b0;  1 drivers
v0x5650dd77cce0_0 .net *"_s229", 0 0, L_0x5650dd7b4af0;  1 drivers
v0x5650dd77cda0_0 .net *"_s232", 0 0, L_0x5650dd7b4f70;  1 drivers
v0x5650dd77ce60_0 .net *"_s234", 0 0, L_0x5650dd7b5030;  1 drivers
v0x5650dd77cf20_0 .net *"_s237", 30 0, L_0x5650dd7b50a0;  1 drivers
L_0x7f2b8d024648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5650dd77d000_0 .net/2u *"_s238", 0 0, L_0x7f2b8d024648;  1 drivers
v0x5650dd77d0e0_0 .net *"_s240", 31 0, L_0x5650dd7b5190;  1 drivers
v0x5650dd77d1c0_0 .net *"_s242", 31 0, L_0x5650dd7b55b0;  1 drivers
v0x5650dd77d2a0_0 .net *"_s249", 0 0, L_0x5650dd7b5c30;  1 drivers
v0x5650dd77d380_0 .net *"_s25", 6 0, L_0x5650dd79b460;  1 drivers
v0x5650dd77d460_0 .net *"_s251", 15 0, L_0x5650dd7b6020;  1 drivers
v0x5650dd77d540_0 .net *"_s253", 15 0, L_0x5650dd7b60c0;  1 drivers
v0x5650dd77d620_0 .net *"_s257", 0 0, L_0x5650dd7b65b0;  1 drivers
v0x5650dd77d700_0 .net *"_s259", 7 0, L_0x5650dd7b6970;  1 drivers
L_0x7f2b8d024180 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x5650dd77d7e0_0 .net/2u *"_s26", 6 0, L_0x7f2b8d024180;  1 drivers
v0x5650dd77d8c0_0 .net *"_s260", 15 0, L_0x5650dd7b6a60;  1 drivers
L_0x7f2b8d024690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77d9a0_0 .net *"_s263", 7 0, L_0x7f2b8d024690;  1 drivers
v0x5650dd77da80_0 .net *"_s265", 7 0, L_0x5650dd7b6ed0;  1 drivers
v0x5650dd77db60_0 .net *"_s266", 15 0, L_0x5650dd7b6f70;  1 drivers
L_0x7f2b8d0246d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77dc40_0 .net *"_s269", 7 0, L_0x7f2b8d0246d8;  1 drivers
v0x5650dd77dd20_0 .net *"_s273", 1 0, L_0x5650dd7b7580;  1 drivers
L_0x7f2b8d024720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5650dd77de00_0 .net/2u *"_s274", 1 0, L_0x7f2b8d024720;  1 drivers
v0x5650dd77dee0_0 .net *"_s279", 1 0, L_0x5650dd7b7ab0;  1 drivers
L_0x7f2b8d024768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5650dd77dfc0_0 .net/2u *"_s280", 1 0, L_0x7f2b8d024768;  1 drivers
v0x5650dd77e0a0_0 .net *"_s285", 0 0, L_0x5650dd7b8030;  1 drivers
v0x5650dd77e180_0 .net *"_s287", 0 0, L_0x5650dd7b8440;  1 drivers
v0x5650dd77e240_0 .net *"_s289", 0 0, L_0x5650dd7b8530;  1 drivers
v0x5650dd77e320_0 .net *"_s291", 0 0, L_0x5650dd7b89a0;  1 drivers
v0x5650dd77e400_0 .net *"_s292", 0 0, L_0x5650dd7b8ad0;  1 drivers
v0x5650dd77e4e0_0 .net *"_s296", 23 0, L_0x5650dd7b90a0;  1 drivers
v0x5650dd77e5c0_0 .net *"_s298", 39 0, L_0x5650dd7b92e0;  1 drivers
v0x5650dd77e6a0_0 .net *"_s300", 15 0, L_0x5650dd7b9720;  1 drivers
v0x5650dd77e780_0 .net *"_s302", 31 0, L_0x5650dd7b9bd0;  1 drivers
v0x5650dd77e860_0 .net *"_s304", 39 0, L_0x5650dd7ba070;  1 drivers
L_0x7f2b8d0247b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77e940_0 .net *"_s307", 7 0, L_0x7f2b8d0247b0;  1 drivers
v0x5650dd77ea20_0 .net *"_s308", 39 0, L_0x5650dd7ba1b0;  1 drivers
v0x5650dd77eb00_0 .net *"_s31", 6 0, L_0x5650dd79b6a0;  1 drivers
L_0x7f2b8d0247f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77ebe0_0 .net *"_s311", 7 0, L_0x7f2b8d0247f8;  1 drivers
v0x5650dd77ecc0_0 .net *"_s312", 39 0, L_0x5650dd7ba660;  1 drivers
v0x5650dd77eda0_0 .net *"_s314", 39 0, L_0x5650dd7ba7f0;  1 drivers
v0x5650dd77ee80_0 .net *"_s318", 31 0, L_0x5650dd7badf0;  1 drivers
L_0x7f2b8d0241c8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5650dd77ef60_0 .net/2u *"_s32", 6 0, L_0x7f2b8d0241c8;  1 drivers
L_0x7f2b8d024840 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77f040_0 .net *"_s321", 28 0, L_0x7f2b8d024840;  1 drivers
L_0x7f2b8d024888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5650dd77f120_0 .net/2u *"_s322", 31 0, L_0x7f2b8d024888;  1 drivers
v0x5650dd77f200_0 .net *"_s324", 0 0, L_0x5650dd7bb310;  1 drivers
v0x5650dd77f2c0_0 .net *"_s326", 31 0, L_0x5650dd7bb450;  1 drivers
L_0x7f2b8d0248d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77f3a0_0 .net *"_s329", 28 0, L_0x7f2b8d0248d0;  1 drivers
L_0x7f2b8d024918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77f480_0 .net/2u *"_s330", 31 0, L_0x7f2b8d024918;  1 drivers
v0x5650dd77f560_0 .net *"_s332", 0 0, L_0x5650dd7bb930;  1 drivers
v0x5650dd77f620_0 .net *"_s334", 0 0, L_0x5650dd7bba70;  1 drivers
v0x5650dd77f6e0_0 .net *"_s338", 31 0, L_0x5650dd7bc100;  1 drivers
L_0x7f2b8d024960 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77f7c0_0 .net *"_s341", 28 0, L_0x7f2b8d024960;  1 drivers
L_0x7f2b8d0249a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77f8a0_0 .net/2u *"_s342", 31 0, L_0x7f2b8d0249a8;  1 drivers
v0x5650dd77f980_0 .net *"_s344", 0 0, L_0x5650dd7bc230;  1 drivers
v0x5650dd77fa40_0 .net *"_s346", 31 0, L_0x5650dd7bc730;  1 drivers
L_0x7f2b8d0249f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77fb20_0 .net *"_s349", 28 0, L_0x7f2b8d0249f0;  1 drivers
L_0x7f2b8d024a38 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5650dd77fc00_0 .net/2u *"_s350", 31 0, L_0x7f2b8d024a38;  1 drivers
v0x5650dd77fce0_0 .net *"_s352", 0 0, L_0x5650dd7bc820;  1 drivers
v0x5650dd77fda0_0 .net *"_s358", 31 0, L_0x5650dd7bd090;  1 drivers
L_0x7f2b8d024a80 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd77fe80_0 .net *"_s361", 28 0, L_0x7f2b8d024a80;  1 drivers
L_0x7f2b8d024ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd780770_0 .net/2u *"_s362", 31 0, L_0x7f2b8d024ac8;  1 drivers
v0x5650dd780850_0 .net *"_s37", 6 0, L_0x5650dd79b8d0;  1 drivers
L_0x7f2b8d024210 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5650dd780930_0 .net/2u *"_s38", 6 0, L_0x7f2b8d024210;  1 drivers
v0x5650dd780a10_0 .net *"_s43", 6 0, L_0x5650dd79bb60;  1 drivers
L_0x7f2b8d024258 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x5650dd780af0_0 .net/2u *"_s44", 6 0, L_0x7f2b8d024258;  1 drivers
v0x5650dd780bd0_0 .net *"_s49", 6 0, L_0x5650dd79bdb0;  1 drivers
L_0x7f2b8d0242a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5650dd780cb0_0 .net/2u *"_s50", 6 0, L_0x7f2b8d0242a0;  1 drivers
v0x5650dd780d90_0 .net *"_s55", 6 0, L_0x5650dd79c060;  1 drivers
L_0x7f2b8d0242e8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5650dd780e70_0 .net/2u *"_s56", 6 0, L_0x7f2b8d0242e8;  1 drivers
v0x5650dd780f50_0 .net *"_s7", 6 0, L_0x5650dd79ad50;  1 drivers
v0x5650dd781030_0 .net *"_s71", 0 0, L_0x5650dd79c7c0;  1 drivers
v0x5650dd781110_0 .net *"_s73", 18 0, L_0x5650dd79c970;  1 drivers
L_0x7f2b8d024330 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5650dd7811f0_0 .net/2u *"_s74", 11 0, L_0x7f2b8d024330;  1 drivers
v0x5650dd7812d0_0 .net *"_s79", 0 0, L_0x5650dd7acd60;  1 drivers
L_0x7f2b8d0240a8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x5650dd7813b0_0 .net/2u *"_s8", 6 0, L_0x7f2b8d0240a8;  1 drivers
v0x5650dd781490_0 .net *"_s80", 20 0, L_0x5650dd7ace00;  1 drivers
v0x5650dd781570_0 .net *"_s83", 10 0, L_0x5650dd7ad200;  1 drivers
v0x5650dd781650_0 .net *"_s87", 0 0, L_0x5650dd7ad4a0;  1 drivers
v0x5650dd781730_0 .net *"_s88", 20 0, L_0x5650dd7ad540;  1 drivers
v0x5650dd781810_0 .net *"_s91", 5 0, L_0x5650dd7ada20;  1 drivers
v0x5650dd7818f0_0 .net *"_s93", 4 0, L_0x5650dd7adac0;  1 drivers
v0x5650dd7819d0_0 .net *"_s97", 0 0, L_0x5650dd7add60;  1 drivers
v0x5650dd781ab0_0 .net *"_s98", 19 0, L_0x5650dd7adf40;  1 drivers
v0x5650dd781b90_0 .net "aluIn1", 31 0, L_0x5650dd660b90;  1 drivers
v0x5650dd781c70_0 .net "aluIn2", 31 0, L_0x5650dd7af3e0;  1 drivers
v0x5650dd781d50_0 .net "aluMinus", 32 0, L_0x5650dd7b03b0;  1 drivers
v0x5650dd781e30_0 .var "aluOut", 31 0;
v0x5650dd781f10_0 .net "aluPlus", 31 0, L_0x5650dd7afb40;  1 drivers
v0x5650dd781ff0_0 .net "clk", 0 0, L_0x5650dd7bcaa0;  alias, 1 drivers
v0x5650dd7820b0_0 .net "funct3", 2 0, L_0x5650dd79c6f0;  1 drivers
v0x5650dd782190_0 .net "funct7", 6 0, L_0x5650dd79c550;  1 drivers
v0x5650dd782270_0 .var/i "i", 31 0;
v0x5650dd782350_0 .var "instr", 31 0;
v0x5650dd782430_0 .net "isALUimm", 0 0, L_0x5650dd79ae40;  1 drivers
v0x5650dd7824f0_0 .net "isALUreg", 0 0, L_0x5650dd79abe0;  1 drivers
v0x5650dd7825b0_0 .net "isAUIPC", 0 0, L_0x5650dd79b740;  1 drivers
v0x5650dd782670_0 .net "isBranch", 0 0, L_0x5650dd79b080;  1 drivers
v0x5650dd782730_0 .net "isJAL", 0 0, L_0x5650dd79b500;  1 drivers
v0x5650dd7827f0_0 .net "isJALR", 0 0, L_0x5650dd79b2d0;  1 drivers
v0x5650dd7828b0_0 .net "isLUI", 0 0, L_0x5650dd79b970;  1 drivers
v0x5650dd782970_0 .net "isLoad", 0 0, L_0x5650dd79bc00;  1 drivers
v0x5650dd782a30_0 .net "isSYSTEM", 0 0, L_0x5650dd79c100;  1 drivers
v0x5650dd782af0_0 .net "isStore", 0 0, L_0x5650dd79be50;  1 drivers
v0x5650dd782bb0_0 .net "leftshift", 31 0, L_0x5650dd7b2c50;  1 drivers
v0x5650dd782c90_0 .net "loadstore_addr", 31 0, L_0x5650dd7b5ad0;  1 drivers
v0x5650dd782d70_0 .net8 "mem_addr", 31 0, RS_0x7f2b8d06f0e8;  alias, 2 drivers
v0x5650dd782e50_0 .net "mem_byteAccess", 0 0, L_0x5650dd7b7970;  1 drivers
v0x5650dd782f10_0 .net "mem_halfwordAcc", 0 0, L_0x5650dd7b7f40;  1 drivers
v0x5650dd782fd0_0 .net "mem_rdata", 31 0, v0x5650dd799a40_0;  alias, 1 drivers
v0x5650dd7830b0_0 .net8 "mem_rstrb", 0 0, RS_0x7f2b8d06f1a8;  alias, 2 drivers
v0x5650dd783170_0 .net "nextPC", 31 0, L_0x5650dd7b56a0;  1 drivers
v0x5650dd783250_0 .net "rdId", 4 0, L_0x5650dd79c480;  1 drivers
v0x5650dd783330_0 .net "resetn", 0 0, L_0x5650dd7bcba0;  alias, 1 drivers
v0x5650dd7833f0_0 .var "rs1", 31 0;
v0x5650dd7834d0_0 .net "rs1Id", 4 0, L_0x5650dd79c320;  1 drivers
v0x5650dd7835b0_0 .var "rs2", 31 0;
v0x5650dd783690_0 .net "rs2Id", 4 0, L_0x5650dd79bfc0;  1 drivers
v0x5650dd783770_0 .net "shamt", 4 0, L_0x5650dd7afa00;  1 drivers
v0x5650dd783850_0 .net "shifter", 31 0, L_0x5650dd7b2340;  1 drivers
v0x5650dd783930_0 .net "shifter_in", 31 0, L_0x5650dd7b2ac0;  1 drivers
v0x5650dd783a10_0 .var "state", 2 0;
v0x5650dd783af0_0 .var "takeBranch", 0 0;
v0x5650dd783bb0_0 .net "writeBackData", 31 0, L_0x5650dd7b4470;  1 drivers
v0x5650dd783c90_0 .net "writeBackEn", 0 0, L_0x5650dd7b4e60;  1 drivers
v0x5650dd783d50_0 .var "x10", 31 0;
E_0x5650dd65ac80 .event posedge, v0x5650dd781ff0_0;
E_0x5650dd65ae80 .event edge, v0x5650dd7820b0_0, v0x5650dd778f40_0, v0x5650dd779550_0, v0x5650dd779610_0;
E_0x5650dd65b080/0 .event edge, v0x5650dd7820b0_0, v0x5650dd782190_0, v0x5650dd782350_0, v0x5650dd781d50_0;
E_0x5650dd65b080/1 .event edge, v0x5650dd781f10_0, v0x5650dd782bb0_0, v0x5650dd779550_0, v0x5650dd779610_0;
E_0x5650dd65b080/2 .event edge, v0x5650dd781b90_0, v0x5650dd781c70_0, v0x5650dd783850_0;
E_0x5650dd65b080 .event/or E_0x5650dd65b080/0, E_0x5650dd65b080/1, E_0x5650dd65b080/2;
L_0x5650dd79ab40 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79abe0 .cmp/eq 7, L_0x5650dd79ab40, L_0x7f2b8d024060;
L_0x5650dd79ad50 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79ae40 .cmp/eq 7, L_0x5650dd79ad50, L_0x7f2b8d0240a8;
L_0x5650dd79afe0 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79b080 .cmp/eq 7, L_0x5650dd79afe0, L_0x7f2b8d0240f0;
L_0x5650dd79b230 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79b2d0 .cmp/eq 7, L_0x5650dd79b230, L_0x7f2b8d024138;
L_0x5650dd79b460 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79b500 .cmp/eq 7, L_0x5650dd79b460, L_0x7f2b8d024180;
L_0x5650dd79b6a0 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79b740 .cmp/eq 7, L_0x5650dd79b6a0, L_0x7f2b8d0241c8;
L_0x5650dd79b8d0 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79b970 .cmp/eq 7, L_0x5650dd79b8d0, L_0x7f2b8d024210;
L_0x5650dd79bb60 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79bc00 .cmp/eq 7, L_0x5650dd79bb60, L_0x7f2b8d024258;
L_0x5650dd79bdb0 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79be50 .cmp/eq 7, L_0x5650dd79bdb0, L_0x7f2b8d0242a0;
L_0x5650dd79c060 .part v0x5650dd782350_0, 0, 7;
L_0x5650dd79c100 .cmp/eq 7, L_0x5650dd79c060, L_0x7f2b8d0242e8;
L_0x5650dd79bfc0 .part v0x5650dd782350_0, 20, 5;
L_0x5650dd79c320 .part v0x5650dd782350_0, 15, 5;
L_0x5650dd79c480 .part v0x5650dd782350_0, 7, 5;
L_0x5650dd79c550 .part v0x5650dd782350_0, 25, 7;
L_0x5650dd79c6f0 .part v0x5650dd782350_0, 12, 3;
L_0x5650dd79c7c0 .part v0x5650dd782350_0, 31, 1;
L_0x5650dd79c970 .part v0x5650dd782350_0, 12, 19;
L_0x5650dd7aca80 .concat [ 12 19 1 0], L_0x7f2b8d024330, L_0x5650dd79c970, L_0x5650dd79c7c0;
L_0x5650dd7acd60 .part v0x5650dd782350_0, 31, 1;
LS_0x5650dd7ace00_0_0 .concat [ 1 1 1 1], L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60;
LS_0x5650dd7ace00_0_4 .concat [ 1 1 1 1], L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60;
LS_0x5650dd7ace00_0_8 .concat [ 1 1 1 1], L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60;
LS_0x5650dd7ace00_0_12 .concat [ 1 1 1 1], L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60;
LS_0x5650dd7ace00_0_16 .concat [ 1 1 1 1], L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60, L_0x5650dd7acd60;
LS_0x5650dd7ace00_0_20 .concat [ 1 0 0 0], L_0x5650dd7acd60;
LS_0x5650dd7ace00_1_0 .concat [ 4 4 4 4], LS_0x5650dd7ace00_0_0, LS_0x5650dd7ace00_0_4, LS_0x5650dd7ace00_0_8, LS_0x5650dd7ace00_0_12;
LS_0x5650dd7ace00_1_4 .concat [ 4 1 0 0], LS_0x5650dd7ace00_0_16, LS_0x5650dd7ace00_0_20;
L_0x5650dd7ace00 .concat [ 16 5 0 0], LS_0x5650dd7ace00_1_0, LS_0x5650dd7ace00_1_4;
L_0x5650dd7ad200 .part v0x5650dd782350_0, 20, 11;
L_0x5650dd7ad2a0 .concat [ 11 21 0 0], L_0x5650dd7ad200, L_0x5650dd7ace00;
L_0x5650dd7ad4a0 .part v0x5650dd782350_0, 31, 1;
LS_0x5650dd7ad540_0_0 .concat [ 1 1 1 1], L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0;
LS_0x5650dd7ad540_0_4 .concat [ 1 1 1 1], L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0;
LS_0x5650dd7ad540_0_8 .concat [ 1 1 1 1], L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0;
LS_0x5650dd7ad540_0_12 .concat [ 1 1 1 1], L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0;
LS_0x5650dd7ad540_0_16 .concat [ 1 1 1 1], L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0, L_0x5650dd7ad4a0;
LS_0x5650dd7ad540_0_20 .concat [ 1 0 0 0], L_0x5650dd7ad4a0;
LS_0x5650dd7ad540_1_0 .concat [ 4 4 4 4], LS_0x5650dd7ad540_0_0, LS_0x5650dd7ad540_0_4, LS_0x5650dd7ad540_0_8, LS_0x5650dd7ad540_0_12;
LS_0x5650dd7ad540_1_4 .concat [ 4 1 0 0], LS_0x5650dd7ad540_0_16, LS_0x5650dd7ad540_0_20;
L_0x5650dd7ad540 .concat [ 16 5 0 0], LS_0x5650dd7ad540_1_0, LS_0x5650dd7ad540_1_4;
L_0x5650dd7ada20 .part v0x5650dd782350_0, 25, 6;
L_0x5650dd7adac0 .part v0x5650dd782350_0, 7, 5;
L_0x5650dd7ad900 .concat [ 5 6 21 0], L_0x5650dd7adac0, L_0x5650dd7ada20, L_0x5650dd7ad540;
L_0x5650dd7add60 .part v0x5650dd782350_0, 31, 1;
LS_0x5650dd7adf40_0_0 .concat [ 1 1 1 1], L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60;
LS_0x5650dd7adf40_0_4 .concat [ 1 1 1 1], L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60;
LS_0x5650dd7adf40_0_8 .concat [ 1 1 1 1], L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60;
LS_0x5650dd7adf40_0_12 .concat [ 1 1 1 1], L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60;
LS_0x5650dd7adf40_0_16 .concat [ 1 1 1 1], L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60, L_0x5650dd7add60;
LS_0x5650dd7adf40_1_0 .concat [ 4 4 4 4], LS_0x5650dd7adf40_0_0, LS_0x5650dd7adf40_0_4, LS_0x5650dd7adf40_0_8, LS_0x5650dd7adf40_0_12;
LS_0x5650dd7adf40_1_4 .concat [ 4 0 0 0], LS_0x5650dd7adf40_0_16;
L_0x5650dd7adf40 .concat [ 16 4 0 0], LS_0x5650dd7adf40_1_0, LS_0x5650dd7adf40_1_4;
L_0x5650dd7ae240 .part v0x5650dd782350_0, 7, 1;
L_0x5650dd7ae430 .part v0x5650dd782350_0, 25, 6;
L_0x5650dd7ae4d0 .part v0x5650dd782350_0, 8, 4;
LS_0x5650dd7ae730_0_0 .concat [ 1 4 6 1], L_0x7f2b8d024378, L_0x5650dd7ae4d0, L_0x5650dd7ae430, L_0x5650dd7ae240;
LS_0x5650dd7ae730_0_4 .concat [ 20 0 0 0], L_0x5650dd7adf40;
L_0x5650dd7ae730 .concat [ 12 20 0 0], LS_0x5650dd7ae730_0_0, LS_0x5650dd7ae730_0_4;
L_0x5650dd7ae940 .part v0x5650dd782350_0, 31, 1;
LS_0x5650dd7aeb50_0_0 .concat [ 1 1 1 1], L_0x5650dd7ae940, L_0x5650dd7ae940, L_0x5650dd7ae940, L_0x5650dd7ae940;
LS_0x5650dd7aeb50_0_4 .concat [ 1 1 1 1], L_0x5650dd7ae940, L_0x5650dd7ae940, L_0x5650dd7ae940, L_0x5650dd7ae940;
LS_0x5650dd7aeb50_0_8 .concat [ 1 1 1 1], L_0x5650dd7ae940, L_0x5650dd7ae940, L_0x5650dd7ae940, L_0x5650dd7ae940;
L_0x5650dd7aeb50 .concat [ 4 4 4 0], LS_0x5650dd7aeb50_0_0, LS_0x5650dd7aeb50_0_4, LS_0x5650dd7aeb50_0_8;
L_0x5650dd7aec40 .part v0x5650dd782350_0, 12, 8;
L_0x5650dd7aee60 .part v0x5650dd782350_0, 20, 1;
L_0x5650dd7aef00 .part v0x5650dd782350_0, 21, 10;
LS_0x5650dd7af130_0_0 .concat [ 1 10 1 8], L_0x7f2b8d0243c0, L_0x5650dd7aef00, L_0x5650dd7aee60, L_0x5650dd7aec40;
LS_0x5650dd7af130_0_4 .concat [ 12 0 0 0], L_0x5650dd7aeb50;
L_0x5650dd7af130 .concat [ 20 12 0 0], LS_0x5650dd7af130_0_0, LS_0x5650dd7af130_0_4;
L_0x5650dd7af3e0 .functor MUXZ 32, L_0x5650dd7ad2a0, v0x5650dd7835b0_0, L_0x5650dd660c80, C4<>;
L_0x5650dd7af6c0 .part v0x5650dd7835b0_0, 0, 5;
L_0x5650dd7af7b0 .part v0x5650dd782350_0, 20, 5;
L_0x5650dd7afa00 .functor MUXZ 5, L_0x5650dd7af7b0, L_0x5650dd7af6c0, L_0x5650dd79abe0, C4<>;
L_0x5650dd7afb40 .arith/sum 32, L_0x5650dd660b90, L_0x5650dd7af3e0;
L_0x5650dd7afe40 .concat [ 32 1 0 0], L_0x5650dd660d70, L_0x7f2b8d024408;
L_0x5650dd7aff80 .concat [ 32 1 0 0], L_0x5650dd660b90, L_0x7f2b8d024450;
L_0x5650dd7b0240 .arith/sum 33, L_0x5650dd7afe40, L_0x5650dd7aff80;
L_0x5650dd7b03b0 .arith/sum 33, L_0x5650dd7b0240, L_0x7f2b8d024498;
L_0x5650dd7b06d0 .part L_0x5650dd7b03b0, 0, 32;
L_0x5650dd7b07c0 .cmp/eq 32, L_0x5650dd7b06d0, L_0x7f2b8d0244e0;
L_0x5650dd7b0af0 .part L_0x5650dd7b03b0, 32, 1;
L_0x5650dd7b0b90 .part L_0x5650dd660b90, 31, 1;
L_0x5650dd7b0e30 .part L_0x5650dd7af3e0, 31, 1;
L_0x5650dd7b0f00 .part L_0x5650dd660b90, 31, 1;
L_0x5650dd7b11b0 .part L_0x5650dd7b03b0, 32, 1;
L_0x5650dd7b1250 .functor MUXZ 1, L_0x5650dd7b11b0, L_0x5650dd7b0f00, L_0x5650dd6a3580, C4<>;
L_0x5650dd7b15e0 .part v0x5650dd782350_0, 30, 1;
L_0x5650dd7b1a90 .part L_0x5650dd660b90, 31, 1;
L_0x5650dd7b1e00 .concat [ 32 1 0 0], L_0x5650dd7b2ac0, L_0x5650dd65b380;
L_0x5650dd7b1ef0 .part L_0x5650dd7af3e0, 0, 5;
L_0x5650dd7b21d0 .shift/rs 33, L_0x5650dd7b1e00, L_0x5650dd7b1ef0;
L_0x5650dd7b2340 .part L_0x5650dd7b21d0, 0, 32;
L_0x5650dd7b2680 .cmp/eq 3, L_0x5650dd79c6f0, L_0x7f2b8d024528;
L_0x5650dd7b27c0 .ufunc TD_bench.uut.CPU.flip32, 32, L_0x5650dd660b90 (v0x5650dd778d60_0) v0x5650dd75f820_0 S_0x5650dd758160;
L_0x5650dd7b2ac0 .functor MUXZ 32, L_0x5650dd660b90, L_0x5650dd7b27c0, L_0x5650dd7b2680, C4<>;
L_0x5650dd7b2c50 .ufunc TD_bench.uut.CPU.flip32, 32, L_0x5650dd7b2340 (v0x5650dd778d60_0) v0x5650dd75f820_0 S_0x5650dd758160;
L_0x5650dd7b2fb0 .part v0x5650dd782350_0, 3, 1;
L_0x5650dd7b3050 .part v0x5650dd782350_0, 4, 1;
L_0x5650dd7b3370 .functor MUXZ 32, L_0x5650dd7ae730, L_0x5650dd7aca80, L_0x5650dd7b3050, C4<>;
L_0x5650dd7b3500 .functor MUXZ 32, L_0x5650dd7b3370, L_0x5650dd7af130, L_0x5650dd7b2fb0, C4<>;
L_0x5650dd7b3920 .arith/sum 32, v0x5650dd7796d0_0, L_0x5650dd7b3500;
L_0x5650dd7b3a80 .arith/sum 32, v0x5650dd7796d0_0, L_0x7f2b8d024570;
L_0x5650dd7b3f40 .functor MUXZ 32, v0x5650dd781e30_0, L_0x5650dd7b3920, L_0x5650dd79b740, C4<>;
L_0x5650dd7b4080 .functor MUXZ 32, L_0x5650dd7b3f40, L_0x5650dd7aca80, L_0x5650dd79b970, C4<>;
L_0x5650dd7b4470 .functor MUXZ 32, L_0x5650dd7b4080, L_0x5650dd7b3a80, L_0x5650dd7b39c0, C4<>;
L_0x5650dd7b4600 .concat [ 3 29 0 0], v0x5650dd783a10_0, L_0x7f2b8d0245b8;
L_0x5650dd7b49b0 .cmp/eq 32, L_0x5650dd7b4600, L_0x7f2b8d024600;
L_0x5650dd7b4af0 .reduce/nor L_0x5650dd79b080;
L_0x5650dd7b50a0 .part L_0x5650dd7afb40, 1, 31;
L_0x5650dd7b5190 .concat [ 1 31 0 0], L_0x7f2b8d024648, L_0x5650dd7b50a0;
L_0x5650dd7b55b0 .functor MUXZ 32, L_0x5650dd7b3a80, L_0x5650dd7b5190, L_0x5650dd79b2d0, C4<>;
L_0x5650dd7b56a0 .functor MUXZ 32, L_0x5650dd7b55b0, L_0x5650dd7b3920, L_0x5650dd7b5030, C4<>;
L_0x5650dd7b5ad0 .arith/sum 32, v0x5650dd7833f0_0, L_0x5650dd7ad2a0;
L_0x5650dd7b5c30 .part L_0x5650dd7b5ad0, 1, 1;
L_0x5650dd7b6020 .part v0x5650dd799a40_0, 16, 16;
L_0x5650dd7b60c0 .part v0x5650dd799a40_0, 0, 16;
L_0x5650dd7b6470 .functor MUXZ 16, L_0x5650dd7b60c0, L_0x5650dd7b6020, L_0x5650dd7b5c30, C4<>;
L_0x5650dd7b65b0 .part L_0x5650dd7b5ad0, 0, 1;
L_0x5650dd7b6970 .part L_0x5650dd7b6470, 8, 8;
L_0x5650dd7b6a60 .concat [ 8 8 0 0], L_0x5650dd7b6970, L_0x7f2b8d024690;
L_0x5650dd7b6ed0 .part L_0x5650dd7b6470, 0, 8;
L_0x5650dd7b6f70 .concat [ 8 8 0 0], L_0x5650dd7b6ed0, L_0x7f2b8d0246d8;
L_0x5650dd7b73f0 .functor MUXZ 16, L_0x5650dd7b6f70, L_0x5650dd7b6a60, L_0x5650dd7b65b0, C4<>;
L_0x5650dd7b7580 .part L_0x5650dd79c6f0, 0, 2;
L_0x5650dd7b7970 .cmp/eq 2, L_0x5650dd7b7580, L_0x7f2b8d024720;
L_0x5650dd7b7ab0 .part L_0x5650dd79c6f0, 0, 2;
L_0x5650dd7b7f40 .cmp/eq 2, L_0x5650dd7b7ab0, L_0x7f2b8d024768;
L_0x5650dd7b8030 .part L_0x5650dd79c6f0, 2, 1;
L_0x5650dd7b8440 .reduce/nor L_0x5650dd7b8030;
L_0x5650dd7b8530 .part L_0x5650dd7b73f0, 7, 1;
L_0x5650dd7b89a0 .part L_0x5650dd7b6470, 15, 1;
L_0x5650dd7b8ad0 .functor MUXZ 1, L_0x5650dd7b89a0, L_0x5650dd7b8530, L_0x5650dd7b7970, C4<>;
LS_0x5650dd7b90a0_0_0 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b90a0_0_4 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b90a0_0_8 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b90a0_0_12 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b90a0_0_16 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b90a0_0_20 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b90a0_1_0 .concat [ 4 4 4 4], LS_0x5650dd7b90a0_0_0, LS_0x5650dd7b90a0_0_4, LS_0x5650dd7b90a0_0_8, LS_0x5650dd7b90a0_0_12;
LS_0x5650dd7b90a0_1_4 .concat [ 4 4 0 0], LS_0x5650dd7b90a0_0_16, LS_0x5650dd7b90a0_0_20;
L_0x5650dd7b90a0 .concat [ 16 8 0 0], LS_0x5650dd7b90a0_1_0, LS_0x5650dd7b90a0_1_4;
L_0x5650dd7b92e0 .concat [ 16 24 0 0], L_0x5650dd7b73f0, L_0x5650dd7b90a0;
LS_0x5650dd7b9720_0_0 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b9720_0_4 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b9720_0_8 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
LS_0x5650dd7b9720_0_12 .concat [ 1 1 1 1], L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70, L_0x5650dd7b5b70;
L_0x5650dd7b9720 .concat [ 4 4 4 4], LS_0x5650dd7b9720_0_0, LS_0x5650dd7b9720_0_4, LS_0x5650dd7b9720_0_8, LS_0x5650dd7b9720_0_12;
L_0x5650dd7b9bd0 .concat [ 16 16 0 0], L_0x5650dd7b6470, L_0x5650dd7b9720;
L_0x5650dd7ba070 .concat [ 32 8 0 0], L_0x5650dd7b9bd0, L_0x7f2b8d0247b0;
L_0x5650dd7ba1b0 .concat [ 32 8 0 0], v0x5650dd799a40_0, L_0x7f2b8d0247f8;
L_0x5650dd7ba660 .functor MUXZ 40, L_0x5650dd7ba1b0, L_0x5650dd7ba070, L_0x5650dd7b7f40, C4<>;
L_0x5650dd7ba7f0 .functor MUXZ 40, L_0x5650dd7ba660, L_0x5650dd7b92e0, L_0x5650dd7b7970, C4<>;
L_0x5650dd7bad00 .part L_0x5650dd7ba7f0, 0, 32;
L_0x5650dd7badf0 .concat [ 3 29 0 0], v0x5650dd783a10_0, L_0x7f2b8d024840;
L_0x5650dd7bb310 .cmp/eq 32, L_0x5650dd7badf0, L_0x7f2b8d024888;
L_0x5650dd7bb450 .concat [ 3 29 0 0], v0x5650dd783a10_0, L_0x7f2b8d0248d0;
L_0x5650dd7bb930 .cmp/eq 32, L_0x5650dd7bb450, L_0x7f2b8d024918;
L_0x5650dd7bbb80 .functor MUXZ 32, L_0x5650dd7b5ad0, v0x5650dd7796d0_0, L_0x5650dd7bba70, C4<>;
L_0x5650dd7bc100 .concat [ 3 29 0 0], v0x5650dd783a10_0, L_0x7f2b8d024960;
L_0x5650dd7bc230 .cmp/eq 32, L_0x5650dd7bc100, L_0x7f2b8d0249a8;
L_0x5650dd7bc730 .concat [ 3 29 0 0], v0x5650dd783a10_0, L_0x7f2b8d0249f0;
L_0x5650dd7bc820 .cmp/eq 32, L_0x5650dd7bc730, L_0x7f2b8d024a38;
L_0x5650dd7bd090 .concat [ 3 29 0 0], v0x5650dd783a10_0, L_0x7f2b8d024a80;
L_0x5650dd7bd130 .cmp/eq 32, L_0x5650dd7bd090, L_0x7f2b8d024ac8;
S_0x5650dd758160 .scope function, "flip32" "flip32" 3 136, 3 136 0, S_0x5650dd72da00;
 .timescale 0 0;
v0x5650dd75f820_0 .var "flip32", 31 0;
v0x5650dd778d60_0 .var "x", 31 0;
TD_bench.uut.CPU.flip32 ;
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd778d60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5650dd75f820_0, 0, 32;
    %end;
S_0x5650dd759430 .scope module, "CW" "Clockworks" 3 323, 4 21 0, S_0x5650dd74f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "resetn"
P_0x5650dd783f10 .param/l "SLOW" 0 4 29, +C4<00000000000000000000000000000000>;
v0x5650dd784140_0 .net "CLK", 0 0, v0x5650dd79a650_0;  alias, 1 drivers
v0x5650dd784220_0 .net "RESET", 0 0, L_0x7f2b8d024018;  alias, 1 drivers
v0x5650dd7842e0_0 .net "clk", 0 0, L_0x5650dd7bcaa0;  alias, 1 drivers
v0x5650dd784380_0 .net "resetn", 0 0, L_0x5650dd7bcba0;  alias, 1 drivers
S_0x5650dd72e5f0 .scope generate, "genblk2" "genblk2" 4 39, 4 39 0, S_0x5650dd759430;
 .timescale 0 0;
L_0x5650dd7bcaa0 .functor BUFZ 1, v0x5650dd79a650_0, C4<0>, C4<0>, C4<0>;
v0x5650dd784040_0 .var "reset_cnt", 15 0;
E_0x5650dd6a1be0 .event posedge, v0x5650dd784220_0, v0x5650dd784140_0;
L_0x5650dd7bcba0 .reduce/and v0x5650dd784040_0;
S_0x5650dd72f1e0 .scope module, "RAM" "Memory" 3 297, 3 4 0, S_0x5650dd74f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_addr"
    .port_info 2 /OUTPUT 32 "mem_rdata"
    .port_info 3 /INPUT 1 "mem_rstrb"
P_0x5650dd784490 .param/l "NOP_CODEOP" 1 5 60, C4<00000000000000000000000000110011>;
P_0x5650dd7844d0 .param/l "a0" 1 5 664, +C4<00000000000000000000000000001010>;
P_0x5650dd784510 .param/l "a1" 1 5 665, +C4<00000000000000000000000000001011>;
P_0x5650dd784550 .param/l "a2" 1 5 666, +C4<00000000000000000000000000001100>;
P_0x5650dd784590 .param/l "a3" 1 5 667, +C4<00000000000000000000000000001101>;
P_0x5650dd7845d0 .param/l "a4" 1 5 668, +C4<00000000000000000000000000001110>;
P_0x5650dd784610 .param/l "a5" 1 5 669, +C4<00000000000000000000000000001111>;
P_0x5650dd784650 .param/l "a6" 1 5 670, +C4<00000000000000000000000000010000>;
P_0x5650dd784690 .param/l "a7" 1 5 671, +C4<00000000000000000000000000010001>;
P_0x5650dd7846d0 .param/l "fp" 1 5 661, +C4<00000000000000000000000000001000>;
P_0x5650dd784710 .param/l "gp" 1 5 656, +C4<00000000000000000000000000000011>;
P_0x5650dd784750 .param/l "ra" 1 5 654, +C4<00000000000000000000000000000001>;
P_0x5650dd784790 .param/l "s0" 1 5 662, +C4<00000000000000000000000000001000>;
P_0x5650dd7847d0 .param/l "s1" 1 5 663, +C4<00000000000000000000000000001001>;
P_0x5650dd784810 .param/l "s10" 1 5 680, +C4<00000000000000000000000000011010>;
P_0x5650dd784850 .param/l "s11" 1 5 681, +C4<00000000000000000000000000011011>;
P_0x5650dd784890 .param/l "s2" 1 5 672, +C4<00000000000000000000000000010010>;
P_0x5650dd7848d0 .param/l "s3" 1 5 673, +C4<00000000000000000000000000010011>;
P_0x5650dd784910 .param/l "s4" 1 5 674, +C4<00000000000000000000000000010100>;
P_0x5650dd784950 .param/l "s5" 1 5 675, +C4<00000000000000000000000000010101>;
P_0x5650dd784990 .param/l "s6" 1 5 676, +C4<00000000000000000000000000010110>;
P_0x5650dd7849d0 .param/l "s7" 1 5 677, +C4<00000000000000000000000000010111>;
P_0x5650dd784a10 .param/l "s8" 1 5 678, +C4<00000000000000000000000000011000>;
P_0x5650dd784a50 .param/l "s9" 1 5 679, +C4<00000000000000000000000000011001>;
P_0x5650dd784a90 .param/l "slow_bit" 1 3 14, +C4<00000000000000000000000000001101>;
P_0x5650dd784ad0 .param/l "sp" 1 5 655, +C4<00000000000000000000000000000010>;
P_0x5650dd784b10 .param/l "t0" 1 5 658, +C4<00000000000000000000000000000101>;
P_0x5650dd784b50 .param/l "t1" 1 5 659, +C4<00000000000000000000000000000110>;
P_0x5650dd784b90 .param/l "t2" 1 5 660, +C4<00000000000000000000000000000111>;
P_0x5650dd784bd0 .param/l "t3" 1 5 682, +C4<00000000000000000000000000011100>;
P_0x5650dd784c10 .param/l "t4" 1 5 683, +C4<00000000000000000000000000011101>;
P_0x5650dd784c50 .param/l "t5" 1 5 684, +C4<00000000000000000000000000011110>;
P_0x5650dd784c90 .param/l "t6" 1 5 685, +C4<00000000000000000000000000011111>;
P_0x5650dd784cd0 .param/l "tp" 1 5 657, +C4<00000000000000000000000000000100>;
P_0x5650dd784d10 .param/l "x0" 1 5 54, +C4<00000000000000000000000000000000>;
P_0x5650dd784d50 .param/l "x1" 1 5 54, +C4<00000000000000000000000000000001>;
P_0x5650dd784d90 .param/l "x10" 1 5 55, +C4<00000000000000000000000000001010>;
P_0x5650dd784dd0 .param/l "x11" 1 5 55, +C4<00000000000000000000000000001011>;
P_0x5650dd784e10 .param/l "x12" 1 5 55, +C4<00000000000000000000000000001100>;
P_0x5650dd784e50 .param/l "x13" 1 5 55, +C4<00000000000000000000000000001101>;
P_0x5650dd784e90 .param/l "x14" 1 5 55, +C4<00000000000000000000000000001110>;
P_0x5650dd784ed0 .param/l "x15" 1 5 55, +C4<00000000000000000000000000001111>;
P_0x5650dd784f10 .param/l "x16" 1 5 56, +C4<00000000000000000000000000010000>;
P_0x5650dd784f50 .param/l "x17" 1 5 56, +C4<00000000000000000000000000010001>;
P_0x5650dd784f90 .param/l "x18" 1 5 56, +C4<00000000000000000000000000010010>;
P_0x5650dd784fd0 .param/l "x19" 1 5 56, +C4<00000000000000000000000000010011>;
P_0x5650dd785010 .param/l "x2" 1 5 54, +C4<00000000000000000000000000000010>;
P_0x5650dd785050 .param/l "x20" 1 5 56, +C4<00000000000000000000000000010100>;
P_0x5650dd785090 .param/l "x21" 1 5 56, +C4<00000000000000000000000000010101>;
P_0x5650dd7850d0 .param/l "x22" 1 5 56, +C4<00000000000000000000000000010110>;
P_0x5650dd785110 .param/l "x23" 1 5 56, +C4<00000000000000000000000000010111>;
P_0x5650dd785150 .param/l "x24" 1 5 57, +C4<00000000000000000000000000011000>;
P_0x5650dd785190 .param/l "x25" 1 5 57, +C4<00000000000000000000000000011001>;
P_0x5650dd7851d0 .param/l "x26" 1 5 57, +C4<00000000000000000000000000011010>;
P_0x5650dd785210 .param/l "x27" 1 5 57, +C4<00000000000000000000000000011011>;
P_0x5650dd785250 .param/l "x28" 1 5 57, +C4<00000000000000000000000000011100>;
P_0x5650dd785290 .param/l "x29" 1 5 57, +C4<00000000000000000000000000011101>;
P_0x5650dd7852d0 .param/l "x3" 1 5 54, +C4<00000000000000000000000000000011>;
P_0x5650dd785310 .param/l "x30" 1 5 57, +C4<00000000000000000000000000011110>;
P_0x5650dd785350 .param/l "x31" 1 5 57, +C4<00000000000000000000000000011111>;
P_0x5650dd785390 .param/l "x4" 1 5 54, +C4<00000000000000000000000000000100>;
P_0x5650dd7853d0 .param/l "x5" 1 5 54, +C4<00000000000000000000000000000101>;
P_0x5650dd785410 .param/l "x6" 1 5 54, +C4<00000000000000000000000000000110>;
P_0x5650dd785450 .param/l "x7" 1 5 54, +C4<00000000000000000000000000000111>;
P_0x5650dd785490 .param/l "x8" 1 5 55, +C4<00000000000000000000000000001000>;
P_0x5650dd7854d0 .param/l "x9" 1 5 55, +C4<00000000000000000000000000001001>;
P_0x5650dd785510 .param/l "zero" 1 5 653, +C4<00000000000000000000000000000000>;
v0x5650dd7993d0_0 .var/i "ASMerror", 31 0;
v0x5650dd7994d0_0 .var/i "L0_", 31 0;
v0x5650dd7995b0_0 .var/i "L1_", 31 0;
v0x5650dd7996a0 .array "MEM", 255 0, 31 0;
v0x5650dd799760_0 .net "clk", 0 0, L_0x5650dd7bcaa0;  alias, 1 drivers
v0x5650dd7998a0_0 .var/i "memPC", 31 0;
v0x5650dd799980_0 .net8 "mem_addr", 31 0, RS_0x7f2b8d06f0e8;  alias, 2 drivers
v0x5650dd799a40_0 .var "mem_rdata", 31 0;
v0x5650dd799ae0_0 .net8 "mem_rstrb", 0 0, RS_0x7f2b8d06f1a8;  alias, 2 drivers
v0x5650dd799bb0_0 .var/i "wait_", 31 0;
S_0x5650dd72fdd0 .scope task, "ADD" "ADD" 5 82, 5 82 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd787730_0 .var "rd", 4 0;
v0x5650dd787830_0 .var "rs1", 4 0;
v0x5650dd787910_0 .var "rs2", 4 0;
TD_bench.uut.RAM.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd787730_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd787830_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd787910_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd787a00 .scope task, "ADDI" "ADDI" 5 171, 5 171 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd787bf0_0 .var "imm", 31 0;
v0x5650dd787cd0_0 .var "rd", 4 0;
v0x5650dd787db0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd787cd0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd787db0_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd787bf0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd787ea0 .scope task, "AND" "AND" 5 145, 5 145 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7880a0_0 .var "rd", 4 0;
v0x5650dd788180_0 .var "rs1", 4 0;
v0x5650dd788260_0 .var "rs2", 4 0;
TD_bench.uut.RAM.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd7880a0_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd788180_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd788260_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd788350 .scope task, "ANDI" "ANDI" 5 216, 5 216 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd788520_0 .var "imm", 31 0;
v0x5650dd788620_0 .var "rd", 4 0;
v0x5650dd788700_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd788620_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd788700_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd788520_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd7887f0 .scope task, "AUIPC" "AUIPC" 5 386, 5 386 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd788a10_0 .var "imm", 31 0;
v0x5650dd788b10_0 .var "rd", 4 0;
TD_bench.uut.RAM.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x5650dd7986f0_0, 0, 7;
    %load/vec4 v0x5650dd788b10_0;
    %store/vec4 v0x5650dd7987d0_0, 0, 5;
    %load/vec4 v0x5650dd788a10_0;
    %store/vec4 v0x5650dd7985f0_0, 0, 32;
    %fork TD_bench.uut.RAM.UType, S_0x5650dd798420;
    %join;
    %end;
S_0x5650dd788bf0 .scope task, "BEQ" "BEQ" 5 308, 5 308 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd788dc0_0 .var "imm", 31 0;
v0x5650dd788ec0_0 .var "rs1", 4 0;
v0x5650dd788fa0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5650dd78b6e0_0, 0, 7;
    %load/vec4 v0x5650dd788ec0_0;
    %store/vec4 v0x5650dd78b7d0_0, 0, 5;
    %load/vec4 v0x5650dd788fa0_0;
    %store/vec4 v0x5650dd78b8b0_0, 0, 5;
    %load/vec4 v0x5650dd788dc0_0;
    %store/vec4 v0x5650dd78b600_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd78b500_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x5650dd78b330;
    %join;
    %end;
S_0x5650dd789060 .scope task, "BEQZ" "BEQZ" 5 749, 5 749 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd789230_0 .var "imm", 31 0;
v0x5650dd789330_0 .var "rs1", 4 0;
TD_bench.uut.RAM.BEQZ ;
    %load/vec4 v0x5650dd789330_0;
    %store/vec4 v0x5650dd788ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd788fa0_0, 0, 5;
    %load/vec4 v0x5650dd789230_0;
    %store/vec4 v0x5650dd788dc0_0, 0, 32;
    %fork TD_bench.uut.RAM.BEQ, S_0x5650dd788bf0;
    %join;
    %end;
S_0x5650dd789410 .scope task, "BGE" "BGE" 5 335, 5 335 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7895e0_0 .var "imm", 31 0;
v0x5650dd7896e0_0 .var "rs1", 4 0;
v0x5650dd7897c0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5650dd78b6e0_0, 0, 7;
    %load/vec4 v0x5650dd7896e0_0;
    %store/vec4 v0x5650dd78b7d0_0, 0, 5;
    %load/vec4 v0x5650dd7897c0_0;
    %store/vec4 v0x5650dd78b8b0_0, 0, 5;
    %load/vec4 v0x5650dd7895e0_0;
    %store/vec4 v0x5650dd78b600_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5650dd78b500_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x5650dd78b330;
    %join;
    %end;
S_0x5650dd7898b0 .scope task, "BGEU" "BGEU" 5 353, 5 353 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd789a80_0 .var "imm", 31 0;
v0x5650dd789b80_0 .var "rs1", 4 0;
v0x5650dd789c60_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5650dd78b6e0_0, 0, 7;
    %load/vec4 v0x5650dd789b80_0;
    %store/vec4 v0x5650dd78b7d0_0, 0, 5;
    %load/vec4 v0x5650dd789c60_0;
    %store/vec4 v0x5650dd78b8b0_0, 0, 5;
    %load/vec4 v0x5650dd789a80_0;
    %store/vec4 v0x5650dd78b600_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5650dd78b500_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x5650dd78b330;
    %join;
    %end;
S_0x5650dd789d50 .scope task, "BGT" "BGT" 5 765, 5 765 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd789ed0_0 .var "imm", 31 0;
v0x5650dd789fd0_0 .var "rs1", 4 0;
v0x5650dd78a0b0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGT ;
    %load/vec4 v0x5650dd78a0b0_0;
    %store/vec4 v0x5650dd78a470_0, 0, 5;
    %load/vec4 v0x5650dd789fd0_0;
    %store/vec4 v0x5650dd78a550_0, 0, 5;
    %load/vec4 v0x5650dd789ed0_0;
    %store/vec4 v0x5650dd78a370_0, 0, 32;
    %fork TD_bench.uut.RAM.BLT, S_0x5650dd78a1a0;
    %join;
    %end;
S_0x5650dd78a1a0 .scope task, "BLT" "BLT" 5 326, 5 326 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78a370_0 .var "imm", 31 0;
v0x5650dd78a470_0 .var "rs1", 4 0;
v0x5650dd78a550_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5650dd78b6e0_0, 0, 7;
    %load/vec4 v0x5650dd78a470_0;
    %store/vec4 v0x5650dd78b7d0_0, 0, 5;
    %load/vec4 v0x5650dd78a550_0;
    %store/vec4 v0x5650dd78b8b0_0, 0, 5;
    %load/vec4 v0x5650dd78a370_0;
    %store/vec4 v0x5650dd78b600_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5650dd78b500_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x5650dd78b330;
    %join;
    %end;
S_0x5650dd78a640 .scope task, "BLTU" "BLTU" 5 344, 5 344 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78a810_0 .var "imm", 31 0;
v0x5650dd78a910_0 .var "rs1", 4 0;
v0x5650dd78a9f0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5650dd78b6e0_0, 0, 7;
    %load/vec4 v0x5650dd78a910_0;
    %store/vec4 v0x5650dd78b7d0_0, 0, 5;
    %load/vec4 v0x5650dd78a9f0_0;
    %store/vec4 v0x5650dd78b8b0_0, 0, 5;
    %load/vec4 v0x5650dd78a810_0;
    %store/vec4 v0x5650dd78b600_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5650dd78b500_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x5650dd78b330;
    %join;
    %end;
S_0x5650dd78aae0 .scope task, "BNE" "BNE" 5 317, 5 317 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78acb0_0 .var "imm", 31 0;
v0x5650dd78adb0_0 .var "rs1", 4 0;
v0x5650dd78ae90_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5650dd78b6e0_0, 0, 7;
    %load/vec4 v0x5650dd78adb0_0;
    %store/vec4 v0x5650dd78b7d0_0, 0, 5;
    %load/vec4 v0x5650dd78ae90_0;
    %store/vec4 v0x5650dd78b8b0_0, 0, 5;
    %load/vec4 v0x5650dd78acb0_0;
    %store/vec4 v0x5650dd78b600_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5650dd78b500_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x5650dd78b330;
    %join;
    %end;
S_0x5650dd78af80 .scope task, "BNEZ" "BNEZ" 5 757, 5 757 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78b150_0 .var "imm", 31 0;
v0x5650dd78b250_0 .var "rs1", 4 0;
TD_bench.uut.RAM.BNEZ ;
    %load/vec4 v0x5650dd78b250_0;
    %store/vec4 v0x5650dd78adb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd78ae90_0, 0, 5;
    %load/vec4 v0x5650dd78b150_0;
    %store/vec4 v0x5650dd78acb0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x5650dd78aae0;
    %join;
    %end;
S_0x5650dd78b330 .scope task, "BType" "BType" 5 296, 5 296 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78b500_0 .var "funct3", 2 0;
v0x5650dd78b600_0 .var "imm", 31 0;
v0x5650dd78b6e0_0 .var "opcode", 6 0;
v0x5650dd78b7d0_0 .var "rs1", 4 0;
v0x5650dd78b8b0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BType ;
    %load/vec4 v0x5650dd78b600_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5650dd78b600_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78b8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78b7d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78b500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78b600_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78b600_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78b6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78b9e0 .scope task, "CALL" "CALL" 5 719, 5 719 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78bbb0_0 .var "offset", 31 0;
TD_bench.uut.RAM.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5650dd788b10_0, 0, 5;
    %load/vec4 v0x5650dd78bbb0_0;
    %store/vec4 v0x5650dd788a10_0, 0, 32;
    %fork TD_bench.uut.RAM.AUIPC, S_0x5650dd7887f0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5650dd78f9b0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5650dd78fa90_0, 0, 5;
    %load/vec4 v0x5650dd78bbb0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x5650dd78f8b0_0, 0, 32;
    %fork TD_bench.uut.RAM.JALR, S_0x5650dd78f6e0;
    %join;
    %end;
S_0x5650dd78bcb0 .scope task, "CSRRC" "CSRRC" 5 552, 5 552 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78be80_0 .var "csr", 11 0;
v0x5650dd78bf80_0 .var "rd", 4 0;
v0x5650dd78c060_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRC ;
    %load/vec4 v0x5650dd78be80_0;
    %load/vec4 v0x5650dd78c060_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0x5650dd78bf80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78c120 .scope task, "CSRRCI" "CSRRCI" 5 582, 5 582 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78c2f0_0 .var "csr", 11 0;
v0x5650dd78c3f0_0 .var "imm", 31 0;
v0x5650dd78c4d0_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRCI ;
    %load/vec4 v0x5650dd78c2f0_0;
    %load/vec4 v0x5650dd78c3f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0x5650dd78c4d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78c5c0 .scope task, "CSRRS" "CSRRS" 5 542, 5 542 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78c790_0 .var "csr", 11 0;
v0x5650dd78c890_0 .var "rd", 4 0;
v0x5650dd78c970_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRS ;
    %load/vec4 v0x5650dd78c790_0;
    %load/vec4 v0x5650dd78c970_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0x5650dd78c890_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78ca60 .scope task, "CSRRSI" "CSRRSI" 5 572, 5 572 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78cc30_0 .var "csr", 11 0;
v0x5650dd78cd30_0 .var "imm", 31 0;
v0x5650dd78ce10_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRSI ;
    %load/vec4 v0x5650dd78cc30_0;
    %load/vec4 v0x5650dd78cd30_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0x5650dd78ce10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78cf00 .scope task, "CSRRW" "CSRRW" 5 532, 5 532 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78d0d0_0 .var "csr", 11 0;
v0x5650dd78d1d0_0 .var "rd", 4 0;
v0x5650dd78d2b0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRW ;
    %load/vec4 v0x5650dd78d0d0_0;
    %load/vec4 v0x5650dd78d2b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x5650dd78d1d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78d3a0 .scope task, "CSRRWI" "CSRRWI" 5 562, 5 562 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78d570_0 .var "csr", 11 0;
v0x5650dd78d670_0 .var "imm", 31 0;
v0x5650dd78d750_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRWI ;
    %load/vec4 v0x5650dd78d570_0;
    %load/vec4 v0x5650dd78d670_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0x5650dd78d750_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78d840 .scope task, "DATAB" "DATAB" 5 782, 5 782 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78da10_0 .var "b1", 7 0;
v0x5650dd78db10_0 .var "b2", 7 0;
v0x5650dd78dbf0_0 .var "b3", 7 0;
v0x5650dd78dce0_0 .var "b4", 7 0;
TD_bench.uut.RAM.DATAB ;
    %load/vec4 v0x5650dd78da10_0;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5650dd7996a0, 4, 5;
    %load/vec4 v0x5650dd78db10_0;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5650dd7996a0, 4, 5;
    %load/vec4 v0x5650dd78dbf0_0;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5650dd7996a0, 4, 5;
    %load/vec4 v0x5650dd78dce0_0;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5650dd7996a0, 4, 5;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78ddc0 .scope task, "DATAW" "DATAW" 5 774, 5 774 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78df90_0 .var "w", 31 0;
TD_bench.uut.RAM.DATAW ;
    %load/vec4 v0x5650dd78df90_0;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78e090 .scope task, "EBREAK" "EBREAK" 5 525, 5 525 0, S_0x5650dd72f1e0;
 .timescale 0 0;
TD_bench.uut.RAM.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78e260 .scope task, "ECALL" "ECALL" 5 518, 5 518 0, S_0x5650dd72f1e0;
 .timescale 0 0;
TD_bench.uut.RAM.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78e430 .scope task, "FENCE" "FENCE" 5 502, 5 502 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78e600_0 .var "pred", 3 0;
v0x5650dd78e700_0 .var "succ", 3 0;
TD_bench.uut.RAM.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5650dd78e600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78e700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78e7e0 .scope task, "FENCE_I" "FENCE_I" 5 511, 5 511 0, S_0x5650dd72f1e0;
 .timescale 0 0;
TD_bench.uut.RAM.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78e9b0 .scope task, "IType" "IType" 5 159, 5 159 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78eb80_0 .var "funct3", 2 0;
v0x5650dd78ec80_0 .var "imm", 31 0;
v0x5650dd78ed60_0 .var "opcode", 6 0;
v0x5650dd78ee50_0 .var "rd", 4 0;
v0x5650dd78ef30_0 .var "rs1", 4 0;
TD_bench.uut.RAM.IType ;
    %load/vec4 v0x5650dd78ec80_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x5650dd78ef30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78eb80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78ee50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78ed60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78f060 .scope task, "J" "J" 5 741, 5 741 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78f230_0 .var "imm", 31 0;
TD_bench.uut.RAM.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd78f600_0, 0, 5;
    %load/vec4 v0x5650dd78f230_0;
    %store/vec4 v0x5650dd78f500_0, 0, 32;
    %fork TD_bench.uut.RAM.JAL, S_0x5650dd78f330;
    %join;
    %end;
S_0x5650dd78f330 .scope task, "JAL" "JAL" 5 271, 5 271 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78f500_0 .var "imm", 31 0;
v0x5650dd78f600_0 .var "rd", 4 0;
TD_bench.uut.RAM.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x5650dd78fe20_0, 0, 7;
    %load/vec4 v0x5650dd78f600_0;
    %store/vec4 v0x5650dd78ff00_0, 0, 5;
    %load/vec4 v0x5650dd78f500_0;
    %store/vec4 v0x5650dd78fd20_0, 0, 32;
    %fork TD_bench.uut.RAM.JType, S_0x5650dd78fb50;
    %join;
    %end;
S_0x5650dd78f6e0 .scope task, "JALR" "JALR" 5 281, 5 281 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78f8b0_0 .var "imm", 31 0;
v0x5650dd78f9b0_0 .var "rd", 4 0;
v0x5650dd78fa90_0 .var "rs1", 4 0;
TD_bench.uut.RAM.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd78f9b0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd78fa90_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd78f8b0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd78fb50 .scope task, "JType" "JType" 5 261, 5 261 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd78fd20_0 .var "imm", 31 0;
v0x5650dd78fe20_0 .var "opcode", 6 0;
v0x5650dd78ff00_0 .var "rd", 4 0;
TD_bench.uut.RAM.JType ;
    %load/vec4 v0x5650dd78fd20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x5650dd78fd20_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78fd20_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78fd20_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78ff00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd78fe20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd78fff0 .scope task, "LB" "LB" 5 400, 5 400 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7901c0_0 .var "imm", 31 0;
v0x5650dd7902c0_0 .var "rd", 4 0;
v0x5650dd7903a0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd7902c0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd7903a0_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd7901c0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd790490 .scope task, "LBU" "LBU" 5 427, 5 427 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd790660_0 .var "imm", 31 0;
v0x5650dd790760_0 .var "rd", 4 0;
v0x5650dd790840_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd790760_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd790840_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd790660_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd790930 .scope task, "LH" "LH" 5 409, 5 409 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd790b00_0 .var "imm", 31 0;
v0x5650dd790c00_0 .var "rd", 4 0;
v0x5650dd790ce0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd790c00_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd790ce0_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd790b00_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd790dd0 .scope task, "LHU" "LHU" 5 436, 5 436 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd790fa0_0 .var "imm", 31 0;
v0x5650dd7910a0_0 .var "rd", 4 0;
v0x5650dd791180_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd7910a0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd791180_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd790fa0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd791270 .scope task, "LI" "LI" 5 702, 5 702 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd791440_0 .var "imm", 31 0;
v0x5650dd791540_0 .var "rd", 4 0;
TD_bench.uut.RAM.LI ;
    %load/vec4 v0x5650dd791440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x5650dd791540_0;
    %store/vec4 v0x5650dd787730_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787830_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787910_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x5650dd72fdd0;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 4294965248, 0, 32;
    %load/vec4 v0x5650dd791440_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5650dd791440_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5650dd791540_0;
    %store/vec4 v0x5650dd787cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787db0_0, 0, 5;
    %load/vec4 v0x5650dd791440_0;
    %store/vec4 v0x5650dd787bf0_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x5650dd787a00;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5650dd791540_0;
    %store/vec4 v0x5650dd7918f0_0, 0, 5;
    %load/vec4 v0x5650dd791440_0;
    %load/vec4 v0x5650dd791440_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5650dd7917f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LUI, S_0x5650dd791620;
    %join;
    %load/vec4 v0x5650dd791440_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x5650dd791540_0;
    %store/vec4 v0x5650dd787cd0_0, 0, 5;
    %load/vec4 v0x5650dd791540_0;
    %store/vec4 v0x5650dd787db0_0, 0, 5;
    %load/vec4 v0x5650dd791440_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x5650dd787bf0_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x5650dd787a00;
    %join;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %end;
S_0x5650dd791620 .scope task, "LUI" "LUI" 5 378, 5 378 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7917f0_0 .var "imm", 31 0;
v0x5650dd7918f0_0 .var "rd", 4 0;
TD_bench.uut.RAM.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x5650dd7986f0_0, 0, 7;
    %load/vec4 v0x5650dd7918f0_0;
    %store/vec4 v0x5650dd7987d0_0, 0, 5;
    %load/vec4 v0x5650dd7917f0_0;
    %store/vec4 v0x5650dd7985f0_0, 0, 32;
    %fork TD_bench.uut.RAM.UType, S_0x5650dd798420;
    %join;
    %end;
S_0x5650dd7919d0 .scope task, "LW" "LW" 5 418, 5 418 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd791ba0_0 .var "imm", 31 0;
v0x5650dd791ca0_0 .var "rd", 4 0;
v0x5650dd791d80_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd791ca0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd791d80_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd791ba0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd791e70 .scope task, "Label" "Label" 5 605, 5 605 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd792040_0 .var/i "L", 31 0;
TD_bench.uut.RAM.Label ;
    %load/vec4 v0x5650dd792040_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_41.6, 6;
    %vpi_call 5 610 "$display", "Missing label initialization" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5650dd7993d0_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x5650dd792040_0;
    %load/vec4 v0x5650dd7998a0_0;
    %cmp/ne;
    %jmp/0xz  T_41.8, 4;
    %vpi_call 5 613 "$display", "Incorrect label initialization" {0 0 0};
    %vpi_call 5 614 "$display", "Expected: %0d    Got: %0d", v0x5650dd7998a0_0, v0x5650dd792040_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5650dd7993d0_0, 0, 32;
T_41.8 ;
T_41.7 ;
    %vpi_call 5 617 "$display", "Label:", v0x5650dd7998a0_0 {0 0 0};
    %end;
S_0x5650dd792140 .scope function, "LabelRef" "LabelRef" 5 622, 5 622 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd792310_0 .var/i "L", 31 0;
v0x5650dd792410_0 .var "LabelRef", 31 0;
TD_bench.uut.RAM.LabelRef ;
    %load/vec4 v0x5650dd792310_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_42.10, 6;
    %vpi_call 5 627 "$display", "Reference to uninitialized label" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5650dd7993d0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0x5650dd792310_0;
    %load/vec4 v0x5650dd7998a0_0;
    %sub;
    %store/vec4 v0x5650dd792410_0, 0, 32;
    %end;
S_0x5650dd7924f0 .scope task, "MV" "MV" 5 733, 5 733 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7926c0_0 .var "rd", 4 0;
v0x5650dd7927c0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.MV ;
    %load/vec4 v0x5650dd7926c0_0;
    %store/vec4 v0x5650dd787730_0, 0, 5;
    %load/vec4 v0x5650dd7927c0_0;
    %store/vec4 v0x5650dd787830_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787910_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x5650dd72fdd0;
    %join;
    %end;
S_0x5650dd7928a0 .scope task, "NOP" "NOP" 5 691, 5 691 0, S_0x5650dd72f1e0;
 .timescale 0 0;
TD_bench.uut.RAM.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787730_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787830_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd787910_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x5650dd72fdd0;
    %join;
    %end;
S_0x5650dd792a70 .scope task, "OR" "OR" 5 138, 5 138 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd792c40_0 .var "rd", 4 0;
v0x5650dd792d40_0 .var "rs1", 4 0;
v0x5650dd792e20_0 .var "rs2", 4 0;
TD_bench.uut.RAM.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd792c40_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd792d40_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd792e20_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd792f10 .scope task, "ORI" "ORI" 5 207, 5 207 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7930e0_0 .var "imm", 31 0;
v0x5650dd7931e0_0 .var "rd", 4 0;
v0x5650dd7932c0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd7931e0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd7932c0_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd7930e0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd7933b0 .scope task, "RET" "RET" 5 727, 5 727 0, S_0x5650dd72f1e0;
 .timescale 0 0;
TD_bench.uut.RAM.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd78f9b0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5650dd78fa90_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd78f8b0_0, 0, 32;
    %fork TD_bench.uut.RAM.JALR, S_0x5650dd78f6e0;
    %join;
    %end;
S_0x5650dd793580 .scope task, "RType" "RType" 5 69, 5 69 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd793750_0 .var "funct3", 2 0;
v0x5650dd793850_0 .var "funct7", 6 0;
v0x5650dd793930_0 .var "opcode", 6 0;
v0x5650dd793a20_0 .var "rd", 4 0;
v0x5650dd793b00_0 .var "rs1", 4 0;
v0x5650dd793c30_0 .var "rs2", 4 0;
TD_bench.uut.RAM.RType ;
    %load/vec4 v0x5650dd793850_0;
    %load/vec4 v0x5650dd793c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd793b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd793750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd793a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd793930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd793d10 .scope task, "SB" "SB" 5 469, 5 469 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd793ee0_0 .var "imm", 31 0;
v0x5650dd793fe0_0 .var "rs1", 4 0;
v0x5650dd7940c0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x5650dd797810_0, 0, 7;
    %load/vec4 v0x5650dd7940c0_0;
    %store/vec4 v0x5650dd797900_0, 0, 5;
    %load/vec4 v0x5650dd793fe0_0;
    %store/vec4 v0x5650dd7979e0_0, 0, 5;
    %load/vec4 v0x5650dd793ee0_0;
    %store/vec4 v0x5650dd797730_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd797630_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x5650dd797460;
    %join;
    %end;
S_0x5650dd794180 .scope task, "SH" "SH" 5 478, 5 478 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd794350_0 .var "imm", 31 0;
v0x5650dd794450_0 .var "rs1", 4 0;
v0x5650dd794530_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x5650dd797810_0, 0, 7;
    %load/vec4 v0x5650dd794530_0;
    %store/vec4 v0x5650dd797900_0, 0, 5;
    %load/vec4 v0x5650dd794450_0;
    %store/vec4 v0x5650dd7979e0_0, 0, 5;
    %load/vec4 v0x5650dd794350_0;
    %store/vec4 v0x5650dd797730_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5650dd797630_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x5650dd797460;
    %join;
    %end;
S_0x5650dd794620 .scope task, "SLL" "SLL" 5 96, 5 96 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7947f0_0 .var "rd", 4 0;
v0x5650dd7948f0_0 .var "rs1", 4 0;
v0x5650dd7949d0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd7947f0_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd7948f0_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd7949d0_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd794ac0 .scope task, "SLLI" "SLLI" 5 228, 5 228 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd794c90_0 .var "imm", 31 0;
v0x5650dd794d90_0 .var "rd", 4 0;
v0x5650dd794e70_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd794d90_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd794e70_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd794c90_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd794f60 .scope task, "SLT" "SLT" 5 103, 5 103 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd795130_0 .var "rd", 4 0;
v0x5650dd795230_0 .var "rs1", 4 0;
v0x5650dd795310_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd795130_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd795230_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd795310_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd795400 .scope task, "SLTI" "SLTI" 5 180, 5 180 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7955d0_0 .var "imm", 31 0;
v0x5650dd7956d0_0 .var "rd", 4 0;
v0x5650dd7957b0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd7956d0_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd7957b0_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd7955d0_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd7958a0 .scope task, "SLTIU" "SLTIU" 5 189, 5 189 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd795a70_0 .var "imm", 31 0;
v0x5650dd795b70_0 .var "rd", 4 0;
v0x5650dd795c50_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd795b70_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd795c50_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd795a70_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd795d40 .scope task, "SLTU" "SLTU" 5 110, 5 110 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd795f10_0 .var "rd", 4 0;
v0x5650dd796010_0 .var "rs1", 4 0;
v0x5650dd7960f0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd795f10_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd796010_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd7960f0_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd7961e0 .scope task, "SRA" "SRA" 5 131, 5 131 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7963b0_0 .var "rd", 4 0;
v0x5650dd7964b0_0 .var "rs1", 4 0;
v0x5650dd796590_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd7963b0_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd7964b0_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd796590_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd796680 .scope task, "SRAI" "SRAI" 5 246, 5 246 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd796850_0 .var "imm", 31 0;
v0x5650dd796950_0 .var "rd", 4 0;
v0x5650dd796a30_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd796950_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd796a30_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd796850_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd796b20 .scope task, "SRL" "SRL" 5 124, 5 124 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd796cf0_0 .var "rd", 4 0;
v0x5650dd796df0_0 .var "rs1", 4 0;
v0x5650dd796ed0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd796cf0_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd796df0_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd796ed0_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd796fc0 .scope task, "SRLI" "SRLI" 5 237, 5 237 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd797190_0 .var "imm", 31 0;
v0x5650dd797290_0 .var "rd", 4 0;
v0x5650dd797370_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd797290_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd797370_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd797190_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd797460 .scope task, "SType" "SType" 5 451, 5 451 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd797630_0 .var "funct3", 2 0;
v0x5650dd797730_0 .var "imm", 31 0;
v0x5650dd797810_0 .var "opcode", 6 0;
v0x5650dd797900_0 .var "rs1", 4 0;
v0x5650dd7979e0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SType ;
    %load/vec4 v0x5650dd797730_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0x5650dd7979e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd797900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd797630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd797730_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd797810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd797b10 .scope task, "SUB" "SUB" 5 89, 5 89 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd797ce0_0 .var "rd", 4 0;
v0x5650dd797de0_0 .var "rs1", 4 0;
v0x5650dd797ec0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd797ce0_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd797de0_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd797ec0_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd797f80 .scope task, "SW" "SW" 5 487, 5 487 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd798150_0 .var "imm", 31 0;
v0x5650dd798250_0 .var "rs1", 4 0;
v0x5650dd798330_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x5650dd797810_0, 0, 7;
    %load/vec4 v0x5650dd798330_0;
    %store/vec4 v0x5650dd797900_0, 0, 5;
    %load/vec4 v0x5650dd798250_0;
    %store/vec4 v0x5650dd7979e0_0, 0, 5;
    %load/vec4 v0x5650dd798150_0;
    %store/vec4 v0x5650dd797730_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5650dd797630_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x5650dd797460;
    %join;
    %end;
S_0x5650dd798420 .scope task, "UType" "UType" 5 368, 5 368 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd7985f0_0 .var "imm", 31 0;
v0x5650dd7986f0_0 .var "opcode", 6 0;
v0x5650dd7987d0_0 .var "rd", 4 0;
TD_bench.uut.RAM.UType ;
    %load/vec4 v0x5650dd7985f0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x5650dd7987d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7986f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5650dd7998a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %load/vec4 v0x5650dd7998a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
S_0x5650dd7988c0 .scope task, "XOR" "XOR" 5 117, 5 117 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd798a90_0 .var "rd", 4 0;
v0x5650dd798b90_0 .var "rs1", 4 0;
v0x5650dd798c70_0 .var "rs2", 4 0;
TD_bench.uut.RAM.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5650dd793930_0, 0, 7;
    %load/vec4 v0x5650dd798a90_0;
    %store/vec4 v0x5650dd793a20_0, 0, 5;
    %load/vec4 v0x5650dd798b90_0;
    %store/vec4 v0x5650dd793b00_0, 0, 5;
    %load/vec4 v0x5650dd798c70_0;
    %store/vec4 v0x5650dd793c30_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5650dd793750_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5650dd793850_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x5650dd793580;
    %join;
    %end;
S_0x5650dd798d60 .scope task, "XORI" "XORI" 5 198, 5 198 0, S_0x5650dd72f1e0;
 .timescale 0 0;
v0x5650dd798f30_0 .var "imm", 31 0;
v0x5650dd799030_0 .var "rd", 4 0;
v0x5650dd799110_0 .var "rs1", 4 0;
TD_bench.uut.RAM.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5650dd78ed60_0, 0, 7;
    %load/vec4 v0x5650dd799030_0;
    %store/vec4 v0x5650dd78ee50_0, 0, 5;
    %load/vec4 v0x5650dd799110_0;
    %store/vec4 v0x5650dd78ef30_0, 0, 5;
    %load/vec4 v0x5650dd798f30_0;
    %store/vec4 v0x5650dd78ec80_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5650dd78eb80_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x5650dd78e9b0;
    %join;
    %end;
S_0x5650dd799200 .scope task, "endASM" "endASM" 5 635, 5 635 0, S_0x5650dd72f1e0;
 .timescale 0 0;
TD_bench.uut.RAM.endASM ;
    %load/vec4 v0x5650dd7993d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.12, 4;
    %vpi_call 5 641 "$finish" {0 0 0};
T_67.12 ;
    %end;
    .scope S_0x5650dd72f1e0;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd7993d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5650dd7994d0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5650dd799bb0_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x5650dd7995b0_0, 0, 32;
    %end;
    .thread T_68;
    .scope S_0x5650dd72f1e0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd7998a0_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x5650dd72f1e0;
T_70 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5650dd791540_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd791440_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x5650dd791270;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5650dd791540_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5650dd791440_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x5650dd791270;
    %join;
    %load/vec4 v0x5650dd7994d0_0;
    %store/vec4 v0x5650dd792040_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x5650dd791e70;
    %join;
    %load/vec4 v0x5650dd792040_0;
    %store/vec4 v0x5650dd7994d0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5650dd7902c0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5650dd7903a0_0, 0, 5;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v0x5650dd7901c0_0, 0, 32;
    %fork TD_bench.uut.RAM.LB, S_0x5650dd78fff0;
    %join;
    %load/vec4 v0x5650dd799bb0_0;
    %store/vec4 v0x5650dd792310_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x5650dd792140;
    %join;
    %load/vec4  v0x5650dd792410_0;
    %store/vec4 v0x5650dd78bbb0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x5650dd78b9e0;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5650dd787cd0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5650dd787db0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5650dd787bf0_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x5650dd787a00;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5650dd78adb0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5650dd78ae90_0, 0, 5;
    %load/vec4 v0x5650dd7994d0_0;
    %store/vec4 v0x5650dd792310_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x5650dd792140;
    %join;
    %load/vec4  v0x5650dd792410_0;
    %store/vec4 v0x5650dd78acb0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x5650dd78aae0;
    %join;
    %fork TD_bench.uut.RAM.EBREAK, S_0x5650dd78e090;
    %join;
    %load/vec4 v0x5650dd799bb0_0;
    %store/vec4 v0x5650dd792040_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x5650dd791e70;
    %join;
    %load/vec4 v0x5650dd792040_0;
    %store/vec4 v0x5650dd799bb0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5650dd791540_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5650dd791440_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x5650dd791270;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5650dd794d90_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5650dd794e70_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x5650dd794c90_0, 0, 32;
    %fork TD_bench.uut.RAM.SLLI, S_0x5650dd794ac0;
    %join;
    %load/vec4 v0x5650dd7995b0_0;
    %store/vec4 v0x5650dd792040_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x5650dd791e70;
    %join;
    %load/vec4 v0x5650dd792040_0;
    %store/vec4 v0x5650dd7995b0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5650dd787cd0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5650dd787db0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5650dd787bf0_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x5650dd787a00;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5650dd78b250_0, 0, 5;
    %load/vec4 v0x5650dd7995b0_0;
    %store/vec4 v0x5650dd792310_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x5650dd792140;
    %join;
    %load/vec4  v0x5650dd792410_0;
    %store/vec4 v0x5650dd78b150_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x5650dd78af80;
    %join;
    %fork TD_bench.uut.RAM.RET, S_0x5650dd7933b0;
    %join;
    %fork TD_bench.uut.RAM.endASM, S_0x5650dd799200;
    %join;
    %pushi/vec4 67305985, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %pushi/vec4 134678021, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %pushi/vec4 202050057, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %pushi/vec4 4279176717, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5650dd7996a0, 4, 0;
    %end;
    .thread T_70;
    .scope S_0x5650dd72f1e0;
T_71 ;
    %wait E_0x5650dd65ac80;
    %load/vec4 v0x5650dd799ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x5650dd799980_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5650dd7996a0, 4;
    %assign/vec4 v0x5650dd799a40_0, 0;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5650dd72da00;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd783d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd7796d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650dd783a10_0, 0, 3;
    %end;
    .thread T_72;
    .scope S_0x5650dd72da00;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650dd782270_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x5650dd782270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5650dd782270_0;
    %store/vec4a v0x5650dd779970, 4, 0;
    %load/vec4 v0x5650dd782270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5650dd782270_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x5650dd72da00;
T_74 ;
    %wait E_0x5650dd65b080;
    %load/vec4 v0x5650dd7820b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.0 ;
    %load/vec4 v0x5650dd782190_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5650dd782350_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_74.9, 8;
    %load/vec4 v0x5650dd781d50_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_74.10, 8;
T_74.9 ; End of true expr.
    %load/vec4 v0x5650dd781f10_0;
    %jmp/0 T_74.10, 8;
 ; End of false expr.
    %blend;
T_74.10;
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.1 ;
    %load/vec4 v0x5650dd782bb0_0;
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5650dd779550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5650dd779610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x5650dd781b90_0;
    %load/vec4 v0x5650dd781c70_0;
    %xor;
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.5 ;
    %load/vec4 v0x5650dd783850_0;
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.6 ;
    %load/vec4 v0x5650dd781b90_0;
    %load/vec4 v0x5650dd781c70_0;
    %or;
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.7 ;
    %load/vec4 v0x5650dd781b90_0;
    %load/vec4 v0x5650dd781c70_0;
    %and;
    %store/vec4 v0x5650dd781e30_0, 0, 32;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5650dd72da00;
T_75 ;
    %wait E_0x5650dd65ae80;
    %load/vec4 v0x5650dd7820b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_75.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.0 ;
    %load/vec4 v0x5650dd778f40_0;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.1 ;
    %load/vec4 v0x5650dd778f40_0;
    %nor/r;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.2 ;
    %load/vec4 v0x5650dd779550_0;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.3 ;
    %load/vec4 v0x5650dd779550_0;
    %nor/r;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x5650dd779610_0;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.5 ;
    %load/vec4 v0x5650dd779610_0;
    %nor/r;
    %store/vec4 v0x5650dd783af0_0, 0, 1;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5650dd72da00;
T_76 ;
    %wait E_0x5650dd65ac80;
    %load/vec4 v0x5650dd783330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5650dd7796d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5650dd783c90_0;
    %load/vec4 v0x5650dd783250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x5650dd783bb0_0;
    %load/vec4 v0x5650dd783250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5650dd779970, 0, 4;
    %load/vec4 v0x5650dd783250_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_76.4, 4;
    %load/vec4 v0x5650dd783bb0_0;
    %assign/vec4 v0x5650dd783d50_0, 0;
T_76.4 ;
T_76.2 ;
    %load/vec4 v0x5650dd783a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_76.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_76.11, 6;
    %jmp T_76.12;
T_76.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %jmp T_76.12;
T_76.7 ;
    %load/vec4 v0x5650dd782fd0_0;
    %assign/vec4 v0x5650dd782350_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %jmp T_76.12;
T_76.8 ;
    %load/vec4 v0x5650dd7834d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5650dd779970, 4;
    %assign/vec4 v0x5650dd7833f0_0, 0;
    %load/vec4 v0x5650dd783690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5650dd779970, 4;
    %assign/vec4 v0x5650dd7835b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %jmp T_76.12;
T_76.9 ;
    %load/vec4 v0x5650dd782a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.13, 8;
    %load/vec4 v0x5650dd783170_0;
    %assign/vec4 v0x5650dd7796d0_0, 0;
T_76.13 ;
    %load/vec4 v0x5650dd782970_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_76.16, 8;
T_76.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_76.16, 8;
 ; End of false expr.
    %blend;
T_76.16;
    %pad/s 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %load/vec4 v0x5650dd782a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.17, 8;
    %vpi_call 3 244 "$finish" {0 0 0};
T_76.17 ;
    %jmp T_76.12;
T_76.10 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %jmp T_76.12;
T_76.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5650dd783a10_0, 0;
    %jmp T_76.12;
T_76.12 ;
    %pop/vec4 1;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5650dd72e5f0;
T_77 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5650dd784040_0, 0, 16;
    %end;
    .thread T_77;
    .scope S_0x5650dd72e5f0;
T_78 ;
    %wait E_0x5650dd6a1be0;
    %load/vec4 v0x5650dd784220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5650dd784040_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5650dd784040_0;
    %load/vec4 v0x5650dd784380_0;
    %nor/r;
    %pad/u 16;
    %add;
    %assign/vec4 v0x5650dd784040_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5650dd7309c0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650dd79a910_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5650dd79aaa0_0, 0, 5;
    %end;
    .thread T_79;
    .scope S_0x5650dd7309c0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650dd79a650_0, 0, 1;
T_80.0 ;
    %delay 1, 0;
    %load/vec4 v0x5650dd79a650_0;
    %inv;
    %store/vec4 v0x5650dd79a650_0, 0, 1;
    %load/vec4 v0x5650dd79a760_0;
    %load/vec4 v0x5650dd79aaa0_0;
    %cmp/ne;
    %jmp/0xz  T_80.1, 4;
    %vpi_call 2 22 "$display", "LEDS = %b", v0x5650dd79a760_0 {0 0 0};
T_80.1 ;
    %load/vec4 v0x5650dd79a760_0;
    %assign/vec4 v0x5650dd79aaa0_0, 0;
    %jmp T_80.0;
    %end;
    .thread T_80;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "bench_iverilog.v";
    "soc.v";
    "./clockworks.v";
    "./riscv_assembly.v";
