Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 16:52:38 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CEB1
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.132ns (3.864%)  route 3.285ns (96.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X66Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/Q
                         net (fo=64, routed)          1.330     1.438    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/Q[1]
    SLICE_X65Y104        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.491 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg_i_1/O
                         net (fo=49, routed)          1.954     3.446    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/CEB1
    DSP48E2_X4Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X4Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_CEB1)
                                                     -0.154     7.854    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U61/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 2.217ns (63.241%)  route 1.289ns (36.759%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.540 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.566    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[31]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 2.217ns (63.259%)  route 1.288ns (36.741%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.540 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.565    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[29]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[61]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 2.204ns (63.104%)  route 1.289ns (36.896%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.527 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.553    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[30]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[62]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 2.187ns (62.942%)  route 1.288ns (37.058%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.510 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.535    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[28]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[60]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 2.183ns (62.881%)  route 1.289ns (37.119%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.506 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[27]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[59]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 2.202ns (63.556%)  route 1.263ns (36.444%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.499 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.525    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[23]
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y102        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[55]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 2.177ns (62.835%)  route 1.288ns (37.165%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.500 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.525    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[25]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[57]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 2.202ns (63.575%)  route 1.262ns (36.425%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.499 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.524    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[21]
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y102        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[53]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 2.168ns (62.720%)  route 1.289ns (37.280%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.414     2.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/P[1]
    SLICE_X61Y96         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.242 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7/O
                         net (fo=2, routed)           0.657     2.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_7_n_12
    SLICE_X59Y96         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     2.987 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14/O
                         net (fo=1, routed)           0.010     2.997    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688[7]_i_14_n_12
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.178    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[7]_i_1_n_12
    SLICE_X59Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.193 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.219    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[15]_i_1_n_12
    SLICE_X59Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.234 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.260    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[23]_i_1_n_12
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.275 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln124_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.301    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.316 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.342    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[39]_i_1_n_12
    SLICE_X59Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.357 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.383    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[47]_i_1_n_12
    SLICE_X59Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.398 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.424    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[55]_i_1_n_12
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.491 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1688_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.517    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[63]_0[26]
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y103        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1688_reg[58]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  4.493    




