#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001ebd384ebc0 .scope module, "ed25519_field_add" "ed25519_field_add" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
L_000001ebd3cb0618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3b7f250_0 .net/2u *"_ivl_0", 0 0, L_000001ebd3cb0618;  1 drivers
v000001ebd3b7edf0_0 .net *"_ivl_2", 255 0, L_000001ebd3ca9fe0;  1 drivers
L_000001ebd3cb0660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3b7f4d0_0 .net/2u *"_ivl_4", 0 0, L_000001ebd3cb0660;  1 drivers
v000001ebd3b800b0_0 .net *"_ivl_6", 255 0, L_000001ebd3caa3a0;  1 drivers
o000001ebd3bdd9a8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3b81190_0 .net "a", 254 0, o000001ebd3bdd9a8;  0 drivers
o000001ebd3bdd9d8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3b7f930_0 .net "b", 254 0, o000001ebd3bdd9d8;  0 drivers
v000001ebd3b7ead0_0 .net "result", 254 0, L_000001ebd3ca9f40;  1 drivers
v000001ebd3b7f9d0_0 .net "sum", 255 0, L_000001ebd3ca9680;  1 drivers
L_000001ebd3ca9fe0 .concat [ 255 1 0 0], o000001ebd3bdd9a8, L_000001ebd3cb0618;
L_000001ebd3caa3a0 .concat [ 255 1 0 0], o000001ebd3bdd9d8, L_000001ebd3cb0660;
L_000001ebd3ca9680 .arith/sum 256, L_000001ebd3ca9fe0, L_000001ebd3caa3a0;
L_000001ebd3ca9f40 .part L_000001ebd3ca9680, 0, 255;
S_000001ebd3b897a0 .scope module, "ed25519_field_mult" "ed25519_field_mult" 2 17;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
v000001ebd3b80f10_0 .net *"_ivl_0", 509 0, L_000001ebd3cab480;  1 drivers
L_000001ebd3cb06a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3b80970_0 .net *"_ivl_3", 254 0, L_000001ebd3cb06a8;  1 drivers
v000001ebd3b7ee90_0 .net *"_ivl_4", 509 0, L_000001ebd3ca9ea0;  1 drivers
L_000001ebd3cb06f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3b7efd0_0 .net *"_ivl_7", 254 0, L_000001ebd3cb06f0;  1 drivers
o000001ebd3bddbb8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3b7fa70_0 .net "a", 254 0, o000001ebd3bddbb8;  0 drivers
o000001ebd3bddbe8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3b80ab0_0 .net "b", 254 0, o000001ebd3bddbe8;  0 drivers
v000001ebd3b80290_0 .net "product", 509 0, L_000001ebd3ca8e60;  1 drivers
v000001ebd3b80790_0 .net "result", 254 0, L_000001ebd3ca9360;  1 drivers
L_000001ebd3cab480 .concat [ 255 255 0 0], o000001ebd3bddbb8, L_000001ebd3cb06a8;
L_000001ebd3ca9ea0 .concat [ 255 255 0 0], o000001ebd3bddbe8, L_000001ebd3cb06f0;
L_000001ebd3ca8e60 .arith/mult 510, L_000001ebd3cab480, L_000001ebd3ca9ea0;
L_000001ebd3ca9360 .part L_000001ebd3ca8e60, 0, 255;
S_000001ebd37e98e0 .scope module, "ed25519_field_mult_simple" "ed25519_field_mult_simple" 2 31;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
v000001ebd3b7ecb0_0 .net *"_ivl_0", 509 0, L_000001ebd3caa120;  1 drivers
L_000001ebd3cb0738 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3b7f110_0 .net *"_ivl_3", 254 0, L_000001ebd3cb0738;  1 drivers
v000001ebd3b7f2f0_0 .net *"_ivl_4", 509 0, L_000001ebd3caab20;  1 drivers
L_000001ebd3cb0780 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3b7f390_0 .net *"_ivl_7", 254 0, L_000001ebd3cb0780;  1 drivers
o000001ebd3bdddc8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3b7f570_0 .net "a", 254 0, o000001ebd3bdddc8;  0 drivers
o000001ebd3bdddf8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3b80330_0 .net "b", 254 0, o000001ebd3bdddf8;  0 drivers
v000001ebd3b808d0_0 .net "product", 509 0, L_000001ebd3ca9a40;  1 drivers
v000001ebd3b7f750_0 .net "result", 254 0, L_000001ebd3ca9720;  1 drivers
L_000001ebd3caa120 .concat [ 255 255 0 0], o000001ebd3bdddc8, L_000001ebd3cb0738;
L_000001ebd3caab20 .concat [ 255 255 0 0], o000001ebd3bdddf8, L_000001ebd3cb0780;
L_000001ebd3ca9a40 .arith/mult 510, L_000001ebd3caa120, L_000001ebd3caab20;
L_000001ebd3ca9720 .part L_000001ebd3ca9a40, 0, 255;
S_000001ebd37e9a70 .scope module, "sha256_padded" "sha256_padded" 3 227;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 11 "msg_length";
    .port_info 4 /INPUT 512 "message";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
P_000001ebd387d3d0 .param/l "MAX_MSG_BYTES" 0 3 228, +C4<00000000000000000000000001000000>;
P_000001ebd387d408 .param/l "SHA256_IV" 1 3 240, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>;
L_000001ebd3b8a840 .functor BUFZ 256, v000001ebd3a371d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8b330 .functor BUFZ 1, v000001ebd3a38350_0, C4<0>, C4<0>, C4<0>;
o000001ebd3bde7e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3a34f70_0 .net "clk", 0 0, o000001ebd3bde7e8;  0 drivers
v000001ebd3a367d0_0 .net "done", 0 0, L_000001ebd3b8b330;  1 drivers
v000001ebd3a34e30_0 .net "hash_out", 255 0, L_000001ebd3b8a840;  1 drivers
v000001ebd3a35510_0 .var/i "i", 31 0;
o000001ebd3bded28 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3a34ed0_0 .net "message", 511 0, o000001ebd3bded28;  0 drivers
o000001ebd3bded58 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v000001ebd3a35010_0 .net "msg_length", 10 0, o000001ebd3bded58;  0 drivers
v000001ebd3a350b0_0 .var "padded_message", 511 0;
o000001ebd3bdea28 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3a355b0_0 .net "rst_n", 0 0, o000001ebd3bdea28;  0 drivers
v000001ebd3a360f0_0 .net "sha_cycles", 7 0, v000001ebd3a37f90_0;  1 drivers
v000001ebd3a35970_0 .net "sha_done", 0 0, v000001ebd3a38350_0;  1 drivers
v000001ebd3a362d0_0 .net "sha_hash_out", 255 0, v000001ebd3a371d0_0;  1 drivers
o000001ebd3bdeab8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3a36550_0 .net "start", 0 0, o000001ebd3bdeab8;  0 drivers
E_000001ebd3b20bb0 .event edge, v000001ebd3a35010_0, v000001ebd3a34ed0_0;
S_000001ebd38c6a70 .scope module, "core" "sha256_core" 3 269, 3 8 0, S_000001ebd37e9a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_000001ebd3b91dc0 .param/l "COMPRESS" 1 3 44, C4<10>;
P_000001ebd3b91df8 .param/l "EXPAND" 1 3 43, C4<01>;
P_000001ebd3b91e30 .param/l "FINALIZE" 1 3 45, C4<11>;
P_000001ebd3b91e68 .param/l "IDLE" 1 3 42, C4<00>;
v000001ebd3b823b0 .array "H", 7 0, 31 0;
v000001ebd3b81910 .array "K", 63 0, 31 0;
v000001ebd3b82130_0 .net "T1", 31 0, L_000001ebd3ca8f00;  1 drivers
v000001ebd3b824f0_0 .net "T2", 31 0, L_000001ebd3ca95e0;  1 drivers
v000001ebd3b817d0 .array "W", 63 0, 31 0;
v000001ebd3b82310_0 .net *"_ivl_1", 31 0, L_000001ebd3ca92c0;  1 drivers
v000001ebd3b81c30_0 .net *"_ivl_10", 7 0, L_000001ebd3cab020;  1 drivers
L_000001ebd3cb07c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ebd3b821d0_0 .net *"_ivl_13", 1 0, L_000001ebd3cb07c8;  1 drivers
v000001ebd3b819b0_0 .net *"_ivl_14", 31 0, L_000001ebd3cab160;  1 drivers
v000001ebd3b81870_0 .net *"_ivl_16", 31 0, L_000001ebd3cab520;  1 drivers
v000001ebd3b81a50_0 .net *"_ivl_18", 7 0, L_000001ebd3caa440;  1 drivers
v000001ebd3b828b0_0 .net *"_ivl_2", 31 0, L_000001ebd3caa260;  1 drivers
L_000001ebd3cb0810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ebd3b82270_0 .net *"_ivl_21", 1 0, L_000001ebd3cb0810;  1 drivers
v000001ebd3b82590_0 .net *"_ivl_25", 31 0, L_000001ebd3caa4e0;  1 drivers
v000001ebd3b81af0_0 .net *"_ivl_27", 31 0, L_000001ebd3ca8fa0;  1 drivers
v000001ebd3b81730_0 .net *"_ivl_30", 31 0, L_000001ebd3ca9ae0;  1 drivers
v000001ebd3b826d0_0 .net *"_ivl_32", 31 0, L_000001ebd3caa580;  1 drivers
L_000001ebd3cb0858 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3b82450_0 .net *"_ivl_35", 25 0, L_000001ebd3cb0858;  1 drivers
L_000001ebd3cb08a0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ebd3b81b90_0 .net/2u *"_ivl_36", 31 0, L_000001ebd3cb08a0;  1 drivers
v000001ebd3b81eb0_0 .net *"_ivl_38", 31 0, L_000001ebd3caa620;  1 drivers
v000001ebd3b81370_0 .net *"_ivl_42", 31 0, L_000001ebd3cab200;  1 drivers
v000001ebd3b81550_0 .net *"_ivl_44", 31 0, L_000001ebd3caa6c0;  1 drivers
L_000001ebd3cb08e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3b815f0_0 .net *"_ivl_47", 25 0, L_000001ebd3cb08e8;  1 drivers
L_000001ebd3cb0930 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ebd3b81690_0 .net/2u *"_ivl_48", 31 0, L_000001ebd3cb0930;  1 drivers
v000001ebd3a37590_0 .net *"_ivl_5", 31 0, L_000001ebd3ca9540;  1 drivers
v000001ebd3a38210_0 .net *"_ivl_50", 31 0, L_000001ebd3caaa80;  1 drivers
v000001ebd3a37950_0 .net *"_ivl_6", 31 0, L_000001ebd3caae40;  1 drivers
v000001ebd3a37b30_0 .net *"_ivl_8", 31 0, L_000001ebd3ca99a0;  1 drivers
v000001ebd3a37c70_0 .var "a", 31 0;
v000001ebd3a37d10_0 .var "b", 31 0;
v000001ebd3a38490_0 .var "c", 31 0;
v000001ebd3a37ef0_0 .net "clk", 0 0, o000001ebd3bde7e8;  alias, 0 drivers
v000001ebd3a37f90_0 .var "cycles", 7 0;
v000001ebd3a382b0_0 .var "d", 31 0;
v000001ebd3a38350_0 .var "done", 0 0;
v000001ebd3a387b0_0 .var "e", 31 0;
v000001ebd3a38850_0 .var "f", 31 0;
v000001ebd3a37310_0 .var "g", 31 0;
v000001ebd3a35830_0 .var "h", 31 0;
L_000001ebd3cb0978 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v000001ebd3a36eb0_0 .net "hash_in", 255 0, L_000001ebd3cb0978;  1 drivers
v000001ebd3a371d0_0 .var "hash_out", 255 0;
v000001ebd3a36ff0_0 .net "message_block", 511 0, v000001ebd3a350b0_0;  1 drivers
v000001ebd3a34a70_0 .var "round", 5 0;
v000001ebd3a35470_0 .net "rst_n", 0 0, o000001ebd3bdea28;  alias, 0 drivers
v000001ebd3a36730_0 .net "s0", 31 0, L_000001ebd3caa9e0;  1 drivers
v000001ebd3a34bb0_0 .net "s1", 31 0, L_000001ebd3caabc0;  1 drivers
v000001ebd3a36870_0 .net "start", 0 0, o000001ebd3bdeab8;  alias, 0 drivers
v000001ebd3a35fb0_0 .var "state", 1 0;
E_000001ebd3b20e70/0 .event negedge, v000001ebd3a35470_0;
E_000001ebd3b20e70/1 .event posedge, v000001ebd3a37ef0_0;
E_000001ebd3b20e70 .event/or E_000001ebd3b20e70/0, E_000001ebd3b20e70/1;
L_000001ebd3ca92c0 .ufunc/vec4 TD_sha256_padded.core.Sigma1, 32, v000001ebd3a387b0_0 (v000001ebd3b814b0_0) S_000001ebd3c2e470;
L_000001ebd3caa260 .arith/sum 32, v000001ebd3a35830_0, L_000001ebd3ca92c0;
L_000001ebd3ca9540 .ufunc/vec4 TD_sha256_padded.core.Ch, 32, v000001ebd3a387b0_0, v000001ebd3a38850_0, v000001ebd3a37310_0 (v000001ebd3b7f7f0_0, v000001ebd3b80bf0_0, v000001ebd3b80c90_0) S_000001ebd38c6c00;
L_000001ebd3caae40 .arith/sum 32, L_000001ebd3caa260, L_000001ebd3ca9540;
L_000001ebd3ca99a0 .array/port v000001ebd3b81910, L_000001ebd3cab020;
L_000001ebd3cab020 .concat [ 6 2 0 0], v000001ebd3a34a70_0, L_000001ebd3cb07c8;
L_000001ebd3cab160 .arith/sum 32, L_000001ebd3caae40, L_000001ebd3ca99a0;
L_000001ebd3cab520 .array/port v000001ebd3b817d0, L_000001ebd3caa440;
L_000001ebd3caa440 .concat [ 6 2 0 0], v000001ebd3a34a70_0, L_000001ebd3cb0810;
L_000001ebd3ca8f00 .arith/sum 32, L_000001ebd3cab160, L_000001ebd3cab520;
L_000001ebd3caa4e0 .ufunc/vec4 TD_sha256_padded.core.Sigma0, 32, v000001ebd3a37c70_0 (v000001ebd3b81d70_0) S_000001ebd37c8680;
L_000001ebd3ca8fa0 .ufunc/vec4 TD_sha256_padded.core.Maj, 32, v000001ebd3a37c70_0, v000001ebd3a37d10_0, v000001ebd3a38490_0 (v000001ebd3b80dd0_0, v000001ebd3b82770_0, v000001ebd3b81ff0_0) S_000001ebd38c6d90;
L_000001ebd3ca95e0 .arith/sum 32, L_000001ebd3caa4e0, L_000001ebd3ca8fa0;
L_000001ebd3ca9ae0 .array/port v000001ebd3b817d0, L_000001ebd3caa620;
L_000001ebd3caa580 .concat [ 6 26 0 0], v000001ebd3a34a70_0, L_000001ebd3cb0858;
L_000001ebd3caa620 .arith/sub 32, L_000001ebd3caa580, L_000001ebd3cb08a0;
L_000001ebd3caa9e0 .ufunc/vec4 TD_sha256_padded.core.sigma0, 32, L_000001ebd3ca9ae0 (v000001ebd3b812d0_0) S_000001ebd3c2e600;
L_000001ebd3cab200 .array/port v000001ebd3b817d0, L_000001ebd3caaa80;
L_000001ebd3caa6c0 .concat [ 6 26 0 0], v000001ebd3a34a70_0, L_000001ebd3cb08e8;
L_000001ebd3caaa80 .arith/sub 32, L_000001ebd3caa6c0, L_000001ebd3cb0930;
L_000001ebd3caabc0 .ufunc/vec4 TD_sha256_padded.core.sigma1, 32, L_000001ebd3cab200 (v000001ebd3b81410_0) S_000001ebd3c2e2e0;
S_000001ebd38c6c00 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_000001ebd38c6a70;
 .timescale 0 0;
; Variable Ch is vec4 return value of scope S_000001ebd38c6c00
v000001ebd3b7f7f0_0 .var "x", 31 0;
v000001ebd3b80bf0_0 .var "y", 31 0;
v000001ebd3b80c90_0 .var "z", 31 0;
TD_sha256_padded.core.Ch ;
    %load/vec4 v000001ebd3b7f7f0_0;
    %load/vec4 v000001ebd3b80bf0_0;
    %and;
    %load/vec4 v000001ebd3b7f7f0_0;
    %inv;
    %load/vec4 v000001ebd3b80c90_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_000001ebd38c6d90 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_000001ebd38c6a70;
 .timescale 0 0;
; Variable Maj is vec4 return value of scope S_000001ebd38c6d90
v000001ebd3b80dd0_0 .var "x", 31 0;
v000001ebd3b82770_0 .var "y", 31 0;
v000001ebd3b81ff0_0 .var "z", 31 0;
TD_sha256_padded.core.Maj ;
    %load/vec4 v000001ebd3b80dd0_0;
    %load/vec4 v000001ebd3b82770_0;
    %and;
    %load/vec4 v000001ebd3b80dd0_0;
    %load/vec4 v000001ebd3b81ff0_0;
    %and;
    %xor;
    %load/vec4 v000001ebd3b82770_0;
    %load/vec4 v000001ebd3b81ff0_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_000001ebd37c8680 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_000001ebd38c6a70;
 .timescale 0 0;
; Variable Sigma0 is vec4 return value of scope S_000001ebd37c8680
v000001ebd3b81d70_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma0 ;
    %load/vec4 v000001ebd3b81d70_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %load/vec4 v000001ebd3b81d70_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %xor;
    %load/vec4 v000001ebd3b81d70_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_000001ebd3c2e470 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_000001ebd38c6a70;
 .timescale 0 0;
; Variable Sigma1 is vec4 return value of scope S_000001ebd3c2e470
v000001ebd3b814b0_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma1 ;
    %load/vec4 v000001ebd3b814b0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %load/vec4 v000001ebd3b814b0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %xor;
    %load/vec4 v000001ebd3b814b0_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_000001ebd3c2e790 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_000001ebd38c6a70;
 .timescale 0 0;
v000001ebd3b81e10_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_000001ebd3c2e790
v000001ebd3b81cd0_0 .var "x", 31 0;
TD_sha256_padded.core.rotr ;
    %load/vec4 v000001ebd3b81cd0_0;
    %ix/getv 4, v000001ebd3b81e10_0;
    %shiftr 4;
    %load/vec4 v000001ebd3b81cd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ebd3b81e10_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_000001ebd3c2e600 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_000001ebd38c6a70;
 .timescale 0 0;
; Variable sigma0 is vec4 return value of scope S_000001ebd3c2e600
v000001ebd3b812d0_0 .var "x", 31 0;
TD_sha256_padded.core.sigma0 ;
    %load/vec4 v000001ebd3b812d0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %load/vec4 v000001ebd3b812d0_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %xor;
    %load/vec4 v000001ebd3b812d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_000001ebd3c2e2e0 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_000001ebd38c6a70;
 .timescale 0 0;
; Variable sigma1 is vec4 return value of scope S_000001ebd3c2e2e0
v000001ebd3b81410_0 .var "x", 31 0;
TD_sha256_padded.core.sigma1 ;
    %load/vec4 v000001ebd3b81410_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %load/vec4 v000001ebd3b81410_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001ebd3b81e10_0, 0, 5;
    %store/vec4 v000001ebd3b81cd0_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_000001ebd3c2e790;
    %xor;
    %load/vec4 v000001ebd3b81410_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_000001ebd37e9c00 .scope module, "tb_frost_v2" "tb_frost_v2" 4 6;
 .timescale -9 -12;
v000001ebd3c8b4e0_0 .var "clk", 0 0;
v000001ebd3c8c5c0_0 .net "final_keys_0", 251 0, L_000001ebd3b8de10;  1 drivers
v000001ebd3c8d1a0_0 .net "final_keys_1", 251 0, L_000001ebd3b8c600;  1 drivers
v000001ebd3c8c2a0_0 .net "final_keys_2", 251 0, L_000001ebd3b8cd70;  1 drivers
v000001ebd3c8c160_0 .net "final_keys_3", 251 0, L_000001ebd3b8cad0;  1 drivers
v000001ebd3c8c340_0 .net "protocol_done", 0 0, L_000001ebd3b8d710;  1 drivers
v000001ebd3c8bc60_0 .var "rst_n", 0 0;
v000001ebd3c8c8e0_0 .var "start_protocol", 0 0;
v000001ebd3c8c660_0 .net "total_cycles", 15 0, v000001ebd3c8cfc0_0;  1 drivers
E_000001ebd3b1eeb0 .event posedge, v000001ebd3af9660_0;
E_000001ebd3b21fb0 .event edge, v000001ebd3c8cac0_0;
S_000001ebd3c2d980 .scope module, "dut" "frost_coordinator" 4 26, 5 5 0, S_000001ebd37e9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_protocol";
    .port_info 3 /OUTPUT 1 "protocol_done";
    .port_info 4 /OUTPUT 16 "total_cycles";
    .port_info 5 /OUTPUT 252 "final_keys_0";
    .port_info 6 /OUTPUT 252 "final_keys_1";
    .port_info 7 /OUTPUT 252 "final_keys_2";
    .port_info 8 /OUTPUT 252 "final_keys_3";
P_000001ebd37c8a20 .param/l "NUM_NODES" 0 5 6, +C4<00000000000000000000000000000100>;
P_000001ebd37c8a58 .param/l "POINT_BITS" 0 5 9, +C4<00000000000000000000000011111111>;
P_000001ebd37c8a90 .param/l "SCALAR_BITS" 0 5 8, +C4<00000000000000000000000011111100>;
P_000001ebd37c8ac8 .param/l "THRESHOLD" 0 5 7, +C4<00000000000000000000000000000010>;
L_000001ebd3b8d6a0 .functor AND 1, v000001ebd3c38200_0, v000001ebd3c5b230_0, C4<1>, C4<1>;
L_000001ebd3b8c590 .functor AND 1, L_000001ebd3b8d6a0, v000001ebd3c81f20_0, C4<1>, C4<1>;
L_000001ebd3b8d710 .functor AND 1, L_000001ebd3b8c590, v000001ebd3c96200_0, C4<1>, C4<1>;
L_000001ebd3b8de10 .functor BUFZ 252, v000001ebd3c3fe50_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8c600 .functor BUFZ 252, v000001ebd3c681d0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8cd70 .functor BUFZ 252, v000001ebd3c818e0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8cad0 .functor BUFZ 252, v000001ebd3c96520_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001ebd3c99400_0 .net *"_ivl_0", 0 0, L_000001ebd3b8d6a0;  1 drivers
v000001ebd3c9a260_0 .net *"_ivl_2", 0 0, L_000001ebd3b8c590;  1 drivers
v000001ebd3c994a0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  1 drivers
v000001ebd3c980a0_0 .net "final_keys_0", 251 0, L_000001ebd3b8de10;  alias, 1 drivers
v000001ebd3c97f60_0 .net "final_keys_1", 251 0, L_000001ebd3b8c600;  alias, 1 drivers
v000001ebd3c98640_0 .net "final_keys_2", 251 0, L_000001ebd3b8cd70;  alias, 1 drivers
v000001ebd3c99cc0_0 .net "final_keys_3", 251 0, L_000001ebd3b8cad0;  alias, 1 drivers
v000001ebd3c99900_0 .net "n0_commit_X", 254 0, v000001ebd3c380c0_0;  1 drivers
v000001ebd3c990e0_0 .net "n0_commit_Y", 254 0, v000001ebd3c38ac0_0;  1 drivers
v000001ebd3c9a300_0 .net "n0_commit_ready", 0 0, v000001ebd3c39d80_0;  1 drivers
v000001ebd3c99540_0 .net "n0_cycles", 15 0, v000001ebd3c39920_0;  1 drivers
v000001ebd3c98320_0 .net "n0_done", 0 0, v000001ebd3c38200_0;  1 drivers
v000001ebd3c98b40_0 .net "n0_group_X", 254 0, v000001ebd3c399c0_0;  1 drivers
v000001ebd3c99e00_0 .net "n0_group_Y", 254 0, v000001ebd3c3a0a0_0;  1 drivers
v000001ebd3c986e0_0 .net "n0_proof_R_X", 254 0, v000001ebd3c3fdb0_0;  1 drivers
v000001ebd3c9a1c0_0 .net "n0_proof_R_Y", 254 0, v000001ebd3c41b10_0;  1 drivers
v000001ebd3c98000_0 .net "n0_proof_z", 251 0, v000001ebd3c40490_0;  1 drivers
v000001ebd3c997c0_0 .net "n0_secret", 251 0, v000001ebd3c3fe50_0;  1 drivers
v000001ebd3c98a00_0 .net "n0_share_out_0", 251 0, v000001ebd3c41e30_0;  1 drivers
v000001ebd3c98820_0 .net "n0_share_out_1", 251 0, v000001ebd3c42010_0;  1 drivers
v000001ebd3c98aa0_0 .net "n0_share_out_2", 251 0, v000001ebd3c41bb0_0;  1 drivers
v000001ebd3c98dc0_0 .net "n0_share_out_3", 251 0, v000001ebd3c41cf0_0;  1 drivers
v000001ebd3c98e60_0 .net "n0_share_ready_0", 0 0, v000001ebd3c40350_0;  1 drivers
v000001ebd3c98500_0 .net "n0_share_ready_1", 0 0, v000001ebd3c41610_0;  1 drivers
v000001ebd3c999a0_0 .net "n0_share_ready_2", 0 0, v000001ebd3c3fb30_0;  1 drivers
v000001ebd3c988c0_0 .net "n0_share_ready_3", 0 0, v000001ebd3c41c50_0;  1 drivers
v000001ebd3c98be0_0 .net "n1_commit_X", 254 0, v000001ebd3c5a330_0;  1 drivers
v000001ebd3c98780_0 .net "n1_commit_Y", 254 0, v000001ebd3c5a8d0_0;  1 drivers
v000001ebd3c995e0_0 .net "n1_commit_ready", 0 0, v000001ebd3c5add0_0;  1 drivers
v000001ebd3c99360_0 .net "n1_cycles", 15 0, v000001ebd3c5b0f0_0;  1 drivers
v000001ebd3c98960_0 .net "n1_done", 0 0, v000001ebd3c5b230_0;  1 drivers
v000001ebd3c99180_0 .net "n1_group_X", 254 0, v000001ebd3c597f0_0;  1 drivers
v000001ebd3c9a440_0 .net "n1_group_Y", 254 0, v000001ebd3c5b4b0_0;  1 drivers
v000001ebd3c97ec0_0 .net "n1_proof_R_X", 254 0, v000001ebd3c690d0_0;  1 drivers
v000001ebd3c98c80_0 .net "n1_proof_R_Y", 254 0, v000001ebd3c67410_0;  1 drivers
v000001ebd3c98280_0 .net "n1_proof_z", 251 0, v000001ebd3c68810_0;  1 drivers
v000001ebd3c99040_0 .net "n1_secret", 251 0, v000001ebd3c681d0_0;  1 drivers
v000001ebd3c99f40_0 .net "n1_share_out_0", 251 0, v000001ebd3c66fb0_0;  1 drivers
v000001ebd3c98d20_0 .net "n1_share_out_1", 251 0, v000001ebd3c67190_0;  1 drivers
v000001ebd3c99680_0 .net "n1_share_out_2", 251 0, v000001ebd3c675f0_0;  1 drivers
v000001ebd3c99b80_0 .net "n1_share_out_3", 251 0, v000001ebd3c68950_0;  1 drivers
v000001ebd3c98f00_0 .net "n1_share_ready_0", 0 0, v000001ebd3c67910_0;  1 drivers
v000001ebd3c99c20_0 .net "n1_share_ready_1", 0 0, v000001ebd3c67690_0;  1 drivers
v000001ebd3c97ce0_0 .net "n1_share_ready_2", 0 0, v000001ebd3c67730_0;  1 drivers
v000001ebd3c99fe0_0 .net "n1_share_ready_3", 0 0, v000001ebd3c66d30_0;  1 drivers
v000001ebd3c97d80_0 .net "n2_commit_X", 254 0, v000001ebd3c7e140_0;  1 drivers
v000001ebd3c98fa0_0 .net "n2_commit_Y", 254 0, v000001ebd3c7e1e0_0;  1 drivers
v000001ebd3c98140_0 .net "n2_commit_ready", 0 0, v000001ebd3c7f540_0;  1 drivers
v000001ebd3c97e20_0 .net "n2_cycles", 15 0, v000001ebd3c82100_0;  1 drivers
v000001ebd3c99220_0 .net "n2_done", 0 0, v000001ebd3c81f20_0;  1 drivers
v000001ebd3c992c0_0 .net "n2_group_X", 254 0, v000001ebd3c81520_0;  1 drivers
v000001ebd3c99720_0 .net "n2_group_Y", 254 0, v000001ebd3c815c0_0;  1 drivers
v000001ebd3c9a080_0 .net "n2_proof_R_X", 254 0, v000001ebd3c813e0_0;  1 drivers
v000001ebd3c99860_0 .net "n2_proof_R_Y", 254 0, v000001ebd3c81480_0;  1 drivers
v000001ebd3c981e0_0 .net "n2_proof_z", 251 0, v000001ebd3c803a0_0;  1 drivers
v000001ebd3c99ae0_0 .net "n2_secret", 251 0, v000001ebd3c818e0_0;  1 drivers
v000001ebd3c983c0_0 .net "n2_share_out_0", 251 0, v000001ebd3c81a20_0;  1 drivers
v000001ebd3c99a40_0 .net "n2_share_out_1", 251 0, v000001ebd3c81d40_0;  1 drivers
v000001ebd3c98460_0 .net "n2_share_out_2", 251 0, v000001ebd3c81ac0_0;  1 drivers
v000001ebd3c9ab20_0 .net "n2_share_out_3", 251 0, v000001ebd3c81b60_0;  1 drivers
v000001ebd3c9a760_0 .net "n2_share_ready_0", 0 0, v000001ebd3c80a80_0;  1 drivers
v000001ebd3c9b160_0 .net "n2_share_ready_1", 0 0, v000001ebd3c81c00_0;  1 drivers
v000001ebd3c9b0c0_0 .net "n2_share_ready_2", 0 0, v000001ebd3c822e0_0;  1 drivers
v000001ebd3c9aee0_0 .net "n2_share_ready_3", 0 0, v000001ebd3c82a60_0;  1 drivers
v000001ebd3c9abc0_0 .net "n3_commit_X", 254 0, v000001ebd3c936e0_0;  1 drivers
v000001ebd3c9ac60_0 .net "n3_commit_Y", 254 0, v000001ebd3c94220_0;  1 drivers
v000001ebd3c9ae40_0 .net "n3_commit_ready", 0 0, v000001ebd3c93280_0;  1 drivers
v000001ebd3c9b200_0 .net "n3_cycles", 15 0, v000001ebd3c96b60_0;  1 drivers
v000001ebd3c9af80_0 .net "n3_done", 0 0, v000001ebd3c96200_0;  1 drivers
v000001ebd3c9a9e0_0 .net "n3_group_X", 254 0, v000001ebd3c968e0_0;  1 drivers
v000001ebd3c9a620_0 .net "n3_group_Y", 254 0, v000001ebd3c979c0_0;  1 drivers
v000001ebd3c9a580_0 .net "n3_proof_R_X", 254 0, v000001ebd3c97c40_0;  1 drivers
v000001ebd3c9a940_0 .net "n3_proof_R_Y", 254 0, v000001ebd3c976a0_0;  1 drivers
v000001ebd3c9b020_0 .net "n3_proof_z", 251 0, v000001ebd3c977e0_0;  1 drivers
v000001ebd3c9ad00_0 .net "n3_secret", 251 0, v000001ebd3c96520_0;  1 drivers
v000001ebd3c9ada0_0 .net "n3_share_out_0", 251 0, v000001ebd3c96700_0;  1 drivers
v000001ebd3c9b2a0_0 .net "n3_share_out_1", 251 0, v000001ebd3c967a0_0;  1 drivers
v000001ebd3c9b340_0 .net "n3_share_out_2", 251 0, v000001ebd3c971a0_0;  1 drivers
v000001ebd3c9aa80_0 .net "n3_share_out_3", 251 0, v000001ebd3c96840_0;  1 drivers
v000001ebd3c9a4e0_0 .net "n3_share_ready_0", 0 0, v000001ebd3c97240_0;  1 drivers
v000001ebd3c9a6c0_0 .net "n3_share_ready_1", 0 0, v000001ebd3c96020_0;  1 drivers
v000001ebd3c9a800_0 .net "n3_share_ready_2", 0 0, v000001ebd3c95800_0;  1 drivers
v000001ebd3c9a8a0_0 .net "n3_share_ready_3", 0 0, v000001ebd3c95940_0;  1 drivers
v000001ebd3c8cac0_0 .net "protocol_done", 0 0, L_000001ebd3b8d710;  alias, 1 drivers
v000001ebd3c8c3e0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  1 drivers
v000001ebd3c8c0c0_0 .net "start_protocol", 0 0, v000001ebd3c8c8e0_0;  1 drivers
v000001ebd3c8cfc0_0 .var "total_cycles", 15 0;
S_000001ebd3c2db10 .scope module, "node0" "frost_node" 5 75, 6 5 0, S_000001ebd3c2d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001ebd37cee60 .param/l "DONE" 1 6 79, C4<1100>;
P_000001ebd37cee98 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001ebd37ceed0 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001ebd37cef08 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000000>;
P_000001ebd37cef40 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001ebd37cef78 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001ebd37cefb0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001ebd37cefe8 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001ebd37cf020 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001ebd37cf058 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001ebd37cf090 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001ebd37cf0c8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001ebd37cf100 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001ebd37cf138 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001ebd37cf170 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001ebd37cf1a8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001ebd37cf1e0 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001ebd37cf218 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001ebd37cf250 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001ebd3b8ab50 .functor XOR 252, v000001ebd3c412f0_0, L_000001ebd3caada0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3cb09c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001ebd3b8ad10 .functor XOR 252, L_000001ebd3b8ab50, L_000001ebd3cb09c0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8abc0 .functor AND 1, v000001ebd3c39d80_0, v000001ebd3c5add0_0, C4<1>, C4<1>;
L_000001ebd3b8b5d0 .functor AND 1, L_000001ebd3b8abc0, v000001ebd3c7f540_0, C4<1>, C4<1>;
L_000001ebd3b8ad80 .functor AND 1, L_000001ebd3b8b5d0, v000001ebd3c93280_0, C4<1>, C4<1>;
L_000001ebd3b8aed0 .functor AND 1, v000001ebd3c40350_0, v000001ebd3c67910_0, C4<1>, C4<1>;
L_000001ebd3b8af40 .functor AND 1, L_000001ebd3b8aed0, v000001ebd3c80a80_0, C4<1>, C4<1>;
L_000001ebd3b8afb0 .functor AND 1, L_000001ebd3b8af40, v000001ebd3c97240_0, C4<1>, C4<1>;
v000001ebd3c39420_0 .net *"_ivl_1", 127 0, L_000001ebd3caac60;  1 drivers
L_000001ebd3cb0a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c39ec0_0 .net/2u *"_ivl_15", 0 0, L_000001ebd3cb0a98;  1 drivers
v000001ebd3c38a20_0 .net *"_ivl_3", 123 0, L_000001ebd3cab2a0;  1 drivers
v000001ebd3c3a140_0 .net *"_ivl_35", 0 0, L_000001ebd3b8abc0;  1 drivers
v000001ebd3c38d40_0 .net *"_ivl_37", 0 0, L_000001ebd3b8b5d0;  1 drivers
v000001ebd3c39b00_0 .net *"_ivl_4", 251 0, L_000001ebd3caada0;  1 drivers
v000001ebd3c382a0_0 .net *"_ivl_41", 0 0, L_000001ebd3b8aed0;  1 drivers
v000001ebd3c39a60_0 .net *"_ivl_43", 0 0, L_000001ebd3b8af40;  1 drivers
v000001ebd3c38160_0 .net *"_ivl_6", 251 0, L_000001ebd3b8ab50;  1 drivers
v000001ebd3c39380_0 .net/2u *"_ivl_8", 251 0, L_000001ebd3cb09c0;  1 drivers
v000001ebd3c385c0_0 .net "all_commitments_valid", 0 0, L_000001ebd3b8ad80;  1 drivers
v000001ebd3c39f60_0 .net "all_shares_valid", 0 0, L_000001ebd3b8afb0;  1 drivers
v000001ebd3c37f80_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c387a0_0 .var "coeff_index", 2 0;
v000001ebd3c380c0_0 .var "commitment_out_X", 254 0;
v000001ebd3c38ac0_0 .var "commitment_out_Y", 254 0;
v000001ebd3c39d80_0 .var "commitment_ready", 0 0;
v000001ebd3c397e0_0 .net "commitments_in_X_0", 254 0, v000001ebd3c380c0_0;  alias, 1 drivers
v000001ebd3c37e40_0 .net "commitments_in_X_1", 254 0, v000001ebd3c5a330_0;  alias, 1 drivers
v000001ebd3c39060_0 .net "commitments_in_X_2", 254 0, v000001ebd3c7e140_0;  alias, 1 drivers
v000001ebd3c396a0_0 .net "commitments_in_X_3", 254 0, v000001ebd3c936e0_0;  alias, 1 drivers
v000001ebd3c3a000_0 .net "commitments_in_Y_0", 254 0, v000001ebd3c38ac0_0;  alias, 1 drivers
v000001ebd3c38480_0 .net "commitments_in_Y_1", 254 0, v000001ebd3c5a8d0_0;  alias, 1 drivers
v000001ebd3c38f20_0 .net "commitments_in_Y_2", 254 0, v000001ebd3c7e1e0_0;  alias, 1 drivers
v000001ebd3c38b60_0 .net "commitments_in_Y_3", 254 0, v000001ebd3c94220_0;  alias, 1 drivers
v000001ebd3c38de0_0 .net "commitments_valid_0", 0 0, v000001ebd3c39d80_0;  alias, 1 drivers
v000001ebd3c39c40_0 .net "commitments_valid_1", 0 0, v000001ebd3c5add0_0;  alias, 1 drivers
v000001ebd3c39100_0 .net "commitments_valid_2", 0 0, v000001ebd3c7f540_0;  alias, 1 drivers
v000001ebd3c39740_0 .net "commitments_valid_3", 0 0, v000001ebd3c93280_0;  alias, 1 drivers
v000001ebd3c39920_0 .var "cycles", 15 0;
v000001ebd3c38200_0 .var "dkg_done", 0 0;
v000001ebd3c399c0_0 .var "group_key_X", 254 0;
v000001ebd3c3a0a0_0 .var "group_key_Y", 254 0;
v000001ebd3c38020 .array "my_commitments_X", 2 0, 254 0;
v000001ebd3c37d00 .array "my_commitments_Y", 2 0, 254 0;
v000001ebd3c38660_0 .var "next_state", 3 0;
v000001ebd3c38c00_0 .var "point_add_P_X", 254 0;
v000001ebd3c37a80_0 .var "point_add_P_Y", 254 0;
v000001ebd3c38ca0_0 .var "point_add_Q_X", 254 0;
v000001ebd3c394c0_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c37b20_0 .net "point_add_X", 254 0, v000001ebd3af9020_0;  1 drivers
v000001ebd3c39e20_0 .net "point_add_Y", 254 0, v000001ebd3af90c0_0;  1 drivers
v000001ebd3c37ee0_0 .net "point_add_done", 0 0, v000001ebd3af97a0_0;  1 drivers
v000001ebd3c38520_0 .var "point_add_start", 0 0;
v000001ebd3c41f70_0 .net "poly_eval_done", 0 0, v000001ebd39f4ad0_0;  1 drivers
v000001ebd3c40670_0 .net "poly_eval_result", 251 0, v000001ebd39f4710_0;  1 drivers
v000001ebd3c40990_0 .var "poly_eval_start", 0 0;
v000001ebd3c40710_0 .var "poly_eval_x", 251 0;
v000001ebd3c40b70 .array "polynomial_coeffs", 2 0, 251 0;
v000001ebd3c3fbd0_0 .net "prng_output", 251 0, L_000001ebd3b8ad10;  1 drivers
v000001ebd3c412f0_0 .var "prng_state", 251 0;
v000001ebd3c3fc70_0 .var "process_index", 2 0;
v000001ebd3c3fdb0_0 .var "proof_R_X", 254 0;
v000001ebd3c41b10_0 .var "proof_R_Y", 254 0;
v000001ebd3c40490_0 .var "proof_z", 251 0;
v000001ebd3c41390_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c40ad0_0 .net "scalar_mult_X", 254 0, v000001ebd3c36630_0;  1 drivers
v000001ebd3c40030_0 .net "scalar_mult_Y", 254 0, v000001ebd3c36ef0_0;  1 drivers
v000001ebd3c3fa90_0 .net "scalar_mult_done", 0 0, v000001ebd3c373f0_0;  1 drivers
v000001ebd3c3fd10_0 .var "scalar_mult_k", 251 0;
v000001ebd3c40e90_0 .var "scalar_mult_start", 0 0;
v000001ebd3c3fe50_0 .var "secret_share", 251 0;
v000001ebd3c3fef0_0 .var "share_accumulator", 251 0;
v000001ebd3c408f0_0 .net "shares_in_0", 251 0, v000001ebd3c41e30_0;  alias, 1 drivers
v000001ebd3c3ff90_0 .net "shares_in_1", 251 0, v000001ebd3c66fb0_0;  alias, 1 drivers
v000001ebd3c41570_0 .net "shares_in_2", 251 0, v000001ebd3c81a20_0;  alias, 1 drivers
v000001ebd3c407b0_0 .net "shares_in_3", 251 0, v000001ebd3c96700_0;  alias, 1 drivers
v000001ebd3c41e30_0 .var "shares_out_0", 251 0;
v000001ebd3c42010_0 .var "shares_out_1", 251 0;
v000001ebd3c41bb0_0 .var "shares_out_2", 251 0;
v000001ebd3c41cf0_0 .var "shares_out_3", 251 0;
v000001ebd3c40350_0 .var "shares_ready_0", 0 0;
v000001ebd3c41610_0 .var "shares_ready_1", 0 0;
v000001ebd3c3fb30_0 .var "shares_ready_2", 0 0;
v000001ebd3c41c50_0 .var "shares_ready_3", 0 0;
v000001ebd3c40fd0_0 .net "shares_valid_0", 0 0, v000001ebd3c40350_0;  alias, 1 drivers
v000001ebd3c40170_0 .net "shares_valid_1", 0 0, v000001ebd3c67910_0;  alias, 1 drivers
v000001ebd3c400d0_0 .net "shares_valid_2", 0 0, v000001ebd3c80a80_0;  alias, 1 drivers
v000001ebd3c41d90_0 .net "shares_valid_3", 0 0, v000001ebd3c97240_0;  alias, 1 drivers
v000001ebd3c403f0_0 .net "start_dkg", 0 0, v000001ebd3c8c8e0_0;  alias, 1 drivers
v000001ebd3c40210_0 .var "state", 3 0;
v000001ebd3c420b0_0 .var "temp_commit_X", 254 0;
v000001ebd3c41430_0 .var "temp_commit_Y", 254 0;
v000001ebd3c402b0_0 .var "temp_share_in", 251 0;
v000001ebd3c41ed0_0 .var "vss_C0_X", 254 0;
v000001ebd3c3f9f0_0 .var "vss_C0_Y", 254 0;
v000001ebd3c42150_0 .var "vss_C1_X", 254 0;
v000001ebd3c40d50_0 .var "vss_C1_Y", 254 0;
v000001ebd3c40530_0 .var "vss_C2_X", 254 0;
v000001ebd3c40a30_0 .var "vss_C2_Y", 254 0;
v000001ebd3c405d0_0 .net "vss_done", 0 0, v000001ebd3c3f3c0_0;  1 drivers
v000001ebd3c416b0_0 .var "vss_index", 251 0;
v000001ebd3c40850_0 .var "vss_share", 251 0;
v000001ebd3c414d0_0 .var "vss_start", 0 0;
v000001ebd3c40c10_0 .net "vss_valid", 0 0, v000001ebd3c38fc0_0;  1 drivers
E_000001ebd3b22630/0 .event edge, v000001ebd3c40210_0, v000001ebd3c403f0_0, v000001ebd3c387a0_0, v000001ebd3c373f0_0;
E_000001ebd3b22630/1 .event edge, v000001ebd3c385c0_0, v000001ebd3c3fc70_0, v000001ebd39f4ad0_0, v000001ebd3c39f60_0;
E_000001ebd3b22630 .event/or E_000001ebd3b22630/0, E_000001ebd3b22630/1;
E_000001ebd3b219f0/0 .event edge, v000001ebd3c3fc70_0, v000001ebd3c408f0_0, v000001ebd3c3ff90_0, v000001ebd3c41570_0;
E_000001ebd3b219f0/1 .event edge, v000001ebd3c407b0_0;
E_000001ebd3b219f0 .event/or E_000001ebd3b219f0/0, E_000001ebd3b219f0/1;
E_000001ebd3b23330/0 .event edge, v000001ebd3c3fc70_0, v000001ebd3c380c0_0, v000001ebd3c38ac0_0, v000001ebd3c37e40_0;
E_000001ebd3b23330/1 .event edge, v000001ebd3c38480_0, v000001ebd3c39060_0, v000001ebd3c38f20_0, v000001ebd3c396a0_0;
E_000001ebd3b23330/2 .event edge, v000001ebd3c38b60_0;
E_000001ebd3b23330 .event/or E_000001ebd3b23330/0, E_000001ebd3b23330/1, E_000001ebd3b23330/2;
L_000001ebd3caac60 .part v000001ebd3c412f0_0, 0, 128;
L_000001ebd3cab2a0 .part v000001ebd3c412f0_0, 128, 124;
L_000001ebd3caada0 .concat [ 124 128 0 0], L_000001ebd3cab2a0, L_000001ebd3caac60;
L_000001ebd3cabb60 .concat [ 252 1 0 0], v000001ebd3c3fd10_0, L_000001ebd3cb0a98;
S_000001ebd3c2dfc0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 45 0, S_000001ebd3c2db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3ad0f30 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3ad0f68 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3ad0fa0 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3a36910_0 .var "A", 254 0;
v000001ebd3afa9c0_0 .var "B", 254 0;
v000001ebd3afbb40_0 .var "C", 254 0;
v000001ebd3afb5a0_0 .var "D", 254 0;
v000001ebd3afbbe0_0 .var "E", 254 0;
v000001ebd3afbdc0_0 .var "F", 254 0;
v000001ebd3afaa60_0 .var "G", 254 0;
v000001ebd3afaec0_0 .var "H", 254 0;
L_000001ebd3cb0c48 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3afb640_0 .net "P1_T", 254 0, L_000001ebd3cb0c48;  1 drivers
v000001ebd3afab00_0 .net "P1_X", 254 0, v000001ebd3c38c00_0;  1 drivers
v000001ebd3afb6e0_0 .net "P1_Y", 254 0, v000001ebd3c37a80_0;  1 drivers
L_000001ebd3cb0c00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3afac40_0 .net "P1_Z", 254 0, L_000001ebd3cb0c00;  1 drivers
L_000001ebd3cb0cd8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3aface0_0 .net "P2_T", 254 0, L_000001ebd3cb0cd8;  1 drivers
v000001ebd3afb140_0 .net "P2_X", 254 0, v000001ebd3c38ca0_0;  1 drivers
v000001ebd3af9f20_0 .net "P2_Y", 254 0, v000001ebd3c394c0_0;  1 drivers
L_000001ebd3cb0c90 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3af9840_0 .net "P2_Z", 254 0, L_000001ebd3cb0c90;  1 drivers
v000001ebd3af8c60_0 .var "P3_T", 254 0;
v000001ebd3af9020_0 .var "P3_X", 254 0;
v000001ebd3af90c0_0 .var "P3_Y", 254 0;
v000001ebd3af9d40_0 .var "P3_Z", 254 0;
v000001ebd3af8b20_0 .var "T3", 254 0;
v000001ebd3af9980_0 .var "X3", 254 0;
v000001ebd3af9340_0 .var "Y3", 254 0;
v000001ebd3af9480_0 .var "Z3", 254 0;
v000001ebd3af9660_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3af9ca0_0 .var "compute_step", 3 0;
v000001ebd3af9700_0 .var "cycles", 15 0;
v000001ebd3af97a0_0 .var "done", 0 0;
v000001ebd3afa740_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3af8440_0 .net "start", 0 0, v000001ebd3c38520_0;  1 drivers
v000001ebd3af84e0_0 .var "state", 1 0;
E_000001ebd3b285b0/0 .event negedge, v000001ebd3afa740_0;
E_000001ebd3b285b0/1 .event posedge, v000001ebd3af9660_0;
E_000001ebd3b285b0 .event/or E_000001ebd3b285b0/0, E_000001ebd3b285b0/1;
S_000001ebd3c2dca0 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001ebd3c2db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001ebd3c2de30 .param/l "ADD1" 1 7 28, C4<010>;
P_000001ebd3c2de68 .param/l "ADD2" 1 7 30, C4<100>;
P_000001ebd3c2dea0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001ebd3c2ded8 .param/l "FINISH" 1 7 31, C4<101>;
P_000001ebd3c2df10 .param/l "IDLE" 1 7 26, C4<000>;
P_000001ebd3c2df48 .param/l "MULT1" 1 7 27, C4<001>;
P_000001ebd3c2df80 .param/l "MULT2" 1 7 29, C4<011>;
v000001ebd3afa240_0 .net *"_ivl_0", 503 0, L_000001ebd3cabca0;  1 drivers
L_000001ebd3cb0a08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3afa380_0 .net *"_ivl_3", 251 0, L_000001ebd3cb0a08;  1 drivers
v000001ebd3afa420_0 .net *"_ivl_4", 503 0, L_000001ebd3cac420;  1 drivers
L_000001ebd3cb0a50 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3af81c0_0 .net *"_ivl_7", 251 0, L_000001ebd3cb0a50;  1 drivers
v000001ebd3af8800_0 .var "accumulator", 251 0;
v000001ebd3af88a0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c40b70_0 .array/port v000001ebd3c40b70, 0;
v000001ebd39f5e30_0 .net "coeff_0", 251 0, v000001ebd3c40b70_0;  1 drivers
v000001ebd3c40b70_1 .array/port v000001ebd3c40b70, 1;
v000001ebd39f5ed0_0 .net "coeff_1", 251 0, v000001ebd3c40b70_1;  1 drivers
v000001ebd3c40b70_2 .array/port v000001ebd3c40b70, 2;
v000001ebd39f4850_0 .net "coeff_2", 251 0, v000001ebd3c40b70_2;  1 drivers
v000001ebd39f4ad0_0 .var "done", 0 0;
v000001ebd39f4490_0 .var "mult_a", 251 0;
v000001ebd39f4350_0 .var "mult_b", 251 0;
v000001ebd39f43f0_0 .net "mult_result", 251 0, L_000001ebd3cac100;  1 drivers
v000001ebd39f4cb0_0 .net "mult_result_wide", 503 0, L_000001ebd3cac060;  1 drivers
v000001ebd39f4710_0 .var "result", 251 0;
v000001ebd39f47b0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd39f5750_0 .net "start", 0 0, v000001ebd3c40990_0;  1 drivers
v000001ebd39f48f0_0 .var "state", 2 0;
v000001ebd39f5250_0 .var "temp", 251 0;
v000001ebd39f4a30_0 .net "x", 251 0, v000001ebd3c40710_0;  1 drivers
L_000001ebd3cabca0 .concat [ 252 252 0 0], v000001ebd39f4490_0, L_000001ebd3cb0a08;
L_000001ebd3cac420 .concat [ 252 252 0 0], v000001ebd39f4350_0, L_000001ebd3cb0a50;
L_000001ebd3cac060 .arith/mult 504, L_000001ebd3cabca0, L_000001ebd3cac420;
L_000001ebd3cac100 .part L_000001ebd3cac060, 0, 252;
S_000001ebd3c2e150 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 313 0, S_000001ebd3c2db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c31620 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c31658 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c31690 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c316c8 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c31700 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c31738 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c31770 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb0bb8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c359b0_0 .net "P_T", 254 0, L_000001ebd3cb0bb8;  1 drivers
L_000001ebd3cb0ae0 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001ebd3c35e10_0 .net "P_X", 254 0, L_000001ebd3cb0ae0;  1 drivers
L_000001ebd3cb0b28 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c33cf0_0 .net "P_Y", 254 0, L_000001ebd3cb0b28;  1 drivers
L_000001ebd3cb0b70 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c36090_0 .net "P_Z", 254 0, L_000001ebd3cb0b70;  1 drivers
v000001ebd3c36130_0 .var "R0_T", 254 0;
v000001ebd3c339d0_0 .var "R0_X", 254 0;
v000001ebd3c33a70_0 .var "R0_Y", 254 0;
v000001ebd3c33f70_0 .var "R0_Z", 254 0;
v000001ebd3c34010_0 .var "R1_T", 254 0;
v000001ebd3c36590_0 .var "R1_X", 254 0;
v000001ebd3c37490_0 .var "R1_Y", 254 0;
v000001ebd3c364f0_0 .var "R1_Z", 254 0;
v000001ebd3c36a90_0 .var "R_T", 254 0;
v000001ebd3c36630_0 .var "R_X", 254 0;
v000001ebd3c36ef0_0 .var "R_Y", 254 0;
v000001ebd3c36310_0 .var "R_Z", 254 0;
v000001ebd3c37710_0 .net "add_T", 254 0, v000001ebd3c34330_0;  1 drivers
v000001ebd3c36450_0 .net "add_X", 254 0, v000001ebd3c34510_0;  1 drivers
v000001ebd3c36270_0 .net "add_Y", 254 0, v000001ebd3c346f0_0;  1 drivers
v000001ebd3c36f90_0 .net "add_Z", 254 0, v000001ebd3c34c90_0;  1 drivers
v000001ebd3c363b0_0 .net "add_done", 0 0, v000001ebd3c341f0_0;  1 drivers
v000001ebd3c36e50_0 .var "add_start", 0 0;
v000001ebd3c37030_0 .var "bit_index", 8 0;
v000001ebd3c37350_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c36770_0 .var "cycles", 15 0;
v000001ebd3c373f0_0 .var "done", 0 0;
v000001ebd3c377b0_0 .net "double_T", 254 0, v000001ebd3c34650_0;  1 drivers
v000001ebd3c366d0_0 .net "double_X", 254 0, v000001ebd3c34f10_0;  1 drivers
v000001ebd3c36b30_0 .net "double_Y", 254 0, v000001ebd3c35730_0;  1 drivers
v000001ebd3c36810_0 .net "double_Z", 254 0, v000001ebd3c34e70_0;  1 drivers
v000001ebd3c37850_0 .net "double_done", 0 0, v000001ebd3c35370_0;  1 drivers
v000001ebd3c368b0_0 .var "double_start", 0 0;
v000001ebd3c369f0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c361d0_0 .net "scalar", 252 0, L_000001ebd3cabb60;  1 drivers
v000001ebd3c36bd0_0 .net "start", 0 0, v000001ebd3c40e90_0;  1 drivers
v000001ebd3c36950_0 .var "state", 2 0;
S_000001ebd3c30cc0 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c2e150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3a46320 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3a46358 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3a46390 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd39f4d50_0 .var "A", 254 0;
v000001ebd39f4fd0_0 .var "B", 254 0;
v000001ebd3c34790_0 .var "C", 254 0;
v000001ebd3c34bf0_0 .var "D", 254 0;
v000001ebd3c34ab0_0 .var "E", 254 0;
v000001ebd3c34b50_0 .var "F", 254 0;
v000001ebd3c35410_0 .var "G", 254 0;
v000001ebd3c357d0_0 .var "H", 254 0;
v000001ebd3c35b90_0 .net "P1_T", 254 0, v000001ebd3c36130_0;  1 drivers
v000001ebd3c35550_0 .net "P1_X", 254 0, v000001ebd3c339d0_0;  1 drivers
v000001ebd3c34830_0 .net "P1_Y", 254 0, v000001ebd3c33a70_0;  1 drivers
v000001ebd3c35af0_0 .net "P1_Z", 254 0, v000001ebd3c33f70_0;  1 drivers
v000001ebd3c34290_0 .net "P2_T", 254 0, v000001ebd3c34010_0;  1 drivers
v000001ebd3c35eb0_0 .net "P2_X", 254 0, v000001ebd3c36590_0;  1 drivers
v000001ebd3c33c50_0 .net "P2_Y", 254 0, v000001ebd3c37490_0;  1 drivers
v000001ebd3c35c30_0 .net "P2_Z", 254 0, v000001ebd3c364f0_0;  1 drivers
v000001ebd3c34330_0 .var "P3_T", 254 0;
v000001ebd3c34510_0 .var "P3_X", 254 0;
v000001ebd3c346f0_0 .var "P3_Y", 254 0;
v000001ebd3c34c90_0 .var "P3_Z", 254 0;
v000001ebd3c34d30_0 .var "T3", 254 0;
v000001ebd3c35a50_0 .var "X3", 254 0;
v000001ebd3c354b0_0 .var "Y3", 254 0;
v000001ebd3c34470_0 .var "Z3", 254 0;
v000001ebd3c352d0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c34970_0 .var "compute_step", 3 0;
v000001ebd3c34150_0 .var "cycles", 15 0;
v000001ebd3c341f0_0 .var "done", 0 0;
v000001ebd3c340b0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c35cd0_0 .net "start", 0 0, v000001ebd3c36e50_0;  1 drivers
v000001ebd3c343d0_0 .var "state", 1 0;
S_000001ebd3c30fe0 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c2e150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd37db090 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd37db0c8 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd37db100 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c35690_0 .var "A", 254 0;
v000001ebd3c35f50_0 .var "B", 254 0;
v000001ebd3c348d0_0 .var "C", 254 0;
v000001ebd3c34a10_0 .var "D", 254 0;
v000001ebd3c33bb0_0 .var "E", 254 0;
v000001ebd3c33d90_0 .var "F", 254 0;
v000001ebd3c35050_0 .var "G", 254 0;
v000001ebd3c345b0_0 .var "H", 254 0;
v000001ebd3c34dd0_0 .net "P_T", 254 0, v000001ebd3c36130_0;  alias, 1 drivers
v000001ebd3c350f0_0 .net "P_X", 254 0, v000001ebd3c339d0_0;  alias, 1 drivers
v000001ebd3c355f0_0 .net "P_Y", 254 0, v000001ebd3c33a70_0;  alias, 1 drivers
v000001ebd3c35ff0_0 .net "P_Z", 254 0, v000001ebd3c33f70_0;  alias, 1 drivers
v000001ebd3c34650_0 .var "R_T", 254 0;
v000001ebd3c34f10_0 .var "R_X", 254 0;
v000001ebd3c35730_0 .var "R_Y", 254 0;
v000001ebd3c34e70_0 .var "R_Z", 254 0;
v000001ebd3c35910_0 .var "T3", 254 0;
v000001ebd3c33e30_0 .var "X3", 254 0;
v000001ebd3c34fb0_0 .var "Y3", 254 0;
v000001ebd3c33ed0_0 .var "Z3", 254 0;
v000001ebd3c35190_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c35230_0 .var "compute_step", 3 0;
v000001ebd3c35370_0 .var "done", 0 0;
v000001ebd3c33b10_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c35d70_0 .net "start", 0 0, v000001ebd3c368b0_0;  1 drivers
v000001ebd3c35870_0 .var "state", 1 0;
S_000001ebd3c32430 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001ebd3c2db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001ebd389f610 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001ebd389f648 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001ebd389f680 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001ebd389f6b8 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001ebd389f6f0 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001ebd389f728 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001ebd389f760 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001ebd389f798 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001ebd389f7d0 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001ebd389f808 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001ebd389f840 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001ebd389f878 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001ebd389f8b0 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001ebd389f8e8 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001ebd389f920 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001ebd3c3dde0_0 .net "C0_X", 254 0, v000001ebd3c41ed0_0;  1 drivers
v000001ebd3c3db60_0 .net "C0_Y", 254 0, v000001ebd3c3f9f0_0;  1 drivers
v000001ebd3c3e740_0 .net "C1_X", 254 0, v000001ebd3c42150_0;  1 drivers
v000001ebd3c3dc00_0 .net "C1_Y", 254 0, v000001ebd3c40d50_0;  1 drivers
v000001ebd3c3e380_0 .net "C2_X", 254 0, v000001ebd3c40530_0;  1 drivers
v000001ebd3c3c9e0_0 .net "C2_Y", 254 0, v000001ebd3c40a30_0;  1 drivers
v000001ebd3c3dca0_0 .var "LHS_X", 254 0;
v000001ebd3c3de80_0 .var "LHS_Y", 254 0;
v000001ebd3c3cf80_0 .var "RHS_X", 254 0;
v000001ebd3c3e420_0 .var "RHS_Y", 254 0;
L_000001ebd3cb0d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3e920_0 .net/2u *"_ivl_0", 0 0, L_000001ebd3cb0d20;  1 drivers
v000001ebd3c3ea60_0 .net *"_ivl_16", 503 0, L_000001ebd3cac240;  1 drivers
L_000001ebd3cb0f18 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3e9c0_0 .net *"_ivl_19", 251 0, L_000001ebd3cb0f18;  1 drivers
v000001ebd3c3d0c0_0 .net *"_ivl_20", 503 0, L_000001ebd3cabc00;  1 drivers
L_000001ebd3cb0f60 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3f640_0 .net *"_ivl_23", 251 0, L_000001ebd3cb0f60;  1 drivers
v000001ebd3c3f460_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c3f3c0_0 .var "done", 0 0;
v000001ebd3c3f500_0 .var "i2_C2_X", 254 0;
v000001ebd3c3f780_0 .var "i2_C2_Y", 254 0;
v000001ebd3c3f1e0_0 .var "i_C1_X", 254 0;
v000001ebd3c3f6e0_0 .var "i_C1_Y", 254 0;
v000001ebd3c3f280_0 .net "index", 251 0, v000001ebd3c416b0_0;  1 drivers
v000001ebd3c3f5a0_0 .net "index_squared", 251 0, L_000001ebd3cac380;  1 drivers
v000001ebd3c3f8c0_0 .net "index_squared_wide", 503 0, L_000001ebd3cac2e0;  1 drivers
v000001ebd3c3f820_0 .var "point_add_P_X", 254 0;
v000001ebd3c3f320_0 .var "point_add_P_Y", 254 0;
v000001ebd3c39880_0 .var "point_add_Q_X", 254 0;
v000001ebd3c38700_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c37c60_0 .net "point_add_R_X", 254 0, v000001ebd3c3c300_0;  1 drivers
v000001ebd3c38e80_0 .net "point_add_R_Y", 254 0, v000001ebd3c3aaa0_0;  1 drivers
v000001ebd3c38340_0 .net "point_add_done", 0 0, v000001ebd3c3b360_0;  1 drivers
v000001ebd3c37bc0_0 .var "point_add_start", 0 0;
v000001ebd3c383e0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c388e0_0 .var "scalar_mult_P_X", 254 0;
v000001ebd3c37da0_0 .var "scalar_mult_P_Y", 254 0;
v000001ebd3c38840_0 .net "scalar_mult_Q_X", 254 0, v000001ebd3c3f0a0_0;  1 drivers
v000001ebd3c39240_0 .net "scalar_mult_Q_Y", 254 0, v000001ebd3c3d340_0;  1 drivers
v000001ebd3c39560_0 .net "scalar_mult_done", 0 0, v000001ebd3c3d8e0_0;  1 drivers
v000001ebd3c391a0_0 .var "scalar_mult_k", 251 0;
v000001ebd3c392e0_0 .var "scalar_mult_start", 0 0;
v000001ebd3c39ba0_0 .net "share", 251 0, v000001ebd3c40850_0;  1 drivers
v000001ebd3c39ce0_0 .net "start", 0 0, v000001ebd3c414d0_0;  1 drivers
v000001ebd3c38980_0 .var "state", 3 0;
v000001ebd3c39600_0 .var "temp_sum_X", 254 0;
v000001ebd3c379e0_0 .var "temp_sum_Y", 254 0;
v000001ebd3c38fc0_0 .var "valid", 0 0;
L_000001ebd3cac1a0 .concat [ 252 1 0 0], v000001ebd3c391a0_0, L_000001ebd3cb0d20;
L_000001ebd3cac240 .concat [ 252 252 0 0], v000001ebd3c416b0_0, L_000001ebd3cb0f18;
L_000001ebd3cabc00 .concat [ 252 252 0 0], v000001ebd3c416b0_0, L_000001ebd3cb0f60;
L_000001ebd3cac2e0 .arith/mult 504, L_000001ebd3cac240, L_000001ebd3cabc00;
L_000001ebd3cac380 .part L_000001ebd3cac2e0, 0, 252;
S_000001ebd3c31c60 .scope module, "point_add" "ed25519_point_add" 7 423, 2 45 0, S_000001ebd3c32430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd37db140 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd37db178 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd37db1b0 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c36c70_0 .var "A", 254 0;
v000001ebd3c36d10_0 .var "B", 254 0;
v000001ebd3c37530_0 .var "C", 254 0;
v000001ebd3c36db0_0 .var "D", 254 0;
v000001ebd3c370d0_0 .var "E", 254 0;
v000001ebd3c37170_0 .var "F", 254 0;
v000001ebd3c37210_0 .var "G", 254 0;
v000001ebd3c375d0_0 .var "H", 254 0;
L_000001ebd3cb0e40 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c372b0_0 .net "P1_T", 254 0, L_000001ebd3cb0e40;  1 drivers
v000001ebd3c37670_0 .net "P1_X", 254 0, v000001ebd3c3f820_0;  1 drivers
v000001ebd3c3afa0_0 .net "P1_Y", 254 0, v000001ebd3c3f320_0;  1 drivers
L_000001ebd3cb0df8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3c260_0 .net "P1_Z", 254 0, L_000001ebd3cb0df8;  1 drivers
L_000001ebd3cb0ed0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3bc20_0 .net "P2_T", 254 0, L_000001ebd3cb0ed0;  1 drivers
v000001ebd3c3bfe0_0 .net "P2_X", 254 0, v000001ebd3c39880_0;  1 drivers
v000001ebd3c3c3a0_0 .net "P2_Y", 254 0, v000001ebd3c38700_0;  1 drivers
L_000001ebd3cb0e88 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3b540_0 .net "P2_Z", 254 0, L_000001ebd3cb0e88;  1 drivers
v000001ebd3c3c080_0 .var "P3_T", 254 0;
v000001ebd3c3c300_0 .var "P3_X", 254 0;
v000001ebd3c3aaa0_0 .var "P3_Y", 254 0;
v000001ebd3c3c6c0_0 .var "P3_Z", 254 0;
v000001ebd3c3a460_0 .var "T3", 254 0;
v000001ebd3c3c440_0 .var "X3", 254 0;
v000001ebd3c3ab40_0 .var "Y3", 254 0;
v000001ebd3c3ad20_0 .var "Z3", 254 0;
v000001ebd3c3c760_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c3af00_0 .var "compute_step", 3 0;
v000001ebd3c3b2c0_0 .var "cycles", 15 0;
v000001ebd3c3b360_0 .var "done", 0 0;
v000001ebd3c3aa00_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c3c4e0_0 .net "start", 0 0, v000001ebd3c37bc0_0;  1 drivers
v000001ebd3c3a8c0_0 .var "state", 1 0;
S_000001ebd3c325c0 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 313 0, S_000001ebd3c32430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c30e50 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c30e88 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c30ec0 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c30ef8 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c30f30 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c30f68 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c30fa0 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb0db0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3d480_0 .net "P_T", 254 0, L_000001ebd3cb0db0;  1 drivers
v000001ebd3c3e060_0 .net "P_X", 254 0, v000001ebd3c388e0_0;  1 drivers
v000001ebd3c3d200_0 .net "P_Y", 254 0, v000001ebd3c37da0_0;  1 drivers
L_000001ebd3cb0d68 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c3f000_0 .net "P_Z", 254 0, L_000001ebd3cb0d68;  1 drivers
v000001ebd3c3d660_0 .var "R0_T", 254 0;
v000001ebd3c3e2e0_0 .var "R0_X", 254 0;
v000001ebd3c3cd00_0 .var "R0_Y", 254 0;
v000001ebd3c3cda0_0 .var "R0_Z", 254 0;
v000001ebd3c3eb00_0 .var "R1_T", 254 0;
v000001ebd3c3dfc0_0 .var "R1_X", 254 0;
v000001ebd3c3dac0_0 .var "R1_Y", 254 0;
v000001ebd3c3d020_0 .var "R1_Z", 254 0;
v000001ebd3c3ca80_0 .var "R_T", 254 0;
v000001ebd3c3f0a0_0 .var "R_X", 254 0;
v000001ebd3c3d340_0 .var "R_Y", 254 0;
v000001ebd3c3d980_0 .var "R_Z", 254 0;
v000001ebd3c3d3e0_0 .net "add_T", 254 0, v000001ebd3c3b180_0;  1 drivers
v000001ebd3c3ce40_0 .net "add_X", 254 0, v000001ebd3c3a5a0_0;  1 drivers
v000001ebd3c3d840_0 .net "add_Y", 254 0, v000001ebd3c3b0e0_0;  1 drivers
v000001ebd3c3e240_0 .net "add_Z", 254 0, v000001ebd3c3b400_0;  1 drivers
v000001ebd3c3e560_0 .net "add_done", 0 0, v000001ebd3c3ae60_0;  1 drivers
v000001ebd3c3e1a0_0 .var "add_start", 0 0;
v000001ebd3c3f140_0 .var "bit_index", 8 0;
v000001ebd3c3ece0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c3e600_0 .var "cycles", 15 0;
v000001ebd3c3d8e0_0 .var "done", 0 0;
v000001ebd3c3df20_0 .net "double_T", 254 0, v000001ebd3c3e7e0_0;  1 drivers
v000001ebd3c3cb20_0 .net "double_X", 254 0, v000001ebd3c3eba0_0;  1 drivers
v000001ebd3c3cbc0_0 .net "double_Y", 254 0, v000001ebd3c3dd40_0;  1 drivers
v000001ebd3c3d7a0_0 .net "double_Z", 254 0, v000001ebd3c3e880_0;  1 drivers
v000001ebd3c3ed80_0 .net "double_done", 0 0, v000001ebd3c3d700_0;  1 drivers
v000001ebd3c3ee20_0 .var "double_start", 0 0;
v000001ebd3c3e6a0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c3da20_0 .net "scalar", 252 0, L_000001ebd3cac1a0;  1 drivers
v000001ebd3c3cee0_0 .net "start", 0 0, v000001ebd3c392e0_0;  1 drivers
v000001ebd3c3e100_0 .var "state", 2 0;
S_000001ebd3c32750 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c325c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3b954c0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3b954f8 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3b95530 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c3abe0_0 .var "A", 254 0;
v000001ebd3c3a1e0_0 .var "B", 254 0;
v000001ebd3c3bd60_0 .var "C", 254 0;
v000001ebd3c3c800_0 .var "D", 254 0;
v000001ebd3c3c580_0 .var "E", 254 0;
v000001ebd3c3a280_0 .var "F", 254 0;
v000001ebd3c3b720_0 .var "G", 254 0;
v000001ebd3c3a320_0 .var "H", 254 0;
v000001ebd3c3a500_0 .net "P1_T", 254 0, v000001ebd3c3d660_0;  1 drivers
v000001ebd3c3adc0_0 .net "P1_X", 254 0, v000001ebd3c3e2e0_0;  1 drivers
v000001ebd3c3c620_0 .net "P1_Y", 254 0, v000001ebd3c3cd00_0;  1 drivers
v000001ebd3c3c8a0_0 .net "P1_Z", 254 0, v000001ebd3c3cda0_0;  1 drivers
v000001ebd3c3b040_0 .net "P2_T", 254 0, v000001ebd3c3eb00_0;  1 drivers
v000001ebd3c3c940_0 .net "P2_X", 254 0, v000001ebd3c3dfc0_0;  1 drivers
v000001ebd3c3a3c0_0 .net "P2_Y", 254 0, v000001ebd3c3dac0_0;  1 drivers
v000001ebd3c3a960_0 .net "P2_Z", 254 0, v000001ebd3c3d020_0;  1 drivers
v000001ebd3c3b180_0 .var "P3_T", 254 0;
v000001ebd3c3a5a0_0 .var "P3_X", 254 0;
v000001ebd3c3b0e0_0 .var "P3_Y", 254 0;
v000001ebd3c3b400_0 .var "P3_Z", 254 0;
v000001ebd3c3a640_0 .var "T3", 254 0;
v000001ebd3c3b5e0_0 .var "X3", 254 0;
v000001ebd3c3bf40_0 .var "Y3", 254 0;
v000001ebd3c3ac80_0 .var "Z3", 254 0;
v000001ebd3c3c1c0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c3b680_0 .var "compute_step", 3 0;
v000001ebd3c3b220_0 .var "cycles", 15 0;
v000001ebd3c3ae60_0 .var "done", 0 0;
v000001ebd3c3a6e0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c3bea0_0 .net "start", 0 0, v000001ebd3c3e1a0_0;  1 drivers
v000001ebd3c3b4a0_0 .var "state", 1 0;
S_000001ebd3c309a0 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c325c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3b95570 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3b955a8 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3b955e0 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c3c120_0 .var "A", 254 0;
v000001ebd3c3b7c0_0 .var "B", 254 0;
v000001ebd3c3b860_0 .var "C", 254 0;
v000001ebd3c3a780_0 .var "D", 254 0;
v000001ebd3c3b900_0 .var "E", 254 0;
v000001ebd3c3a820_0 .var "F", 254 0;
v000001ebd3c3b9a0_0 .var "G", 254 0;
v000001ebd3c3ba40_0 .var "H", 254 0;
v000001ebd3c3bae0_0 .net "P_T", 254 0, v000001ebd3c3d660_0;  alias, 1 drivers
v000001ebd3c3bb80_0 .net "P_X", 254 0, v000001ebd3c3e2e0_0;  alias, 1 drivers
v000001ebd3c3bcc0_0 .net "P_Y", 254 0, v000001ebd3c3cd00_0;  alias, 1 drivers
v000001ebd3c3be00_0 .net "P_Z", 254 0, v000001ebd3c3cda0_0;  alias, 1 drivers
v000001ebd3c3e7e0_0 .var "R_T", 254 0;
v000001ebd3c3eba0_0 .var "R_X", 254 0;
v000001ebd3c3dd40_0 .var "R_Y", 254 0;
v000001ebd3c3e880_0 .var "R_Z", 254 0;
v000001ebd3c3d160_0 .var "T3", 254 0;
v000001ebd3c3d2a0_0 .var "X3", 254 0;
v000001ebd3c3eec0_0 .var "Y3", 254 0;
v000001ebd3c3cc60_0 .var "Z3", 254 0;
v000001ebd3c3ec40_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c3e4c0_0 .var "compute_step", 3 0;
v000001ebd3c3d700_0 .var "done", 0 0;
v000001ebd3c3d520_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c3d5c0_0 .net "start", 0 0, v000001ebd3c3ee20_0;  1 drivers
v000001ebd3c3ef60_0 .var "state", 1 0;
S_000001ebd3c31940 .scope module, "node1" "frost_node" 5 109, 6 5 0, S_000001ebd3c2d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001ebd382d470 .param/l "DONE" 1 6 79, C4<1100>;
P_000001ebd382d4a8 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001ebd382d4e0 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001ebd382d518 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000001>;
P_000001ebd382d550 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001ebd382d588 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001ebd382d5c0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001ebd382d5f8 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001ebd382d630 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001ebd382d668 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001ebd382d6a0 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001ebd382d6d8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001ebd382d710 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001ebd382d748 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001ebd382d780 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001ebd382d7b8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001ebd382d7f0 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001ebd382d828 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001ebd382d860 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001ebd3b8b020 .functor XOR 252, v000001ebd3c68130_0, L_000001ebd3cac4c0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3cb0fa8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001ebd3b8b3a0 .functor XOR 252, L_000001ebd3b8b020, L_000001ebd3cb0fa8, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8b2c0 .functor AND 1, v000001ebd3c39d80_0, v000001ebd3c5add0_0, C4<1>, C4<1>;
L_000001ebd3b8b560 .functor AND 1, L_000001ebd3b8b2c0, v000001ebd3c7f540_0, C4<1>, C4<1>;
L_000001ebd3b8b720 .functor AND 1, L_000001ebd3b8b560, v000001ebd3c93280_0, C4<1>, C4<1>;
L_000001ebd3b8d400 .functor AND 1, v000001ebd3c41610_0, v000001ebd3c67690_0, C4<1>, C4<1>;
L_000001ebd3b8c4b0 .functor AND 1, L_000001ebd3b8d400, v000001ebd3c81c00_0, C4<1>, C4<1>;
L_000001ebd3b8dd30 .functor AND 1, L_000001ebd3b8c4b0, v000001ebd3c96020_0, C4<1>, C4<1>;
v000001ebd3c5b550_0 .net *"_ivl_1", 127 0, L_000001ebd3cabd40;  1 drivers
L_000001ebd3cb1080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5a150_0 .net/2u *"_ivl_15", 0 0, L_000001ebd3cb1080;  1 drivers
v000001ebd3c59b10_0 .net *"_ivl_3", 123 0, L_000001ebd3cabde0;  1 drivers
v000001ebd3c5aab0_0 .net *"_ivl_35", 0 0, L_000001ebd3b8b2c0;  1 drivers
v000001ebd3c5a6f0_0 .net *"_ivl_37", 0 0, L_000001ebd3b8b560;  1 drivers
v000001ebd3c59750_0 .net *"_ivl_4", 251 0, L_000001ebd3cac4c0;  1 drivers
v000001ebd3c59e30_0 .net *"_ivl_41", 0 0, L_000001ebd3b8d400;  1 drivers
v000001ebd3c5af10_0 .net *"_ivl_43", 0 0, L_000001ebd3b8c4b0;  1 drivers
v000001ebd3c5a1f0_0 .net *"_ivl_6", 251 0, L_000001ebd3b8b020;  1 drivers
v000001ebd3c599d0_0 .net/2u *"_ivl_8", 251 0, L_000001ebd3cb0fa8;  1 drivers
v000001ebd3c59070_0 .net "all_commitments_valid", 0 0, L_000001ebd3b8b720;  1 drivers
v000001ebd3c5a290_0 .net "all_shares_valid", 0 0, L_000001ebd3b8dd30;  1 drivers
v000001ebd3c59110_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c59430_0 .var "coeff_index", 2 0;
v000001ebd3c5a330_0 .var "commitment_out_X", 254 0;
v000001ebd3c5a8d0_0 .var "commitment_out_Y", 254 0;
v000001ebd3c5add0_0 .var "commitment_ready", 0 0;
v000001ebd3c5a3d0_0 .net "commitments_in_X_0", 254 0, v000001ebd3c380c0_0;  alias, 1 drivers
v000001ebd3c5a470_0 .net "commitments_in_X_1", 254 0, v000001ebd3c5a330_0;  alias, 1 drivers
v000001ebd3c5ae70_0 .net "commitments_in_X_2", 254 0, v000001ebd3c7e140_0;  alias, 1 drivers
v000001ebd3c5a510_0 .net "commitments_in_X_3", 254 0, v000001ebd3c936e0_0;  alias, 1 drivers
v000001ebd3c5b050_0 .net "commitments_in_Y_0", 254 0, v000001ebd3c38ac0_0;  alias, 1 drivers
v000001ebd3c591b0_0 .net "commitments_in_Y_1", 254 0, v000001ebd3c5a8d0_0;  alias, 1 drivers
v000001ebd3c5a790_0 .net "commitments_in_Y_2", 254 0, v000001ebd3c7e1e0_0;  alias, 1 drivers
v000001ebd3c5a5b0_0 .net "commitments_in_Y_3", 254 0, v000001ebd3c94220_0;  alias, 1 drivers
v000001ebd3c5b370_0 .net "commitments_valid_0", 0 0, v000001ebd3c39d80_0;  alias, 1 drivers
v000001ebd3c59a70_0 .net "commitments_valid_1", 0 0, v000001ebd3c5add0_0;  alias, 1 drivers
v000001ebd3c59250_0 .net "commitments_valid_2", 0 0, v000001ebd3c7f540_0;  alias, 1 drivers
v000001ebd3c5a830_0 .net "commitments_valid_3", 0 0, v000001ebd3c93280_0;  alias, 1 drivers
v000001ebd3c5b0f0_0 .var "cycles", 15 0;
v000001ebd3c5b230_0 .var "dkg_done", 0 0;
v000001ebd3c597f0_0 .var "group_key_X", 254 0;
v000001ebd3c5b4b0_0 .var "group_key_Y", 254 0;
v000001ebd3c592f0 .array "my_commitments_X", 2 0, 254 0;
v000001ebd3c5b2d0 .array "my_commitments_Y", 2 0, 254 0;
v000001ebd3c5b410_0 .var "next_state", 3 0;
v000001ebd3c59390_0 .var "point_add_P_X", 254 0;
v000001ebd3c594d0_0 .var "point_add_P_Y", 254 0;
v000001ebd3c59570_0 .var "point_add_Q_X", 254 0;
v000001ebd3c59610_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c59890_0 .net "point_add_X", 254 0, v000001ebd3c43cd0_0;  1 drivers
v000001ebd3c596b0_0 .net "point_add_Y", 254 0, v000001ebd3c421f0_0;  1 drivers
v000001ebd3c67370_0 .net "point_add_done", 0 0, v000001ebd3c42a10_0;  1 drivers
v000001ebd3c69030_0 .var "point_add_start", 0 0;
v000001ebd3c67050_0 .net "poly_eval_done", 0 0, v000001ebd3c42650_0;  1 drivers
v000001ebd3c66c90_0 .net "poly_eval_result", 251 0, v000001ebd3c44270_0;  1 drivers
v000001ebd3c683b0_0 .var "poly_eval_start", 0 0;
v000001ebd3c67870_0 .var "poly_eval_x", 251 0;
v000001ebd3c68e50 .array "polynomial_coeffs", 2 0, 251 0;
v000001ebd3c66e70_0 .net "prng_output", 251 0, L_000001ebd3b8b3a0;  1 drivers
v000001ebd3c68130_0 .var "prng_state", 251 0;
v000001ebd3c68630_0 .var "process_index", 2 0;
v000001ebd3c690d0_0 .var "proof_R_X", 254 0;
v000001ebd3c67410_0 .var "proof_R_Y", 254 0;
v000001ebd3c68810_0 .var "proof_z", 251 0;
v000001ebd3c686d0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c68450_0 .net "scalar_mult_X", 254 0, v000001ebd3c450d0_0;  1 drivers
v000001ebd3c677d0_0 .net "scalar_mult_Y", 254 0, v000001ebd3c46ed0_0;  1 drivers
v000001ebd3c684f0_0 .net "scalar_mult_done", 0 0, v000001ebd3c46750_0;  1 drivers
v000001ebd3c68590_0 .var "scalar_mult_k", 251 0;
v000001ebd3c68a90_0 .var "scalar_mult_start", 0 0;
v000001ebd3c681d0_0 .var "secret_share", 251 0;
v000001ebd3c67cd0_0 .var "share_accumulator", 251 0;
v000001ebd3c674b0_0 .net "shares_in_0", 251 0, v000001ebd3c42010_0;  alias, 1 drivers
v000001ebd3c67550_0 .net "shares_in_1", 251 0, v000001ebd3c67190_0;  alias, 1 drivers
v000001ebd3c68770_0 .net "shares_in_2", 251 0, v000001ebd3c81d40_0;  alias, 1 drivers
v000001ebd3c688b0_0 .net "shares_in_3", 251 0, v000001ebd3c967a0_0;  alias, 1 drivers
v000001ebd3c66fb0_0 .var "shares_out_0", 251 0;
v000001ebd3c67190_0 .var "shares_out_1", 251 0;
v000001ebd3c675f0_0 .var "shares_out_2", 251 0;
v000001ebd3c68950_0 .var "shares_out_3", 251 0;
v000001ebd3c67910_0 .var "shares_ready_0", 0 0;
v000001ebd3c67690_0 .var "shares_ready_1", 0 0;
v000001ebd3c67730_0 .var "shares_ready_2", 0 0;
v000001ebd3c66d30_0 .var "shares_ready_3", 0 0;
v000001ebd3c679b0_0 .net "shares_valid_0", 0 0, v000001ebd3c41610_0;  alias, 1 drivers
v000001ebd3c66f10_0 .net "shares_valid_1", 0 0, v000001ebd3c67690_0;  alias, 1 drivers
v000001ebd3c670f0_0 .net "shares_valid_2", 0 0, v000001ebd3c81c00_0;  alias, 1 drivers
v000001ebd3c68b30_0 .net "shares_valid_3", 0 0, v000001ebd3c96020_0;  alias, 1 drivers
v000001ebd3c689f0_0 .net "start_dkg", 0 0, v000001ebd3c8c8e0_0;  alias, 1 drivers
v000001ebd3c68310_0 .var "state", 3 0;
v000001ebd3c68bd0_0 .var "temp_commit_X", 254 0;
v000001ebd3c67d70_0 .var "temp_commit_Y", 254 0;
v000001ebd3c67c30_0 .var "temp_share_in", 251 0;
v000001ebd3c68c70_0 .var "vss_C0_X", 254 0;
v000001ebd3c67a50_0 .var "vss_C0_Y", 254 0;
v000001ebd3c68d10_0 .var "vss_C1_X", 254 0;
v000001ebd3c69210_0 .var "vss_C1_Y", 254 0;
v000001ebd3c68db0_0 .var "vss_C2_X", 254 0;
v000001ebd3c67230_0 .var "vss_C2_Y", 254 0;
v000001ebd3c67af0_0 .net "vss_done", 0 0, v000001ebd3c60cd0_0;  1 drivers
v000001ebd3c69170_0 .var "vss_index", 251 0;
v000001ebd3c67b90_0 .var "vss_share", 251 0;
v000001ebd3c672d0_0 .var "vss_start", 0 0;
v000001ebd3c67e10_0 .net "vss_valid", 0 0, v000001ebd3c59930_0;  1 drivers
E_000001ebd3b29430/0 .event edge, v000001ebd3c68310_0, v000001ebd3c403f0_0, v000001ebd3c59430_0, v000001ebd3c46750_0;
E_000001ebd3b29430/1 .event edge, v000001ebd3c59070_0, v000001ebd3c68630_0, v000001ebd3c42650_0, v000001ebd3c5a290_0;
E_000001ebd3b29430 .event/or E_000001ebd3b29430/0, E_000001ebd3b29430/1;
E_000001ebd3b28bf0/0 .event edge, v000001ebd3c68630_0, v000001ebd3c42010_0, v000001ebd3c67550_0, v000001ebd3c68770_0;
E_000001ebd3b28bf0/1 .event edge, v000001ebd3c688b0_0;
E_000001ebd3b28bf0 .event/or E_000001ebd3b28bf0/0, E_000001ebd3b28bf0/1;
E_000001ebd3b29630/0 .event edge, v000001ebd3c68630_0, v000001ebd3c380c0_0, v000001ebd3c38ac0_0, v000001ebd3c37e40_0;
E_000001ebd3b29630/1 .event edge, v000001ebd3c38480_0, v000001ebd3c39060_0, v000001ebd3c38f20_0, v000001ebd3c396a0_0;
E_000001ebd3b29630/2 .event edge, v000001ebd3c38b60_0;
E_000001ebd3b29630 .event/or E_000001ebd3b29630/0, E_000001ebd3b29630/1, E_000001ebd3b29630/2;
L_000001ebd3cabd40 .part v000001ebd3c68130_0, 0, 128;
L_000001ebd3cabde0 .part v000001ebd3c68130_0, 128, 124;
L_000001ebd3cac4c0 .concat [ 124 128 0 0], L_000001ebd3cabde0, L_000001ebd3cabd40;
L_000001ebd3cab8e0 .concat [ 252 1 0 0], v000001ebd3c68590_0, L_000001ebd3cb1080;
S_000001ebd3c31df0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 45 0, S_000001ebd3c31940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3b96220 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3b96258 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3b96290 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c40cb0_0 .var "A", 254 0;
v000001ebd3c40df0_0 .var "B", 254 0;
v000001ebd3c40f30_0 .var "C", 254 0;
v000001ebd3c41750_0 .var "D", 254 0;
v000001ebd3c41070_0 .var "E", 254 0;
v000001ebd3c41110_0 .var "F", 254 0;
v000001ebd3c411b0_0 .var "G", 254 0;
v000001ebd3c41890_0 .var "H", 254 0;
L_000001ebd3cb1230 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c41250_0 .net "P1_T", 254 0, L_000001ebd3cb1230;  1 drivers
v000001ebd3c417f0_0 .net "P1_X", 254 0, v000001ebd3c59390_0;  1 drivers
v000001ebd3c41930_0 .net "P1_Y", 254 0, v000001ebd3c594d0_0;  1 drivers
L_000001ebd3cb11e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c419d0_0 .net "P1_Z", 254 0, L_000001ebd3cb11e8;  1 drivers
L_000001ebd3cb12c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c41a70_0 .net "P2_T", 254 0, L_000001ebd3cb12c0;  1 drivers
v000001ebd3c43d70_0 .net "P2_X", 254 0, v000001ebd3c59570_0;  1 drivers
v000001ebd3c42fb0_0 .net "P2_Y", 254 0, v000001ebd3c59610_0;  1 drivers
L_000001ebd3cb1278 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c44630_0 .net "P2_Z", 254 0, L_000001ebd3cb1278;  1 drivers
v000001ebd3c44810_0 .var "P3_T", 254 0;
v000001ebd3c43cd0_0 .var "P3_X", 254 0;
v000001ebd3c421f0_0 .var "P3_Y", 254 0;
v000001ebd3c43730_0 .var "P3_Z", 254 0;
v000001ebd3c42330_0 .var "T3", 254 0;
v000001ebd3c42510_0 .var "X3", 254 0;
v000001ebd3c42970_0 .var "Y3", 254 0;
v000001ebd3c432d0_0 .var "Z3", 254 0;
v000001ebd3c42b50_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c44770_0 .var "compute_step", 3 0;
v000001ebd3c43050_0 .var "cycles", 15 0;
v000001ebd3c42a10_0 .var "done", 0 0;
v000001ebd3c43410_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c430f0_0 .net "start", 0 0, v000001ebd3c69030_0;  1 drivers
v000001ebd3c446d0_0 .var "state", 1 0;
S_000001ebd3c32110 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001ebd3c31940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001ebd3c31170 .param/l "ADD1" 1 7 28, C4<010>;
P_000001ebd3c311a8 .param/l "ADD2" 1 7 30, C4<100>;
P_000001ebd3c311e0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001ebd3c31218 .param/l "FINISH" 1 7 31, C4<101>;
P_000001ebd3c31250 .param/l "IDLE" 1 7 26, C4<000>;
P_000001ebd3c31288 .param/l "MULT1" 1 7 27, C4<001>;
P_000001ebd3c312c0 .param/l "MULT2" 1 7 29, C4<011>;
v000001ebd3c42830_0 .net *"_ivl_0", 503 0, L_000001ebd3cab660;  1 drivers
L_000001ebd3cb0ff0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c43e10_0 .net *"_ivl_3", 251 0, L_000001ebd3cb0ff0;  1 drivers
v000001ebd3c43eb0_0 .net *"_ivl_4", 503 0, L_000001ebd3cab7a0;  1 drivers
L_000001ebd3cb1038 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c425b0_0 .net *"_ivl_7", 251 0, L_000001ebd3cb1038;  1 drivers
v000001ebd3c43190_0 .var "accumulator", 251 0;
v000001ebd3c44950_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c68e50_0 .array/port v000001ebd3c68e50, 0;
v000001ebd3c43c30_0 .net "coeff_0", 251 0, v000001ebd3c68e50_0;  1 drivers
v000001ebd3c68e50_1 .array/port v000001ebd3c68e50, 1;
v000001ebd3c428d0_0 .net "coeff_1", 251 0, v000001ebd3c68e50_1;  1 drivers
v000001ebd3c68e50_2 .array/port v000001ebd3c68e50, 2;
v000001ebd3c44130_0 .net "coeff_2", 251 0, v000001ebd3c68e50_2;  1 drivers
v000001ebd3c42650_0 .var "done", 0 0;
v000001ebd3c441d0_0 .var "mult_a", 251 0;
v000001ebd3c42290_0 .var "mult_b", 251 0;
v000001ebd3c437d0_0 .net "mult_result", 251 0, L_000001ebd3cab840;  1 drivers
v000001ebd3c43230_0 .net "mult_result_wide", 503 0, L_000001ebd3cab700;  1 drivers
v000001ebd3c44270_0 .var "result", 251 0;
v000001ebd3c43f50_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c43370_0 .net "start", 0 0, v000001ebd3c683b0_0;  1 drivers
v000001ebd3c435f0_0 .var "state", 2 0;
v000001ebd3c448b0_0 .var "temp", 251 0;
v000001ebd3c434b0_0 .net "x", 251 0, v000001ebd3c67870_0;  1 drivers
L_000001ebd3cab660 .concat [ 252 252 0 0], v000001ebd3c441d0_0, L_000001ebd3cb0ff0;
L_000001ebd3cab7a0 .concat [ 252 252 0 0], v000001ebd3c42290_0, L_000001ebd3cb1038;
L_000001ebd3cab700 .arith/mult 504, L_000001ebd3cab660, L_000001ebd3cab7a0;
L_000001ebd3cab840 .part L_000001ebd3cab700, 0, 252;
S_000001ebd3c31300 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 313 0, S_000001ebd3c31940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c31490 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c314c8 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c31500 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c31538 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c31570 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c315a8 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c315e0 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb11a0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c44f90_0 .net "P_T", 254 0, L_000001ebd3cb11a0;  1 drivers
L_000001ebd3cb10c8 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001ebd3c455d0_0 .net "P_X", 254 0, L_000001ebd3cb10c8;  1 drivers
L_000001ebd3cb1110 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c45490_0 .net "P_Y", 254 0, L_000001ebd3cb1110;  1 drivers
L_000001ebd3cb1158 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c45670_0 .net "P_Z", 254 0, L_000001ebd3cb1158;  1 drivers
v000001ebd3c45710_0 .var "R0_T", 254 0;
v000001ebd3c44e50_0 .var "R0_X", 254 0;
v000001ebd3c46430_0 .var "R0_Y", 254 0;
v000001ebd3c466b0_0 .var "R0_Z", 254 0;
v000001ebd3c44ef0_0 .var "R1_T", 254 0;
v000001ebd3c45b70_0 .var "R1_X", 254 0;
v000001ebd3c45c10_0 .var "R1_Y", 254 0;
v000001ebd3c45210_0 .var "R1_Z", 254 0;
v000001ebd3c46070_0 .var "R_T", 254 0;
v000001ebd3c450d0_0 .var "R_X", 254 0;
v000001ebd3c46ed0_0 .var "R_Y", 254 0;
v000001ebd3c452b0_0 .var "R_Z", 254 0;
v000001ebd3c45cb0_0 .net "add_T", 254 0, v000001ebd3c439b0_0;  1 drivers
v000001ebd3c46110_0 .net "add_X", 254 0, v000001ebd3c44450_0;  1 drivers
v000001ebd3c45d50_0 .net "add_Y", 254 0, v000001ebd3c42e70_0;  1 drivers
v000001ebd3c45df0_0 .net "add_Z", 254 0, v000001ebd3c444f0_0;  1 drivers
v000001ebd3c45e90_0 .net "add_done", 0 0, v000001ebd3c464d0_0;  1 drivers
v000001ebd3c45f30_0 .var "add_start", 0 0;
v000001ebd3c45fd0_0 .var "bit_index", 8 0;
v000001ebd3c46250_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c46610_0 .var "cycles", 15 0;
v000001ebd3c46750_0 .var "done", 0 0;
v000001ebd3c467f0_0 .net "double_T", 254 0, v000001ebd3c46e30_0;  1 drivers
v000001ebd3c46890_0 .net "double_X", 254 0, v000001ebd3c47010_0;  1 drivers
v000001ebd3c469d0_0 .net "double_Y", 254 0, v000001ebd3c46bb0_0;  1 drivers
v000001ebd3c46a70_0 .net "double_Z", 254 0, v000001ebd3c46cf0_0;  1 drivers
v000001ebd3c46b10_0 .net "double_done", 0 0, v000001ebd3c470b0_0;  1 drivers
v000001ebd3c46c50_0 .var "double_start", 0 0;
v000001ebd3c471f0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c47790_0 .net "scalar", 252 0, L_000001ebd3cab8e0;  1 drivers
v000001ebd3c475b0_0 .net "start", 0 0, v000001ebd3c68a90_0;  1 drivers
v000001ebd3c476f0_0 .var "state", 2 0;
S_000001ebd3c317b0 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c31300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3b962d0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3b96308 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3b96340 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c426f0_0 .var "A", 254 0;
v000001ebd3c423d0_0 .var "B", 254 0;
v000001ebd3c42790_0 .var "C", 254 0;
v000001ebd3c42ab0_0 .var "D", 254 0;
v000001ebd3c43870_0 .var "E", 254 0;
v000001ebd3c42470_0 .var "F", 254 0;
v000001ebd3c42f10_0 .var "G", 254 0;
v000001ebd3c443b0_0 .var "H", 254 0;
v000001ebd3c42bf0_0 .net "P1_T", 254 0, v000001ebd3c45710_0;  1 drivers
v000001ebd3c43910_0 .net "P1_X", 254 0, v000001ebd3c44e50_0;  1 drivers
v000001ebd3c43550_0 .net "P1_Y", 254 0, v000001ebd3c46430_0;  1 drivers
v000001ebd3c42c90_0 .net "P1_Z", 254 0, v000001ebd3c466b0_0;  1 drivers
v000001ebd3c42d30_0 .net "P2_T", 254 0, v000001ebd3c44ef0_0;  1 drivers
v000001ebd3c44310_0 .net "P2_X", 254 0, v000001ebd3c45b70_0;  1 drivers
v000001ebd3c44090_0 .net "P2_Y", 254 0, v000001ebd3c45c10_0;  1 drivers
v000001ebd3c42dd0_0 .net "P2_Z", 254 0, v000001ebd3c45210_0;  1 drivers
v000001ebd3c439b0_0 .var "P3_T", 254 0;
v000001ebd3c44450_0 .var "P3_X", 254 0;
v000001ebd3c42e70_0 .var "P3_Y", 254 0;
v000001ebd3c444f0_0 .var "P3_Z", 254 0;
v000001ebd3c43690_0 .var "T3", 254 0;
v000001ebd3c43a50_0 .var "X3", 254 0;
v000001ebd3c43af0_0 .var "Y3", 254 0;
v000001ebd3c43b90_0 .var "Z3", 254 0;
v000001ebd3c44590_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c45530_0 .var "compute_step", 3 0;
v000001ebd3c46f70_0 .var "cycles", 15 0;
v000001ebd3c464d0_0 .var "done", 0 0;
v000001ebd3c449f0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c46930_0 .net "start", 0 0, v000001ebd3c45f30_0;  1 drivers
v000001ebd3c462f0_0 .var "state", 1 0;
S_000001ebd3c322a0 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c31300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3794b00 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3794b38 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3794b70 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c461b0_0 .var "A", 254 0;
v000001ebd3c44b30_0 .var "B", 254 0;
v000001ebd3c46390_0 .var "C", 254 0;
v000001ebd3c45030_0 .var "D", 254 0;
v000001ebd3c44a90_0 .var "E", 254 0;
v000001ebd3c45850_0 .var "F", 254 0;
v000001ebd3c44db0_0 .var "G", 254 0;
v000001ebd3c44bd0_0 .var "H", 254 0;
v000001ebd3c458f0_0 .net "P_T", 254 0, v000001ebd3c45710_0;  alias, 1 drivers
v000001ebd3c453f0_0 .net "P_X", 254 0, v000001ebd3c44e50_0;  alias, 1 drivers
v000001ebd3c46570_0 .net "P_Y", 254 0, v000001ebd3c46430_0;  alias, 1 drivers
v000001ebd3c457b0_0 .net "P_Z", 254 0, v000001ebd3c466b0_0;  alias, 1 drivers
v000001ebd3c46e30_0 .var "R_T", 254 0;
v000001ebd3c47010_0 .var "R_X", 254 0;
v000001ebd3c46bb0_0 .var "R_Y", 254 0;
v000001ebd3c46cf0_0 .var "R_Z", 254 0;
v000001ebd3c45350_0 .var "T3", 254 0;
v000001ebd3c44c70_0 .var "X3", 254 0;
v000001ebd3c44d10_0 .var "Y3", 254 0;
v000001ebd3c45170_0 .var "Z3", 254 0;
v000001ebd3c45ad0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c46d90_0 .var "compute_step", 3 0;
v000001ebd3c470b0_0 .var "done", 0 0;
v000001ebd3c47150_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c45990_0 .net "start", 0 0, v000001ebd3c46c50_0;  1 drivers
v000001ebd3c45a30_0 .var "state", 1 0;
S_000001ebd3c31ad0 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001ebd3c31940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001ebd3813a80 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001ebd3813ab8 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001ebd3813af0 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001ebd3813b28 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001ebd3813b60 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001ebd3813b98 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001ebd3813bd0 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001ebd3813c08 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001ebd3813c40 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001ebd3813c78 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001ebd3813cb0 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001ebd3813ce8 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001ebd3813d20 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001ebd3813d58 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001ebd3813d90 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001ebd3c60370_0 .net "C0_X", 254 0, v000001ebd3c68c70_0;  1 drivers
v000001ebd3c60410_0 .net "C0_Y", 254 0, v000001ebd3c67a50_0;  1 drivers
v000001ebd3c604b0_0 .net "C1_X", 254 0, v000001ebd3c68d10_0;  1 drivers
v000001ebd3c605f0_0 .net "C1_Y", 254 0, v000001ebd3c69210_0;  1 drivers
v000001ebd3c60730_0 .net "C2_X", 254 0, v000001ebd3c68db0_0;  1 drivers
v000001ebd3c607d0_0 .net "C2_Y", 254 0, v000001ebd3c67230_0;  1 drivers
v000001ebd3c5e430_0 .var "LHS_X", 254 0;
v000001ebd3c5e070_0 .var "LHS_Y", 254 0;
v000001ebd3c5e110_0 .var "RHS_X", 254 0;
v000001ebd3c5e1b0_0 .var "RHS_Y", 254 0;
L_000001ebd3cb1308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5e7f0_0 .net/2u *"_ivl_0", 0 0, L_000001ebd3cb1308;  1 drivers
v000001ebd3c5e890_0 .net *"_ivl_16", 503 0, L_000001ebd3caba20;  1 drivers
L_000001ebd3cb1500 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c60af0_0 .net *"_ivl_19", 251 0, L_000001ebd3cb1500;  1 drivers
v000001ebd3c60b90_0 .net *"_ivl_20", 503 0, L_000001ebd3cabac0;  1 drivers
L_000001ebd3cb1548 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c60f50_0 .net *"_ivl_23", 251 0, L_000001ebd3cb1548;  1 drivers
v000001ebd3c60c30_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c60cd0_0 .var "done", 0 0;
v000001ebd3c60d70_0 .var "i2_C2_X", 254 0;
v000001ebd3c60910_0 .var "i2_C2_Y", 254 0;
v000001ebd3c609b0_0 .var "i_C1_X", 254 0;
v000001ebd3c60e10_0 .var "i_C1_Y", 254 0;
v000001ebd3c60a50_0 .net "index", 251 0, v000001ebd3c69170_0;  1 drivers
v000001ebd3c60eb0_0 .net "index_squared", 251 0, L_000001ebd3cabf20;  1 drivers
v000001ebd3c60870_0 .net "index_squared_wide", 503 0, L_000001ebd3cabe80;  1 drivers
v000001ebd3c5a970_0 .var "point_add_P_X", 254 0;
v000001ebd3c59c50_0 .var "point_add_P_Y", 254 0;
v000001ebd3c5a0b0_0 .var "point_add_Q_X", 254 0;
v000001ebd3c5b690_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c5abf0_0 .net "point_add_R_X", 254 0, v000001ebd3c5de90_0;  1 drivers
v000001ebd3c59ed0_0 .net "point_add_R_Y", 254 0, v000001ebd3c5c810_0;  1 drivers
v000001ebd3c5b190_0 .net "point_add_done", 0 0, v000001ebd3c5c090_0;  1 drivers
v000001ebd3c5ab50_0 .var "point_add_start", 0 0;
v000001ebd3c5b5f0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c5a010_0 .var "scalar_mult_P_X", 254 0;
v000001ebd3c5a650_0 .var "scalar_mult_P_Y", 254 0;
v000001ebd3c59cf0_0 .net "scalar_mult_Q_X", 254 0, v000001ebd3c5f330_0;  1 drivers
v000001ebd3c59f70_0 .net "scalar_mult_Q_Y", 254 0, v000001ebd3c5f470_0;  1 drivers
v000001ebd3c5b7d0_0 .net "scalar_mult_done", 0 0, v000001ebd3c5ec50_0;  1 drivers
v000001ebd3c59bb0_0 .var "scalar_mult_k", 251 0;
v000001ebd3c59d90_0 .var "scalar_mult_start", 0 0;
v000001ebd3c5ac90_0 .net "share", 251 0, v000001ebd3c67b90_0;  1 drivers
v000001ebd3c5afb0_0 .net "start", 0 0, v000001ebd3c672d0_0;  1 drivers
v000001ebd3c5aa10_0 .var "state", 3 0;
v000001ebd3c5ad30_0 .var "temp_sum_X", 254 0;
v000001ebd3c5b730_0 .var "temp_sum_Y", 254 0;
v000001ebd3c59930_0 .var "valid", 0 0;
L_000001ebd3cab980 .concat [ 252 1 0 0], v000001ebd3c59bb0_0, L_000001ebd3cb1308;
L_000001ebd3caba20 .concat [ 252 252 0 0], v000001ebd3c69170_0, L_000001ebd3cb1500;
L_000001ebd3cabac0 .concat [ 252 252 0 0], v000001ebd3c69170_0, L_000001ebd3cb1548;
L_000001ebd3cabe80 .arith/mult 504, L_000001ebd3caba20, L_000001ebd3cabac0;
L_000001ebd3cabf20 .part L_000001ebd3cabe80, 0, 252;
S_000001ebd3c31f80 .scope module, "point_add" "ed25519_point_add" 7 423, 2 45 0, S_000001ebd3c31ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3813dd0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3813e08 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3813e40 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c478d0_0 .var "A", 254 0;
v000001ebd3c47330_0 .var "B", 254 0;
v000001ebd3c47830_0 .var "C", 254 0;
v000001ebd3c47290_0 .var "D", 254 0;
v000001ebd3c473d0_0 .var "E", 254 0;
v000001ebd3c47470_0 .var "F", 254 0;
v000001ebd3c47510_0 .var "G", 254 0;
v000001ebd3c47650_0 .var "H", 254 0;
L_000001ebd3cb1428 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5c9f0_0 .net "P1_T", 254 0, L_000001ebd3cb1428;  1 drivers
v000001ebd3c5d2b0_0 .net "P1_X", 254 0, v000001ebd3c5a970_0;  1 drivers
v000001ebd3c5d850_0 .net "P1_Y", 254 0, v000001ebd3c59c50_0;  1 drivers
L_000001ebd3cb13e0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5b910_0 .net "P1_Z", 254 0, L_000001ebd3cb13e0;  1 drivers
L_000001ebd3cb14b8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5ce50_0 .net "P2_T", 254 0, L_000001ebd3cb14b8;  1 drivers
v000001ebd3c5c630_0 .net "P2_X", 254 0, v000001ebd3c5a0b0_0;  1 drivers
v000001ebd3c5d8f0_0 .net "P2_Y", 254 0, v000001ebd3c5b690_0;  1 drivers
L_000001ebd3cb1470 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5d350_0 .net "P2_Z", 254 0, L_000001ebd3cb1470;  1 drivers
v000001ebd3c5d670_0 .var "P3_T", 254 0;
v000001ebd3c5de90_0 .var "P3_X", 254 0;
v000001ebd3c5c810_0 .var "P3_Y", 254 0;
v000001ebd3c5cef0_0 .var "P3_Z", 254 0;
v000001ebd3c5c450_0 .var "T3", 254 0;
v000001ebd3c5c770_0 .var "X3", 254 0;
v000001ebd3c5dfd0_0 .var "Y3", 254 0;
v000001ebd3c5c6d0_0 .var "Z3", 254 0;
v000001ebd3c5c950_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c5d3f0_0 .var "compute_step", 3 0;
v000001ebd3c5d7b0_0 .var "cycles", 15 0;
v000001ebd3c5c090_0 .var "done", 0 0;
v000001ebd3c5d530_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c5c8b0_0 .net "start", 0 0, v000001ebd3c5ab50_0;  1 drivers
v000001ebd3c5df30_0 .var "state", 1 0;
S_000001ebd3c30b30 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 313 0, S_000001ebd3c31ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c61390 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c613c8 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c61400 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c61438 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c61470 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c614a8 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c614e0 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb1398 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c5ef70_0 .net "P_T", 254 0, L_000001ebd3cb1398;  1 drivers
v000001ebd3c5fb50_0 .net "P_X", 254 0, v000001ebd3c5a010_0;  1 drivers
v000001ebd3c5fc90_0 .net "P_Y", 254 0, v000001ebd3c5a650_0;  1 drivers
L_000001ebd3cb1350 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c60230_0 .net "P_Z", 254 0, L_000001ebd3cb1350;  1 drivers
v000001ebd3c5f3d0_0 .var "R0_T", 254 0;
v000001ebd3c5f010_0 .var "R0_X", 254 0;
v000001ebd3c60190_0 .var "R0_Y", 254 0;
v000001ebd3c5e9d0_0 .var "R0_Z", 254 0;
v000001ebd3c60550_0 .var "R1_T", 254 0;
v000001ebd3c5f150_0 .var "R1_X", 254 0;
v000001ebd3c5fd30_0 .var "R1_Y", 254 0;
v000001ebd3c5ed90_0 .var "R1_Z", 254 0;
v000001ebd3c5ebb0_0 .var "R_T", 254 0;
v000001ebd3c5f330_0 .var "R_X", 254 0;
v000001ebd3c5f470_0 .var "R_Y", 254 0;
v000001ebd3c5f510_0 .var "R_Z", 254 0;
v000001ebd3c600f0_0 .net "add_T", 254 0, v000001ebd3c5cd10_0;  1 drivers
v000001ebd3c60690_0 .net "add_X", 254 0, v000001ebd3c5c4f0_0;  1 drivers
v000001ebd3c5ea70_0 .net "add_Y", 254 0, v000001ebd3c5cf90_0;  1 drivers
v000001ebd3c5f6f0_0 .net "add_Z", 254 0, v000001ebd3c5d030_0;  1 drivers
v000001ebd3c5ecf0_0 .net "add_done", 0 0, v000001ebd3c5bf50_0;  1 drivers
v000001ebd3c5f5b0_0 .var "add_start", 0 0;
v000001ebd3c5f790_0 .var "bit_index", 8 0;
v000001ebd3c5e2f0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c5eb10_0 .var "cycles", 15 0;
v000001ebd3c5ec50_0 .var "done", 0 0;
v000001ebd3c5e610_0 .net "double_T", 254 0, v000001ebd3c5f970_0;  1 drivers
v000001ebd3c5e570_0 .net "double_X", 254 0, v000001ebd3c5e390_0;  1 drivers
v000001ebd3c5f650_0 .net "double_Y", 254 0, v000001ebd3c5ee30_0;  1 drivers
v000001ebd3c5fa10_0 .net "double_Z", 254 0, v000001ebd3c5e6b0_0;  1 drivers
v000001ebd3c5f8d0_0 .net "double_done", 0 0, v000001ebd3c5fbf0_0;  1 drivers
v000001ebd3c5fab0_0 .var "double_start", 0 0;
v000001ebd3c5e750_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c5ff10_0 .net "scalar", 252 0, L_000001ebd3cab980;  1 drivers
v000001ebd3c5ffb0_0 .net "start", 0 0, v000001ebd3c59d90_0;  1 drivers
v000001ebd3c60050_0 .var "state", 2 0;
S_000001ebd3c616b0 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c30b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd37419e0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3741a18 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3741a50 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c5d490_0 .var "A", 254 0;
v000001ebd3c5b9b0_0 .var "B", 254 0;
v000001ebd3c5ca90_0 .var "C", 254 0;
v000001ebd3c5da30_0 .var "D", 254 0;
v000001ebd3c5db70_0 .var "E", 254 0;
v000001ebd3c5cdb0_0 .var "F", 254 0;
v000001ebd3c5ba50_0 .var "G", 254 0;
v000001ebd3c5bb90_0 .var "H", 254 0;
v000001ebd3c5bff0_0 .net "P1_T", 254 0, v000001ebd3c5f3d0_0;  1 drivers
v000001ebd3c5dc10_0 .net "P1_X", 254 0, v000001ebd3c5f010_0;  1 drivers
v000001ebd3c5ddf0_0 .net "P1_Y", 254 0, v000001ebd3c60190_0;  1 drivers
v000001ebd3c5cb30_0 .net "P1_Z", 254 0, v000001ebd3c5e9d0_0;  1 drivers
v000001ebd3c5c130_0 .net "P2_T", 254 0, v000001ebd3c60550_0;  1 drivers
v000001ebd3c5cbd0_0 .net "P2_X", 254 0, v000001ebd3c5f150_0;  1 drivers
v000001ebd3c5d5d0_0 .net "P2_Y", 254 0, v000001ebd3c5fd30_0;  1 drivers
v000001ebd3c5cc70_0 .net "P2_Z", 254 0, v000001ebd3c5ed90_0;  1 drivers
v000001ebd3c5cd10_0 .var "P3_T", 254 0;
v000001ebd3c5c4f0_0 .var "P3_X", 254 0;
v000001ebd3c5cf90_0 .var "P3_Y", 254 0;
v000001ebd3c5d030_0 .var "P3_Z", 254 0;
v000001ebd3c5dcb0_0 .var "T3", 254 0;
v000001ebd3c5dd50_0 .var "X3", 254 0;
v000001ebd3c5b870_0 .var "Y3", 254 0;
v000001ebd3c5d0d0_0 .var "Z3", 254 0;
v000001ebd3c5bc30_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c5baf0_0 .var "compute_step", 3 0;
v000001ebd3c5d170_0 .var "cycles", 15 0;
v000001ebd3c5bf50_0 .var "done", 0 0;
v000001ebd3c5bcd0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c5d210_0 .net "start", 0 0, v000001ebd3c5f5b0_0;  1 drivers
v000001ebd3c5d710_0 .var "state", 1 0;
S_000001ebd3c62650 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c30b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3c63ad0 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3c63b08 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3c63b40 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c5d990_0 .var "A", 254 0;
v000001ebd3c5bd70_0 .var "B", 254 0;
v000001ebd3c5be10_0 .var "C", 254 0;
v000001ebd3c5c1d0_0 .var "D", 254 0;
v000001ebd3c5dad0_0 .var "E", 254 0;
v000001ebd3c5beb0_0 .var "F", 254 0;
v000001ebd3c5c270_0 .var "G", 254 0;
v000001ebd3c5c310_0 .var "H", 254 0;
v000001ebd3c5c3b0_0 .net "P_T", 254 0, v000001ebd3c5f3d0_0;  alias, 1 drivers
v000001ebd3c5c590_0 .net "P_X", 254 0, v000001ebd3c5f010_0;  alias, 1 drivers
v000001ebd3c5e930_0 .net "P_Y", 254 0, v000001ebd3c60190_0;  alias, 1 drivers
v000001ebd3c5e250_0 .net "P_Z", 254 0, v000001ebd3c5e9d0_0;  alias, 1 drivers
v000001ebd3c5f970_0 .var "R_T", 254 0;
v000001ebd3c5e390_0 .var "R_X", 254 0;
v000001ebd3c5ee30_0 .var "R_Y", 254 0;
v000001ebd3c5e6b0_0 .var "R_Z", 254 0;
v000001ebd3c5f0b0_0 .var "T3", 254 0;
v000001ebd3c5f830_0 .var "X3", 254 0;
v000001ebd3c5e4d0_0 .var "Y3", 254 0;
v000001ebd3c5eed0_0 .var "Z3", 254 0;
v000001ebd3c602d0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c5fdd0_0 .var "compute_step", 3 0;
v000001ebd3c5fbf0_0 .var "done", 0 0;
v000001ebd3c5f1f0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c5fe70_0 .net "start", 0 0, v000001ebd3c5fab0_0;  1 drivers
v000001ebd3c5f290_0 .var "state", 1 0;
S_000001ebd3c61520 .scope module, "node2" "frost_node" 5 136, 6 5 0, S_000001ebd3c2d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001ebd3c76010 .param/l "DONE" 1 6 79, C4<1100>;
P_000001ebd3c76048 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001ebd3c76080 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001ebd3c760b8 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000010>;
P_000001ebd3c760f0 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001ebd3c76128 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001ebd3c76160 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001ebd3c76198 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001ebd3c761d0 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001ebd3c76208 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001ebd3c76240 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001ebd3c76278 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001ebd3c762b0 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001ebd3c762e8 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001ebd3c76320 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001ebd3c76358 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001ebd3c76390 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001ebd3c763c8 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001ebd3c76400 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001ebd3b8cec0 .functor XOR 252, v000001ebd3c812a0_0, L_000001ebd3c9edc0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3cb1590 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
L_000001ebd3b8d4e0 .functor XOR 252, L_000001ebd3b8cec0, L_000001ebd3cb1590, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8cf30 .functor AND 1, v000001ebd3c39d80_0, v000001ebd3c5add0_0, C4<1>, C4<1>;
L_000001ebd3b8cfa0 .functor AND 1, L_000001ebd3b8cf30, v000001ebd3c7f540_0, C4<1>, C4<1>;
L_000001ebd3b8d010 .functor AND 1, L_000001ebd3b8cfa0, v000001ebd3c93280_0, C4<1>, C4<1>;
L_000001ebd3b8cc90 .functor AND 1, v000001ebd3c3fb30_0, v000001ebd3c67730_0, C4<1>, C4<1>;
L_000001ebd3b8d390 .functor AND 1, L_000001ebd3b8cc90, v000001ebd3c822e0_0, C4<1>, C4<1>;
L_000001ebd3b8da90 .functor AND 1, L_000001ebd3b8d390, v000001ebd3c95800_0, C4<1>, C4<1>;
v000001ebd3c80260_0 .net *"_ivl_1", 127 0, L_000001ebd3cabfc0;  1 drivers
L_000001ebd3cb1668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7ee60_0 .net/2u *"_ivl_15", 0 0, L_000001ebd3cb1668;  1 drivers
v000001ebd3c7f900_0 .net *"_ivl_3", 123 0, L_000001ebd3c9e140;  1 drivers
v000001ebd3c7dba0_0 .net *"_ivl_35", 0 0, L_000001ebd3b8cf30;  1 drivers
v000001ebd3c7fc20_0 .net *"_ivl_37", 0 0, L_000001ebd3b8cfa0;  1 drivers
v000001ebd3c7fcc0_0 .net *"_ivl_4", 251 0, L_000001ebd3c9edc0;  1 drivers
v000001ebd3c7e8c0_0 .net *"_ivl_41", 0 0, L_000001ebd3b8cc90;  1 drivers
v000001ebd3c7e460_0 .net *"_ivl_43", 0 0, L_000001ebd3b8d390;  1 drivers
v000001ebd3c7fe00_0 .net *"_ivl_6", 251 0, L_000001ebd3b8cec0;  1 drivers
v000001ebd3c7ef00_0 .net/2u *"_ivl_8", 251 0, L_000001ebd3cb1590;  1 drivers
v000001ebd3c80120_0 .net "all_commitments_valid", 0 0, L_000001ebd3b8d010;  1 drivers
v000001ebd3c7f040_0 .net "all_shares_valid", 0 0, L_000001ebd3b8da90;  1 drivers
v000001ebd3c7fea0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c7f860_0 .var "coeff_index", 2 0;
v000001ebd3c7e140_0 .var "commitment_out_X", 254 0;
v000001ebd3c7e1e0_0 .var "commitment_out_Y", 254 0;
v000001ebd3c7f540_0 .var "commitment_ready", 0 0;
v000001ebd3c7dec0_0 .net "commitments_in_X_0", 254 0, v000001ebd3c380c0_0;  alias, 1 drivers
v000001ebd3c7ff40_0 .net "commitments_in_X_1", 254 0, v000001ebd3c5a330_0;  alias, 1 drivers
v000001ebd3c7f0e0_0 .net "commitments_in_X_2", 254 0, v000001ebd3c7e140_0;  alias, 1 drivers
v000001ebd3c7e320_0 .net "commitments_in_X_3", 254 0, v000001ebd3c936e0_0;  alias, 1 drivers
v000001ebd3c7f180_0 .net "commitments_in_Y_0", 254 0, v000001ebd3c38ac0_0;  alias, 1 drivers
v000001ebd3c7f5e0_0 .net "commitments_in_Y_1", 254 0, v000001ebd3c5a8d0_0;  alias, 1 drivers
v000001ebd3c7f9a0_0 .net "commitments_in_Y_2", 254 0, v000001ebd3c7e1e0_0;  alias, 1 drivers
v000001ebd3c7ffe0_0 .net "commitments_in_Y_3", 254 0, v000001ebd3c94220_0;  alias, 1 drivers
v000001ebd3c7e000_0 .net "commitments_valid_0", 0 0, v000001ebd3c39d80_0;  alias, 1 drivers
v000001ebd3c80300_0 .net "commitments_valid_1", 0 0, v000001ebd3c5add0_0;  alias, 1 drivers
v000001ebd3c7dc40_0 .net "commitments_valid_2", 0 0, v000001ebd3c7f540_0;  alias, 1 drivers
v000001ebd3c82240_0 .net "commitments_valid_3", 0 0, v000001ebd3c93280_0;  alias, 1 drivers
v000001ebd3c82100_0 .var "cycles", 15 0;
v000001ebd3c81f20_0 .var "dkg_done", 0 0;
v000001ebd3c81520_0 .var "group_key_X", 254 0;
v000001ebd3c815c0_0 .var "group_key_Y", 254 0;
v000001ebd3c81de0 .array "my_commitments_X", 2 0, 254 0;
v000001ebd3c82060 .array "my_commitments_Y", 2 0, 254 0;
v000001ebd3c81160_0 .var "next_state", 3 0;
v000001ebd3c80760_0 .var "point_add_P_X", 254 0;
v000001ebd3c80620_0 .var "point_add_P_Y", 254 0;
v000001ebd3c80ee0_0 .var "point_add_Q_X", 254 0;
v000001ebd3c81e80_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c81660_0 .net "point_add_X", 254 0, v000001ebd3c6abb0_0;  1 drivers
v000001ebd3c817a0_0 .net "point_add_Y", 254 0, v000001ebd3c6af70_0;  1 drivers
v000001ebd3c829c0_0 .net "point_add_done", 0 0, v000001ebd3c698f0_0;  1 drivers
v000001ebd3c81700_0 .var "point_add_start", 0 0;
v000001ebd3c809e0_0 .net "poly_eval_done", 0 0, v000001ebd3c6acf0_0;  1 drivers
v000001ebd3c81200_0 .net "poly_eval_result", 251 0, v000001ebd3c69990_0;  1 drivers
v000001ebd3c824c0_0 .var "poly_eval_start", 0 0;
v000001ebd3c81fc0_0 .var "poly_eval_x", 251 0;
v000001ebd3c81340 .array "polynomial_coeffs", 2 0, 251 0;
v000001ebd3c80f80_0 .net "prng_output", 251 0, L_000001ebd3b8d4e0;  1 drivers
v000001ebd3c812a0_0 .var "prng_state", 251 0;
v000001ebd3c82b00_0 .var "process_index", 2 0;
v000001ebd3c813e0_0 .var "proof_R_X", 254 0;
v000001ebd3c81480_0 .var "proof_R_Y", 254 0;
v000001ebd3c803a0_0 .var "proof_z", 251 0;
v000001ebd3c81ca0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c82420_0 .net "scalar_mult_X", 254 0, v000001ebd3c65930_0;  1 drivers
v000001ebd3c81020_0 .net "scalar_mult_Y", 254 0, v000001ebd3c656b0_0;  1 drivers
v000001ebd3c82920_0 .net "scalar_mult_done", 0 0, v000001ebd3c64a30_0;  1 drivers
v000001ebd3c810c0_0 .var "scalar_mult_k", 251 0;
v000001ebd3c81840_0 .var "scalar_mult_start", 0 0;
v000001ebd3c818e0_0 .var "secret_share", 251 0;
v000001ebd3c81980_0 .var "share_accumulator", 251 0;
v000001ebd3c821a0_0 .net "shares_in_0", 251 0, v000001ebd3c41bb0_0;  alias, 1 drivers
v000001ebd3c80580_0 .net "shares_in_1", 251 0, v000001ebd3c675f0_0;  alias, 1 drivers
v000001ebd3c80940_0 .net "shares_in_2", 251 0, v000001ebd3c81ac0_0;  alias, 1 drivers
v000001ebd3c80800_0 .net "shares_in_3", 251 0, v000001ebd3c971a0_0;  alias, 1 drivers
v000001ebd3c81a20_0 .var "shares_out_0", 251 0;
v000001ebd3c81d40_0 .var "shares_out_1", 251 0;
v000001ebd3c81ac0_0 .var "shares_out_2", 251 0;
v000001ebd3c81b60_0 .var "shares_out_3", 251 0;
v000001ebd3c80a80_0 .var "shares_ready_0", 0 0;
v000001ebd3c81c00_0 .var "shares_ready_1", 0 0;
v000001ebd3c822e0_0 .var "shares_ready_2", 0 0;
v000001ebd3c82a60_0 .var "shares_ready_3", 0 0;
v000001ebd3c82380_0 .net "shares_valid_0", 0 0, v000001ebd3c3fb30_0;  alias, 1 drivers
v000001ebd3c808a0_0 .net "shares_valid_1", 0 0, v000001ebd3c67730_0;  alias, 1 drivers
v000001ebd3c82560_0 .net "shares_valid_2", 0 0, v000001ebd3c822e0_0;  alias, 1 drivers
v000001ebd3c80440_0 .net "shares_valid_3", 0 0, v000001ebd3c95800_0;  alias, 1 drivers
v000001ebd3c82600_0 .net "start_dkg", 0 0, v000001ebd3c8c8e0_0;  alias, 1 drivers
v000001ebd3c804e0_0 .var "state", 3 0;
v000001ebd3c826a0_0 .var "temp_commit_X", 254 0;
v000001ebd3c806c0_0 .var "temp_commit_Y", 254 0;
v000001ebd3c80b20_0 .var "temp_share_in", 251 0;
v000001ebd3c82740_0 .var "vss_C0_X", 254 0;
v000001ebd3c827e0_0 .var "vss_C0_Y", 254 0;
v000001ebd3c82880_0 .var "vss_C1_X", 254 0;
v000001ebd3c80bc0_0 .var "vss_C1_Y", 254 0;
v000001ebd3c80c60_0 .var "vss_C2_X", 254 0;
v000001ebd3c80d00_0 .var "vss_C2_Y", 254 0;
v000001ebd3c80da0_0 .net "vss_done", 0 0, v000001ebd3c7f4a0_0;  1 drivers
v000001ebd3c80e40_0 .var "vss_index", 251 0;
v000001ebd3c83280_0 .var "vss_share", 251 0;
v000001ebd3c83b40_0 .var "vss_start", 0 0;
v000001ebd3c85120_0 .net "vss_valid", 0 0, v000001ebd3c7f220_0;  1 drivers
E_000001ebd3b28b30/0 .event edge, v000001ebd3c804e0_0, v000001ebd3c403f0_0, v000001ebd3c7f860_0, v000001ebd3c64a30_0;
E_000001ebd3b28b30/1 .event edge, v000001ebd3c80120_0, v000001ebd3c82b00_0, v000001ebd3c6acf0_0, v000001ebd3c7f040_0;
E_000001ebd3b28b30 .event/or E_000001ebd3b28b30/0, E_000001ebd3b28b30/1;
E_000001ebd3b29070/0 .event edge, v000001ebd3c82b00_0, v000001ebd3c41bb0_0, v000001ebd3c675f0_0, v000001ebd3c80940_0;
E_000001ebd3b29070/1 .event edge, v000001ebd3c80800_0;
E_000001ebd3b29070 .event/or E_000001ebd3b29070/0, E_000001ebd3b29070/1;
E_000001ebd3b289b0/0 .event edge, v000001ebd3c82b00_0, v000001ebd3c380c0_0, v000001ebd3c38ac0_0, v000001ebd3c37e40_0;
E_000001ebd3b289b0/1 .event edge, v000001ebd3c38480_0, v000001ebd3c39060_0, v000001ebd3c38f20_0, v000001ebd3c396a0_0;
E_000001ebd3b289b0/2 .event edge, v000001ebd3c38b60_0;
E_000001ebd3b289b0 .event/or E_000001ebd3b289b0/0, E_000001ebd3b289b0/1, E_000001ebd3b289b0/2;
L_000001ebd3cabfc0 .part v000001ebd3c812a0_0, 0, 128;
L_000001ebd3c9e140 .part v000001ebd3c812a0_0, 128, 124;
L_000001ebd3c9edc0 .concat [ 124 128 0 0], L_000001ebd3c9e140, L_000001ebd3cabfc0;
L_000001ebd3c9cc00 .concat [ 252 1 0 0], v000001ebd3c810c0_0, L_000001ebd3cb1668;
S_000001ebd3c621a0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 45 0, S_000001ebd3c61520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63b80 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c63bb8 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63bf0 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c68ef0_0 .var "A", 254 0;
v000001ebd3c66ab0_0 .var "B", 254 0;
v000001ebd3c66b50_0 .var "C", 254 0;
v000001ebd3c67eb0_0 .var "D", 254 0;
v000001ebd3c67f50_0 .var "E", 254 0;
v000001ebd3c68f90_0 .var "F", 254 0;
v000001ebd3c66bf0_0 .var "G", 254 0;
v000001ebd3c67ff0_0 .var "H", 254 0;
L_000001ebd3cb1818 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c68270_0 .net "P1_T", 254 0, L_000001ebd3cb1818;  1 drivers
v000001ebd3c68090_0 .net "P1_X", 254 0, v000001ebd3c80760_0;  1 drivers
v000001ebd3c66dd0_0 .net "P1_Y", 254 0, v000001ebd3c80620_0;  1 drivers
L_000001ebd3cb17d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c69490_0 .net "P1_Z", 254 0, L_000001ebd3cb17d0;  1 drivers
L_000001ebd3cb18a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c6b790_0 .net "P2_T", 254 0, L_000001ebd3cb18a8;  1 drivers
v000001ebd3c69850_0 .net "P2_X", 254 0, v000001ebd3c80ee0_0;  1 drivers
v000001ebd3c69710_0 .net "P2_Y", 254 0, v000001ebd3c81e80_0;  1 drivers
L_000001ebd3cb1860 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c6a4d0_0 .net "P2_Z", 254 0, L_000001ebd3cb1860;  1 drivers
v000001ebd3c6ac50_0 .var "P3_T", 254 0;
v000001ebd3c6abb0_0 .var "P3_X", 254 0;
v000001ebd3c6af70_0 .var "P3_Y", 254 0;
v000001ebd3c6b8d0_0 .var "P3_Z", 254 0;
v000001ebd3c69b70_0 .var "T3", 254 0;
v000001ebd3c6a930_0 .var "X3", 254 0;
v000001ebd3c69f30_0 .var "Y3", 254 0;
v000001ebd3c6a430_0 .var "Z3", 254 0;
v000001ebd3c6b0b0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c69530_0 .var "compute_step", 3 0;
v000001ebd3c6b830_0 .var "cycles", 15 0;
v000001ebd3c698f0_0 .var "done", 0 0;
v000001ebd3c6a890_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c697b0_0 .net "start", 0 0, v000001ebd3c81700_0;  1 drivers
v000001ebd3c69d50_0 .var "state", 1 0;
S_000001ebd3c62010 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001ebd3c61520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001ebd3c61840 .param/l "ADD1" 1 7 28, C4<010>;
P_000001ebd3c61878 .param/l "ADD2" 1 7 30, C4<100>;
P_000001ebd3c618b0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001ebd3c618e8 .param/l "FINISH" 1 7 31, C4<101>;
P_000001ebd3c61920 .param/l "IDLE" 1 7 26, C4<000>;
P_000001ebd3c61958 .param/l "MULT1" 1 7 27, C4<001>;
P_000001ebd3c61990 .param/l "MULT2" 1 7 29, C4<011>;
v000001ebd3c6b470_0 .net *"_ivl_0", 503 0, L_000001ebd3c9ec80;  1 drivers
L_000001ebd3cb15d8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c692b0_0 .net *"_ivl_3", 251 0, L_000001ebd3cb15d8;  1 drivers
v000001ebd3c6ae30_0 .net *"_ivl_4", 503 0, L_000001ebd3c9cfc0;  1 drivers
L_000001ebd3cb1620 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c6ba10_0 .net *"_ivl_7", 251 0, L_000001ebd3cb1620;  1 drivers
v000001ebd3c6ab10_0 .var "accumulator", 251 0;
v000001ebd3c6a390_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c81340_0 .array/port v000001ebd3c81340, 0;
v000001ebd3c6b5b0_0 .net "coeff_0", 251 0, v000001ebd3c81340_0;  1 drivers
v000001ebd3c81340_1 .array/port v000001ebd3c81340, 1;
v000001ebd3c6b970_0 .net "coeff_1", 251 0, v000001ebd3c81340_1;  1 drivers
v000001ebd3c81340_2 .array/port v000001ebd3c81340, 2;
v000001ebd3c6a110_0 .net "coeff_2", 251 0, v000001ebd3c81340_2;  1 drivers
v000001ebd3c6acf0_0 .var "done", 0 0;
v000001ebd3c6a070_0 .var "mult_a", 251 0;
v000001ebd3c6b010_0 .var "mult_b", 251 0;
v000001ebd3c6a1b0_0 .net "mult_result", 251 0, L_000001ebd3c9d100;  1 drivers
v000001ebd3c6a250_0 .net "mult_result_wide", 503 0, L_000001ebd3c9d060;  1 drivers
v000001ebd3c69990_0 .var "result", 251 0;
v000001ebd3c69c10_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c6a610_0 .net "start", 0 0, v000001ebd3c824c0_0;  1 drivers
v000001ebd3c6a2f0_0 .var "state", 2 0;
v000001ebd3c6b6f0_0 .var "temp", 251 0;
v000001ebd3c69350_0 .net "x", 251 0, v000001ebd3c81fc0_0;  1 drivers
L_000001ebd3c9ec80 .concat [ 252 252 0 0], v000001ebd3c6a070_0, L_000001ebd3cb15d8;
L_000001ebd3c9cfc0 .concat [ 252 252 0 0], v000001ebd3c6b010_0, L_000001ebd3cb1620;
L_000001ebd3c9d060 .arith/mult 504, L_000001ebd3c9ec80, L_000001ebd3c9cfc0;
L_000001ebd3c9d100 .part L_000001ebd3c9d060, 0, 252;
S_000001ebd3c61b60 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 313 0, S_000001ebd3c61520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c619d0 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c61a08 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c61a40 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c61a78 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c61ab0 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c61ae8 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c61b20 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb1788 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c65390_0 .net "P_T", 254 0, L_000001ebd3cb1788;  1 drivers
L_000001ebd3cb16b0 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001ebd3c65bb0_0 .net "P_X", 254 0, L_000001ebd3cb16b0;  1 drivers
L_000001ebd3cb16f8 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c65250_0 .net "P_Y", 254 0, L_000001ebd3cb16f8;  1 drivers
L_000001ebd3cb1740 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c66970_0 .net "P_Z", 254 0, L_000001ebd3cb1740;  1 drivers
v000001ebd3c65c50_0 .var "R0_T", 254 0;
v000001ebd3c64f30_0 .var "R0_X", 254 0;
v000001ebd3c65570_0 .var "R0_Y", 254 0;
v000001ebd3c66150_0 .var "R0_Z", 254 0;
v000001ebd3c64490_0 .var "R1_T", 254 0;
v000001ebd3c648f0_0 .var "R1_X", 254 0;
v000001ebd3c64710_0 .var "R1_Y", 254 0;
v000001ebd3c65610_0 .var "R1_Z", 254 0;
v000001ebd3c65ed0_0 .var "R_T", 254 0;
v000001ebd3c65930_0 .var "R_X", 254 0;
v000001ebd3c656b0_0 .var "R_Y", 254 0;
v000001ebd3c64990_0 .var "R_Z", 254 0;
v000001ebd3c643f0_0 .net "add_T", 254 0, v000001ebd3c69df0_0;  1 drivers
v000001ebd3c651b0_0 .net "add_X", 254 0, v000001ebd3c6b510_0;  1 drivers
v000001ebd3c647b0_0 .net "add_Y", 254 0, v000001ebd3c69670_0;  1 drivers
v000001ebd3c645d0_0 .net "add_Z", 254 0, v000001ebd3c69ad0_0;  1 drivers
v000001ebd3c652f0_0 .net "add_done", 0 0, v000001ebd3c6c050_0;  1 drivers
v000001ebd3c66a10_0 .var "add_start", 0 0;
v000001ebd3c64cb0_0 .var "bit_index", 8 0;
v000001ebd3c65f70_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c642b0_0 .var "cycles", 15 0;
v000001ebd3c64a30_0 .var "done", 0 0;
v000001ebd3c666f0_0 .net "double_T", 254 0, v000001ebd3c65890_0;  1 drivers
v000001ebd3c64ad0_0 .net "double_X", 254 0, v000001ebd3c65070_0;  1 drivers
v000001ebd3c66470_0 .net "double_Y", 254 0, v000001ebd3c66330_0;  1 drivers
v000001ebd3c66650_0 .net "double_Z", 254 0, v000001ebd3c65d90_0;  1 drivers
v000001ebd3c64c10_0 .net "double_done", 0 0, v000001ebd3c66830_0;  1 drivers
v000001ebd3c661f0_0 .var "double_start", 0 0;
v000001ebd3c64b70_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c64d50_0 .net "scalar", 252 0, L_000001ebd3c9cc00;  1 drivers
v000001ebd3c65750_0 .net "start", 0 0, v000001ebd3c81840_0;  1 drivers
v000001ebd3c64df0_0 .var "state", 2 0;
S_000001ebd3c61cf0 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c61b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63c30 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c63c68 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63ca0 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c6ad90_0 .var "A", 254 0;
v000001ebd3c6a6b0_0 .var "B", 254 0;
v000001ebd3c6a750_0 .var "C", 254 0;
v000001ebd3c6a7f0_0 .var "D", 254 0;
v000001ebd3c6b330_0 .var "E", 254 0;
v000001ebd3c6a9d0_0 .var "F", 254 0;
v000001ebd3c6aa70_0 .var "G", 254 0;
v000001ebd3c693f0_0 .var "H", 254 0;
v000001ebd3c6aed0_0 .net "P1_T", 254 0, v000001ebd3c65c50_0;  1 drivers
v000001ebd3c6b150_0 .net "P1_X", 254 0, v000001ebd3c64f30_0;  1 drivers
v000001ebd3c6b1f0_0 .net "P1_Y", 254 0, v000001ebd3c65570_0;  1 drivers
v000001ebd3c695d0_0 .net "P1_Z", 254 0, v000001ebd3c66150_0;  1 drivers
v000001ebd3c69a30_0 .net "P2_T", 254 0, v000001ebd3c64490_0;  1 drivers
v000001ebd3c6b290_0 .net "P2_X", 254 0, v000001ebd3c648f0_0;  1 drivers
v000001ebd3c6b3d0_0 .net "P2_Y", 254 0, v000001ebd3c64710_0;  1 drivers
v000001ebd3c69fd0_0 .net "P2_Z", 254 0, v000001ebd3c65610_0;  1 drivers
v000001ebd3c69df0_0 .var "P3_T", 254 0;
v000001ebd3c6b510_0 .var "P3_X", 254 0;
v000001ebd3c69670_0 .var "P3_Y", 254 0;
v000001ebd3c69ad0_0 .var "P3_Z", 254 0;
v000001ebd3c6b650_0 .var "T3", 254 0;
v000001ebd3c69cb0_0 .var "X3", 254 0;
v000001ebd3c69e90_0 .var "Y3", 254 0;
v000001ebd3c6bfb0_0 .var "Z3", 254 0;
v000001ebd3c6bbf0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c6c190_0 .var "compute_step", 3 0;
v000001ebd3c6be70_0 .var "cycles", 15 0;
v000001ebd3c6c050_0 .var "done", 0 0;
v000001ebd3c6c0f0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c6bab0_0 .net "start", 0 0, v000001ebd3c66a10_0;  1 drivers
v000001ebd3c6bd30_0 .var "state", 1 0;
S_000001ebd3c61200 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c61b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3c63290 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3c632c8 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3c63300 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c6bdd0_0 .var "A", 254 0;
v000001ebd3c6bf10_0 .var "B", 254 0;
v000001ebd3c6bb50_0 .var "C", 254 0;
v000001ebd3c6bc90_0 .var "D", 254 0;
v000001ebd3c64670_0 .var "E", 254 0;
v000001ebd3c66510_0 .var "F", 254 0;
v000001ebd3c665b0_0 .var "G", 254 0;
v000001ebd3c65430_0 .var "H", 254 0;
v000001ebd3c654d0_0 .net "P_T", 254 0, v000001ebd3c65c50_0;  alias, 1 drivers
v000001ebd3c65cf0_0 .net "P_X", 254 0, v000001ebd3c64f30_0;  alias, 1 drivers
v000001ebd3c66290_0 .net "P_Y", 254 0, v000001ebd3c65570_0;  alias, 1 drivers
v000001ebd3c64350_0 .net "P_Z", 254 0, v000001ebd3c66150_0;  alias, 1 drivers
v000001ebd3c65890_0 .var "R_T", 254 0;
v000001ebd3c65070_0 .var "R_X", 254 0;
v000001ebd3c66330_0 .var "R_Y", 254 0;
v000001ebd3c65d90_0 .var "R_Z", 254 0;
v000001ebd3c660b0_0 .var "T3", 254 0;
v000001ebd3c668d0_0 .var "X3", 254 0;
v000001ebd3c65e30_0 .var "Y3", 254 0;
v000001ebd3c65110_0 .var "Z3", 254 0;
v000001ebd3c663d0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c66010_0 .var "compute_step", 3 0;
v000001ebd3c66830_0 .var "done", 0 0;
v000001ebd3c66790_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c64850_0 .net "start", 0 0, v000001ebd3c661f0_0;  1 drivers
v000001ebd3c64530_0 .var "state", 1 0;
S_000001ebd3c62970 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001ebd3c61520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001ebd3c787d0 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001ebd3c78808 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001ebd3c78840 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001ebd3c78878 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001ebd3c788b0 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001ebd3c788e8 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001ebd3c78920 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001ebd3c78958 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001ebd3c78990 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001ebd3c789c8 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001ebd3c78a00 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001ebd3c78a38 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001ebd3c78a70 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001ebd3c78aa8 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001ebd3c78ae0 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001ebd3c7c3e0_0 .net "C0_X", 254 0, v000001ebd3c82740_0;  1 drivers
v000001ebd3c7c700_0 .net "C0_Y", 254 0, v000001ebd3c827e0_0;  1 drivers
v000001ebd3c7c480_0 .net "C1_X", 254 0, v000001ebd3c82880_0;  1 drivers
v000001ebd3c7d740_0 .net "C1_Y", 254 0, v000001ebd3c80bc0_0;  1 drivers
v000001ebd3c7b580_0 .net "C2_X", 254 0, v000001ebd3c80c60_0;  1 drivers
v000001ebd3c7c980_0 .net "C2_Y", 254 0, v000001ebd3c80d00_0;  1 drivers
v000001ebd3c7c8e0_0 .var "LHS_X", 254 0;
v000001ebd3c7cd40_0 .var "LHS_Y", 254 0;
v000001ebd3c7b6c0_0 .var "RHS_X", 254 0;
v000001ebd3c7bbc0_0 .var "RHS_Y", 254 0;
L_000001ebd3cb18f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7f680_0 .net/2u *"_ivl_0", 0 0, L_000001ebd3cb18f0;  1 drivers
v000001ebd3c7fae0_0 .net *"_ivl_16", 503 0, L_000001ebd3c9d600;  1 drivers
L_000001ebd3cb1ae8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7e3c0_0 .net *"_ivl_19", 251 0, L_000001ebd3cb1ae8;  1 drivers
v000001ebd3c7eb40_0 .net *"_ivl_20", 503 0, L_000001ebd3c9c8e0;  1 drivers
L_000001ebd3cb1b30 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7e960_0 .net *"_ivl_23", 251 0, L_000001ebd3cb1b30;  1 drivers
v000001ebd3c7e820_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c7f4a0_0 .var "done", 0 0;
v000001ebd3c7ea00_0 .var "i2_C2_X", 254 0;
v000001ebd3c7efa0_0 .var "i2_C2_Y", 254 0;
v000001ebd3c80080_0 .var "i_C1_X", 254 0;
v000001ebd3c7e640_0 .var "i_C1_Y", 254 0;
v000001ebd3c7e5a0_0 .net "index", 251 0, v000001ebd3c80e40_0;  1 drivers
v000001ebd3c7ec80_0 .net "index_squared", 251 0, L_000001ebd3c9de20;  1 drivers
v000001ebd3c7fa40_0 .net "index_squared_wide", 503 0, L_000001ebd3c9dec0;  1 drivers
v000001ebd3c7f2c0_0 .var "point_add_P_X", 254 0;
v000001ebd3c7dce0_0 .var "point_add_P_Y", 254 0;
v000001ebd3c7e0a0_0 .var "point_add_Q_X", 254 0;
v000001ebd3c7e280_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c7e6e0_0 .net "point_add_R_X", 254 0, v000001ebd3c79d20_0;  1 drivers
v000001ebd3c7fb80_0 .net "point_add_R_Y", 254 0, v000001ebd3c7acc0_0;  1 drivers
v000001ebd3c7eaa0_0 .net "point_add_done", 0 0, v000001ebd3c7ae00_0;  1 drivers
v000001ebd3c7e500_0 .var "point_add_start", 0 0;
v000001ebd3c7e780_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c7dd80_0 .var "scalar_mult_P_X", 254 0;
v000001ebd3c7ebe0_0 .var "scalar_mult_P_Y", 254 0;
v000001ebd3c7df60_0 .net "scalar_mult_Q_X", 254 0, v000001ebd3c7bee0_0;  1 drivers
v000001ebd3c7ed20_0 .net "scalar_mult_Q_Y", 254 0, v000001ebd3c7ce80_0;  1 drivers
v000001ebd3c7f400_0 .net "scalar_mult_done", 0 0, v000001ebd3c7d380_0;  1 drivers
v000001ebd3c7de20_0 .var "scalar_mult_k", 251 0;
v000001ebd3c7f360_0 .var "scalar_mult_start", 0 0;
v000001ebd3c801c0_0 .net "share", 251 0, v000001ebd3c83280_0;  1 drivers
v000001ebd3c7fd60_0 .net "start", 0 0, v000001ebd3c83b40_0;  1 drivers
v000001ebd3c7f7c0_0 .var "state", 3 0;
v000001ebd3c7edc0_0 .var "temp_sum_X", 254 0;
v000001ebd3c7f720_0 .var "temp_sum_Y", 254 0;
v000001ebd3c7f220_0 .var "valid", 0 0;
L_000001ebd3c9cca0 .concat [ 252 1 0 0], v000001ebd3c7de20_0, L_000001ebd3cb18f0;
L_000001ebd3c9d600 .concat [ 252 252 0 0], v000001ebd3c80e40_0, L_000001ebd3cb1ae8;
L_000001ebd3c9c8e0 .concat [ 252 252 0 0], v000001ebd3c80e40_0, L_000001ebd3cb1b30;
L_000001ebd3c9dec0 .arith/mult 504, L_000001ebd3c9d600, L_000001ebd3c9c8e0;
L_000001ebd3c9de20 .part L_000001ebd3c9dec0, 0, 252;
S_000001ebd3c627e0 .scope module, "point_add" "ed25519_point_add" 7 423, 2 45 0, S_000001ebd3c62970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63600 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c63638 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63670 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c657f0_0 .var "A", 254 0;
v000001ebd3c64e90_0 .var "B", 254 0;
v000001ebd3c64fd0_0 .var "C", 254 0;
v000001ebd3c659d0_0 .var "D", 254 0;
v000001ebd3c65a70_0 .var "E", 254 0;
v000001ebd3c65b10_0 .var "F", 254 0;
v000001ebd3c7ad60_0 .var "G", 254 0;
v000001ebd3c79960_0 .var "H", 254 0;
L_000001ebd3cb1a10 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7af40_0 .net "P1_T", 254 0, L_000001ebd3cb1a10;  1 drivers
v000001ebd3c791e0_0 .net "P1_X", 254 0, v000001ebd3c7f2c0_0;  1 drivers
v000001ebd3c79be0_0 .net "P1_Y", 254 0, v000001ebd3c7dce0_0;  1 drivers
L_000001ebd3cb19c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7b080_0 .net "P1_Z", 254 0, L_000001ebd3cb19c8;  1 drivers
L_000001ebd3cb1aa0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7aa40_0 .net "P2_T", 254 0, L_000001ebd3cb1aa0;  1 drivers
v000001ebd3c78f60_0 .net "P2_X", 254 0, v000001ebd3c7e0a0_0;  1 drivers
v000001ebd3c7aae0_0 .net "P2_Y", 254 0, v000001ebd3c7e280_0;  1 drivers
L_000001ebd3cb1a58 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7ab80_0 .net "P2_Z", 254 0, L_000001ebd3cb1a58;  1 drivers
v000001ebd3c7a540_0 .var "P3_T", 254 0;
v000001ebd3c79d20_0 .var "P3_X", 254 0;
v000001ebd3c7acc0_0 .var "P3_Y", 254 0;
v000001ebd3c7a860_0 .var "P3_Z", 254 0;
v000001ebd3c7a2c0_0 .var "T3", 254 0;
v000001ebd3c79dc0_0 .var "X3", 254 0;
v000001ebd3c795a0_0 .var "Y3", 254 0;
v000001ebd3c79500_0 .var "Z3", 254 0;
v000001ebd3c7ac20_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c7a5e0_0 .var "compute_step", 3 0;
v000001ebd3c7a9a0_0 .var "cycles", 15 0;
v000001ebd3c7ae00_0 .var "done", 0 0;
v000001ebd3c7a360_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c79f00_0 .net "start", 0 0, v000001ebd3c7e500_0;  1 drivers
v000001ebd3c79280_0 .var "state", 1 0;
S_000001ebd3c61e80 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 313 0, S_000001ebd3c62970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c62330 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c62368 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c623a0 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c623d8 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c62410 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c62448 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c62480 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb1980 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7be40_0 .net "P_T", 254 0, L_000001ebd3cb1980;  1 drivers
v000001ebd3c7b760_0 .net "P_X", 254 0, v000001ebd3c7dd80_0;  1 drivers
v000001ebd3c7db00_0 .net "P_Y", 254 0, v000001ebd3c7ebe0_0;  1 drivers
L_000001ebd3cb1938 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c7b800_0 .net "P_Z", 254 0, L_000001ebd3cb1938;  1 drivers
v000001ebd3c7c160_0 .var "R0_T", 254 0;
v000001ebd3c7d1a0_0 .var "R0_X", 254 0;
v000001ebd3c7cf20_0 .var "R0_Y", 254 0;
v000001ebd3c7d240_0 .var "R0_Z", 254 0;
v000001ebd3c7cac0_0 .var "R1_T", 254 0;
v000001ebd3c7b3a0_0 .var "R1_X", 254 0;
v000001ebd3c7c340_0 .var "R1_Y", 254 0;
v000001ebd3c7b8a0_0 .var "R1_Z", 254 0;
v000001ebd3c7b620_0 .var "R_T", 254 0;
v000001ebd3c7bee0_0 .var "R_X", 254 0;
v000001ebd3c7ce80_0 .var "R_Y", 254 0;
v000001ebd3c7c520_0 .var "R_Z", 254 0;
v000001ebd3c7c840_0 .net "add_T", 254 0, v000001ebd3c79fa0_0;  1 drivers
v000001ebd3c7cb60_0 .net "add_X", 254 0, v000001ebd3c7a900_0;  1 drivers
v000001ebd3c7b940_0 .net "add_Y", 254 0, v000001ebd3c7b1c0_0;  1 drivers
v000001ebd3c7ca20_0 .net "add_Z", 254 0, v000001ebd3c79780_0;  1 drivers
v000001ebd3c7c020_0 .net "add_done", 0 0, v000001ebd3c79000_0;  1 drivers
v000001ebd3c7b9e0_0 .var "add_start", 0 0;
v000001ebd3c7bb20_0 .var "bit_index", 8 0;
v000001ebd3c7cc00_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c7b440_0 .var "cycles", 15 0;
v000001ebd3c7d380_0 .var "done", 0 0;
v000001ebd3c7b4e0_0 .net "double_T", 254 0, v000001ebd3c7c5c0_0;  1 drivers
v000001ebd3c7c0c0_0 .net "double_X", 254 0, v000001ebd3c7d880_0;  1 drivers
v000001ebd3c7d420_0 .net "double_Y", 254 0, v000001ebd3c7c7a0_0;  1 drivers
v000001ebd3c7cfc0_0 .net "double_Z", 254 0, v000001ebd3c7d100_0;  1 drivers
v000001ebd3c7d4c0_0 .net "double_done", 0 0, v000001ebd3c7d560_0;  1 drivers
v000001ebd3c7c660_0 .var "double_start", 0 0;
v000001ebd3c7cde0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c7d600_0 .net "scalar", 252 0, L_000001ebd3c9cca0;  1 drivers
v000001ebd3c7d6a0_0 .net "start", 0 0, v000001ebd3c7f360_0;  1 drivers
v000001ebd3c7cca0_0 .var "state", 2 0;
S_000001ebd3c624c0 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c61e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63810 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c63848 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63880 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c79c80_0 .var "A", 254 0;
v000001ebd3c79640_0 .var "B", 254 0;
v000001ebd3c7a680_0 .var "C", 254 0;
v000001ebd3c790a0_0 .var "D", 254 0;
v000001ebd3c79320_0 .var "E", 254 0;
v000001ebd3c7a720_0 .var "F", 254 0;
v000001ebd3c79a00_0 .var "G", 254 0;
v000001ebd3c7aea0_0 .var "H", 254 0;
v000001ebd3c79460_0 .net "P1_T", 254 0, v000001ebd3c7c160_0;  1 drivers
v000001ebd3c79140_0 .net "P1_X", 254 0, v000001ebd3c7d1a0_0;  1 drivers
v000001ebd3c79aa0_0 .net "P1_Y", 254 0, v000001ebd3c7cf20_0;  1 drivers
v000001ebd3c7a7c0_0 .net "P1_Z", 254 0, v000001ebd3c7d240_0;  1 drivers
v000001ebd3c798c0_0 .net "P2_T", 254 0, v000001ebd3c7cac0_0;  1 drivers
v000001ebd3c796e0_0 .net "P2_X", 254 0, v000001ebd3c7b3a0_0;  1 drivers
v000001ebd3c79b40_0 .net "P2_Y", 254 0, v000001ebd3c7c340_0;  1 drivers
v000001ebd3c79e60_0 .net "P2_Z", 254 0, v000001ebd3c7b8a0_0;  1 drivers
v000001ebd3c79fa0_0 .var "P3_T", 254 0;
v000001ebd3c7a900_0 .var "P3_X", 254 0;
v000001ebd3c7b1c0_0 .var "P3_Y", 254 0;
v000001ebd3c79780_0 .var "P3_Z", 254 0;
v000001ebd3c7a220_0 .var "T3", 254 0;
v000001ebd3c79820_0 .var "X3", 254 0;
v000001ebd3c7a040_0 .var "Y3", 254 0;
v000001ebd3c7afe0_0 .var "Z3", 254 0;
v000001ebd3c78d80_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c7b120_0 .var "compute_step", 3 0;
v000001ebd3c793c0_0 .var "cycles", 15 0;
v000001ebd3c79000_0 .var "done", 0 0;
v000001ebd3c7a0e0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c7a180_0 .net "start", 0 0, v000001ebd3c7b9e0_0;  1 drivers
v000001ebd3c7b260_0 .var "state", 1 0;
S_000001ebd3c62b00 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c61e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3c63ef0 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3c63f28 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3c63f60 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c7a400_0 .var "A", 254 0;
v000001ebd3c7b300_0 .var "B", 254 0;
v000001ebd3c7a4a0_0 .var "C", 254 0;
v000001ebd3c78ba0_0 .var "D", 254 0;
v000001ebd3c78c40_0 .var "E", 254 0;
v000001ebd3c78e20_0 .var "F", 254 0;
v000001ebd3c78ce0_0 .var "G", 254 0;
v000001ebd3c78ec0_0 .var "H", 254 0;
v000001ebd3c7ba80_0 .net "P_T", 254 0, v000001ebd3c7c160_0;  alias, 1 drivers
v000001ebd3c7bd00_0 .net "P_X", 254 0, v000001ebd3c7d1a0_0;  alias, 1 drivers
v000001ebd3c7d920_0 .net "P_Y", 254 0, v000001ebd3c7cf20_0;  alias, 1 drivers
v000001ebd3c7c2a0_0 .net "P_Z", 254 0, v000001ebd3c7d240_0;  alias, 1 drivers
v000001ebd3c7c5c0_0 .var "R_T", 254 0;
v000001ebd3c7d880_0 .var "R_X", 254 0;
v000001ebd3c7c7a0_0 .var "R_Y", 254 0;
v000001ebd3c7d100_0 .var "R_Z", 254 0;
v000001ebd3c7d2e0_0 .var "T3", 254 0;
v000001ebd3c7bda0_0 .var "X3", 254 0;
v000001ebd3c7c200_0 .var "Y3", 254 0;
v000001ebd3c7bf80_0 .var "Z3", 254 0;
v000001ebd3c7d060_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c7d7e0_0 .var "compute_step", 3 0;
v000001ebd3c7d560_0 .var "done", 0 0;
v000001ebd3c7d9c0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c7da60_0 .net "start", 0 0, v000001ebd3c7c660_0;  1 drivers
v000001ebd3c7bc60_0 .var "state", 1 0;
S_000001ebd3c62c90 .scope module, "node3" "frost_node" 5 163, 6 5 0, S_000001ebd3c2d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_000001ebd3c88c00 .param/l "DONE" 1 6 79, C4<1100>;
P_000001ebd3c88c38 .param/l "ERROR" 1 6 80, C4<1101>;
P_000001ebd3c88c70 .param/l "IDLE" 1 6 67, C4<0000>;
P_000001ebd3c88ca8 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000011>;
P_000001ebd3c88ce0 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_000001ebd3c88d18 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_000001ebd3c88d50 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_000001ebd3c88d88 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_000001ebd3c88dc0 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_000001ebd3c88df8 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_000001ebd3c88e30 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_000001ebd3c88e68 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_000001ebd3c88ea0 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_000001ebd3c88ed8 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_000001ebd3c88f10 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_000001ebd3c88f48 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_000001ebd3c88f80 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_000001ebd3c88fb8 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_000001ebd3c88ff0 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_000001ebd3b8d080 .functor XOR 252, v000001ebd3c963e0_0, L_000001ebd3c9ce80, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3cb1b78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
L_000001ebd3b8dda0 .functor XOR 252, L_000001ebd3b8d080, L_000001ebd3cb1b78, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8d1d0 .functor AND 1, v000001ebd3c39d80_0, v000001ebd3c5add0_0, C4<1>, C4<1>;
L_000001ebd3b8c2f0 .functor AND 1, L_000001ebd3b8d1d0, v000001ebd3c7f540_0, C4<1>, C4<1>;
L_000001ebd3b8cde0 .functor AND 1, L_000001ebd3b8c2f0, v000001ebd3c93280_0, C4<1>, C4<1>;
L_000001ebd3b8c360 .functor AND 1, v000001ebd3c41c50_0, v000001ebd3c66d30_0, C4<1>, C4<1>;
L_000001ebd3b8c520 .functor AND 1, L_000001ebd3b8c360, v000001ebd3c82a60_0, C4<1>, C4<1>;
L_000001ebd3b8d9b0 .functor AND 1, L_000001ebd3b8c520, v000001ebd3c95940_0, C4<1>, C4<1>;
v000001ebd3c94ae0_0 .net *"_ivl_1", 127 0, L_000001ebd3c9d560;  1 drivers
L_000001ebd3cb1c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c947c0_0 .net/2u *"_ivl_15", 0 0, L_000001ebd3cb1c50;  1 drivers
v000001ebd3c94a40_0 .net *"_ivl_3", 123 0, L_000001ebd3c9c840;  1 drivers
v000001ebd3c92ec0_0 .net *"_ivl_35", 0 0, L_000001ebd3b8d1d0;  1 drivers
v000001ebd3c94360_0 .net *"_ivl_37", 0 0, L_000001ebd3b8c2f0;  1 drivers
v000001ebd3c93820_0 .net *"_ivl_4", 251 0, L_000001ebd3c9ce80;  1 drivers
v000001ebd3c94860_0 .net *"_ivl_41", 0 0, L_000001ebd3b8c360;  1 drivers
v000001ebd3c94040_0 .net *"_ivl_43", 0 0, L_000001ebd3b8c520;  1 drivers
v000001ebd3c940e0_0 .net *"_ivl_6", 251 0, L_000001ebd3b8d080;  1 drivers
v000001ebd3c94400_0 .net/2u *"_ivl_8", 251 0, L_000001ebd3cb1b78;  1 drivers
v000001ebd3c93500_0 .net "all_commitments_valid", 0 0, L_000001ebd3b8cde0;  1 drivers
v000001ebd3c93b40_0 .net "all_shares_valid", 0 0, L_000001ebd3b8d9b0;  1 drivers
v000001ebd3c935a0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c94f40_0 .var "coeff_index", 2 0;
v000001ebd3c936e0_0 .var "commitment_out_X", 254 0;
v000001ebd3c94220_0 .var "commitment_out_Y", 254 0;
v000001ebd3c93280_0 .var "commitment_ready", 0 0;
v000001ebd3c93000_0 .net "commitments_in_X_0", 254 0, v000001ebd3c380c0_0;  alias, 1 drivers
v000001ebd3c94fe0_0 .net "commitments_in_X_1", 254 0, v000001ebd3c5a330_0;  alias, 1 drivers
v000001ebd3c944a0_0 .net "commitments_in_X_2", 254 0, v000001ebd3c7e140_0;  alias, 1 drivers
v000001ebd3c94540_0 .net "commitments_in_X_3", 254 0, v000001ebd3c936e0_0;  alias, 1 drivers
v000001ebd3c95260_0 .net "commitments_in_Y_0", 254 0, v000001ebd3c38ac0_0;  alias, 1 drivers
v000001ebd3c94c20_0 .net "commitments_in_Y_1", 254 0, v000001ebd3c5a8d0_0;  alias, 1 drivers
v000001ebd3c930a0_0 .net "commitments_in_Y_2", 254 0, v000001ebd3c7e1e0_0;  alias, 1 drivers
v000001ebd3c94680_0 .net "commitments_in_Y_3", 254 0, v000001ebd3c94220_0;  alias, 1 drivers
v000001ebd3c93140_0 .net "commitments_valid_0", 0 0, v000001ebd3c39d80_0;  alias, 1 drivers
v000001ebd3c97b00_0 .net "commitments_valid_1", 0 0, v000001ebd3c5add0_0;  alias, 1 drivers
v000001ebd3c97a60_0 .net "commitments_valid_2", 0 0, v000001ebd3c7f540_0;  alias, 1 drivers
v000001ebd3c96160_0 .net "commitments_valid_3", 0 0, v000001ebd3c93280_0;  alias, 1 drivers
v000001ebd3c96b60_0 .var "cycles", 15 0;
v000001ebd3c96200_0 .var "dkg_done", 0 0;
v000001ebd3c968e0_0 .var "group_key_X", 254 0;
v000001ebd3c979c0_0 .var "group_key_Y", 254 0;
v000001ebd3c956c0 .array "my_commitments_X", 2 0, 254 0;
v000001ebd3c95ee0 .array "my_commitments_Y", 2 0, 254 0;
v000001ebd3c97ba0_0 .var "next_state", 3 0;
v000001ebd3c96f20_0 .var "point_add_P_X", 254 0;
v000001ebd3c97380_0 .var "point_add_P_Y", 254 0;
v000001ebd3c96e80_0 .var "point_add_Q_X", 254 0;
v000001ebd3c96ac0_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c965c0_0 .net "point_add_X", 254 0, v000001ebd3c84860_0;  1 drivers
v000001ebd3c95b20_0 .net "point_add_Y", 254 0, v000001ebd3c851c0_0;  1 drivers
v000001ebd3c95580_0 .net "point_add_done", 0 0, v000001ebd3c83000_0;  1 drivers
v000001ebd3c95760_0 .var "point_add_start", 0 0;
v000001ebd3c96340_0 .net "poly_eval_done", 0 0, v000001ebd3c82e20_0;  1 drivers
v000001ebd3c95e40_0 .net "poly_eval_result", 251 0, v000001ebd3c84040_0;  1 drivers
v000001ebd3c96480_0 .var "poly_eval_start", 0 0;
v000001ebd3c96660_0 .var "poly_eval_x", 251 0;
v000001ebd3c962a0 .array "polynomial_coeffs", 2 0, 251 0;
v000001ebd3c97060_0 .net "prng_output", 251 0, L_000001ebd3b8dda0;  1 drivers
v000001ebd3c963e0_0 .var "prng_state", 251 0;
v000001ebd3c97920_0 .var "process_index", 2 0;
v000001ebd3c97c40_0 .var "proof_R_X", 254 0;
v000001ebd3c976a0_0 .var "proof_R_Y", 254 0;
v000001ebd3c977e0_0 .var "proof_z", 251 0;
v000001ebd3c95f80_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c96a20_0 .net "scalar_mult_X", 254 0, v000001ebd3c856c0_0;  1 drivers
v000001ebd3c95da0_0 .net "scalar_mult_Y", 254 0, v000001ebd3c858a0_0;  1 drivers
v000001ebd3c95d00_0 .net "scalar_mult_done", 0 0, v000001ebd3c880a0_0;  1 drivers
v000001ebd3c95620_0 .var "scalar_mult_k", 251 0;
v000001ebd3c958a0_0 .var "scalar_mult_start", 0 0;
v000001ebd3c96520_0 .var "secret_share", 251 0;
v000001ebd3c96fc0_0 .var "share_accumulator", 251 0;
v000001ebd3c954e0_0 .net "shares_in_0", 251 0, v000001ebd3c41cf0_0;  alias, 1 drivers
v000001ebd3c97560_0 .net "shares_in_1", 251 0, v000001ebd3c68950_0;  alias, 1 drivers
v000001ebd3c96d40_0 .net "shares_in_2", 251 0, v000001ebd3c81b60_0;  alias, 1 drivers
v000001ebd3c97100_0 .net "shares_in_3", 251 0, v000001ebd3c96840_0;  alias, 1 drivers
v000001ebd3c96700_0 .var "shares_out_0", 251 0;
v000001ebd3c967a0_0 .var "shares_out_1", 251 0;
v000001ebd3c971a0_0 .var "shares_out_2", 251 0;
v000001ebd3c96840_0 .var "shares_out_3", 251 0;
v000001ebd3c97240_0 .var "shares_ready_0", 0 0;
v000001ebd3c96020_0 .var "shares_ready_1", 0 0;
v000001ebd3c95800_0 .var "shares_ready_2", 0 0;
v000001ebd3c95940_0 .var "shares_ready_3", 0 0;
v000001ebd3c96980_0 .net "shares_valid_0", 0 0, v000001ebd3c41c50_0;  alias, 1 drivers
v000001ebd3c95bc0_0 .net "shares_valid_1", 0 0, v000001ebd3c66d30_0;  alias, 1 drivers
v000001ebd3c97880_0 .net "shares_valid_2", 0 0, v000001ebd3c82a60_0;  alias, 1 drivers
v000001ebd3c960c0_0 .net "shares_valid_3", 0 0, v000001ebd3c95940_0;  alias, 1 drivers
v000001ebd3c959e0_0 .net "start_dkg", 0 0, v000001ebd3c8c8e0_0;  alias, 1 drivers
v000001ebd3c95a80_0 .var "state", 3 0;
v000001ebd3c96c00_0 .var "temp_commit_X", 254 0;
v000001ebd3c96ca0_0 .var "temp_commit_Y", 254 0;
v000001ebd3c95c60_0 .var "temp_share_in", 251 0;
v000001ebd3c96de0_0 .var "vss_C0_X", 254 0;
v000001ebd3c972e0_0 .var "vss_C0_Y", 254 0;
v000001ebd3c97420_0 .var "vss_C1_X", 254 0;
v000001ebd3c974c0_0 .var "vss_C1_Y", 254 0;
v000001ebd3c97600_0 .var "vss_C2_X", 254 0;
v000001ebd3c97740_0 .var "vss_C2_Y", 254 0;
v000001ebd3c99d60_0 .net "vss_done", 0 0, v000001ebd3c93be0_0;  1 drivers
v000001ebd3c9a120_0 .var "vss_index", 251 0;
v000001ebd3c99ea0_0 .var "vss_share", 251 0;
v000001ebd3c9a3a0_0 .var "vss_start", 0 0;
v000001ebd3c985a0_0 .net "vss_valid", 0 0, v000001ebd3c93a00_0;  1 drivers
E_000001ebd3b28ab0/0 .event edge, v000001ebd3c95a80_0, v000001ebd3c403f0_0, v000001ebd3c94f40_0, v000001ebd3c880a0_0;
E_000001ebd3b28ab0/1 .event edge, v000001ebd3c93500_0, v000001ebd3c97920_0, v000001ebd3c82e20_0, v000001ebd3c93b40_0;
E_000001ebd3b28ab0 .event/or E_000001ebd3b28ab0/0, E_000001ebd3b28ab0/1;
E_000001ebd3b29330/0 .event edge, v000001ebd3c97920_0, v000001ebd3c41cf0_0, v000001ebd3c68950_0, v000001ebd3c81b60_0;
E_000001ebd3b29330/1 .event edge, v000001ebd3c97100_0;
E_000001ebd3b29330 .event/or E_000001ebd3b29330/0, E_000001ebd3b29330/1;
E_000001ebd3b29270/0 .event edge, v000001ebd3c97920_0, v000001ebd3c380c0_0, v000001ebd3c38ac0_0, v000001ebd3c37e40_0;
E_000001ebd3b29270/1 .event edge, v000001ebd3c38480_0, v000001ebd3c39060_0, v000001ebd3c38f20_0, v000001ebd3c396a0_0;
E_000001ebd3b29270/2 .event edge, v000001ebd3c38b60_0;
E_000001ebd3b29270 .event/or E_000001ebd3b29270/0, E_000001ebd3b29270/1, E_000001ebd3b29270/2;
L_000001ebd3c9d560 .part v000001ebd3c963e0_0, 0, 128;
L_000001ebd3c9c840 .part v000001ebd3c963e0_0, 128, 124;
L_000001ebd3c9ce80 .concat [ 124 128 0 0], L_000001ebd3c9c840, L_000001ebd3c9d560;
L_000001ebd3c9e6e0 .concat [ 252 1 0 0], v000001ebd3c95620_0, L_000001ebd3cb1c50;
S_000001ebd3c62e20 .scope module, "point_add" "ed25519_point_add" 6 149, 2 45 0, S_000001ebd3c62c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c638c0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c638f8 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63930 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c84180_0 .var "A", 254 0;
v000001ebd3c836e0_0 .var "B", 254 0;
v000001ebd3c84b80_0 .var "C", 254 0;
v000001ebd3c849a0_0 .var "D", 254 0;
v000001ebd3c84d60_0 .var "E", 254 0;
v000001ebd3c84720_0 .var "F", 254 0;
v000001ebd3c83a00_0 .var "G", 254 0;
v000001ebd3c84cc0_0 .var "H", 254 0;
L_000001ebd3cb1e00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c83460_0 .net "P1_T", 254 0, L_000001ebd3cb1e00;  1 drivers
v000001ebd3c83140_0 .net "P1_X", 254 0, v000001ebd3c96f20_0;  1 drivers
v000001ebd3c83aa0_0 .net "P1_Y", 254 0, v000001ebd3c97380_0;  1 drivers
L_000001ebd3cb1db8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c84680_0 .net "P1_Z", 254 0, L_000001ebd3cb1db8;  1 drivers
L_000001ebd3cb1e90 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c838c0_0 .net "P2_T", 254 0, L_000001ebd3cb1e90;  1 drivers
v000001ebd3c83780_0 .net "P2_X", 254 0, v000001ebd3c96e80_0;  1 drivers
v000001ebd3c83960_0 .net "P2_Y", 254 0, v000001ebd3c96ac0_0;  1 drivers
L_000001ebd3cb1e48 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c83c80_0 .net "P2_Z", 254 0, L_000001ebd3cb1e48;  1 drivers
v000001ebd3c83d20_0 .var "P3_T", 254 0;
v000001ebd3c84860_0 .var "P3_X", 254 0;
v000001ebd3c851c0_0 .var "P3_Y", 254 0;
v000001ebd3c83500_0 .var "P3_Z", 254 0;
v000001ebd3c84220_0 .var "T3", 254 0;
v000001ebd3c83820_0 .var "X3", 254 0;
v000001ebd3c83dc0_0 .var "Y3", 254 0;
v000001ebd3c84a40_0 .var "Z3", 254 0;
v000001ebd3c82d80_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c85080_0 .var "compute_step", 3 0;
v000001ebd3c831e0_0 .var "cycles", 15 0;
v000001ebd3c83000_0 .var "done", 0 0;
v000001ebd3c83640_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c83e60_0 .net "start", 0 0, v000001ebd3c95760_0;  1 drivers
v000001ebd3c84e00_0 .var "state", 1 0;
S_000001ebd3c61070 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_000001ebd3c62c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_000001ebd3c8a4d0 .param/l "ADD1" 1 7 28, C4<010>;
P_000001ebd3c8a508 .param/l "ADD2" 1 7 30, C4<100>;
P_000001ebd3c8a540 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_000001ebd3c8a578 .param/l "FINISH" 1 7 31, C4<101>;
P_000001ebd3c8a5b0 .param/l "IDLE" 1 7 26, C4<000>;
P_000001ebd3c8a5e8 .param/l "MULT1" 1 7 27, C4<001>;
P_000001ebd3c8a620 .param/l "MULT2" 1 7 29, C4<011>;
v000001ebd3c82ba0_0 .net *"_ivl_0", 503 0, L_000001ebd3c9d880;  1 drivers
L_000001ebd3cb1bc0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c847c0_0 .net *"_ivl_3", 251 0, L_000001ebd3cb1bc0;  1 drivers
v000001ebd3c82c40_0 .net *"_ivl_4", 503 0, L_000001ebd3c9d6a0;  1 drivers
L_000001ebd3cb1c08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c83f00_0 .net *"_ivl_7", 251 0, L_000001ebd3cb1c08;  1 drivers
v000001ebd3c83fa0_0 .var "accumulator", 251 0;
v000001ebd3c85260_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c962a0_0 .array/port v000001ebd3c962a0, 0;
v000001ebd3c82ce0_0 .net "coeff_0", 251 0, v000001ebd3c962a0_0;  1 drivers
v000001ebd3c962a0_1 .array/port v000001ebd3c962a0, 1;
v000001ebd3c85300_0 .net "coeff_1", 251 0, v000001ebd3c962a0_1;  1 drivers
v000001ebd3c962a0_2 .array/port v000001ebd3c962a0, 2;
v000001ebd3c845e0_0 .net "coeff_2", 251 0, v000001ebd3c962a0_2;  1 drivers
v000001ebd3c82e20_0 .var "done", 0 0;
v000001ebd3c84fe0_0 .var "mult_a", 251 0;
v000001ebd3c82ec0_0 .var "mult_b", 251 0;
v000001ebd3c84ae0_0 .net "mult_result", 251 0, L_000001ebd3c9d4c0;  1 drivers
v000001ebd3c83be0_0 .net "mult_result_wide", 503 0, L_000001ebd3c9d240;  1 drivers
v000001ebd3c84040_0 .var "result", 251 0;
v000001ebd3c840e0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c835a0_0 .net "start", 0 0, v000001ebd3c96480_0;  1 drivers
v000001ebd3c84c20_0 .var "state", 2 0;
v000001ebd3c84f40_0 .var "temp", 251 0;
v000001ebd3c82f60_0 .net "x", 251 0, v000001ebd3c96660_0;  1 drivers
L_000001ebd3c9d880 .concat [ 252 252 0 0], v000001ebd3c84fe0_0, L_000001ebd3cb1bc0;
L_000001ebd3c9d6a0 .concat [ 252 252 0 0], v000001ebd3c82ec0_0, L_000001ebd3cb1c08;
L_000001ebd3c9d240 .arith/mult 504, L_000001ebd3c9d880, L_000001ebd3c9d6a0;
L_000001ebd3c9d4c0 .part L_000001ebd3c9d240, 0, 252;
S_000001ebd3c8a340 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 313 0, S_000001ebd3c62c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c89210 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c89248 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c89280 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c892b8 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c892f0 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c89328 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c89360 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb1d70 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c859e0_0 .net "P_T", 254 0, L_000001ebd3cb1d70;  1 drivers
L_000001ebd3cb1c98 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v000001ebd3c86ca0_0 .net "P_X", 254 0, L_000001ebd3cb1c98;  1 drivers
L_000001ebd3cb1ce0 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c86d40_0 .net "P_Y", 254 0, L_000001ebd3cb1ce0;  1 drivers
L_000001ebd3cb1d28 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c86de0_0 .net "P_Z", 254 0, L_000001ebd3cb1d28;  1 drivers
v000001ebd3c871a0_0 .var "R0_T", 254 0;
v000001ebd3c854e0_0 .var "R0_X", 254 0;
v000001ebd3c87240_0 .var "R0_Y", 254 0;
v000001ebd3c87420_0 .var "R0_Z", 254 0;
v000001ebd3c85580_0 .var "R1_T", 254 0;
v000001ebd3c874c0_0 .var "R1_X", 254 0;
v000001ebd3c87600_0 .var "R1_Y", 254 0;
v000001ebd3c87740_0 .var "R1_Z", 254 0;
v000001ebd3c877e0_0 .var "R_T", 254 0;
v000001ebd3c856c0_0 .var "R_X", 254 0;
v000001ebd3c858a0_0 .var "R_Y", 254 0;
v000001ebd3c85a80_0 .var "R_Z", 254 0;
v000001ebd3c87ce0_0 .net "add_T", 254 0, v000001ebd3c86480_0;  1 drivers
v000001ebd3c88460_0 .net "add_X", 254 0, v000001ebd3c872e0_0;  1 drivers
v000001ebd3c87c40_0 .net "add_Y", 254 0, v000001ebd3c85bc0_0;  1 drivers
v000001ebd3c87d80_0 .net "add_Z", 254 0, v000001ebd3c863e0_0;  1 drivers
v000001ebd3c87e20_0 .net "add_done", 0 0, v000001ebd3c85da0_0;  1 drivers
v000001ebd3c87ec0_0 .var "add_start", 0 0;
v000001ebd3c88000_0 .var "bit_index", 8 0;
v000001ebd3c87f60_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c88960_0 .var "cycles", 15 0;
v000001ebd3c880a0_0 .var "done", 0 0;
v000001ebd3c88140_0 .net "double_T", 254 0, v000001ebd3c867a0_0;  1 drivers
v000001ebd3c881e0_0 .net "double_X", 254 0, v000001ebd3c85ee0_0;  1 drivers
v000001ebd3c88280_0 .net "double_Y", 254 0, v000001ebd3c86840_0;  1 drivers
v000001ebd3c88320_0 .net "double_Z", 254 0, v000001ebd3c87100_0;  1 drivers
v000001ebd3c885a0_0 .net "double_done", 0 0, v000001ebd3c87060_0;  1 drivers
v000001ebd3c88500_0 .var "double_start", 0 0;
v000001ebd3c87ba0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c883c0_0 .net "scalar", 252 0, L_000001ebd3c9e6e0;  1 drivers
v000001ebd3c88640_0 .net "start", 0 0, v000001ebd3c958a0_0;  1 drivers
v000001ebd3c886e0_0 .var "state", 2 0;
S_000001ebd3c8a980 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c8a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63a20 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c63a58 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63a90 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c842c0_0 .var "A", 254 0;
v000001ebd3c84360_0 .var "B", 254 0;
v000001ebd3c84400_0 .var "C", 254 0;
v000001ebd3c84900_0 .var "D", 254 0;
v000001ebd3c844a0_0 .var "E", 254 0;
v000001ebd3c84540_0 .var "F", 254 0;
v000001ebd3c830a0_0 .var "G", 254 0;
v000001ebd3c83320_0 .var "H", 254 0;
v000001ebd3c833c0_0 .net "P1_T", 254 0, v000001ebd3c871a0_0;  1 drivers
v000001ebd3c86e80_0 .net "P1_X", 254 0, v000001ebd3c854e0_0;  1 drivers
v000001ebd3c86340_0 .net "P1_Y", 254 0, v000001ebd3c87240_0;  1 drivers
v000001ebd3c86980_0 .net "P1_Z", 254 0, v000001ebd3c87420_0;  1 drivers
v000001ebd3c85f80_0 .net "P2_T", 254 0, v000001ebd3c85580_0;  1 drivers
v000001ebd3c862a0_0 .net "P2_X", 254 0, v000001ebd3c874c0_0;  1 drivers
v000001ebd3c87b00_0 .net "P2_Y", 254 0, v000001ebd3c87600_0;  1 drivers
v000001ebd3c86200_0 .net "P2_Z", 254 0, v000001ebd3c87740_0;  1 drivers
v000001ebd3c86480_0 .var "P3_T", 254 0;
v000001ebd3c872e0_0 .var "P3_X", 254 0;
v000001ebd3c85bc0_0 .var "P3_Y", 254 0;
v000001ebd3c863e0_0 .var "P3_Z", 254 0;
v000001ebd3c86160_0 .var "T3", 254 0;
v000001ebd3c86020_0 .var "X3", 254 0;
v000001ebd3c86520_0 .var "Y3", 254 0;
v000001ebd3c85b20_0 .var "Z3", 254 0;
v000001ebd3c86a20_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c87880_0 .var "compute_step", 3 0;
v000001ebd3c85e40_0 .var "cycles", 15 0;
v000001ebd3c85da0_0 .var "done", 0 0;
v000001ebd3c85940_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c865c0_0 .net "start", 0 0, v000001ebd3c87ec0_0;  1 drivers
v000001ebd3c85800_0 .var "state", 1 0;
S_000001ebd3c8ae30 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c8a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3c633f0 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3c63428 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3c63460 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c86660_0 .var "A", 254 0;
v000001ebd3c853a0_0 .var "B", 254 0;
v000001ebd3c86f20_0 .var "C", 254 0;
v000001ebd3c879c0_0 .var "D", 254 0;
v000001ebd3c87560_0 .var "E", 254 0;
v000001ebd3c85440_0 .var "F", 254 0;
v000001ebd3c868e0_0 .var "G", 254 0;
v000001ebd3c85c60_0 .var "H", 254 0;
v000001ebd3c85d00_0 .net "P_T", 254 0, v000001ebd3c871a0_0;  alias, 1 drivers
v000001ebd3c86700_0 .net "P_X", 254 0, v000001ebd3c854e0_0;  alias, 1 drivers
v000001ebd3c876a0_0 .net "P_Y", 254 0, v000001ebd3c87240_0;  alias, 1 drivers
v000001ebd3c87920_0 .net "P_Z", 254 0, v000001ebd3c87420_0;  alias, 1 drivers
v000001ebd3c867a0_0 .var "R_T", 254 0;
v000001ebd3c85ee0_0 .var "R_X", 254 0;
v000001ebd3c86840_0 .var "R_Y", 254 0;
v000001ebd3c87100_0 .var "R_Z", 254 0;
v000001ebd3c86ac0_0 .var "T3", 254 0;
v000001ebd3c85760_0 .var "X3", 254 0;
v000001ebd3c85620_0 .var "Y3", 254 0;
v000001ebd3c860c0_0 .var "Z3", 254 0;
v000001ebd3c86fc0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c87380_0 .var "compute_step", 3 0;
v000001ebd3c87060_0 .var "done", 0 0;
v000001ebd3c86b60_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c86c00_0 .net "start", 0 0, v000001ebd3c88500_0;  1 drivers
v000001ebd3c87a60_0 .var "state", 1 0;
S_000001ebd3c89b70 .scope module, "vss" "vss_verify" 6 168, 7 340 0, S_000001ebd3c62c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_000001ebd3c8b110 .param/l "ADD_C0_IC1" 1 7 380, C4<0111>;
P_000001ebd3c8b148 .param/l "ADD_RESULT_I2C2" 1 7 382, C4<1001>;
P_000001ebd3c8b180 .param/l "COMPARE" 1 7 384, C4<1011>;
P_000001ebd3c8b1b8 .param/l "COMPUTE_I2_C2" 1 7 378, C4<0101>;
P_000001ebd3c8b1f0 .param/l "COMPUTE_I_C1" 1 7 376, C4<0011>;
P_000001ebd3c8b228 .param/l "COMPUTE_LHS" 1 7 374, C4<0001>;
P_000001ebd3c8b260 .param/l "FINISH" 1 7 385, C4<1100>;
P_000001ebd3c8b298 .param/l "IDLE" 1 7 373, C4<0000>;
P_000001ebd3c8b2d0 .param/l "POINT_BITS" 0 7 342, +C4<00000000000000000000000011111111>;
P_000001ebd3c8b308 .param/l "SCALAR_BITS" 0 7 341, +C4<00000000000000000000000011111100>;
P_000001ebd3c8b340 .param/l "WAIT_ADD1" 1 7 381, C4<1000>;
P_000001ebd3c8b378 .param/l "WAIT_ADD2" 1 7 383, C4<1010>;
P_000001ebd3c8b3b0 .param/l "WAIT_I2_C2" 1 7 379, C4<0110>;
P_000001ebd3c8b3e8 .param/l "WAIT_I_C1" 1 7 377, C4<0100>;
P_000001ebd3c8b420 .param/l "WAIT_LHS" 1 7 375, C4<0010>;
v000001ebd3c90760_0 .net "C0_X", 254 0, v000001ebd3c96de0_0;  1 drivers
v000001ebd3c91d40_0 .net "C0_Y", 254 0, v000001ebd3c972e0_0;  1 drivers
v000001ebd3c91de0_0 .net "C1_X", 254 0, v000001ebd3c97420_0;  1 drivers
v000001ebd3c929c0_0 .net "C1_Y", 254 0, v000001ebd3c974c0_0;  1 drivers
v000001ebd3c92100_0 .net "C2_X", 254 0, v000001ebd3c97600_0;  1 drivers
v000001ebd3c921a0_0 .net "C2_Y", 254 0, v000001ebd3c97740_0;  1 drivers
v000001ebd3c90bc0_0 .var "LHS_X", 254 0;
v000001ebd3c90800_0 .var "LHS_Y", 254 0;
v000001ebd3c94e00_0 .var "RHS_X", 254 0;
v000001ebd3c942c0_0 .var "RHS_Y", 254 0;
L_000001ebd3cb1ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3c93dc0_0 .net/2u *"_ivl_0", 0 0, L_000001ebd3cb1ed8;  1 drivers
v000001ebd3c93320_0 .net *"_ivl_16", 503 0, L_000001ebd3c9e460;  1 drivers
L_000001ebd3cb20d0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c92d80_0 .net *"_ivl_19", 251 0, L_000001ebd3cb20d0;  1 drivers
v000001ebd3c95300_0 .net *"_ivl_20", 503 0, L_000001ebd3c9eb40;  1 drivers
L_000001ebd3cb2118 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c93640_0 .net *"_ivl_23", 251 0, L_000001ebd3cb2118;  1 drivers
v000001ebd3c93c80_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c93be0_0 .var "done", 0 0;
v000001ebd3c94900_0 .var "i2_C2_X", 254 0;
v000001ebd3c92f60_0 .var "i2_C2_Y", 254 0;
v000001ebd3c933c0_0 .var "i_C1_X", 254 0;
v000001ebd3c93d20_0 .var "i_C1_Y", 254 0;
v000001ebd3c92e20_0 .net "index", 251 0, v000001ebd3c9a120_0;  1 drivers
v000001ebd3c953a0_0 .net "index_squared", 251 0, L_000001ebd3c9d1a0;  1 drivers
v000001ebd3c94720_0 .net "index_squared_wide", 503 0, L_000001ebd3c9dba0;  1 drivers
v000001ebd3c93460_0 .var "point_add_P_X", 254 0;
v000001ebd3c95120_0 .var "point_add_P_Y", 254 0;
v000001ebd3c92ce0_0 .var "point_add_Q_X", 254 0;
v000001ebd3c94b80_0 .var "point_add_Q_Y", 254 0;
v000001ebd3c938c0_0 .net "point_add_R_X", 254 0, v000001ebd3c8ee60_0;  1 drivers
v000001ebd3c93e60_0 .net "point_add_R_Y", 254 0, v000001ebd3c8f860_0;  1 drivers
v000001ebd3c93f00_0 .net "point_add_done", 0 0, v000001ebd3c8e500_0;  1 drivers
v000001ebd3c93960_0 .var "point_add_start", 0 0;
v000001ebd3c94d60_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c951c0_0 .var "scalar_mult_P_X", 254 0;
v000001ebd3c94ea0_0 .var "scalar_mult_P_Y", 254 0;
v000001ebd3c95440_0 .net "scalar_mult_Q_X", 254 0, v000001ebd3c91200_0;  1 drivers
v000001ebd3c94cc0_0 .net "scalar_mult_Q_Y", 254 0, v000001ebd3c91f20_0;  1 drivers
v000001ebd3c94180_0 .net "scalar_mult_done", 0 0, v000001ebd3c92060_0;  1 drivers
v000001ebd3c931e0_0 .var "scalar_mult_k", 251 0;
v000001ebd3c945e0_0 .var "scalar_mult_start", 0 0;
v000001ebd3c93aa0_0 .net "share", 251 0, v000001ebd3c99ea0_0;  1 drivers
v000001ebd3c95080_0 .net "start", 0 0, v000001ebd3c9a3a0_0;  1 drivers
v000001ebd3c93780_0 .var "state", 3 0;
v000001ebd3c93fa0_0 .var "temp_sum_X", 254 0;
v000001ebd3c949a0_0 .var "temp_sum_Y", 254 0;
v000001ebd3c93a00_0 .var "valid", 0 0;
L_000001ebd3c9df60 .concat [ 252 1 0 0], v000001ebd3c931e0_0, L_000001ebd3cb1ed8;
L_000001ebd3c9e460 .concat [ 252 252 0 0], v000001ebd3c9a120_0, L_000001ebd3cb20d0;
L_000001ebd3c9eb40 .concat [ 252 252 0 0], v000001ebd3c9a120_0, L_000001ebd3cb2118;
L_000001ebd3c9dba0 .arith/mult 504, L_000001ebd3c9e460, L_000001ebd3c9eb40;
L_000001ebd3c9d1a0 .part L_000001ebd3c9dba0, 0, 252;
S_000001ebd3c8ab10 .scope module, "point_add" "ed25519_point_add" 7 423, 2 45 0, S_000001ebd3c89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63970 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c639a8 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c639e0 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c88780_0 .var "A", 254 0;
v000001ebd3c88a00_0 .var "B", 254 0;
v000001ebd3c88820_0 .var "C", 254 0;
v000001ebd3c888c0_0 .var "D", 254 0;
v000001ebd3c8e3c0_0 .var "E", 254 0;
v000001ebd3c8fcc0_0 .var "F", 254 0;
v000001ebd3c8f680_0 .var "G", 254 0;
v000001ebd3c8ea00_0 .var "H", 254 0;
L_000001ebd3cb1ff8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8f720_0 .net "P1_T", 254 0, L_000001ebd3cb1ff8;  1 drivers
v000001ebd3c8f9a0_0 .net "P1_X", 254 0, v000001ebd3c93460_0;  1 drivers
v000001ebd3c8f400_0 .net "P1_Y", 254 0, v000001ebd3c95120_0;  1 drivers
L_000001ebd3cb1fb0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8e780_0 .net "P1_Z", 254 0, L_000001ebd3cb1fb0;  1 drivers
L_000001ebd3cb2088 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8fb80_0 .net "P2_T", 254 0, L_000001ebd3cb2088;  1 drivers
v000001ebd3c8eb40_0 .net "P2_X", 254 0, v000001ebd3c92ce0_0;  1 drivers
v000001ebd3c8e0a0_0 .net "P2_Y", 254 0, v000001ebd3c94b80_0;  1 drivers
L_000001ebd3cb2040 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8ebe0_0 .net "P2_Z", 254 0, L_000001ebd3cb2040;  1 drivers
v000001ebd3c8f900_0 .var "P3_T", 254 0;
v000001ebd3c8ee60_0 .var "P3_X", 254 0;
v000001ebd3c8f860_0 .var "P3_Y", 254 0;
v000001ebd3c8eaa0_0 .var "P3_Z", 254 0;
v000001ebd3c90120_0 .var "T3", 254 0;
v000001ebd3c90300_0 .var "X3", 254 0;
v000001ebd3c8fea0_0 .var "Y3", 254 0;
v000001ebd3c8ffe0_0 .var "Z3", 254 0;
v000001ebd3c8e640_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c8f220_0 .var "compute_step", 3 0;
v000001ebd3c8e5a0_0 .var "cycles", 15 0;
v000001ebd3c8e500_0 .var "done", 0 0;
v000001ebd3c8de20_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c8edc0_0 .net "start", 0 0, v000001ebd3c93960_0;  1 drivers
v000001ebd3c8e460_0 .var "state", 1 0;
S_000001ebd3c89080 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 405, 2 313 0, S_000001ebd3c89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3c8aca0 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3c8acd8 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3c8ad10 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3c8ad48 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3c8ad80 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3c8adb8 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3c8adf0 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
L_000001ebd3cb1f68 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c92ba0_0 .net "P_T", 254 0, L_000001ebd3cb1f68;  1 drivers
v000001ebd3c918e0_0 .net "P_X", 254 0, v000001ebd3c951c0_0;  1 drivers
v000001ebd3c90a80_0 .net "P_Y", 254 0, v000001ebd3c94ea0_0;  1 drivers
L_000001ebd3cb1f20 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3c908a0_0 .net "P_Z", 254 0, L_000001ebd3cb1f20;  1 drivers
v000001ebd3c91b60_0 .var "R0_T", 254 0;
v000001ebd3c922e0_0 .var "R0_X", 254 0;
v000001ebd3c90940_0 .var "R0_Y", 254 0;
v000001ebd3c91c00_0 .var "R0_Z", 254 0;
v000001ebd3c90b20_0 .var "R1_T", 254 0;
v000001ebd3c91ac0_0 .var "R1_X", 254 0;
v000001ebd3c92420_0 .var "R1_Y", 254 0;
v000001ebd3c924c0_0 .var "R1_Z", 254 0;
v000001ebd3c91e80_0 .var "R_T", 254 0;
v000001ebd3c91200_0 .var "R_X", 254 0;
v000001ebd3c91f20_0 .var "R_Y", 254 0;
v000001ebd3c92c40_0 .var "R_Z", 254 0;
v000001ebd3c91340_0 .net "add_T", 254 0, v000001ebd3c8f0e0_0;  1 drivers
v000001ebd3c91700_0 .net "add_X", 254 0, v000001ebd3c8f540_0;  1 drivers
v000001ebd3c90f80_0 .net "add_Y", 254 0, v000001ebd3c8e320_0;  1 drivers
v000001ebd3c91020_0 .net "add_Z", 254 0, v000001ebd3c8f2c0_0;  1 drivers
v000001ebd3c92560_0 .net "add_done", 0 0, v000001ebd3c8f180_0;  1 drivers
v000001ebd3c917a0_0 .var "add_start", 0 0;
v000001ebd3c92600_0 .var "bit_index", 8 0;
v000001ebd3c92740_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c90620_0 .var "cycles", 15 0;
v000001ebd3c92060_0 .var "done", 0 0;
v000001ebd3c927e0_0 .net "double_T", 254 0, v000001ebd3c90d00_0;  1 drivers
v000001ebd3c91160_0 .net "double_X", 254 0, v000001ebd3c915c0_0;  1 drivers
v000001ebd3c91fc0_0 .net "double_Y", 254 0, v000001ebd3c91660_0;  1 drivers
v000001ebd3c91480_0 .net "double_Z", 254 0, v000001ebd3c90e40_0;  1 drivers
v000001ebd3c91ca0_0 .net "double_done", 0 0, v000001ebd3c92380_0;  1 drivers
v000001ebd3c91520_0 .var "double_start", 0 0;
v000001ebd3c92880_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c91840_0 .net "scalar", 252 0, L_000001ebd3c9df60;  1 drivers
v000001ebd3c906c0_0 .net "start", 0 0, v000001ebd3c945e0_0;  1 drivers
v000001ebd3c91980_0 .var "state", 2 0;
S_000001ebd3c893a0 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c89080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c63ce0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c63d18 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63d50 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3c8e820_0 .var "A", 254 0;
v000001ebd3c8e140_0 .var "B", 254 0;
v000001ebd3c901c0_0 .var "C", 254 0;
v000001ebd3c8fa40_0 .var "D", 254 0;
v000001ebd3c8efa0_0 .var "E", 254 0;
v000001ebd3c8fae0_0 .var "F", 254 0;
v000001ebd3c8fc20_0 .var "G", 254 0;
v000001ebd3c8fd60_0 .var "H", 254 0;
v000001ebd3c8f4a0_0 .net "P1_T", 254 0, v000001ebd3c91b60_0;  1 drivers
v000001ebd3c90260_0 .net "P1_X", 254 0, v000001ebd3c922e0_0;  1 drivers
v000001ebd3c8ec80_0 .net "P1_Y", 254 0, v000001ebd3c90940_0;  1 drivers
v000001ebd3c8e1e0_0 .net "P1_Z", 254 0, v000001ebd3c91c00_0;  1 drivers
v000001ebd3c8df60_0 .net "P2_T", 254 0, v000001ebd3c90b20_0;  1 drivers
v000001ebd3c8e8c0_0 .net "P2_X", 254 0, v000001ebd3c91ac0_0;  1 drivers
v000001ebd3c8f7c0_0 .net "P2_Y", 254 0, v000001ebd3c92420_0;  1 drivers
v000001ebd3c8ef00_0 .net "P2_Z", 254 0, v000001ebd3c924c0_0;  1 drivers
v000001ebd3c8f0e0_0 .var "P3_T", 254 0;
v000001ebd3c8f540_0 .var "P3_X", 254 0;
v000001ebd3c8e320_0 .var "P3_Y", 254 0;
v000001ebd3c8f2c0_0 .var "P3_Z", 254 0;
v000001ebd3c8fe00_0 .var "T3", 254 0;
v000001ebd3c903a0_0 .var "X3", 254 0;
v000001ebd3c8e280_0 .var "Y3", 254 0;
v000001ebd3c8ed20_0 .var "Z3", 254 0;
v000001ebd3c8ff40_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c8f040_0 .var "compute_step", 3 0;
v000001ebd3c90440_0 .var "cycles", 15 0;
v000001ebd3c8f180_0 .var "done", 0 0;
v000001ebd3c8f360_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c8f5e0_0 .net "start", 0 0, v000001ebd3c917a0_0;  1 drivers
v000001ebd3c90080_0 .var "state", 1 0;
S_000001ebd3c8a660 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c89080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3c63e40 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3c63e78 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3c63eb0 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3c8dce0_0 .var "A", 254 0;
v000001ebd3c8dd80_0 .var "B", 254 0;
v000001ebd3c8e6e0_0 .var "C", 254 0;
v000001ebd3c8dec0_0 .var "D", 254 0;
v000001ebd3c8e000_0 .var "E", 254 0;
v000001ebd3c8e960_0 .var "F", 254 0;
v000001ebd3c92920_0 .var "G", 254 0;
v000001ebd3c92b00_0 .var "H", 254 0;
v000001ebd3c926a0_0 .net "P_T", 254 0, v000001ebd3c91b60_0;  alias, 1 drivers
v000001ebd3c904e0_0 .net "P_X", 254 0, v000001ebd3c922e0_0;  alias, 1 drivers
v000001ebd3c91a20_0 .net "P_Y", 254 0, v000001ebd3c90940_0;  alias, 1 drivers
v000001ebd3c90da0_0 .net "P_Z", 254 0, v000001ebd3c91c00_0;  alias, 1 drivers
v000001ebd3c90d00_0 .var "R_T", 254 0;
v000001ebd3c915c0_0 .var "R_X", 254 0;
v000001ebd3c91660_0 .var "R_Y", 254 0;
v000001ebd3c90e40_0 .var "R_Z", 254 0;
v000001ebd3c92a60_0 .var "T3", 254 0;
v000001ebd3c90c60_0 .var "X3", 254 0;
v000001ebd3c912a0_0 .var "Y3", 254 0;
v000001ebd3c92240_0 .var "Z3", 254 0;
v000001ebd3c913e0_0 .net "clk", 0 0, v000001ebd3c8b4e0_0;  alias, 1 drivers
v000001ebd3c90580_0 .var "compute_step", 3 0;
v000001ebd3c92380_0 .var "done", 0 0;
v000001ebd3c909e0_0 .net "rst_n", 0 0, v000001ebd3c8bc60_0;  alias, 1 drivers
v000001ebd3c910c0_0 .net "start", 0 0, v000001ebd3c91520_0;  1 drivers
v000001ebd3c90ee0_0 .var "state", 1 0;
S_000001ebd37dad30 .scope module, "zk_schnorr_prove" "zk_schnorr_prove" 7 103;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "secret";
    .port_info 4 /INPUT 255 "commitment_X";
    .port_info 5 /INPUT 255 "commitment_Y";
    .port_info 6 /INPUT 256 "context";
    .port_info 7 /OUTPUT 255 "proof_R_X";
    .port_info 8 /OUTPUT 255 "proof_R_Y";
    .port_info 9 /OUTPUT 252 "proof_z";
    .port_info 10 /OUTPUT 1 "done";
P_000001ebd37daec0 .param/l "COMPUTE_R" 1 7 130, C4<010>;
P_000001ebd37daef8 .param/l "COMPUTE_Z" 1 7 132, C4<100>;
P_000001ebd37daf30 .param/l "FINISH" 1 7 133, C4<101>;
P_000001ebd37daf68 .param/l "GEN_NONCE" 1 7 129, C4<001>;
P_000001ebd37dafa0 .param/l "HASH" 1 7 131, C4<011>;
P_000001ebd37dafd8 .param/l "IDLE" 1 7 128, C4<000>;
P_000001ebd37db010 .param/l "POINT_BITS" 0 7 105, +C4<00000000000000000000000011111111>;
P_000001ebd37db048 .param/l "SCALAR_BITS" 0 7 104, +C4<00000000000000000000000011111100>;
L_000001ebd3b8da20 .functor BUFZ 252, v000001ebd3ca90e0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001ebd3b8d550 .functor BUFZ 1, v000001ebd3ca9400_0, C4<0>, C4<0>, C4<0>;
L_000001ebd3cb2160 .functor BUFT 1, C4<010000101101001001101101101001111001101011011100101001111111110110000001010010011100010001100011111110111010110110111000101110001101001001011001100011101100000100101010010010110100111101100101100100101010110001011010110000010001111001001011101010100011010>, C4<0>, C4<0>, C4<0>;
v000001ebd3ca7f60_0 .net "G_X", 254 0, L_000001ebd3cb2160;  1 drivers
L_000001ebd3cb21a8 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v000001ebd3ca6b60_0 .net "G_Y", 254 0, L_000001ebd3cb21a8;  1 drivers
L_000001ebd3cb21f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ebd3ca7a60_0 .net *"_ivl_11", 0 0, L_000001ebd3cb21f0;  1 drivers
L_000001ebd3cb2238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ebd3ca8780_0 .net/2s *"_ivl_13", 31 0, L_000001ebd3cb2238;  1 drivers
L_000001ebd3cb2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3ca8280_0 .net/2s *"_ivl_18", 31 0, L_000001ebd3cb2280;  1 drivers
v000001ebd3ca71a0_0 .var "challenge", 255 0;
o000001ebd3bf52e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3ca8820_0 .net "clk", 0 0, o000001ebd3bf52e8;  0 drivers
o000001ebd3bf6c38 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3ca7b00_0 .net "commitment_X", 254 0, o000001ebd3bf6c38;  0 drivers
o000001ebd3bf6c68 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3ca8a00_0 .net "commitment_Y", 254 0, o000001ebd3bf6c68;  0 drivers
o000001ebd3bf6c98 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3ca6ac0_0 .net "context", 255 0, o000001ebd3bf6c98;  0 drivers
v000001ebd3ca6d40_0 .var "done", 0 0;
v000001ebd3ca7ba0_0 .net "hash_done", 0 0, v000001ebd3ca4220_0;  1 drivers
v000001ebd3ca7380_0 .var "hash_input", 511 0;
v000001ebd3ca8aa0_0 .net "hash_out", 255 0, v000001ebd3ca6020_0;  1 drivers
v000001ebd3ca8320_0 .var "hash_start", 0 0;
v000001ebd3ca8140_0 .var "k", 251 0;
v000001ebd3ca6de0_0 .var "proof_R_X", 254 0;
v000001ebd3ca6e80_0 .var "proof_R_Y", 254 0;
v000001ebd3ca8b40_0 .var "proof_z", 251 0;
v000001ebd3caa940_0 .net "rng_done", 0 0, L_000001ebd3b8d550;  1 drivers
v000001ebd3cab3e0_0 .net "rng_output", 251 0, L_000001ebd3b8da20;  1 drivers
v000001ebd3ca9400_0 .var "rng_start", 0 0;
v000001ebd3ca90e0_0 .var "rng_state", 251 0;
o000001ebd3bf5528 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3cab0c0_0 .net "rst_n", 0 0, o000001ebd3bf5528;  0 drivers
v000001ebd3ca9d60_0 .net "scalar_mult_R_X", 254 0, v000001ebd3ca76a0_0;  1 drivers
v000001ebd3cab5c0_0 .net "scalar_mult_R_Y", 254 0, v000001ebd3ca7420_0;  1 drivers
v000001ebd3ca9cc0_0 .net "scalar_mult_done", 0 0, v000001ebd3ca67a0_0;  1 drivers
v000001ebd3ca9b80_0 .var "scalar_mult_start", 0 0;
o000001ebd3bf6e78 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3caaee0_0 .net "secret", 251 0, o000001ebd3bf6e78;  0 drivers
o000001ebd3bf6ea8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3caa080_0 .net "start", 0 0, o000001ebd3bf6ea8;  0 drivers
v000001ebd3caa800_0 .var "state", 2 0;
E_000001ebd3b287f0 .event posedge, v000001ebd3c8bb20_0;
L_000001ebd3c9d420 .concat [ 252 1 0 0], v000001ebd3ca8140_0, L_000001ebd3cb21f0;
L_000001ebd3c9e280 .extend/s 255, L_000001ebd3cb2238;
L_000001ebd3c9d2e0 .extend/s 255, L_000001ebd3cb2280;
S_000001ebd3c89530 .scope module, "hash_inst" "sha256_core" 7 178, 3 8 0, S_000001ebd37dad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_000001ebd3c337c0 .param/l "COMPRESS" 1 3 44, C4<10>;
P_000001ebd3c337f8 .param/l "EXPAND" 1 3 43, C4<01>;
P_000001ebd3c33830 .param/l "FINALIZE" 1 3 45, C4<11>;
P_000001ebd3c33868 .param/l "IDLE" 1 3 42, C4<00>;
v000001ebd3c8bee0 .array "H", 7 0, 31 0;
v000001ebd3c8c700 .array "K", 63 0, 31 0;
v000001ebd3c8c7a0_0 .net "T1", 31 0, L_000001ebd3c9cac0;  1 drivers
v000001ebd3c8db00_0 .net "T2", 31 0, L_000001ebd3c9e500;  1 drivers
v000001ebd3c8c520 .array "W", 63 0, 31 0;
v000001ebd3c8bf80_0 .net *"_ivl_1", 31 0, L_000001ebd3c9cd40;  1 drivers
v000001ebd3c8c840_0 .net *"_ivl_10", 7 0, L_000001ebd3c9ed20;  1 drivers
L_000001ebd3cb22c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8d240_0 .net *"_ivl_13", 1 0, L_000001ebd3cb22c8;  1 drivers
v000001ebd3c8c980_0 .net *"_ivl_14", 31 0, L_000001ebd3c9d740;  1 drivers
v000001ebd3c8d380_0 .net *"_ivl_16", 31 0, L_000001ebd3c9d7e0;  1 drivers
v000001ebd3c8ca20_0 .net *"_ivl_18", 7 0, L_000001ebd3c9cf20;  1 drivers
v000001ebd3c8cb60_0 .net *"_ivl_2", 31 0, L_000001ebd3c9cde0;  1 drivers
L_000001ebd3cb2310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8cc00_0 .net *"_ivl_21", 1 0, L_000001ebd3cb2310;  1 drivers
v000001ebd3c8d9c0_0 .net *"_ivl_25", 31 0, L_000001ebd3c9d920;  1 drivers
v000001ebd3c8dba0_0 .net *"_ivl_27", 31 0, L_000001ebd3c9d9c0;  1 drivers
v000001ebd3c8d6a0_0 .net *"_ivl_30", 31 0, L_000001ebd3c9dc40;  1 drivers
v000001ebd3c8dc40_0 .net *"_ivl_32", 31 0, L_000001ebd3c9da60;  1 drivers
L_000001ebd3cb2358 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8cca0_0 .net *"_ivl_35", 25 0, L_000001ebd3cb2358;  1 drivers
L_000001ebd3cb23a0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8ce80_0 .net/2u *"_ivl_36", 31 0, L_000001ebd3cb23a0;  1 drivers
v000001ebd3c8d740_0 .net *"_ivl_38", 31 0, L_000001ebd3c9c660;  1 drivers
v000001ebd3c8d100_0 .net *"_ivl_42", 31 0, L_000001ebd3c9dce0;  1 drivers
v000001ebd3c8d880_0 .net *"_ivl_44", 31 0, L_000001ebd3c9e780;  1 drivers
L_000001ebd3cb23e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8d2e0_0 .net *"_ivl_47", 25 0, L_000001ebd3cb23e8;  1 drivers
L_000001ebd3cb2430 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ebd3c8b8a0_0 .net/2u *"_ivl_48", 31 0, L_000001ebd3cb2430;  1 drivers
v000001ebd3c8d4c0_0 .net *"_ivl_5", 31 0, L_000001ebd3c9dd80;  1 drivers
v000001ebd3c8b9e0_0 .net *"_ivl_50", 31 0, L_000001ebd3c9eaa0;  1 drivers
v000001ebd3c8d600_0 .net *"_ivl_6", 31 0, L_000001ebd3c9e000;  1 drivers
v000001ebd3c8d7e0_0 .net *"_ivl_8", 31 0, L_000001ebd3c9d380;  1 drivers
v000001ebd3c8b800_0 .var "a", 31 0;
v000001ebd3c8b940_0 .var "b", 31 0;
v000001ebd3c8ba80_0 .var "c", 31 0;
v000001ebd3c8bb20_0 .net "clk", 0 0, o000001ebd3bf52e8;  alias, 0 drivers
v000001ebd3ca4f40_0 .var "cycles", 7 0;
v000001ebd3ca4c20_0 .var "d", 31 0;
v000001ebd3ca4220_0 .var "done", 0 0;
v000001ebd3ca5440_0 .var "e", 31 0;
v000001ebd3ca4cc0_0 .var "f", 31 0;
v000001ebd3ca5ee0_0 .var "g", 31 0;
v000001ebd3ca58a0_0 .var "h", 31 0;
L_000001ebd3cb2478 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v000001ebd3ca5c60_0 .net "hash_in", 255 0, L_000001ebd3cb2478;  1 drivers
v000001ebd3ca6020_0 .var "hash_out", 255 0;
v000001ebd3ca51c0_0 .net "message_block", 511 0, v000001ebd3ca7380_0;  1 drivers
v000001ebd3ca5d00_0 .var "round", 5 0;
v000001ebd3ca45e0_0 .net "rst_n", 0 0, o000001ebd3bf5528;  alias, 0 drivers
v000001ebd3ca5bc0_0 .net "s0", 31 0, L_000001ebd3c9db00;  1 drivers
v000001ebd3ca63e0_0 .net "s1", 31 0, L_000001ebd3c9e820;  1 drivers
v000001ebd3ca4400_0 .net "start", 0 0, v000001ebd3ca8320_0;  1 drivers
v000001ebd3ca40e0_0 .var "state", 1 0;
E_000001ebd3b28eb0/0 .event negedge, v000001ebd3ca45e0_0;
E_000001ebd3b28eb0/1 .event posedge, v000001ebd3c8bb20_0;
E_000001ebd3b28eb0 .event/or E_000001ebd3b28eb0/0, E_000001ebd3b28eb0/1;
L_000001ebd3c9cd40 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma1, 32, v000001ebd3ca5440_0 (v000001ebd3c8bbc0_0) S_000001ebd3c899e0;
L_000001ebd3c9cde0 .arith/sum 32, v000001ebd3ca58a0_0, L_000001ebd3c9cd40;
L_000001ebd3c9dd80 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Ch, 32, v000001ebd3ca5440_0, v000001ebd3ca4cc0_0, v000001ebd3ca5ee0_0 (v000001ebd3c8c480_0, v000001ebd3c8be40_0, v000001ebd3c8cf20_0) S_000001ebd3c89d00;
L_000001ebd3c9e000 .arith/sum 32, L_000001ebd3c9cde0, L_000001ebd3c9dd80;
L_000001ebd3c9d380 .array/port v000001ebd3c8c700, L_000001ebd3c9ed20;
L_000001ebd3c9ed20 .concat [ 6 2 0 0], v000001ebd3ca5d00_0, L_000001ebd3cb22c8;
L_000001ebd3c9d740 .arith/sum 32, L_000001ebd3c9e000, L_000001ebd3c9d380;
L_000001ebd3c9d7e0 .array/port v000001ebd3c8c520, L_000001ebd3c9cf20;
L_000001ebd3c9cf20 .concat [ 6 2 0 0], v000001ebd3ca5d00_0, L_000001ebd3cb2310;
L_000001ebd3c9cac0 .arith/sum 32, L_000001ebd3c9d740, L_000001ebd3c9d7e0;
L_000001ebd3c9d920 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma0, 32, v000001ebd3c8b800_0 (v000001ebd3c8d060_0) S_000001ebd3c89850;
L_000001ebd3c9d9c0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Maj, 32, v000001ebd3c8b800_0, v000001ebd3c8b940_0, v000001ebd3c8ba80_0 (v000001ebd3c8cd40_0, v000001ebd3c8d920_0, v000001ebd3c8cde0_0) S_000001ebd3c896c0;
L_000001ebd3c9e500 .arith/sum 32, L_000001ebd3c9d920, L_000001ebd3c9d9c0;
L_000001ebd3c9dc40 .array/port v000001ebd3c8c520, L_000001ebd3c9c660;
L_000001ebd3c9da60 .concat [ 6 26 0 0], v000001ebd3ca5d00_0, L_000001ebd3cb2358;
L_000001ebd3c9c660 .arith/sub 32, L_000001ebd3c9da60, L_000001ebd3cb23a0;
L_000001ebd3c9db00 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma0, 32, L_000001ebd3c9dc40 (v000001ebd3c8d420_0) S_000001ebd3c89e90;
L_000001ebd3c9dce0 .array/port v000001ebd3c8c520, L_000001ebd3c9eaa0;
L_000001ebd3c9e780 .concat [ 6 26 0 0], v000001ebd3ca5d00_0, L_000001ebd3cb23e8;
L_000001ebd3c9eaa0 .arith/sub 32, L_000001ebd3c9e780, L_000001ebd3cb2430;
L_000001ebd3c9e820 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma1, 32, L_000001ebd3c9dce0 (v000001ebd3c8c200_0) S_000001ebd3c8a020;
S_000001ebd3c89d00 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_000001ebd3c89530;
 .timescale 0 0;
; Variable Ch is vec4 return value of scope S_000001ebd3c89d00
v000001ebd3c8c480_0 .var "x", 31 0;
v000001ebd3c8be40_0 .var "y", 31 0;
v000001ebd3c8cf20_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Ch ;
    %load/vec4 v000001ebd3c8c480_0;
    %load/vec4 v000001ebd3c8be40_0;
    %and;
    %load/vec4 v000001ebd3c8c480_0;
    %inv;
    %load/vec4 v000001ebd3c8cf20_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_000001ebd3c896c0 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_000001ebd3c89530;
 .timescale 0 0;
; Variable Maj is vec4 return value of scope S_000001ebd3c896c0
v000001ebd3c8cd40_0 .var "x", 31 0;
v000001ebd3c8d920_0 .var "y", 31 0;
v000001ebd3c8cde0_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Maj ;
    %load/vec4 v000001ebd3c8cd40_0;
    %load/vec4 v000001ebd3c8d920_0;
    %and;
    %load/vec4 v000001ebd3c8cd40_0;
    %load/vec4 v000001ebd3c8cde0_0;
    %and;
    %xor;
    %load/vec4 v000001ebd3c8d920_0;
    %load/vec4 v000001ebd3c8cde0_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_000001ebd3c89850 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_000001ebd3c89530;
 .timescale 0 0;
; Variable Sigma0 is vec4 return value of scope S_000001ebd3c89850
v000001ebd3c8d060_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma0 ;
    %load/vec4 v000001ebd3c8d060_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %load/vec4 v000001ebd3c8d060_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %xor;
    %load/vec4 v000001ebd3c8d060_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_000001ebd3c899e0 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_000001ebd3c89530;
 .timescale 0 0;
; Variable Sigma1 is vec4 return value of scope S_000001ebd3c899e0
v000001ebd3c8bbc0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma1 ;
    %load/vec4 v000001ebd3c8bbc0_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %load/vec4 v000001ebd3c8bbc0_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %xor;
    %load/vec4 v000001ebd3c8bbc0_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_000001ebd3c8a7f0 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_000001ebd3c89530;
 .timescale 0 0;
v000001ebd3c8da60_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_000001ebd3c8a7f0
v000001ebd3c8bda0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.rotr ;
    %load/vec4 v000001ebd3c8bda0_0;
    %ix/getv 4, v000001ebd3c8da60_0;
    %shiftr 4;
    %load/vec4 v000001ebd3c8bda0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ebd3c8da60_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_000001ebd3c89e90 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_000001ebd3c89530;
 .timescale 0 0;
; Variable sigma0 is vec4 return value of scope S_000001ebd3c89e90
v000001ebd3c8d420_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma0 ;
    %load/vec4 v000001ebd3c8d420_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %load/vec4 v000001ebd3c8d420_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %xor;
    %load/vec4 v000001ebd3c8d420_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_000001ebd3c8a020 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_000001ebd3c89530;
 .timescale 0 0;
; Variable sigma1 is vec4 return value of scope S_000001ebd3c8a020
v000001ebd3c8c200_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma1 ;
    %load/vec4 v000001ebd3c8c200_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %load/vec4 v000001ebd3c8c200_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001ebd3c8da60_0, 0, 5;
    %store/vec4 v000001ebd3c8bda0_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_000001ebd3c8a7f0;
    %xor;
    %load/vec4 v000001ebd3c8c200_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_000001ebd3c8a1b0 .scope module, "scalar_mult_inst" "ed25519_scalar_mult" 7 163, 2 313 0, S_000001ebd37dad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_000001ebd3cad5e0 .param/l "ADD" 1 2 335, C4<100>;
P_000001ebd3cad618 .param/l "DOUBLE" 1 2 333, C4<010>;
P_000001ebd3cad650 .param/l "FINISH" 1 2 337, C4<110>;
P_000001ebd3cad688 .param/l "IDLE" 1 2 331, C4<000>;
P_000001ebd3cad6c0 .param/l "INIT" 1 2 332, C4<001>;
P_000001ebd3cad6f8 .param/l "WAIT_ADD" 1 2 336, C4<101>;
P_000001ebd3cad730 .param/l "WAIT_DOUBLE" 1 2 334, C4<011>;
v000001ebd3ca7060_0 .net "P_T", 254 0, L_000001ebd3c9d2e0;  1 drivers
v000001ebd3ca79c0_0 .net "P_X", 254 0, L_000001ebd3cb2160;  alias, 1 drivers
v000001ebd3ca74c0_0 .net "P_Y", 254 0, L_000001ebd3cb21a8;  alias, 1 drivers
v000001ebd3ca8460_0 .net "P_Z", 254 0, L_000001ebd3c9e280;  1 drivers
v000001ebd3ca8be0_0 .var "R0_T", 254 0;
v000001ebd3ca7c40_0 .var "R0_X", 254 0;
v000001ebd3ca7240_0 .var "R0_Y", 254 0;
v000001ebd3ca7560_0 .var "R0_Z", 254 0;
v000001ebd3ca8dc0_0 .var "R1_T", 254 0;
v000001ebd3ca8c80_0 .var "R1_X", 254 0;
v000001ebd3ca86e0_0 .var "R1_Y", 254 0;
v000001ebd3ca7880_0 .var "R1_Z", 254 0;
v000001ebd3ca8000_0 .var "R_T", 254 0;
v000001ebd3ca76a0_0 .var "R_X", 254 0;
v000001ebd3ca7420_0 .var "R_Y", 254 0;
v000001ebd3ca72e0_0 .var "R_Z", 254 0;
v000001ebd3ca7740_0 .net "add_T", 254 0, v000001ebd3ca53a0_0;  1 drivers
v000001ebd3ca6980_0 .net "add_X", 254 0, v000001ebd3ca6480_0;  1 drivers
v000001ebd3ca8500_0 .net "add_Y", 254 0, v000001ebd3ca4860_0;  1 drivers
v000001ebd3ca6840_0 .net "add_Z", 254 0, v000001ebd3ca4e00_0;  1 drivers
v000001ebd3ca6f20_0 .net "add_done", 0 0, v000001ebd3ca6160_0;  1 drivers
v000001ebd3ca6c00_0 .var "add_start", 0 0;
v000001ebd3ca80a0_0 .var "bit_index", 8 0;
v000001ebd3ca85a0_0 .net "clk", 0 0, o000001ebd3bf52e8;  alias, 0 drivers
v000001ebd3ca7e20_0 .var "cycles", 15 0;
v000001ebd3ca67a0_0 .var "done", 0 0;
v000001ebd3ca7ce0_0 .net "double_T", 254 0, v000001ebd3ca4680_0;  1 drivers
v000001ebd3ca7920_0 .net "double_X", 254 0, v000001ebd3ca5120_0;  1 drivers
v000001ebd3ca6ca0_0 .net "double_Y", 254 0, v000001ebd3ca4720_0;  1 drivers
v000001ebd3ca6700_0 .net "double_Z", 254 0, v000001ebd3ca54e0_0;  1 drivers
v000001ebd3ca7100_0 .net "double_done", 0 0, v000001ebd3ca7600_0;  1 drivers
v000001ebd3ca68e0_0 .var "double_start", 0 0;
v000001ebd3ca8d20_0 .net "rst_n", 0 0, o000001ebd3bf5528;  alias, 0 drivers
v000001ebd3ca6fc0_0 .net "scalar", 252 0, L_000001ebd3c9d420;  1 drivers
v000001ebd3ca81e0_0 .net "start", 0 0, v000001ebd3ca9b80_0;  1 drivers
v000001ebd3ca7ec0_0 .var "state", 2 0;
S_000001ebd3cae260 .scope module, "add_inst" "ed25519_point_add" 2 359, 2 45 0, S_000001ebd3c8a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_000001ebd3c634a0 .param/l "COMPUTE" 1 2 70, C4<01>;
P_000001ebd3c634d8 .param/l "FINISH" 1 2 71, C4<10>;
P_000001ebd3c63510 .param/l "IDLE" 1 2 69, C4<00>;
v000001ebd3ca5580_0 .var "A", 254 0;
v000001ebd3ca4900_0 .var "B", 254 0;
v000001ebd3ca4fe0_0 .var "C", 254 0;
v000001ebd3ca49a0_0 .var "D", 254 0;
v000001ebd3ca5da0_0 .var "E", 254 0;
v000001ebd3ca5300_0 .var "F", 254 0;
v000001ebd3ca47c0_0 .var "G", 254 0;
v000001ebd3ca5080_0 .var "H", 254 0;
v000001ebd3ca4b80_0 .net "P1_T", 254 0, v000001ebd3ca8be0_0;  1 drivers
v000001ebd3ca5f80_0 .net "P1_X", 254 0, v000001ebd3ca7c40_0;  1 drivers
v000001ebd3ca3e60_0 .net "P1_Y", 254 0, v000001ebd3ca7240_0;  1 drivers
v000001ebd3ca3fa0_0 .net "P1_Z", 254 0, v000001ebd3ca7560_0;  1 drivers
v000001ebd3ca5620_0 .net "P2_T", 254 0, v000001ebd3ca8dc0_0;  1 drivers
v000001ebd3ca56c0_0 .net "P2_X", 254 0, v000001ebd3ca8c80_0;  1 drivers
v000001ebd3ca5940_0 .net "P2_Y", 254 0, v000001ebd3ca86e0_0;  1 drivers
v000001ebd3ca3f00_0 .net "P2_Z", 254 0, v000001ebd3ca7880_0;  1 drivers
v000001ebd3ca53a0_0 .var "P3_T", 254 0;
v000001ebd3ca6480_0 .var "P3_X", 254 0;
v000001ebd3ca4860_0 .var "P3_Y", 254 0;
v000001ebd3ca4e00_0 .var "P3_Z", 254 0;
v000001ebd3ca59e0_0 .var "T3", 254 0;
v000001ebd3ca6340_0 .var "X3", 254 0;
v000001ebd3ca60c0_0 .var "Y3", 254 0;
v000001ebd3ca4040_0 .var "Z3", 254 0;
v000001ebd3ca4180_0 .net "clk", 0 0, o000001ebd3bf52e8;  alias, 0 drivers
v000001ebd3ca62a0_0 .var "compute_step", 3 0;
v000001ebd3ca6520_0 .var "cycles", 15 0;
v000001ebd3ca6160_0 .var "done", 0 0;
v000001ebd3ca5a80_0 .net "rst_n", 0 0, o000001ebd3bf5528;  alias, 0 drivers
v000001ebd3ca42c0_0 .net "start", 0 0, v000001ebd3ca6c00_0;  1 drivers
v000001ebd3ca4a40_0 .var "state", 1 0;
S_000001ebd3cae3f0 .scope module, "double_inst" "ed25519_point_double" 2 352, 2 183 0, S_000001ebd3c8a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_000001ebd3c63d90 .param/l "COMPUTE" 1 2 203, C4<01>;
P_000001ebd3c63dc8 .param/l "FINISH" 1 2 204, C4<10>;
P_000001ebd3c63e00 .param/l "IDLE" 1 2 202, C4<00>;
v000001ebd3ca5e40_0 .var "A", 254 0;
v000001ebd3ca6200_0 .var "B", 254 0;
v000001ebd3ca4d60_0 .var "C", 254 0;
v000001ebd3ca65c0_0 .var "D", 254 0;
v000001ebd3ca4360_0 .var "E", 254 0;
v000001ebd3ca44a0_0 .var "F", 254 0;
v000001ebd3ca4ae0_0 .var "G", 254 0;
v000001ebd3ca5260_0 .var "H", 254 0;
v000001ebd3ca5760_0 .net "P_T", 254 0, v000001ebd3ca8be0_0;  alias, 1 drivers
v000001ebd3ca5800_0 .net "P_X", 254 0, v000001ebd3ca7c40_0;  alias, 1 drivers
v000001ebd3ca4540_0 .net "P_Y", 254 0, v000001ebd3ca7240_0;  alias, 1 drivers
v000001ebd3ca4ea0_0 .net "P_Z", 254 0, v000001ebd3ca7560_0;  alias, 1 drivers
v000001ebd3ca4680_0 .var "R_T", 254 0;
v000001ebd3ca5120_0 .var "R_X", 254 0;
v000001ebd3ca4720_0 .var "R_Y", 254 0;
v000001ebd3ca54e0_0 .var "R_Z", 254 0;
v000001ebd3ca5b20_0 .var "T3", 254 0;
v000001ebd3ca88c0_0 .var "X3", 254 0;
v000001ebd3ca8960_0 .var "Y3", 254 0;
v000001ebd3ca77e0_0 .var "Z3", 254 0;
v000001ebd3ca6660_0 .net "clk", 0 0, o000001ebd3bf52e8;  alias, 0 drivers
v000001ebd3ca83c0_0 .var "compute_step", 3 0;
v000001ebd3ca7600_0 .var "done", 0 0;
v000001ebd3ca8640_0 .net "rst_n", 0 0, o000001ebd3bf5528;  alias, 0 drivers
v000001ebd3ca7d80_0 .net "start", 0 0, v000001ebd3ca68e0_0;  1 drivers
v000001ebd3ca6a20_0 .var "state", 1 0;
S_000001ebd37f5280 .scope module, "zk_schnorr_verify" "zk_schnorr_verify" 7 250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "commitment_X";
    .port_info 4 /INPUT 255 "commitment_Y";
    .port_info 5 /INPUT 255 "proof_R_X";
    .port_info 6 /INPUT 255 "proof_R_Y";
    .port_info 7 /INPUT 252 "proof_z";
    .port_info 8 /INPUT 256 "context";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "done";
P_000001ebd37f5410 .param/l "COMPARE" 1 7 279, C4<100>;
P_000001ebd37f5448 .param/l "COMPUTE_LHS" 1 7 277, C4<010>;
P_000001ebd37f5480 .param/l "COMPUTE_RHS" 1 7 278, C4<011>;
P_000001ebd37f54b8 .param/l "FINISH" 1 7 280, C4<101>;
P_000001ebd37f54f0 .param/l "HASH" 1 7 276, C4<001>;
P_000001ebd37f5528 .param/l "IDLE" 1 7 275, C4<000>;
P_000001ebd37f5560 .param/l "POINT_BITS" 0 7 252, +C4<00000000000000000000000011111111>;
P_000001ebd37f5598 .param/l "SCALAR_BITS" 0 7 251, +C4<00000000000000000000000011111100>;
v000001ebd3ca9180_0 .var "LHS_X", 254 0;
v000001ebd3ca9040_0 .var "LHS_Y", 254 0;
v000001ebd3ca9860_0 .var "RHS_X", 254 0;
v000001ebd3ca94a0_0 .var "RHS_Y", 254 0;
o000001ebd3bf71d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3caa1c0_0 .net "clk", 0 0, o000001ebd3bf71d8;  0 drivers
o000001ebd3bf7208 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3caaf80_0 .net "commitment_X", 254 0, o000001ebd3bf7208;  0 drivers
o000001ebd3bf7238 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3ca9900_0 .net "commitment_Y", 254 0, o000001ebd3bf7238;  0 drivers
o000001ebd3bf7268 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3caa760_0 .net "context", 255 0, o000001ebd3bf7268;  0 drivers
v000001ebd3caad00_0 .var "done", 0 0;
o000001ebd3bf72c8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3ca9c20_0 .net "proof_R_X", 254 0, o000001ebd3bf72c8;  0 drivers
o000001ebd3bf72f8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3ca9220_0 .net "proof_R_Y", 254 0, o000001ebd3bf72f8;  0 drivers
o000001ebd3bf7328 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebd3caa300_0 .net "proof_z", 251 0, o000001ebd3bf7328;  0 drivers
o000001ebd3bf7358 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3ca97c0_0 .net "rst_n", 0 0, o000001ebd3bf7358;  0 drivers
o000001ebd3bf7388 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebd3ca9e00_0 .net "start", 0 0, o000001ebd3bf7388;  0 drivers
v000001ebd3caa8a0_0 .var "state", 2 0;
v000001ebd3cab340_0 .var "valid", 0 0;
E_000001ebd3b292b0/0 .event negedge, v000001ebd3ca97c0_0;
E_000001ebd3b292b0/1 .event posedge, v000001ebd3caa1c0_0;
E_000001ebd3b292b0 .event/or E_000001ebd3b292b0/0, E_000001ebd3b292b0/1;
    .scope S_000001ebd38c6a70;
T_14 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3b81910, 4, 0;
    %end;
    .thread T_14;
    .scope S_000001ebd38c6a70;
T_15 ;
    %wait E_000001ebd3b20e70;
    %load/vec4 v000001ebd3a35470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3a35fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3a38350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ebd3a37f90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ebd3a35fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3a38350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ebd3a37f90_0, 0;
    %load/vec4 v000001ebd3a36870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36eb0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a36ff0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001ebd3a34a70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3a35fb0_0, 0;
T_15.7 ;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000001ebd3a34a70_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_15.9, 5;
    %load/vec4 v000001ebd3a34bb0_0;
    %load/vec4 v000001ebd3a34a70_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ebd3b817d0, 4;
    %add;
    %load/vec4 v000001ebd3a36730_0;
    %add;
    %load/vec4 v000001ebd3a34a70_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ebd3b817d0, 4;
    %add;
    %load/vec4 v000001ebd3a34a70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b817d0, 0, 4;
    %load/vec4 v000001ebd3a34a70_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ebd3a34a70_0, 0;
    %load/vec4 v000001ebd3a37f90_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ebd3a37f90_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a37c70_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a37d10_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a38490_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a382b0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a387b0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a38850_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a37310_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %assign/vec4 v000001ebd3a35830_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ebd3a34a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3a35fb0_0, 0;
T_15.10 ;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000001ebd3a37310_0;
    %assign/vec4 v000001ebd3a35830_0, 0;
    %load/vec4 v000001ebd3a38850_0;
    %assign/vec4 v000001ebd3a37310_0, 0;
    %load/vec4 v000001ebd3a387b0_0;
    %assign/vec4 v000001ebd3a38850_0, 0;
    %load/vec4 v000001ebd3a382b0_0;
    %load/vec4 v000001ebd3b82130_0;
    %add;
    %assign/vec4 v000001ebd3a387b0_0, 0;
    %load/vec4 v000001ebd3a38490_0;
    %assign/vec4 v000001ebd3a382b0_0, 0;
    %load/vec4 v000001ebd3a37d10_0;
    %assign/vec4 v000001ebd3a38490_0, 0;
    %load/vec4 v000001ebd3a37c70_0;
    %assign/vec4 v000001ebd3a37d10_0, 0;
    %load/vec4 v000001ebd3b82130_0;
    %load/vec4 v000001ebd3b824f0_0;
    %add;
    %assign/vec4 v000001ebd3a37c70_0, 0;
    %load/vec4 v000001ebd3a37f90_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ebd3a37f90_0, 0;
    %load/vec4 v000001ebd3a34a70_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_15.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ebd3a35fb0_0, 0;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v000001ebd3a34a70_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ebd3a34a70_0, 0;
T_15.12 ;
    %jmp T_15.6;
T_15.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a37c70_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a37d10_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a38490_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a382b0_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a387b0_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a38850_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a37310_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a35830_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3b823b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a37c70_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a37d10_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a38490_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a382b0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a387b0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a38850_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a37310_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3b823b0, 4;
    %load/vec4 v000001ebd3a35830_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ebd3a371d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3a38350_0, 0;
    %load/vec4 v000001ebd3a37f90_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ebd3a37f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3a35fb0_0, 0;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ebd37e9a70;
T_16 ;
    %wait E_000001ebd3b20bb0;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v000001ebd3a350b0_0, 0, 512;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ebd3a35510_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001ebd3a35510_0;
    %load/vec4 v000001ebd3a35010_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v000001ebd3a34ed0_0;
    %load/vec4 v000001ebd3a35010_0;
    %pad/u 32;
    %load/vec4 v000001ebd3a35510_0;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %part/u 8;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v000001ebd3a35510_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001ebd3a350b0_0, 4, 8;
    %load/vec4 v000001ebd3a35510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ebd3a35510_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v000001ebd3a35010_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v000001ebd3a350b0_0, 4, 1;
    %load/vec4 v000001ebd3a35010_0;
    %pad/u 64;
    %muli 8, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebd3a350b0_0, 4, 64;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ebd3c2dca0;
T_17 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd39f47b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd39f4ad0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001ebd39f48f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v000001ebd39f5750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %load/vec4 v000001ebd39f4850_0;
    %assign/vec4 v000001ebd39f4490_0, 0;
    %load/vec4 v000001ebd39f4a30_0;
    %assign/vec4 v000001ebd39f4350_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd39f4ad0_0, 0;
T_17.9 ;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v000001ebd39f43f0_0;
    %assign/vec4 v000001ebd39f5250_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v000001ebd39f5250_0;
    %load/vec4 v000001ebd39f5ed0_0;
    %add;
    %assign/vec4 v000001ebd3af8800_0, 0;
    %load/vec4 v000001ebd39f5250_0;
    %load/vec4 v000001ebd39f5ed0_0;
    %add;
    %assign/vec4 v000001ebd39f4490_0, 0;
    %load/vec4 v000001ebd39f4a30_0;
    %assign/vec4 v000001ebd39f4350_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v000001ebd39f43f0_0;
    %assign/vec4 v000001ebd39f5250_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v000001ebd39f5250_0;
    %load/vec4 v000001ebd39f5e30_0;
    %add;
    %assign/vec4 v000001ebd3af8800_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v000001ebd3af8800_0;
    %assign/vec4 v000001ebd39f4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd39f4ad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd39f48f0_0, 0;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ebd3c30fe0;
T_18 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c33b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c35870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c35370_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001ebd3c35870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c35370_0, 0;
    %load/vec4 v000001ebd3c35d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c35870_0, 0;
T_18.6 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v000001ebd3c35230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %jmp T_18.21;
T_18.8 ;
    %load/vec4 v000001ebd3c350f0_0;
    %load/vec4 v000001ebd3c350f0_0;
    %mul;
    %assign/vec4 v000001ebd3c35690_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.9 ;
    %load/vec4 v000001ebd3c355f0_0;
    %load/vec4 v000001ebd3c355f0_0;
    %mul;
    %assign/vec4 v000001ebd3c35f50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.10 ;
    %load/vec4 v000001ebd3c35ff0_0;
    %load/vec4 v000001ebd3c35ff0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c348d0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.11 ;
    %load/vec4 v000001ebd3c35690_0;
    %assign/vec4 v000001ebd3c34a10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.12 ;
    %load/vec4 v000001ebd3c350f0_0;
    %load/vec4 v000001ebd3c355f0_0;
    %add;
    %load/vec4 v000001ebd3c350f0_0;
    %load/vec4 v000001ebd3c355f0_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c35690_0;
    %sub;
    %load/vec4 v000001ebd3c35f50_0;
    %sub;
    %assign/vec4 v000001ebd3c33bb0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.13 ;
    %load/vec4 v000001ebd3c34a10_0;
    %load/vec4 v000001ebd3c35f50_0;
    %add;
    %assign/vec4 v000001ebd3c35050_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.14 ;
    %load/vec4 v000001ebd3c35050_0;
    %load/vec4 v000001ebd3c348d0_0;
    %sub;
    %assign/vec4 v000001ebd3c33d90_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.15 ;
    %load/vec4 v000001ebd3c34a10_0;
    %load/vec4 v000001ebd3c35f50_0;
    %sub;
    %assign/vec4 v000001ebd3c345b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.16 ;
    %load/vec4 v000001ebd3c33bb0_0;
    %load/vec4 v000001ebd3c33d90_0;
    %mul;
    %assign/vec4 v000001ebd3c33e30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.17 ;
    %load/vec4 v000001ebd3c35050_0;
    %load/vec4 v000001ebd3c345b0_0;
    %mul;
    %assign/vec4 v000001ebd3c34fb0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.18 ;
    %load/vec4 v000001ebd3c33d90_0;
    %load/vec4 v000001ebd3c35050_0;
    %mul;
    %assign/vec4 v000001ebd3c33ed0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.19 ;
    %load/vec4 v000001ebd3c33bb0_0;
    %load/vec4 v000001ebd3c345b0_0;
    %mul;
    %assign/vec4 v000001ebd3c35910_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c35230_0, 0;
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v000001ebd3c33e30_0;
    %assign/vec4 v000001ebd3c34f10_0, 0;
    %load/vec4 v000001ebd3c34fb0_0;
    %assign/vec4 v000001ebd3c35730_0, 0;
    %load/vec4 v000001ebd3c33ed0_0;
    %assign/vec4 v000001ebd3c34e70_0, 0;
    %load/vec4 v000001ebd3c35910_0;
    %assign/vec4 v000001ebd3c34650_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c35870_0, 0;
    %jmp T_18.21;
T_18.21 ;
    %pop/vec4 1;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c35370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c35870_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ebd3c30cc0;
T_19 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c340b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c343d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c341f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c34150_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001ebd3c343d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c341f0_0, 0;
    %load/vec4 v000001ebd3c35cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c34150_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c343d0_0, 0;
T_19.6 ;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v000001ebd3c34970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %jmp T_19.21;
T_19.8 ;
    %load/vec4 v000001ebd3c34830_0;
    %load/vec4 v000001ebd3c35550_0;
    %sub;
    %load/vec4 v000001ebd3c33c50_0;
    %load/vec4 v000001ebd3c35eb0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd39f4d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.9 ;
    %load/vec4 v000001ebd3c34830_0;
    %load/vec4 v000001ebd3c35550_0;
    %add;
    %load/vec4 v000001ebd3c33c50_0;
    %load/vec4 v000001ebd3c35eb0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd39f4fd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.10 ;
    %load/vec4 v000001ebd3c35b90_0;
    %load/vec4 v000001ebd3c34290_0;
    %mul;
    %assign/vec4 v000001ebd3c34790_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.11 ;
    %load/vec4 v000001ebd3c35af0_0;
    %load/vec4 v000001ebd3c35c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c34bf0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.12 ;
    %load/vec4 v000001ebd39f4fd0_0;
    %load/vec4 v000001ebd39f4d50_0;
    %sub;
    %assign/vec4 v000001ebd3c34ab0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.13 ;
    %load/vec4 v000001ebd3c34bf0_0;
    %load/vec4 v000001ebd3c34790_0;
    %sub;
    %assign/vec4 v000001ebd3c34b50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.14 ;
    %load/vec4 v000001ebd3c34bf0_0;
    %load/vec4 v000001ebd3c34790_0;
    %add;
    %assign/vec4 v000001ebd3c35410_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.15 ;
    %load/vec4 v000001ebd39f4fd0_0;
    %load/vec4 v000001ebd39f4d50_0;
    %add;
    %assign/vec4 v000001ebd3c357d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.16 ;
    %load/vec4 v000001ebd3c34ab0_0;
    %load/vec4 v000001ebd3c34b50_0;
    %mul;
    %assign/vec4 v000001ebd3c35a50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.17 ;
    %load/vec4 v000001ebd3c35410_0;
    %load/vec4 v000001ebd3c357d0_0;
    %mul;
    %assign/vec4 v000001ebd3c354b0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.18 ;
    %load/vec4 v000001ebd3c34b50_0;
    %load/vec4 v000001ebd3c35410_0;
    %mul;
    %assign/vec4 v000001ebd3c34470_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.19 ;
    %load/vec4 v000001ebd3c34ab0_0;
    %load/vec4 v000001ebd3c357d0_0;
    %mul;
    %assign/vec4 v000001ebd3c34d30_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c34970_0, 0;
    %jmp T_19.21;
T_19.20 ;
    %load/vec4 v000001ebd3c35a50_0;
    %assign/vec4 v000001ebd3c34510_0, 0;
    %load/vec4 v000001ebd3c354b0_0;
    %assign/vec4 v000001ebd3c346f0_0, 0;
    %load/vec4 v000001ebd3c34470_0;
    %assign/vec4 v000001ebd3c34c90_0, 0;
    %load/vec4 v000001ebd3c34d30_0;
    %assign/vec4 v000001ebd3c34330_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c34150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c343d0_0, 0;
    %jmp T_19.21;
T_19.21 ;
    %pop/vec4 1;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c341f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c343d0_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ebd3c2e150;
T_20 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c369f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c373f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c36770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c368b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c36e50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ebd3c37850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c368b0_0, 0;
T_20.2 ;
    %load/vec4 v000001ebd3c363b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c36e50_0, 0;
T_20.4 ;
    %load/vec4 v000001ebd3c36950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %jmp T_20.13;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c373f0_0, 0;
    %load/vec4 v000001ebd3c36bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c37030_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c339d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c33a70_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c33f70_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c36130_0, 0;
    %load/vec4 v000001ebd3c35e10_0;
    %assign/vec4 v000001ebd3c36590_0, 0;
    %load/vec4 v000001ebd3c33cf0_0;
    %assign/vec4 v000001ebd3c37490_0, 0;
    %load/vec4 v000001ebd3c36090_0;
    %assign/vec4 v000001ebd3c364f0_0, 0;
    %load/vec4 v000001ebd3c359b0_0;
    %assign/vec4 v000001ebd3c34010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c36770_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
T_20.14 ;
    %jmp T_20.13;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c368b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %jmp T_20.13;
T_20.8 ;
    %load/vec4 v000001ebd3c37850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v000001ebd3c366d0_0;
    %assign/vec4 v000001ebd3c339d0_0, 0;
    %load/vec4 v000001ebd3c36b30_0;
    %assign/vec4 v000001ebd3c33a70_0, 0;
    %load/vec4 v000001ebd3c36810_0;
    %assign/vec4 v000001ebd3c33f70_0, 0;
    %load/vec4 v000001ebd3c377b0_0;
    %assign/vec4 v000001ebd3c36130_0, 0;
    %load/vec4 v000001ebd3c36770_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c36770_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
T_20.16 ;
    %jmp T_20.13;
T_20.9 ;
    %load/vec4 v000001ebd3c361d0_0;
    %load/vec4 v000001ebd3c37030_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c36e50_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v000001ebd3c37030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v000001ebd3c37030_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c37030_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
T_20.21 ;
T_20.19 ;
    %jmp T_20.13;
T_20.10 ;
    %load/vec4 v000001ebd3c363b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %load/vec4 v000001ebd3c36450_0;
    %assign/vec4 v000001ebd3c339d0_0, 0;
    %load/vec4 v000001ebd3c36270_0;
    %assign/vec4 v000001ebd3c33a70_0, 0;
    %load/vec4 v000001ebd3c36f90_0;
    %assign/vec4 v000001ebd3c33f70_0, 0;
    %load/vec4 v000001ebd3c37710_0;
    %assign/vec4 v000001ebd3c36130_0, 0;
    %load/vec4 v000001ebd3c36770_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c36770_0, 0;
    %load/vec4 v000001ebd3c37030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %jmp T_20.25;
T_20.24 ;
    %load/vec4 v000001ebd3c37030_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c37030_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
T_20.25 ;
T_20.22 ;
    %jmp T_20.13;
T_20.11 ;
    %load/vec4 v000001ebd3c339d0_0;
    %assign/vec4 v000001ebd3c36630_0, 0;
    %load/vec4 v000001ebd3c33a70_0;
    %assign/vec4 v000001ebd3c36ef0_0, 0;
    %load/vec4 v000001ebd3c33f70_0;
    %assign/vec4 v000001ebd3c36310_0, 0;
    %load/vec4 v000001ebd3c36130_0;
    %assign/vec4 v000001ebd3c36a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c373f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c36950_0, 0;
    %jmp T_20.13;
T_20.13 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ebd3c2dfc0;
T_21 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3afa740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3af84e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3af97a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3af9700_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ebd3af84e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3af97a0_0, 0;
    %load/vec4 v000001ebd3af8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3af9700_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3af84e0_0, 0;
T_21.6 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000001ebd3af9ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %jmp T_21.21;
T_21.8 ;
    %load/vec4 v000001ebd3afb6e0_0;
    %load/vec4 v000001ebd3afab00_0;
    %sub;
    %load/vec4 v000001ebd3af9f20_0;
    %load/vec4 v000001ebd3afb140_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3a36910_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.9 ;
    %load/vec4 v000001ebd3afb6e0_0;
    %load/vec4 v000001ebd3afab00_0;
    %add;
    %load/vec4 v000001ebd3af9f20_0;
    %load/vec4 v000001ebd3afb140_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3afa9c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.10 ;
    %load/vec4 v000001ebd3afb640_0;
    %load/vec4 v000001ebd3aface0_0;
    %mul;
    %assign/vec4 v000001ebd3afbb40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.11 ;
    %load/vec4 v000001ebd3afac40_0;
    %load/vec4 v000001ebd3af9840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3afb5a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.12 ;
    %load/vec4 v000001ebd3afa9c0_0;
    %load/vec4 v000001ebd3a36910_0;
    %sub;
    %assign/vec4 v000001ebd3afbbe0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.13 ;
    %load/vec4 v000001ebd3afb5a0_0;
    %load/vec4 v000001ebd3afbb40_0;
    %sub;
    %assign/vec4 v000001ebd3afbdc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.14 ;
    %load/vec4 v000001ebd3afb5a0_0;
    %load/vec4 v000001ebd3afbb40_0;
    %add;
    %assign/vec4 v000001ebd3afaa60_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.15 ;
    %load/vec4 v000001ebd3afa9c0_0;
    %load/vec4 v000001ebd3a36910_0;
    %add;
    %assign/vec4 v000001ebd3afaec0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.16 ;
    %load/vec4 v000001ebd3afbbe0_0;
    %load/vec4 v000001ebd3afbdc0_0;
    %mul;
    %assign/vec4 v000001ebd3af9980_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.17 ;
    %load/vec4 v000001ebd3afaa60_0;
    %load/vec4 v000001ebd3afaec0_0;
    %mul;
    %assign/vec4 v000001ebd3af9340_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.18 ;
    %load/vec4 v000001ebd3afbdc0_0;
    %load/vec4 v000001ebd3afaa60_0;
    %mul;
    %assign/vec4 v000001ebd3af9480_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.19 ;
    %load/vec4 v000001ebd3afbbe0_0;
    %load/vec4 v000001ebd3afaec0_0;
    %mul;
    %assign/vec4 v000001ebd3af8b20_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3af9ca0_0, 0;
    %jmp T_21.21;
T_21.20 ;
    %load/vec4 v000001ebd3af9980_0;
    %assign/vec4 v000001ebd3af9020_0, 0;
    %load/vec4 v000001ebd3af9340_0;
    %assign/vec4 v000001ebd3af90c0_0, 0;
    %load/vec4 v000001ebd3af9480_0;
    %assign/vec4 v000001ebd3af9d40_0, 0;
    %load/vec4 v000001ebd3af8b20_0;
    %assign/vec4 v000001ebd3af8c60_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3af9700_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3af84e0_0, 0;
    %jmp T_21.21;
T_21.21 ;
    %pop/vec4 1;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3af97a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3af84e0_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ebd3c309a0;
T_22 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c3d520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c3ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3d700_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001ebd3c3ef60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3d700_0, 0;
    %load/vec4 v000001ebd3c3d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c3ef60_0, 0;
T_22.6 ;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v000001ebd3c3e4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %jmp T_22.21;
T_22.8 ;
    %load/vec4 v000001ebd3c3bb80_0;
    %load/vec4 v000001ebd3c3bb80_0;
    %mul;
    %assign/vec4 v000001ebd3c3c120_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.9 ;
    %load/vec4 v000001ebd3c3bcc0_0;
    %load/vec4 v000001ebd3c3bcc0_0;
    %mul;
    %assign/vec4 v000001ebd3c3b7c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.10 ;
    %load/vec4 v000001ebd3c3be00_0;
    %load/vec4 v000001ebd3c3be00_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c3b860_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.11 ;
    %load/vec4 v000001ebd3c3c120_0;
    %assign/vec4 v000001ebd3c3a780_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.12 ;
    %load/vec4 v000001ebd3c3bb80_0;
    %load/vec4 v000001ebd3c3bcc0_0;
    %add;
    %load/vec4 v000001ebd3c3bb80_0;
    %load/vec4 v000001ebd3c3bcc0_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c3c120_0;
    %sub;
    %load/vec4 v000001ebd3c3b7c0_0;
    %sub;
    %assign/vec4 v000001ebd3c3b900_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.13 ;
    %load/vec4 v000001ebd3c3a780_0;
    %load/vec4 v000001ebd3c3b7c0_0;
    %add;
    %assign/vec4 v000001ebd3c3b9a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.14 ;
    %load/vec4 v000001ebd3c3b9a0_0;
    %load/vec4 v000001ebd3c3b860_0;
    %sub;
    %assign/vec4 v000001ebd3c3a820_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.15 ;
    %load/vec4 v000001ebd3c3a780_0;
    %load/vec4 v000001ebd3c3b7c0_0;
    %sub;
    %assign/vec4 v000001ebd3c3ba40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.16 ;
    %load/vec4 v000001ebd3c3b900_0;
    %load/vec4 v000001ebd3c3a820_0;
    %mul;
    %assign/vec4 v000001ebd3c3d2a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.17 ;
    %load/vec4 v000001ebd3c3b9a0_0;
    %load/vec4 v000001ebd3c3ba40_0;
    %mul;
    %assign/vec4 v000001ebd3c3eec0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.18 ;
    %load/vec4 v000001ebd3c3a820_0;
    %load/vec4 v000001ebd3c3b9a0_0;
    %mul;
    %assign/vec4 v000001ebd3c3cc60_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.19 ;
    %load/vec4 v000001ebd3c3b900_0;
    %load/vec4 v000001ebd3c3ba40_0;
    %mul;
    %assign/vec4 v000001ebd3c3d160_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c3e4c0_0, 0;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v000001ebd3c3d2a0_0;
    %assign/vec4 v000001ebd3c3eba0_0, 0;
    %load/vec4 v000001ebd3c3eec0_0;
    %assign/vec4 v000001ebd3c3dd40_0, 0;
    %load/vec4 v000001ebd3c3cc60_0;
    %assign/vec4 v000001ebd3c3e880_0, 0;
    %load/vec4 v000001ebd3c3d160_0;
    %assign/vec4 v000001ebd3c3e7e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c3ef60_0, 0;
    %jmp T_22.21;
T_22.21 ;
    %pop/vec4 1;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3d700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c3ef60_0, 0;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ebd3c32750;
T_23 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c3a6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c3b4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3ae60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c3b220_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001ebd3c3b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.5;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3ae60_0, 0;
    %load/vec4 v000001ebd3c3bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c3b220_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c3b4a0_0, 0;
T_23.6 ;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v000001ebd3c3b680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %jmp T_23.21;
T_23.8 ;
    %load/vec4 v000001ebd3c3c620_0;
    %load/vec4 v000001ebd3c3adc0_0;
    %sub;
    %load/vec4 v000001ebd3c3a3c0_0;
    %load/vec4 v000001ebd3c3c940_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c3abe0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.9 ;
    %load/vec4 v000001ebd3c3c620_0;
    %load/vec4 v000001ebd3c3adc0_0;
    %add;
    %load/vec4 v000001ebd3c3a3c0_0;
    %load/vec4 v000001ebd3c3c940_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c3a1e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.10 ;
    %load/vec4 v000001ebd3c3a500_0;
    %load/vec4 v000001ebd3c3b040_0;
    %mul;
    %assign/vec4 v000001ebd3c3bd60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.11 ;
    %load/vec4 v000001ebd3c3c8a0_0;
    %load/vec4 v000001ebd3c3a960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c3c800_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.12 ;
    %load/vec4 v000001ebd3c3a1e0_0;
    %load/vec4 v000001ebd3c3abe0_0;
    %sub;
    %assign/vec4 v000001ebd3c3c580_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.13 ;
    %load/vec4 v000001ebd3c3c800_0;
    %load/vec4 v000001ebd3c3bd60_0;
    %sub;
    %assign/vec4 v000001ebd3c3a280_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.14 ;
    %load/vec4 v000001ebd3c3c800_0;
    %load/vec4 v000001ebd3c3bd60_0;
    %add;
    %assign/vec4 v000001ebd3c3b720_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.15 ;
    %load/vec4 v000001ebd3c3a1e0_0;
    %load/vec4 v000001ebd3c3abe0_0;
    %add;
    %assign/vec4 v000001ebd3c3a320_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.16 ;
    %load/vec4 v000001ebd3c3c580_0;
    %load/vec4 v000001ebd3c3a280_0;
    %mul;
    %assign/vec4 v000001ebd3c3b5e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.17 ;
    %load/vec4 v000001ebd3c3b720_0;
    %load/vec4 v000001ebd3c3a320_0;
    %mul;
    %assign/vec4 v000001ebd3c3bf40_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.18 ;
    %load/vec4 v000001ebd3c3a280_0;
    %load/vec4 v000001ebd3c3b720_0;
    %mul;
    %assign/vec4 v000001ebd3c3ac80_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.19 ;
    %load/vec4 v000001ebd3c3c580_0;
    %load/vec4 v000001ebd3c3a320_0;
    %mul;
    %assign/vec4 v000001ebd3c3a640_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c3b680_0, 0;
    %jmp T_23.21;
T_23.20 ;
    %load/vec4 v000001ebd3c3b5e0_0;
    %assign/vec4 v000001ebd3c3a5a0_0, 0;
    %load/vec4 v000001ebd3c3bf40_0;
    %assign/vec4 v000001ebd3c3b0e0_0, 0;
    %load/vec4 v000001ebd3c3ac80_0;
    %assign/vec4 v000001ebd3c3b400_0, 0;
    %load/vec4 v000001ebd3c3a640_0;
    %assign/vec4 v000001ebd3c3b180_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c3b220_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c3b4a0_0, 0;
    %jmp T_23.21;
T_23.21 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3ae60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c3b4a0_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ebd3c325c0;
T_24 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c3e6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3d8e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c3e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3e1a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001ebd3c3ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3ee20_0, 0;
T_24.2 ;
    %load/vec4 v000001ebd3c3e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3e1a0_0, 0;
T_24.4 ;
    %load/vec4 v000001ebd3c3e100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %jmp T_24.13;
T_24.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3d8e0_0, 0;
    %load/vec4 v000001ebd3c3cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c3f140_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c3e2e0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c3cd00_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c3cda0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c3d660_0, 0;
    %load/vec4 v000001ebd3c3e060_0;
    %assign/vec4 v000001ebd3c3dfc0_0, 0;
    %load/vec4 v000001ebd3c3d200_0;
    %assign/vec4 v000001ebd3c3dac0_0, 0;
    %load/vec4 v000001ebd3c3f000_0;
    %assign/vec4 v000001ebd3c3d020_0, 0;
    %load/vec4 v000001ebd3c3d480_0;
    %assign/vec4 v000001ebd3c3eb00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c3e600_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
T_24.14 ;
    %jmp T_24.13;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3ee20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %jmp T_24.13;
T_24.8 ;
    %load/vec4 v000001ebd3c3ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001ebd3c3cb20_0;
    %assign/vec4 v000001ebd3c3e2e0_0, 0;
    %load/vec4 v000001ebd3c3cbc0_0;
    %assign/vec4 v000001ebd3c3cd00_0, 0;
    %load/vec4 v000001ebd3c3d7a0_0;
    %assign/vec4 v000001ebd3c3cda0_0, 0;
    %load/vec4 v000001ebd3c3df20_0;
    %assign/vec4 v000001ebd3c3d660_0, 0;
    %load/vec4 v000001ebd3c3e600_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c3e600_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
T_24.16 ;
    %jmp T_24.13;
T_24.9 ;
    %load/vec4 v000001ebd3c3da20_0;
    %load/vec4 v000001ebd3c3f140_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3e1a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001ebd3c3f140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v000001ebd3c3f140_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c3f140_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
T_24.21 ;
T_24.19 ;
    %jmp T_24.13;
T_24.10 ;
    %load/vec4 v000001ebd3c3e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v000001ebd3c3ce40_0;
    %assign/vec4 v000001ebd3c3e2e0_0, 0;
    %load/vec4 v000001ebd3c3d840_0;
    %assign/vec4 v000001ebd3c3cd00_0, 0;
    %load/vec4 v000001ebd3c3e240_0;
    %assign/vec4 v000001ebd3c3cda0_0, 0;
    %load/vec4 v000001ebd3c3d3e0_0;
    %assign/vec4 v000001ebd3c3d660_0, 0;
    %load/vec4 v000001ebd3c3e600_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c3e600_0, 0;
    %load/vec4 v000001ebd3c3f140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v000001ebd3c3f140_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c3f140_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
T_24.25 ;
T_24.22 ;
    %jmp T_24.13;
T_24.11 ;
    %load/vec4 v000001ebd3c3e2e0_0;
    %assign/vec4 v000001ebd3c3f0a0_0, 0;
    %load/vec4 v000001ebd3c3cd00_0;
    %assign/vec4 v000001ebd3c3d340_0, 0;
    %load/vec4 v000001ebd3c3cda0_0;
    %assign/vec4 v000001ebd3c3d980_0, 0;
    %load/vec4 v000001ebd3c3d660_0;
    %assign/vec4 v000001ebd3c3ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3d8e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3e100_0, 0;
    %jmp T_24.13;
T_24.13 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ebd3c31c60;
T_25 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c3aa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c3a8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3b360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c3b2c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001ebd3c3a8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %jmp T_25.5;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3b360_0, 0;
    %load/vec4 v000001ebd3c3c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c3b2c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c3a8c0_0, 0;
T_25.6 ;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v000001ebd3c3af00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %jmp T_25.21;
T_25.8 ;
    %load/vec4 v000001ebd3c3afa0_0;
    %load/vec4 v000001ebd3c37670_0;
    %sub;
    %load/vec4 v000001ebd3c3c3a0_0;
    %load/vec4 v000001ebd3c3bfe0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c36c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.9 ;
    %load/vec4 v000001ebd3c3afa0_0;
    %load/vec4 v000001ebd3c37670_0;
    %add;
    %load/vec4 v000001ebd3c3c3a0_0;
    %load/vec4 v000001ebd3c3bfe0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c36d10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.10 ;
    %load/vec4 v000001ebd3c372b0_0;
    %load/vec4 v000001ebd3c3bc20_0;
    %mul;
    %assign/vec4 v000001ebd3c37530_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.11 ;
    %load/vec4 v000001ebd3c3c260_0;
    %load/vec4 v000001ebd3c3b540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c36db0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.12 ;
    %load/vec4 v000001ebd3c36d10_0;
    %load/vec4 v000001ebd3c36c70_0;
    %sub;
    %assign/vec4 v000001ebd3c370d0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.13 ;
    %load/vec4 v000001ebd3c36db0_0;
    %load/vec4 v000001ebd3c37530_0;
    %sub;
    %assign/vec4 v000001ebd3c37170_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.14 ;
    %load/vec4 v000001ebd3c36db0_0;
    %load/vec4 v000001ebd3c37530_0;
    %add;
    %assign/vec4 v000001ebd3c37210_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.15 ;
    %load/vec4 v000001ebd3c36d10_0;
    %load/vec4 v000001ebd3c36c70_0;
    %add;
    %assign/vec4 v000001ebd3c375d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.16 ;
    %load/vec4 v000001ebd3c370d0_0;
    %load/vec4 v000001ebd3c37170_0;
    %mul;
    %assign/vec4 v000001ebd3c3c440_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.17 ;
    %load/vec4 v000001ebd3c37210_0;
    %load/vec4 v000001ebd3c375d0_0;
    %mul;
    %assign/vec4 v000001ebd3c3ab40_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.18 ;
    %load/vec4 v000001ebd3c37170_0;
    %load/vec4 v000001ebd3c37210_0;
    %mul;
    %assign/vec4 v000001ebd3c3ad20_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.19 ;
    %load/vec4 v000001ebd3c370d0_0;
    %load/vec4 v000001ebd3c375d0_0;
    %mul;
    %assign/vec4 v000001ebd3c3a460_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c3af00_0, 0;
    %jmp T_25.21;
T_25.20 ;
    %load/vec4 v000001ebd3c3c440_0;
    %assign/vec4 v000001ebd3c3c300_0, 0;
    %load/vec4 v000001ebd3c3ab40_0;
    %assign/vec4 v000001ebd3c3aaa0_0, 0;
    %load/vec4 v000001ebd3c3ad20_0;
    %assign/vec4 v000001ebd3c3c6c0_0, 0;
    %load/vec4 v000001ebd3c3a460_0;
    %assign/vec4 v000001ebd3c3c080_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c3b2c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c3a8c0_0, 0;
    %jmp T_25.21;
T_25.21 ;
    %pop/vec4 1;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3b360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c3a8c0_0, 0;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001ebd3c32430;
T_26 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c383e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c37bc0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001ebd3c38980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %jmp T_26.15;
T_26.2 ;
    %load/vec4 v000001ebd3c39ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38fc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
T_26.16 ;
    %jmp T_26.15;
T_26.3 ;
    %load/vec4 v000001ebd3c39ba0_0;
    %assign/vec4 v000001ebd3c391a0_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001ebd3c388e0_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001ebd3c37da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.4 ;
    %load/vec4 v000001ebd3c39560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %load/vec4 v000001ebd3c38840_0;
    %assign/vec4 v000001ebd3c3dca0_0, 0;
    %load/vec4 v000001ebd3c39240_0;
    %assign/vec4 v000001ebd3c3de80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
T_26.18 ;
    %jmp T_26.15;
T_26.5 ;
    %load/vec4 v000001ebd3c3f280_0;
    %assign/vec4 v000001ebd3c391a0_0, 0;
    %load/vec4 v000001ebd3c3e740_0;
    %assign/vec4 v000001ebd3c388e0_0, 0;
    %load/vec4 v000001ebd3c3dc00_0;
    %assign/vec4 v000001ebd3c37da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.6 ;
    %load/vec4 v000001ebd3c39560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %load/vec4 v000001ebd3c38840_0;
    %assign/vec4 v000001ebd3c3f1e0_0, 0;
    %load/vec4 v000001ebd3c39240_0;
    %assign/vec4 v000001ebd3c3f6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
T_26.20 ;
    %jmp T_26.15;
T_26.7 ;
    %load/vec4 v000001ebd3c3f5a0_0;
    %assign/vec4 v000001ebd3c391a0_0, 0;
    %load/vec4 v000001ebd3c3e380_0;
    %assign/vec4 v000001ebd3c388e0_0, 0;
    %load/vec4 v000001ebd3c3c9e0_0;
    %assign/vec4 v000001ebd3c37da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.8 ;
    %load/vec4 v000001ebd3c39560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.22, 8;
    %load/vec4 v000001ebd3c38840_0;
    %assign/vec4 v000001ebd3c3f500_0, 0;
    %load/vec4 v000001ebd3c39240_0;
    %assign/vec4 v000001ebd3c3f780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c392e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
T_26.22 ;
    %jmp T_26.15;
T_26.9 ;
    %load/vec4 v000001ebd3c3dde0_0;
    %assign/vec4 v000001ebd3c3f820_0, 0;
    %load/vec4 v000001ebd3c3db60_0;
    %assign/vec4 v000001ebd3c3f320_0, 0;
    %load/vec4 v000001ebd3c3f1e0_0;
    %assign/vec4 v000001ebd3c39880_0, 0;
    %load/vec4 v000001ebd3c3f6e0_0;
    %assign/vec4 v000001ebd3c38700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c37bc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.10 ;
    %load/vec4 v000001ebd3c38340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %load/vec4 v000001ebd3c37c60_0;
    %assign/vec4 v000001ebd3c39600_0, 0;
    %load/vec4 v000001ebd3c38e80_0;
    %assign/vec4 v000001ebd3c379e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c37bc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
T_26.24 ;
    %jmp T_26.15;
T_26.11 ;
    %load/vec4 v000001ebd3c39600_0;
    %assign/vec4 v000001ebd3c3f820_0, 0;
    %load/vec4 v000001ebd3c379e0_0;
    %assign/vec4 v000001ebd3c3f320_0, 0;
    %load/vec4 v000001ebd3c3f500_0;
    %assign/vec4 v000001ebd3c39880_0, 0;
    %load/vec4 v000001ebd3c3f780_0;
    %assign/vec4 v000001ebd3c38700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c37bc0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.12 ;
    %load/vec4 v000001ebd3c38340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.26, 8;
    %load/vec4 v000001ebd3c37c60_0;
    %assign/vec4 v000001ebd3c3cf80_0, 0;
    %load/vec4 v000001ebd3c38e80_0;
    %assign/vec4 v000001ebd3c3e420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c37bc0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
T_26.26 ;
    %jmp T_26.15;
T_26.13 ;
    %load/vec4 v000001ebd3c3dca0_0;
    %load/vec4 v000001ebd3c3cf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3c3de80_0;
    %load/vec4 v000001ebd3c3e420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ebd3c38fc0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3f3c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c38980_0, 0;
    %jmp T_26.15;
T_26.15 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ebd3c2db10;
T_27 ;
    %wait E_000001ebd3b23330;
    %load/vec4 v000001ebd3c3fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c420b0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c41430_0, 0, 255;
    %jmp T_27.5;
T_27.0 ;
    %load/vec4 v000001ebd3c397e0_0;
    %store/vec4 v000001ebd3c420b0_0, 0, 255;
    %load/vec4 v000001ebd3c3a000_0;
    %store/vec4 v000001ebd3c41430_0, 0, 255;
    %jmp T_27.5;
T_27.1 ;
    %load/vec4 v000001ebd3c37e40_0;
    %store/vec4 v000001ebd3c420b0_0, 0, 255;
    %load/vec4 v000001ebd3c38480_0;
    %store/vec4 v000001ebd3c41430_0, 0, 255;
    %jmp T_27.5;
T_27.2 ;
    %load/vec4 v000001ebd3c39060_0;
    %store/vec4 v000001ebd3c420b0_0, 0, 255;
    %load/vec4 v000001ebd3c38f20_0;
    %store/vec4 v000001ebd3c41430_0, 0, 255;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v000001ebd3c396a0_0;
    %store/vec4 v000001ebd3c420b0_0, 0, 255;
    %load/vec4 v000001ebd3c38b60_0;
    %store/vec4 v000001ebd3c41430_0, 0, 255;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001ebd3c2db10;
T_28 ;
    %wait E_000001ebd3b219f0;
    %load/vec4 v000001ebd3c3fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001ebd3c402b0_0, 0, 252;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v000001ebd3c408f0_0;
    %store/vec4 v000001ebd3c402b0_0, 0, 252;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v000001ebd3c3ff90_0;
    %store/vec4 v000001ebd3c402b0_0, 0, 252;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v000001ebd3c41570_0;
    %store/vec4 v000001ebd3c402b0_0, 0, 252;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v000001ebd3c407b0_0;
    %store/vec4 v000001ebd3c402b0_0, 0, 252;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001ebd3c2db10;
T_29 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c41390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c40210_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001ebd3c38660_0;
    %assign/vec4 v000001ebd3c40210_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001ebd3c2db10;
T_30 ;
    %wait E_000001ebd3b22630;
    %load/vec4 v000001ebd3c40210_0;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
    %load/vec4 v000001ebd3c40210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %jmp T_30.14;
T_30.0 ;
    %load/vec4 v000001ebd3c403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.15 ;
    %jmp T_30.14;
T_30.1 ;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.17 ;
    %jmp T_30.14;
T_30.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c3fa90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.19 ;
    %jmp T_30.14;
T_30.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
    %jmp T_30.14;
T_30.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
    %jmp T_30.14;
T_30.5 ;
    %load/vec4 v000001ebd3c385c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.21 ;
    %jmp T_30.14;
T_30.6 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.23 ;
    %jmp T_30.14;
T_30.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c41f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.25 ;
    %jmp T_30.14;
T_30.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
    %jmp T_30.14;
T_30.9 ;
    %load/vec4 v000001ebd3c39f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.27 ;
    %jmp T_30.14;
T_30.10 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.29 ;
    %jmp T_30.14;
T_30.11 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
T_30.31 ;
    %jmp T_30.14;
T_30.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
    %jmp T_30.14;
T_30.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ebd3c38660_0, 0, 4;
    %jmp T_30.14;
T_30.14 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001ebd3c2db10;
T_31 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c41390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c39d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c40350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c41610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3fb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c41c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c39920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c387a0_0, 0;
    %pushi/vec4 42, 0, 252;
    %assign/vec4 v000001ebd3c412f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c40e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c40990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c414d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001ebd3c39920_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c39920_0, 0;
    %load/vec4 v000001ebd3c40210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %jmp T_31.15;
T_31.2 ;
    %load/vec4 v000001ebd3c403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001ebd37cef08 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c39d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c40350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c41610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c3fb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c41c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c39920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c387a0_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001ebd3c3fef0_0, 0;
T_31.16 ;
    %jmp T_31.15;
T_31.3 ;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_31.18, 5;
    %load/vec4 v000001ebd3c3fbd0_0;
    %assign/vec4 v000001ebd3c412f0_0, 0;
    %load/vec4 v000001ebd3c3fbd0_0;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c40b70, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001ebd37cef08, v000001ebd3c387a0_0, v000001ebd3c3fbd0_0 {0 0 0};
    %load/vec4 v000001ebd3c387a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c387a0_0, 0;
    %jmp T_31.19;
T_31.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c387a0_0, 0;
T_31.19 ;
    %jmp T_31.15;
T_31.4 ;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001ebd3c40e90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ebd3c40b70, 4;
    %assign/vec4 v000001ebd3c3fd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c40e90_0, 0;
    %jmp T_31.21;
T_31.20 ;
    %load/vec4 v000001ebd3c3fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v000001ebd3c40ad0_0;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c38020, 0, 4;
    %load/vec4 v000001ebd3c40030_0;
    %load/vec4 v000001ebd3c387a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c37d00, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001ebd37cef08, v000001ebd3c387a0_0, v000001ebd3c40ad0_0, v000001ebd3c40030_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c40e90_0, 0;
    %load/vec4 v000001ebd3c387a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c387a0_0, 0;
T_31.22 ;
T_31.21 ;
    %jmp T_31.15;
T_31.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c38020, 4;
    %assign/vec4 v000001ebd3c3fdb0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c37d00, 4;
    %assign/vec4 v000001ebd3c41b10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c40b70, 4;
    %assign/vec4 v000001ebd3c40490_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001ebd37cef08 {0 0 0};
    %jmp T_31.15;
T_31.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c38020, 4;
    %assign/vec4 v000001ebd3c380c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c37d00, 4;
    %assign/vec4 v000001ebd3c38ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c39d80_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001ebd37cef08 {0 0 0};
    %jmp T_31.15;
T_31.7 ;
    %load/vec4 v000001ebd3c385c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001ebd37cef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.24 ;
    %jmp T_31.15;
T_31.8 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_31.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001ebd37cef08, v000001ebd3c3fc70_0 {0 0 0};
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.26 ;
    %jmp T_31.15;
T_31.9 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_31.28, 5;
    %load/vec4 v000001ebd3c40990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.30, 8;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001ebd3c40710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c40990_0, 0;
    %jmp T_31.31;
T_31.30 ;
    %load/vec4 v000001ebd3c41f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.32, 8;
    %load/vec4 v000001ebd3c3fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.37, 6;
    %jmp T_31.38;
T_31.34 ;
    %load/vec4 v000001ebd3c40670_0;
    %assign/vec4 v000001ebd3c41e30_0, 0;
    %jmp T_31.38;
T_31.35 ;
    %load/vec4 v000001ebd3c40670_0;
    %assign/vec4 v000001ebd3c42010_0, 0;
    %jmp T_31.38;
T_31.36 ;
    %load/vec4 v000001ebd3c40670_0;
    %assign/vec4 v000001ebd3c41bb0_0, 0;
    %jmp T_31.38;
T_31.37 ;
    %load/vec4 v000001ebd3c40670_0;
    %assign/vec4 v000001ebd3c41cf0_0, 0;
    %jmp T_31.38;
T_31.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001ebd37cef08, v000001ebd3c3fc70_0, v000001ebd3c40670_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c40990_0, 0;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.32 ;
T_31.31 ;
    %jmp T_31.29;
T_31.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.29 ;
    %jmp T_31.15;
T_31.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c40350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c41610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c3fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c41c50_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001ebd37cef08 {0 0 0};
    %jmp T_31.15;
T_31.11 ;
    %load/vec4 v000001ebd3c39f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001ebd37cef08 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.39 ;
    %jmp T_31.15;
T_31.12 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_31.41, 5;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.43, 4;
    %load/vec4 v000001ebd3c414d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.45, 8;
    %load/vec4 v000001ebd3c402b0_0;
    %assign/vec4 v000001ebd3c40850_0, 0;
    %pushi/vec4 1, 0, 252;
    %assign/vec4 v000001ebd3c416b0_0, 0;
    %load/vec4 v000001ebd3c420b0_0;
    %assign/vec4 v000001ebd3c41ed0_0, 0;
    %load/vec4 v000001ebd3c41430_0;
    %assign/vec4 v000001ebd3c3f9f0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c42150_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c40d50_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c40530_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c40a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c414d0_0, 0;
    %jmp T_31.46;
T_31.45 ;
    %load/vec4 v000001ebd3c405d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.47, 8;
    %load/vec4 v000001ebd3c40c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001ebd37cef08, v000001ebd3c3fc70_0 {0 0 0};
    %jmp T_31.50;
T_31.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001ebd37cef08, v000001ebd3c3fc70_0 {0 0 0};
T_31.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c414d0_0, 0;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.47 ;
T_31.46 ;
    %jmp T_31.44;
T_31.43 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.44 ;
    %jmp T_31.42;
T_31.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.42 ;
    %jmp T_31.15;
T_31.13 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_31.51, 5;
    %load/vec4 v000001ebd3c3fef0_0;
    %load/vec4 v000001ebd3c402b0_0;
    %add;
    %assign/vec4 v000001ebd3c3fef0_0, 0;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
    %jmp T_31.52;
T_31.51 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.53, 4;
    %load/vec4 v000001ebd3c3fef0_0;
    %assign/vec4 v000001ebd3c3fe50_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001ebd37cef08, v000001ebd3c3fef0_0 {0 0 0};
    %load/vec4 v000001ebd3c397e0_0;
    %assign/vec4 v000001ebd3c399c0_0, 0;
    %load/vec4 v000001ebd3c3a000_0;
    %assign/vec4 v000001ebd3c3a0a0_0, 0;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
    %jmp T_31.54;
T_31.53 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_31.55, 4;
    %load/vec4 v000001ebd3c38520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.57, 8;
    %load/vec4 v000001ebd3c399c0_0;
    %assign/vec4 v000001ebd3c38c00_0, 0;
    %load/vec4 v000001ebd3c3a0a0_0;
    %assign/vec4 v000001ebd3c37a80_0, 0;
    %load/vec4 v000001ebd3c37e40_0;
    %assign/vec4 v000001ebd3c38ca0_0, 0;
    %load/vec4 v000001ebd3c38480_0;
    %assign/vec4 v000001ebd3c394c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %jmp T_31.58;
T_31.57 ;
    %load/vec4 v000001ebd3c37ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.59, 8;
    %load/vec4 v000001ebd3c37b20_0;
    %assign/vec4 v000001ebd3c399c0_0, 0;
    %load/vec4 v000001ebd3c39e20_0;
    %assign/vec4 v000001ebd3c3a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.59 ;
T_31.58 ;
    %jmp T_31.56;
T_31.55 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_31.61, 4;
    %load/vec4 v000001ebd3c38520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.63, 8;
    %load/vec4 v000001ebd3c399c0_0;
    %assign/vec4 v000001ebd3c38c00_0, 0;
    %load/vec4 v000001ebd3c3a0a0_0;
    %assign/vec4 v000001ebd3c37a80_0, 0;
    %load/vec4 v000001ebd3c39060_0;
    %assign/vec4 v000001ebd3c38ca0_0, 0;
    %load/vec4 v000001ebd3c38f20_0;
    %assign/vec4 v000001ebd3c394c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %jmp T_31.64;
T_31.63 ;
    %load/vec4 v000001ebd3c37ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.65, 8;
    %load/vec4 v000001ebd3c37b20_0;
    %assign/vec4 v000001ebd3c399c0_0, 0;
    %load/vec4 v000001ebd3c39e20_0;
    %assign/vec4 v000001ebd3c3a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.65 ;
T_31.64 ;
    %jmp T_31.62;
T_31.61 ;
    %load/vec4 v000001ebd3c3fc70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.67, 4;
    %load/vec4 v000001ebd3c38520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.69, 8;
    %load/vec4 v000001ebd3c399c0_0;
    %assign/vec4 v000001ebd3c38c00_0, 0;
    %load/vec4 v000001ebd3c3a0a0_0;
    %assign/vec4 v000001ebd3c37a80_0, 0;
    %load/vec4 v000001ebd3c396a0_0;
    %assign/vec4 v000001ebd3c38ca0_0, 0;
    %load/vec4 v000001ebd3c38b60_0;
    %assign/vec4 v000001ebd3c394c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %jmp T_31.70;
T_31.69 ;
    %load/vec4 v000001ebd3c37ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.71, 8;
    %load/vec4 v000001ebd3c37b20_0;
    %assign/vec4 v000001ebd3c399c0_0, 0;
    %load/vec4 v000001ebd3c39e20_0;
    %assign/vec4 v000001ebd3c3a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c38520_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001ebd37cef08, v000001ebd3c37b20_0, v000001ebd3c39e20_0 {0 0 0};
    %load/vec4 v000001ebd3c3fc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c3fc70_0, 0;
T_31.71 ;
T_31.70 ;
T_31.67 ;
T_31.62 ;
T_31.56 ;
T_31.54 ;
T_31.52 ;
    %jmp T_31.15;
T_31.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c38200_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001ebd37cef08, v000001ebd3c39920_0 {0 0 0};
    %jmp T_31.15;
T_31.15 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ebd3c32110;
T_32 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c43f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c42650_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001ebd3c435f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.2 ;
    %load/vec4 v000001ebd3c43370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v000001ebd3c44130_0;
    %assign/vec4 v000001ebd3c441d0_0, 0;
    %load/vec4 v000001ebd3c434b0_0;
    %assign/vec4 v000001ebd3c42290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c42650_0, 0;
T_32.9 ;
    %jmp T_32.8;
T_32.3 ;
    %load/vec4 v000001ebd3c437d0_0;
    %assign/vec4 v000001ebd3c448b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %jmp T_32.8;
T_32.4 ;
    %load/vec4 v000001ebd3c448b0_0;
    %load/vec4 v000001ebd3c428d0_0;
    %add;
    %assign/vec4 v000001ebd3c43190_0, 0;
    %load/vec4 v000001ebd3c448b0_0;
    %load/vec4 v000001ebd3c428d0_0;
    %add;
    %assign/vec4 v000001ebd3c441d0_0, 0;
    %load/vec4 v000001ebd3c434b0_0;
    %assign/vec4 v000001ebd3c42290_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %jmp T_32.8;
T_32.5 ;
    %load/vec4 v000001ebd3c437d0_0;
    %assign/vec4 v000001ebd3c448b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %jmp T_32.8;
T_32.6 ;
    %load/vec4 v000001ebd3c448b0_0;
    %load/vec4 v000001ebd3c43c30_0;
    %add;
    %assign/vec4 v000001ebd3c43190_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v000001ebd3c43190_0;
    %assign/vec4 v000001ebd3c44270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c42650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c435f0_0, 0;
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001ebd3c322a0;
T_33 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c47150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c45a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c470b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001ebd3c45a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %jmp T_33.5;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c470b0_0, 0;
    %load/vec4 v000001ebd3c45990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c45a30_0, 0;
T_33.6 ;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v000001ebd3c46d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %jmp T_33.21;
T_33.8 ;
    %load/vec4 v000001ebd3c453f0_0;
    %load/vec4 v000001ebd3c453f0_0;
    %mul;
    %assign/vec4 v000001ebd3c461b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.9 ;
    %load/vec4 v000001ebd3c46570_0;
    %load/vec4 v000001ebd3c46570_0;
    %mul;
    %assign/vec4 v000001ebd3c44b30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.10 ;
    %load/vec4 v000001ebd3c457b0_0;
    %load/vec4 v000001ebd3c457b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c46390_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.11 ;
    %load/vec4 v000001ebd3c461b0_0;
    %assign/vec4 v000001ebd3c45030_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.12 ;
    %load/vec4 v000001ebd3c453f0_0;
    %load/vec4 v000001ebd3c46570_0;
    %add;
    %load/vec4 v000001ebd3c453f0_0;
    %load/vec4 v000001ebd3c46570_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c461b0_0;
    %sub;
    %load/vec4 v000001ebd3c44b30_0;
    %sub;
    %assign/vec4 v000001ebd3c44a90_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.13 ;
    %load/vec4 v000001ebd3c45030_0;
    %load/vec4 v000001ebd3c44b30_0;
    %add;
    %assign/vec4 v000001ebd3c44db0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.14 ;
    %load/vec4 v000001ebd3c44db0_0;
    %load/vec4 v000001ebd3c46390_0;
    %sub;
    %assign/vec4 v000001ebd3c45850_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.15 ;
    %load/vec4 v000001ebd3c45030_0;
    %load/vec4 v000001ebd3c44b30_0;
    %sub;
    %assign/vec4 v000001ebd3c44bd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.16 ;
    %load/vec4 v000001ebd3c44a90_0;
    %load/vec4 v000001ebd3c45850_0;
    %mul;
    %assign/vec4 v000001ebd3c44c70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.17 ;
    %load/vec4 v000001ebd3c44db0_0;
    %load/vec4 v000001ebd3c44bd0_0;
    %mul;
    %assign/vec4 v000001ebd3c44d10_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.18 ;
    %load/vec4 v000001ebd3c45850_0;
    %load/vec4 v000001ebd3c44db0_0;
    %mul;
    %assign/vec4 v000001ebd3c45170_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.19 ;
    %load/vec4 v000001ebd3c44a90_0;
    %load/vec4 v000001ebd3c44bd0_0;
    %mul;
    %assign/vec4 v000001ebd3c45350_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c46d90_0, 0;
    %jmp T_33.21;
T_33.20 ;
    %load/vec4 v000001ebd3c44c70_0;
    %assign/vec4 v000001ebd3c47010_0, 0;
    %load/vec4 v000001ebd3c44d10_0;
    %assign/vec4 v000001ebd3c46bb0_0, 0;
    %load/vec4 v000001ebd3c45170_0;
    %assign/vec4 v000001ebd3c46cf0_0, 0;
    %load/vec4 v000001ebd3c45350_0;
    %assign/vec4 v000001ebd3c46e30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c45a30_0, 0;
    %jmp T_33.21;
T_33.21 ;
    %pop/vec4 1;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c470b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c45a30_0, 0;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ebd3c317b0;
T_34 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c449f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c462f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c464d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c46f70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001ebd3c462f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %jmp T_34.5;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c464d0_0, 0;
    %load/vec4 v000001ebd3c46930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c46f70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c462f0_0, 0;
T_34.6 ;
    %jmp T_34.5;
T_34.3 ;
    %load/vec4 v000001ebd3c45530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.20, 6;
    %jmp T_34.21;
T_34.8 ;
    %load/vec4 v000001ebd3c43550_0;
    %load/vec4 v000001ebd3c43910_0;
    %sub;
    %load/vec4 v000001ebd3c44090_0;
    %load/vec4 v000001ebd3c44310_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c426f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.9 ;
    %load/vec4 v000001ebd3c43550_0;
    %load/vec4 v000001ebd3c43910_0;
    %add;
    %load/vec4 v000001ebd3c44090_0;
    %load/vec4 v000001ebd3c44310_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c423d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.10 ;
    %load/vec4 v000001ebd3c42bf0_0;
    %load/vec4 v000001ebd3c42d30_0;
    %mul;
    %assign/vec4 v000001ebd3c42790_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.11 ;
    %load/vec4 v000001ebd3c42c90_0;
    %load/vec4 v000001ebd3c42dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c42ab0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.12 ;
    %load/vec4 v000001ebd3c423d0_0;
    %load/vec4 v000001ebd3c426f0_0;
    %sub;
    %assign/vec4 v000001ebd3c43870_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.13 ;
    %load/vec4 v000001ebd3c42ab0_0;
    %load/vec4 v000001ebd3c42790_0;
    %sub;
    %assign/vec4 v000001ebd3c42470_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.14 ;
    %load/vec4 v000001ebd3c42ab0_0;
    %load/vec4 v000001ebd3c42790_0;
    %add;
    %assign/vec4 v000001ebd3c42f10_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.15 ;
    %load/vec4 v000001ebd3c423d0_0;
    %load/vec4 v000001ebd3c426f0_0;
    %add;
    %assign/vec4 v000001ebd3c443b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.16 ;
    %load/vec4 v000001ebd3c43870_0;
    %load/vec4 v000001ebd3c42470_0;
    %mul;
    %assign/vec4 v000001ebd3c43a50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.17 ;
    %load/vec4 v000001ebd3c42f10_0;
    %load/vec4 v000001ebd3c443b0_0;
    %mul;
    %assign/vec4 v000001ebd3c43af0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.18 ;
    %load/vec4 v000001ebd3c42470_0;
    %load/vec4 v000001ebd3c42f10_0;
    %mul;
    %assign/vec4 v000001ebd3c43b90_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.19 ;
    %load/vec4 v000001ebd3c43870_0;
    %load/vec4 v000001ebd3c443b0_0;
    %mul;
    %assign/vec4 v000001ebd3c43690_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c45530_0, 0;
    %jmp T_34.21;
T_34.20 ;
    %load/vec4 v000001ebd3c43a50_0;
    %assign/vec4 v000001ebd3c44450_0, 0;
    %load/vec4 v000001ebd3c43af0_0;
    %assign/vec4 v000001ebd3c42e70_0, 0;
    %load/vec4 v000001ebd3c43b90_0;
    %assign/vec4 v000001ebd3c444f0_0, 0;
    %load/vec4 v000001ebd3c43690_0;
    %assign/vec4 v000001ebd3c439b0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c46f70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c462f0_0, 0;
    %jmp T_34.21;
T_34.21 ;
    %pop/vec4 1;
    %jmp T_34.5;
T_34.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c464d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c462f0_0, 0;
    %jmp T_34.5;
T_34.5 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001ebd3c31300;
T_35 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c471f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c46750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c46610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c46c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c45f30_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001ebd3c46b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c46c50_0, 0;
T_35.2 ;
    %load/vec4 v000001ebd3c45e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c45f30_0, 0;
T_35.4 ;
    %load/vec4 v000001ebd3c476f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %jmp T_35.13;
T_35.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c46750_0, 0;
    %load/vec4 v000001ebd3c475b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c45fd0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c44e50_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c46430_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c466b0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c45710_0, 0;
    %load/vec4 v000001ebd3c455d0_0;
    %assign/vec4 v000001ebd3c45b70_0, 0;
    %load/vec4 v000001ebd3c45490_0;
    %assign/vec4 v000001ebd3c45c10_0, 0;
    %load/vec4 v000001ebd3c45670_0;
    %assign/vec4 v000001ebd3c45210_0, 0;
    %load/vec4 v000001ebd3c44f90_0;
    %assign/vec4 v000001ebd3c44ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c46610_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
T_35.14 ;
    %jmp T_35.13;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c46c50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %jmp T_35.13;
T_35.8 ;
    %load/vec4 v000001ebd3c46b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.16, 8;
    %load/vec4 v000001ebd3c46890_0;
    %assign/vec4 v000001ebd3c44e50_0, 0;
    %load/vec4 v000001ebd3c469d0_0;
    %assign/vec4 v000001ebd3c46430_0, 0;
    %load/vec4 v000001ebd3c46a70_0;
    %assign/vec4 v000001ebd3c466b0_0, 0;
    %load/vec4 v000001ebd3c467f0_0;
    %assign/vec4 v000001ebd3c45710_0, 0;
    %load/vec4 v000001ebd3c46610_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c46610_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
T_35.16 ;
    %jmp T_35.13;
T_35.9 ;
    %load/vec4 v000001ebd3c47790_0;
    %load/vec4 v000001ebd3c45fd0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c45f30_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %jmp T_35.19;
T_35.18 ;
    %load/vec4 v000001ebd3c45fd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %jmp T_35.21;
T_35.20 ;
    %load/vec4 v000001ebd3c45fd0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c45fd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
T_35.21 ;
T_35.19 ;
    %jmp T_35.13;
T_35.10 ;
    %load/vec4 v000001ebd3c45e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.22, 8;
    %load/vec4 v000001ebd3c46110_0;
    %assign/vec4 v000001ebd3c44e50_0, 0;
    %load/vec4 v000001ebd3c45d50_0;
    %assign/vec4 v000001ebd3c46430_0, 0;
    %load/vec4 v000001ebd3c45df0_0;
    %assign/vec4 v000001ebd3c466b0_0, 0;
    %load/vec4 v000001ebd3c45cb0_0;
    %assign/vec4 v000001ebd3c45710_0, 0;
    %load/vec4 v000001ebd3c46610_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c46610_0, 0;
    %load/vec4 v000001ebd3c45fd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %jmp T_35.25;
T_35.24 ;
    %load/vec4 v000001ebd3c45fd0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c45fd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
T_35.25 ;
T_35.22 ;
    %jmp T_35.13;
T_35.11 ;
    %load/vec4 v000001ebd3c44e50_0;
    %assign/vec4 v000001ebd3c450d0_0, 0;
    %load/vec4 v000001ebd3c46430_0;
    %assign/vec4 v000001ebd3c46ed0_0, 0;
    %load/vec4 v000001ebd3c466b0_0;
    %assign/vec4 v000001ebd3c452b0_0, 0;
    %load/vec4 v000001ebd3c45710_0;
    %assign/vec4 v000001ebd3c46070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c46750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c476f0_0, 0;
    %jmp T_35.13;
T_35.13 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001ebd3c31df0;
T_36 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c43410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c446d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c42a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c43050_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001ebd3c446d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %jmp T_36.5;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c42a10_0, 0;
    %load/vec4 v000001ebd3c430f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c43050_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c446d0_0, 0;
T_36.6 ;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v000001ebd3c44770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_36.20, 6;
    %jmp T_36.21;
T_36.8 ;
    %load/vec4 v000001ebd3c41930_0;
    %load/vec4 v000001ebd3c417f0_0;
    %sub;
    %load/vec4 v000001ebd3c42fb0_0;
    %load/vec4 v000001ebd3c43d70_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c40cb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.9 ;
    %load/vec4 v000001ebd3c41930_0;
    %load/vec4 v000001ebd3c417f0_0;
    %add;
    %load/vec4 v000001ebd3c42fb0_0;
    %load/vec4 v000001ebd3c43d70_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c40df0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.10 ;
    %load/vec4 v000001ebd3c41250_0;
    %load/vec4 v000001ebd3c41a70_0;
    %mul;
    %assign/vec4 v000001ebd3c40f30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.11 ;
    %load/vec4 v000001ebd3c419d0_0;
    %load/vec4 v000001ebd3c44630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c41750_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.12 ;
    %load/vec4 v000001ebd3c40df0_0;
    %load/vec4 v000001ebd3c40cb0_0;
    %sub;
    %assign/vec4 v000001ebd3c41070_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.13 ;
    %load/vec4 v000001ebd3c41750_0;
    %load/vec4 v000001ebd3c40f30_0;
    %sub;
    %assign/vec4 v000001ebd3c41110_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.14 ;
    %load/vec4 v000001ebd3c41750_0;
    %load/vec4 v000001ebd3c40f30_0;
    %add;
    %assign/vec4 v000001ebd3c411b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.15 ;
    %load/vec4 v000001ebd3c40df0_0;
    %load/vec4 v000001ebd3c40cb0_0;
    %add;
    %assign/vec4 v000001ebd3c41890_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.16 ;
    %load/vec4 v000001ebd3c41070_0;
    %load/vec4 v000001ebd3c41110_0;
    %mul;
    %assign/vec4 v000001ebd3c42510_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.17 ;
    %load/vec4 v000001ebd3c411b0_0;
    %load/vec4 v000001ebd3c41890_0;
    %mul;
    %assign/vec4 v000001ebd3c42970_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.18 ;
    %load/vec4 v000001ebd3c41110_0;
    %load/vec4 v000001ebd3c411b0_0;
    %mul;
    %assign/vec4 v000001ebd3c432d0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.19 ;
    %load/vec4 v000001ebd3c41070_0;
    %load/vec4 v000001ebd3c41890_0;
    %mul;
    %assign/vec4 v000001ebd3c42330_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c44770_0, 0;
    %jmp T_36.21;
T_36.20 ;
    %load/vec4 v000001ebd3c42510_0;
    %assign/vec4 v000001ebd3c43cd0_0, 0;
    %load/vec4 v000001ebd3c42970_0;
    %assign/vec4 v000001ebd3c421f0_0, 0;
    %load/vec4 v000001ebd3c432d0_0;
    %assign/vec4 v000001ebd3c43730_0, 0;
    %load/vec4 v000001ebd3c42330_0;
    %assign/vec4 v000001ebd3c44810_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c43050_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c446d0_0, 0;
    %jmp T_36.21;
T_36.21 ;
    %pop/vec4 1;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c42a10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c446d0_0, 0;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001ebd3c62650;
T_37 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c5f1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c5f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5fbf0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001ebd3c5f290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %jmp T_37.5;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5fbf0_0, 0;
    %load/vec4 v000001ebd3c5fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c5f290_0, 0;
T_37.6 ;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v000001ebd3c5fdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_37.20, 6;
    %jmp T_37.21;
T_37.8 ;
    %load/vec4 v000001ebd3c5c590_0;
    %load/vec4 v000001ebd3c5c590_0;
    %mul;
    %assign/vec4 v000001ebd3c5d990_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.9 ;
    %load/vec4 v000001ebd3c5e930_0;
    %load/vec4 v000001ebd3c5e930_0;
    %mul;
    %assign/vec4 v000001ebd3c5bd70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.10 ;
    %load/vec4 v000001ebd3c5e250_0;
    %load/vec4 v000001ebd3c5e250_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c5be10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.11 ;
    %load/vec4 v000001ebd3c5d990_0;
    %assign/vec4 v000001ebd3c5c1d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.12 ;
    %load/vec4 v000001ebd3c5c590_0;
    %load/vec4 v000001ebd3c5e930_0;
    %add;
    %load/vec4 v000001ebd3c5c590_0;
    %load/vec4 v000001ebd3c5e930_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c5d990_0;
    %sub;
    %load/vec4 v000001ebd3c5bd70_0;
    %sub;
    %assign/vec4 v000001ebd3c5dad0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.13 ;
    %load/vec4 v000001ebd3c5c1d0_0;
    %load/vec4 v000001ebd3c5bd70_0;
    %add;
    %assign/vec4 v000001ebd3c5c270_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.14 ;
    %load/vec4 v000001ebd3c5c270_0;
    %load/vec4 v000001ebd3c5be10_0;
    %sub;
    %assign/vec4 v000001ebd3c5beb0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.15 ;
    %load/vec4 v000001ebd3c5c1d0_0;
    %load/vec4 v000001ebd3c5bd70_0;
    %sub;
    %assign/vec4 v000001ebd3c5c310_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.16 ;
    %load/vec4 v000001ebd3c5dad0_0;
    %load/vec4 v000001ebd3c5beb0_0;
    %mul;
    %assign/vec4 v000001ebd3c5f830_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.17 ;
    %load/vec4 v000001ebd3c5c270_0;
    %load/vec4 v000001ebd3c5c310_0;
    %mul;
    %assign/vec4 v000001ebd3c5e4d0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.18 ;
    %load/vec4 v000001ebd3c5beb0_0;
    %load/vec4 v000001ebd3c5c270_0;
    %mul;
    %assign/vec4 v000001ebd3c5eed0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.19 ;
    %load/vec4 v000001ebd3c5dad0_0;
    %load/vec4 v000001ebd3c5c310_0;
    %mul;
    %assign/vec4 v000001ebd3c5f0b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c5fdd0_0, 0;
    %jmp T_37.21;
T_37.20 ;
    %load/vec4 v000001ebd3c5f830_0;
    %assign/vec4 v000001ebd3c5e390_0, 0;
    %load/vec4 v000001ebd3c5e4d0_0;
    %assign/vec4 v000001ebd3c5ee30_0, 0;
    %load/vec4 v000001ebd3c5eed0_0;
    %assign/vec4 v000001ebd3c5e6b0_0, 0;
    %load/vec4 v000001ebd3c5f0b0_0;
    %assign/vec4 v000001ebd3c5f970_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c5f290_0, 0;
    %jmp T_37.21;
T_37.21 ;
    %pop/vec4 1;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5fbf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c5f290_0, 0;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001ebd3c616b0;
T_38 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c5bcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c5d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5bf50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5d170_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001ebd3c5d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %jmp T_38.5;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5bf50_0, 0;
    %load/vec4 v000001ebd3c5d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5d170_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c5d710_0, 0;
T_38.6 ;
    %jmp T_38.5;
T_38.3 ;
    %load/vec4 v000001ebd3c5baf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %jmp T_38.21;
T_38.8 ;
    %load/vec4 v000001ebd3c5ddf0_0;
    %load/vec4 v000001ebd3c5dc10_0;
    %sub;
    %load/vec4 v000001ebd3c5d5d0_0;
    %load/vec4 v000001ebd3c5cbd0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c5d490_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.9 ;
    %load/vec4 v000001ebd3c5ddf0_0;
    %load/vec4 v000001ebd3c5dc10_0;
    %add;
    %load/vec4 v000001ebd3c5d5d0_0;
    %load/vec4 v000001ebd3c5cbd0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c5b9b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.10 ;
    %load/vec4 v000001ebd3c5bff0_0;
    %load/vec4 v000001ebd3c5c130_0;
    %mul;
    %assign/vec4 v000001ebd3c5ca90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.11 ;
    %load/vec4 v000001ebd3c5cb30_0;
    %load/vec4 v000001ebd3c5cc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c5da30_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.12 ;
    %load/vec4 v000001ebd3c5b9b0_0;
    %load/vec4 v000001ebd3c5d490_0;
    %sub;
    %assign/vec4 v000001ebd3c5db70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.13 ;
    %load/vec4 v000001ebd3c5da30_0;
    %load/vec4 v000001ebd3c5ca90_0;
    %sub;
    %assign/vec4 v000001ebd3c5cdb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.14 ;
    %load/vec4 v000001ebd3c5da30_0;
    %load/vec4 v000001ebd3c5ca90_0;
    %add;
    %assign/vec4 v000001ebd3c5ba50_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.15 ;
    %load/vec4 v000001ebd3c5b9b0_0;
    %load/vec4 v000001ebd3c5d490_0;
    %add;
    %assign/vec4 v000001ebd3c5bb90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.16 ;
    %load/vec4 v000001ebd3c5db70_0;
    %load/vec4 v000001ebd3c5cdb0_0;
    %mul;
    %assign/vec4 v000001ebd3c5dd50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.17 ;
    %load/vec4 v000001ebd3c5ba50_0;
    %load/vec4 v000001ebd3c5bb90_0;
    %mul;
    %assign/vec4 v000001ebd3c5b870_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.18 ;
    %load/vec4 v000001ebd3c5cdb0_0;
    %load/vec4 v000001ebd3c5ba50_0;
    %mul;
    %assign/vec4 v000001ebd3c5d0d0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.19 ;
    %load/vec4 v000001ebd3c5db70_0;
    %load/vec4 v000001ebd3c5bb90_0;
    %mul;
    %assign/vec4 v000001ebd3c5dcb0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c5baf0_0, 0;
    %jmp T_38.21;
T_38.20 ;
    %load/vec4 v000001ebd3c5dd50_0;
    %assign/vec4 v000001ebd3c5c4f0_0, 0;
    %load/vec4 v000001ebd3c5b870_0;
    %assign/vec4 v000001ebd3c5cf90_0, 0;
    %load/vec4 v000001ebd3c5d0d0_0;
    %assign/vec4 v000001ebd3c5d030_0, 0;
    %load/vec4 v000001ebd3c5dcb0_0;
    %assign/vec4 v000001ebd3c5cd10_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c5d170_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c5d710_0, 0;
    %jmp T_38.21;
T_38.21 ;
    %pop/vec4 1;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5bf50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c5d710_0, 0;
    %jmp T_38.5;
T_38.5 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001ebd3c30b30;
T_39 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c5e750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5ec50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5eb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5f5b0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001ebd3c5f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5fab0_0, 0;
T_39.2 ;
    %load/vec4 v000001ebd3c5ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5f5b0_0, 0;
T_39.4 ;
    %load/vec4 v000001ebd3c60050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %jmp T_39.13;
T_39.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5ec50_0, 0;
    %load/vec4 v000001ebd3c5ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c5f790_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c5f010_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c60190_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c5e9d0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c5f3d0_0, 0;
    %load/vec4 v000001ebd3c5fb50_0;
    %assign/vec4 v000001ebd3c5f150_0, 0;
    %load/vec4 v000001ebd3c5fc90_0;
    %assign/vec4 v000001ebd3c5fd30_0, 0;
    %load/vec4 v000001ebd3c60230_0;
    %assign/vec4 v000001ebd3c5ed90_0, 0;
    %load/vec4 v000001ebd3c5ef70_0;
    %assign/vec4 v000001ebd3c60550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5eb10_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
T_39.14 ;
    %jmp T_39.13;
T_39.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5fab0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %jmp T_39.13;
T_39.8 ;
    %load/vec4 v000001ebd3c5f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.16, 8;
    %load/vec4 v000001ebd3c5e570_0;
    %assign/vec4 v000001ebd3c5f010_0, 0;
    %load/vec4 v000001ebd3c5f650_0;
    %assign/vec4 v000001ebd3c60190_0, 0;
    %load/vec4 v000001ebd3c5fa10_0;
    %assign/vec4 v000001ebd3c5e9d0_0, 0;
    %load/vec4 v000001ebd3c5e610_0;
    %assign/vec4 v000001ebd3c5f3d0_0, 0;
    %load/vec4 v000001ebd3c5eb10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c5eb10_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
T_39.16 ;
    %jmp T_39.13;
T_39.9 ;
    %load/vec4 v000001ebd3c5ff10_0;
    %load/vec4 v000001ebd3c5f790_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5f5b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v000001ebd3c5f790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %jmp T_39.21;
T_39.20 ;
    %load/vec4 v000001ebd3c5f790_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c5f790_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
T_39.21 ;
T_39.19 ;
    %jmp T_39.13;
T_39.10 ;
    %load/vec4 v000001ebd3c5ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.22, 8;
    %load/vec4 v000001ebd3c60690_0;
    %assign/vec4 v000001ebd3c5f010_0, 0;
    %load/vec4 v000001ebd3c5ea70_0;
    %assign/vec4 v000001ebd3c60190_0, 0;
    %load/vec4 v000001ebd3c5f6f0_0;
    %assign/vec4 v000001ebd3c5e9d0_0, 0;
    %load/vec4 v000001ebd3c600f0_0;
    %assign/vec4 v000001ebd3c5f3d0_0, 0;
    %load/vec4 v000001ebd3c5eb10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c5eb10_0, 0;
    %load/vec4 v000001ebd3c5f790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %jmp T_39.25;
T_39.24 ;
    %load/vec4 v000001ebd3c5f790_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c5f790_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
T_39.25 ;
T_39.22 ;
    %jmp T_39.13;
T_39.11 ;
    %load/vec4 v000001ebd3c5f010_0;
    %assign/vec4 v000001ebd3c5f330_0, 0;
    %load/vec4 v000001ebd3c60190_0;
    %assign/vec4 v000001ebd3c5f470_0, 0;
    %load/vec4 v000001ebd3c5e9d0_0;
    %assign/vec4 v000001ebd3c5f510_0, 0;
    %load/vec4 v000001ebd3c5f3d0_0;
    %assign/vec4 v000001ebd3c5ebb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5ec50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c60050_0, 0;
    %jmp T_39.13;
T_39.13 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001ebd3c31f80;
T_40 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c5d530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c5df30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5c090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5d7b0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001ebd3c5df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %jmp T_40.5;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5c090_0, 0;
    %load/vec4 v000001ebd3c5c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5d7b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c5df30_0, 0;
T_40.6 ;
    %jmp T_40.5;
T_40.3 ;
    %load/vec4 v000001ebd3c5d3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.20, 6;
    %jmp T_40.21;
T_40.8 ;
    %load/vec4 v000001ebd3c5d850_0;
    %load/vec4 v000001ebd3c5d2b0_0;
    %sub;
    %load/vec4 v000001ebd3c5d8f0_0;
    %load/vec4 v000001ebd3c5c630_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c478d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.9 ;
    %load/vec4 v000001ebd3c5d850_0;
    %load/vec4 v000001ebd3c5d2b0_0;
    %add;
    %load/vec4 v000001ebd3c5d8f0_0;
    %load/vec4 v000001ebd3c5c630_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c47330_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.10 ;
    %load/vec4 v000001ebd3c5c9f0_0;
    %load/vec4 v000001ebd3c5ce50_0;
    %mul;
    %assign/vec4 v000001ebd3c47830_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.11 ;
    %load/vec4 v000001ebd3c5b910_0;
    %load/vec4 v000001ebd3c5d350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c47290_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.12 ;
    %load/vec4 v000001ebd3c47330_0;
    %load/vec4 v000001ebd3c478d0_0;
    %sub;
    %assign/vec4 v000001ebd3c473d0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.13 ;
    %load/vec4 v000001ebd3c47290_0;
    %load/vec4 v000001ebd3c47830_0;
    %sub;
    %assign/vec4 v000001ebd3c47470_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.14 ;
    %load/vec4 v000001ebd3c47290_0;
    %load/vec4 v000001ebd3c47830_0;
    %add;
    %assign/vec4 v000001ebd3c47510_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.15 ;
    %load/vec4 v000001ebd3c47330_0;
    %load/vec4 v000001ebd3c478d0_0;
    %add;
    %assign/vec4 v000001ebd3c47650_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.16 ;
    %load/vec4 v000001ebd3c473d0_0;
    %load/vec4 v000001ebd3c47470_0;
    %mul;
    %assign/vec4 v000001ebd3c5c770_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.17 ;
    %load/vec4 v000001ebd3c47510_0;
    %load/vec4 v000001ebd3c47650_0;
    %mul;
    %assign/vec4 v000001ebd3c5dfd0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.18 ;
    %load/vec4 v000001ebd3c47470_0;
    %load/vec4 v000001ebd3c47510_0;
    %mul;
    %assign/vec4 v000001ebd3c5c6d0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.19 ;
    %load/vec4 v000001ebd3c473d0_0;
    %load/vec4 v000001ebd3c47650_0;
    %mul;
    %assign/vec4 v000001ebd3c5c450_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c5d3f0_0, 0;
    %jmp T_40.21;
T_40.20 ;
    %load/vec4 v000001ebd3c5c770_0;
    %assign/vec4 v000001ebd3c5de90_0, 0;
    %load/vec4 v000001ebd3c5dfd0_0;
    %assign/vec4 v000001ebd3c5c810_0, 0;
    %load/vec4 v000001ebd3c5c6d0_0;
    %assign/vec4 v000001ebd3c5cef0_0, 0;
    %load/vec4 v000001ebd3c5c450_0;
    %assign/vec4 v000001ebd3c5d670_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c5d7b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c5df30_0, 0;
    %jmp T_40.21;
T_40.21 ;
    %pop/vec4 1;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5c090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c5df30_0, 0;
    %jmp T_40.5;
T_40.5 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001ebd3c31ad0;
T_41 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c5b5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c60cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c59930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5ab50_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001ebd3c5aa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %jmp T_41.15;
T_41.2 ;
    %load/vec4 v000001ebd3c5afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c60cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c59930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
T_41.16 ;
    %jmp T_41.15;
T_41.3 ;
    %load/vec4 v000001ebd3c5ac90_0;
    %assign/vec4 v000001ebd3c59bb0_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001ebd3c5a010_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001ebd3c5a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.4 ;
    %load/vec4 v000001ebd3c5b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.18, 8;
    %load/vec4 v000001ebd3c59cf0_0;
    %assign/vec4 v000001ebd3c5e430_0, 0;
    %load/vec4 v000001ebd3c59f70_0;
    %assign/vec4 v000001ebd3c5e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
T_41.18 ;
    %jmp T_41.15;
T_41.5 ;
    %load/vec4 v000001ebd3c60a50_0;
    %assign/vec4 v000001ebd3c59bb0_0, 0;
    %load/vec4 v000001ebd3c604b0_0;
    %assign/vec4 v000001ebd3c5a010_0, 0;
    %load/vec4 v000001ebd3c605f0_0;
    %assign/vec4 v000001ebd3c5a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.6 ;
    %load/vec4 v000001ebd3c5b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.20, 8;
    %load/vec4 v000001ebd3c59cf0_0;
    %assign/vec4 v000001ebd3c609b0_0, 0;
    %load/vec4 v000001ebd3c59f70_0;
    %assign/vec4 v000001ebd3c60e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
T_41.20 ;
    %jmp T_41.15;
T_41.7 ;
    %load/vec4 v000001ebd3c60eb0_0;
    %assign/vec4 v000001ebd3c59bb0_0, 0;
    %load/vec4 v000001ebd3c60730_0;
    %assign/vec4 v000001ebd3c5a010_0, 0;
    %load/vec4 v000001ebd3c607d0_0;
    %assign/vec4 v000001ebd3c5a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.8 ;
    %load/vec4 v000001ebd3c5b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.22, 8;
    %load/vec4 v000001ebd3c59cf0_0;
    %assign/vec4 v000001ebd3c60d70_0, 0;
    %load/vec4 v000001ebd3c59f70_0;
    %assign/vec4 v000001ebd3c60910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c59d90_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
T_41.22 ;
    %jmp T_41.15;
T_41.9 ;
    %load/vec4 v000001ebd3c60370_0;
    %assign/vec4 v000001ebd3c5a970_0, 0;
    %load/vec4 v000001ebd3c60410_0;
    %assign/vec4 v000001ebd3c59c50_0, 0;
    %load/vec4 v000001ebd3c609b0_0;
    %assign/vec4 v000001ebd3c5a0b0_0, 0;
    %load/vec4 v000001ebd3c60e10_0;
    %assign/vec4 v000001ebd3c5b690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5ab50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.10 ;
    %load/vec4 v000001ebd3c5b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.24, 8;
    %load/vec4 v000001ebd3c5abf0_0;
    %assign/vec4 v000001ebd3c5ad30_0, 0;
    %load/vec4 v000001ebd3c59ed0_0;
    %assign/vec4 v000001ebd3c5b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5ab50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
T_41.24 ;
    %jmp T_41.15;
T_41.11 ;
    %load/vec4 v000001ebd3c5ad30_0;
    %assign/vec4 v000001ebd3c5a970_0, 0;
    %load/vec4 v000001ebd3c5b730_0;
    %assign/vec4 v000001ebd3c59c50_0, 0;
    %load/vec4 v000001ebd3c60d70_0;
    %assign/vec4 v000001ebd3c5a0b0_0, 0;
    %load/vec4 v000001ebd3c60910_0;
    %assign/vec4 v000001ebd3c5b690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5ab50_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.12 ;
    %load/vec4 v000001ebd3c5b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.26, 8;
    %load/vec4 v000001ebd3c5abf0_0;
    %assign/vec4 v000001ebd3c5e110_0, 0;
    %load/vec4 v000001ebd3c59ed0_0;
    %assign/vec4 v000001ebd3c5e1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5ab50_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
T_41.26 ;
    %jmp T_41.15;
T_41.13 ;
    %load/vec4 v000001ebd3c5e430_0;
    %load/vec4 v000001ebd3c5e110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3c5e070_0;
    %load/vec4 v000001ebd3c5e1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ebd3c59930_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c60cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c5aa10_0, 0;
    %jmp T_41.15;
T_41.15 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001ebd3c31940;
T_42 ;
    %wait E_000001ebd3b29630;
    %load/vec4 v000001ebd3c68630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c68bd0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c67d70_0, 0, 255;
    %jmp T_42.5;
T_42.0 ;
    %load/vec4 v000001ebd3c5a3d0_0;
    %store/vec4 v000001ebd3c68bd0_0, 0, 255;
    %load/vec4 v000001ebd3c5b050_0;
    %store/vec4 v000001ebd3c67d70_0, 0, 255;
    %jmp T_42.5;
T_42.1 ;
    %load/vec4 v000001ebd3c5a470_0;
    %store/vec4 v000001ebd3c68bd0_0, 0, 255;
    %load/vec4 v000001ebd3c591b0_0;
    %store/vec4 v000001ebd3c67d70_0, 0, 255;
    %jmp T_42.5;
T_42.2 ;
    %load/vec4 v000001ebd3c5ae70_0;
    %store/vec4 v000001ebd3c68bd0_0, 0, 255;
    %load/vec4 v000001ebd3c5a790_0;
    %store/vec4 v000001ebd3c67d70_0, 0, 255;
    %jmp T_42.5;
T_42.3 ;
    %load/vec4 v000001ebd3c5a510_0;
    %store/vec4 v000001ebd3c68bd0_0, 0, 255;
    %load/vec4 v000001ebd3c5a5b0_0;
    %store/vec4 v000001ebd3c67d70_0, 0, 255;
    %jmp T_42.5;
T_42.5 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001ebd3c31940;
T_43 ;
    %wait E_000001ebd3b28bf0;
    %load/vec4 v000001ebd3c68630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001ebd3c67c30_0, 0, 252;
    %jmp T_43.5;
T_43.0 ;
    %load/vec4 v000001ebd3c674b0_0;
    %store/vec4 v000001ebd3c67c30_0, 0, 252;
    %jmp T_43.5;
T_43.1 ;
    %load/vec4 v000001ebd3c67550_0;
    %store/vec4 v000001ebd3c67c30_0, 0, 252;
    %jmp T_43.5;
T_43.2 ;
    %load/vec4 v000001ebd3c68770_0;
    %store/vec4 v000001ebd3c67c30_0, 0, 252;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v000001ebd3c688b0_0;
    %store/vec4 v000001ebd3c67c30_0, 0, 252;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000001ebd3c31940;
T_44 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c686d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c68310_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001ebd3c5b410_0;
    %assign/vec4 v000001ebd3c68310_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001ebd3c31940;
T_45 ;
    %wait E_000001ebd3b29430;
    %load/vec4 v000001ebd3c68310_0;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
    %load/vec4 v000001ebd3c68310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %jmp T_45.14;
T_45.0 ;
    %load/vec4 v000001ebd3c689f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.15 ;
    %jmp T_45.14;
T_45.1 ;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.17 ;
    %jmp T_45.14;
T_45.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c684f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.19 ;
    %jmp T_45.14;
T_45.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
    %jmp T_45.14;
T_45.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
    %jmp T_45.14;
T_45.5 ;
    %load/vec4 v000001ebd3c59070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.21 ;
    %jmp T_45.14;
T_45.6 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.23 ;
    %jmp T_45.14;
T_45.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c67050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.25 ;
    %jmp T_45.14;
T_45.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
    %jmp T_45.14;
T_45.9 ;
    %load/vec4 v000001ebd3c5a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.27 ;
    %jmp T_45.14;
T_45.10 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.29 ;
    %jmp T_45.14;
T_45.11 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
T_45.31 ;
    %jmp T_45.14;
T_45.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
    %jmp T_45.14;
T_45.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ebd3c5b410_0, 0, 4;
    %jmp T_45.14;
T_45.14 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001ebd3c31940;
T_46 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c686d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c67910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c67690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c66d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5b230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5b0f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c59430_0, 0;
    %pushi/vec4 43, 0, 252;
    %assign/vec4 v000001ebd3c68130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c68a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c683b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c672d0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001ebd3c5b0f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c5b0f0_0, 0;
    %load/vec4 v000001ebd3c68310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_46.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_46.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_46.14, 6;
    %jmp T_46.15;
T_46.2 ;
    %load/vec4 v000001ebd3c689f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001ebd382d518 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c67910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c67690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c67730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c66d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c5b230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c5b0f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c59430_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001ebd3c67cd0_0, 0;
T_46.16 ;
    %jmp T_46.15;
T_46.3 ;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_46.18, 5;
    %load/vec4 v000001ebd3c66e70_0;
    %assign/vec4 v000001ebd3c68130_0, 0;
    %load/vec4 v000001ebd3c66e70_0;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c68e50, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001ebd382d518, v000001ebd3c59430_0, v000001ebd3c66e70_0 {0 0 0};
    %load/vec4 v000001ebd3c59430_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c59430_0, 0;
    %jmp T_46.19;
T_46.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c59430_0, 0;
T_46.19 ;
    %jmp T_46.15;
T_46.4 ;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001ebd3c68a90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.20, 8;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ebd3c68e50, 4;
    %assign/vec4 v000001ebd3c68590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c68a90_0, 0;
    %jmp T_46.21;
T_46.20 ;
    %load/vec4 v000001ebd3c684f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.22, 8;
    %load/vec4 v000001ebd3c68450_0;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c592f0, 0, 4;
    %load/vec4 v000001ebd3c677d0_0;
    %load/vec4 v000001ebd3c59430_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c5b2d0, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001ebd382d518, v000001ebd3c59430_0, v000001ebd3c68450_0, v000001ebd3c677d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c68a90_0, 0;
    %load/vec4 v000001ebd3c59430_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c59430_0, 0;
T_46.22 ;
T_46.21 ;
    %jmp T_46.15;
T_46.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c592f0, 4;
    %assign/vec4 v000001ebd3c690d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c5b2d0, 4;
    %assign/vec4 v000001ebd3c67410_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c68e50, 4;
    %assign/vec4 v000001ebd3c68810_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001ebd382d518 {0 0 0};
    %jmp T_46.15;
T_46.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c592f0, 4;
    %assign/vec4 v000001ebd3c5a330_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c5b2d0, 4;
    %assign/vec4 v000001ebd3c5a8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5add0_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001ebd382d518 {0 0 0};
    %jmp T_46.15;
T_46.7 ;
    %load/vec4 v000001ebd3c59070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001ebd382d518 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.24 ;
    %jmp T_46.15;
T_46.8 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_46.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001ebd382d518, v000001ebd3c68630_0 {0 0 0};
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.26 ;
    %jmp T_46.15;
T_46.9 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_46.28, 5;
    %load/vec4 v000001ebd3c683b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.30, 8;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001ebd3c67870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c683b0_0, 0;
    %jmp T_46.31;
T_46.30 ;
    %load/vec4 v000001ebd3c67050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.32, 8;
    %load/vec4 v000001ebd3c68630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.37, 6;
    %jmp T_46.38;
T_46.34 ;
    %load/vec4 v000001ebd3c66c90_0;
    %assign/vec4 v000001ebd3c66fb0_0, 0;
    %jmp T_46.38;
T_46.35 ;
    %load/vec4 v000001ebd3c66c90_0;
    %assign/vec4 v000001ebd3c67190_0, 0;
    %jmp T_46.38;
T_46.36 ;
    %load/vec4 v000001ebd3c66c90_0;
    %assign/vec4 v000001ebd3c675f0_0, 0;
    %jmp T_46.38;
T_46.37 ;
    %load/vec4 v000001ebd3c66c90_0;
    %assign/vec4 v000001ebd3c68950_0, 0;
    %jmp T_46.38;
T_46.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001ebd382d518, v000001ebd3c68630_0, v000001ebd3c66c90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c683b0_0, 0;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.32 ;
T_46.31 ;
    %jmp T_46.29;
T_46.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.29 ;
    %jmp T_46.15;
T_46.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c67910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c67690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c67730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c66d30_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001ebd382d518 {0 0 0};
    %jmp T_46.15;
T_46.11 ;
    %load/vec4 v000001ebd3c5a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001ebd382d518 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.39 ;
    %jmp T_46.15;
T_46.12 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_46.41, 5;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_46.43, 4;
    %load/vec4 v000001ebd3c672d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.45, 8;
    %load/vec4 v000001ebd3c67c30_0;
    %assign/vec4 v000001ebd3c67b90_0, 0;
    %pushi/vec4 2, 0, 252;
    %assign/vec4 v000001ebd3c69170_0, 0;
    %load/vec4 v000001ebd3c68bd0_0;
    %assign/vec4 v000001ebd3c68c70_0, 0;
    %load/vec4 v000001ebd3c67d70_0;
    %assign/vec4 v000001ebd3c67a50_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c68d10_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c69210_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c68db0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c67230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c672d0_0, 0;
    %jmp T_46.46;
T_46.45 ;
    %load/vec4 v000001ebd3c67af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.47, 8;
    %load/vec4 v000001ebd3c67e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001ebd382d518, v000001ebd3c68630_0 {0 0 0};
    %jmp T_46.50;
T_46.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001ebd382d518, v000001ebd3c68630_0 {0 0 0};
T_46.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c672d0_0, 0;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.47 ;
T_46.46 ;
    %jmp T_46.44;
T_46.43 ;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.44 ;
    %jmp T_46.42;
T_46.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.42 ;
    %jmp T_46.15;
T_46.13 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_46.51, 5;
    %load/vec4 v000001ebd3c67cd0_0;
    %load/vec4 v000001ebd3c67c30_0;
    %add;
    %assign/vec4 v000001ebd3c67cd0_0, 0;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
    %jmp T_46.52;
T_46.51 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_46.53, 4;
    %load/vec4 v000001ebd3c67cd0_0;
    %assign/vec4 v000001ebd3c681d0_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001ebd382d518, v000001ebd3c67cd0_0 {0 0 0};
    %load/vec4 v000001ebd3c5a3d0_0;
    %assign/vec4 v000001ebd3c597f0_0, 0;
    %load/vec4 v000001ebd3c5b050_0;
    %assign/vec4 v000001ebd3c5b4b0_0, 0;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
    %jmp T_46.54;
T_46.53 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_46.55, 4;
    %load/vec4 v000001ebd3c69030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.57, 8;
    %load/vec4 v000001ebd3c597f0_0;
    %assign/vec4 v000001ebd3c59390_0, 0;
    %load/vec4 v000001ebd3c5b4b0_0;
    %assign/vec4 v000001ebd3c594d0_0, 0;
    %load/vec4 v000001ebd3c5a470_0;
    %assign/vec4 v000001ebd3c59570_0, 0;
    %load/vec4 v000001ebd3c591b0_0;
    %assign/vec4 v000001ebd3c59610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %jmp T_46.58;
T_46.57 ;
    %load/vec4 v000001ebd3c67370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.59, 8;
    %load/vec4 v000001ebd3c59890_0;
    %assign/vec4 v000001ebd3c597f0_0, 0;
    %load/vec4 v000001ebd3c596b0_0;
    %assign/vec4 v000001ebd3c5b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.59 ;
T_46.58 ;
    %jmp T_46.56;
T_46.55 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_46.61, 4;
    %load/vec4 v000001ebd3c69030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.63, 8;
    %load/vec4 v000001ebd3c597f0_0;
    %assign/vec4 v000001ebd3c59390_0, 0;
    %load/vec4 v000001ebd3c5b4b0_0;
    %assign/vec4 v000001ebd3c594d0_0, 0;
    %load/vec4 v000001ebd3c5ae70_0;
    %assign/vec4 v000001ebd3c59570_0, 0;
    %load/vec4 v000001ebd3c5a790_0;
    %assign/vec4 v000001ebd3c59610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %jmp T_46.64;
T_46.63 ;
    %load/vec4 v000001ebd3c67370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.65, 8;
    %load/vec4 v000001ebd3c59890_0;
    %assign/vec4 v000001ebd3c597f0_0, 0;
    %load/vec4 v000001ebd3c596b0_0;
    %assign/vec4 v000001ebd3c5b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.65 ;
T_46.64 ;
    %jmp T_46.62;
T_46.61 ;
    %load/vec4 v000001ebd3c68630_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.67, 4;
    %load/vec4 v000001ebd3c69030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.69, 8;
    %load/vec4 v000001ebd3c597f0_0;
    %assign/vec4 v000001ebd3c59390_0, 0;
    %load/vec4 v000001ebd3c5b4b0_0;
    %assign/vec4 v000001ebd3c594d0_0, 0;
    %load/vec4 v000001ebd3c5a510_0;
    %assign/vec4 v000001ebd3c59570_0, 0;
    %load/vec4 v000001ebd3c5a5b0_0;
    %assign/vec4 v000001ebd3c59610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %jmp T_46.70;
T_46.69 ;
    %load/vec4 v000001ebd3c67370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.71, 8;
    %load/vec4 v000001ebd3c59890_0;
    %assign/vec4 v000001ebd3c597f0_0, 0;
    %load/vec4 v000001ebd3c596b0_0;
    %assign/vec4 v000001ebd3c5b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c69030_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001ebd382d518, v000001ebd3c59890_0, v000001ebd3c596b0_0 {0 0 0};
    %load/vec4 v000001ebd3c68630_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c68630_0, 0;
T_46.71 ;
T_46.70 ;
T_46.67 ;
T_46.62 ;
T_46.56 ;
T_46.54 ;
T_46.52 ;
    %jmp T_46.15;
T_46.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c5b230_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001ebd382d518, v000001ebd3c5b0f0_0 {0 0 0};
    %jmp T_46.15;
T_46.15 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001ebd3c62010;
T_47 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c69c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c6acf0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001ebd3c6a2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.2 ;
    %load/vec4 v000001ebd3c6a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.9, 8;
    %load/vec4 v000001ebd3c6a110_0;
    %assign/vec4 v000001ebd3c6a070_0, 0;
    %load/vec4 v000001ebd3c69350_0;
    %assign/vec4 v000001ebd3c6b010_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c6acf0_0, 0;
T_47.9 ;
    %jmp T_47.8;
T_47.3 ;
    %load/vec4 v000001ebd3c6a1b0_0;
    %assign/vec4 v000001ebd3c6b6f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %jmp T_47.8;
T_47.4 ;
    %load/vec4 v000001ebd3c6b6f0_0;
    %load/vec4 v000001ebd3c6b970_0;
    %add;
    %assign/vec4 v000001ebd3c6ab10_0, 0;
    %load/vec4 v000001ebd3c6b6f0_0;
    %load/vec4 v000001ebd3c6b970_0;
    %add;
    %assign/vec4 v000001ebd3c6a070_0, 0;
    %load/vec4 v000001ebd3c69350_0;
    %assign/vec4 v000001ebd3c6b010_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %jmp T_47.8;
T_47.5 ;
    %load/vec4 v000001ebd3c6a1b0_0;
    %assign/vec4 v000001ebd3c6b6f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %jmp T_47.8;
T_47.6 ;
    %load/vec4 v000001ebd3c6b6f0_0;
    %load/vec4 v000001ebd3c6b5b0_0;
    %add;
    %assign/vec4 v000001ebd3c6ab10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %jmp T_47.8;
T_47.7 ;
    %load/vec4 v000001ebd3c6ab10_0;
    %assign/vec4 v000001ebd3c69990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c6acf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c6a2f0_0, 0;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001ebd3c61200;
T_48 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c66790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c64530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c66830_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001ebd3c64530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %jmp T_48.5;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c66830_0, 0;
    %load/vec4 v000001ebd3c64850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c64530_0, 0;
T_48.6 ;
    %jmp T_48.5;
T_48.3 ;
    %load/vec4 v000001ebd3c66010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_48.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_48.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_48.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_48.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_48.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_48.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_48.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_48.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_48.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_48.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_48.20, 6;
    %jmp T_48.21;
T_48.8 ;
    %load/vec4 v000001ebd3c65cf0_0;
    %load/vec4 v000001ebd3c65cf0_0;
    %mul;
    %assign/vec4 v000001ebd3c6bdd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.9 ;
    %load/vec4 v000001ebd3c66290_0;
    %load/vec4 v000001ebd3c66290_0;
    %mul;
    %assign/vec4 v000001ebd3c6bf10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.10 ;
    %load/vec4 v000001ebd3c64350_0;
    %load/vec4 v000001ebd3c64350_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c6bb50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.11 ;
    %load/vec4 v000001ebd3c6bdd0_0;
    %assign/vec4 v000001ebd3c6bc90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.12 ;
    %load/vec4 v000001ebd3c65cf0_0;
    %load/vec4 v000001ebd3c66290_0;
    %add;
    %load/vec4 v000001ebd3c65cf0_0;
    %load/vec4 v000001ebd3c66290_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c6bdd0_0;
    %sub;
    %load/vec4 v000001ebd3c6bf10_0;
    %sub;
    %assign/vec4 v000001ebd3c64670_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.13 ;
    %load/vec4 v000001ebd3c6bc90_0;
    %load/vec4 v000001ebd3c6bf10_0;
    %add;
    %assign/vec4 v000001ebd3c665b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.14 ;
    %load/vec4 v000001ebd3c665b0_0;
    %load/vec4 v000001ebd3c6bb50_0;
    %sub;
    %assign/vec4 v000001ebd3c66510_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.15 ;
    %load/vec4 v000001ebd3c6bc90_0;
    %load/vec4 v000001ebd3c6bf10_0;
    %sub;
    %assign/vec4 v000001ebd3c65430_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.16 ;
    %load/vec4 v000001ebd3c64670_0;
    %load/vec4 v000001ebd3c66510_0;
    %mul;
    %assign/vec4 v000001ebd3c668d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.17 ;
    %load/vec4 v000001ebd3c665b0_0;
    %load/vec4 v000001ebd3c65430_0;
    %mul;
    %assign/vec4 v000001ebd3c65e30_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.18 ;
    %load/vec4 v000001ebd3c66510_0;
    %load/vec4 v000001ebd3c665b0_0;
    %mul;
    %assign/vec4 v000001ebd3c65110_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.19 ;
    %load/vec4 v000001ebd3c64670_0;
    %load/vec4 v000001ebd3c65430_0;
    %mul;
    %assign/vec4 v000001ebd3c660b0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c66010_0, 0;
    %jmp T_48.21;
T_48.20 ;
    %load/vec4 v000001ebd3c668d0_0;
    %assign/vec4 v000001ebd3c65070_0, 0;
    %load/vec4 v000001ebd3c65e30_0;
    %assign/vec4 v000001ebd3c66330_0, 0;
    %load/vec4 v000001ebd3c65110_0;
    %assign/vec4 v000001ebd3c65d90_0, 0;
    %load/vec4 v000001ebd3c660b0_0;
    %assign/vec4 v000001ebd3c65890_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c64530_0, 0;
    %jmp T_48.21;
T_48.21 ;
    %pop/vec4 1;
    %jmp T_48.5;
T_48.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c66830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c64530_0, 0;
    %jmp T_48.5;
T_48.5 ;
    %pop/vec4 1;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001ebd3c61cf0;
T_49 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c6c0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c6bd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c6c050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c6be70_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000001ebd3c6bd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %jmp T_49.5;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c6c050_0, 0;
    %load/vec4 v000001ebd3c6bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c6be70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c6bd30_0, 0;
T_49.6 ;
    %jmp T_49.5;
T_49.3 ;
    %load/vec4 v000001ebd3c6c190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_49.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_49.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_49.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_49.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_49.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_49.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_49.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_49.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_49.20, 6;
    %jmp T_49.21;
T_49.8 ;
    %load/vec4 v000001ebd3c6b1f0_0;
    %load/vec4 v000001ebd3c6b150_0;
    %sub;
    %load/vec4 v000001ebd3c6b3d0_0;
    %load/vec4 v000001ebd3c6b290_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c6ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.9 ;
    %load/vec4 v000001ebd3c6b1f0_0;
    %load/vec4 v000001ebd3c6b150_0;
    %add;
    %load/vec4 v000001ebd3c6b3d0_0;
    %load/vec4 v000001ebd3c6b290_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c6a6b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.10 ;
    %load/vec4 v000001ebd3c6aed0_0;
    %load/vec4 v000001ebd3c69a30_0;
    %mul;
    %assign/vec4 v000001ebd3c6a750_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.11 ;
    %load/vec4 v000001ebd3c695d0_0;
    %load/vec4 v000001ebd3c69fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c6a7f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.12 ;
    %load/vec4 v000001ebd3c6a6b0_0;
    %load/vec4 v000001ebd3c6ad90_0;
    %sub;
    %assign/vec4 v000001ebd3c6b330_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.13 ;
    %load/vec4 v000001ebd3c6a7f0_0;
    %load/vec4 v000001ebd3c6a750_0;
    %sub;
    %assign/vec4 v000001ebd3c6a9d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.14 ;
    %load/vec4 v000001ebd3c6a7f0_0;
    %load/vec4 v000001ebd3c6a750_0;
    %add;
    %assign/vec4 v000001ebd3c6aa70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.15 ;
    %load/vec4 v000001ebd3c6a6b0_0;
    %load/vec4 v000001ebd3c6ad90_0;
    %add;
    %assign/vec4 v000001ebd3c693f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.16 ;
    %load/vec4 v000001ebd3c6b330_0;
    %load/vec4 v000001ebd3c6a9d0_0;
    %mul;
    %assign/vec4 v000001ebd3c69cb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.17 ;
    %load/vec4 v000001ebd3c6aa70_0;
    %load/vec4 v000001ebd3c693f0_0;
    %mul;
    %assign/vec4 v000001ebd3c69e90_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.18 ;
    %load/vec4 v000001ebd3c6a9d0_0;
    %load/vec4 v000001ebd3c6aa70_0;
    %mul;
    %assign/vec4 v000001ebd3c6bfb0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.19 ;
    %load/vec4 v000001ebd3c6b330_0;
    %load/vec4 v000001ebd3c693f0_0;
    %mul;
    %assign/vec4 v000001ebd3c6b650_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c6c190_0, 0;
    %jmp T_49.21;
T_49.20 ;
    %load/vec4 v000001ebd3c69cb0_0;
    %assign/vec4 v000001ebd3c6b510_0, 0;
    %load/vec4 v000001ebd3c69e90_0;
    %assign/vec4 v000001ebd3c69670_0, 0;
    %load/vec4 v000001ebd3c6bfb0_0;
    %assign/vec4 v000001ebd3c69ad0_0, 0;
    %load/vec4 v000001ebd3c6b650_0;
    %assign/vec4 v000001ebd3c69df0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c6be70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c6bd30_0, 0;
    %jmp T_49.21;
T_49.21 ;
    %pop/vec4 1;
    %jmp T_49.5;
T_49.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c6c050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c6bd30_0, 0;
    %jmp T_49.5;
T_49.5 ;
    %pop/vec4 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001ebd3c61b60;
T_50 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c64b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c64a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c642b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c661f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c66a10_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001ebd3c64c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c661f0_0, 0;
T_50.2 ;
    %load/vec4 v000001ebd3c652f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c66a10_0, 0;
T_50.4 ;
    %load/vec4 v000001ebd3c64df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_50.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %jmp T_50.13;
T_50.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c64a30_0, 0;
    %load/vec4 v000001ebd3c65750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c64cb0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c64f30_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c65570_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c66150_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c65c50_0, 0;
    %load/vec4 v000001ebd3c65bb0_0;
    %assign/vec4 v000001ebd3c648f0_0, 0;
    %load/vec4 v000001ebd3c65250_0;
    %assign/vec4 v000001ebd3c64710_0, 0;
    %load/vec4 v000001ebd3c66970_0;
    %assign/vec4 v000001ebd3c65610_0, 0;
    %load/vec4 v000001ebd3c65390_0;
    %assign/vec4 v000001ebd3c64490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c642b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
T_50.14 ;
    %jmp T_50.13;
T_50.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c661f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %jmp T_50.13;
T_50.8 ;
    %load/vec4 v000001ebd3c64c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v000001ebd3c64ad0_0;
    %assign/vec4 v000001ebd3c64f30_0, 0;
    %load/vec4 v000001ebd3c66470_0;
    %assign/vec4 v000001ebd3c65570_0, 0;
    %load/vec4 v000001ebd3c66650_0;
    %assign/vec4 v000001ebd3c66150_0, 0;
    %load/vec4 v000001ebd3c666f0_0;
    %assign/vec4 v000001ebd3c65c50_0, 0;
    %load/vec4 v000001ebd3c642b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c642b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
T_50.16 ;
    %jmp T_50.13;
T_50.9 ;
    %load/vec4 v000001ebd3c64d50_0;
    %load/vec4 v000001ebd3c64cb0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c66a10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %jmp T_50.19;
T_50.18 ;
    %load/vec4 v000001ebd3c64cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %jmp T_50.21;
T_50.20 ;
    %load/vec4 v000001ebd3c64cb0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c64cb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
T_50.21 ;
T_50.19 ;
    %jmp T_50.13;
T_50.10 ;
    %load/vec4 v000001ebd3c652f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %load/vec4 v000001ebd3c651b0_0;
    %assign/vec4 v000001ebd3c64f30_0, 0;
    %load/vec4 v000001ebd3c647b0_0;
    %assign/vec4 v000001ebd3c65570_0, 0;
    %load/vec4 v000001ebd3c645d0_0;
    %assign/vec4 v000001ebd3c66150_0, 0;
    %load/vec4 v000001ebd3c643f0_0;
    %assign/vec4 v000001ebd3c65c50_0, 0;
    %load/vec4 v000001ebd3c642b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c642b0_0, 0;
    %load/vec4 v000001ebd3c64cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %jmp T_50.25;
T_50.24 ;
    %load/vec4 v000001ebd3c64cb0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c64cb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
T_50.25 ;
T_50.22 ;
    %jmp T_50.13;
T_50.11 ;
    %load/vec4 v000001ebd3c64f30_0;
    %assign/vec4 v000001ebd3c65930_0, 0;
    %load/vec4 v000001ebd3c65570_0;
    %assign/vec4 v000001ebd3c656b0_0, 0;
    %load/vec4 v000001ebd3c66150_0;
    %assign/vec4 v000001ebd3c64990_0, 0;
    %load/vec4 v000001ebd3c65c50_0;
    %assign/vec4 v000001ebd3c65ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c64a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c64df0_0, 0;
    %jmp T_50.13;
T_50.13 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001ebd3c621a0;
T_51 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c6a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c69d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c698f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c6b830_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001ebd3c69d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %jmp T_51.5;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c698f0_0, 0;
    %load/vec4 v000001ebd3c697b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c6b830_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c69d50_0, 0;
T_51.6 ;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v000001ebd3c69530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_51.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_51.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_51.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_51.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_51.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_51.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_51.20, 6;
    %jmp T_51.21;
T_51.8 ;
    %load/vec4 v000001ebd3c66dd0_0;
    %load/vec4 v000001ebd3c68090_0;
    %sub;
    %load/vec4 v000001ebd3c69710_0;
    %load/vec4 v000001ebd3c69850_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c68ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.9 ;
    %load/vec4 v000001ebd3c66dd0_0;
    %load/vec4 v000001ebd3c68090_0;
    %add;
    %load/vec4 v000001ebd3c69710_0;
    %load/vec4 v000001ebd3c69850_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c66ab0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.10 ;
    %load/vec4 v000001ebd3c68270_0;
    %load/vec4 v000001ebd3c6b790_0;
    %mul;
    %assign/vec4 v000001ebd3c66b50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.11 ;
    %load/vec4 v000001ebd3c69490_0;
    %load/vec4 v000001ebd3c6a4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c67eb0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.12 ;
    %load/vec4 v000001ebd3c66ab0_0;
    %load/vec4 v000001ebd3c68ef0_0;
    %sub;
    %assign/vec4 v000001ebd3c67f50_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.13 ;
    %load/vec4 v000001ebd3c67eb0_0;
    %load/vec4 v000001ebd3c66b50_0;
    %sub;
    %assign/vec4 v000001ebd3c68f90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.14 ;
    %load/vec4 v000001ebd3c67eb0_0;
    %load/vec4 v000001ebd3c66b50_0;
    %add;
    %assign/vec4 v000001ebd3c66bf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.15 ;
    %load/vec4 v000001ebd3c66ab0_0;
    %load/vec4 v000001ebd3c68ef0_0;
    %add;
    %assign/vec4 v000001ebd3c67ff0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.16 ;
    %load/vec4 v000001ebd3c67f50_0;
    %load/vec4 v000001ebd3c68f90_0;
    %mul;
    %assign/vec4 v000001ebd3c6a930_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.17 ;
    %load/vec4 v000001ebd3c66bf0_0;
    %load/vec4 v000001ebd3c67ff0_0;
    %mul;
    %assign/vec4 v000001ebd3c69f30_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.18 ;
    %load/vec4 v000001ebd3c68f90_0;
    %load/vec4 v000001ebd3c66bf0_0;
    %mul;
    %assign/vec4 v000001ebd3c6a430_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.19 ;
    %load/vec4 v000001ebd3c67f50_0;
    %load/vec4 v000001ebd3c67ff0_0;
    %mul;
    %assign/vec4 v000001ebd3c69b70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c69530_0, 0;
    %jmp T_51.21;
T_51.20 ;
    %load/vec4 v000001ebd3c6a930_0;
    %assign/vec4 v000001ebd3c6abb0_0, 0;
    %load/vec4 v000001ebd3c69f30_0;
    %assign/vec4 v000001ebd3c6af70_0, 0;
    %load/vec4 v000001ebd3c6a430_0;
    %assign/vec4 v000001ebd3c6b8d0_0, 0;
    %load/vec4 v000001ebd3c69b70_0;
    %assign/vec4 v000001ebd3c6ac50_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c6b830_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c69d50_0, 0;
    %jmp T_51.21;
T_51.21 ;
    %pop/vec4 1;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c698f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c69d50_0, 0;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001ebd3c62b00;
T_52 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c7d9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c7bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7d560_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001ebd3c7bc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %jmp T_52.5;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7d560_0, 0;
    %load/vec4 v000001ebd3c7da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c7bc60_0, 0;
T_52.6 ;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v000001ebd3c7d7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_52.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_52.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_52.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_52.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_52.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_52.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_52.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_52.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_52.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_52.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_52.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_52.20, 6;
    %jmp T_52.21;
T_52.8 ;
    %load/vec4 v000001ebd3c7bd00_0;
    %load/vec4 v000001ebd3c7bd00_0;
    %mul;
    %assign/vec4 v000001ebd3c7a400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.9 ;
    %load/vec4 v000001ebd3c7d920_0;
    %load/vec4 v000001ebd3c7d920_0;
    %mul;
    %assign/vec4 v000001ebd3c7b300_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.10 ;
    %load/vec4 v000001ebd3c7c2a0_0;
    %load/vec4 v000001ebd3c7c2a0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c7a4a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.11 ;
    %load/vec4 v000001ebd3c7a400_0;
    %assign/vec4 v000001ebd3c78ba0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.12 ;
    %load/vec4 v000001ebd3c7bd00_0;
    %load/vec4 v000001ebd3c7d920_0;
    %add;
    %load/vec4 v000001ebd3c7bd00_0;
    %load/vec4 v000001ebd3c7d920_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c7a400_0;
    %sub;
    %load/vec4 v000001ebd3c7b300_0;
    %sub;
    %assign/vec4 v000001ebd3c78c40_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.13 ;
    %load/vec4 v000001ebd3c78ba0_0;
    %load/vec4 v000001ebd3c7b300_0;
    %add;
    %assign/vec4 v000001ebd3c78ce0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.14 ;
    %load/vec4 v000001ebd3c78ce0_0;
    %load/vec4 v000001ebd3c7a4a0_0;
    %sub;
    %assign/vec4 v000001ebd3c78e20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.15 ;
    %load/vec4 v000001ebd3c78ba0_0;
    %load/vec4 v000001ebd3c7b300_0;
    %sub;
    %assign/vec4 v000001ebd3c78ec0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.16 ;
    %load/vec4 v000001ebd3c78c40_0;
    %load/vec4 v000001ebd3c78e20_0;
    %mul;
    %assign/vec4 v000001ebd3c7bda0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.17 ;
    %load/vec4 v000001ebd3c78ce0_0;
    %load/vec4 v000001ebd3c78ec0_0;
    %mul;
    %assign/vec4 v000001ebd3c7c200_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.18 ;
    %load/vec4 v000001ebd3c78e20_0;
    %load/vec4 v000001ebd3c78ce0_0;
    %mul;
    %assign/vec4 v000001ebd3c7bf80_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.19 ;
    %load/vec4 v000001ebd3c78c40_0;
    %load/vec4 v000001ebd3c78ec0_0;
    %mul;
    %assign/vec4 v000001ebd3c7d2e0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c7d7e0_0, 0;
    %jmp T_52.21;
T_52.20 ;
    %load/vec4 v000001ebd3c7bda0_0;
    %assign/vec4 v000001ebd3c7d880_0, 0;
    %load/vec4 v000001ebd3c7c200_0;
    %assign/vec4 v000001ebd3c7c7a0_0, 0;
    %load/vec4 v000001ebd3c7bf80_0;
    %assign/vec4 v000001ebd3c7d100_0, 0;
    %load/vec4 v000001ebd3c7d2e0_0;
    %assign/vec4 v000001ebd3c7c5c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c7bc60_0, 0;
    %jmp T_52.21;
T_52.21 ;
    %pop/vec4 1;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7d560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c7bc60_0, 0;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001ebd3c624c0;
T_53 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c7a0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c7b260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c79000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c793c0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001ebd3c7b260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %jmp T_53.5;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c79000_0, 0;
    %load/vec4 v000001ebd3c7a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c793c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c7b260_0, 0;
T_53.6 ;
    %jmp T_53.5;
T_53.3 ;
    %load/vec4 v000001ebd3c7b120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_53.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_53.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_53.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_53.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_53.20, 6;
    %jmp T_53.21;
T_53.8 ;
    %load/vec4 v000001ebd3c79aa0_0;
    %load/vec4 v000001ebd3c79140_0;
    %sub;
    %load/vec4 v000001ebd3c79b40_0;
    %load/vec4 v000001ebd3c796e0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c79c80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.9 ;
    %load/vec4 v000001ebd3c79aa0_0;
    %load/vec4 v000001ebd3c79140_0;
    %add;
    %load/vec4 v000001ebd3c79b40_0;
    %load/vec4 v000001ebd3c796e0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c79640_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.10 ;
    %load/vec4 v000001ebd3c79460_0;
    %load/vec4 v000001ebd3c798c0_0;
    %mul;
    %assign/vec4 v000001ebd3c7a680_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.11 ;
    %load/vec4 v000001ebd3c7a7c0_0;
    %load/vec4 v000001ebd3c79e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c790a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.12 ;
    %load/vec4 v000001ebd3c79640_0;
    %load/vec4 v000001ebd3c79c80_0;
    %sub;
    %assign/vec4 v000001ebd3c79320_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.13 ;
    %load/vec4 v000001ebd3c790a0_0;
    %load/vec4 v000001ebd3c7a680_0;
    %sub;
    %assign/vec4 v000001ebd3c7a720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.14 ;
    %load/vec4 v000001ebd3c790a0_0;
    %load/vec4 v000001ebd3c7a680_0;
    %add;
    %assign/vec4 v000001ebd3c79a00_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.15 ;
    %load/vec4 v000001ebd3c79640_0;
    %load/vec4 v000001ebd3c79c80_0;
    %add;
    %assign/vec4 v000001ebd3c7aea0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.16 ;
    %load/vec4 v000001ebd3c79320_0;
    %load/vec4 v000001ebd3c7a720_0;
    %mul;
    %assign/vec4 v000001ebd3c79820_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.17 ;
    %load/vec4 v000001ebd3c79a00_0;
    %load/vec4 v000001ebd3c7aea0_0;
    %mul;
    %assign/vec4 v000001ebd3c7a040_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.18 ;
    %load/vec4 v000001ebd3c7a720_0;
    %load/vec4 v000001ebd3c79a00_0;
    %mul;
    %assign/vec4 v000001ebd3c7afe0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.19 ;
    %load/vec4 v000001ebd3c79320_0;
    %load/vec4 v000001ebd3c7aea0_0;
    %mul;
    %assign/vec4 v000001ebd3c7a220_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c7b120_0, 0;
    %jmp T_53.21;
T_53.20 ;
    %load/vec4 v000001ebd3c79820_0;
    %assign/vec4 v000001ebd3c7a900_0, 0;
    %load/vec4 v000001ebd3c7a040_0;
    %assign/vec4 v000001ebd3c7b1c0_0, 0;
    %load/vec4 v000001ebd3c7afe0_0;
    %assign/vec4 v000001ebd3c79780_0, 0;
    %load/vec4 v000001ebd3c7a220_0;
    %assign/vec4 v000001ebd3c79fa0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c793c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c7b260_0, 0;
    %jmp T_53.21;
T_53.21 ;
    %pop/vec4 1;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c79000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c7b260_0, 0;
    %jmp T_53.5;
T_53.5 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001ebd3c61e80;
T_54 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c7cde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7d380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c7b440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7c660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7b9e0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001ebd3c7d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7c660_0, 0;
T_54.2 ;
    %load/vec4 v000001ebd3c7c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7b9e0_0, 0;
T_54.4 ;
    %load/vec4 v000001ebd3c7cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %jmp T_54.13;
T_54.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7d380_0, 0;
    %load/vec4 v000001ebd3c7d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c7bb20_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c7d1a0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c7cf20_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c7d240_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c7c160_0, 0;
    %load/vec4 v000001ebd3c7b760_0;
    %assign/vec4 v000001ebd3c7b3a0_0, 0;
    %load/vec4 v000001ebd3c7db00_0;
    %assign/vec4 v000001ebd3c7c340_0, 0;
    %load/vec4 v000001ebd3c7b800_0;
    %assign/vec4 v000001ebd3c7b8a0_0, 0;
    %load/vec4 v000001ebd3c7be40_0;
    %assign/vec4 v000001ebd3c7cac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c7b440_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
T_54.14 ;
    %jmp T_54.13;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7c660_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %jmp T_54.13;
T_54.8 ;
    %load/vec4 v000001ebd3c7d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %load/vec4 v000001ebd3c7c0c0_0;
    %assign/vec4 v000001ebd3c7d1a0_0, 0;
    %load/vec4 v000001ebd3c7d420_0;
    %assign/vec4 v000001ebd3c7cf20_0, 0;
    %load/vec4 v000001ebd3c7cfc0_0;
    %assign/vec4 v000001ebd3c7d240_0, 0;
    %load/vec4 v000001ebd3c7b4e0_0;
    %assign/vec4 v000001ebd3c7c160_0, 0;
    %load/vec4 v000001ebd3c7b440_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c7b440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
T_54.16 ;
    %jmp T_54.13;
T_54.9 ;
    %load/vec4 v000001ebd3c7d600_0;
    %load/vec4 v000001ebd3c7bb20_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7b9e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %jmp T_54.19;
T_54.18 ;
    %load/vec4 v000001ebd3c7bb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %jmp T_54.21;
T_54.20 ;
    %load/vec4 v000001ebd3c7bb20_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c7bb20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
T_54.21 ;
T_54.19 ;
    %jmp T_54.13;
T_54.10 ;
    %load/vec4 v000001ebd3c7c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.22, 8;
    %load/vec4 v000001ebd3c7cb60_0;
    %assign/vec4 v000001ebd3c7d1a0_0, 0;
    %load/vec4 v000001ebd3c7b940_0;
    %assign/vec4 v000001ebd3c7cf20_0, 0;
    %load/vec4 v000001ebd3c7ca20_0;
    %assign/vec4 v000001ebd3c7d240_0, 0;
    %load/vec4 v000001ebd3c7c840_0;
    %assign/vec4 v000001ebd3c7c160_0, 0;
    %load/vec4 v000001ebd3c7b440_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c7b440_0, 0;
    %load/vec4 v000001ebd3c7bb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %jmp T_54.25;
T_54.24 ;
    %load/vec4 v000001ebd3c7bb20_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c7bb20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
T_54.25 ;
T_54.22 ;
    %jmp T_54.13;
T_54.11 ;
    %load/vec4 v000001ebd3c7d1a0_0;
    %assign/vec4 v000001ebd3c7bee0_0, 0;
    %load/vec4 v000001ebd3c7cf20_0;
    %assign/vec4 v000001ebd3c7ce80_0, 0;
    %load/vec4 v000001ebd3c7d240_0;
    %assign/vec4 v000001ebd3c7c520_0, 0;
    %load/vec4 v000001ebd3c7c160_0;
    %assign/vec4 v000001ebd3c7b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7d380_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c7cca0_0, 0;
    %jmp T_54.13;
T_54.13 ;
    %pop/vec4 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001ebd3c627e0;
T_55 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c7a360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c79280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7ae00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c7a9a0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001ebd3c79280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %jmp T_55.5;
T_55.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7ae00_0, 0;
    %load/vec4 v000001ebd3c79f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c7a9a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c79280_0, 0;
T_55.6 ;
    %jmp T_55.5;
T_55.3 ;
    %load/vec4 v000001ebd3c7a5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_55.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_55.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_55.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_55.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_55.20, 6;
    %jmp T_55.21;
T_55.8 ;
    %load/vec4 v000001ebd3c79be0_0;
    %load/vec4 v000001ebd3c791e0_0;
    %sub;
    %load/vec4 v000001ebd3c7aae0_0;
    %load/vec4 v000001ebd3c78f60_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c657f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.9 ;
    %load/vec4 v000001ebd3c79be0_0;
    %load/vec4 v000001ebd3c791e0_0;
    %add;
    %load/vec4 v000001ebd3c7aae0_0;
    %load/vec4 v000001ebd3c78f60_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c64e90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.10 ;
    %load/vec4 v000001ebd3c7af40_0;
    %load/vec4 v000001ebd3c7aa40_0;
    %mul;
    %assign/vec4 v000001ebd3c64fd0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.11 ;
    %load/vec4 v000001ebd3c7b080_0;
    %load/vec4 v000001ebd3c7ab80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c659d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.12 ;
    %load/vec4 v000001ebd3c64e90_0;
    %load/vec4 v000001ebd3c657f0_0;
    %sub;
    %assign/vec4 v000001ebd3c65a70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.13 ;
    %load/vec4 v000001ebd3c659d0_0;
    %load/vec4 v000001ebd3c64fd0_0;
    %sub;
    %assign/vec4 v000001ebd3c65b10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.14 ;
    %load/vec4 v000001ebd3c659d0_0;
    %load/vec4 v000001ebd3c64fd0_0;
    %add;
    %assign/vec4 v000001ebd3c7ad60_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.15 ;
    %load/vec4 v000001ebd3c64e90_0;
    %load/vec4 v000001ebd3c657f0_0;
    %add;
    %assign/vec4 v000001ebd3c79960_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.16 ;
    %load/vec4 v000001ebd3c65a70_0;
    %load/vec4 v000001ebd3c65b10_0;
    %mul;
    %assign/vec4 v000001ebd3c79dc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.17 ;
    %load/vec4 v000001ebd3c7ad60_0;
    %load/vec4 v000001ebd3c79960_0;
    %mul;
    %assign/vec4 v000001ebd3c795a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.18 ;
    %load/vec4 v000001ebd3c65b10_0;
    %load/vec4 v000001ebd3c7ad60_0;
    %mul;
    %assign/vec4 v000001ebd3c79500_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.19 ;
    %load/vec4 v000001ebd3c65a70_0;
    %load/vec4 v000001ebd3c79960_0;
    %mul;
    %assign/vec4 v000001ebd3c7a2c0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c7a5e0_0, 0;
    %jmp T_55.21;
T_55.20 ;
    %load/vec4 v000001ebd3c79dc0_0;
    %assign/vec4 v000001ebd3c79d20_0, 0;
    %load/vec4 v000001ebd3c795a0_0;
    %assign/vec4 v000001ebd3c7acc0_0, 0;
    %load/vec4 v000001ebd3c79500_0;
    %assign/vec4 v000001ebd3c7a860_0, 0;
    %load/vec4 v000001ebd3c7a2c0_0;
    %assign/vec4 v000001ebd3c7a540_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c7a9a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c79280_0, 0;
    %jmp T_55.21;
T_55.21 ;
    %pop/vec4 1;
    %jmp T_55.5;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7ae00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c79280_0, 0;
    %jmp T_55.5;
T_55.5 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001ebd3c62970;
T_56 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c7e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7e500_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000001ebd3c7f7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %jmp T_56.15;
T_56.2 ;
    %load/vec4 v000001ebd3c7fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f220_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
T_56.16 ;
    %jmp T_56.15;
T_56.3 ;
    %load/vec4 v000001ebd3c801c0_0;
    %assign/vec4 v000001ebd3c7de20_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001ebd3c7dd80_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001ebd3c7ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.4 ;
    %load/vec4 v000001ebd3c7f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.18, 8;
    %load/vec4 v000001ebd3c7df60_0;
    %assign/vec4 v000001ebd3c7c8e0_0, 0;
    %load/vec4 v000001ebd3c7ed20_0;
    %assign/vec4 v000001ebd3c7cd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
T_56.18 ;
    %jmp T_56.15;
T_56.5 ;
    %load/vec4 v000001ebd3c7e5a0_0;
    %assign/vec4 v000001ebd3c7de20_0, 0;
    %load/vec4 v000001ebd3c7c480_0;
    %assign/vec4 v000001ebd3c7dd80_0, 0;
    %load/vec4 v000001ebd3c7d740_0;
    %assign/vec4 v000001ebd3c7ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.6 ;
    %load/vec4 v000001ebd3c7f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.20, 8;
    %load/vec4 v000001ebd3c7df60_0;
    %assign/vec4 v000001ebd3c80080_0, 0;
    %load/vec4 v000001ebd3c7ed20_0;
    %assign/vec4 v000001ebd3c7e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
T_56.20 ;
    %jmp T_56.15;
T_56.7 ;
    %load/vec4 v000001ebd3c7ec80_0;
    %assign/vec4 v000001ebd3c7de20_0, 0;
    %load/vec4 v000001ebd3c7b580_0;
    %assign/vec4 v000001ebd3c7dd80_0, 0;
    %load/vec4 v000001ebd3c7c980_0;
    %assign/vec4 v000001ebd3c7ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.8 ;
    %load/vec4 v000001ebd3c7f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.22, 8;
    %load/vec4 v000001ebd3c7df60_0;
    %assign/vec4 v000001ebd3c7ea00_0, 0;
    %load/vec4 v000001ebd3c7ed20_0;
    %assign/vec4 v000001ebd3c7efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f360_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
T_56.22 ;
    %jmp T_56.15;
T_56.9 ;
    %load/vec4 v000001ebd3c7c3e0_0;
    %assign/vec4 v000001ebd3c7f2c0_0, 0;
    %load/vec4 v000001ebd3c7c700_0;
    %assign/vec4 v000001ebd3c7dce0_0, 0;
    %load/vec4 v000001ebd3c80080_0;
    %assign/vec4 v000001ebd3c7e0a0_0, 0;
    %load/vec4 v000001ebd3c7e640_0;
    %assign/vec4 v000001ebd3c7e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7e500_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.10 ;
    %load/vec4 v000001ebd3c7eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.24, 8;
    %load/vec4 v000001ebd3c7e6e0_0;
    %assign/vec4 v000001ebd3c7edc0_0, 0;
    %load/vec4 v000001ebd3c7fb80_0;
    %assign/vec4 v000001ebd3c7f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7e500_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
T_56.24 ;
    %jmp T_56.15;
T_56.11 ;
    %load/vec4 v000001ebd3c7edc0_0;
    %assign/vec4 v000001ebd3c7f2c0_0, 0;
    %load/vec4 v000001ebd3c7f720_0;
    %assign/vec4 v000001ebd3c7dce0_0, 0;
    %load/vec4 v000001ebd3c7ea00_0;
    %assign/vec4 v000001ebd3c7e0a0_0, 0;
    %load/vec4 v000001ebd3c7efa0_0;
    %assign/vec4 v000001ebd3c7e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7e500_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.12 ;
    %load/vec4 v000001ebd3c7eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.26, 8;
    %load/vec4 v000001ebd3c7e6e0_0;
    %assign/vec4 v000001ebd3c7b6c0_0, 0;
    %load/vec4 v000001ebd3c7fb80_0;
    %assign/vec4 v000001ebd3c7bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7e500_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
T_56.26 ;
    %jmp T_56.15;
T_56.13 ;
    %load/vec4 v000001ebd3c7c8e0_0;
    %load/vec4 v000001ebd3c7b6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3c7cd40_0;
    %load/vec4 v000001ebd3c7bbc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ebd3c7f220_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7f4a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c7f7c0_0, 0;
    %jmp T_56.15;
T_56.15 ;
    %pop/vec4 1;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000001ebd3c61520;
T_57 ;
    %wait E_000001ebd3b289b0;
    %load/vec4 v000001ebd3c82b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c826a0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c806c0_0, 0, 255;
    %jmp T_57.5;
T_57.0 ;
    %load/vec4 v000001ebd3c7dec0_0;
    %store/vec4 v000001ebd3c826a0_0, 0, 255;
    %load/vec4 v000001ebd3c7f180_0;
    %store/vec4 v000001ebd3c806c0_0, 0, 255;
    %jmp T_57.5;
T_57.1 ;
    %load/vec4 v000001ebd3c7ff40_0;
    %store/vec4 v000001ebd3c826a0_0, 0, 255;
    %load/vec4 v000001ebd3c7f5e0_0;
    %store/vec4 v000001ebd3c806c0_0, 0, 255;
    %jmp T_57.5;
T_57.2 ;
    %load/vec4 v000001ebd3c7f0e0_0;
    %store/vec4 v000001ebd3c826a0_0, 0, 255;
    %load/vec4 v000001ebd3c7f9a0_0;
    %store/vec4 v000001ebd3c806c0_0, 0, 255;
    %jmp T_57.5;
T_57.3 ;
    %load/vec4 v000001ebd3c7e320_0;
    %store/vec4 v000001ebd3c826a0_0, 0, 255;
    %load/vec4 v000001ebd3c7ffe0_0;
    %store/vec4 v000001ebd3c806c0_0, 0, 255;
    %jmp T_57.5;
T_57.5 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001ebd3c61520;
T_58 ;
    %wait E_000001ebd3b29070;
    %load/vec4 v000001ebd3c82b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001ebd3c80b20_0, 0, 252;
    %jmp T_58.5;
T_58.0 ;
    %load/vec4 v000001ebd3c821a0_0;
    %store/vec4 v000001ebd3c80b20_0, 0, 252;
    %jmp T_58.5;
T_58.1 ;
    %load/vec4 v000001ebd3c80580_0;
    %store/vec4 v000001ebd3c80b20_0, 0, 252;
    %jmp T_58.5;
T_58.2 ;
    %load/vec4 v000001ebd3c80940_0;
    %store/vec4 v000001ebd3c80b20_0, 0, 252;
    %jmp T_58.5;
T_58.3 ;
    %load/vec4 v000001ebd3c80800_0;
    %store/vec4 v000001ebd3c80b20_0, 0, 252;
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001ebd3c61520;
T_59 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c81ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c804e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v000001ebd3c81160_0;
    %assign/vec4 v000001ebd3c804e0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001ebd3c61520;
T_60 ;
    %wait E_000001ebd3b28b30;
    %load/vec4 v000001ebd3c804e0_0;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
    %load/vec4 v000001ebd3c804e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_60.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_60.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_60.13, 6;
    %jmp T_60.14;
T_60.0 ;
    %load/vec4 v000001ebd3c82600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.15 ;
    %jmp T_60.14;
T_60.1 ;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.17 ;
    %jmp T_60.14;
T_60.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c82920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.19 ;
    %jmp T_60.14;
T_60.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
    %jmp T_60.14;
T_60.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
    %jmp T_60.14;
T_60.5 ;
    %load/vec4 v000001ebd3c80120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.21 ;
    %jmp T_60.14;
T_60.6 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.23 ;
    %jmp T_60.14;
T_60.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c809e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.25 ;
    %jmp T_60.14;
T_60.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
    %jmp T_60.14;
T_60.9 ;
    %load/vec4 v000001ebd3c7f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.27 ;
    %jmp T_60.14;
T_60.10 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.29 ;
    %jmp T_60.14;
T_60.11 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
T_60.31 ;
    %jmp T_60.14;
T_60.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
    %jmp T_60.14;
T_60.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ebd3c81160_0, 0, 4;
    %jmp T_60.14;
T_60.14 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001ebd3c61520;
T_61 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c81ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c80a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c822e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c82a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c82100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c7f860_0, 0;
    %pushi/vec4 44, 0, 252;
    %assign/vec4 v000001ebd3c812a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c824c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c83b40_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001ebd3c82100_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c82100_0, 0;
    %load/vec4 v000001ebd3c804e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %jmp T_61.15;
T_61.2 ;
    %load/vec4 v000001ebd3c82600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001ebd3c760b8 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c7f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c80a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c822e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c82a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c82100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c7f860_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001ebd3c81980_0, 0;
T_61.16 ;
    %jmp T_61.15;
T_61.3 ;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_61.18, 5;
    %load/vec4 v000001ebd3c80f80_0;
    %assign/vec4 v000001ebd3c812a0_0, 0;
    %load/vec4 v000001ebd3c80f80_0;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c81340, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001ebd3c760b8, v000001ebd3c7f860_0, v000001ebd3c80f80_0 {0 0 0};
    %load/vec4 v000001ebd3c7f860_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c7f860_0, 0;
    %jmp T_61.19;
T_61.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c7f860_0, 0;
T_61.19 ;
    %jmp T_61.15;
T_61.4 ;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001ebd3c81840_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.20, 8;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ebd3c81340, 4;
    %assign/vec4 v000001ebd3c810c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c81840_0, 0;
    %jmp T_61.21;
T_61.20 ;
    %load/vec4 v000001ebd3c82920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.22, 8;
    %load/vec4 v000001ebd3c82420_0;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c81de0, 0, 4;
    %load/vec4 v000001ebd3c81020_0;
    %load/vec4 v000001ebd3c7f860_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c82060, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001ebd3c760b8, v000001ebd3c7f860_0, v000001ebd3c82420_0, v000001ebd3c81020_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81840_0, 0;
    %load/vec4 v000001ebd3c7f860_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c7f860_0, 0;
T_61.22 ;
T_61.21 ;
    %jmp T_61.15;
T_61.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c81de0, 4;
    %assign/vec4 v000001ebd3c813e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c82060, 4;
    %assign/vec4 v000001ebd3c81480_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c81340, 4;
    %assign/vec4 v000001ebd3c803a0_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001ebd3c760b8 {0 0 0};
    %jmp T_61.15;
T_61.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c81de0, 4;
    %assign/vec4 v000001ebd3c7e140_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c82060, 4;
    %assign/vec4 v000001ebd3c7e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c7f540_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001ebd3c760b8 {0 0 0};
    %jmp T_61.15;
T_61.7 ;
    %load/vec4 v000001ebd3c80120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001ebd3c760b8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.24 ;
    %jmp T_61.15;
T_61.8 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001ebd3c760b8, v000001ebd3c82b00_0 {0 0 0};
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.26 ;
    %jmp T_61.15;
T_61.9 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.28, 5;
    %load/vec4 v000001ebd3c824c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.30, 8;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001ebd3c81fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c824c0_0, 0;
    %jmp T_61.31;
T_61.30 ;
    %load/vec4 v000001ebd3c809e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.32, 8;
    %load/vec4 v000001ebd3c82b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.37, 6;
    %jmp T_61.38;
T_61.34 ;
    %load/vec4 v000001ebd3c81200_0;
    %assign/vec4 v000001ebd3c81a20_0, 0;
    %jmp T_61.38;
T_61.35 ;
    %load/vec4 v000001ebd3c81200_0;
    %assign/vec4 v000001ebd3c81d40_0, 0;
    %jmp T_61.38;
T_61.36 ;
    %load/vec4 v000001ebd3c81200_0;
    %assign/vec4 v000001ebd3c81ac0_0, 0;
    %jmp T_61.38;
T_61.37 ;
    %load/vec4 v000001ebd3c81200_0;
    %assign/vec4 v000001ebd3c81b60_0, 0;
    %jmp T_61.38;
T_61.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001ebd3c760b8, v000001ebd3c82b00_0, v000001ebd3c81200_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c824c0_0, 0;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.32 ;
T_61.31 ;
    %jmp T_61.29;
T_61.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.29 ;
    %jmp T_61.15;
T_61.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c80a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c81c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c822e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c82a60_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001ebd3c760b8 {0 0 0};
    %jmp T_61.15;
T_61.11 ;
    %load/vec4 v000001ebd3c7f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001ebd3c760b8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.39 ;
    %jmp T_61.15;
T_61.12 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.41, 5;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_61.43, 4;
    %load/vec4 v000001ebd3c83b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.45, 8;
    %load/vec4 v000001ebd3c80b20_0;
    %assign/vec4 v000001ebd3c83280_0, 0;
    %pushi/vec4 3, 0, 252;
    %assign/vec4 v000001ebd3c80e40_0, 0;
    %load/vec4 v000001ebd3c826a0_0;
    %assign/vec4 v000001ebd3c82740_0, 0;
    %load/vec4 v000001ebd3c806c0_0;
    %assign/vec4 v000001ebd3c827e0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c82880_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c80bc0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c80c60_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c80d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c83b40_0, 0;
    %jmp T_61.46;
T_61.45 ;
    %load/vec4 v000001ebd3c80da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.47, 8;
    %load/vec4 v000001ebd3c85120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001ebd3c760b8, v000001ebd3c82b00_0 {0 0 0};
    %jmp T_61.50;
T_61.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001ebd3c760b8, v000001ebd3c82b00_0 {0 0 0};
T_61.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c83b40_0, 0;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.47 ;
T_61.46 ;
    %jmp T_61.44;
T_61.43 ;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.44 ;
    %jmp T_61.42;
T_61.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.42 ;
    %jmp T_61.15;
T_61.13 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_61.51, 5;
    %load/vec4 v000001ebd3c81980_0;
    %load/vec4 v000001ebd3c80b20_0;
    %add;
    %assign/vec4 v000001ebd3c81980_0, 0;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
    %jmp T_61.52;
T_61.51 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_61.53, 4;
    %load/vec4 v000001ebd3c81980_0;
    %assign/vec4 v000001ebd3c818e0_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001ebd3c760b8, v000001ebd3c81980_0 {0 0 0};
    %load/vec4 v000001ebd3c7dec0_0;
    %assign/vec4 v000001ebd3c81520_0, 0;
    %load/vec4 v000001ebd3c7f180_0;
    %assign/vec4 v000001ebd3c815c0_0, 0;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
    %jmp T_61.54;
T_61.53 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_61.55, 4;
    %load/vec4 v000001ebd3c81700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.57, 8;
    %load/vec4 v000001ebd3c81520_0;
    %assign/vec4 v000001ebd3c80760_0, 0;
    %load/vec4 v000001ebd3c815c0_0;
    %assign/vec4 v000001ebd3c80620_0, 0;
    %load/vec4 v000001ebd3c7ff40_0;
    %assign/vec4 v000001ebd3c80ee0_0, 0;
    %load/vec4 v000001ebd3c7f5e0_0;
    %assign/vec4 v000001ebd3c81e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %jmp T_61.58;
T_61.57 ;
    %load/vec4 v000001ebd3c829c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.59, 8;
    %load/vec4 v000001ebd3c81660_0;
    %assign/vec4 v000001ebd3c81520_0, 0;
    %load/vec4 v000001ebd3c817a0_0;
    %assign/vec4 v000001ebd3c815c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.59 ;
T_61.58 ;
    %jmp T_61.56;
T_61.55 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_61.61, 4;
    %load/vec4 v000001ebd3c81700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.63, 8;
    %load/vec4 v000001ebd3c81520_0;
    %assign/vec4 v000001ebd3c80760_0, 0;
    %load/vec4 v000001ebd3c815c0_0;
    %assign/vec4 v000001ebd3c80620_0, 0;
    %load/vec4 v000001ebd3c7f0e0_0;
    %assign/vec4 v000001ebd3c80ee0_0, 0;
    %load/vec4 v000001ebd3c7f9a0_0;
    %assign/vec4 v000001ebd3c81e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %jmp T_61.64;
T_61.63 ;
    %load/vec4 v000001ebd3c829c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.65, 8;
    %load/vec4 v000001ebd3c81660_0;
    %assign/vec4 v000001ebd3c81520_0, 0;
    %load/vec4 v000001ebd3c817a0_0;
    %assign/vec4 v000001ebd3c815c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.65 ;
T_61.64 ;
    %jmp T_61.62;
T_61.61 ;
    %load/vec4 v000001ebd3c82b00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_61.67, 4;
    %load/vec4 v000001ebd3c81700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.69, 8;
    %load/vec4 v000001ebd3c81520_0;
    %assign/vec4 v000001ebd3c80760_0, 0;
    %load/vec4 v000001ebd3c815c0_0;
    %assign/vec4 v000001ebd3c80620_0, 0;
    %load/vec4 v000001ebd3c7e320_0;
    %assign/vec4 v000001ebd3c80ee0_0, 0;
    %load/vec4 v000001ebd3c7ffe0_0;
    %assign/vec4 v000001ebd3c81e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %jmp T_61.70;
T_61.69 ;
    %load/vec4 v000001ebd3c829c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.71, 8;
    %load/vec4 v000001ebd3c81660_0;
    %assign/vec4 v000001ebd3c81520_0, 0;
    %load/vec4 v000001ebd3c817a0_0;
    %assign/vec4 v000001ebd3c815c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c81700_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001ebd3c760b8, v000001ebd3c81660_0, v000001ebd3c817a0_0 {0 0 0};
    %load/vec4 v000001ebd3c82b00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c82b00_0, 0;
T_61.71 ;
T_61.70 ;
T_61.67 ;
T_61.62 ;
T_61.56 ;
T_61.54 ;
T_61.52 ;
    %jmp T_61.15;
T_61.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c81f20_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001ebd3c760b8, v000001ebd3c82100_0 {0 0 0};
    %jmp T_61.15;
T_61.15 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001ebd3c61070;
T_62 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c840e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c82e20_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001ebd3c84c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %jmp T_62.8;
T_62.2 ;
    %load/vec4 v000001ebd3c835a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.9, 8;
    %load/vec4 v000001ebd3c845e0_0;
    %assign/vec4 v000001ebd3c84fe0_0, 0;
    %load/vec4 v000001ebd3c82f60_0;
    %assign/vec4 v000001ebd3c82ec0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c82e20_0, 0;
T_62.9 ;
    %jmp T_62.8;
T_62.3 ;
    %load/vec4 v000001ebd3c84ae0_0;
    %assign/vec4 v000001ebd3c84f40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %jmp T_62.8;
T_62.4 ;
    %load/vec4 v000001ebd3c84f40_0;
    %load/vec4 v000001ebd3c85300_0;
    %add;
    %assign/vec4 v000001ebd3c83fa0_0, 0;
    %load/vec4 v000001ebd3c84f40_0;
    %load/vec4 v000001ebd3c85300_0;
    %add;
    %assign/vec4 v000001ebd3c84fe0_0, 0;
    %load/vec4 v000001ebd3c82f60_0;
    %assign/vec4 v000001ebd3c82ec0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %jmp T_62.8;
T_62.5 ;
    %load/vec4 v000001ebd3c84ae0_0;
    %assign/vec4 v000001ebd3c84f40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %jmp T_62.8;
T_62.6 ;
    %load/vec4 v000001ebd3c84f40_0;
    %load/vec4 v000001ebd3c82ce0_0;
    %add;
    %assign/vec4 v000001ebd3c83fa0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %jmp T_62.8;
T_62.7 ;
    %load/vec4 v000001ebd3c83fa0_0;
    %assign/vec4 v000001ebd3c84040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c82e20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c84c20_0, 0;
    %jmp T_62.8;
T_62.8 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001ebd3c8ae30;
T_63 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c86b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c87a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c87060_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000001ebd3c87a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %jmp T_63.5;
T_63.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c87060_0, 0;
    %load/vec4 v000001ebd3c86c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c87a60_0, 0;
T_63.6 ;
    %jmp T_63.5;
T_63.3 ;
    %load/vec4 v000001ebd3c87380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %jmp T_63.21;
T_63.8 ;
    %load/vec4 v000001ebd3c86700_0;
    %load/vec4 v000001ebd3c86700_0;
    %mul;
    %assign/vec4 v000001ebd3c86660_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.9 ;
    %load/vec4 v000001ebd3c876a0_0;
    %load/vec4 v000001ebd3c876a0_0;
    %mul;
    %assign/vec4 v000001ebd3c853a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.10 ;
    %load/vec4 v000001ebd3c87920_0;
    %load/vec4 v000001ebd3c87920_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c86f20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.11 ;
    %load/vec4 v000001ebd3c86660_0;
    %assign/vec4 v000001ebd3c879c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.12 ;
    %load/vec4 v000001ebd3c86700_0;
    %load/vec4 v000001ebd3c876a0_0;
    %add;
    %load/vec4 v000001ebd3c86700_0;
    %load/vec4 v000001ebd3c876a0_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c86660_0;
    %sub;
    %load/vec4 v000001ebd3c853a0_0;
    %sub;
    %assign/vec4 v000001ebd3c87560_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.13 ;
    %load/vec4 v000001ebd3c879c0_0;
    %load/vec4 v000001ebd3c853a0_0;
    %add;
    %assign/vec4 v000001ebd3c868e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.14 ;
    %load/vec4 v000001ebd3c868e0_0;
    %load/vec4 v000001ebd3c86f20_0;
    %sub;
    %assign/vec4 v000001ebd3c85440_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.15 ;
    %load/vec4 v000001ebd3c879c0_0;
    %load/vec4 v000001ebd3c853a0_0;
    %sub;
    %assign/vec4 v000001ebd3c85c60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.16 ;
    %load/vec4 v000001ebd3c87560_0;
    %load/vec4 v000001ebd3c85440_0;
    %mul;
    %assign/vec4 v000001ebd3c85760_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.17 ;
    %load/vec4 v000001ebd3c868e0_0;
    %load/vec4 v000001ebd3c85c60_0;
    %mul;
    %assign/vec4 v000001ebd3c85620_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.18 ;
    %load/vec4 v000001ebd3c85440_0;
    %load/vec4 v000001ebd3c868e0_0;
    %mul;
    %assign/vec4 v000001ebd3c860c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.19 ;
    %load/vec4 v000001ebd3c87560_0;
    %load/vec4 v000001ebd3c85c60_0;
    %mul;
    %assign/vec4 v000001ebd3c86ac0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c87380_0, 0;
    %jmp T_63.21;
T_63.20 ;
    %load/vec4 v000001ebd3c85760_0;
    %assign/vec4 v000001ebd3c85ee0_0, 0;
    %load/vec4 v000001ebd3c85620_0;
    %assign/vec4 v000001ebd3c86840_0, 0;
    %load/vec4 v000001ebd3c860c0_0;
    %assign/vec4 v000001ebd3c87100_0, 0;
    %load/vec4 v000001ebd3c86ac0_0;
    %assign/vec4 v000001ebd3c867a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c87a60_0, 0;
    %jmp T_63.21;
T_63.21 ;
    %pop/vec4 1;
    %jmp T_63.5;
T_63.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c87060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c87a60_0, 0;
    %jmp T_63.5;
T_63.5 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001ebd3c8a980;
T_64 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c85940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c85800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c85da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c85e40_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001ebd3c85800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %jmp T_64.5;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c85da0_0, 0;
    %load/vec4 v000001ebd3c865c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c85e40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c85800_0, 0;
T_64.6 ;
    %jmp T_64.5;
T_64.3 ;
    %load/vec4 v000001ebd3c87880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_64.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_64.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_64.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_64.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_64.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_64.20, 6;
    %jmp T_64.21;
T_64.8 ;
    %load/vec4 v000001ebd3c86340_0;
    %load/vec4 v000001ebd3c86e80_0;
    %sub;
    %load/vec4 v000001ebd3c87b00_0;
    %load/vec4 v000001ebd3c862a0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c842c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.9 ;
    %load/vec4 v000001ebd3c86340_0;
    %load/vec4 v000001ebd3c86e80_0;
    %add;
    %load/vec4 v000001ebd3c87b00_0;
    %load/vec4 v000001ebd3c862a0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c84360_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.10 ;
    %load/vec4 v000001ebd3c833c0_0;
    %load/vec4 v000001ebd3c85f80_0;
    %mul;
    %assign/vec4 v000001ebd3c84400_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.11 ;
    %load/vec4 v000001ebd3c86980_0;
    %load/vec4 v000001ebd3c86200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c84900_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.12 ;
    %load/vec4 v000001ebd3c84360_0;
    %load/vec4 v000001ebd3c842c0_0;
    %sub;
    %assign/vec4 v000001ebd3c844a0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.13 ;
    %load/vec4 v000001ebd3c84900_0;
    %load/vec4 v000001ebd3c84400_0;
    %sub;
    %assign/vec4 v000001ebd3c84540_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.14 ;
    %load/vec4 v000001ebd3c84900_0;
    %load/vec4 v000001ebd3c84400_0;
    %add;
    %assign/vec4 v000001ebd3c830a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.15 ;
    %load/vec4 v000001ebd3c84360_0;
    %load/vec4 v000001ebd3c842c0_0;
    %add;
    %assign/vec4 v000001ebd3c83320_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.16 ;
    %load/vec4 v000001ebd3c844a0_0;
    %load/vec4 v000001ebd3c84540_0;
    %mul;
    %assign/vec4 v000001ebd3c86020_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.17 ;
    %load/vec4 v000001ebd3c830a0_0;
    %load/vec4 v000001ebd3c83320_0;
    %mul;
    %assign/vec4 v000001ebd3c86520_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.18 ;
    %load/vec4 v000001ebd3c84540_0;
    %load/vec4 v000001ebd3c830a0_0;
    %mul;
    %assign/vec4 v000001ebd3c85b20_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.19 ;
    %load/vec4 v000001ebd3c844a0_0;
    %load/vec4 v000001ebd3c83320_0;
    %mul;
    %assign/vec4 v000001ebd3c86160_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c87880_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %load/vec4 v000001ebd3c86020_0;
    %assign/vec4 v000001ebd3c872e0_0, 0;
    %load/vec4 v000001ebd3c86520_0;
    %assign/vec4 v000001ebd3c85bc0_0, 0;
    %load/vec4 v000001ebd3c85b20_0;
    %assign/vec4 v000001ebd3c863e0_0, 0;
    %load/vec4 v000001ebd3c86160_0;
    %assign/vec4 v000001ebd3c86480_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c85e40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c85800_0, 0;
    %jmp T_64.21;
T_64.21 ;
    %pop/vec4 1;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c85da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c85800_0, 0;
    %jmp T_64.5;
T_64.5 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001ebd3c8a340;
T_65 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c87ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c880a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c88960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c88500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c87ec0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001ebd3c885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c88500_0, 0;
T_65.2 ;
    %load/vec4 v000001ebd3c87e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c87ec0_0, 0;
T_65.4 ;
    %load/vec4 v000001ebd3c886e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %jmp T_65.13;
T_65.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c880a0_0, 0;
    %load/vec4 v000001ebd3c88640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c88000_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c854e0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c87240_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c87420_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c871a0_0, 0;
    %load/vec4 v000001ebd3c86ca0_0;
    %assign/vec4 v000001ebd3c874c0_0, 0;
    %load/vec4 v000001ebd3c86d40_0;
    %assign/vec4 v000001ebd3c87600_0, 0;
    %load/vec4 v000001ebd3c86de0_0;
    %assign/vec4 v000001ebd3c87740_0, 0;
    %load/vec4 v000001ebd3c859e0_0;
    %assign/vec4 v000001ebd3c85580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c88960_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
T_65.14 ;
    %jmp T_65.13;
T_65.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c88500_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %jmp T_65.13;
T_65.8 ;
    %load/vec4 v000001ebd3c885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.16, 8;
    %load/vec4 v000001ebd3c881e0_0;
    %assign/vec4 v000001ebd3c854e0_0, 0;
    %load/vec4 v000001ebd3c88280_0;
    %assign/vec4 v000001ebd3c87240_0, 0;
    %load/vec4 v000001ebd3c88320_0;
    %assign/vec4 v000001ebd3c87420_0, 0;
    %load/vec4 v000001ebd3c88140_0;
    %assign/vec4 v000001ebd3c871a0_0, 0;
    %load/vec4 v000001ebd3c88960_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c88960_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
T_65.16 ;
    %jmp T_65.13;
T_65.9 ;
    %load/vec4 v000001ebd3c883c0_0;
    %load/vec4 v000001ebd3c88000_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c87ec0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %jmp T_65.19;
T_65.18 ;
    %load/vec4 v000001ebd3c88000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %jmp T_65.21;
T_65.20 ;
    %load/vec4 v000001ebd3c88000_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c88000_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
T_65.21 ;
T_65.19 ;
    %jmp T_65.13;
T_65.10 ;
    %load/vec4 v000001ebd3c87e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.22, 8;
    %load/vec4 v000001ebd3c88460_0;
    %assign/vec4 v000001ebd3c854e0_0, 0;
    %load/vec4 v000001ebd3c87c40_0;
    %assign/vec4 v000001ebd3c87240_0, 0;
    %load/vec4 v000001ebd3c87d80_0;
    %assign/vec4 v000001ebd3c87420_0, 0;
    %load/vec4 v000001ebd3c87ce0_0;
    %assign/vec4 v000001ebd3c871a0_0, 0;
    %load/vec4 v000001ebd3c88960_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c88960_0, 0;
    %load/vec4 v000001ebd3c88000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %jmp T_65.25;
T_65.24 ;
    %load/vec4 v000001ebd3c88000_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c88000_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
T_65.25 ;
T_65.22 ;
    %jmp T_65.13;
T_65.11 ;
    %load/vec4 v000001ebd3c854e0_0;
    %assign/vec4 v000001ebd3c856c0_0, 0;
    %load/vec4 v000001ebd3c87240_0;
    %assign/vec4 v000001ebd3c858a0_0, 0;
    %load/vec4 v000001ebd3c87420_0;
    %assign/vec4 v000001ebd3c85a80_0, 0;
    %load/vec4 v000001ebd3c871a0_0;
    %assign/vec4 v000001ebd3c877e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c880a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c886e0_0, 0;
    %jmp T_65.13;
T_65.13 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001ebd3c62e20;
T_66 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c83640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c84e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c83000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c831e0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v000001ebd3c84e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %jmp T_66.5;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c83000_0, 0;
    %load/vec4 v000001ebd3c83e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c831e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c84e00_0, 0;
T_66.6 ;
    %jmp T_66.5;
T_66.3 ;
    %load/vec4 v000001ebd3c85080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_66.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_66.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_66.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_66.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_66.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_66.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_66.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_66.20, 6;
    %jmp T_66.21;
T_66.8 ;
    %load/vec4 v000001ebd3c83aa0_0;
    %load/vec4 v000001ebd3c83140_0;
    %sub;
    %load/vec4 v000001ebd3c83960_0;
    %load/vec4 v000001ebd3c83780_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c84180_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.9 ;
    %load/vec4 v000001ebd3c83aa0_0;
    %load/vec4 v000001ebd3c83140_0;
    %add;
    %load/vec4 v000001ebd3c83960_0;
    %load/vec4 v000001ebd3c83780_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c836e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.10 ;
    %load/vec4 v000001ebd3c83460_0;
    %load/vec4 v000001ebd3c838c0_0;
    %mul;
    %assign/vec4 v000001ebd3c84b80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.11 ;
    %load/vec4 v000001ebd3c84680_0;
    %load/vec4 v000001ebd3c83c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c849a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.12 ;
    %load/vec4 v000001ebd3c836e0_0;
    %load/vec4 v000001ebd3c84180_0;
    %sub;
    %assign/vec4 v000001ebd3c84d60_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.13 ;
    %load/vec4 v000001ebd3c849a0_0;
    %load/vec4 v000001ebd3c84b80_0;
    %sub;
    %assign/vec4 v000001ebd3c84720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.14 ;
    %load/vec4 v000001ebd3c849a0_0;
    %load/vec4 v000001ebd3c84b80_0;
    %add;
    %assign/vec4 v000001ebd3c83a00_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.15 ;
    %load/vec4 v000001ebd3c836e0_0;
    %load/vec4 v000001ebd3c84180_0;
    %add;
    %assign/vec4 v000001ebd3c84cc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.16 ;
    %load/vec4 v000001ebd3c84d60_0;
    %load/vec4 v000001ebd3c84720_0;
    %mul;
    %assign/vec4 v000001ebd3c83820_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.17 ;
    %load/vec4 v000001ebd3c83a00_0;
    %load/vec4 v000001ebd3c84cc0_0;
    %mul;
    %assign/vec4 v000001ebd3c83dc0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.18 ;
    %load/vec4 v000001ebd3c84720_0;
    %load/vec4 v000001ebd3c83a00_0;
    %mul;
    %assign/vec4 v000001ebd3c84a40_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.19 ;
    %load/vec4 v000001ebd3c84d60_0;
    %load/vec4 v000001ebd3c84cc0_0;
    %mul;
    %assign/vec4 v000001ebd3c84220_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c85080_0, 0;
    %jmp T_66.21;
T_66.20 ;
    %load/vec4 v000001ebd3c83820_0;
    %assign/vec4 v000001ebd3c84860_0, 0;
    %load/vec4 v000001ebd3c83dc0_0;
    %assign/vec4 v000001ebd3c851c0_0, 0;
    %load/vec4 v000001ebd3c84a40_0;
    %assign/vec4 v000001ebd3c83500_0, 0;
    %load/vec4 v000001ebd3c84220_0;
    %assign/vec4 v000001ebd3c83d20_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c831e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c84e00_0, 0;
    %jmp T_66.21;
T_66.21 ;
    %pop/vec4 1;
    %jmp T_66.5;
T_66.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c83000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c84e00_0, 0;
    %jmp T_66.5;
T_66.5 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000001ebd3c8a660;
T_67 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c909e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c90ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c92380_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001ebd3c90ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %jmp T_67.5;
T_67.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c92380_0, 0;
    %load/vec4 v000001ebd3c910c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c90ee0_0, 0;
T_67.6 ;
    %jmp T_67.5;
T_67.3 ;
    %load/vec4 v000001ebd3c90580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_67.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %jmp T_67.21;
T_67.8 ;
    %load/vec4 v000001ebd3c904e0_0;
    %load/vec4 v000001ebd3c904e0_0;
    %mul;
    %assign/vec4 v000001ebd3c8dce0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.9 ;
    %load/vec4 v000001ebd3c91a20_0;
    %load/vec4 v000001ebd3c91a20_0;
    %mul;
    %assign/vec4 v000001ebd3c8dd80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.10 ;
    %load/vec4 v000001ebd3c90da0_0;
    %load/vec4 v000001ebd3c90da0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3c8e6e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.11 ;
    %load/vec4 v000001ebd3c8dce0_0;
    %assign/vec4 v000001ebd3c8dec0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.12 ;
    %load/vec4 v000001ebd3c904e0_0;
    %load/vec4 v000001ebd3c91a20_0;
    %add;
    %load/vec4 v000001ebd3c904e0_0;
    %load/vec4 v000001ebd3c91a20_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3c8dce0_0;
    %sub;
    %load/vec4 v000001ebd3c8dd80_0;
    %sub;
    %assign/vec4 v000001ebd3c8e000_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.13 ;
    %load/vec4 v000001ebd3c8dec0_0;
    %load/vec4 v000001ebd3c8dd80_0;
    %add;
    %assign/vec4 v000001ebd3c92920_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.14 ;
    %load/vec4 v000001ebd3c92920_0;
    %load/vec4 v000001ebd3c8e6e0_0;
    %sub;
    %assign/vec4 v000001ebd3c8e960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.15 ;
    %load/vec4 v000001ebd3c8dec0_0;
    %load/vec4 v000001ebd3c8dd80_0;
    %sub;
    %assign/vec4 v000001ebd3c92b00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.16 ;
    %load/vec4 v000001ebd3c8e000_0;
    %load/vec4 v000001ebd3c8e960_0;
    %mul;
    %assign/vec4 v000001ebd3c90c60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.17 ;
    %load/vec4 v000001ebd3c92920_0;
    %load/vec4 v000001ebd3c92b00_0;
    %mul;
    %assign/vec4 v000001ebd3c912a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.18 ;
    %load/vec4 v000001ebd3c8e960_0;
    %load/vec4 v000001ebd3c92920_0;
    %mul;
    %assign/vec4 v000001ebd3c92240_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.19 ;
    %load/vec4 v000001ebd3c8e000_0;
    %load/vec4 v000001ebd3c92b00_0;
    %mul;
    %assign/vec4 v000001ebd3c92a60_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c90580_0, 0;
    %jmp T_67.21;
T_67.20 ;
    %load/vec4 v000001ebd3c90c60_0;
    %assign/vec4 v000001ebd3c915c0_0, 0;
    %load/vec4 v000001ebd3c912a0_0;
    %assign/vec4 v000001ebd3c91660_0, 0;
    %load/vec4 v000001ebd3c92240_0;
    %assign/vec4 v000001ebd3c90e40_0, 0;
    %load/vec4 v000001ebd3c92a60_0;
    %assign/vec4 v000001ebd3c90d00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c90ee0_0, 0;
    %jmp T_67.21;
T_67.21 ;
    %pop/vec4 1;
    %jmp T_67.5;
T_67.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c92380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c90ee0_0, 0;
    %jmp T_67.5;
T_67.5 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001ebd3c893a0;
T_68 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c8f360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c90080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c8f180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c90440_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000001ebd3c90080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %jmp T_68.5;
T_68.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c8f180_0, 0;
    %load/vec4 v000001ebd3c8f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c90440_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c90080_0, 0;
T_68.6 ;
    %jmp T_68.5;
T_68.3 ;
    %load/vec4 v000001ebd3c8f040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_68.20, 6;
    %jmp T_68.21;
T_68.8 ;
    %load/vec4 v000001ebd3c8ec80_0;
    %load/vec4 v000001ebd3c90260_0;
    %sub;
    %load/vec4 v000001ebd3c8f7c0_0;
    %load/vec4 v000001ebd3c8e8c0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c8e820_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.9 ;
    %load/vec4 v000001ebd3c8ec80_0;
    %load/vec4 v000001ebd3c90260_0;
    %add;
    %load/vec4 v000001ebd3c8f7c0_0;
    %load/vec4 v000001ebd3c8e8c0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c8e140_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.10 ;
    %load/vec4 v000001ebd3c8f4a0_0;
    %load/vec4 v000001ebd3c8df60_0;
    %mul;
    %assign/vec4 v000001ebd3c901c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.11 ;
    %load/vec4 v000001ebd3c8e1e0_0;
    %load/vec4 v000001ebd3c8ef00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c8fa40_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.12 ;
    %load/vec4 v000001ebd3c8e140_0;
    %load/vec4 v000001ebd3c8e820_0;
    %sub;
    %assign/vec4 v000001ebd3c8efa0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.13 ;
    %load/vec4 v000001ebd3c8fa40_0;
    %load/vec4 v000001ebd3c901c0_0;
    %sub;
    %assign/vec4 v000001ebd3c8fae0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.14 ;
    %load/vec4 v000001ebd3c8fa40_0;
    %load/vec4 v000001ebd3c901c0_0;
    %add;
    %assign/vec4 v000001ebd3c8fc20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.15 ;
    %load/vec4 v000001ebd3c8e140_0;
    %load/vec4 v000001ebd3c8e820_0;
    %add;
    %assign/vec4 v000001ebd3c8fd60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.16 ;
    %load/vec4 v000001ebd3c8efa0_0;
    %load/vec4 v000001ebd3c8fae0_0;
    %mul;
    %assign/vec4 v000001ebd3c903a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.17 ;
    %load/vec4 v000001ebd3c8fc20_0;
    %load/vec4 v000001ebd3c8fd60_0;
    %mul;
    %assign/vec4 v000001ebd3c8e280_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.18 ;
    %load/vec4 v000001ebd3c8fae0_0;
    %load/vec4 v000001ebd3c8fc20_0;
    %mul;
    %assign/vec4 v000001ebd3c8ed20_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.19 ;
    %load/vec4 v000001ebd3c8efa0_0;
    %load/vec4 v000001ebd3c8fd60_0;
    %mul;
    %assign/vec4 v000001ebd3c8fe00_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c8f040_0, 0;
    %jmp T_68.21;
T_68.20 ;
    %load/vec4 v000001ebd3c903a0_0;
    %assign/vec4 v000001ebd3c8f540_0, 0;
    %load/vec4 v000001ebd3c8e280_0;
    %assign/vec4 v000001ebd3c8e320_0, 0;
    %load/vec4 v000001ebd3c8ed20_0;
    %assign/vec4 v000001ebd3c8f2c0_0, 0;
    %load/vec4 v000001ebd3c8fe00_0;
    %assign/vec4 v000001ebd3c8f0e0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c90440_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c90080_0, 0;
    %jmp T_68.21;
T_68.21 ;
    %pop/vec4 1;
    %jmp T_68.5;
T_68.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c8f180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c90080_0, 0;
    %jmp T_68.5;
T_68.5 ;
    %pop/vec4 1;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001ebd3c89080;
T_69 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c92880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c92060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c90620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c91520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c917a0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000001ebd3c91ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c91520_0, 0;
T_69.2 ;
    %load/vec4 v000001ebd3c92560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c917a0_0, 0;
T_69.4 ;
    %load/vec4 v000001ebd3c91980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_69.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_69.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_69.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_69.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %jmp T_69.13;
T_69.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c92060_0, 0;
    %load/vec4 v000001ebd3c906c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3c92600_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c922e0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c90940_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3c91c00_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c91b60_0, 0;
    %load/vec4 v000001ebd3c918e0_0;
    %assign/vec4 v000001ebd3c91ac0_0, 0;
    %load/vec4 v000001ebd3c90a80_0;
    %assign/vec4 v000001ebd3c92420_0, 0;
    %load/vec4 v000001ebd3c908a0_0;
    %assign/vec4 v000001ebd3c924c0_0, 0;
    %load/vec4 v000001ebd3c92ba0_0;
    %assign/vec4 v000001ebd3c90b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c90620_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
T_69.14 ;
    %jmp T_69.13;
T_69.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c91520_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %jmp T_69.13;
T_69.8 ;
    %load/vec4 v000001ebd3c91ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.16, 8;
    %load/vec4 v000001ebd3c91160_0;
    %assign/vec4 v000001ebd3c922e0_0, 0;
    %load/vec4 v000001ebd3c91fc0_0;
    %assign/vec4 v000001ebd3c90940_0, 0;
    %load/vec4 v000001ebd3c91480_0;
    %assign/vec4 v000001ebd3c91c00_0, 0;
    %load/vec4 v000001ebd3c927e0_0;
    %assign/vec4 v000001ebd3c91b60_0, 0;
    %load/vec4 v000001ebd3c90620_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c90620_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
T_69.16 ;
    %jmp T_69.13;
T_69.9 ;
    %load/vec4 v000001ebd3c91840_0;
    %load/vec4 v000001ebd3c92600_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c917a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %jmp T_69.19;
T_69.18 ;
    %load/vec4 v000001ebd3c92600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %jmp T_69.21;
T_69.20 ;
    %load/vec4 v000001ebd3c92600_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c92600_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
T_69.21 ;
T_69.19 ;
    %jmp T_69.13;
T_69.10 ;
    %load/vec4 v000001ebd3c92560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.22, 8;
    %load/vec4 v000001ebd3c91700_0;
    %assign/vec4 v000001ebd3c922e0_0, 0;
    %load/vec4 v000001ebd3c90f80_0;
    %assign/vec4 v000001ebd3c90940_0, 0;
    %load/vec4 v000001ebd3c91020_0;
    %assign/vec4 v000001ebd3c91c00_0, 0;
    %load/vec4 v000001ebd3c91340_0;
    %assign/vec4 v000001ebd3c91b60_0, 0;
    %load/vec4 v000001ebd3c90620_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c90620_0, 0;
    %load/vec4 v000001ebd3c92600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %jmp T_69.25;
T_69.24 ;
    %load/vec4 v000001ebd3c92600_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3c92600_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
T_69.25 ;
T_69.22 ;
    %jmp T_69.13;
T_69.11 ;
    %load/vec4 v000001ebd3c922e0_0;
    %assign/vec4 v000001ebd3c91200_0, 0;
    %load/vec4 v000001ebd3c90940_0;
    %assign/vec4 v000001ebd3c91f20_0, 0;
    %load/vec4 v000001ebd3c91c00_0;
    %assign/vec4 v000001ebd3c92c40_0, 0;
    %load/vec4 v000001ebd3c91b60_0;
    %assign/vec4 v000001ebd3c91e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c92060_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c91980_0, 0;
    %jmp T_69.13;
T_69.13 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001ebd3c8ab10;
T_70 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c8de20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c8e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c8e500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c8e5a0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000001ebd3c8e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %jmp T_70.5;
T_70.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c8e500_0, 0;
    %load/vec4 v000001ebd3c8edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c8e5a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3c8e460_0, 0;
T_70.6 ;
    %jmp T_70.5;
T_70.3 ;
    %load/vec4 v000001ebd3c8f220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_70.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_70.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_70.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_70.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_70.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_70.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_70.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_70.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_70.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_70.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_70.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_70.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_70.20, 6;
    %jmp T_70.21;
T_70.8 ;
    %load/vec4 v000001ebd3c8f400_0;
    %load/vec4 v000001ebd3c8f9a0_0;
    %sub;
    %load/vec4 v000001ebd3c8e0a0_0;
    %load/vec4 v000001ebd3c8eb40_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3c88780_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.9 ;
    %load/vec4 v000001ebd3c8f400_0;
    %load/vec4 v000001ebd3c8f9a0_0;
    %add;
    %load/vec4 v000001ebd3c8e0a0_0;
    %load/vec4 v000001ebd3c8eb40_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3c88a00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.10 ;
    %load/vec4 v000001ebd3c8f720_0;
    %load/vec4 v000001ebd3c8fb80_0;
    %mul;
    %assign/vec4 v000001ebd3c88820_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.11 ;
    %load/vec4 v000001ebd3c8e780_0;
    %load/vec4 v000001ebd3c8ebe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3c888c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.12 ;
    %load/vec4 v000001ebd3c88a00_0;
    %load/vec4 v000001ebd3c88780_0;
    %sub;
    %assign/vec4 v000001ebd3c8e3c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.13 ;
    %load/vec4 v000001ebd3c888c0_0;
    %load/vec4 v000001ebd3c88820_0;
    %sub;
    %assign/vec4 v000001ebd3c8fcc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.14 ;
    %load/vec4 v000001ebd3c888c0_0;
    %load/vec4 v000001ebd3c88820_0;
    %add;
    %assign/vec4 v000001ebd3c8f680_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.15 ;
    %load/vec4 v000001ebd3c88a00_0;
    %load/vec4 v000001ebd3c88780_0;
    %add;
    %assign/vec4 v000001ebd3c8ea00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.16 ;
    %load/vec4 v000001ebd3c8e3c0_0;
    %load/vec4 v000001ebd3c8fcc0_0;
    %mul;
    %assign/vec4 v000001ebd3c90300_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.17 ;
    %load/vec4 v000001ebd3c8f680_0;
    %load/vec4 v000001ebd3c8ea00_0;
    %mul;
    %assign/vec4 v000001ebd3c8fea0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.18 ;
    %load/vec4 v000001ebd3c8fcc0_0;
    %load/vec4 v000001ebd3c8f680_0;
    %mul;
    %assign/vec4 v000001ebd3c8ffe0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.19 ;
    %load/vec4 v000001ebd3c8e3c0_0;
    %load/vec4 v000001ebd3c8ea00_0;
    %mul;
    %assign/vec4 v000001ebd3c90120_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c8f220_0, 0;
    %jmp T_70.21;
T_70.20 ;
    %load/vec4 v000001ebd3c90300_0;
    %assign/vec4 v000001ebd3c8ee60_0, 0;
    %load/vec4 v000001ebd3c8fea0_0;
    %assign/vec4 v000001ebd3c8f860_0, 0;
    %load/vec4 v000001ebd3c8ffe0_0;
    %assign/vec4 v000001ebd3c8eaa0_0, 0;
    %load/vec4 v000001ebd3c90120_0;
    %assign/vec4 v000001ebd3c8f900_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3c8e5a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3c8e460_0, 0;
    %jmp T_70.21;
T_70.21 ;
    %pop/vec4 1;
    %jmp T_70.5;
T_70.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c8e500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3c8e460_0, 0;
    %jmp T_70.5;
T_70.5 ;
    %pop/vec4 1;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001ebd3c89b70;
T_71 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c94d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93960_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000001ebd3c93780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_71.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_71.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_71.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_71.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_71.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_71.14, 6;
    %jmp T_71.15;
T_71.2 ;
    %load/vec4 v000001ebd3c95080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93a00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
T_71.16 ;
    %jmp T_71.15;
T_71.3 ;
    %load/vec4 v000001ebd3c93aa0_0;
    %assign/vec4 v000001ebd3c931e0_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v000001ebd3c951c0_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v000001ebd3c94ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.4 ;
    %load/vec4 v000001ebd3c94180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.18, 8;
    %load/vec4 v000001ebd3c95440_0;
    %assign/vec4 v000001ebd3c90bc0_0, 0;
    %load/vec4 v000001ebd3c94cc0_0;
    %assign/vec4 v000001ebd3c90800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
T_71.18 ;
    %jmp T_71.15;
T_71.5 ;
    %load/vec4 v000001ebd3c92e20_0;
    %assign/vec4 v000001ebd3c931e0_0, 0;
    %load/vec4 v000001ebd3c91de0_0;
    %assign/vec4 v000001ebd3c951c0_0, 0;
    %load/vec4 v000001ebd3c929c0_0;
    %assign/vec4 v000001ebd3c94ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.6 ;
    %load/vec4 v000001ebd3c94180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.20, 8;
    %load/vec4 v000001ebd3c95440_0;
    %assign/vec4 v000001ebd3c933c0_0, 0;
    %load/vec4 v000001ebd3c94cc0_0;
    %assign/vec4 v000001ebd3c93d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
T_71.20 ;
    %jmp T_71.15;
T_71.7 ;
    %load/vec4 v000001ebd3c953a0_0;
    %assign/vec4 v000001ebd3c931e0_0, 0;
    %load/vec4 v000001ebd3c92100_0;
    %assign/vec4 v000001ebd3c951c0_0, 0;
    %load/vec4 v000001ebd3c921a0_0;
    %assign/vec4 v000001ebd3c94ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.8 ;
    %load/vec4 v000001ebd3c94180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.22, 8;
    %load/vec4 v000001ebd3c95440_0;
    %assign/vec4 v000001ebd3c94900_0, 0;
    %load/vec4 v000001ebd3c94cc0_0;
    %assign/vec4 v000001ebd3c92f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c945e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
T_71.22 ;
    %jmp T_71.15;
T_71.9 ;
    %load/vec4 v000001ebd3c90760_0;
    %assign/vec4 v000001ebd3c93460_0, 0;
    %load/vec4 v000001ebd3c91d40_0;
    %assign/vec4 v000001ebd3c95120_0, 0;
    %load/vec4 v000001ebd3c933c0_0;
    %assign/vec4 v000001ebd3c92ce0_0, 0;
    %load/vec4 v000001ebd3c93d20_0;
    %assign/vec4 v000001ebd3c94b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c93960_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.10 ;
    %load/vec4 v000001ebd3c93f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.24, 8;
    %load/vec4 v000001ebd3c938c0_0;
    %assign/vec4 v000001ebd3c93fa0_0, 0;
    %load/vec4 v000001ebd3c93e60_0;
    %assign/vec4 v000001ebd3c949a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93960_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
T_71.24 ;
    %jmp T_71.15;
T_71.11 ;
    %load/vec4 v000001ebd3c93fa0_0;
    %assign/vec4 v000001ebd3c93460_0, 0;
    %load/vec4 v000001ebd3c949a0_0;
    %assign/vec4 v000001ebd3c95120_0, 0;
    %load/vec4 v000001ebd3c94900_0;
    %assign/vec4 v000001ebd3c92ce0_0, 0;
    %load/vec4 v000001ebd3c92f60_0;
    %assign/vec4 v000001ebd3c94b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c93960_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.12 ;
    %load/vec4 v000001ebd3c93f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.26, 8;
    %load/vec4 v000001ebd3c938c0_0;
    %assign/vec4 v000001ebd3c94e00_0, 0;
    %load/vec4 v000001ebd3c93e60_0;
    %assign/vec4 v000001ebd3c942c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93960_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
T_71.26 ;
    %jmp T_71.15;
T_71.13 ;
    %load/vec4 v000001ebd3c90bc0_0;
    %load/vec4 v000001ebd3c94e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3c90800_0;
    %load/vec4 v000001ebd3c942c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ebd3c93a00_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c93be0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c93780_0, 0;
    %jmp T_71.15;
T_71.15 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001ebd3c62c90;
T_72 ;
    %wait E_000001ebd3b29270;
    %load/vec4 v000001ebd3c97920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c96c00_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v000001ebd3c96ca0_0, 0, 255;
    %jmp T_72.5;
T_72.0 ;
    %load/vec4 v000001ebd3c93000_0;
    %store/vec4 v000001ebd3c96c00_0, 0, 255;
    %load/vec4 v000001ebd3c95260_0;
    %store/vec4 v000001ebd3c96ca0_0, 0, 255;
    %jmp T_72.5;
T_72.1 ;
    %load/vec4 v000001ebd3c94fe0_0;
    %store/vec4 v000001ebd3c96c00_0, 0, 255;
    %load/vec4 v000001ebd3c94c20_0;
    %store/vec4 v000001ebd3c96ca0_0, 0, 255;
    %jmp T_72.5;
T_72.2 ;
    %load/vec4 v000001ebd3c944a0_0;
    %store/vec4 v000001ebd3c96c00_0, 0, 255;
    %load/vec4 v000001ebd3c930a0_0;
    %store/vec4 v000001ebd3c96ca0_0, 0, 255;
    %jmp T_72.5;
T_72.3 ;
    %load/vec4 v000001ebd3c94540_0;
    %store/vec4 v000001ebd3c96c00_0, 0, 255;
    %load/vec4 v000001ebd3c94680_0;
    %store/vec4 v000001ebd3c96ca0_0, 0, 255;
    %jmp T_72.5;
T_72.5 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001ebd3c62c90;
T_73 ;
    %wait E_000001ebd3b29330;
    %load/vec4 v000001ebd3c97920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v000001ebd3c95c60_0, 0, 252;
    %jmp T_73.5;
T_73.0 ;
    %load/vec4 v000001ebd3c954e0_0;
    %store/vec4 v000001ebd3c95c60_0, 0, 252;
    %jmp T_73.5;
T_73.1 ;
    %load/vec4 v000001ebd3c97560_0;
    %store/vec4 v000001ebd3c95c60_0, 0, 252;
    %jmp T_73.5;
T_73.2 ;
    %load/vec4 v000001ebd3c96d40_0;
    %store/vec4 v000001ebd3c95c60_0, 0, 252;
    %jmp T_73.5;
T_73.3 ;
    %load/vec4 v000001ebd3c97100_0;
    %store/vec4 v000001ebd3c95c60_0, 0, 252;
    %jmp T_73.5;
T_73.5 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001ebd3c62c90;
T_74 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c95f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3c95a80_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000001ebd3c97ba0_0;
    %assign/vec4 v000001ebd3c95a80_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001ebd3c62c90;
T_75 ;
    %wait E_000001ebd3b28ab0;
    %load/vec4 v000001ebd3c95a80_0;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
    %load/vec4 v000001ebd3c95a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_75.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_75.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_75.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_75.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_75.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_75.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_75.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_75.13, 6;
    %jmp T_75.14;
T_75.0 ;
    %load/vec4 v000001ebd3c959e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.15 ;
    %jmp T_75.14;
T_75.1 ;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_75.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.17 ;
    %jmp T_75.14;
T_75.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c95d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.19 ;
    %jmp T_75.14;
T_75.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
    %jmp T_75.14;
T_75.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
    %jmp T_75.14;
T_75.5 ;
    %load/vec4 v000001ebd3c93500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.21 ;
    %jmp T_75.14;
T_75.6 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_75.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.23 ;
    %jmp T_75.14;
T_75.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001ebd3c96340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.25 ;
    %jmp T_75.14;
T_75.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
    %jmp T_75.14;
T_75.9 ;
    %load/vec4 v000001ebd3c93b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.27 ;
    %jmp T_75.14;
T_75.10 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_75.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.29 ;
    %jmp T_75.14;
T_75.11 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_75.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
T_75.31 ;
    %jmp T_75.14;
T_75.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
    %jmp T_75.14;
T_75.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ebd3c97ba0_0, 0, 4;
    %jmp T_75.14;
T_75.14 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000001ebd3c62c90;
T_76 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c95f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c97240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c96020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c96200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c96b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c94f40_0, 0;
    %pushi/vec4 45, 0, 252;
    %assign/vec4 v000001ebd3c963e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c958a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c96480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c9a3a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v000001ebd3c96b60_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3c96b60_0, 0;
    %load/vec4 v000001ebd3c95a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_76.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_76.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_76.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_76.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_76.14, 6;
    %jmp T_76.15;
T_76.2 ;
    %load/vec4 v000001ebd3c959e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.16, 8;
    %vpi_call 6 266 "$display", "[NODE %0d] Starting FROST DKG...", P_000001ebd3c88ca8 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c93280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c97240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c96020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c96200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c96b60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c94f40_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v000001ebd3c96fc0_0, 0;
T_76.16 ;
    %jmp T_76.15;
T_76.3 ;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_76.18, 5;
    %load/vec4 v000001ebd3c97060_0;
    %assign/vec4 v000001ebd3c963e0_0, 0;
    %load/vec4 v000001ebd3c97060_0;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c962a0, 0, 4;
    %vpi_call 6 285 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_000001ebd3c88ca8, v000001ebd3c94f40_0, v000001ebd3c97060_0 {0 0 0};
    %load/vec4 v000001ebd3c94f40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c94f40_0, 0;
    %jmp T_76.19;
T_76.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c94f40_0, 0;
T_76.19 ;
    %jmp T_76.15;
T_76.4 ;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001ebd3c958a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.20, 8;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ebd3c962a0, 4;
    %assign/vec4 v000001ebd3c95620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c958a0_0, 0;
    %jmp T_76.21;
T_76.20 ;
    %load/vec4 v000001ebd3c95d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.22, 8;
    %load/vec4 v000001ebd3c96a20_0;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c956c0, 0, 4;
    %load/vec4 v000001ebd3c95da0_0;
    %load/vec4 v000001ebd3c94f40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c95ee0, 0, 4;
    %vpi_call 6 300 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_000001ebd3c88ca8, v000001ebd3c94f40_0, v000001ebd3c96a20_0, v000001ebd3c95da0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c958a0_0, 0;
    %load/vec4 v000001ebd3c94f40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c94f40_0, 0;
T_76.22 ;
T_76.21 ;
    %jmp T_76.15;
T_76.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c956c0, 4;
    %assign/vec4 v000001ebd3c97c40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c95ee0, 4;
    %assign/vec4 v000001ebd3c976a0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c962a0, 4;
    %assign/vec4 v000001ebd3c977e0_0, 0;
    %vpi_call 6 311 "$display", "[NODE %0d] ZK proof generated (simplified)", P_000001ebd3c88ca8 {0 0 0};
    %jmp T_76.15;
T_76.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c956c0, 4;
    %assign/vec4 v000001ebd3c936e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c95ee0, 4;
    %assign/vec4 v000001ebd3c94220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c93280_0, 0;
    %vpi_call 6 319 "$display", "[NODE %0d] Broadcast commitment", P_000001ebd3c88ca8 {0 0 0};
    %jmp T_76.15;
T_76.7 ;
    %load/vec4 v000001ebd3c93500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.24, 8;
    %vpi_call 6 324 "$display", "[NODE %0d] All commitments received", P_000001ebd3c88ca8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.24 ;
    %jmp T_76.15;
T_76.8 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_76.26, 5;
    %vpi_call 6 332 "$display", "[NODE %0d] Verifying proof from node %0d", P_000001ebd3c88ca8, v000001ebd3c97920_0 {0 0 0};
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.26 ;
    %jmp T_76.15;
T_76.9 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_76.28, 5;
    %load/vec4 v000001ebd3c96480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.30, 8;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v000001ebd3c96660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c96480_0, 0;
    %jmp T_76.31;
T_76.30 ;
    %load/vec4 v000001ebd3c96340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.32, 8;
    %load/vec4 v000001ebd3c97920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_76.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_76.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_76.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_76.37, 6;
    %jmp T_76.38;
T_76.34 ;
    %load/vec4 v000001ebd3c95e40_0;
    %assign/vec4 v000001ebd3c96700_0, 0;
    %jmp T_76.38;
T_76.35 ;
    %load/vec4 v000001ebd3c95e40_0;
    %assign/vec4 v000001ebd3c967a0_0, 0;
    %jmp T_76.38;
T_76.36 ;
    %load/vec4 v000001ebd3c95e40_0;
    %assign/vec4 v000001ebd3c971a0_0, 0;
    %jmp T_76.38;
T_76.37 ;
    %load/vec4 v000001ebd3c95e40_0;
    %assign/vec4 v000001ebd3c96840_0, 0;
    %jmp T_76.38;
T_76.38 ;
    %pop/vec4 1;
    %vpi_call 6 350 "$display", "[NODE %0d] Share for node %0d = %h", P_000001ebd3c88ca8, v000001ebd3c97920_0, v000001ebd3c95e40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c96480_0, 0;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.32 ;
T_76.31 ;
    %jmp T_76.29;
T_76.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.29 ;
    %jmp T_76.15;
T_76.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c97240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c96020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c95800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c95940_0, 0;
    %vpi_call 6 364 "$display", "[NODE %0d] Shares sent", P_000001ebd3c88ca8 {0 0 0};
    %jmp T_76.15;
T_76.11 ;
    %load/vec4 v000001ebd3c93b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.39, 8;
    %vpi_call 6 369 "$display", "[NODE %0d] All shares received", P_000001ebd3c88ca8 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.39 ;
    %jmp T_76.15;
T_76.12 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_76.41, 5;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_76.43, 4;
    %load/vec4 v000001ebd3c9a3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.45, 8;
    %load/vec4 v000001ebd3c95c60_0;
    %assign/vec4 v000001ebd3c99ea0_0, 0;
    %pushi/vec4 4, 0, 252;
    %assign/vec4 v000001ebd3c9a120_0, 0;
    %load/vec4 v000001ebd3c96c00_0;
    %assign/vec4 v000001ebd3c96de0_0, 0;
    %load/vec4 v000001ebd3c96ca0_0;
    %assign/vec4 v000001ebd3c972e0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c97420_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c974c0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c97600_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3c97740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c9a3a0_0, 0;
    %jmp T_76.46;
T_76.45 ;
    %load/vec4 v000001ebd3c99d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.47, 8;
    %load/vec4 v000001ebd3c985a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.49, 8;
    %vpi_call 6 392 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_000001ebd3c88ca8, v000001ebd3c97920_0 {0 0 0};
    %jmp T_76.50;
T_76.49 ;
    %vpi_call 6 394 "$display", "[NODE %0d] VSS verified for share from node %0d", P_000001ebd3c88ca8, v000001ebd3c97920_0 {0 0 0};
T_76.50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c9a3a0_0, 0;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.47 ;
T_76.46 ;
    %jmp T_76.44;
T_76.43 ;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.44 ;
    %jmp T_76.42;
T_76.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.42 ;
    %jmp T_76.15;
T_76.13 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_76.51, 5;
    %load/vec4 v000001ebd3c96fc0_0;
    %load/vec4 v000001ebd3c95c60_0;
    %add;
    %assign/vec4 v000001ebd3c96fc0_0, 0;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
    %jmp T_76.52;
T_76.51 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_76.53, 4;
    %load/vec4 v000001ebd3c96fc0_0;
    %assign/vec4 v000001ebd3c96520_0, 0;
    %vpi_call 6 414 "$display", "[NODE %0d] Final secret share = %h", P_000001ebd3c88ca8, v000001ebd3c96fc0_0 {0 0 0};
    %load/vec4 v000001ebd3c93000_0;
    %assign/vec4 v000001ebd3c968e0_0, 0;
    %load/vec4 v000001ebd3c95260_0;
    %assign/vec4 v000001ebd3c979c0_0, 0;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
    %jmp T_76.54;
T_76.53 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_76.55, 4;
    %load/vec4 v000001ebd3c95760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.57, 8;
    %load/vec4 v000001ebd3c968e0_0;
    %assign/vec4 v000001ebd3c96f20_0, 0;
    %load/vec4 v000001ebd3c979c0_0;
    %assign/vec4 v000001ebd3c97380_0, 0;
    %load/vec4 v000001ebd3c94fe0_0;
    %assign/vec4 v000001ebd3c96e80_0, 0;
    %load/vec4 v000001ebd3c94c20_0;
    %assign/vec4 v000001ebd3c96ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %jmp T_76.58;
T_76.57 ;
    %load/vec4 v000001ebd3c95580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.59, 8;
    %load/vec4 v000001ebd3c965c0_0;
    %assign/vec4 v000001ebd3c968e0_0, 0;
    %load/vec4 v000001ebd3c95b20_0;
    %assign/vec4 v000001ebd3c979c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.59 ;
T_76.58 ;
    %jmp T_76.56;
T_76.55 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_76.61, 4;
    %load/vec4 v000001ebd3c95760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.63, 8;
    %load/vec4 v000001ebd3c968e0_0;
    %assign/vec4 v000001ebd3c96f20_0, 0;
    %load/vec4 v000001ebd3c979c0_0;
    %assign/vec4 v000001ebd3c97380_0, 0;
    %load/vec4 v000001ebd3c944a0_0;
    %assign/vec4 v000001ebd3c96e80_0, 0;
    %load/vec4 v000001ebd3c930a0_0;
    %assign/vec4 v000001ebd3c96ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %jmp T_76.64;
T_76.63 ;
    %load/vec4 v000001ebd3c95580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.65, 8;
    %load/vec4 v000001ebd3c965c0_0;
    %assign/vec4 v000001ebd3c968e0_0, 0;
    %load/vec4 v000001ebd3c95b20_0;
    %assign/vec4 v000001ebd3c979c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.65 ;
T_76.64 ;
    %jmp T_76.62;
T_76.61 ;
    %load/vec4 v000001ebd3c97920_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_76.67, 4;
    %load/vec4 v000001ebd3c95760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.69, 8;
    %load/vec4 v000001ebd3c968e0_0;
    %assign/vec4 v000001ebd3c96f20_0, 0;
    %load/vec4 v000001ebd3c979c0_0;
    %assign/vec4 v000001ebd3c97380_0, 0;
    %load/vec4 v000001ebd3c94540_0;
    %assign/vec4 v000001ebd3c96e80_0, 0;
    %load/vec4 v000001ebd3c94680_0;
    %assign/vec4 v000001ebd3c96ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %jmp T_76.70;
T_76.69 ;
    %load/vec4 v000001ebd3c95580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.71, 8;
    %load/vec4 v000001ebd3c965c0_0;
    %assign/vec4 v000001ebd3c968e0_0, 0;
    %load/vec4 v000001ebd3c95b20_0;
    %assign/vec4 v000001ebd3c979c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3c95760_0, 0;
    %vpi_call 6 461 "$display", "[NODE %0d] Group key = (%h, %h)", P_000001ebd3c88ca8, v000001ebd3c965c0_0, v000001ebd3c95b20_0 {0 0 0};
    %load/vec4 v000001ebd3c97920_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ebd3c97920_0, 0;
T_76.71 ;
T_76.70 ;
T_76.67 ;
T_76.62 ;
T_76.56 ;
T_76.54 ;
T_76.52 ;
    %jmp T_76.15;
T_76.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3c96200_0, 0;
    %vpi_call 6 469 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_000001ebd3c88ca8, v000001ebd3c96b60_0 {0 0 0};
    %jmp T_76.15;
T_76.15 ;
    %pop/vec4 1;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_000001ebd3c2d980;
T_77 ;
    %wait E_000001ebd3b285b0;
    %load/vec4 v000001ebd3c8c3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3c8cfc0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001ebd3c8cfc0_0;
    %load/vec4 v000001ebd3c99540_0;
    %cmp/u;
    %jmp/0xz  T_77.2, 5;
    %load/vec4 v000001ebd3c99540_0;
    %assign/vec4 v000001ebd3c8cfc0_0, 0;
T_77.2 ;
    %load/vec4 v000001ebd3c8cfc0_0;
    %load/vec4 v000001ebd3c99360_0;
    %cmp/u;
    %jmp/0xz  T_77.4, 5;
    %load/vec4 v000001ebd3c99360_0;
    %assign/vec4 v000001ebd3c8cfc0_0, 0;
T_77.4 ;
    %load/vec4 v000001ebd3c8cfc0_0;
    %load/vec4 v000001ebd3c97e20_0;
    %cmp/u;
    %jmp/0xz  T_77.6, 5;
    %load/vec4 v000001ebd3c97e20_0;
    %assign/vec4 v000001ebd3c8cfc0_0, 0;
T_77.6 ;
    %load/vec4 v000001ebd3c8cfc0_0;
    %load/vec4 v000001ebd3c9b200_0;
    %cmp/u;
    %jmp/0xz  T_77.8, 5;
    %load/vec4 v000001ebd3c9b200_0;
    %assign/vec4 v000001ebd3c8cfc0_0, 0;
T_77.8 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001ebd37e9c00;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ebd3c8b4e0_0, 0, 1;
T_78.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ebd3c8b4e0_0;
    %inv;
    %store/vec4 v000001ebd3c8b4e0_0, 0, 1;
    %jmp T_78.0;
    %end;
    .thread T_78;
    .scope S_000001ebd37e9c00;
T_79 ;
    %vpi_call 4 40 "$display", "========================================" {0 0 0};
    %vpi_call 4 41 "$display", "FROST DKG Hardware Testbench V2" {0 0 0};
    %vpi_call 4 42 "$display", "FULL PROTOCOL - NO PLACEHOLDERS" {0 0 0};
    %vpi_call 4 43 "$display", "Nodes: 4, Threshold: 2-of-4" {0 0 0};
    %vpi_call 4 44 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ebd3c8bc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ebd3c8c8e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ebd3c8bc60_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 4 54 "$display", "[%0t] Starting FROST DKG protocol...", $time {0 0 0};
    %wait E_000001ebd3b1eeb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ebd3c8c8e0_0, 0, 1;
    %wait E_000001ebd3b1eeb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ebd3c8c8e0_0, 0, 1;
T_79.0 ;
    %load/vec4 v000001ebd3c8c340_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_79.1, 6;
    %wait E_000001ebd3b21fb0;
    %jmp T_79.0;
T_79.1 ;
    %wait E_000001ebd3b1eeb0;
    %delay 100000, 0;
    %vpi_call 4 67 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 68 "$display", "FROST DKG HARDWARE RESULTS" {0 0 0};
    %vpi_call 4 69 "$display", "========================================" {0 0 0};
    %load/vec4 v000001ebd3c8c340_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.2, 8;
    %pushi/vec4 5850451, 0, 24; draw_string_vec4
    %jmp/1 T_79.3, 8;
T_79.2 ; End of true expr.
    %pushi/vec4 20047, 0, 24; draw_string_vec4
    %jmp/0 T_79.3, 8;
 ; End of false expr.
    %blend;
T_79.3;
    %vpi_call 4 70 "$display", "Protocol completed: %s", S<0,vec4,u24> {1 0 0};
    %vpi_call 4 71 "$display", "Total clock cycles: %0d", v000001ebd3c8c660_0 {0 0 0};
    %load/vec4 v000001ebd3c8c660_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 72 "$display", "Time elapsed: %.2f \316\274s", W<0,r> {0 1 0};
    %vpi_call 4 73 "$display", "Frequency: 100 MHz (10 ns period)" {0 0 0};
    %vpi_call 4 75 "$display", "\012Final Secret Shares:" {0 0 0};
    %vpi_call 4 76 "$display", "  Node 0: %h", v000001ebd3c8c5c0_0 {0 0 0};
    %vpi_call 4 77 "$display", "  Node 1: %h", v000001ebd3c8d1a0_0 {0 0 0};
    %vpi_call 4 78 "$display", "  Node 2: %h", v000001ebd3c8c2a0_0 {0 0 0};
    %vpi_call 4 79 "$display", "  Node 3: %h", v000001ebd3c8c160_0 {0 0 0};
    %vpi_call 4 82 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 83 "$display", "VERIFICATION" {0 0 0};
    %vpi_call 4 84 "$display", "========================================" {0 0 0};
    %load/vec4 v000001ebd3c8c5c0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3c8d1a0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ebd3c8c2a0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ebd3c8c160_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %vpi_call 4 89 "$display", "\342\234\223 All nodes have non-zero secret shares" {0 0 0};
    %jmp T_79.5;
T_79.4 ;
    %vpi_call 4 91 "$display", "\342\234\227 ERROR: Some nodes have zero secret shares" {0 0 0};
T_79.5 ;
    %load/vec4 v000001ebd3c8c5c0_0;
    %load/vec4 v000001ebd3c8d1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3c8d1a0_0;
    %load/vec4 v000001ebd3c8c2a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ebd3c8c2a0_0;
    %load/vec4 v000001ebd3c8c160_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %vpi_call 4 98 "$display", "\342\234\223 All secret shares are unique" {0 0 0};
    %jmp T_79.7;
T_79.6 ;
    %vpi_call 4 100 "$display", "WARNING: Some secret shares are identical" {0 0 0};
T_79.7 ;
    %vpi_call 4 103 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 104 "$display", "PERFORMANCE METRICS" {0 0 0};
    %vpi_call 4 105 "$display", "========================================" {0 0 0};
    %vpi_call 4 106 "$display", "Clock frequency: 100 MHz" {0 0 0};
    %vpi_call 4 107 "$display", "Total cycles: %0d", v000001ebd3c8c660_0 {0 0 0};
    %load/vec4 v000001ebd3c8c660_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 108 "$display", "Time: %.2f \316\274s", W<0,r> {0 1 0};
    %load/vec4 v000001ebd3c8c660_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_79.8, 5;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %load/vec4 v000001ebd3c8c660_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %div/wr;
    %vpi_call 4 110 "$display", "Throughput: %.2f DKG/sec", W<0,r> {0 1 0};
T_79.8 ;
    %vpi_call 4 112 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 113 "$display", "vs. SOFTWARE BASELINE (Rust/Givre)" {0 0 0};
    %vpi_call 4 114 "$display", "========================================" {0 0 0};
    %vpi_call 4 115 "$display", "Software cycles (estimated): ~150,000" {0 0 0};
    %vpi_call 4 116 "$display", "Hardware cycles (actual): %0d", v000001ebd3c8c660_0 {0 0 0};
    %load/vec4 v000001ebd3c8c660_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_79.10, 5;
    %pushi/real 1228800000, 4083; load=150000.
    %load/vec4 v000001ebd3c8c660_0;
    %cvt/rv;
    %div/wr;
    %vpi_call 4 118 "$display", "Speedup: ~%.1fx", W<0,r> {0 1 0};
T_79.10 ;
    %vpi_call 4 120 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 121 "$display", "PROTOCOL VERIFICATION" {0 0 0};
    %vpi_call 4 122 "$display", "========================================" {0 0 0};
    %vpi_call 4 123 "$display", "\342\234\223 Polynomial generation (3 coefficients per node)" {0 0 0};
    %vpi_call 4 124 "$display", "\342\234\223 Elliptic curve scalar multiplication for commitments" {0 0 0};
    %vpi_call 4 125 "$display", "\342\234\223 Polynomial evaluation for secret sharing" {0 0 0};
    %vpi_call 4 126 "$display", "\342\234\223 VSS verification for received shares" {0 0 0};
    %vpi_call 4 127 "$display", "\342\234\223 Secret share aggregation" {0 0 0};
    %vpi_call 4 128 "$display", "\342\234\223 Group public key aggregation (point addition)" {0 0 0};
    %vpi_call 4 130 "$display", "\012\360\237\224\245 FROST DKG Hardware Implementation COMPLETE! \360\237\224\245\012" {0 0 0};
    %vpi_call 4 132 "$finish" {0 0 0};
    %end;
    .thread T_79;
    .scope S_000001ebd37e9c00;
T_80 ;
    %delay 1215752192, 23;
    %vpi_call 4 138 "$display", "\012\342\232\240\357\270\217  TIMEOUT: Simulation exceeded 100ms" {0 0 0};
    %vpi_call 4 139 "$display", "Protocol may be stuck. Check waveform." {0 0 0};
    %vpi_call 4 140 "$finish" {0 0 0};
    %end;
    .thread T_80;
    .scope S_000001ebd37e9c00;
T_81 ;
    %vpi_call 4 145 "$dumpfile", "frost_v2.vcd" {0 0 0};
    %vpi_call 4 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ebd37e9c00 {0 0 0};
    %end;
    .thread T_81;
    .scope S_000001ebd3cae3f0;
T_82 ;
    %wait E_000001ebd3b28eb0;
    %load/vec4 v000001ebd3ca8640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3ca6a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca7600_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001ebd3ca6a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %jmp T_82.5;
T_82.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca7600_0, 0;
    %load/vec4 v000001ebd3ca7d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3ca6a20_0, 0;
T_82.6 ;
    %jmp T_82.5;
T_82.3 ;
    %load/vec4 v000001ebd3ca83c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_82.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_82.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_82.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_82.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_82.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_82.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_82.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_82.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_82.20, 6;
    %jmp T_82.21;
T_82.8 ;
    %load/vec4 v000001ebd3ca5800_0;
    %load/vec4 v000001ebd3ca5800_0;
    %mul;
    %assign/vec4 v000001ebd3ca5e40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.9 ;
    %load/vec4 v000001ebd3ca4540_0;
    %load/vec4 v000001ebd3ca4540_0;
    %mul;
    %assign/vec4 v000001ebd3ca6200_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.10 ;
    %load/vec4 v000001ebd3ca4ea0_0;
    %load/vec4 v000001ebd3ca4ea0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ebd3ca4d60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.11 ;
    %load/vec4 v000001ebd3ca5e40_0;
    %assign/vec4 v000001ebd3ca65c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.12 ;
    %load/vec4 v000001ebd3ca5800_0;
    %load/vec4 v000001ebd3ca4540_0;
    %add;
    %load/vec4 v000001ebd3ca5800_0;
    %load/vec4 v000001ebd3ca4540_0;
    %add;
    %mul;
    %load/vec4 v000001ebd3ca5e40_0;
    %sub;
    %load/vec4 v000001ebd3ca6200_0;
    %sub;
    %assign/vec4 v000001ebd3ca4360_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.13 ;
    %load/vec4 v000001ebd3ca65c0_0;
    %load/vec4 v000001ebd3ca6200_0;
    %add;
    %assign/vec4 v000001ebd3ca4ae0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.14 ;
    %load/vec4 v000001ebd3ca4ae0_0;
    %load/vec4 v000001ebd3ca4d60_0;
    %sub;
    %assign/vec4 v000001ebd3ca44a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.15 ;
    %load/vec4 v000001ebd3ca65c0_0;
    %load/vec4 v000001ebd3ca6200_0;
    %sub;
    %assign/vec4 v000001ebd3ca5260_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.16 ;
    %load/vec4 v000001ebd3ca4360_0;
    %load/vec4 v000001ebd3ca44a0_0;
    %mul;
    %assign/vec4 v000001ebd3ca88c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.17 ;
    %load/vec4 v000001ebd3ca4ae0_0;
    %load/vec4 v000001ebd3ca5260_0;
    %mul;
    %assign/vec4 v000001ebd3ca8960_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.18 ;
    %load/vec4 v000001ebd3ca44a0_0;
    %load/vec4 v000001ebd3ca4ae0_0;
    %mul;
    %assign/vec4 v000001ebd3ca77e0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.19 ;
    %load/vec4 v000001ebd3ca4360_0;
    %load/vec4 v000001ebd3ca5260_0;
    %mul;
    %assign/vec4 v000001ebd3ca5b20_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3ca83c0_0, 0;
    %jmp T_82.21;
T_82.20 ;
    %load/vec4 v000001ebd3ca88c0_0;
    %assign/vec4 v000001ebd3ca5120_0, 0;
    %load/vec4 v000001ebd3ca8960_0;
    %assign/vec4 v000001ebd3ca4720_0, 0;
    %load/vec4 v000001ebd3ca77e0_0;
    %assign/vec4 v000001ebd3ca54e0_0, 0;
    %load/vec4 v000001ebd3ca5b20_0;
    %assign/vec4 v000001ebd3ca4680_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3ca6a20_0, 0;
    %jmp T_82.21;
T_82.21 ;
    %pop/vec4 1;
    %jmp T_82.5;
T_82.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca7600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3ca6a20_0, 0;
    %jmp T_82.5;
T_82.5 ;
    %pop/vec4 1;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001ebd3cae260;
T_83 ;
    %wait E_000001ebd3b28eb0;
    %load/vec4 v000001ebd3ca5a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3ca4a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca6160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3ca6520_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v000001ebd3ca4a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %jmp T_83.5;
T_83.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca6160_0, 0;
    %load/vec4 v000001ebd3ca42c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3ca6520_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3ca4a40_0, 0;
T_83.6 ;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v000001ebd3ca62a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_83.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_83.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_83.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_83.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_83.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_83.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_83.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_83.20, 6;
    %jmp T_83.21;
T_83.8 ;
    %load/vec4 v000001ebd3ca3e60_0;
    %load/vec4 v000001ebd3ca5f80_0;
    %sub;
    %load/vec4 v000001ebd3ca5940_0;
    %load/vec4 v000001ebd3ca56c0_0;
    %sub;
    %mul;
    %assign/vec4 v000001ebd3ca5580_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.9 ;
    %load/vec4 v000001ebd3ca3e60_0;
    %load/vec4 v000001ebd3ca5f80_0;
    %add;
    %load/vec4 v000001ebd3ca5940_0;
    %load/vec4 v000001ebd3ca56c0_0;
    %add;
    %mul;
    %assign/vec4 v000001ebd3ca4900_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.10 ;
    %load/vec4 v000001ebd3ca4b80_0;
    %load/vec4 v000001ebd3ca5620_0;
    %mul;
    %assign/vec4 v000001ebd3ca4fe0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.11 ;
    %load/vec4 v000001ebd3ca3fa0_0;
    %load/vec4 v000001ebd3ca3f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %assign/vec4 v000001ebd3ca49a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.12 ;
    %load/vec4 v000001ebd3ca4900_0;
    %load/vec4 v000001ebd3ca5580_0;
    %sub;
    %assign/vec4 v000001ebd3ca5da0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.13 ;
    %load/vec4 v000001ebd3ca49a0_0;
    %load/vec4 v000001ebd3ca4fe0_0;
    %sub;
    %assign/vec4 v000001ebd3ca5300_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.14 ;
    %load/vec4 v000001ebd3ca49a0_0;
    %load/vec4 v000001ebd3ca4fe0_0;
    %add;
    %assign/vec4 v000001ebd3ca47c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.15 ;
    %load/vec4 v000001ebd3ca4900_0;
    %load/vec4 v000001ebd3ca5580_0;
    %add;
    %assign/vec4 v000001ebd3ca5080_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.16 ;
    %load/vec4 v000001ebd3ca5da0_0;
    %load/vec4 v000001ebd3ca5300_0;
    %mul;
    %assign/vec4 v000001ebd3ca6340_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.17 ;
    %load/vec4 v000001ebd3ca47c0_0;
    %load/vec4 v000001ebd3ca5080_0;
    %mul;
    %assign/vec4 v000001ebd3ca60c0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.18 ;
    %load/vec4 v000001ebd3ca5300_0;
    %load/vec4 v000001ebd3ca47c0_0;
    %mul;
    %assign/vec4 v000001ebd3ca4040_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.19 ;
    %load/vec4 v000001ebd3ca5da0_0;
    %load/vec4 v000001ebd3ca5080_0;
    %mul;
    %assign/vec4 v000001ebd3ca59e0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000001ebd3ca62a0_0, 0;
    %jmp T_83.21;
T_83.20 ;
    %load/vec4 v000001ebd3ca6340_0;
    %assign/vec4 v000001ebd3ca6480_0, 0;
    %load/vec4 v000001ebd3ca60c0_0;
    %assign/vec4 v000001ebd3ca4860_0, 0;
    %load/vec4 v000001ebd3ca4040_0;
    %assign/vec4 v000001ebd3ca4e00_0, 0;
    %load/vec4 v000001ebd3ca59e0_0;
    %assign/vec4 v000001ebd3ca53a0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v000001ebd3ca6520_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3ca4a40_0, 0;
    %jmp T_83.21;
T_83.21 ;
    %pop/vec4 1;
    %jmp T_83.5;
T_83.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca6160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3ca4a40_0, 0;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000001ebd3c8a1b0;
T_84 ;
    %wait E_000001ebd3b28eb0;
    %load/vec4 v000001ebd3ca8d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca67a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3ca7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca68e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca6c00_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000001ebd3ca7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca68e0_0, 0;
T_84.2 ;
    %load/vec4 v000001ebd3ca6f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca6c00_0, 0;
T_84.4 ;
    %load/vec4 v000001ebd3ca7ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_84.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_84.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %jmp T_84.13;
T_84.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca67a0_0, 0;
    %load/vec4 v000001ebd3ca81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 251, 0, 9;
    %assign/vec4 v000001ebd3ca80a0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3ca7c40_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3ca7240_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v000001ebd3ca7560_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v000001ebd3ca8be0_0, 0;
    %load/vec4 v000001ebd3ca79c0_0;
    %assign/vec4 v000001ebd3ca8c80_0, 0;
    %load/vec4 v000001ebd3ca74c0_0;
    %assign/vec4 v000001ebd3ca86e0_0, 0;
    %load/vec4 v000001ebd3ca8460_0;
    %assign/vec4 v000001ebd3ca7880_0, 0;
    %load/vec4 v000001ebd3ca7060_0;
    %assign/vec4 v000001ebd3ca8dc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ebd3ca7e20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
T_84.14 ;
    %jmp T_84.13;
T_84.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca68e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %jmp T_84.13;
T_84.8 ;
    %load/vec4 v000001ebd3ca7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.16, 8;
    %load/vec4 v000001ebd3ca7920_0;
    %assign/vec4 v000001ebd3ca7c40_0, 0;
    %load/vec4 v000001ebd3ca6ca0_0;
    %assign/vec4 v000001ebd3ca7240_0, 0;
    %load/vec4 v000001ebd3ca6700_0;
    %assign/vec4 v000001ebd3ca7560_0, 0;
    %load/vec4 v000001ebd3ca7ce0_0;
    %assign/vec4 v000001ebd3ca8be0_0, 0;
    %load/vec4 v000001ebd3ca7e20_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3ca7e20_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
T_84.16 ;
    %jmp T_84.13;
T_84.9 ;
    %load/vec4 v000001ebd3ca6fc0_0;
    %load/vec4 v000001ebd3ca80a0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca6c00_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %jmp T_84.19;
T_84.18 ;
    %load/vec4 v000001ebd3ca80a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.20, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %jmp T_84.21;
T_84.20 ;
    %load/vec4 v000001ebd3ca80a0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3ca80a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
T_84.21 ;
T_84.19 ;
    %jmp T_84.13;
T_84.10 ;
    %load/vec4 v000001ebd3ca6f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.22, 8;
    %load/vec4 v000001ebd3ca6980_0;
    %assign/vec4 v000001ebd3ca7c40_0, 0;
    %load/vec4 v000001ebd3ca8500_0;
    %assign/vec4 v000001ebd3ca7240_0, 0;
    %load/vec4 v000001ebd3ca6840_0;
    %assign/vec4 v000001ebd3ca7560_0, 0;
    %load/vec4 v000001ebd3ca7740_0;
    %assign/vec4 v000001ebd3ca8be0_0, 0;
    %load/vec4 v000001ebd3ca7e20_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ebd3ca7e20_0, 0;
    %load/vec4 v000001ebd3ca80a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.24, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %jmp T_84.25;
T_84.24 ;
    %load/vec4 v000001ebd3ca80a0_0;
    %subi 1, 0, 9;
    %assign/vec4 v000001ebd3ca80a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
T_84.25 ;
T_84.22 ;
    %jmp T_84.13;
T_84.11 ;
    %load/vec4 v000001ebd3ca7c40_0;
    %assign/vec4 v000001ebd3ca76a0_0, 0;
    %load/vec4 v000001ebd3ca7240_0;
    %assign/vec4 v000001ebd3ca7420_0, 0;
    %load/vec4 v000001ebd3ca7560_0;
    %assign/vec4 v000001ebd3ca72e0_0, 0;
    %load/vec4 v000001ebd3ca8be0_0;
    %assign/vec4 v000001ebd3ca8000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca67a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3ca7ec0_0, 0;
    %jmp T_84.13;
T_84.13 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001ebd3c89530;
T_85 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ebd3c8c700, 4, 0;
    %end;
    .thread T_85;
    .scope S_000001ebd3c89530;
T_86 ;
    %wait E_000001ebd3b28eb0;
    %load/vec4 v000001ebd3ca45e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3ca40e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca4220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ebd3ca4f40_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001ebd3ca40e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %jmp T_86.6;
T_86.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca4220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ebd3ca4f40_0, 0;
    %load/vec4 v000001ebd3ca4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.7, 8;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca5c60_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca51c0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001ebd3ca5d00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ebd3ca40e0_0, 0;
T_86.7 ;
    %jmp T_86.6;
T_86.3 ;
    %load/vec4 v000001ebd3ca5d00_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_86.9, 5;
    %load/vec4 v000001ebd3ca63e0_0;
    %load/vec4 v000001ebd3ca5d00_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ebd3c8c520, 4;
    %add;
    %load/vec4 v000001ebd3ca5bc0_0;
    %add;
    %load/vec4 v000001ebd3ca5d00_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ebd3c8c520, 4;
    %add;
    %load/vec4 v000001ebd3ca5d00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8c520, 0, 4;
    %load/vec4 v000001ebd3ca5d00_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ebd3ca5d00_0, 0;
    %load/vec4 v000001ebd3ca4f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ebd3ca4f40_0, 0;
    %jmp T_86.10;
T_86.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3c8b800_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3c8b940_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3c8ba80_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3ca4c20_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3ca5440_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3ca4cc0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3ca5ee0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %assign/vec4 v000001ebd3ca58a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ebd3ca5d00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ebd3ca40e0_0, 0;
T_86.10 ;
    %jmp T_86.6;
T_86.4 ;
    %load/vec4 v000001ebd3ca5ee0_0;
    %assign/vec4 v000001ebd3ca58a0_0, 0;
    %load/vec4 v000001ebd3ca4cc0_0;
    %assign/vec4 v000001ebd3ca5ee0_0, 0;
    %load/vec4 v000001ebd3ca5440_0;
    %assign/vec4 v000001ebd3ca4cc0_0, 0;
    %load/vec4 v000001ebd3ca4c20_0;
    %load/vec4 v000001ebd3c8c7a0_0;
    %add;
    %assign/vec4 v000001ebd3ca5440_0, 0;
    %load/vec4 v000001ebd3c8ba80_0;
    %assign/vec4 v000001ebd3ca4c20_0, 0;
    %load/vec4 v000001ebd3c8b940_0;
    %assign/vec4 v000001ebd3c8ba80_0, 0;
    %load/vec4 v000001ebd3c8b800_0;
    %assign/vec4 v000001ebd3c8b940_0, 0;
    %load/vec4 v000001ebd3c8c7a0_0;
    %load/vec4 v000001ebd3c8db00_0;
    %add;
    %assign/vec4 v000001ebd3c8b800_0, 0;
    %load/vec4 v000001ebd3ca4f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ebd3ca4f40_0, 0;
    %load/vec4 v000001ebd3ca5d00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_86.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ebd3ca40e0_0, 0;
    %jmp T_86.12;
T_86.11 ;
    %load/vec4 v000001ebd3ca5d00_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ebd3ca5d00_0, 0;
T_86.12 ;
    %jmp T_86.6;
T_86.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3c8b800_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3c8b940_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3c8ba80_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca4c20_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca5440_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca4cc0_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca5ee0_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca58a0_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebd3c8bee0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3c8b800_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3c8b940_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3c8ba80_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca4c20_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca5440_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca4cc0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca5ee0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ebd3c8bee0, 4;
    %load/vec4 v000001ebd3ca58a0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ebd3ca6020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca4220_0, 0;
    %load/vec4 v000001ebd3ca4f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ebd3ca4f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ebd3ca40e0_0, 0;
    %jmp T_86.6;
T_86.6 ;
    %pop/vec4 1;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001ebd37dad30;
T_87 ;
    %wait E_000001ebd3b287f0;
    %load/vec4 v000001ebd3ca9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v000001ebd3ca90e0_0;
    %muli 1664525, 0, 252;
    %addi 1013904223, 0, 252;
    %assign/vec4 v000001ebd3ca90e0_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001ebd37dad30;
T_88 ;
    %wait E_000001ebd3b28eb0;
    %load/vec4 v000001ebd3cab0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca6d40_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v000001ebd3caa800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_88.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_88.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_88.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_88.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_88.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_88.7, 6;
    %jmp T_88.8;
T_88.2 ;
    %load/vec4 v000001ebd3caa080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca6d40_0, 0;
T_88.9 ;
    %jmp T_88.8;
T_88.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca9400_0, 0;
    %load/vec4 v000001ebd3caa940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.11, 8;
    %load/vec4 v000001ebd3cab3e0_0;
    %assign/vec4 v000001ebd3ca8140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca9400_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
T_88.11 ;
    %jmp T_88.8;
T_88.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca9b80_0, 0;
    %load/vec4 v000001ebd3ca9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.13, 8;
    %load/vec4 v000001ebd3ca9d60_0;
    %assign/vec4 v000001ebd3ca6de0_0, 0;
    %load/vec4 v000001ebd3cab5c0_0;
    %assign/vec4 v000001ebd3ca6e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca9b80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
T_88.13 ;
    %jmp T_88.8;
T_88.5 ;
    %load/vec4 v000001ebd3ca7b00_0;
    %parti/s 256, 0, 2;
    %load/vec4 v000001ebd3ca8a00_0;
    %parti/s 256, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ebd3ca7380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca8320_0, 0;
    %load/vec4 v000001ebd3ca7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.15, 8;
    %load/vec4 v000001ebd3ca8aa0_0;
    %assign/vec4 v000001ebd3ca71a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3ca8320_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
T_88.15 ;
    %jmp T_88.8;
T_88.6 ;
    %load/vec4 v000001ebd3ca8140_0;
    %load/vec4 v000001ebd3ca71a0_0;
    %parti/s 252, 0, 2;
    %load/vec4 v000001ebd3caaee0_0;
    %mul;
    %add;
    %assign/vec4 v000001ebd3ca8b40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
    %jmp T_88.8;
T_88.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3ca6d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3caa800_0, 0;
    %jmp T_88.8;
T_88.8 ;
    %pop/vec4 1;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000001ebd37f5280;
T_89 ;
    %wait E_000001ebd3b292b0;
    %load/vec4 v000001ebd3ca97c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3caad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ebd3cab340_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v000001ebd3caa8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_89.7, 6;
    %jmp T_89.8;
T_89.2 ;
    %load/vec4 v000001ebd3ca9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
T_89.9 ;
    %jmp T_89.8;
T_89.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
    %jmp T_89.8;
T_89.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
    %jmp T_89.8;
T_89.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
    %jmp T_89.8;
T_89.6 ;
    %load/vec4 v000001ebd3ca9180_0;
    %load/vec4 v000001ebd3ca9860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ebd3ca9040_0;
    %load/vec4 v000001ebd3ca94a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000001ebd3cab340_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
    %jmp T_89.8;
T_89.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ebd3caad00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ebd3caa8a0_0, 0;
    %jmp T_89.8;
T_89.8 ;
    %pop/vec4 1;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ed25519_point_ops.v";
    "sha256_core.v";
    "tb_frost_v2.v";
    "frost_coordinator_v2.v";
    "frost_node_v2.v";
    "frost_protocol.v";
