<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4749" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4749{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4749{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4749{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4749{left:190px;bottom:998px;letter-spacing:-0.18px;}
#t5_4749{left:540px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_4749{left:540px;bottom:976px;letter-spacing:-0.11px;}
#t7_4749{left:540px;bottom:959px;letter-spacing:-0.11px;}
#t8_4749{left:82px;bottom:935px;letter-spacing:-0.17px;}
#t9_4749{left:143px;bottom:935px;letter-spacing:-0.17px;}
#ta_4749{left:190px;bottom:935px;letter-spacing:-0.14px;}
#tb_4749{left:446px;bottom:935px;letter-spacing:-0.16px;}
#tc_4749{left:540px;bottom:935px;letter-spacing:-0.12px;}
#td_4749{left:540px;bottom:914px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#te_4749{left:540px;bottom:897px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_4749{left:190px;bottom:872px;letter-spacing:-0.18px;}
#tg_4749{left:540px;bottom:872px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4749{left:540px;bottom:851px;letter-spacing:-0.11px;}
#ti_4749{left:540px;bottom:834px;letter-spacing:-0.11px;}
#tj_4749{left:82px;bottom:810px;letter-spacing:-0.17px;}
#tk_4749{left:143px;bottom:810px;letter-spacing:-0.17px;}
#tl_4749{left:190px;bottom:810px;letter-spacing:-0.14px;}
#tm_4749{left:446px;bottom:810px;letter-spacing:-0.16px;}
#tn_4749{left:540px;bottom:810px;letter-spacing:-0.12px;}
#to_4749{left:540px;bottom:788px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_4749{left:540px;bottom:771px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_4749{left:190px;bottom:747px;letter-spacing:-0.18px;}
#tr_4749{left:540px;bottom:747px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_4749{left:540px;bottom:726px;letter-spacing:-0.11px;}
#tt_4749{left:540px;bottom:709px;letter-spacing:-0.11px;}
#tu_4749{left:190px;bottom:684px;letter-spacing:-0.21px;}
#tv_4749{left:540px;bottom:684px;letter-spacing:-0.12px;}
#tw_4749{left:540px;bottom:663px;letter-spacing:-0.12px;}
#tx_4749{left:540px;bottom:646px;letter-spacing:-0.12px;}
#ty_4749{left:540px;bottom:629px;letter-spacing:-0.11px;}
#tz_4749{left:540px;bottom:613px;letter-spacing:-0.12px;}
#t10_4749{left:540px;bottom:596px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t11_4749{left:540px;bottom:579px;letter-spacing:-0.11px;}
#t12_4749{left:540px;bottom:562px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#t13_4749{left:540px;bottom:545px;letter-spacing:-0.12px;}
#t14_4749{left:540px;bottom:529px;letter-spacing:-0.11px;}
#t15_4749{left:82px;bottom:504px;letter-spacing:-0.17px;}
#t16_4749{left:143px;bottom:504px;letter-spacing:-0.17px;}
#t17_4749{left:190px;bottom:504px;letter-spacing:-0.14px;}
#t18_4749{left:446px;bottom:504px;letter-spacing:-0.16px;}
#t19_4749{left:540px;bottom:504px;letter-spacing:-0.12px;}
#t1a_4749{left:540px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_4749{left:540px;bottom:466px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_4749{left:190px;bottom:441px;letter-spacing:-0.18px;}
#t1d_4749{left:540px;bottom:441px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_4749{left:540px;bottom:420px;letter-spacing:-0.11px;}
#t1f_4749{left:540px;bottom:403px;letter-spacing:-0.11px;}
#t1g_4749{left:83px;bottom:379px;letter-spacing:-0.17px;}
#t1h_4749{left:143px;bottom:379px;letter-spacing:-0.17px;}
#t1i_4749{left:190px;bottom:379px;letter-spacing:-0.16px;}
#t1j_4749{left:446px;bottom:379px;letter-spacing:-0.12px;}
#t1k_4749{left:539px;bottom:379px;letter-spacing:-0.11px;}
#t1l_4749{left:190px;bottom:354px;}
#t1m_4749{left:540px;bottom:354px;letter-spacing:-0.15px;}
#t1n_4749{left:190px;bottom:330px;}
#t1o_4749{left:540px;bottom:330px;letter-spacing:-0.14px;}
#t1p_4749{left:190px;bottom:305px;}
#t1q_4749{left:540px;bottom:305px;letter-spacing:-0.11px;}
#t1r_4749{left:190px;bottom:281px;}
#t1s_4749{left:540px;bottom:281px;letter-spacing:-0.15px;}
#t1t_4749{left:190px;bottom:257px;}
#t1u_4749{left:540px;bottom:257px;letter-spacing:-0.14px;}
#t1v_4749{left:190px;bottom:232px;}
#t1w_4749{left:540px;bottom:232px;letter-spacing:-0.16px;}
#t1x_4749{left:190px;bottom:208px;}
#t1y_4749{left:540px;bottom:208px;letter-spacing:-0.15px;}
#t1z_4749{left:190px;bottom:183px;}
#t20_4749{left:540px;bottom:183px;letter-spacing:-0.15px;}
#t21_4749{left:190px;bottom:159px;}
#t22_4749{left:540px;bottom:159px;letter-spacing:-0.16px;}
#t23_4749{left:190px;bottom:134px;}
#t24_4749{left:540px;bottom:134px;letter-spacing:-0.15px;}
#t25_4749{left:82px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t26_4749{left:168px;bottom:1086px;letter-spacing:0.13px;}
#t27_4749{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t28_4749{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t29_4749{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2a_4749{left:468px;bottom:1046px;letter-spacing:-0.15px;}
#t2b_4749{left:647px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2c_4749{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2d_4749{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4749{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4749{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4749{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4749{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4749{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4749" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4749Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4749" style="-webkit-user-select: none;"><object width="935" height="1210" data="4749/4749.svg" type="image/svg+xml" id="pdf4749" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4749" class="t s1_4749">Vol. 4 </span><span id="t2_4749" class="t s1_4749">2-227 </span>
<span id="t3_4749" class="t s2_4749">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4749" class="t s3_4749">32 </span><span id="t5_4749" class="t s3_4749">IN_TX: See Section 20.3.6.5.1. </span>
<span id="t6_4749" class="t s3_4749">When IN_TX (bit 32) is set, AnyThread (bit 21) </span>
<span id="t7_4749" class="t s3_4749">should be cleared to prevent incorrect results. </span>
<span id="t8_4749" class="t s3_4749">187H </span><span id="t9_4749" class="t s3_4749">391 </span><span id="ta_4749" class="t s3_4749">IA32_PERFEVTSEL1 </span><span id="tb_4749" class="t s3_4749">Thread </span><span id="tc_4749" class="t s3_4749">Performance Event Select for Counter 1 (R/W) </span>
<span id="td_4749" class="t s3_4749">Supports all fields described inTable 2-2 and the </span>
<span id="te_4749" class="t s3_4749">fields below. </span>
<span id="tf_4749" class="t s3_4749">32 </span><span id="tg_4749" class="t s3_4749">IN_TX: See Section 20.3.6.5.1. </span>
<span id="th_4749" class="t s3_4749">When IN_TX (bit 32) is set, AnyThread (bit 21) </span>
<span id="ti_4749" class="t s3_4749">should be cleared to prevent incorrect results. </span>
<span id="tj_4749" class="t s3_4749">188H </span><span id="tk_4749" class="t s3_4749">392 </span><span id="tl_4749" class="t s3_4749">IA32_PERFEVTSEL2 </span><span id="tm_4749" class="t s3_4749">Thread </span><span id="tn_4749" class="t s3_4749">Performance Event Select for Counter 2 (R/W) </span>
<span id="to_4749" class="t s3_4749">Supports all fields described inTable 2-2 and the </span>
<span id="tp_4749" class="t s3_4749">fields below. </span>
<span id="tq_4749" class="t s3_4749">32 </span><span id="tr_4749" class="t s3_4749">IN_TX: See Section 20.3.6.5.1. </span>
<span id="ts_4749" class="t s3_4749">When IN_TX (bit 32) is set, AnyThread (bit 21) </span>
<span id="tt_4749" class="t s3_4749">should be cleared to prevent incorrect results. </span>
<span id="tu_4749" class="t s3_4749">33 </span><span id="tv_4749" class="t s3_4749">IN_TXCP: See Section 20.3.6.5.1. </span>
<span id="tw_4749" class="t s3_4749">When IN_TXCP=1 &amp; IN_TX=1 and in sampling, a </span>
<span id="tx_4749" class="t s3_4749">spurious PMI may occur and transactions may </span>
<span id="ty_4749" class="t s3_4749">continuously abort near overflow conditions. </span>
<span id="tz_4749" class="t s3_4749">Software should favor using IN_TXCP for counting </span>
<span id="t10_4749" class="t s3_4749">over sampling. If sampling, software should use large </span>
<span id="t11_4749" class="t s3_4749">“sample-after” value after clearing the counter </span>
<span id="t12_4749" class="t s3_4749">configured to use IN_TXCP and also always reset the </span>
<span id="t13_4749" class="t s3_4749">counter even when no overflow condition was </span>
<span id="t14_4749" class="t s3_4749">reported. </span>
<span id="t15_4749" class="t s3_4749">189H </span><span id="t16_4749" class="t s3_4749">393 </span><span id="t17_4749" class="t s3_4749">IA32_PERFEVTSEL3 </span><span id="t18_4749" class="t s3_4749">Thread </span><span id="t19_4749" class="t s3_4749">Performance Event Select for Counter 3 (R/W) </span>
<span id="t1a_4749" class="t s3_4749">Supports all fields described inTable 2-2 and the </span>
<span id="t1b_4749" class="t s3_4749">fields below. </span>
<span id="t1c_4749" class="t s3_4749">32 </span><span id="t1d_4749" class="t s3_4749">IN_TX: See Section 20.3.6.5.1 </span>
<span id="t1e_4749" class="t s3_4749">When IN_TX (bit 32) is set, AnyThread (bit 21) </span>
<span id="t1f_4749" class="t s3_4749">should be cleared to prevent incorrect results. </span>
<span id="t1g_4749" class="t s3_4749">1C8H </span><span id="t1h_4749" class="t s3_4749">456 </span><span id="t1i_4749" class="t s3_4749">MSR_LBR_SELECT </span><span id="t1j_4749" class="t s3_4749">Thread </span><span id="t1k_4749" class="t s3_4749">Last Branch Record Filtering Select Register (R/W) </span>
<span id="t1l_4749" class="t s3_4749">0 </span><span id="t1m_4749" class="t s3_4749">CPL_EQ_0 </span>
<span id="t1n_4749" class="t s3_4749">1 </span><span id="t1o_4749" class="t s3_4749">CPL_NEQ_0 </span>
<span id="t1p_4749" class="t s3_4749">2 </span><span id="t1q_4749" class="t s3_4749">JCC </span>
<span id="t1r_4749" class="t s3_4749">3 </span><span id="t1s_4749" class="t s3_4749">NEAR_REL_CALL </span>
<span id="t1t_4749" class="t s3_4749">4 </span><span id="t1u_4749" class="t s3_4749">NEAR_IND_CALL </span>
<span id="t1v_4749" class="t s3_4749">5 </span><span id="t1w_4749" class="t s3_4749">NEAR_RET </span>
<span id="t1x_4749" class="t s3_4749">6 </span><span id="t1y_4749" class="t s3_4749">NEAR_IND_JMP </span>
<span id="t1z_4749" class="t s3_4749">7 </span><span id="t20_4749" class="t s3_4749">NEAR_REL_JMP </span>
<span id="t21_4749" class="t s3_4749">8 </span><span id="t22_4749" class="t s3_4749">FAR_BRANCH </span>
<span id="t23_4749" class="t s3_4749">9 </span><span id="t24_4749" class="t s3_4749">EN_CALL_STACK </span>
<span id="t25_4749" class="t s4_4749">Table 2-29. </span><span id="t26_4749" class="t s4_4749">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t27_4749" class="t s5_4749">Register </span>
<span id="t28_4749" class="t s5_4749">Address </span><span id="t29_4749" class="t s5_4749">Register Name / Bit Fields </span><span id="t2a_4749" class="t s5_4749">Scope </span><span id="t2b_4749" class="t s5_4749">Bit Description </span>
<span id="t2c_4749" class="t s5_4749">Hex </span><span id="t2d_4749" class="t s5_4749">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
