library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CPU_1 is
generic(
			DataWidth : integer := 7;
			AddressWidth : integer := 15
		 );
port (
		clk : in std_logic;
	  );

end entity;
