Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 01:51:03 2022
| Host         : Andrew-OMEN running 64-bit major release  (build 9200)
| Command      : report_methodology -file firstquestion_methodology_drc_routed.rpt -pb firstquestion_methodology_drc_routed.pb -rpx firstquestion_methodology_drc_routed.rpx
| Design       : firstquestion
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 3          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell countertemp_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) countertemp_reg[0]/CLR, countertemp_reg[1]/CLR, output_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch countertemp_reg[0] cannot be properly analyzed as its control pin countertemp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch countertemp_reg[1] cannot be properly analyzed as its control pin countertemp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch output_reg cannot be properly analyzed as its control pin output_reg/G is not reached by a timing clock
Related violations: <none>


