{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@90:100@HdlIdDef", "\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@88:98", "reg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@93:103", "wire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@89:99", "reg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@92:102", "\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n\nassign status_state = state;\n"]], "Diff Content": {"Delete": [[95, "wire       goto_next_state_s;\n"]], "Add": [[95, "  wire [7:0] good_cnt_limit_s;\n"], [95, "  wire       good_cnt_limit_reached_s;\n"], [95, "  wire       goto_next_state_s;\n"]]}}