GPIO_INTEN	,	F_2
cpu_to_be32	,	F_22
axc001_memmap	,	V_24
"AXC003 CPU Card"	,	L_5
data	,	V_44
__iomem	,	V_1
axs101_set_memmap	,	F_14
slave_select	,	V_18
CREG_CPU_GPIO_UART_MUX	,	V_33
CREG_CPU_ARC770_IRQ_MUX	,	V_35
CREG_MB_SW_RESET	,	V_13
pad	,	V_4
"AXS: %s FPGA Date: %u-%u-%u\n"	,	L_1
axs101_early_init	,	F_15
CREG_CPU_ADDR_770_UPD	,	V_25
mb	,	V_11
u32	,	T_4
slave_off	,	V_22
noinline	,	T_3
CREG_CPU_ADDR_TUNN	,	V_26
axs_mb_memmap	,	V_32
val	,	V_8
scnprintf	,	F_13
ver	,	T_2
CREG_CPU_TUN_IO_CTRL	,	V_45
iowrite32	,	F_7
num_cores	,	V_36
GPIO_INTMASK	,	F_3
be32_to_cpu	,	F_21
str	,	V_3
AXS_MB_CREG	,	V_31
axs10x_enable_gpio_intc_wire	,	F_1
AXS_MB_MST_USB_OHCI	,	V_30
AXC003_CREG	,	V_48
CREG_CPU_ADDR_770	,	V_23
initial_boot_params	,	V_41
fdt_path_offset	,	F_19
CREG_MB_CONFIG	,	V_12
freq	,	V_38
CREG_CPU_ADDR_TUNN_UPD	,	V_28
read_aux_reg	,	F_18
CREG_MB_IRQ_MUX	,	V_34
AXC003_MST_HS38	,	V_47
GPIO_INTTYPE_LEVEL	,	F_4
prop	,	V_43
map	,	V_17
slave_offset	,	V_19
axs10x_print_board_ver	,	F_8
slave_sel	,	V_21
d	,	V_7
pr_info	,	F_11
axs10x_early_init	,	F_12
axc001_axi_tunnel_memmap	,	V_27
fdt_property	,	V_42
fdt_get_property	,	F_20
"clock-frequency"	,	L_4
i	,	V_20
mb_rev	,	V_10
ARC_REG_MCIP_BCR	,	V_37
GPIO_INT_POLARITY	,	F_5
m	,	V_6
CREG_MB_VER	,	V_14
off	,	V_40
fdt_setprop_inplace	,	F_23
ioread32	,	F_10
"MainBoard v%d"	,	L_2
CONFIG_ARC_MCIP	,	F_17
MB_TO_GPIO_IRQ	,	F_6
aperture	,	V_16
orig	,	V_39
"/cpu_card/core_clk"	,	L_3
AXS_MB_MST_TUNNEL_CPU	,	V_29
CREG_CPU_AXI_M0_IRQ_MUX	,	V_46
__init	,	T_1
y	,	V_5
axs103_early_init	,	F_16
CONFIG_CPU_BIG_ENDIAN	,	F_9
board	,	V_9
creg	,	V_2
base	,	V_15
