

================================================================
== Vitis HLS Report for 'Block_for_end72_proc'
================================================================
* Date:           Tue Jun 24 19:14:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [xf_stereolbm_accel.cpp:84]   --->   Operation 2 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows" [xf_stereolbm_accel.cpp:84]   --->   Operation 3 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%textureThreshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %textureThreshold" [xf_stereolbm_accel.cpp:84]   --->   Operation 4 'read' 'textureThreshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%uniquenessRatio_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %uniquenessRatio" [xf_stereolbm_accel.cpp:84]   --->   Operation 5 'read' 'uniquenessRatio_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%preFilterCap_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %preFilterCap" [xf_stereolbm_accel.cpp:84]   --->   Operation 6 'read' 'preFilterCap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i480 <undef>, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 7 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i480 %mrv_s, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 8 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i480 %mrv_1, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 9 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i480 %mrv_2, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 10 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i480 %mrv_3, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 11 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i480 %mrv_4, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 12 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i480 %mrv_5, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 13 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i480 %mrv_6, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 14 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i480 %mrv_7, i32 %preFilterCap_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 15 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i480 %mrv_8, i32 %uniquenessRatio_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 16 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i480 %mrv_9, i32 %textureThreshold_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 17 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i480 %mrv_10, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 18 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i480 %mrv_11, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 19 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i480 %mrv_12, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 20 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i480 %mrv_13, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 21 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln84 = ret i480 %mrv_14" [xf_stereolbm_accel.cpp:84]   --->   Operation 22 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ preFilterCap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uniquenessRatio]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ textureThreshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (read       ) [ 00]
rows_read             (read       ) [ 00]
textureThreshold_read (read       ) [ 00]
uniquenessRatio_read  (read       ) [ 00]
preFilterCap_read     (read       ) [ 00]
mrv_s                 (insertvalue) [ 00]
mrv_1                 (insertvalue) [ 00]
mrv_2                 (insertvalue) [ 00]
mrv_3                 (insertvalue) [ 00]
mrv_4                 (insertvalue) [ 00]
mrv_5                 (insertvalue) [ 00]
mrv_6                 (insertvalue) [ 00]
mrv_7                 (insertvalue) [ 00]
mrv_8                 (insertvalue) [ 00]
mrv_9                 (insertvalue) [ 00]
mrv_10                (insertvalue) [ 00]
mrv_11                (insertvalue) [ 00]
mrv_12                (insertvalue) [ 00]
mrv_13                (insertvalue) [ 00]
mrv_14                (insertvalue) [ 00]
ret_ln84              (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="preFilterCap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preFilterCap"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uniquenessRatio">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniquenessRatio"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="textureThreshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textureThreshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="cols_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="rows_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="textureThreshold_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="textureThreshold_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="uniquenessRatio_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uniquenessRatio_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="preFilterCap_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="preFilterCap_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="mrv_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="480" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="mrv_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="480" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mrv_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="480" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mrv_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="480" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mrv_4_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="480" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mrv_5_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="480" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mrv_6_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="480" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mrv_7_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="480" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mrv_8_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="480" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mrv_9_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="480" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mrv_10_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="480" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mrv_11_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="480" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mrv_12_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="480" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_13_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="480" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mrv_14_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="480" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="480" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="10" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="8" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="20" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="50" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="20" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="20" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="38" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="2"/><net_sink comp="128" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_for.end72_proc : preFilterCap | {1 }
	Port: Block_for.end72_proc : uniquenessRatio | {1 }
	Port: Block_for.end72_proc : textureThreshold | {1 }
	Port: Block_for.end72_proc : rows | {1 }
	Port: Block_for.end72_proc : cols | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_11 : 11
		mrv_12 : 12
		mrv_13 : 13
		mrv_14 : 14
		ret_ln84 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|
| Operation|          Functional Unit         |
|----------|----------------------------------|
|          |       cols_read_read_fu_14       |
|          |       rows_read_read_fu_20       |
|   read   | textureThreshold_read_read_fu_26 |
|          |  uniquenessRatio_read_read_fu_32 |
|          |   preFilterCap_read_read_fu_38   |
|----------|----------------------------------|
|          |            mrv_s_fu_44           |
|          |            mrv_1_fu_50           |
|          |            mrv_2_fu_56           |
|          |            mrv_3_fu_62           |
|          |            mrv_4_fu_68           |
|          |            mrv_5_fu_74           |
|          |            mrv_6_fu_80           |
|insertvalue|            mrv_7_fu_86           |
|          |            mrv_8_fu_92           |
|          |            mrv_9_fu_98           |
|          |           mrv_10_fu_104          |
|          |           mrv_11_fu_110          |
|          |           mrv_12_fu_116          |
|          |           mrv_13_fu_122          |
|          |           mrv_14_fu_128          |
|----------|----------------------------------|
|   Total  |                                  |
|----------|----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
