""	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_env.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_agent.sv"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_sync_flops.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_agent.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_driver.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_sequencer.sv"	1
"../uvm-1.1d/src/tlm1/uvm_tlm_fifo_base.svh"	1
"../uvm-1.1d/src/seq/uvm_sequence.svh"	1
"../uvm-1.1d/src/base/uvm_pool.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_slave_sequencer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_master_driver.sv"	1
"../uvm-1.1d/src/tlm1/uvm_ports.svh"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/uvm_macros.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_types.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/reg_to_apb_adapter.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_slave_agent.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_config.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_if.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_env.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_slave_sequencer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_master_agent.sv"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/apb_subsystem_1.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_slave_monitor.sv"	1
"../uvm-1.1d/src/base/uvm_queue.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_agent.sv"	1
"../../designs/socv/rtl/rtl_lpw/gpio/rtl/gpio_lite.v"	1
"../uvm-1.1d/src/comps/uvm_driver.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_master_sequencer.sv"	1
"../uvm-1.1d/src/tlm1/uvm_sqr_ifs.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/coverage/uart_ctrl_cover.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_env.sv"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/timescale.v"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/lib/0uvm_1_1d.mgf"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_printer_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsys_intf_includes.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/spi_reg_seq_lib.sv"	1
"../uvm-1.1d/src/tlm1/uvm_imps.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_transfer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_monitor.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_phase_defines.svh"	1
"../uvm-1.1d/src/base/uvm_resource_db.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_scoreboard.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_vir_seq_lib.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_message_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_if.sv"	1
"../../designs/socv/rtl/rtl_lpw/opencores/spi/rtl/spi_top.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_driver.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_slave_agent.sv"	1
"../uvm-1.1d/src/seq/uvm_sequencer_param_base.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_transfer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_sequencer.sv"	1
"../../designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_if.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_master_seq_lib.sv"	1
"../../designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_interrupt_lite.v"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_state_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_frame.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/reg_to_ahb_adapter.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_pkg.sv"	1
"../../designs/socv/rtl/rtl_lpw/alut/rtl/alut_addr_checker.v"	1
"../uvm-1.1d/src/tlm1/uvm_tlm_ifs.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_pkg.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_if.sv"	1
"../../designs/socv/rtl/rtl_lpw/ahb2apb/rtl/ahb2apb.v"	1
"../uvm-1.1d/src/seq/uvm_sequencer.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_sequencer.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_object_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/spi_reg_model.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_reg_model.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_config.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_master_if.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_slave_if.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_slave_driver.sv"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/alut_veneer.v"	1
"../uvm-1.1d/src/base/uvm_misc.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_slave_seq_lib.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_sequencer.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_sequence_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/spi_defines.svh"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_callback_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_deprecated_defines.svh"	1
"../../designs/socv/rtl/rtl_lpw/opencores/spi/rtl/spi_defines.v"	1
"../uvm-1.1d/src/base/uvm_port_base.svh"	1
"../uvm-1.1d/src/base/uvm_config_db.svh"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_addr_lite.v"	1
"../uvm-1.1d/src/base/uvm_spell_chkr.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_defines.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_reg_rdb.sv"	1
"../uvm-1.1d/src/base/uvm_registry.svh"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_debug_if.v"	1
"../uvm-1.1d/src/tlm1/uvm_tlm_fifos.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_seq_lib.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_vir_sequencer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/apb_spi_simple_test.sv"	1
"../uvm-1.1d/src/tlm1/uvm_analysis_port.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_virtual_sequencer.sv"	1
"../../designs/socv/rtl/rtl_lpw/alut/rtl/alut_mem.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_defs_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_pkg.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_transfer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_config.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/apb_uart_simple_test.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_driver.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/apb_subsystem_seq_lib.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_agent.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_seq_lib.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_csr.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_reg_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_transfer.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/test_lib.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_config.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/coverage/uart_ctrl_internal_if.sv"	1
"../uvm-1.1d/src/tlm1/uvm_sqr_connections.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_monitor.sv"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_driver.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_agent.sv"	1
"../../designs/socv/rtl/rtl_lpw/ahb2apb/rtl/ahb2apb_defines.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_env.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_seq_lib.sv"	1
"../uvm-1.1d/src/base/uvm_callback.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_csr.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_env.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_config.sv"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/aldec_uvm_include.vf"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_env.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/apb_gpio_simple_test.sv"	1
"../../designs/socv/rtl/rtl_lpw/opencores/spi/rtl/spi_clgen.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/spi/rtl/timescale.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_pkg.sv"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/smc_veneer.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/spi/rtl/spi_shift.v"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/apb_subsystem_0.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_tb.sv"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/gpio_veneer.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_rfifo.v"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/ttc_veneer.v"	1
"../../designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/power_ctrl_veneer.v"	1
"../../designs/socv/rtl/rtl_lpw/alut/rtl/alut_reg_bank.v"	1
"../../designs/socv/rtl/rtl_lpw/alut/rtl/alut_age_checker.v"	1
"../uvm-1.1d/src/seq/uvm_sequencer_analysis_fifo.svh"	1
"../../designs/socv/rtl/rtl_lpw/alut/rtl/alut.v"	1
"../uvm-1.1d/src/base/uvm_resource.svh"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_top.v"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_ahb_lite_if.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_wb.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_transmitter.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_receiver.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_config.sv"	1
"../uvm-1.1d/src/reg/uvm_reg_predictor.svh"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_tfifo.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_regs.v"	1
"../../designs/socv/rtl/rtl_lpw/alut/rtl/alut_defines.v"	1
"../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/raminfr.v"	1
"../../designs/socv/rtl/rtl_lpw/gpio/rtl/gpio_lite_subunit.v"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_if.sv"	1
"../../designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_counter_lite.v"	1
"../../designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_interface_lite.v"	1
"../uvm-1.1d/src/reg/uvm_reg_sequence.svh"	1
"../../designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_count_rst_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_master_sequencer.sv"	1
"../../designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_timer_counter_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_slave_driver.sv"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_cfreg_lite.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib/gpio_reg_seq_lib.sv"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_apb_lite_if.v"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_counter_lite.v"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_mac_lite.v"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_tlm_defines.svh"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_top.sv"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_strobe_lite.v"	1
"../../../../../Aldec/Riviera-PRO-2017.02-x64/vlib/uvm-1.1d/src/macros/uvm_version_defines.svh"	1
"../../designs/socv/rtl/rtl_lpw/smc/rtl/smc_wr_enable_lite.v"	1
"../../designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv"	1
"../../designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl_sm.v"	1
"../../soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/ahb_user_monitor.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/apb_subsystem_test.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/apb_subsystem_lp_test.sv"	1
"../../soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests/lp_shutdown_urt1.sv"	1
