INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:20:00 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.599ns (14.121%)  route 3.643ns (85.879%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=546, unset)          0.537     0.537    fork0/generateBlocks[0].regblock/clk
                         FDPE                                         r  fork0/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  fork0/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=10, unplaced)        0.570     1.282    control_merge2/oehb1/reg_value_1
                         LUT6 (Prop_lut6_I0_O)        0.123     1.405 f  control_merge2/oehb1/full_reg_i_2__0/O
                         net (fo=11, unplaced)        0.316     1.721    control_merge2/oehb1/reg_value_reg
                         LUT6 (Prop_lut6_I4_O)        0.043     1.764 r  control_merge2/oehb1/idx_address1[10]_INST_0_i_5/O
                         net (fo=35, unplaced)        0.343     2.107    mux2/tehb1/data_reg_reg[31]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.150 r  mux2/tehb1/idx_address1[2]_INST_0_i_1/O
                         net (fo=10, unplaced)        0.785     2.935    mux2/tehb1/data_reg_reg[2]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.978 r  mux2/tehb1/validArray[0]_i_5/O
                         net (fo=1, unplaced)         0.270     3.248    mux2/tehb1/validArray[0]_i_5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.291 f  mux2/tehb1/validArray[0]_i_2/O
                         net (fo=12, unplaced)        0.318     3.609    fork4/generateBlocks[0].regblock/reg_value_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     3.652 r  fork4/generateBlocks[0].regblock/reg_value_i_3/O
                         net (fo=3, unplaced)         0.425     4.077    fork4/generateBlocks[0].regblock/reg_value_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.120 r  fork4/generateBlocks[0].regblock/full_reg_i_2/O
                         net (fo=5, unplaced)         0.298     4.418    fork2/generateBlocks[2].regblock/data_reg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.461 r  fork2/generateBlocks[2].regblock/data_reg[10]_i_1__0/O
                         net (fo=11, unplaced)        0.318     4.779    mux2/tehb1/data_reg_reg[0]_0[0]
                         FDCE                                         r  mux2/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=546, unset)          0.510     6.510    mux2/tehb1/clk
                         FDCE                                         r  mux2/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    mux2/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  1.451    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.176 ; gain = 261.090 ; free physical = 188125 ; free virtual = 249458
