{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670692508508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670692508508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 18:15:08 2022 " "Processing started: Sat Dec 10 18:15:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670692508508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692508508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LIB -c LIB " "Command: quartus_map --read_settings_files=on --write_settings_files=off LIB -c LIB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692508509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670692508694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670692508694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../../REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../../tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB-estructural " "Found design unit 1: LIB-estructural" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517660 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB " "Found entity 1: LIB" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692517660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LIB " "Elaborating entity \"LIB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670692517701 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC-estructural " "Found design unit 1: RdecoPBRopSEC-estructural" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517719 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC " "Found entity 1: RdecoPBRopSEC" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC RdecoPBRopSEC:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC\" for hierarchy \"RdecoPBRopSEC:R_decPBRSEC\"" {  } { { "../CODIGO/LIB.vhd" "R_decPBRSEC" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517728 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RdecoPBRopSEC:R_decPBRSEC\|RDB_N:RDDL3_instrucDL " "Elaborating entity \"RDB_N\" for hierarchy \"RdecoPBRopSEC:R_decPBRSEC\|RDB_N:RDDL3_instrucDL\"" {  } { { "RdecoPBRopSEC.vhd" "RDDL3_instrucDL" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC-comportamiento " "Found design unit 1: decoPBRopSEC-comportamiento" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517737 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC " "Found entity 1: decoPBRopSEC" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC " "Elaborating entity \"decoPBRopSEC\" for hierarchy \"RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC\"" {  } { { "RdecoPBRopSEC.vhd" "decPBRSEC" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD-estructural " "Found design unit 1: ensam_RD-estructural" {  } { { "ensam_RD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517755 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD " "Found entity 1: ensam_RD" {  } { { "ensam_RD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD ensam_RD:R_dat " "Elaborating entity \"ensam_RD\" for hierarchy \"ensam_RD:R_dat\"" {  } { { "../CODIGO/LIB.vhd" "R_dat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517767 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD ensam_RD:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_RD.vhd" "senyales_cntl" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517777 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RDI_N:RDA4_rd " "Elaborating entity \"RDI_N\" for hierarchy \"ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RDI_N:RDA4_rd\"" {  } { { "senya_cntlRD.vhd" "RDA4_rd" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "RD_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517785 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "RD_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RD_N:RDM5_rd " "Elaborating entity \"RD_N\" for hierarchy \"ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RD_N:RDM5_rd\"" {  } { { "senya_cntlRD.vhd" "RDM5_rd" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517793 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RDI_1:RDA4_pbr " "Elaborating entity \"RDI_1\" for hierarchy \"ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RDI_1:RDA4_pbr\"" {  } { { "senya_cntlRD.vhd" "RDA4_pbr" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "RD_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517799 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "RD_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RD_1:RDM5_pbr " "Elaborating entity \"RD_1\" for hierarchy \"ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\|RD_1:RDM5_pbr\"" {  } { { "senya_cntlRD.vhd" "RDM5_pbr" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517808 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg ensam_RD:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"ensam_RD:R_dat\|valreg:genvalreg\"" {  } { { "ensam_RD.vhd" "genvalreg" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "LDD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517820 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "LDD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD ensam_RD:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"ensam_RD:R_dat\|LDD:LDDat\"" {  } { { "ensam_RD.vhd" "LDDat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD-comportamiento " "Found design unit 1: LDRD-comportamiento" {  } { { "LDRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517828 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD " "Found entity 1: LDRD" {  } { { "LDRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD ensam_RD:R_dat\|LDRD:R_dat " "Elaborating entity \"LDRD\" for hierarchy \"ensam_RD:R_dat\|LDRD:R_dat\"" {  } { { "ensam_RD.vhd" "R_dat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS-estructural " "Found design unit 1: ensam_RS-estructural" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS " "Found entity 1: ensam_RS" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS ensam_RS:R_Sec " "Elaborating entity \"ensam_RS\" for hierarchy \"ensam_RS:R_Sec\"" {  } { { "../CODIGO/LIB.vhd" "R_Sec" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS-estructural " "Found design unit 1: senya_cntlRS-estructural" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517842 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS " "Found entity 1: senya_cntlRS" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517842 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl " "Elaborating entity \"senya_cntlRS\" for hierarchy \"ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\"" {  } { { "ensam_RS.vhd" "senyales_cntl" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\|RDI_N:RDA4_opsec " "Elaborating entity \"RDI_N\" for hierarchy \"ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\|RDI_N:RDA4_opsec\"" {  } { { "senya_cntlRS.vhd" "RDA4_opsec" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS-comportamiento " "Found design unit 1: LDRS-comportamiento" {  } { { "LDRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517854 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS " "Found entity 1: LDRS" {  } { { "LDRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS ensam_RS:R_Sec\|LDRS:R_sec " "Elaborating entity \"LDRS\" for hierarchy \"ensam_RS:R_Sec\|LDRS:R_sec\"" {  } { { "ensam_RS.vhd" "R_sec" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR-comportamiento " "Found design unit 1: LGR-comportamiento" {  } { { "LGR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517861 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR " "Found entity 1: LGR" {  } { { "LGR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670692517861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670692517861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR LGR:R_lgr " "Elaborating entity \"LGR\" for hierarchy \"LGR:R_lgr\"" {  } { { "../CODIGO/LIB.vhd" "R_lgr" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692517862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bloqCP GND " "Pin \"bloqCP\" is stuck at GND" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670692518307 "|LIB|bloqCP"} { "Warning" "WMLS_MLS_STUCK_PIN" "bloqBDL GND " "Pin \"bloqBDL\" is stuck at GND" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670692518307 "|LIB|bloqBDL"} { "Warning" "WMLS_MLS_STUCK_PIN" "inyecBDL GND " "Pin \"inyecBDL\" is stuck at GND" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670692518307 "|LIB|inyecBDL"} { "Warning" "WMLS_MLS_STUCK_PIN" "inyecDLA GND " "Pin \"inyecDLA\" is stuck at GND" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670692518307 "|LIB|inyecDLA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670692518307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670692518430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670692518430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|reloj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pcero " "No output dependent on input pin \"pcero\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|pcero"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I " "No output dependent on input pin \"I\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|I"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[0\] " "No output dependent on input pin \"instruc\[0\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[1\] " "No output dependent on input pin \"instruc\[1\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[2\] " "No output dependent on input pin \"instruc\[2\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[3\] " "No output dependent on input pin \"instruc\[3\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[4\] " "No output dependent on input pin \"instruc\[4\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[5\] " "No output dependent on input pin \"instruc\[5\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[6\] " "No output dependent on input pin \"instruc\[6\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[7\] " "No output dependent on input pin \"instruc\[7\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[8\] " "No output dependent on input pin \"instruc\[8\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[9\] " "No output dependent on input pin \"instruc\[9\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[10\] " "No output dependent on input pin \"instruc\[10\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[11\] " "No output dependent on input pin \"instruc\[11\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[12\] " "No output dependent on input pin \"instruc\[12\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[13\] " "No output dependent on input pin \"instruc\[13\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[14\] " "No output dependent on input pin \"instruc\[14\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[15\] " "No output dependent on input pin \"instruc\[15\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[16\] " "No output dependent on input pin \"instruc\[16\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[17\] " "No output dependent on input pin \"instruc\[17\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[18\] " "No output dependent on input pin \"instruc\[18\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[19\] " "No output dependent on input pin \"instruc\[19\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[20\] " "No output dependent on input pin \"instruc\[20\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[21\] " "No output dependent on input pin \"instruc\[21\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[22\] " "No output dependent on input pin \"instruc\[22\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[23\] " "No output dependent on input pin \"instruc\[23\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[24\] " "No output dependent on input pin \"instruc\[24\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[25\] " "No output dependent on input pin \"instruc\[25\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[26\] " "No output dependent on input pin \"instruc\[26\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[27\] " "No output dependent on input pin \"instruc\[27\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[28\] " "No output dependent on input pin \"instruc\[28\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[29\] " "No output dependent on input pin \"instruc\[29\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[30\] " "No output dependent on input pin \"instruc\[30\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruc\[31\] " "No output dependent on input pin \"instruc\[31\]\"" {  } { { "../CODIGO/LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670692518495 "|LIB|instruc[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670692518495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670692518496 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670692518496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670692518496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670692518504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 18:15:18 2022 " "Processing ended: Sat Dec 10 18:15:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670692518504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670692518504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670692518504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670692518504 ""}
