Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 11 12:43:27 2023
| Host         : DESKTOP-4F755MS running 64-bit major release  (build 9200)
| Command      : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 121
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| CHECK-3   | Warning  | Report rule limit reached                           | 1          |
| DPIP-1    | Warning  | Input pipelining                                    | 98         |
| REQP-1709 | Warning  | Clock output buffering                              | 1          |
| REQP-1839 | Warning  | RAMB36 async control check                          | 20         |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__1 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__1 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__2 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__2 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__3 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__3 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__4 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__4 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__5 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__5 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__6 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__6 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__7 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__7 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__8 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/green3__8 input mb_block_i/hdmi_text_controller_0/inst/triangle/green3__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate30__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate30__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate40__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate40__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate50__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate50__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate60__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/intermediate60__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__1 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__1 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__10 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__10 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__11 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__11 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__12 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__12 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__13 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__13 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__14 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__14 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__2 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__2 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__3 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__3 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__4 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__4 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__5 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__5 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__6 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__6 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__7 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__7 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__8 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__8 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__9 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red4__9 input mb_block_i/hdmi_text_controller_0/inst/triangle/red4__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__0 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__1 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__1 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__10 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__11 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__11 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__12 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__12 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__13 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__13 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__14 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__15 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__15 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__16 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__16 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__17 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__17 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__18 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__19 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__19 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__2 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__20 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__20 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__21 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__21 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__22 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__3 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__3 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__4 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__4 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__5 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__5 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__6 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__7 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__7 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__8 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__8 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__9 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP mb_block_i/hdmi_text_controller_0/inst/triangle/red6__9 input mb_block_i/hdmi_text_controller_0/inst/triangle/red6__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_37) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_38) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_39) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_40) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_41) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_42) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_43) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_44) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_45) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_46) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_block_i/hdmi_text_controller_0/inst/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (mb_block_i/hdmi_text_controller_0/inst/Frame_BufferCreate/write_enable_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


