{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622027720031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622027720031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:15:19 2021 " "Processing started: Wed May 26 14:15:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622027720031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027720031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_8_v2 -c mips_8_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_8_v2 -c mips_8_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027720031 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1622027720843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_8_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_8_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_8_v2 " "Found entity 1: mips_8_v2" {  } { { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_ram " "Found entity 1: reg_file_ram" {  } { { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_ram2 " "Found entity 1: port_ram2" {  } { { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_ram1 " "Found entity 1: port_ram1" {  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctructions.v 1 1 " "Found 1 design units, including 1 entities, in source file inctructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 inctructions " "Found entity 1: inctructions" {  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_8_v2 " "Elaborating entity \"mips_8_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622027751481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inctructions inctructions:im " "Elaborating entity \"inctructions\" for hierarchy \"inctructions:im\"" {  } { { "mips_8_v2.v" "im" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inctructions:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inctructions:im\|altsyncram:altsyncram_component\"" {  } { { "inctructions.v" "altsyncram_component" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inctructions:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inctructions:im\|altsyncram:altsyncram_component\"" {  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inctructions:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"inctructions:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instructions.mif " "Parameter \"init_file\" = \"../instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751632 ""}  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622027751632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m02 " "Found entity 1: altsyncram_4m02" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027751784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027751784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4m02 inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated " "Elaborating entity \"altsyncram_4m02\" for hierarchy \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "mips_8_v2.v" "cpu" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751793 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(118) " "Verilog HDL Case Statement information at cpu.v(118): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622027751800 "|mips_8_v2|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_ram cpu:cpu\|reg_file_ram:rfr " "Elaborating entity \"reg_file_ram\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\"" {  } { { "cpu.v" "rfr" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_ram1 cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1 " "Elaborating entity \"port_ram1\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\"" {  } { { "reg_file_ram.v" "r1" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\"" {  } { { "port_ram1.v" "altsyncram_component" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\"" {  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027751888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../reg_file_ram.hex " "Parameter \"init_file\" = \"../reg_file_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027751888 ""}  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622027751888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6d02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6d02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6d02 " "Found entity 1: altsyncram_6d02" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027752031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027752031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6d02 cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated " "Elaborating entity \"altsyncram_6d02\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027752032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_ram2 cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2 " "Elaborating entity \"port_ram2\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\"" {  } { { "reg_file_ram.v" "r2" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027752090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:dm " "Elaborating entity \"data\" for hierarchy \"data:dm\"" {  } { { "mips_8_v2.v" "dm" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027752165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data:dm\|altsyncram:altsyncram_component\"" {  } { { "data.v" "altsyncram_component" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027752183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data:dm\|altsyncram:altsyncram_component\"" {  } { { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027752184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"data:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data.mif " "Parameter \"init_file\" = \"../data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622027752185 ""}  } { { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622027752185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmv1 " "Found entity 1: altsyncram_fmv1" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622027752322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027752322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmv1 data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated " "Elaborating entity \"altsyncram_fmv1\" for hierarchy \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027752322 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[8\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752843 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[9\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752843 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[10\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752843 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[11\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752843 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1622027752843 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1622027752843 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[0\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[1\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[2\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[3\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[4\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[5\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[6\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[7\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[0\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[1\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[2\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[3\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[4\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[5\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[6\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[7\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[12\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[13\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[14\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[15\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[16\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[17\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[18\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[19\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[20\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[21\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[22\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[23\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 800 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[24\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[25\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[26\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[27\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 932 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[28\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[29\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[30\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[31\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027752856 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1622027752856 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1622027752856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622027753580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622027753643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622027754191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622027754191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622027754266 "|mips_8_v2|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622027754266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622027754266 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622027754266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622027754266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622027754319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 14:15:54 2021 " "Processing ended: Wed May 26 14:15:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622027754319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622027754319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622027754319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622027754319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622027756692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622027756692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:15:55 2021 " "Processing started: Wed May 26 14:15:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622027756692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622027756692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_8_v2 -c mips_8_v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_8_v2 -c mips_8_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622027756692 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622027756939 ""}
{ "Info" "0" "" "Project  = mips_8_v2" {  } {  } 0 0 "Project  = mips_8_v2" 0 0 "Fitter" 0 0 1622027756939 ""}
{ "Info" "0" "" "Revision = mips_8_v2" {  } {  } 0 0 "Revision = mips_8_v2" 0 0 "Fitter" 0 0 1622027756939 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1622027757108 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_8_v2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"mips_8_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622027757108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622027757240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622027757240 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622027757491 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622027757509 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622027757742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622027757742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622027757742 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622027757742 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_8_v2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622027757742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_8_v2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622027757742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_8_v2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622027757742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_8_v2/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622027757742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/mips_8_v2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622027757742 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622027757742 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622027757758 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_8_v2.sdc " "Reading SDC File: 'mips_8_v2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1622027758571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1622027758571 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1622027758579 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1622027758579 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622027758579 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622027758579 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622027758579 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1622027758579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622027758581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622027758581 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622027758581 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622027758592 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1622027758602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622027759613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622027759660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622027759676 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622027759776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622027759776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622027760177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/QuartusProject/mips_8_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622027761054 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622027761054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622027761111 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1622027761111 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622027761111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622027761126 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622027761412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622027761424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622027761771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622027761771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622027762142 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622027762811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/mips_8_v2/output_files/mips_8_v2.fit.smsg " "Generated suppressed messages file D:/QuartusProject/mips_8_v2/output_files/mips_8_v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622027763644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5475 " "Peak virtual memory: 5475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622027764320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 14:16:04 2021 " "Processing ended: Wed May 26 14:16:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622027764320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622027764320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622027764320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622027764320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622027766309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622027766309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:16:05 2021 " "Processing started: Wed May 26 14:16:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622027766309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622027766309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_8_v2 -c mips_8_v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_8_v2 -c mips_8_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622027766309 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1622027767674 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622027767725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622027768058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 14:16:08 2021 " "Processing ended: Wed May 26 14:16:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622027768058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622027768058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622027768058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622027768058 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622027768811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622027770306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622027770306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:16:09 2021 " "Processing started: Wed May 26 14:16:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622027770306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622027770306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_8_v2 -c mips_8_v2 " "Command: quartus_sta mips_8_v2 -c mips_8_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622027770306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622027770538 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1622027770855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622027770986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622027770986 ""}
{ "Info" "ISTA_SDC_FOUND" "mips_8_v2.sdc " "Reading SDC File: 'mips_8_v2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1622027771340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1622027771340 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622027771355 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622027771355 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622027771386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027771386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027771456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027771471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027771487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027771502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.000 " "Worst-case minimum pulse width slack is 36.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027771525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027771525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 clk  " "   36.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027771525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622027771525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622027771547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622027771598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622027771931 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622027772047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.000 " "Worst-case minimum pulse width slack is 36.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 clk  " "   36.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027772131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622027772131 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622027772147 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622027772363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622027772401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.000 " "Worst-case minimum pulse width slack is 36.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027772416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027772416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 clk  " "   36.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622027772416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622027772416 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622027773157 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622027773157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622027773412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 14:16:13 2021 " "Processing ended: Wed May 26 14:16:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622027773412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622027773412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622027773412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622027773412 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622027774252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622030009042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622030009042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:53:28 2021 " "Processing started: Wed May 26 14:53:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622030009042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622030009042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp mips_8_v2 -c mips_8_v2 --netlist_type=sgate " "Command: quartus_npp mips_8_v2 -c mips_8_v2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622030009042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622030009728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 14:53:29 2021 " "Processing ended: Wed May 26 14:53:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622030009728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622030009728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622030009728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622030009728 ""}
