Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: QuadratureDecoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "QuadratureDecoder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "QuadratureDecoder"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : QuadratureDecoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx_program/encoder/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Xilinx_program/encoder/clock.vhd" in Library work.
Architecture behavioral of Entity clock is up to date.
Compiling vhdl file "C:/Xilinx_program/encoder/stop_watch.vhd" in Library work.
Architecture behavioral of Entity stop_watch is up to date.
Compiling vhdl file "C:/Xilinx_program/encoder/topmodule.vhf" in Library work.
Architecture behavioral of Entity topmodule is up to date.
Compiling vhdl file "C:/Xilinx_program/encoder/encoder_decoder.vhd" in Library work.
Entity <quadraturedecoder> compiled.
Entity <quadraturedecoder> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <QuadratureDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stop_watch> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <QuadratureDecoder> in library <work> (Architecture <behavioral>).
Entity <QuadratureDecoder> analyzed. Unit <QuadratureDecoder> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <clock> in library <work> (Architecture <behavioral>).
Entity <clock> analyzed. Unit <clock> generated.

Analyzing Entity <stop_watch> in library <work> (Architecture <behavioral>).
Entity <stop_watch> analyzed. Unit <stop_watch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux>.
    Related source file is "C:/Xilinx_program/encoder/mux.vhd".
    Found 4x2-bit ROM for signal <s$mux0001> created at line 22.
    Found 2-bit register for signal <s>.
    Found 2-bit adder for signal <s$addsub0000> created at line 21.
    Found 2-bit up counter for signal <sel>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mux> synthesized.


Synthesizing Unit <clock>.
    Related source file is "C:/Xilinx_program/encoder/clock.vhd".
    Found 1-bit register for signal <clk_10Hz>.
    Found 1-bit register for signal <clk_1kHz>.
    Found 1-bit register for signal <clk_1Hz>.
    Found 23-bit comparator less for signal <clk_10Hz$cmp_lt0000> created at line 53.
    Found 26-bit comparator less for signal <clk_1Hz$cmp_lt0000> created at line 38.
    Found 16-bit comparator less for signal <clk_1kHz$cmp_lt0000> created at line 23.
    Found 16-bit up counter for signal <Q>.
    Found 26-bit up counter for signal <Q0>.
    Found 23-bit up counter for signal <Q1>.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <clock> synthesized.


Synthesizing Unit <stop_watch>.
    Related source file is "C:/Xilinx_program/encoder/stop_watch.vhd".
    Found 1-bit register for signal <timeout>.
    Found 16-bit register for signal <milli_seconds>.
    Found 16-bit subtractor for signal <milli_seconds$addsub0000> created at line 28.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <stop_watch> synthesized.


Synthesizing Unit <QuadratureDecoder>.
    Related source file is "C:/Xilinx_program/encoder/encoder_decoder.vhd".
WARNING:Xst:646 - Signal <clk_1Hz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_10Hz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Position>.
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <a_to_g>.
    Found 8-bit register for signal <ld>.
    Found 1-of-4 decoder for signal <an$mux0001> created at line 152.
    Found 8-bit updown counter for signal <Count>.
    Found 1-bit xor2 for signal <Count_Direction>.
    Found 1-bit xor3 for signal <Count_Enable>.
    Found 4-bit register for signal <hundreds>.
    Found 4-bit adder for signal <hundreds$addsub0000> created at line 100.
    Found 4-bit register for signal <ones>.
    Found 4-bit adder for signal <ones$addsub0000> created at line 104.
    Found 3-bit register for signal <QuadA_Delayed>.
    Found 3-bit register for signal <QuadB_Delayed>.
    Found 4-bit register for signal <s_hundreds>.
    Found 4-bit register for signal <s_ones>.
    Found 4-bit register for signal <s_tens>.
    Found 4-bit register for signal <s_tenthousands>.
    Found 4-bit register for signal <s_thousands>.
    Found 4-bit register for signal <sig>.
    Found 4-bit 4-to-1 multiplexer for signal <sig$mux0001> created at line 152.
    Found 4-bit register for signal <tens>.
    Found 4-bit adder for signal <tens$addsub0000> created at line 102.
    Found 4-bit register for signal <tenthousands>.
    Found 4-bit adder for signal <tenthousands$addsub0000> created at line 96.
    Found 4-bit register for signal <thousands>.
    Found 4-bit adder for signal <thousands$addsub0000> created at line 98.
    Found 7-bit register for signal <var1>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
	inferred   1 Xor(s).
Unit <QuadratureDecoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 5
# Counters                                             : 5
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 26-bit up counter                                     : 1
 8-bit updown counter                                  : 1
# Registers                                            : 24
 1-bit register                                        : 4
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 12
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 16-bit comparator less                                : 1
 23-bit comparator less                                : 1
 26-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mux>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_s_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <mux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 5
# Counters                                             : 5
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 26-bit up counter                                     : 1
 8-bit updown counter                                  : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 3
 16-bit comparator less                                : 1
 23-bit comparator less                                : 1
 26-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <var1_6> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_6> 
INFO:Xst:2261 - The FF/Latch <var1_5> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_5> 
INFO:Xst:2261 - The FF/Latch <var1_4> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_4> 
INFO:Xst:2261 - The FF/Latch <var1_3> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_3> 
INFO:Xst:2261 - The FF/Latch <var1_2> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_2> 
INFO:Xst:2261 - The FF/Latch <var1_1> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_1> 
INFO:Xst:2261 - The FF/Latch <var1_0> in Unit <QuadratureDecoder> is equivalent to the following FF/Latch, which will be removed : <a_to_g_0> 

Optimizing unit <QuadratureDecoder> ...

Optimizing unit <clock> ...

Optimizing unit <stop_watch> ...
WARNING:Xst:2677 - Node <CL/Q1_22> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_25> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_21> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_20> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_19> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_18> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_17> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_16> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_15> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_14> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_13> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_12> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_11> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_10> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_9> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_7> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_6> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_8> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_5> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_4> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_3> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_2> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_1> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q1_0> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_24> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_23> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_22> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_21> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_20> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_19> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_18> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_16> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_15> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_17> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_14> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_13> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_12> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_11> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_10> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_9> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_7> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_6> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_8> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_5> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_4> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_3> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_2> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_1> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/Q0_0> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/clk_10Hz> of sequential type is unconnected in block <QuadratureDecoder>.
WARNING:Xst:2677 - Node <CL/clk_1Hz> of sequential type is unconnected in block <QuadratureDecoder>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block QuadratureDecoder, actual ratio is 13.

Final Macro Processing ...

Processing Unit <QuadratureDecoder> :
	Found 2-bit shift register for signal <QuadB_Delayed_1>.
	Found 2-bit shift register for signal <QuadA_Delayed_1>.
Unit <QuadratureDecoder> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : QuadratureDecoder.ngr
Top Level Output File Name         : QuadratureDecoder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 341
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 17
#      LUT2                        : 49
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 51
#      LUT3_D                      : 4
#      LUT3_L                      : 6
#      LUT4                        : 75
#      LUT4_D                      : 13
#      LUT4_L                      : 6
#      MUXCY                       : 49
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 121
#      FD                          : 22
#      FDE                         : 73
#      FDR                         : 18
#      FDS                         : 8
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      124  out of    960    12%  
 Number of Slice Flip Flops:            117  out of   1920     6%  
 Number of 4 input LUTs:                235  out of   1920    12%  
    Number used as logic:               233
    Number used as Shift registers:       2
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    108    29%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 102   |
CL/clk_1kHz1                       | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.069ns (Maximum Frequency: 141.461MHz)
   Minimum input arrival time before clock: 7.664ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.069ns (frequency: 141.461MHz)
  Total number of paths / destination ports: 1814 / 172
-------------------------------------------------------------------------
Delay:               7.069ns (Levels of Logic = 3)
  Source:            QuadB_Delayed_2 (FF)
  Destination:       ones_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: QuadB_Delayed_2 to ones_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.514   1.216  QuadB_Delayed_2 (QuadB_Delayed_2)
     LUT2:I0->O           20   0.612   0.940  Mxor_Count_Direction_Result1 (Count_Direction)
     LUT4:I3->O           38   0.612   1.143  s_ones_not0001_1 (s_ones_not00011)
     LUT2:I1->O           20   0.612   0.937  ones_not00011 (ones_not0001)
     FDE:CE                    0.483          ones_0
    ----------------------------------------
    Total                      7.069ns (2.833ns logic, 4.236ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CL/clk_1kHz1'
  Clock period: 5.487ns (frequency: 182.244MHz)
  Total number of paths / destination ports: 669 / 37
-------------------------------------------------------------------------
Delay:               5.487ns (Levels of Logic = 6)
  Source:            SW/milli_seconds_7 (FF)
  Destination:       SW/milli_seconds_15 (FF)
  Source Clock:      CL/clk_1kHz1 rising
  Destination Clock: CL/clk_1kHz1 rising

  Data Path: SW/milli_seconds_7 to SW/milli_seconds_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  SW/milli_seconds_7 (SW/milli_seconds_7)
     LUT4:I0->O            1   0.612   0.000  SW/milli_seconds_cmp_eq0000_wg_lut<1> (SW/milli_seconds_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  SW/milli_seconds_cmp_eq0000_wg_cy<1> (SW/milli_seconds_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  SW/milli_seconds_cmp_eq0000_wg_cy<2> (SW/milli_seconds_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  SW/milli_seconds_cmp_eq0000_wg_cy<3> (SW/milli_seconds_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          18   0.289   1.060  SW/milli_seconds_cmp_eq0000_wg_cy<4> (SW/milli_seconds_cmp_eq0000)
     LUT3:I0->O           16   0.612   0.879  SW/milli_seconds_not00011 (SW/milli_seconds_not0001)
     FDE:CE                    0.483          SW/milli_seconds_0
    ----------------------------------------
    Total                      5.487ns (3.017ns logic, 2.471ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 361 / 98
-------------------------------------------------------------------------
Offset:              7.664ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       hundreds_3 (FF)
  Destination Clock: Clk rising

  Data Path: reset to hundreds_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.106   1.234  reset_IBUF (reset_IBUF)
     LUT2_L:I0->LO         1   0.612   0.103  tens_cmp_eq00001_SW0 (N66)
     LUT4:I3->O           22   0.612   0.992  tens_cmp_eq00001 (tens_cmp_eq0000)
     LUT4_D:I3->O          5   0.612   0.541  hundreds_mux0004<1>21 (N16)
     LUT4_D:I3->O          1   0.612   0.360  hundreds_mux0004<3>46 (hundreds_mux0004<3>46)
     LUT4:I3->O            1   0.612   0.000  hundreds_mux0005<3>1 (hundreds_mux0005<3>)
     FDE:D                     0.268          hundreds_3
    ----------------------------------------
    Total                      7.664ns (4.434ns logic, 3.230ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CL/clk_1kHz1'
  Total number of paths / destination ports: 218 / 34
-------------------------------------------------------------------------
Offset:              6.478ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       SW/milli_seconds_15 (FF)
  Destination Clock: CL/clk_1kHz1 rising

  Data Path: reset to SW/milli_seconds_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.106   1.085  reset_IBUF (reset_IBUF)
     LUT4:I3->O            1   0.612   0.000  SW/milli_seconds_cmp_eq0000_wg_lut<4> (SW/milli_seconds_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O           18   0.641   1.060  SW/milli_seconds_cmp_eq0000_wg_cy<4> (SW/milli_seconds_cmp_eq0000)
     LUT3:I0->O           16   0.612   0.879  SW/milli_seconds_not00011 (SW/milli_seconds_not0001)
     FDE:CE                    0.483          SW/milli_seconds_0
    ----------------------------------------
    Total                      6.478ns (3.454ns logic, 3.024ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            var1_4 (FF)
  Destination:       a_to_g<4> (PAD)
  Source Clock:      Clk rising

  Data Path: var1_4 to a_to_g<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.451  var1_4 (var1_4)
     OBUF:I->O                 3.169          a_to_g_4_OBUF (a_to_g<4>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.89 secs
 
--> 

Total memory usage is 276180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :    8 (   0 filtered)

