--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
we           |    2.523(R)|    0.791(R)|clk_BUFGP         |   0.000|
write_addr<0>|    2.906(R)|    0.737(R)|clk_BUFGP         |   0.000|
write_addr<1>|    2.718(R)|    0.857(R)|clk_BUFGP         |   0.000|
write_data<0>|    1.553(R)|    1.264(R)|clk_BUFGP         |   0.000|
write_data<1>|    1.769(R)|    1.282(R)|clk_BUFGP         |   0.000|
write_data<2>|    2.025(R)|    1.059(R)|clk_BUFGP         |   0.000|
write_data<3>|    1.490(R)|    1.328(R)|clk_BUFGP         |   0.000|
write_data<4>|    0.871(R)|    1.457(R)|clk_BUFGP         |   0.000|
write_data<5>|    0.886(R)|    1.670(R)|clk_BUFGP         |   0.000|
write_data<6>|    1.916(R)|    1.518(R)|clk_BUFGP         |   0.000|
write_data<7>|    1.981(R)|    1.461(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
read_data1<0>|    8.533(R)|clk_BUFGP         |   0.000|
read_data1<1>|    8.866(R)|clk_BUFGP         |   0.000|
read_data1<2>|    8.602(R)|clk_BUFGP         |   0.000|
read_data1<3>|    8.640(R)|clk_BUFGP         |   0.000|
read_data1<4>|    8.584(R)|clk_BUFGP         |   0.000|
read_data1<5>|    8.767(R)|clk_BUFGP         |   0.000|
read_data1<6>|    8.912(R)|clk_BUFGP         |   0.000|
read_data1<7>|    8.683(R)|clk_BUFGP         |   0.000|
read_data2<0>|    9.616(R)|clk_BUFGP         |   0.000|
read_data2<1>|   10.090(R)|clk_BUFGP         |   0.000|
read_data2<2>|    9.920(R)|clk_BUFGP         |   0.000|
read_data2<3>|    9.630(R)|clk_BUFGP         |   0.000|
read_data2<4>|   10.070(R)|clk_BUFGP         |   0.000|
read_data2<5>|    9.897(R)|clk_BUFGP         |   0.000|
read_data2<6>|    9.683(R)|clk_BUFGP         |   0.000|
read_data2<7>|   10.041(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
read_addr1<0>  |read_data1<0>  |    7.182|
read_addr1<0>  |read_data1<1>  |    7.788|
read_addr1<0>  |read_data1<2>  |    7.083|
read_addr1<0>  |read_data1<3>  |    7.562|
read_addr1<0>  |read_data1<4>  |    7.339|
read_addr1<0>  |read_data1<5>  |    7.704|
read_addr1<0>  |read_data1<6>  |    7.561|
read_addr1<0>  |read_data1<7>  |    7.620|
read_addr1<1>  |read_data1<0>  |    6.492|
read_addr1<1>  |read_data1<1>  |    7.120|
read_addr1<1>  |read_data1<2>  |    6.567|
read_addr1<1>  |read_data1<3>  |    6.894|
read_addr1<1>  |read_data1<4>  |    6.844|
read_addr1<1>  |read_data1<5>  |    7.040|
read_addr1<1>  |read_data1<6>  |    6.871|
read_addr1<1>  |read_data1<7>  |    6.956|
read_addr2<0>  |read_data2<0>  |    8.493|
read_addr2<0>  |read_data2<1>  |    9.170|
read_addr2<0>  |read_data2<2>  |    9.519|
read_addr2<0>  |read_data2<3>  |    8.476|
read_addr2<0>  |read_data2<4>  |    9.623|
read_addr2<0>  |read_data2<5>  |    9.877|
read_addr2<0>  |read_data2<6>  |    9.498|
read_addr2<0>  |read_data2<7>  |   10.021|
read_addr2<1>  |read_data2<0>  |    8.627|
read_addr2<1>  |read_data2<1>  |    8.816|
read_addr2<1>  |read_data2<2>  |    9.349|
read_addr2<1>  |read_data2<3>  |    8.622|
read_addr2<1>  |read_data2<4>  |    9.312|
read_addr2<1>  |read_data2<5>  |    9.119|
read_addr2<1>  |read_data2<6>  |    8.889|
read_addr2<1>  |read_data2<7>  |    9.263|
---------------+---------------+---------+


Analysis completed Fri Aug 19 18:29:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



