INFO: [VRFC 10-163] Analyzing VHDL file "/opt/programs/Xilinx/Vivado/2019.1/ROM_16x8/ROM_16x8.srcs/sources_1/new/ROM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_16x8'
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/programs/Xilinx/Vivado/2019.1/ROM_16x8/ROM_16x8.srcs/sim_1/new/Rom_16x8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rom_16x8_tb'
