Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a871d9ff7f7c403b9a88d5e2efaba6c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_tb_behav xil_defaultlib.alu_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regdef(WIDTH=3)
Compiling module xil_defaultlib.regdef
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.alu_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_tb_behav
