// Seed: 390570781
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wire id_2
    , id_20,
    output wire id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    input wire id_13,
    input tri id_14,
    input tri id_15,
    output wire id_16,
    input uwire id_17,
    output wor id_18
);
  wire id_21;
  id_22(
      .id_0(id_16),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(1),
      .id_5(id_4),
      .id_6(1'b0),
      .id_7(id_17 - id_3),
      .id_8(id_13),
      .id_9(id_8),
      .id_10(1'b0),
      .id_11(1)
  );
  assign module_1.type_0 = 0;
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
endmodule
