Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_testbench_behav xil_defaultlib.CPU_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'pc_out_test' [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/CPU_testbench.v:57]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'pc_out' [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/CPU.v:106]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'pc_out' [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/CPU.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.clock_divided(clock_frequency=0)
Compiling module xil_defaultlib.clock_generator
Compiling module xil_defaultlib.address_mux_trang
Compiling module xil_defaultlib.Decoder_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.memory_trang
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU_real_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.CPU(clock_frequency=0)
Compiling module xil_defaultlib.CPU_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_testbench_behav
