// Seed: 2505658130
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    output wire id_6,
    input wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    output wor id_11
);
  wire id_13;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input wor id_11
);
  always @(id_0 == 1'b0 or 1) id_2 = 1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_1,
      id_5,
      id_4,
      id_9,
      id_11,
      id_0,
      id_0,
      id_10
  );
endmodule
