#ifndef __DRV_SLM332Y_GPIO_INDEX_H__
#define __DRV_SLM332Y_GPIO_INDEX_H__
    DRV_EC618_PAD_F4,       /**< P16 = GPIO_27_NET_STATUS */
    DRV_EC618_PAD_K9,       /**< P17 = GPIO_18_MAIN_RXD */
    DRV_EC618_PAD_K10,      /**< P18 = GPIO_19_MAIN_TXD */
    DRV_EC618_PAD_B3,       /**< P19 = GPIO_2_MAIN_DTR */
    DRV_EC618_PAD_G3,       /**< P20 = AGPIO_3_MAIN_RI */
    DRV_EC618_PAD_J9,       /**< P21 = GPIO_3_MAIN_DCD */
    DRV_EC618_PAD_C1,       /**< P22 = GPIO_16_MAIN_CTS */
    DRV_EC618_PAD_D1,       /**< P23 = GPIO_17_MAIN_RTS */
    DRV_EC618_PAD_G4,       /**< P25 = AGPIO_6_STATUS */
    DRV_EC618_PAD_F7,       /**< P26 = GPIO_19_I2S_MCLK */
    DRV_EC618_PAD_L11,      /**< P28 = GPIO_10_UART2_RXD */
    DRV_EC618_PAD_L12,      /**< P29 = GPIO_11_UART2_TXD */
    DRV_EC618_PAD_F9,       /**< P30 = GPIO_29_PCM_CLK */
    DRV_EC618_PAD_F8,       /**< P31 = GPIO_30_PCM_SYNC */
    DRV_EC618_PAD_D9,       /**< P32 = GPIO_31_PCM_DIN */
    DRV_EC618_PAD_E9,       /**< P33 = GPIO_32_PCM_DOUT */
    DRV_EC618_PAD_D2,       /**< P38 = GPIO_14_DEBUG_RXD */
    DRV_EC618_PAD_E4,       /**< P39 = GPIO_15_DEBUG_TXD */
    DRV_EC618_PAD_F3,       /**< P44 = AGPIO_5_PWM0 */
    DRV_EC618_PAD_M12,      /**< P66 = GPIO_8_I2C1_SDA */
    DRV_EC618_PAD_K11,      /**< P67 = GPIO_9_I2C1_SCL */
#endif