Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_clk --family="Arria 10" --part=10AX115N2F40E2LG
Info: ddr_clk: "Transforming system: ddr_clk"
Info: ddr_clk: "Naming system components in system: ddr_clk"
Info: ddr_clk: "Processing generation queue"
Info: ddr_clk: "Generating: ddr_clk"
Info: ddr_clk: Done "ddr_clk" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
