{"files":[{"patch":"@@ -134,1 +134,4 @@\n-          strcat(buf, \" \");\n+          \/\/ Feature string is expected to be in multi-character form\n+          \/\/ like rvc, rvv, etc so that it will be easier to specify\n+          \/\/ target feature string in tests.\n+          strcat(buf, \" rv\");\n","filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp","additions":4,"deletions":1,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -483,4 +483,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.SUB_VI, \"> 0\", IRNode.LSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -495,4 +492,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.SUB_VI, \"> 0\", IRNode.LSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -530,9 +524,1 @@\n-        applyIfCPUFeatureOr = {\"avx2\", \"true\", \"sve\", \"true\"})\n-    @IR(counts = { IRNode.ADD_VI,\n-                   IRNode.VECTOR_SIZE + \"min(max_int, max_long)\", \"> 0\",\n-                   IRNode.RSHIFT_VI,\n-                   IRNode.VECTOR_SIZE + \"min(max_int, max_long)\", \"> 0\",\n-                   IRNode.SUB_VI,\n-                   IRNode.VECTOR_SIZE + \"min(max_int, max_long)\", \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"avx2\", \"true\", \"sve\", \"true\", \"rvv\", \"true\"})\n@@ -558,9 +544,1 @@\n-        applyIfCPUFeatureOr = {\"avx2\", \"true\", \"sve\", \"true\"})\n-    @IR(counts = { IRNode.ADD_VI,\n-                   IRNode.VECTOR_SIZE + \"min(max_int, max_long)\", \"> 0\",\n-                   IRNode.RSHIFT_VI,\n-                   IRNode.VECTOR_SIZE + \"min(max_int, max_long)\", \"> 0\",\n-                   IRNode.SUB_VI,\n-                   IRNode.VECTOR_SIZE + \"min(max_int, max_long)\", \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"avx2\", \"true\", \"sve\", \"true\", \"rvv\", \"true\"})\n@@ -686,4 +664,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.LSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -698,4 +673,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.LSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -713,6 +685,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.LSHIFT_VI,     \"= 0\",\n-                   IRNode.LOAD_VECTOR_I, \"> 0\",\n-                   IRNode.STORE_VECTOR,  \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -730,6 +697,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.LSHIFT_VI,     \"= 0\",\n-                   IRNode.LOAD_VECTOR_I, \"> 0\",\n-                   IRNode.STORE_VECTOR,  \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -744,4 +706,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.LSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -756,4 +715,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.URSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -768,4 +724,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.URSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -783,6 +736,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.URSHIFT_VI,    \"= 0\",\n-                   IRNode.LOAD_VECTOR_I, \"> 0\",\n-                   IRNode.STORE_VECTOR,  \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -800,6 +748,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.URSHIFT_VI,    \"= 0\",\n-                   IRNode.LOAD_VECTOR_I, \"> 0\",\n-                   IRNode.STORE_VECTOR,  \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -814,4 +757,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.URSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -826,4 +766,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.RSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -838,4 +775,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.RSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -853,6 +787,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.RSHIFT_VI,     \"= 0\",\n-                   IRNode.LOAD_VECTOR_I, \"> 0\",\n-                   IRNode.STORE_VECTOR,  \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -870,6 +799,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.RSHIFT_VI,     \"= 0\",\n-                   IRNode.LOAD_VECTOR_I, \"> 0\",\n-                   IRNode.STORE_VECTOR,  \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n@@ -884,4 +808,1 @@\n-        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n-    @IR(counts = { IRNode.RSHIFT_VI, \"> 0\" },\n-        applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"})\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\", \"rvv\", \"true\"})\n","filename":"test\/hotspot\/jtreg\/compiler\/c2\/cr7200264\/TestIntVect.java","additions":19,"deletions":98,"binary":false,"changes":117,"status":"modified"},{"patch":"@@ -38,1 +38,1 @@\n- *           (os.arch == \"riscv64\" & vm.cpu.features ~= \".*v,.*\")\n+ *           (os.arch == \"riscv64\" & vm.cpu.features ~= \".*rvv.*\")\n","filename":"test\/hotspot\/jtreg\/compiler\/c2\/irTests\/TestVectorizeURShiftSubword.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -34,1 +34,1 @@\n- *            (os.arch==\"riscv64\" & vm.cpu.features ~= \".*v,.*\"))\n+ *            (os.arch==\"riscv64\" & vm.cpu.features ~= \".*rvv.*\"))\n","filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/TestBitShuffleOpers.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -41,1 +41,1 @@\n- *           (os.arch == \"riscv64\" & vm.cpu.features ~= \".*v,.*\")\n+ *           (os.arch == \"riscv64\" & vm.cpu.features ~= \".*rvv.*\")\n@@ -63,1 +63,1 @@\n-    private static boolean containsFuzzy(List<String> list, String sub, Boolean matchExactly) {\n+    private static boolean containsFuzzy(List<String> list, String sub) {\n@@ -65,5 +65,1 @@\n-            if (matchExactly) {\n-                if (s.equals(sub)) return true;\n-            } else {\n-                if (s.contains(sub)) return true;\n-            }\n+            if (s.contains(sub)) return true;\n@@ -89,1 +85,1 @@\n-            if (containsFuzzy(cpuFeatures, \"avx512\", false)) {\n+            if (containsFuzzy(cpuFeatures, \"avx512\")) {\n@@ -93,1 +89,1 @@\n-            if (containsFuzzy(cpuFeatures, \"avx2\", false)) {\n+            if (containsFuzzy(cpuFeatures, \"avx2\")) {\n@@ -97,1 +93,1 @@\n-            if (containsFuzzy(cpuFeatures, \"avx\", false)) {\n+            if (containsFuzzy(cpuFeatures, \"avx\")) {\n@@ -103,1 +99,1 @@\n-            if (containsFuzzy(cpuFeatures, \"simd\", false)) {\n+            if (containsFuzzy(cpuFeatures, \"simd\")) {\n@@ -109,1 +105,1 @@\n-            if (containsFuzzy(cpuFeatures, \"v\", true)) {\n+            if (containsFuzzy(cpuFeatures, \"rvv\")) {\n","filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/chacha\/TestChaCha20.java","additions":8,"deletions":12,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -111,1 +111,1 @@\n-        \"v\",\n+        \"rvv\",\n","filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/test\/IREncodingPrinter.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -37,1 +37,1 @@\n- * @requires os.arch == \"riscv64\" & vm.cpu.features ~= \".*v,.*\"\n+ * @requires os.arch == \"riscv64\" & vm.cpu.features ~= \".*rvv.*\"\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/reshape\/TestVectorCastRVV.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -31,1 +31,1 @@\n- *           (os.arch == \"riscv64\" & vm.cpu.features ~= \".*v,.*\")\n+ *           (os.arch == \"riscv64\" & vm.cpu.features ~= \".*rvv.*\")\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestSignumVector.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -156,4 +156,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VI, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -170,4 +167,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VI, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -184,4 +178,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VS, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -198,4 +189,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VS, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -212,4 +200,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.LSHIFT_VL, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -226,4 +211,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.URSHIFT_VL, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -262,4 +244,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VS, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/ArrayShiftOpTest.java","additions":7,"deletions":28,"binary":false,"changes":35,"status":"modified"},{"patch":"@@ -192,4 +192,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse4.1\", \"true\"},\n-        counts = {IRNode.LSHIFT_VB, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse4.1\", \"true\", \"rvv\", \"true\"},\n@@ -206,4 +203,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse4.1\", \"true\"},\n-        counts = {IRNode.RSHIFT_VB, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse4.1\", \"true\", \"rvv\", \"true\"},\n@@ -220,4 +214,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse4.1\", \"true\"},\n-        counts = {IRNode.RSHIFT_VB, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse4.1\", \"true\", \"rvv\", \"true\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/BasicByteOpTest.java","additions":3,"deletions":12,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -194,4 +194,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.LSHIFT_VC, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -208,4 +205,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.URSHIFT_VC, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -222,4 +216,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.URSHIFT_VC, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/BasicCharOpTest.java","additions":3,"deletions":12,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -201,4 +201,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.LSHIFT_VI, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -215,4 +212,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VI, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -229,4 +223,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.URSHIFT_VI, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/BasicIntOpTest.java","additions":3,"deletions":12,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -193,4 +193,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.LSHIFT_VL, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -207,4 +204,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VL, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -221,4 +215,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.URSHIFT_VL, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/BasicLongOpTest.java","additions":3,"deletions":12,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -192,4 +192,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.LSHIFT_VS, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -206,4 +203,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VS, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n@@ -245,4 +239,1 @@\n-    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\"},\n-        counts = {IRNode.RSHIFT_VS, \">0\"})\n-    @IR(applyIfPlatform = {\"riscv64\", \"true\"},\n-        applyIfCPUFeature = {\"v\", \"true\"},\n+    @IR(applyIfCPUFeatureOr = {\"asimd\", \"true\", \"sse2\", \"true\", \"rvv\", \"true\"},\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/BasicShortOpTest.java","additions":3,"deletions":12,"binary":false,"changes":15,"status":"modified"}]}