var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[2.60343, 1.3622, 1.32405, 2.40594, 0.138889], "total":[24782, 49420, 282, 8, 32], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2093, 4632, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 3 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"test_multiplereads", "compute_units":1, "type":"function", "total_percent":[1.18752, 0.546286, 0.66141, 1.27975, 0.138889], "total_kernel_resources":[9555, 24687, 150, 8, 32], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Achieved kernel vectorization: 8"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nAchieved kernel vectorization: 8\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"test_multiplereads.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[159, 1039, 8, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[159, 1039, 8, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[616, 1188, 30, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"test_bw10_deltaGX.cl:40", "type":"resource", "data":[145, 0, 0, 0, 0], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[145, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"test_bw10_deltaGX.cl:47", "type":"resource", "data":[7172, 20993, 112, 8, 26], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[384, 768, 0, 8, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[3418, 11030, 62, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}, {"name":"Store", "type":"resource", "count":3, "data":[3370, 9195, 50, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2093,4632,18,0,0],"details":[{"text":"Global interconnect for 4 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 3 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[616,1188,30,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":1,"data":[159,1039,8,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[159,1039,8,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":5,"data":[145,0,0,0,0],"debug":[[{"filename":"test_bw10_deltaGX.cl","line":40}]],"name":"32-bit Integer Add","type":"resource"}],"data":[145,0,0,0,0],"debug":[[{"filename":"test_bw10_deltaGX.cl","line":40}]],"name":"test_bw10_deltaGX.cl:40","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[384,768,0,8,0],"debug":[[{"filename":"test_bw10_deltaGX.cl","line":47}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":4,"data":[3418,11030,62,0,26],"debug":[[{"filename":"test_bw10_deltaGX.cl","line":47}]],"name":"Load","type":"resource"},{"count":3,"data":[3370,9195,50,0,0],"debug":[[{"filename":"test_bw10_deltaGX.cl","line":47}]],"name":"Store","type":"resource"}],"data":[7172,20993,112,8,26],"debug":[[{"filename":"test_bw10_deltaGX.cl","line":47}]],"name":"test_bw10_deltaGX.cl:47","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9555,24687,150,8,32],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 8","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nAchieved kernel vectorization: 8\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"test_multiplereads","total_kernel_resources":[9555,24687,150,8,32],"total_percent":[1.18752,0.546286,0.66141,1.27975,0.138889],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[11650,29390,170,8,32],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[24782,49420,282,8,32],"total_percent":[2.60343,1.3622,1.32405,2.40594,0.138889],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"test_multiplereads", "children":[{"type":"bb", "id":3, "name":"test_multiplereads.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":5, "name":"Load", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"36", "Latency":"239", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"36", "Latency":"239", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"index", "Start Cycle":"584", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"index", "Start Cycle":"584", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Stores to":"index", "Start Cycle":"311", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":12, "name":"End", "details":[{"type":"table", "Start Cycle":"648", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"648"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":4, "to":12}, {"from":5, "to":12}, {"from":6, "to":12}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":10, "to":12}, {"from":11, "to":4}, {"from":11, "to":5}, {"from":11, "to":6}, {"from":11, "to":7}, {"from":4, "to":8}, {"from":6, "to":8}, {"from":4, "to":9}, {"from":6, "to":9}, {"from":5, "to":10}, {"from":7, "to":10}, {"from":8, "to":13}, {"from":13, "to":7}, {"from":13, "to":4}, {"from":9, "to":13}, {"from":13, "to":6}, {"from":10, "to":13}, {"from":13, "to":5}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: test_multiplereads", "data":["", "", ""], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":9}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"test_multiplereads.B0":{"name":"test_multiplereads.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":648, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"test_multiplereads":{"debug":[{"filename":"test_bw10_deltaGX.cl", "line":9}], "loop_hierachy":{"test_multiplereads__no_loop":["test_multiplereads.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"test_multiplereads", "data":["NDRange", "No", [4096, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (4096, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 4096"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":9}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"test_multiplereads", "data":[9555, 24687, 150, 8, 32], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":9}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2093, 4632, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[24782, 49420, 282, 8, 32], "data_percent":[1.32791, 1.32405, 2.40594, 0.138889]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"test_bw10_deltaGX.cl", "line":47}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["test_bw10_deltaGX"],"name":"Project Name"},{"data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":[""],"name":"Quartus Version"},{"data":["aoc -rtl -v -D INPUTS=2 -D delta=3 test_bw10_deltaGX.cl"],"name":"Command"},{"data":["Fri Sep  4 09:47:32 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/mnt/extra/Angelica/exm_binary/stratixMX/exm_MX/test_delta/GX_stride/test_bw10_deltaGX.cl", "name":"test_bw10_deltaGX.cl", "has_active_debug_locs":false, "absName":"/mnt/extra/Angelica/exm_binary/stratixMX/exm_MX/test_delta/GX_stride/test_bw10_deltaGX.cl", "content":"//Multiple read access\012 // ACL kernel for adding two input vectors\012#define REQD_WG_SIZE (1024 * 32)\012\012//#define V 16\012//#define INPUTS 3\012__attribute((reqd_work_group_size(REQD_WG_SIZE,1,1)))\012__attribute((num_simd_work_items(8)))\012__kernel void test_multiplereads(__global const float *restrict x, \012                         __global const float *restrict y,\012						#if INPUTS >= 3\012                         __global  const float *restrict y1,\012						#endif \012						#if INPUTS >= 4\012                         __global  const float *restrict y2,\012						#endif \012\012						#if INPUTS >= 5\012                         __global  const float *restrict y3,\012						#endif \012						#if INPUTS >= 6\012                         __global  const float *restrict y4,\012						#endif \012						#if INPUTS >= 7\012                         __global  const float *restrict y5,\012						#endif \012\012						#if INPUTS >= 8\012                         __global  const float *restrict y6,\012						#endif \012						#if INPUTS >= 9\012                         __global  const float *restrict y7,\012						#endif \012\012\012                         __global float *restrict z,\012					     uint arg)\012{\012    // get index of the work item\012    int index = get_global_id(0) * delta +2;\012    // add the vector elements\012	#if INPUTS == 0\012	z[index]=index;\012	#elif INPUTS == 1\012    z[index] = x[index]; //+ y[index];\012	#elif INPUTS == 2\012    z[index] = x[index] + y[index];\012	#elif INPUTS == 3\012    z[index] = x[index] + y[index] + y1[index];\012	#elif INPUTS == 4\012    z[index] = x[index] + y[index] + y1[index] + y2[index];\012	#elif INPUTS == 5\012    z[index] = x[index] + y[index] + y1[index] + y2[index] + y3[index];\012	#elif INPUTS == 6 \012    z[index] = x[index] + y[index] + y1[index] + y2[index] + y3[index] + y4[index];\012	#elif INPUTS == 7\012    z[index] = x[index] + y[index] + y1[index] + y2[index] + y3[index] + y4[index] + y5[index];\012	#elif INPUTS == 8\012    z[index] = x[index] + y[index] + y1[index] + y2[index] + y3[index] + y4[index] + y5[index] + y6[index];\012	#elif INPUTS == 9\012    z[index] = x[index] + y[index] + y1[index] + y2[index] + y3[index] + y4[index] + y5[index] + y6[index] + y7[index];\012	#endif\012\012}\012\012"}];