#pragma once
// Copyright Deano Calver
// SPDX-License-Identifier: MIT
// Debug Access Port ROM Table
// Auto-generated on Sun Sep 20 15:25:57 EEST 2020

#include <stdint.h>

// 1 banks of dap chips
#define dap_BASE_ADDR 0xf8800000

// ROM entry 00
#define dap_ROMENTRY00_OFFSET 0x00000000

// ROM entry 01
#define dap_ROMENTRY01_OFFSET 0x00000004

// ROM entry 02
#define dap_ROMENTRY02_OFFSET 0x00000008

// ROM entry 03
#define dap_ROMENTRY03_OFFSET 0x0000000c

// ROM entry 04
#define dap_ROMENTRY04_OFFSET 0x00000010

// ROM entry 05
#define dap_ROMENTRY05_OFFSET 0x00000014

// ROM entry 06
#define dap_ROMENTRY06_OFFSET 0x00000018

// ROM entry 07
#define dap_ROMENTRY07_OFFSET 0x0000001c

// ROM entry 08
#define dap_ROMENTRY08_OFFSET 0x00000020

// ROM entry 09
#define dap_ROMENTRY09_OFFSET 0x00000024

// ROM entry 10
#define dap_ROMENTRY10_OFFSET 0x00000028

// ROM entry 11
#define dap_ROMENTRY11_OFFSET 0x0000002c

// ROM entry 12
#define dap_ROMENTRY12_OFFSET 0x00000030

// ROM entry 13
#define dap_ROMENTRY13_OFFSET 0x00000034

// ROM entry 14
#define dap_ROMENTRY14_OFFSET 0x00000038

// ROM entry 15
#define dap_ROMENTRY15_OFFSET 0x0000003c

// Peripheral ID4
#define dap_PERIPHID4_OFFSET 0x00000fd0

// Peripheral ID5
#define dap_PERIPHID5_OFFSET 0x00000fd4

// Peripheral ID6
#define dap_PERIPHID6_OFFSET 0x00000fd8

// Peripheral ID7
#define dap_PERIPHID7_OFFSET 0x00000fdc

// Peripheral ID0
#define dap_PERIPHID0_OFFSET 0x00000fe0

// Peripheral ID1
#define dap_PERIPHID1_OFFSET 0x00000fe4

// Peripheral ID2
#define dap_PERIPHID2_OFFSET 0x00000fe8

// Peripheral ID3
#define dap_PERIPHID3_OFFSET 0x00000fec

// Component ID0
#define dap_COMPID0_OFFSET 0x00000ff0

// Component ID1
#define dap_COMPID1_OFFSET 0x00000ff4

// Component ID2
#define dap_COMPID2_OFFSET 0x00000ff8

// Component ID3
#define dap_COMPID3_OFFSET 0x00000ffc
