test_lib_bench_output_format::my_group::bench_without_format for_comparison:"A very long string to see if the truncation of th...
  ======= CALLGRIND ====================================================================
  Instructions:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  ======= DHAT =========================================================================
  Total bytes:                             |N/A                  (*********)
  Total blocks:                            |N/A                  (*********)
  At t-gmax bytes:                         |N/A                  (*********)
  At t-gmax blocks:                        |N/A                  (*********)
  At t-end bytes:                          |N/A                  (*********)
  At t-end blocks:                         |N/A                  (*********)
  Reads bytes:                             |N/A                  (*********)
  Writes bytes:                            |N/A                  (*********)
test_lib_bench_output_format::my_group::bench_with_format for_comparison:"Another very long string to see if the truncation is disabled with the formatting option"
|======== CALLGRIND ====================================================================
|-## pid: <__PID__> thread: 1 part: 1      |N/A
| Command: <__COMMAND__>
| Instructions:                            |N/A                  (*********)
| L1 Hits:                                 |N/A                  (*********)
| L2 Hits:                                 |N/A                  (*********)
| RAM Hits:                                |N/A                  (*********)
| Total read+write:                        |N/A                  (*********)
| Estimated Cycles:                        |N/A                  (*********)
|-## pid: <__PID__> thread: 2 part: 1      |N/A
| Command: <__COMMAND__>
| Instructions:                            |N/A                  (*********)
| L1 Hits:                                 |N/A                  (*********)
| L2 Hits:                                 |N/A                  (*********)
| RAM Hits:                                |N/A                  (*********)
| Total read+write:                        |N/A                  (*********)
| Estimated Cycles:                        |N/A                  (*********)
|-## pid: <__PID__> thread: 3 part: 1      |N/A
| Command: <__COMMAND__>
| Instructions:                            |N/A                  (*********)
| L1 Hits:                                 |N/A                  (*********)
| L2 Hits:                                 |N/A                  (*********)
| RAM Hits:                                |N/A                  (*********)
| Total read+write:                        |N/A                  (*********)
| Estimated Cycles:                        |N/A                  (*********)
|-## pid: <__PID__> thread: 4 part: 1      |N/A
| Command: <__COMMAND__>
| Instructions:                            |N/A                  (*********)
| L1 Hits:                                 |N/A                  (*********)
| L2 Hits:                                 |N/A                  (*********)
| RAM Hits:                                |N/A                  (*********)
| Total read+write:                        |N/A                  (*********)
| Estimated Cycles:                        |N/A                  (*********)
|-## Total
| Instructions:                            |N/A                  (*********)
| L1 Hits:                                 |N/A                  (*********)
| L2 Hits:                                 |N/A                  (*********)
| RAM Hits:                                |N/A                  (*********)
| Total read+write:                        |N/A                  (*********)
| Estimated Cycles:                        |N/A                  (*********)
|======== DHAT =========================================================================
| Total bytes:                             |N/A                  (*********)
| Total blocks:                            |N/A                  (*********)
| At t-gmax bytes:                         |N/A                  (*********)
| At t-gmax blocks:                        |N/A                  (*********)
| At t-end bytes:                          |N/A                  (*********)
| At t-end blocks:                         |N/A                  (*********)
| Reads bytes:                             |N/A                  (*********)
| Writes bytes:                            |N/A                  (*********)
|-Comparison with bench_without_format for_comparison:"A very long string to see if the truncation of th...
|-------- CALLGRIND
| Instructions:                            |                     (-       %) [-       x]
| L1 Hits:                                 |                     (         )
| L2 Hits:                                 |                     (         )
| RAM Hits:                                |                     (         )
| Total read+write:                        |                     (-       %) [-       x]
| Estimated Cycles:                        |                     (         )
|-------- DHAT
| Total bytes:                             |                     (-       %) [-       x]
| Total blocks:                            |                     (-       %) [-       x]
| At t-gmax bytes:                         |                     (         )
| At t-gmax blocks:                        |                     (         )
| At t-end bytes:                          |                     (No change)
| At t-end blocks:                         |                     (No change)
| Reads bytes:                             |                     (-       %) [-       x]
| Writes bytes:                            |                     (-       %) [-       x]
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format implicit_default_with_wb
  Instructions:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
  Ge:                                      |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  ILdmr:                                   |N/A                  (*********)
  DLdmr:                                   |N/A                  (*********)
  DLdmw:                                   |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format implicit_default_with_cacheuse
  Instructions:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
  Ge:                                      |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  AcCost1:                                 |N/A                  (*********)
  AcCost2:                                 |N/A                  (*********)
  SpLoss1:                                 |N/A                  (*********)
  SpLoss2:                                 |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format explicit_default_with_wb
  Instructions:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
  Ge:                                      |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  ILdmr:                                   |N/A                  (*********)
  DLdmr:                                   |N/A                  (*********)
  DLdmw:                                   |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format explicit_default_with_cacheuse
  Instructions:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
  Ge:                                      |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  AcCost1:                                 |N/A                  (*********)
  AcCost2:                                 |N/A                  (*********)
  SpLoss1:                                 |N/A                  (*********)
  SpLoss2:                                 |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format all_with_wb
  Instructions:                            |N/A                  (*********)
  Dr:                                      |N/A                  (*********)
  Dw:                                      |N/A                  (*********)
  I1mr:                                    |N/A                  (*********)
  D1mr:                                    |N/A                  (*********)
  D1mw:                                    |N/A                  (*********)
  ILmr:                                    |N/A                  (*********)
  DLmr:                                    |N/A                  (*********)
  DLmw:                                    |N/A                  (*********)
  I1 Miss Rate:                            |N/A                  (*********)
  D1 Miss Rate:                            |N/A                  (*********)
  LLi Miss Rate:                           |N/A                  (*********)
  LLd Miss Rate:                           |N/A                  (*********)
  LL Miss Rate:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  L1 Hit Rate:                             |N/A                  (*********)
  LL Hit Rate:                             |N/A                  (*********)
  Ram Hit Rate:                            |N/A                  (*********)
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
  Ge:                                      |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  ILdmr:                                   |N/A                  (*********)
  DLdmr:                                   |N/A                  (*********)
  DLdmw:                                   |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format all_with_cachuse
  Instructions:                            |N/A                  (*********)
  Dr:                                      |N/A                  (*********)
  Dw:                                      |N/A                  (*********)
  I1mr:                                    |N/A                  (*********)
  D1mr:                                    |N/A                  (*********)
  D1mw:                                    |N/A                  (*********)
  ILmr:                                    |N/A                  (*********)
  DLmr:                                    |N/A                  (*********)
  DLmw:                                    |N/A                  (*********)
  I1 Miss Rate:                            |N/A                  (*********)
  D1 Miss Rate:                            |N/A                  (*********)
  LLi Miss Rate:                           |N/A                  (*********)
  LLd Miss Rate:                           |N/A                  (*********)
  LL Miss Rate:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  L1 Hit Rate:                             |N/A                  (*********)
  LL Hit Rate:                             |N/A                  (*********)
  Ram Hit Rate:                            |N/A                  (*********)
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
  Ge:                                      |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  AcCost1:                                 |N/A                  (*********)
  AcCost2:                                 |N/A                  (*********)
  SpLoss1:                                 |N/A                  (*********)
  SpLoss2:                                 |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format cache_misses
  I1mr:                                    |N/A                  (*********)
  D1mr:                                    |N/A                  (*********)
  D1mw:                                    |N/A                  (*********)
  ILmr:                                    |N/A                  (*********)
  DLmr:                                    |N/A                  (*********)
  DLmw:                                    |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format cache_miss_rates
  I1 Miss Rate:                            |N/A                  (*********)
  LLi Miss Rate:                           |N/A                  (*********)
  D1 Miss Rate:                            |N/A                  (*********)
  LLd Miss Rate:                           |N/A                  (*********)
  LL Miss Rate:                            |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format cache_hits
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format cache_hit_rates
  L1 Hit Rate:                             |N/A                  (*********)
  LL Hit Rate:                             |N/A                  (*********)
  Ram Hit Rate:                            |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format cache_sim
  Dr:                                      |N/A                  (*********)
  Dw:                                      |N/A                  (*********)
  I1mr:                                    |N/A                  (*********)
  D1mr:                                    |N/A                  (*********)
  D1mw:                                    |N/A                  (*********)
  ILmr:                                    |N/A                  (*********)
  DLmr:                                    |N/A                  (*********)
  DLmw:                                    |N/A                  (*********)
  I1 Miss Rate:                            |N/A                  (*********)
  LLi Miss Rate:                           |N/A                  (*********)
  D1 Miss Rate:                            |N/A                  (*********)
  LLd Miss Rate:                           |N/A                  (*********)
  LL Miss Rate:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  L1 Hit Rate:                             |N/A                  (*********)
  LL Hit Rate:                             |N/A                  (*********)
  Ram Hit Rate:                            |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format cache_use
  AcCost1:                                 |N/A                  (*********)
  AcCost2:                                 |N/A                  (*********)
  SpLoss1:                                 |N/A                  (*********)
  SpLoss2:                                 |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format system_calls
  SysCount:                                |N/A                  (*********)
  SysTime:                                 |N/A                  (*********)
  SysCpuTime:                              |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format branch_sim
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format write_back
  Instructions:                            |N/A                  (*********)
  ILdmr:                                   |N/A                  (*********)
  DLdmr:                                   |N/A                  (*********)
  DLdmw:                                   |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format single_event_ir
  Instructions:                            |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format single_event_ge
  Ge:                                      |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format single_event_total_rw
  Total read+write:                        |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_callgrind_format single_event_estimated_cycles
  Estimated Cycles:                        |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format cachegrind_all_shuffled
  ======= CACHEGRIND ===================================================================
  Instructions:                            |N/A                  (*********)
  I1 Miss Rate:                            |N/A                  (*********)
  D1 Miss Rate:                            |N/A                  (*********)
  LLi Miss Rate:                           |N/A                  (*********)
  LLd Miss Rate:                           |N/A                  (*********)
  LL Miss Rate:                            |N/A                  (*********)
  Dr:                                      |N/A                  (*********)
  Dw:                                      |N/A                  (*********)
  D1mr:                                    |N/A                  (*********)
  D1mw:                                    |N/A                  (*********)
  ILmr:                                    |N/A                  (*********)
  DLmr:                                    |N/A                  (*********)
  DLmw:                                    |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
  L1 Hit Rate:                             |N/A                  (*********)
  LL Hit Rate:                             |N/A                  (*********)
  Ram Hit Rate:                            |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format cachegrind_all_default_order
  ======= CACHEGRIND ===================================================================
  Instructions:                            |N/A                  (*********)
  Dr:                                      |N/A                  (*********)
  Dw:                                      |N/A                  (*********)
  I1mr:                                    |N/A                  (*********)
  D1mr:                                    |N/A                  (*********)
  D1mw:                                    |N/A                  (*********)
  ILmr:                                    |N/A                  (*********)
  DLmr:                                    |N/A                  (*********)
  DLmw:                                    |N/A                  (*********)
  I1 Miss Rate:                            |N/A                  (*********)
  LLi Miss Rate:                           |N/A                  (*********)
  D1 Miss Rate:                            |N/A                  (*********)
  LLd Miss Rate:                           |N/A                  (*********)
  LL Miss Rate:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  L1 Hit Rate:                             |N/A                  (*********)
  LL Hit Rate:                             |N/A                  (*********)
  Ram Hit Rate:                            |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
  Bc:                                      |N/A                  (*********)
  Bcm:                                     |N/A                  (*********)
  Bi:                                      |N/A                  (*********)
  Bim:                                     |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format cachegrind
  ======= CACHEGRIND ===================================================================
  I1mr:                                    |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format dhat
  ======= DHAT =========================================================================
  Total blocks:                            |N/A                  (*********)
  Total bytes:                             |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format memcheck
  ======= MEMCHECK =====================================================================
  Suppressed Errors:                       |N/A                  (*********)
  Errors:                                  |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format helgrind
  ======= HELGRIND =====================================================================
  Contexts:                                |N/A                  (*********)
  Suppressed Contexts:                     |N/A                  (*********)
test_lib_bench_output_format::custom_format::bench_with_custom_format drd
  ======= DRD ==========================================================================
  Errors:                                  |N/A                  (*********)
  Contexts:                                |N/A                  (*********)
