// Seed: 4164702924
`timescale 1 ps / 1 ps
module module_0 ();
  reg   id_0;
  reg   id_1;
  uwire id_2;
  always @(id_2 or id_2) id_0 <= id_2[1];
  assign id_1 = id_0;
  logic id_3 = 1'b0;
  assign id_1 = 1;
  logic id_4;
endmodule
