# Building-a-RISC-V-CPU-Core
building a RISC-V CPU Core using TL-Verilog 
