{
    "DESIGN_NAME": "riscv_core_top",
    "VERILOG_FILES": [
        "src/riscv_core_main_decoder_top.v",
        "src/riscv_core_icache_memory.v",
        "src/riscv_core_dcache_controller.v",
        "src/riscv_core_mux_2to1.v",
        "src/riscv_core_icache_controller.v",
        "src/riscv_core_dcache_top.v",
        "src/riscv_core_dcache_memory.v",
        "src/riscv_core_csr_unit.v",
        "src/mem_shifter.v",
        "src/riscv_core_64bit_adder.v",
        "src/riscv_core_ldextend.v",
        "src/riscv_core_mux4x1.v",
        "src/riscv_core_top_tb.v",
        "src/Branch_Predicition/riscv_core_branch_prediction.v",
        "src/riscv_core_div_in.v",
        "src/riscv_core_top.v",
        "src/riscv_core_mul_div_ctrl.v",
        "src/riscv_core_compressed_decoder.v",
        "src/riscv_core_hazard_unit.v",
        "src/riscv_core_branch_unit.v",
        "src/riscv_core_main_decoder.v",
        "src/riscv_core_mul_div.v",
        "src/riscv_core_mul_out.v",
        "src/riscv_core_mux3x1.v",
        "src/riscv_core_icache_top.v",
        "src/riscv_core_csr_control_signals.v",
        "src/data_mem_top.v",
        "src/riscv_core_axi4lite.v",
        "src/riscv_core_mul_in.v",
        "src/riscv_core_rf.v",
        "src/UART/uart_parity.v",
        "src/UART/baud_gen.v",
        "src/UART/tb_uart.v",
        "src/UART/uart_tx.v",
        "src/UART/uart_rx.v",
        "src/UART/uart_txrx.v",
        "src/riscv_core_mux2x1.v",
        "src/riscv_core_amo_alu.v",
        "src/riscv_core_pcsrc.v",
        "src/riscv_core_pipe.v",
        "src/caches/riscv_core_icache_memory.v",
        "src/caches/riscv_core_dcache_controller.v",
        "src/caches/riscv_core_icache_controller.v",
        "src/caches/riscv_core_dcache_top.v",
        "src/caches/riscv_core_dcache_memory.v",
        "src/caches/riscv_core_ldextend.v",
        "src/caches/riscv_core_icache_top.v",
        "src/riscv_core_non_restoring.v",
        "src/riscv_core_alu.v",
        "src/main_mem.v",
        "src/riscv_core_div_out.v",
        "src/riscv_core_booth.v",
        "src/riscv_core_immextend.v",
        "src/riscv_core_alu_decoder.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk"
}