

================================================================
== Vitis HLS Report for 'los_Pipeline_VITIS_LOOP_94_4'
================================================================
* Date:           Sun Jun 23 03:44:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.316 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_4  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x0 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:73]   --->   Operation 6 'alloca' 'x0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y0 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:74]   --->   Operation 7 'alloca' 'y0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%err = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:92]   --->   Operation 8 'alloca' 'err' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sight_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:72]   --->   Operation 9 'alloca' 'sight_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln76_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln76_1"   --->   Operation 10 'read' 'sext_ln76_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln75_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln75"   --->   Operation 11 'read' 'select_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln70_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln70_1"   --->   Operation 12 'read' 'zext_ln70_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln70_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln70"   --->   Operation 13 'read' 'sext_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln81_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln81"   --->   Operation 14 'read' 'zext_ln81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln70_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln70_3"   --->   Operation 15 'read' 'zext_ln70_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln92_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln92"   --->   Operation 16 'read' 'sext_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln76_1_cast = sext i7 %sext_ln76_1_read"   --->   Operation 17 'sext' 'sext_ln76_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln75_cast = sext i2 %select_ln75_read"   --->   Operation 18 'sext' 'select_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln70_1_cast = zext i6 %zext_ln70_1_read"   --->   Operation 19 'zext' 'zext_ln70_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln70_cast = sext i6 %sext_ln70_read"   --->   Operation 20 'sext' 'sext_ln70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln81_cast = zext i6 %zext_ln81_read"   --->   Operation 21 'zext' 'zext_ln81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln70_3_cast = zext i4 %zext_ln70_3_read"   --->   Operation 22 'zext' 'zext_ln70_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln92_cast = sext i7 %sext_ln92_read"   --->   Operation 23 'sext' 'sext_ln92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln72 = store i32 1, i32 %sight_1" [HLS-benchmarks/Inter-Block/los/los.cpp:72]   --->   Operation 25 'store' 'store_ln72' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln92 = store i32 %sext_ln92_cast, i32 %err" [HLS-benchmarks/Inter-Block/los/los.cpp:92]   --->   Operation 26 'store' 'store_ln92' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln74 = store i32 %zext_ln70_3_cast, i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:74]   --->   Operation 27 'store' 'store_ln74' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln73 = store i32 %zext_ln81_cast, i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:73]   --->   Operation 28 'store' 'store_ln73' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body79"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x0_1 = load i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:72]   --->   Operation 30 'load' 'x0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y0_1 = load i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 31 'load' 'y0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%err_1 = load i32 %err" [HLS-benchmarks/Inter-Block/los/los.cpp:99]   --->   Operation 32 'load' 'err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [HLS-benchmarks/Inter-Block/los/los.cpp:72]   --->   Operation 33 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS-benchmarks/Inter-Block/los/los.cpp:94]   --->   Operation 34 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%icmp_ln95 = icmp_eq  i32 %x0_1, i32 32" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 35 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%icmp_ln95_1 = icmp_eq  i32 %y0_1, i32 32" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 36 'icmp' 'icmp_ln95_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.14ns)   --->   "%and_ln95 = and i1 %icmp_ln95, i1 %icmp_ln95_1" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 37 'and' 'and_ln95' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %and_ln95, void %land.lhs.true83, void %if.end90" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 38 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 39 'trunc' 'trunc_ln95' <Predicate = (!and_ln95)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln95, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 40 'bitconcatenate' 'shl_ln1' <Predicate = (!and_ln95)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %x0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:72]   --->   Operation 41 'trunc' 'trunc_ln72' <Predicate = (!and_ln95)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%add_ln95 = add i10 %shl_ln1, i10 %trunc_ln72" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 42 'add' 'add_ln95' <Predicate = (!and_ln95)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %add_ln95" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 43 'zext' 'zext_ln95' <Predicate = (!and_ln95)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%obstacles_1_addr = getelementptr i32 %obstacles_1, i64 0, i64 %zext_ln95" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 44 'getelementptr' 'obstacles_1_addr' <Predicate = (!and_ln95)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%obstacles_1_load = load i10 %obstacles_1_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 45 'load' 'obstacles_1_load' <Predicate = (!and_ln95)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sight_1_load = load i32 %sight_1" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 46 'load' 'sight_1_load' <Predicate = (!and_ln95)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%obstacles_1_load = load i10 %obstacles_1_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 47 'load' 'obstacles_1_load' <Predicate = (!and_ln95)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (1.14ns)   --->   "%icmp_ln95_2 = icmp_eq  i32 %obstacles_1_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 48 'icmp' 'icmp_ln95_2' <Predicate = (!and_ln95)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%select_ln95 = select i1 %icmp_ln95_2, i32 0, i32 %sight_1_load" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 49 'select' 'select_ln95' <Predicate = (!and_ln95)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln72 = store i32 %select_ln95, i32 %sight_1" [HLS-benchmarks/Inter-Block/los/los.cpp:72]   --->   Operation 50 'store' 'store_ln72' <Predicate = (!and_ln95)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln95 = br void %if.end90" [HLS-benchmarks/Inter-Block/los/los.cpp:95]   --->   Operation 51 'br' 'br_ln95' <Predicate = (!and_ln95)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sight_1_1 = load i32 %sight_1"   --->   Operation 52 'load' 'sight_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%icmp_ln97 = icmp_eq  i32 %sight_1_1, i32 0" [HLS-benchmarks/Inter-Block/los/los.cpp:97]   --->   Operation 53 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.14ns)   --->   "%or_ln97 = or i1 %and_ln95, i1 %icmp_ln97" [HLS-benchmarks/Inter-Block/los/los.cpp:97]   --->   Operation 54 'or' 'or_ln97' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %or_ln97, void %if.end97, void %while.end111.exitStub" [HLS-benchmarks/Inter-Block/los/los.cpp:97]   --->   Operation 55 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%e2 = shl i32 %err_1, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:99]   --->   Operation 56 'shl' 'e2' <Predicate = (!or_ln97)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.14ns)   --->   "%icmp_ln100 = icmp_sgt  i32 %e2, i32 %sext_ln70_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:100]   --->   Operation 57 'icmp' 'icmp_ln100' <Predicate = (!or_ln97)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%err_2 = sub i32 %err_1, i32 %zext_ln70_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:101]   --->   Operation 58 'sub' 'err_2' <Predicate = (!or_ln97)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.14ns)   --->   "%x0_2 = add i32 %x0_1, i32 %select_ln75_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:102]   --->   Operation 59 'add' 'x0_2' <Predicate = (!or_ln97)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.28ns)   --->   "%err_3 = select i1 %icmp_ln100, i32 %err_2, i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:100]   --->   Operation 60 'select' 'err_3' <Predicate = (!or_ln97)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns)   --->   "%x0_3 = select i1 %icmp_ln100, i32 %x0_2, i32 %x0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:100]   --->   Operation 61 'select' 'x0_3' <Predicate = (!or_ln97)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.14ns)   --->   "%icmp_ln105 = icmp_slt  i32 %e2, i32 %sext_ln76_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:105]   --->   Operation 62 'icmp' 'icmp_ln105' <Predicate = (!or_ln97)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "%err_4 = add i32 %err_3, i32 %sext_ln76_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:106]   --->   Operation 63 'add' 'err_4' <Predicate = (!or_ln97)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.14ns)   --->   "%y0_2 = add i32 %y0_1, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:107]   --->   Operation 64 'add' 'y0_2' <Predicate = (!or_ln97)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.28ns)   --->   "%err_5 = select i1 %icmp_ln105, i32 %err_4, i32 %err_3" [HLS-benchmarks/Inter-Block/los/los.cpp:105]   --->   Operation 65 'select' 'err_5' <Predicate = (!or_ln97)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.28ns)   --->   "%y0_3 = select i1 %icmp_ln105, i32 %y0_2, i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:105]   --->   Operation 66 'select' 'y0_3' <Predicate = (!or_ln97)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln92 = store i32 %err_5, i32 %err" [HLS-benchmarks/Inter-Block/los/los.cpp:92]   --->   Operation 67 'store' 'store_ln92' <Predicate = (!or_ln97)> <Delay = 0.46>
ST_3 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln74 = store i32 %y0_3, i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:74]   --->   Operation 68 'store' 'store_ln74' <Predicate = (!or_ln97)> <Delay = 0.46>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln73 = store i32 %x0_3, i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:73]   --->   Operation 69 'store' 'store_ln73' <Predicate = (!or_ln97)> <Delay = 0.46>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln94 = br void %while.body79" [HLS-benchmarks/Inter-Block/los/los.cpp:94]   --->   Operation 70 'br' 'br_ln94' <Predicate = (!or_ln97)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_1_1_out, i32 %sight_1_1"   --->   Operation 71 'write' 'write_ln0' <Predicate = (or_ln97)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (or_ln97)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.691ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln74', HLS-benchmarks/Inter-Block/los/los.cpp:74) of variable 'zext_ln70_3_cast' on local variable 'y0', HLS-benchmarks/Inter-Block/los/los.cpp:74 [31]  (0.460 ns)
	'load' operation 32 bit ('y0', HLS-benchmarks/Inter-Block/los/los.cpp:95) on local variable 'y0', HLS-benchmarks/Inter-Block/los/los.cpp:74 [36]  (0.000 ns)
	'add' operation 10 bit ('add_ln95', HLS-benchmarks/Inter-Block/los/los.cpp:95) [49]  (0.933 ns)
	'getelementptr' operation 10 bit ('obstacles_1_addr', HLS-benchmarks/Inter-Block/los/los.cpp:95) [51]  (0.000 ns)
	'load' operation 32 bit ('obstacles_1_load', HLS-benchmarks/Inter-Block/los/los.cpp:95) on array 'obstacles_1' [52]  (1.297 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'load' operation 32 bit ('obstacles_1_load', HLS-benchmarks/Inter-Block/los/los.cpp:95) on array 'obstacles_1' [52]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln95_2', HLS-benchmarks/Inter-Block/los/los.cpp:95) [53]  (1.142 ns)
	'select' operation 32 bit ('select_ln95', HLS-benchmarks/Inter-Block/los/los.cpp:95) [54]  (0.286 ns)
	'store' operation 0 bit ('store_ln72', HLS-benchmarks/Inter-Block/los/los.cpp:72) of variable 'select_ln95', HLS-benchmarks/Inter-Block/los/los.cpp:95 on local variable 'sight_1', HLS-benchmarks/Inter-Block/los/los.cpp:72 [55]  (0.460 ns)

 <State 3>: 3.316ns
The critical path consists of the following:
	'shl' operation 32 bit ('e2', HLS-benchmarks/Inter-Block/los/los.cpp:99) [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln100', HLS-benchmarks/Inter-Block/los/los.cpp:100) [64]  (1.142 ns)
	'select' operation 32 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:100) [67]  (0.286 ns)
	'add' operation 32 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:106) [70]  (1.142 ns)
	'select' operation 32 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:105) [72]  (0.286 ns)
	'store' operation 0 bit ('store_ln92', HLS-benchmarks/Inter-Block/los/los.cpp:92) of variable 'err', HLS-benchmarks/Inter-Block/los/los.cpp:105 on local variable 'err', HLS-benchmarks/Inter-Block/los/los.cpp:92 [74]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
