Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Dec 11 11:16:45 2024
| Host              : Titan-I7 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
| Design            : finn_design_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Clock Region Cell Placement per Global Clock: Region X1Y0
10. Clock Region Cell Placement per Global Clock: Region X2Y0
11. Clock Region Cell Placement per Global Clock: Region X3Y0
12. Clock Region Cell Placement per Global Clock: Region X1Y1
13. Clock Region Cell Placement per Global Clock: Region X2Y1
14. Clock Region Cell Placement per Global Clock: Region X3Y1
15. Clock Region Cell Placement per Global Clock: Region X1Y2
16. Clock Region Cell Placement per Global Clock: Region X2Y2
17. Clock Region Cell Placement per Global Clock: Region X3Y2
18. Clock Region Cell Placement per Global Clock: Region X1Y3
19. Clock Region Cell Placement per Global Clock: Region X2Y3
20. Clock Region Cell Placement per Global Clock: Region X3Y3
21. Clock Region Cell Placement per Global Clock: Region X0Y4
22. Clock Region Cell Placement per Global Clock: Region X1Y4
23. Clock Region Cell Placement per Global Clock: Region X2Y4
24. Clock Region Cell Placement per Global Clock: Region X3Y4
25. Clock Region Cell Placement per Global Clock: Region X0Y5
26. Clock Region Cell Placement per Global Clock: Region X1Y5
27. Clock Region Cell Placement per Global Clock: Region X2Y5
28. Clock Region Cell Placement per Global Clock: Region X3Y5

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |       208 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       144 |   0 |            0 |      0 |
| BUFG_PS    |    0 |        96 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+-------------------------+--------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site             | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin              | Net                |
+-----------+-----------+-----------------+------------+------------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+-------------------------+--------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_HDIO_X2Y2 | X3Y5         | X1Y2 |                   |                  |                20 |       46754 |               0 |              |       | ap_clk_IBUF_BUFG_inst/O | ap_clk_IBUF_BUFGCE |
+-----------+-----------+-----------------+------------+------------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+-------------------------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------+--------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site       | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                       | Net                |
+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------+--------------------+
| src0      | g0        | IBUFCTRL/O      | None       | IOB_X3Y286 | X3Y5         |           1 |               0 |                     |              | ap_clk_IBUF_inst/IBUFCTRL_INST/O | ap_clk_IBUF_inst/O |
+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y3              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y4              |     1 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |     1 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     1 |    24 |     1 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      1 |      24 |   1582 |   17280 |      3 |    4320 |     24 |      24 |      0 |      16 |     14 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      1 |      24 |    204 |   22080 |      7 |    5760 |      8 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |   1331 |   22080 |     76 |    3360 |     32 |      48 |      0 |       0 |      8 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |    956 |   17280 |    103 |    4320 |     18 |      24 |      0 |      16 |      2 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      1 |      24 |   4083 |   22080 |     21 |    5760 |     17 |      24 |      0 |       0 |     22 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      1 |      24 |   3098 |   22080 |     30 |    3360 |      4 |      48 |      0 |       0 |      8 |      48 |      0 |       4 |      0 |       1 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      1 |      24 |   4635 |   17280 |      8 |    4320 |     15 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      1 |      24 |   6873 |   22080 |    159 |    5760 |     24 |      24 |      0 |       0 |      5 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      1 |      24 |   3290 |   22080 |    178 |    3360 |     17 |      48 |      0 |       0 |      6 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      1 |      24 |    255 |   17280 |     15 |    4320 |     24 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      1 |      24 |    729 |   22080 |     72 |    5760 |     24 |      24 |      0 |       0 |      1 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |    296 |   22080 |     15 |    3360 |     39 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y4              |      1 |      24 |   2824 |   40320 |     40 |    9120 |     17 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y4              |      1 |      24 |   5605 |   23040 |     23 |    5760 |     24 |      24 |      0 |      16 |     16 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      1 |      24 |    971 |   22080 |     16 |    5760 |     18 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |   1094 |   22080 |     23 |    3360 |     28 |      48 |      0 |       0 |      2 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      1 |      24 |   3166 |   40320 |     35 |    9120 |     22 |      24 |      0 |       0 |     16 |      48 |      0 |       0 |      0 |       0 |
| X1Y5              |      1 |      24 |   3841 |   23040 |    155 |    5760 |     24 |      24 |      0 |      16 |     38 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |     65 |   22080 |      0 |    5760 |     16 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |    479 |   22080 |     25 |    3360 |     15 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y5 |  1 |  1 |  1 |  1 |
| Y4 |  1 |  1 |  1 |  1 |
| Y3 |  0 |  1 |  1 |  1 |
| Y2 |  0 |  1 |  1 |  1 |
| Y1 |  0 |  1 |  1 |  1 |
| Y0 |  0 |  1 |  1 |  1 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y5              |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| g0        | BUFGCE/O        | X3Y5              |       |             |               | X1Y2     |       46754 |        0 |              0 |        0 | ap_clk_IBUF_BUFGCE |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----------+-------+----------+-----------------------+
|    | X0    | X1       | X2    | X3       | HORIZONTAL PROG DELAY |
+----+-------+----------+-------+----------+-----------------------+
| Y5 |  3228 |     4049 |    74 |  (D) 513 |                     0 |
| Y4 |  2873 |     5659 |   997 |     1135 |                     0 |
| Y3 |     0 |      283 |   816 |      331 |                     0 |
| Y2 |     0 | (R) 4653 |  7051 |     3484 |                     0 |
| Y1 |     0 |     1072 |  4135 |     3138 |                     0 |
| Y0 |     0 |     1612 |   217 |     1434 |                     0 |
+----+-------+----------+-------+----------+-----------------------+


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        1612 |               0 | 1582 |           3 |   13 |    0 |  14 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |         217 |               0 | 204 |           7 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        1434 |               0 | 1331 |          76 |   19 |    0 |   8 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        1072 |               0 | 956 |         103 |   11 |    0 |   2 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        4135 |               0 | 4083 |          21 |    9 |    0 |  22 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        3138 |               0 | 3098 |          30 |    2 |    0 |   8 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        4653 |               0 | 4635 |           8 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        7051 |               0 | 6873 |         159 |   14 |    0 |   5 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        3484 |               0 | 3290 |         178 |   10 |    0 |   6 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |         283 |               0 | 255 |          15 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |         816 |               0 | 729 |          72 |   14 |    0 |   1 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |         331 |               0 | 296 |          15 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        2873 |               0 | 2824 |          40 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        5659 |               0 | 5605 |          23 |   15 |    0 |  16 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |         997 |               0 | 971 |          16 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        1135 |               0 | 1094 |          23 |   16 |    0 |   2 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        3228 |               0 | 3166 |          35 |   11 |    0 |  16 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |        4049 |               0 | 3841 |         155 |   15 |    0 |  38 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |          74 |               0 | 65 |           0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g0        | 23    | BUFGCE/O        | None       |         513 |               0 | 479 |          25 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | ap_clk_IBUF_BUFGCE |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


