// Seed: 3975253519
module module_0 ();
  assign id_1 = -1'b0;
  genvar id_2;
  wire id_3;
  assign id_1 = 1;
  assign id_2 = id_2;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial id_1 <= (-1'b0) == id_6;
  initial begin : LABEL_0
    if (1) id_1 = 1;
    begin : LABEL_0
      id_5 = 1;
    end
    id_1 <= id_1;
  end
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  assign id_12 = id_13;
  always_comb id_6 <= -1;
  module_0 modCall_1 ();
endmodule
