<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 13 Configuration Register - configuration_dedicated_io_13</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 13 Configuration Register - configuration_dedicated_io_13</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 13</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6e215400f313bd3e727ec285fa4bcb50"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafc32ff5bc8ed21b92d73d42b2297d9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gafc32ff5bc8ed21b92d73d42b2297d9c0">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafc32ff5bc8ed21b92d73d42b2297d9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81961dd6f7c911850fc00f4bc2472769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga81961dd6f7c911850fc00f4bc2472769">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga81961dd6f7c911850fc00f4bc2472769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc97e1a829446eac96f579e7b26b875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga0dc97e1a829446eac96f579e7b26b875">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0dc97e1a829446eac96f579e7b26b875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ac8543ccda33b640142b1e360482c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga672ac8543ccda33b640142b1e360482c">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga672ac8543ccda33b640142b1e360482c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b20d156338690c6f2fdbb09eacfb376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga4b20d156338690c6f2fdbb09eacfb376">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga4b20d156338690c6f2fdbb09eacfb376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd3dfcf1cb3b307559d5b259956b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga3cd3dfcf1cb3b307559d5b259956b517">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga3cd3dfcf1cb3b307559d5b259956b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003f2cebff2e409377b6c2e29a299491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga003f2cebff2e409377b6c2e29a299491">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga003f2cebff2e409377b6c2e29a299491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4d2d3b4fc77ff622d401cea65df676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga1f4d2d3b4fc77ff622d401cea65df676">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga1f4d2d3b4fc77ff622d401cea65df676"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb2f4a4e006c11fc53942baa28148059d"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga03fc827b7c67f76bf475d50b7bbc40fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga03fc827b7c67f76bf475d50b7bbc40fe">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga03fc827b7c67f76bf475d50b7bbc40fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7837e737861aa7e341a07a8c642e0663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga7837e737861aa7e341a07a8c642e0663">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7837e737861aa7e341a07a8c642e0663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a3f276d8a0c86a490ccb231b9604cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga68a3f276d8a0c86a490ccb231b9604cd">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga68a3f276d8a0c86a490ccb231b9604cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbf2654dcd722d2a6227b292cac1362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gabdbf2654dcd722d2a6227b292cac1362">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gabdbf2654dcd722d2a6227b292cac1362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c3004e393c6c48293bc6e49ba68eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga10c3004e393c6c48293bc6e49ba68eac">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga10c3004e393c6c48293bc6e49ba68eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21af4b098f987437da654ddc748893c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gab21af4b098f987437da654ddc748893c">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab21af4b098f987437da654ddc748893c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1982d52ca21e7127906ade82fc75a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gab1982d52ca21e7127906ade82fc75a00">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gab1982d52ca21e7127906ade82fc75a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e5e0a02b8616a0c11e0939fcdd8fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga63e5e0a02b8616a0c11e0939fcdd8fa7">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga63e5e0a02b8616a0c11e0939fcdd8fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1fecfa0d5d245d13e7a2dee006f81824"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7e985e94683943b2295e97bb1a4ad594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga7e985e94683943b2295e97bb1a4ad594">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7e985e94683943b2295e97bb1a4ad594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d23033857e47ffe9210f7146bc2932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaa7d23033857e47ffe9210f7146bc2932">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa7d23033857e47ffe9210f7146bc2932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd4d022a9890d633ff39ac9104adbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gadcd4d022a9890d633ff39ac9104adbe9">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadcd4d022a9890d633ff39ac9104adbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70db1fd124f1a0cda0ae3c598878935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gab70db1fd124f1a0cda0ae3c598878935">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:gab70db1fd124f1a0cda0ae3c598878935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e7834b381622fec8415fdc209c2609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gad8e7834b381622fec8415fdc209c2609">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:gad8e7834b381622fec8415fdc209c2609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5447f71312ebe419bd8592f27243ed1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga5447f71312ebe419bd8592f27243ed1d">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5447f71312ebe419bd8592f27243ed1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0348b5ef0f54cf801282baff2a1c9e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga0348b5ef0f54cf801282baff2a1c9e2e">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga0348b5ef0f54cf801282baff2a1c9e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41eb9d2df8997fd799bdb348ae0943dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga41eb9d2df8997fd799bdb348ae0943dd">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga41eb9d2df8997fd799bdb348ae0943dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd66400b02174cd97a65eac01cea60a14"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadb3dd393962bea3d4328ef0d7fa74ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gadb3dd393962bea3d4328ef0d7fa74ac0">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gadb3dd393962bea3d4328ef0d7fa74ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b05c9e8a3c46f3ec4cd851689ff02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga71b05c9e8a3c46f3ec4cd851689ff02b">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga71b05c9e8a3c46f3ec4cd851689ff02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf0e5ca89555e89fa7a4b8ebb07c66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gabdf0e5ca89555e89fa7a4b8ebb07c66d">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabdf0e5ca89555e89fa7a4b8ebb07c66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bb29703dbb36f7d7ccafa1a8cda2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga12bb29703dbb36f7d7ccafa1a8cda2cb">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga12bb29703dbb36f7d7ccafa1a8cda2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cf5d458f7c52596edb8ee47276eabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga78cf5d458f7c52596edb8ee47276eabc">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga78cf5d458f7c52596edb8ee47276eabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f534ca5fdf5c98e060cf4ada50826e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga6f534ca5fdf5c98e060cf4ada50826e5">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f534ca5fdf5c98e060cf4ada50826e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6b512d0a4d1be40362ae78f1b0fad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga9b6b512d0a4d1be40362ae78f1b0fad4">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga9b6b512d0a4d1be40362ae78f1b0fad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04756e0d92d7cc4d6f3b91bbf64be51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gad04756e0d92d7cc4d6f3b91bbf64be51">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:gad04756e0d92d7cc4d6f3b91bbf64be51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e064b7aac328ea7e348a164189f2525"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5d11d6b7f9d16f5bc6c367feaba8ace2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga5d11d6b7f9d16f5bc6c367feaba8ace2">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga5d11d6b7f9d16f5bc6c367feaba8ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfccf41651120755946b4694b83916d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga6bfccf41651120755946b4694b83916d">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga6bfccf41651120755946b4694b83916d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0048478e26169c174a34ceed7d72f2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga0048478e26169c174a34ceed7d72f2c4">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0048478e26169c174a34ceed7d72f2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4d15e4f81ffff260b0b4f09f18155e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga0f4d15e4f81ffff260b0b4f09f18155e">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga0f4d15e4f81ffff260b0b4f09f18155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e45a13a0f4b5c1628e46b9a35a65e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga56e45a13a0f4b5c1628e46b9a35a65e3">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga56e45a13a0f4b5c1628e46b9a35a65e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a27f8a04a7ad50724f78179cd38a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga69a27f8a04a7ad50724f78179cd38a33">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga69a27f8a04a7ad50724f78179cd38a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f8b5d25fa6657b137c43cf68757497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gac8f8b5d25fa6657b137c43cf68757497">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gac8f8b5d25fa6657b137c43cf68757497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bfc4b1f5e5919d7412e901cf583298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gad7bfc4b1f5e5919d7412e901cf583298">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gad7bfc4b1f5e5919d7412e901cf583298"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp96ff6cb3a6e235f0f93a666d91e0448e"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3f4b6626f2a517fa5ad7aecd69af3a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga3f4b6626f2a517fa5ad7aecd69af3a82">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga3f4b6626f2a517fa5ad7aecd69af3a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61f317317e136455e0104e1206a03d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaa61f317317e136455e0104e1206a03d9">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa61f317317e136455e0104e1206a03d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080ea6d56afe8a87a37388d2eeda0754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga080ea6d56afe8a87a37388d2eeda0754">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga080ea6d56afe8a87a37388d2eeda0754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac424e6a2c429a343eceb443577cb18b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gac424e6a2c429a343eceb443577cb18b6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gac424e6a2c429a343eceb443577cb18b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a5f60d6bc0ebd0891cf6550ac41b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga40a5f60d6bc0ebd0891cf6550ac41b03">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga40a5f60d6bc0ebd0891cf6550ac41b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d36df8f750e69a0b38821fe8a9bbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaa8d36df8f750e69a0b38821fe8a9bbbd">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa8d36df8f750e69a0b38821fe8a9bbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a6d2125a2a52da7f6aa1967d445335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gae2a6d2125a2a52da7f6aa1967d445335">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gae2a6d2125a2a52da7f6aa1967d445335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1d955022c2655de1dcb56c68f04dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga1b1d955022c2655de1dcb56c68f04dde">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga1b1d955022c2655de1dcb56c68f04dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp71d6333d32d286b2a91a4edbc2579a87"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad9855e59a4412a20cc4acba3bc70704f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gad9855e59a4412a20cc4acba3bc70704f">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad9855e59a4412a20cc4acba3bc70704f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adf42801b7045350e3c6f4deb8c93aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga5adf42801b7045350e3c6f4deb8c93aa">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga5adf42801b7045350e3c6f4deb8c93aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1038c426e540e9ec9cd974d20b16d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gadf1038c426e540e9ec9cd974d20b16d1">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadf1038c426e540e9ec9cd974d20b16d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886fdb011446ab8aa6d7503453f67f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga886fdb011446ab8aa6d7503453f67f72">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga886fdb011446ab8aa6d7503453f67f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1041580bdeb290d474f45e1e2c8495d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaf1041580bdeb290d474f45e1e2c8495d">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gaf1041580bdeb290d474f45e1e2c8495d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba78a261a445149843927b719998c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaaba78a261a445149843927b719998c0f">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaba78a261a445149843927b719998c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36fd269e8ca1b7224b9b0a3aa92c552a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga36fd269e8ca1b7224b9b0a3aa92c552a">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga36fd269e8ca1b7224b9b0a3aa92c552a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59ae23b97d401d7d02a9ffbbf549817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gae59ae23b97d401d7d02a9ffbbf549817">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gae59ae23b97d401d7d02a9ffbbf549817"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa7e710799cf6abb35bd0a317f911752c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga67cdbf5e23fd35c6b0d259bbc7114407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga67cdbf5e23fd35c6b0d259bbc7114407">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga67cdbf5e23fd35c6b0d259bbc7114407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6539ff48564d1cff3099d1146d6987d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga6539ff48564d1cff3099d1146d6987d5">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga6539ff48564d1cff3099d1146d6987d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2162909f824e86d686e72601af0dfc00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga2162909f824e86d686e72601af0dfc00">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2162909f824e86d686e72601af0dfc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff801e2ca85ef42d45a82783cd6bd5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaff801e2ca85ef42d45a82783cd6bd5a0">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gaff801e2ca85ef42d45a82783cd6bd5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0828fba0e8c0477770a337d4bd2e8bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga0828fba0e8c0477770a337d4bd2e8bb5">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga0828fba0e8c0477770a337d4bd2e8bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a25bbf5169536c8dbe9481224206811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga4a25bbf5169536c8dbe9481224206811">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4a25bbf5169536c8dbe9481224206811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64f9861feab2fe7672913a56eca2980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaa64f9861feab2fe7672913a56eca2980">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gaa64f9861feab2fe7672913a56eca2980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e60ff2541f98b9769f4f5d01ae352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga97e60ff2541f98b9769f4f5d01ae352c">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga97e60ff2541f98b9769f4f5d01ae352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp468939b600a748c0dfb2c4df86ce79af"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeaee7dc05907c4e2906be155f4440efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaeaee7dc05907c4e2906be155f4440efd">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaeaee7dc05907c4e2906be155f4440efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002d2de3eafd585a0da2c081b1ed3aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga002d2de3eafd585a0da2c081b1ed3aa1">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga002d2de3eafd585a0da2c081b1ed3aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd278b373dd7ae5379824d491addc1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaefd278b373dd7ae5379824d491addc1c">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaefd278b373dd7ae5379824d491addc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d0a350bc52563d144b5f7f2e8c1de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga24d0a350bc52563d144b5f7f2e8c1de3">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga24d0a350bc52563d144b5f7f2e8c1de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402555e2e330ff120f450a37a9d639b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga402555e2e330ff120f450a37a9d639b3">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga402555e2e330ff120f450a37a9d639b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a15222d8f0d911d2cd077410a642ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga6a15222d8f0d911d2cd077410a642ca4">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6a15222d8f0d911d2cd077410a642ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed22aa185e29a4aba3e6bcede2de8243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaed22aa185e29a4aba3e6bcede2de8243">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gaed22aa185e29a4aba3e6bcede2de8243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d36f432d458f6dee09d3fcc6023fcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga9d36f432d458f6dee09d3fcc6023fcf2">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga9d36f432d458f6dee09d3fcc6023fcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1eb79464a50483b5facabd3b29e6d679"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa25fc63747fcc1f9d8d22c5be2effbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaa25fc63747fcc1f9d8d22c5be2effbfb">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaa25fc63747fcc1f9d8d22c5be2effbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1812e310bf2976c071ea9d4f21b9e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga1812e310bf2976c071ea9d4f21b9e992">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga1812e310bf2976c071ea9d4f21b9e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201792d55592d8ce75c99b6c94b5d228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga201792d55592d8ce75c99b6c94b5d228">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga201792d55592d8ce75c99b6c94b5d228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b836d1fd429d0f62524ffe436279ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga54b836d1fd429d0f62524ffe436279ed">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga54b836d1fd429d0f62524ffe436279ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90a141c39f760d82ba25689e5bb730d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gad90a141c39f760d82ba25689e5bb730d">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gad90a141c39f760d82ba25689e5bb730d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39707ff3c83f163b1fc9db02ca72b068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga39707ff3c83f163b1fc9db02ca72b068">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga39707ff3c83f163b1fc9db02ca72b068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac097320d581678707a5c793d7881a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gaaac097320d581678707a5c793d7881a1">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gaaac097320d581678707a5c793d7881a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fa4f739669b777bd3734d4ac745488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gab9fa4f739669b777bd3734d4ac745488">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gab9fa4f739669b777bd3734d4ac745488"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s">ALT_PINMUX_DCTD_IO_CFG_13_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4632423696abdc4ad65bf68240830f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ga4632423696abdc4ad65bf68240830f8f">ALT_PINMUX_DCTD_IO_CFG_13_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga4632423696abdc4ad65bf68240830f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4192ddb584affeb9a0e26518d5bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gad2c4192ddb584affeb9a0e26518d5bc8">ALT_PINMUX_DCTD_IO_CFG_13_OFST</a>&#160;&#160;&#160;0x134</td></tr>
<tr class="separator:gad2c4192ddb584affeb9a0e26518d5bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae1599b50555997f61f7cb4b236d2d98b"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s">ALT_PINMUX_DCTD_IO_CFG_13_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gae1599b50555997f61f7cb4b236d2d98b">ALT_PINMUX_DCTD_IO_CFG_13_t</a></td></tr>
<tr class="separator:gae1599b50555997f61f7cb4b236d2d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_13_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html">ALT_PINMUX_DCTD_IO_CFG_13</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0c363118aac5cac5ba056d418511ebaf"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc6e7c509963f5c96b1785afa1f1f29d"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a432ece6462de3045dcb7b2e0fca9bc6c"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab445de92aced40d0083018aa53e39144"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a05fce5153b90350a436accd9665bd0be"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa4bf6433c17bb0b8fdfad4663f09dfb"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a87496f4dc1f24f68cfb8f95684fb5c2e"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a619ed63c0a4c117373eecdfc9dec7a36"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5dcb491dec2b8a44a82ce0d8f2607fe9"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adeb9237031523e6ae352ab0a1b218f27"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafc32ff5bc8ed21b92d73d42b2297d9c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga81961dd6f7c911850fc00f4bc2472769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0dc97e1a829446eac96f579e7b26b875"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga672ac8543ccda33b640142b1e360482c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4b20d156338690c6f2fdbb09eacfb376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3cd3dfcf1cb3b307559d5b259956b517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga003f2cebff2e409377b6c2e29a299491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1f4d2d3b4fc77ff622d401cea65df676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga03fc827b7c67f76bf475d50b7bbc40fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7837e737861aa7e341a07a8c642e0663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68a3f276d8a0c86a490ccb231b9604cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabdbf2654dcd722d2a6227b292cac1362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga10c3004e393c6c48293bc6e49ba68eac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab21af4b098f987437da654ddc748893c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab1982d52ca21e7127906ade82fc75a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga63e5e0a02b8616a0c11e0939fcdd8fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7e985e94683943b2295e97bb1a4ad594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7d23033857e47ffe9210f7146bc2932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadcd4d022a9890d633ff39ac9104adbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab70db1fd124f1a0cda0ae3c598878935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad8e7834b381622fec8415fdc209c2609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5447f71312ebe419bd8592f27243ed1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0348b5ef0f54cf801282baff2a1c9e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga41eb9d2df8997fd799bdb348ae0943dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadb3dd393962bea3d4328ef0d7fa74ac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71b05c9e8a3c46f3ec4cd851689ff02b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabdf0e5ca89555e89fa7a4b8ebb07c66d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga12bb29703dbb36f7d7ccafa1a8cda2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78cf5d458f7c52596edb8ee47276eabc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f534ca5fdf5c98e060cf4ada50826e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b6b512d0a4d1be40362ae78f1b0fad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad04756e0d92d7cc4d6f3b91bbf64be51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_13_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5d11d6b7f9d16f5bc6c367feaba8ace2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bfccf41651120755946b4694b83916d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0048478e26169c174a34ceed7d72f2c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f4d15e4f81ffff260b0b4f09f18155e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga56e45a13a0f4b5c1628e46b9a35a65e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69a27f8a04a7ad50724f78179cd38a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac8f8b5d25fa6657b137c43cf68757497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad7bfc4b1f5e5919d7412e901cf583298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_13_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3f4b6626f2a517fa5ad7aecd69af3a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa61f317317e136455e0104e1206a03d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga080ea6d56afe8a87a37388d2eeda0754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac424e6a2c429a343eceb443577cb18b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40a5f60d6bc0ebd0891cf6550ac41b03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8d36df8f750e69a0b38821fe8a9bbbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae2a6d2125a2a52da7f6aa1967d445335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1b1d955022c2655de1dcb56c68f04dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad9855e59a4412a20cc4acba3bc70704f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5adf42801b7045350e3c6f4deb8c93aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf1038c426e540e9ec9cd974d20b16d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga886fdb011446ab8aa6d7503453f67f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf1041580bdeb290d474f45e1e2c8495d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaba78a261a445149843927b719998c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga36fd269e8ca1b7224b9b0a3aa92c552a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae59ae23b97d401d7d02a9ffbbf549817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_13_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga67cdbf5e23fd35c6b0d259bbc7114407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6539ff48564d1cff3099d1146d6987d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2162909f824e86d686e72601af0dfc00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff801e2ca85ef42d45a82783cd6bd5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0828fba0e8c0477770a337d4bd2e8bb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4a25bbf5169536c8dbe9481224206811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa64f9861feab2fe7672913a56eca2980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga97e60ff2541f98b9769f4f5d01ae352c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_13_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeaee7dc05907c4e2906be155f4440efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga002d2de3eafd585a0da2c081b1ed3aa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefd278b373dd7ae5379824d491addc1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24d0a350bc52563d144b5f7f2e8c1de3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga402555e2e330ff120f450a37a9d639b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a15222d8f0d911d2cd077410a642ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed22aa185e29a4aba3e6bcede2de8243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9d36f432d458f6dee09d3fcc6023fcf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RTRIM">ALT_PINMUX_DCTD_IO_CFG_13_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa25fc63747fcc1f9d8d22c5be2effbfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1812e310bf2976c071ea9d4f21b9e992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga201792d55592d8ce75c99b6c94b5d228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54b836d1fd429d0f62524ffe436279ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad90a141c39f760d82ba25689e5bb730d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga39707ff3c83f163b1fc9db02ca72b068"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaac097320d581678707a5c793d7881a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab9fa4f739669b777bd3734d4ac745488"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_13_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4632423696abdc4ad65bf68240830f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html">ALT_PINMUX_DCTD_IO_CFG_13</a> register. </p>

</div>
</div>
<a class="anchor" id="gad2c4192ddb584affeb9a0e26518d5bc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_13_OFST&#160;&#160;&#160;0x134</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html">ALT_PINMUX_DCTD_IO_CFG_13</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae1599b50555997f61f7cb4b236d2d98b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13__s">ALT_PINMUX_DCTD_IO_CFG_13_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html#gae1599b50555997f61f7cb4b236d2d98b">ALT_PINMUX_DCTD_IO_CFG_13_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__13.html">ALT_PINMUX_DCTD_IO_CFG_13</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
