Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/vigas/Apollo/Apollo_1 --output-directory=/home/vigas/Apollo/Apollo_1 --report-file=bsf:/home/vigas/Apollo/Apollo_1/Apllo_1.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vigas/Apollo/Apollo_1/Apllo_1.qsys --remove-qsys-generate-warning
Progress: Loading Apollo_1/Apllo_1.qsys
Progress: Reading input file
Progress: Adding Summer_0 [Summer 1.0]
Progress: Parameterizing module Summer_0
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Apllo_1.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: Apllo_1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Apllo_1.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/vigas/Apollo/Apollo_1 --output-directory=/home/vigas/Apollo/Apollo_1/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/vigas/Apollo/Apollo_1/Apllo_1.html --report-file=sopcinfo:/home/vigas/Apollo/Apollo_1/Apllo_1.sopcinfo --report-file=cmp:/home/vigas/Apollo/Apollo_1/Apllo_1.cmp --report-file=qip:/home/vigas/Apollo/Apollo_1/synthesis/Apllo_1.qip --report-file=svd:/home/vigas/Apollo/Apollo_1/synthesis/Apllo_1.svd --report-file=regmap:/home/vigas/Apollo/Apollo_1/synthesis/Apllo_1.regmap --report-file=xml:/home/vigas/Apollo/Apollo_1/Apllo_1.xml --report-file=debuginfo:/home/vigas/Apollo/Apollo_1/synthesis/Apllo_1.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vigas/Apollo/Apollo_1/Apllo_1.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading Apollo_1/Apllo_1.qsys
Progress: Reading input file
Progress: Adding Summer_0 [Summer 1.0]
Progress: Parameterizing module Summer_0
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Apllo_1.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: Apllo_1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Apllo_1.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: Apllo_1: Generating Apllo_1 "Apllo_1" for QUARTUS_SYNTH
Info: Summer_0: "Apllo_1" instantiated Summer "Summer_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "Apllo_1" instantiated altera_hps "hps_0"
Info: mm_interconnect_0: "Apllo_1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "Apllo_1" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: Summer_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Summer_0_avalon_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Summer_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Summer_0_avalon_slave_agent"
Info: Summer_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Summer_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/vigas/Apollo/Apollo_1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Summer_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Summer_0_avalon_slave_burst_adapter"
Info: Reusing file /home/vigas/Apollo/Apollo_1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/vigas/Apollo/Apollo_1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Summer_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Summer_0_avalon_slave_rsp_width_adapter"
Info: Reusing file /home/vigas/Apollo/Apollo_1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/vigas/Apollo/Apollo_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Apllo_1: Done "Apllo_1" with 22 modules, 76 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
