#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 17:02:37 2018
# Process ID: 15328
# Current directory: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1948 C:\Users\alois\Documents\Perso\M2_SE\VHDL\TP_05\TP_05.xpr
# Log file: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/vivado.log
# Journal file: C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
generate_target all [get_files C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_N_Divider_0_0_synth_1
reset_run design_1_Dec3v8_0_0_synth_1
launch_runs design_1_Dec3v8_0_0_synth_1
wait_on_run design_1_Dec3v8_0_0_synth_1
reset_run design_1_Bascule_0_0_synth_1
launch_runs design_1_Bascule_0_0_synth_1
wait_on_run design_1_Bascule_0_0_synth_1
reset_run design_1_xlconstant_0_0_synth_1
launch_runs design_1_xlconstant_0_0_synth_1
wait_on_run design_1_xlconstant_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_N_Divider_0_0_synth_1
ipx::open_ipxact_file C:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/N_Divider/component.xml
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property LOCK_UPGRADE 0 [get_bd_cells /N_Divider_0]
upgrade_ip -vlnv xilinx.com:user:N_Divider:1.0 [get_ips  design_1_N_Divider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_N_Divider_0_0] -no_script -sync -force -quiet
generate_target all [get_files C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_N_Divider_0_0_synth_1
wait_on_run design_1_N_Divider_0_0_synth_1
synth_design -rtl -name rtl_1
file mkdir C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1
file mkdir C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1/new
close [ open C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1/new/Pnout.xdc w ]
add_files -fileset constrs_1 C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/constrs_1/new/Pnout.xdc
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.N {90000000}] [get_bd_cells N_Divider_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_N_Divider_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
ipx::unload_core c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/N_Divider/component.xml
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets N_Divider_0_Clk_Div]
startgroup
create_bd_port -dir O clk_div
connect_bd_net [get_bd_pins /N_Divider_0/Clk_Div] [get_bd_ports clk_div]
endgroup
startgroup
create_bd_port -dir I clk_div_in
connect_bd_net [get_bd_pins /Bascule_0/H] [get_bd_ports clk_div_in]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout -routing
save_bd_design
ipx::edit_ip_in_project -upgrade true -name Bascule_v1_0_project -directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.tmp/Bascule_v1_0_project c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
set_property LOCK_UPGRADE 1 [get_bd_cells /N_Divider_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Bascule:1.0 [get_ips  design_1_Bascule_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Bascule_0_0] -no_script -sync -force -quiet
set_property LOCK_UPGRADE 1 [get_bd_cells /Bascule_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name N_Divider_v1_0_project -directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.tmp/N_Divider_v1_0_project c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/N_Divider/component.xml
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /N_Divider_0]
upgrade_ip -vlnv xilinx.com:user:N_Divider:1.0 [get_ips  design_1_N_Divider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_N_Divider_0_0] -no_script -sync -force -quiet
open_bd_design {C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Bascule_v1_0_project -directory C:/Users/alois/Documents/Perso/M2_SE/VHDL/TP_05/TP_05.tmp/Bascule_v1_0_project c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO/Bascule/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/alois/Documents/Perso/M2_SE/VHDL/IP_REPO
set_property LOCK_UPGRADE 1 [get_bd_cells /N_Divider_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /N_Divider_0]
