Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel_isim_beh.exe -prj C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel_beh.prj work.Dani_I_VGA_TopModel 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/vga_controller.vhd" into library work
Parsing VHDL file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/pixel_clock.vhd" into library work
Parsing VHDL file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/imager.vhd" into library work
Parsing VHDL file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani-I-VGA-TopModel.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity pixel_clock [pixel_clock_default]
Compiling architecture behavioral of entity imager [imager_default]
Compiling architecture behavioral of entity vga_controller [\vga_controller(96,48,640,16,'0'...]
Compiling architecture behavioral of entity dani_i_vga_topmodel
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel_isim_beh.exe
Fuse Memory Usage: 36752 KB
Fuse CPU Usage: 733 ms
