Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Oct 11 18:39:16 2014
| Host         : LBDZ-20130305AX running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file xadc_top_timing_summary_routed.rpt -pb xadc_top_timing_summary_routed.pb
| Design       : xadc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRELIMINARY 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[0]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[10]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[11]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[12]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[13]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[1]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[2]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[3]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[4]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[5]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[6]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[7]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[8]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_seg_disp/cnt_reg[9]/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.564        0.000                      0                  180        0.179        0.000                      0                  180        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     3  
  clk_out1_clk_wiz_0       13.564        0.000                      0                  180        0.179        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.564ns  (required time - arrival time)
  Source:                 u_xadc/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_xadc/MEASURED_AUX3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.322ns (21.646%)  route 4.785ns (78.354%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=85, routed)          1.541    -0.971    u_xadc/DCLK
    SLICE_X32Y80                                                      r  u_xadc/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.552 f  u_xadc/FSM_onehot_state_reg[3]/Q
                         net (fo=16, routed)          1.192     0.640    u_xadc/n_0_FSM_onehot_state_reg[3]
    SLICE_X32Y79         LUT3 (Prop_lut3_I1_O)        0.328     0.968 f  u_xadc/FSM_onehot_state[19]_i_11/O
                         net (fo=9, routed)           1.305     2.273    u_xadc/n_0_FSM_onehot_state[19]_i_11
    SLICE_X29Y81         LUT5 (Prop_lut5_I4_O)        0.327     2.600 r  u_xadc/FSM_onehot_state[19]_i_12/O
                         net (fo=4, routed)           0.487     3.087    u_xadc/n_0_FSM_onehot_state[19]_i_12
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     3.211 r  u_xadc/FSM_onehot_state[19]_i_7/O
                         net (fo=2, routed)           0.591     3.802    u_xadc/n_0_FSM_onehot_state[19]_i_7
    SLICE_X28Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.926 r  u_xadc/MEASURED_AUX3[15]_i_1/O
                         net (fo=16, routed)          1.210     5.136    u_xadc/n_0_MEASURED_AUX3[15]_i_1
    SLICE_X31Y71         FDRE                                         r  u_xadc/MEASURED_AUX3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    15.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=85, routed)          1.423    18.427    u_xadc/DCLK
    SLICE_X31Y71                                                      r  u_xadc/MEASURED_AUX3_reg[10]/C
                         clock pessimism              0.562    18.989    
                         clock uncertainty           -0.084    18.905    
    SLICE_X31Y71         FDRE (Setup_fdre_C_CE)      -0.205    18.700    u_xadc/MEASURED_AUX3_reg[10]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                 13.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_xadc/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_xadc/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=85, routed)          0.553    -0.628    u_xadc/DCLK
    SLICE_X28Y80                                                      r  u_xadc/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  u_xadc/FSM_onehot_state_reg[13]/Q
                         net (fo=14, routed)          0.110    -0.377    u_xadc/n_0_FSM_onehot_state_reg[13]
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.048    -0.329 r  u_xadc/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    u_xadc/n_0_FSM_onehot_state[15]_i_1
    SLICE_X29Y80         FDRE                                         r  u_xadc/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=85, routed)          0.821    -0.869    u_xadc/DCLK
    SLICE_X29Y80                                                      r  u_xadc/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.107    -0.508    u_xadc/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000     20.000  16.000   XADC_X0Y0        u_xadc/XADC_INST/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X37Y75     u_seg_disp/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X37Y75     u_seg_disp/cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN



