

================================================================
== Vitis HLS Report for 'buf2stream'
================================================================
* Date:           Thu Oct 15 23:46:59 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PING_PONG
* Solution:       original (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.969 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       22| 10.000 ns | 0.220 us |    1|   22|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WRITE  |       20|       20|         2|          1|          1|    20|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_35 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_36 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_37 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_38 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_4_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%enable_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable" [../srcs/ping_pong.cpp:8]   --->   Operation 10 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %enable_read, void %.loopexit, void %.preheader.preheader" [../srcs/ping_pong.cpp:10]   --->   Operation 11 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%br_ln13 = br void %.preheader" [../srcs/ping_pong.cpp:13]   --->   Operation 12 'br' 'br_ln13' <Predicate = (enable_read)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i5 %i_1, void %.split23, i5, void %.preheader.preheader"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.75ns)   --->   "%icmp_ln13 = icmp_eq  i5 %i, i5" [../srcs/ping_pong.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 15 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.78ns)   --->   "%i_1 = add i5 %i, i5" [../srcs/ping_pong.cpp:13]   --->   Operation 16 'add' 'i_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split, void %.loopexit.loopexit" [../srcs/ping_pong.cpp:13]   --->   Operation 17 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../srcs/ping_pong.cpp:13]   --->   Operation 18 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../srcs/ping_pong.cpp:13]   --->   Operation 19 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%div_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32, i32" [../srcs/ping_pong.cpp:13]   --->   Operation 20 'partselect' 'div_udiv' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%idxprom21 = zext i4 %div_udiv" [../srcs/ping_pong.cpp:13]   --->   Operation 21 'zext' 'idxprom21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %i" [../srcs/ping_pong.cpp:13]   --->   Operation 22 'trunc' 'empty_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_0_addr = getelementptr i32 %buffer_0, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 23 'getelementptr' 'buffer_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i32 %buffer_1, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 24 'getelementptr' 'buffer_1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i32 %buffer_4, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 25 'getelementptr' 'buffer_4_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i32 %buffer_5, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 26 'getelementptr' 'buffer_5_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i32 %buffer_7, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 27 'getelementptr' 'buffer_7_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch40, void %branch45" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 28 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.67ns)   --->   "%buffer_0_load = load i4 %buffer_0_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 29 'load' 'buffer_0_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 30 [2/2] (0.67ns)   --->   "%buffer_5_load = load i4 %buffer_5_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 30 'load' 'buffer_5_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i32 %buffer_2, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 31 'getelementptr' 'buffer_2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i32 %buffer_6, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 32 'getelementptr' 'buffer_6_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i32 %buffer_8, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 33 'getelementptr' 'buffer_8_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch31, void %branch36" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 34 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.67ns)   --->   "%buffer_1_load = load i4 %buffer_1_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 35 'load' 'buffer_1_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 36 [2/2] (0.67ns)   --->   "%buffer_6_load = load i4 %buffer_6_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 36 'load' 'buffer_6_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i32 %buffer_3, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 37 'getelementptr' 'buffer_3_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch22, void %branch27" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 38 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.67ns)   --->   "%buffer_2_load = load i4 %buffer_2_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 39 'load' 'buffer_2_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 40 [2/2] (0.67ns)   --->   "%buffer_7_load = load i4 %buffer_7_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 40 'load' 'buffer_7_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i32 %buffer_9, i64, i64 %idxprom21" [../srcs/ping_pong.cpp:19]   --->   Operation 41 'getelementptr' 'buffer_9_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch13, void %branch18" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 42 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%buffer_3_load = load i4 %buffer_3_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 43 'load' 'buffer_3_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%buffer_8_load = load i4 %buffer_8_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 44 'load' 'buffer_8_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %empty_40, void %branch4, void %branch9" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 45 'br' 'br_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.67ns)   --->   "%buffer_4_load = load i4 %buffer_4_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 46 'load' 'buffer_4_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%buffer_9_load = load i4 %buffer_9_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 47 'load' 'buffer_9_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 48 [1/2] (0.67ns)   --->   "%buffer_0_load = load i4 %buffer_0_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 48 'load' 'buffer_0_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split107" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 49 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%buffer_5_load = load i4 %buffer_5_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 50 'load' 'buffer_5_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split107" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 51 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln167 = phi i32 %buffer_0_load, void %branch40, i32 %buffer_5_load, void %branch45" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 52 'phi' 'phi_ln167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_V, i32 %phi_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 53 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 54 [1/2] (0.67ns)   --->   "%buffer_1_load = load i4 %buffer_1_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 54 'load' 'buffer_1_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split86" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 55 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 56 [1/2] (0.67ns)   --->   "%buffer_6_load = load i4 %buffer_6_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 56 'load' 'buffer_6_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 57 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split86" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 57 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%phi_ln167_1 = phi i32 %buffer_1_load, void %branch31, i32 %buffer_6_load, void %branch36" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 58 'phi' 'phi_ln167_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_1_V, i32 %phi_ln167_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 59 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 60 [1/2] (0.67ns)   --->   "%buffer_2_load = load i4 %buffer_2_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 60 'load' 'buffer_2_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 61 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split65" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 61 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%buffer_7_load = load i4 %buffer_7_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 62 'load' 'buffer_7_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 63 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split65" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 63 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln167_2 = phi i32 %buffer_2_load, void %branch22, i32 %buffer_7_load, void %branch27" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 64 'phi' 'phi_ln167_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_2_V, i32 %phi_ln167_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 65 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%buffer_3_load = load i4 %buffer_3_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 66 'load' 'buffer_3_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 67 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split44" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 67 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 68 [1/2] (0.67ns)   --->   "%buffer_8_load = load i4 %buffer_8_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 68 'load' 'buffer_8_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 69 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split44" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 69 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%phi_ln167_3 = phi i32 %buffer_3_load, void %branch13, i32 %buffer_8_load, void %branch18" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 70 'phi' 'phi_ln167_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_3_V, i32 %phi_ln167_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'write' 'write_ln167' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 72 [1/2] (0.67ns)   --->   "%buffer_4_load = load i4 %buffer_4_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 72 'load' 'buffer_4_load' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 73 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split23" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 73 'br' 'br_ln167' <Predicate = (!icmp_ln13 & !empty_40)> <Delay = 0.65>
ST_3 : Operation 74 [1/2] (0.67ns)   --->   "%buffer_9_load = load i4 %buffer_9_addr" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 74 'load' 'buffer_9_load' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 75 [1/1] (0.65ns)   --->   "%br_ln167 = br void %.split23" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 75 'br' 'br_ln167' <Predicate = (!icmp_ln13 & empty_40)> <Delay = 0.65>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%phi_ln167_4 = phi i32 %buffer_4_load, void %branch4, i32 %buffer_9_load, void %branch9" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 76 'phi' 'phi_ln167_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.63ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %dst_4_V, i32 %phi_ln167_4" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 77 'write' 'write_ln167' <Predicate = (!icmp_ln13)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 79 'br' 'br_ln0' <Predicate = (enable_read)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [../srcs/ping_pong.cpp:22]   --->   Operation 80 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../srcs/ping_pong.cpp:13) [27]  (0.656 ns)

 <State 2>: 1.61ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../srcs/ping_pong.cpp:13) [27]  (0 ns)
	'add' operation ('i', ../srcs/ping_pong.cpp:13) [30]  (0.789 ns)
	blocking operation 0.825 ns on control path)

 <State 3>: 2.97ns
The critical path consists of the following:
	'load' operation ('buffer_0_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) on array 'buffer_0' [45]  (0.677 ns)
	multiplexor before 'phi' operation ('phi_ln167', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) with incoming values : ('buffer_0_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) ('buffer_5_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [51]  (0.656 ns)
	'phi' operation ('phi_ln167', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) with incoming values : ('buffer_0_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) ('buffer_5_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [51]  (0 ns)
	fifo write on port 'dst_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [52]  (1.64 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
