// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hlsStrm2xfMat (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcStrm_V_V_dout,
        srcStrm_V_V_empty_n,
        srcStrm_V_V_read,
        dstMat_rows_dout,
        dstMat_rows_empty_n,
        dstMat_rows_read,
        dstMat_cols_dout,
        dstMat_cols_empty_n,
        dstMat_cols_read,
        dstMat_data_V_address0,
        dstMat_data_V_ce0,
        dstMat_data_V_we0,
        dstMat_data_V_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] srcStrm_V_V_dout;
input   srcStrm_V_V_empty_n;
output   srcStrm_V_V_read;
input  [31:0] dstMat_rows_dout;
input   dstMat_rows_empty_n;
output   dstMat_rows_read;
input  [31:0] dstMat_cols_dout;
input   dstMat_cols_empty_n;
output   dstMat_cols_read;
output  [19:0] dstMat_data_V_address0;
output   dstMat_data_V_ce0;
output   dstMat_data_V_we0;
output  [7:0] dstMat_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg srcStrm_V_V_read;
reg dstMat_rows_read;
reg dstMat_cols_read;
reg dstMat_data_V_ce0;
reg dstMat_data_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    srcStrm_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_5_i_reg_215;
reg    dstMat_rows_blk_n;
reg    dstMat_cols_blk_n;
reg   [28:0] i_i_reg_96;
reg  signed [31:0] rows_reg_185;
reg    ap_block_state1;
reg  signed [31:0] cols_reg_190;
wire   [31:0] tmp_1_i_fu_108_p2;
reg   [31:0] tmp_1_i_reg_195;
wire    ap_CS_fsm_state2;
wire   [28:0] tmp_fu_112_p1;
reg   [28:0] tmp_reg_200;
reg   [0:0] tmp_4_reg_205;
wire   [29:0] loop_count_fu_158_p3;
reg   [29:0] loop_count_reg_210;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_5_i_fu_169_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [28:0] i_fu_174_p2;
reg   [28:0] i_reg_219;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg   [28:0] ap_phi_mux_i_i_phi_fu_100_p4;
wire   [63:0] tmp_10_i_fu_180_p1;
wire   [31:0] tmp_3_fu_127_p2;
wire   [31:0] p_neg_i_fu_132_p2;
wire   [28:0] tmp_2_fu_138_p4;
wire   [29:0] p_lshr_cast_i_fu_148_p1;
wire   [29:0] p_neg_t_i_fu_152_p2;
wire   [29:0] tmp_7_cast_i_fu_124_p1;
wire   [29:0] i_cast_i_fu_165_p1;
wire    ap_CS_fsm_state6;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_i_reg_215 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_96 <= i_reg_219;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_i_reg_96 <= 29'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((dstMat_cols_empty_n == 1'b0) | (dstMat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_reg_190 <= dstMat_cols_dout;
        rows_reg_185 <= dstMat_rows_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_219 <= i_fu_174_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        loop_count_reg_210 <= loop_count_fu_158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_1_i_reg_195 <= tmp_1_i_fu_108_p2;
        tmp_4_reg_205 <= tmp_1_i_fu_108_p2[32'd28];
        tmp_reg_200 <= tmp_fu_112_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_i_reg_215 <= tmp_5_i_fu_169_p2;
    end
end

always @ (*) begin
    if ((tmp_5_i_fu_169_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_i_reg_215 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_i_phi_fu_100_p4 = i_reg_219;
    end else begin
        ap_phi_mux_i_i_phi_fu_100_p4 = i_i_reg_96;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_cols_blk_n = dstMat_cols_empty_n;
    end else begin
        dstMat_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstMat_cols_empty_n == 1'b0) | (dstMat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_cols_read = 1'b1;
    end else begin
        dstMat_cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dstMat_data_V_ce0 = 1'b1;
    end else begin
        dstMat_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_i_reg_215 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dstMat_data_V_we0 = 1'b1;
    end else begin
        dstMat_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_rows_blk_n = dstMat_rows_empty_n;
    end else begin
        dstMat_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstMat_cols_empty_n == 1'b0) | (dstMat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_rows_read = 1'b1;
    end else begin
        dstMat_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_i_reg_215 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcStrm_V_V_blk_n = srcStrm_V_V_empty_n;
    end else begin
        srcStrm_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_5_i_reg_215 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcStrm_V_V_read = 1'b1;
    end else begin
        srcStrm_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((dstMat_cols_empty_n == 1'b0) | (dstMat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_i_fu_169_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_i_fu_169_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((tmp_5_i_reg_215 == 1'd1) & (srcStrm_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((tmp_5_i_reg_215 == 1'd1) & (srcStrm_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((dstMat_cols_empty_n == 1'b0) | (dstMat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((tmp_5_i_reg_215 == 1'd1) & (srcStrm_V_V_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dstMat_data_V_address0 = tmp_10_i_fu_180_p1;

assign dstMat_data_V_d0 = srcStrm_V_V_dout;

assign i_cast_i_fu_165_p1 = ap_phi_mux_i_i_phi_fu_100_p4;

assign i_fu_174_p2 = (ap_phi_mux_i_i_phi_fu_100_p4 + 29'd1);

assign loop_count_fu_158_p3 = ((tmp_4_reg_205[0:0] === 1'b1) ? p_neg_t_i_fu_152_p2 : tmp_7_cast_i_fu_124_p1);

assign p_lshr_cast_i_fu_148_p1 = tmp_2_fu_138_p4;

assign p_neg_i_fu_132_p2 = (32'd0 - tmp_3_fu_127_p2);

assign p_neg_t_i_fu_152_p2 = (30'd0 - p_lshr_cast_i_fu_148_p1);

assign tmp_10_i_fu_180_p1 = i_i_reg_96;

assign tmp_1_i_fu_108_p2 = ($signed(rows_reg_185) * $signed(cols_reg_190));

assign tmp_2_fu_138_p4 = {{p_neg_i_fu_132_p2[31:3]}};

assign tmp_3_fu_127_p2 = tmp_1_i_reg_195 << 32'd3;

assign tmp_5_i_fu_169_p2 = (($signed(i_cast_i_fu_165_p1) < $signed(loop_count_reg_210)) ? 1'b1 : 1'b0);

assign tmp_7_cast_i_fu_124_p1 = tmp_reg_200;

assign tmp_fu_112_p1 = tmp_1_i_fu_108_p2[28:0];

endmodule //hlsStrm2xfMat
