#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 29 16:17:29 2020
# Process ID: 17600
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25192
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/display_port/display_port.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {8}] [get_bd_cells v_demosaic_0]
endgroup
delete_bd_objs [get_bd_intf_nets mipi_csi2_rx_subsyst_0_video_out]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_1
endgroup
set_property location {4 834 706} [get_bd_cells axis_subset_converter_1]
connect_bd_intf_net [get_bd_intf_pins mipi_csi2_rx_subsyst_0/video_out] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins v_demosaic_0/s_axis_video] [get_bd_intf_pins axis_subset_converter_1/M_AXIS]
connect_bd_net [get_bd_pins axis_subset_converter_1/aclk] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins axis_subset_converter_1/aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_1]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {2} CONFIG.TDATA_REMAP {tdata[15:8]}] [get_bd_cells axis_subset_converter_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXIS] [get_bd_intf_pins mipi_csi2_rx_subsyst_0/video_out]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {8}] [get_bd_cells v_gamma_lut_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_num_fstores {4}] [get_bd_cells axi_vdma_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH {8}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
validate_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/aptay/Downloads/PYNQ-master/boards/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pixel_pack:1.0 pixel_pack_0
endgroup
set_property location {5 1009 455} [get_bd_cells pixel_pack_0]
delete_bd_objs [get_bd_intf_nets v_gamma_lut_0_m_axis_video]
connect_bd_intf_net [get_bd_intf_pins pixel_pack_0/stream_out_32] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins v_gamma_lut_0/m_axis_video] [get_bd_intf_pins pixel_pack_0/stream_in_24]
ipx::edit_ip_in_project -upgrade true -name pixel_unpack_v1_0_project -directory C:/hdl_projects/display_port/display_port.tmp/pixel_unpack_v1_0_project c:/Users/aptay/Downloads/PYNQ-master/boards/ip/hls/pixel_unpack/solution1/impl/ip/component.xml
update_compile_order -fileset sources_1
set_property supported_families {zynq Pre-Production zynquplus Beta} [ipx::current_core]
set_property supported_families {zynq Pre-Production zynquplus Production} [ipx::current_core]
set_property core_revision 2003051420 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/aptay/Downloads/PYNQ-master/boards/ip
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pixel_unpack:1.0 pixel_unpack_0
endgroup
set_property location {7 1920 832} [get_bd_cells pixel_unpack_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins pixel_unpack_0/stream_in_32] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins pixel_unpack_0/stream_out_24] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
connect_bd_net [get_bd_pins pixel_pack_0/ap_clk] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins pixel_pack_0/control] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins pixel_unpack_0/ap_clk] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins pixel_unpack_0/control] [get_bd_pins clk_wiz_1/clk_out2]
connect_bd_net [get_bd_pins pixel_unpack_0/ap_rst_n_control] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pixel_unpack_0/ap_rst_n] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pixel_pack_0/ap_rst_n_control] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pixel_pack_0/ap_rst_n] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {tdata[15:8],tdata[23:16],tdata[7:0]} CONFIG.TKEEP_REMAP {tkeep[2:0]}] [get_bd_cells axis_subset_converter_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out2 (150 MHz)} Clk_slave {/clk_wiz_1/clk_out2 (150 MHz)} Clk_xbar {/clk_wiz_1/clk_out2 (150 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/pixel_pack_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pixel_pack_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out2 (150 MHz)} Clk_slave {/clk_wiz_1/clk_out2 (150 MHz)} Clk_xbar {/clk_wiz_1/clk_out2 (150 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/pixel_unpack_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pixel_unpack_0/s_axi_AXILiteS]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_1]
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {1} CONFIG.TDATA_REMAP {tdata[15:8]}] [get_bd_cells axis_subset_converter_1]
endgroup
validate_bd_design
delete_bd_objs [get_bd_intf_nets v_gamma_lut_0_m_axis_video] [get_bd_intf_nets pixel_pack_0_stream_out_32] [get_bd_intf_nets ps8_0_axi_periph_M06_AXI] [get_bd_cells pixel_pack_0]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M07_AXI] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets pixel_unpack_0_stream_out_24] [get_bd_cells pixel_unpack_0]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins v_gamma_lut_0/m_axis_video] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_v_axi4s_vid_out_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_axi_vdma_0_0_synth_1
reset_run design_1_v_gamma_lut_0_0_synth_1
reset_run design_1_axis_subset_converter_0_0_synth_1
reset_run design_1_v_demosaic_0_0_synth_1
reset_run design_1_ila_0_1_synth_1
reset_run design_1_ila_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/hdl_projects/display_port/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/hdl_projects/display_port/display_port.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu3_0]
set_property PROBES.FILE {C:/hdl_projects/display_port/display_port.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {C:/hdl_projects/display_port/display_port.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_3"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {design_1_i/probe0} {design_1_i/probe1} {design_1_i/probe2__0} {design_1_i/probe3} {design_1_i/probe4} {design_1_i/probe5} {design_1_i/probe6__0} {design_1_i/probe7} {design_1_i/probe8__0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_3"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_3"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_3"}]]
open_bd_design {C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]]
open_bd_design {C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.TDATA_REMAP {tdata[9:2]}] [get_bd_cells axis_subset_converter_1]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axis_subset_converter_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/hdl_projects/display_port/design_1_wrapper.xsa
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24}] [get_bd_cells axi_vdma_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_axi_vdma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/hdl_projects/display_port/design_1_wrapper.xsa
archive_project C:/hdl_projects/display_port_8bpp.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache
