/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019-2024 Hailo Technologies Ltd. All rights reserved.
 */

#ifndef HAILO15_SCMI_API_H
#define HAILO15_SCMI_API_H

#define HAILO_SOC_HAILO15 1
#define HAILO_SOC_HAILO15L 2

#ifndef HAILO_SOC_TYPE
#    error "HAILO_SOC_TYPE is not defined"
#endif

#define HAILO15_SCMI_SENSOR_IDX_PVT_TEMPERATURE_SENSOR_0 0
#define HAILO15_SCMI_SENSOR_IDX_PVT_TEMPERATURE_SENSOR_1 1

/* Clocks IDs */
#define HAILO15_SCMI_CLOCK_IDX_HCLK 0
#define HAILO15_SCMI_CLOCK_IDX_SDIO_0_M_HCLK 1
#define HAILO15_SCMI_CLOCK_IDX_SDIO_1_M_HCLK 2
#define HAILO15_SCMI_CLOCK_IDX_DSP_CONFIG 3
#define HAILO15_SCMI_CLOCK_IDX_DSP_PLL 4
#define HAILO15_SCMI_CLOCK_IDX_DSP 5
#define HAILO15_SCMI_CLOCK_IDX_ETHERNET_PCLK 6
#define HAILO15_SCMI_CLOCK_IDX_ETHERNET_ACLK 7
#define HAILO15_SCMI_CLOCK_IDX_SDIO_0_CARD_CLK 8
#define HAILO15_SCMI_CLOCK_IDX_SDIO_1_CARD_CLK 9
#define HAILO15_SCMI_CLOCK_IDX_VISION_HCLK 10
#define HAILO15_SCMI_CLOCK_IDX_ISP_WRAPPER_PCLK 11
#define HAILO15_SCMI_CLOCK_IDX_CSI_RX0_PCLK 12
#define HAILO15_SCMI_CLOCK_IDX_CSI_RX1_PCLK 13
#define HAILO15_SCMI_CLOCK_IDX_CSI_TX0_PCLK 14
#define HAILO15_SCMI_CLOCK_IDX_VISION_CLK 15
#define HAILO15_SCMI_CLOCK_IDX_ISP_WRAPPER_CLK 16
#define HAILO15_SCMI_CLOCK_IDX_CSI_RX0_CLK 17
#define HAILO15_SCMI_CLOCK_IDX_CSI_RX1_CLK 18
#define HAILO15_SCMI_CLOCK_IDX_CSI_TX0_CLK 19
#define HAILO15_SCMI_CLOCK_IDX_CSI_RX0_XTAL_CLK 20
#define HAILO15_SCMI_CLOCK_IDX_CSI_RX1_XTAL_CLK 21
#define HAILO15_SCMI_CLOCK_IDX_CSI_TX0_XTAL_CLK 22
#define HAILO15_SCMI_CLOCK_IDX_MIPI_REF_CLK 23
#define HAILO15_SCMI_CLOCK_IDX_MIPI_ESC_CLK 24
#define HAILO15_SCMI_CLOCK_IDX_SDIO_0_CLK_DIV_BYPASS 25
#define HAILO15_SCMI_CLOCK_IDX_SDIO_1_CLK_DIV_BYPASS 26
#define HAILO15_SCMI_CLOCK_IDX_PCIE_REFCLK 27
#if HAILO_SOC_TYPE == HAILO_SOC_HAILO15
#    define HAILO15_SCMI_CLOCK_IDX_I2S_CLK_DIV 28
#endif /* HAILO_SOC_HAILO15 */

/* Resets IDs */
#define HAILO15_SCMI_RESET_IDX_CORE_CPU 0
#define HAILO15_SCMI_RESET_IDX_NN_CORE 1
#define HAILO15_SCMI_RESET_IDX_SDIO1_8BIT_MUX 2
#define HAILO15_SCMI_RESET_IDX_SYSTEM_RESET 3
#define HAILO15_SCMI_RESET_IDX_DSP 4
#define HAILO15_SCMI_RESET_IDX_SDIO_0_CD_FROM_PINMUX 5
#define HAILO15_SCMI_RESET_IDX_SDIO_1_CD_FROM_PINMUX 6
#define HAILO15_SCMI_RESET_IDX_PCIE_PHY_LANE_0 7
#define HAILO15_SCMI_RESET_IDX_PCIE_PHY_LANE_1 8
#define HAILO15_SCMI_RESET_IDX_PCIE_PHY_LANE_2 9
#define HAILO15_SCMI_RESET_IDX_PCIE_PHY_LANE_3 10
#define HAILO15_SCMI_RESET_IDX_PCIE_PHY 11

#endif /* HAILO15_SCMI_API_H */
