// Seed: 2691225219
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5,
    output tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    output wand id_9,
    input uwire id_10,
    output supply0 id_11
);
  wire id_13;
  assign id_0 = 1 - (id_4 <= 1);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    input wor id_9,
    output wor id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_5, id_6, id_7, id_7, id_9, id_1, id_0, id_9, id_10
  );
endmodule
