Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 24 14:48:20 2022
| Host         : Martim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_2_timing_summary_routed.rpt -pb wrapper_2_timing_summary_routed.pb -rpx wrapper_2_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.207        0.000                      0                   37        0.265        0.000                      0                   37        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.207        0.000                      0                   37        0.265        0.000                      0                   37        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.766ns (23.690%)  route 2.467ns (76.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.780     8.550    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[1]/C
                         clock pessimism              0.297    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X88Y76         FDRE (Setup_fdre_C_R)       -0.524    14.757    pulseGen/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.766ns (23.690%)  route 2.467ns (76.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.780     8.550    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
                         clock pessimism              0.297    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X88Y76         FDRE (Setup_fdre_C_R)       -0.524    14.757    pulseGen/s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.766ns (23.690%)  route 2.467ns (76.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.780     8.550    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[3]/C
                         clock pessimism              0.297    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X88Y76         FDRE (Setup_fdre_C_R)       -0.524    14.757    pulseGen/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.766ns (23.690%)  route 2.467ns (76.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.780     8.550    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[4]/C
                         clock pessimism              0.297    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X88Y76         FDRE (Setup_fdre_C_R)       -0.524    14.757    pulseGen/s_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.766ns (24.866%)  route 2.314ns (75.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.397    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulseGen/s_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.766ns (24.866%)  route 2.314ns (75.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.397    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulseGen/s_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.766ns (24.866%)  route 2.314ns (75.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.397    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulseGen/s_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.766ns (24.866%)  route 2.314ns (75.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.397    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulseGen/s_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.161%)  route 2.278ns (74.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.591     8.361    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.601    15.024    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[13]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    pulseGen/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 pulseGen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.161%)  route 2.278ns (74.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulseGen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           1.286     7.121    pulseGen/s_cnt[2]
    SLICE_X89Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.245 f  pulseGen/s_cnt[16]_i_3/O
                         net (fo=1, routed)           0.401     7.647    pulseGen/s_cnt[16]_i_3_n_0
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  pulseGen/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.591     8.361    pulseGen/s_cnt[16]_i_1_n_0
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.601    15.024    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[14]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    pulseGen/s_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  pulseGen/s_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.806    pulseGen/s_cnt[11]
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  pulseGen/s_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.916    pulseGen/s_cnt0_carry__1_n_5
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.650    pulseGen/s_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  pulseGen/s_cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     1.804    pulseGen/s_cnt[3]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  pulseGen/s_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.914    pulseGen/s_cnt0_carry_n_5
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[3]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    pulseGen/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  pulseGen/s_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.806    pulseGen/s_cnt[7]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  pulseGen/s_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.916    pulseGen/s_cnt0_carry__0_n_5
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.031    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[7]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    pulseGen/s_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  pulseGen/s_cnt_reg[15]/Q
                         net (fo=2, routed)           0.127     1.808    pulseGen/s_cnt[15]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  pulseGen/s_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.918    pulseGen/s_cnt0_carry__2_n_5
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[15]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.651    pulseGen/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  pulseGen/s_cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     1.804    pulseGen/s_cnt[3]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  pulseGen/s_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.950    pulseGen/s_cnt0_carry_n_4
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[4]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    pulseGen/s_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  pulseGen/s_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.806    pulseGen/s_cnt[11]
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  pulseGen/s_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.952    pulseGen/s_cnt0_carry__1_n_4
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[12]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.650    pulseGen/s_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  pulseGen/s_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.806    pulseGen/s_cnt[7]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  pulseGen/s_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.952    pulseGen/s_cnt0_carry__0_n_4
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.031    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  pulseGen/s_cnt_reg[8]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    pulseGen/s_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  pulseGen/s_cnt_reg[15]/Q
                         net (fo=2, routed)           0.127     1.808    pulseGen/s_cnt[15]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.954 r  pulseGen/s_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.954    pulseGen/s_cnt0_carry__2_n_4
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  pulseGen/s_cnt_reg[16]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.651    pulseGen/s_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  pulseGen/s_cnt_reg[1]/Q
                         net (fo=2, routed)           0.175     1.854    pulseGen/s_cnt[1]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.969 r  pulseGen/s_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.969    pulseGen/s_cnt0_carry_n_7
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulseGen/s_cnt_reg[1]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    pulseGen/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 pulseGen/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.636%)  route 0.186ns (40.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  pulseGen/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.186     1.866    pulseGen/s_cnt[10]
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.977 r  pulseGen/s_cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.977    pulseGen/s_cnt0_carry__1_n_6
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  pulseGen/s_cnt_reg[10]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.650    pulseGen/s_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    nexysDriver/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    nexysDriver/s_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    nexysDriver/s_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    pulseGen/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    pulseGen/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    pulseGen/s_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    pulseGen/s_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    pulseGen/s_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    pulseGen/s_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    pulseGen/s_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    pulseGen/s_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    pulseGen/s_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    pulseGen/s_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    pulseGen/s_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    pulseGen/s_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    pulseGen/s_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulseGen/s_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    nexysDriver/s_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    nexysDriver/s_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    nexysDriver/s_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    nexysDriver/s_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    nexysDriver/s_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y76    nexysDriver/s_count_reg[2]/C



