Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 12:17:09 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rx_eth_tx_uart_timing_summary_routed.rpt -rpx rx_eth_tx_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : rx_eth_tx_uart
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.957        0.000                      0                 1824        0.093        0.000                      0                 1790        1.100        0.000                       0                   504  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
PHY_RX_CLK            {0.000 20.000}       40.000          25.000          
SYSCLK_P              {0.000 2.500}        5.000           200.000         
  clk_out1_pll_25MHZ  {0.000 20.000}       40.000          25.000          
  clk_out2_pll_25MHZ  {0.000 5.000}        10.000          100.000         
  clkfbout_pll_25MHZ  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PHY_RX_CLK                 33.502        0.000                      0                 1025        0.116        0.000                      0                 1025       19.500        0.000                       0                   285  
SYSCLK_P                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_pll_25MHZ                                                                                                                                                   38.408        0.000                       0                     2  
  clk_out2_pll_25MHZ        4.957        0.000                      0                  765        0.093        0.000                      0                  765        4.500        0.000                       0                   213  
  clkfbout_pll_25MHZ                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll_25MHZ  PHY_RX_CLK                8.941        0.000                      0                   17                                                                        
PHY_RX_CLK          clk_out2_pll_25MHZ       38.767        0.000                      0                   17                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PHY_RX_CLK
  To Clock:  PHY_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       33.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.502ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/rx_data_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.904ns (15.102%)  route 5.082ns (84.898%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 44.214 - 40.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.497     4.481    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X13Y111        FDCE                                         r  ethernet_recieve_inst/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.379     4.860 f  ethernet_recieve_inst/current_state_reg[12]/Q
                         net (fo=8, routed)           0.816     5.676    ethernet_recieve_inst/current_state[12]
    SLICE_X14Y112        LUT5 (Prop_lut5_I1_O)        0.105     5.781 f  ethernet_recieve_inst/board_mac[47]_i_15/O
                         net (fo=12, routed)          0.858     6.639    ethernet_recieve_inst/board_mac[47]_i_15_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.105     6.744 r  ethernet_recieve_inst/board_mac[47]_i_12/O
                         net (fo=3, routed)           0.592     7.336    ethernet_recieve_inst/board_mac[47]_i_12_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.441 r  ethernet_recieve_inst/board_mac[47]_i_6/O
                         net (fo=4, routed)           0.942     8.383    ethernet_recieve_inst/board_mac[47]_i_6_n_0
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.105     8.488 r  ethernet_recieve_inst/rx_data_out[7]_i_2/O
                         net (fo=9, routed)           0.250     8.739    ethernet_recieve_inst/rx_data_out
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.105     8.844 r  ethernet_recieve_inst/rx_data_out[7]_i_1/O
                         net (fo=8, routed)           1.623    10.467    ethernet_recieve_inst/rx_data_out[7]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ethernet_recieve_inst/rx_data_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.377    44.214    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X36Y109        FDRE                                         r  ethernet_recieve_inst/rx_data_out_reg[3]/C
                         clock pessimism              0.213    44.427    
                         clock uncertainty           -0.035    44.391    
    SLICE_X36Y109        FDRE (Setup_fdre_C_R)       -0.423    43.968    ethernet_recieve_inst/rx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         43.968    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                 33.502    

Slack (MET) :             33.722ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/rx_data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.904ns (15.676%)  route 4.863ns (84.324%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 44.215 - 40.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.497     4.481    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X13Y111        FDCE                                         r  ethernet_recieve_inst/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.379     4.860 f  ethernet_recieve_inst/current_state_reg[12]/Q
                         net (fo=8, routed)           0.816     5.676    ethernet_recieve_inst/current_state[12]
    SLICE_X14Y112        LUT5 (Prop_lut5_I1_O)        0.105     5.781 f  ethernet_recieve_inst/board_mac[47]_i_15/O
                         net (fo=12, routed)          0.858     6.639    ethernet_recieve_inst/board_mac[47]_i_15_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.105     6.744 r  ethernet_recieve_inst/board_mac[47]_i_12/O
                         net (fo=3, routed)           0.592     7.336    ethernet_recieve_inst/board_mac[47]_i_12_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.441 r  ethernet_recieve_inst/board_mac[47]_i_6/O
                         net (fo=4, routed)           0.942     8.383    ethernet_recieve_inst/board_mac[47]_i_6_n_0
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.105     8.488 r  ethernet_recieve_inst/rx_data_out[7]_i_2/O
                         net (fo=9, routed)           0.250     8.739    ethernet_recieve_inst/rx_data_out
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.105     8.844 r  ethernet_recieve_inst/rx_data_out[7]_i_1/O
                         net (fo=8, routed)           1.404    10.247    ethernet_recieve_inst/rx_data_out[7]_i_1_n_0
    SLICE_X36Y107        FDRE                                         r  ethernet_recieve_inst/rx_data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.378    44.215    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  ethernet_recieve_inst/rx_data_out_reg[0]/C
                         clock pessimism              0.213    44.428    
                         clock uncertainty           -0.035    44.392    
    SLICE_X36Y107        FDRE (Setup_fdre_C_R)       -0.423    43.969    ethernet_recieve_inst/rx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         43.969    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 33.722    

Slack (MET) :             33.722ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/rx_data_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.904ns (15.676%)  route 4.863ns (84.324%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 44.215 - 40.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.497     4.481    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X13Y111        FDCE                                         r  ethernet_recieve_inst/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.379     4.860 f  ethernet_recieve_inst/current_state_reg[12]/Q
                         net (fo=8, routed)           0.816     5.676    ethernet_recieve_inst/current_state[12]
    SLICE_X14Y112        LUT5 (Prop_lut5_I1_O)        0.105     5.781 f  ethernet_recieve_inst/board_mac[47]_i_15/O
                         net (fo=12, routed)          0.858     6.639    ethernet_recieve_inst/board_mac[47]_i_15_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.105     6.744 r  ethernet_recieve_inst/board_mac[47]_i_12/O
                         net (fo=3, routed)           0.592     7.336    ethernet_recieve_inst/board_mac[47]_i_12_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.441 r  ethernet_recieve_inst/board_mac[47]_i_6/O
                         net (fo=4, routed)           0.942     8.383    ethernet_recieve_inst/board_mac[47]_i_6_n_0
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.105     8.488 r  ethernet_recieve_inst/rx_data_out[7]_i_2/O
                         net (fo=9, routed)           0.250     8.739    ethernet_recieve_inst/rx_data_out
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.105     8.844 r  ethernet_recieve_inst/rx_data_out[7]_i_1/O
                         net (fo=8, routed)           1.404    10.247    ethernet_recieve_inst/rx_data_out[7]_i_1_n_0
    SLICE_X36Y107        FDRE                                         r  ethernet_recieve_inst/rx_data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.378    44.215    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  ethernet_recieve_inst/rx_data_out_reg[2]/C
                         clock pessimism              0.213    44.428    
                         clock uncertainty           -0.035    44.392    
    SLICE_X36Y107        FDRE (Setup_fdre_C_R)       -0.423    43.969    ethernet_recieve_inst/rx_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         43.969    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 33.722    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.958ns (16.970%)  route 4.687ns (83.030%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.328    10.127    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[20]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[20]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.958ns (16.970%)  route 4.687ns (83.030%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.328    10.127    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[22]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[22]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.958ns (16.970%)  route 4.687ns (83.030%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.328    10.127    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[23]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[23]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.958ns (16.970%)  route 4.687ns (83.030%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.328    10.127    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X18Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[7]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X18Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[7]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.895ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.958ns (17.097%)  route 4.645ns (82.903%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.286    10.085    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X16Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[10]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X16Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[10]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                 33.895    

Slack (MET) :             33.895ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.958ns (17.097%)  route 4.645ns (82.903%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.286    10.085    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X16Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[18]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X16Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[18]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                 33.895    

Slack (MET) :             33.895ns  (required time - arrival time)
  Source:                 ethernet_recieve_inst/current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PHY_RX_CLK rise@40.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.958ns (17.097%)  route 4.645ns (82.903%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 44.226 - 40.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.903    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.984 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.498     4.482    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y110        FDCE                                         r  ethernet_recieve_inst/current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.433     4.915 r  ethernet_recieve_inst/current_state_reg[14]/Q
                         net (fo=13, routed)          0.872     5.786    ethernet_recieve_inst/current_state[14]
    SLICE_X14Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.891 r  ethernet_recieve_inst/next_state_i_5/O
                         net (fo=2, routed)           0.699     6.590    ethernet_recieve_inst/next_state_i_5_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I4_O)        0.105     6.695 r  ethernet_recieve_inst/next_state/O
                         net (fo=1, routed)           0.473     7.169    ethernet_recieve_inst/next_state_n_0
    SLICE_X17Y111        LUT4 (Prop_lut4_I2_O)        0.105     7.274 f  ethernet_recieve_inst/next_state__2/O
                         net (fo=29, routed)          0.645     7.918    ethernet_recieve_inst/next_state__2_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.105     8.023 f  ethernet_recieve_inst/board_mac[47]_i_8/O
                         net (fo=1, routed)           0.671     8.694    ethernet_recieve_inst/board_mac[47]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.105     8.799 r  ethernet_recieve_inst/board_mac[47]_i_1/O
                         net (fo=48, routed)          1.286    10.085    ethernet_recieve_inst/board_mac[47]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                     40.000    40.000 r  
    U21                                               0.000    40.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.767    40.767 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.994    42.760    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    42.837 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.389    44.226    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X16Y109        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[30]/C
                         clock pessimism              0.213    44.439    
                         clock uncertainty           -0.035    44.403    
    SLICE_X16Y109        FDRE (Setup_fdre_C_R)       -0.423    43.980    ethernet_recieve_inst/board_mac_reg[30]
  -------------------------------------------------------------------
                         required time                         43.980    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                 33.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethernet_recieve_inst/board_mac_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethernet_recieve_inst/board_mac_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.816%)  route 0.064ns (31.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.626     1.831    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  ethernet_recieve_inst/board_mac_reg[32]/Q
                         net (fo=2, routed)           0.064     2.036    ethernet_recieve_inst/board_mac[32]
    SLICE_X14Y108        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.898     2.204    ethernet_recieve_inst/PHY_RX_CLK_IBUF_BUFG
    SLICE_X14Y108        FDRE                                         r  ethernet_recieve_inst/board_mac_reg[40]/C
                         clock pessimism             -0.360     1.844    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.076     1.920    ethernet_recieve_inst/board_mac_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.623     1.828    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.969 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.024    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X15Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.894     2.200    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.372     1.828    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.075     1.903    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.621     1.826    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.022    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X19Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.893     2.199    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.373     1.826    
    SLICE_X19Y114        FDRE (Hold_fdre_C_D)         0.075     1.901    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.208%)  route 0.248ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.620     1.825    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y116        FDRE (Prop_fdre_C_Q)         0.141     1.966 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/Q
                         net (fo=8, routed)           0.248     2.214    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRA[0]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.925     2.232    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.335     1.897    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.080    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.988%)  route 0.251ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.621     1.826    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]_rep/Q
                         net (fo=8, routed)           0.251     2.218    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ADDRA[13]
    RAMB36_X0Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.928     2.235    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.335     1.900    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.083    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.623     1.828    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.164     1.992 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.047    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X14Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.894     2.200    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.372     1.828    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.060     1.888    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.620     1.825    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y118        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.164     1.989 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     2.044    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X14Y118        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.890     2.196    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y118        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.371     1.825    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.060     1.885    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.619     1.824    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y117        FDRE (Prop_fdre_C_Q)         0.164     1.988 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055     2.043    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X18Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.890     2.196    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.372     1.824    
    SLICE_X18Y117        FDRE (Hold_fdre_C_D)         0.060     1.884    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.620     1.825    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y116        FDRE (Prop_fdre_C_Q)         0.164     1.989 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/Q
                         net (fo=1, routed)           0.055     2.044    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][14]
    SLICE_X18Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.891     2.197    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/C
                         clock pessimism             -0.372     1.825    
    SLICE_X18Y116        FDRE (Hold_fdre_C_D)         0.060     1.885    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PHY_RX_CLK rise@0.000ns - PHY_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.179    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.205 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.619     1.824    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDRE (Prop_fdre_C_Q)         0.164     1.988 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.043    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X16Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PHY_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  PHY_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    PHY_RX_CLK
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  PHY_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    PHY_RX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.306 r  PHY_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.890     2.196    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.372     1.824    
    SLICE_X16Y117        FDRE (Hold_fdre_C_D)         0.060     1.884    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PHY_RX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PHY_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y21   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y19   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y24   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y25   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y26   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y17   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y22   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y18   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y23   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y19   ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108  ethernet_recieve_inst/board_mac_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y109  ethernet_recieve_inst/board_mac_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y108  ethernet_recieve_inst/board_mac_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109  ethernet_recieve_inst/board_mac_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y108  ethernet_recieve_inst/board_mac_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109  ethernet_recieve_inst/board_mac_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109  ethernet_recieve_inst/board_mac_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108  ethernet_recieve_inst/board_mac_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108  ethernet_recieve_inst/board_mac_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y109  ethernet_recieve_inst/board_mac_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108  ethernet_recieve_inst/board_mac_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y109  ethernet_recieve_inst/board_mac_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y108  ethernet_recieve_inst/board_mac_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109  ethernet_recieve_inst/board_mac_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y108  ethernet_recieve_inst/board_mac_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109  ethernet_recieve_inst/board_mac_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109  ethernet_recieve_inst/board_mac_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108  ethernet_recieve_inst/board_mac_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108  ethernet_recieve_inst/board_mac_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y109  ethernet_recieve_inst/board_mac_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_25MHZ
  To Clock:  clk_out1_pll_25MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    pll_25MHZ_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_25MHZ
  To Clock:  clk_out2_pll_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 2.985ns (62.090%)  route 1.823ns (37.910%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 8.372 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.120ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.593    -1.120    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y18         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     1.384 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     1.450    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     1.826 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.757     3.583    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_2[0]
    SLICE_X23Y107        LUT3 (Prop_lut3_I0_O)        0.105     3.688 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[2]_i_1/O
                         net (fo=1, routed)           0.000     3.688    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mux[2]
    SLICE_X23Y107        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.388     8.372    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y107        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                         clock pessimism              0.309     8.681    
                         clock uncertainty           -0.066     8.615    
    SLICE_X23Y107        FDRE (Setup_fdre_C_D)        0.030     8.645    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 3.004ns (59.829%)  route 2.017ns (40.171%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 8.372 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.440    -1.272    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y22         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     1.232 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     1.297    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     1.673 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.952     3.625    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_4[0]
    SLICE_X23Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.749 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[3]_i_1/O
                         net (fo=1, routed)           0.000     3.749    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mux[3]
    SLICE_X23Y107        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.388     8.372    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y107        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                         clock pessimism              0.369     8.741    
                         clock uncertainty           -0.066     8.675    
    SLICE_X23Y107        FDRE (Setup_fdre_C_D)        0.069     8.744    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 2.985ns (60.212%)  route 1.972ns (39.788%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 8.372 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.277ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.435    -1.277    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     1.227 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     1.292    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     1.668 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.907     3.576    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_6[0]
    SLICE_X23Y107        LUT3 (Prop_lut3_I0_O)        0.105     3.681 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[4]_i_1/O
                         net (fo=1, routed)           0.000     3.681    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mux[4]
    SLICE_X23Y107        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.388     8.372    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y107        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                         clock pessimism              0.369     8.741    
                         clock uncertainty           -0.066     8.675    
    SLICE_X23Y107        FDRE (Setup_fdre_C_D)        0.032     8.707    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 2.985ns (62.836%)  route 1.765ns (37.164%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 8.372 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.444    -1.268    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     1.236 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     1.301    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     1.677 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.700     3.378    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X23Y105        LUT3 (Prop_lut3_I0_O)        0.105     3.483 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.483    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mux[0]
    SLICE_X23Y105        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.388     8.372    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y105        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                         clock pessimism              0.369     8.741    
                         clock uncertainty           -0.066     8.675    
    SLICE_X23Y105        FDRE (Setup_fdre_C_D)        0.030     8.705    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 2.985ns (66.146%)  route 1.528ns (33.854%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.182ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.530    -1.182    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     1.322 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     1.387    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     1.763 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.462     3.226    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_10[0]
    SLICE_X23Y112        LUT3 (Prop_lut3_I0_O)        0.105     3.331 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[6]_i_1/O
                         net (fo=1, routed)           0.000     3.331    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mux[6]
    SLICE_X23Y112        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.385     8.369    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y112        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.369     8.738    
                         clock uncertainty           -0.066     8.672    
    SLICE_X23Y112        FDRE (Setup_fdre_C_D)        0.030     8.702    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.398ns (10.262%)  route 3.480ns (89.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.223ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.490    -1.223    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_fdre_C_Q)         0.398    -0.825 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=27, routed)          3.480     2.656    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X2Y16         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.470     8.454    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.309     8.763    
                         clock uncertainty           -0.066     8.697    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.620     8.077    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.988ns (66.867%)  route 1.481ns (33.133%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.521    -1.191    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     1.313 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     1.378    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     1.754 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.415     3.170    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_12[0]
    SLICE_X23Y112        LUT3 (Prop_lut3_I0_O)        0.108     3.278 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[7]_i_2/O
                         net (fo=1, routed)           0.000     3.278    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mux[7]
    SLICE_X23Y112        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.385     8.369    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X23Y112        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.369     8.738    
                         clock uncertainty           -0.066     8.672    
    SLICE_X23Y112        FDRE (Setup_fdre_C_D)        0.069     8.741    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 tx_uart_inst/tx_control_inst/tx_done_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.589ns (14.922%)  route 3.358ns (85.078%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.216ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.497    -1.216    tx_uart_inst/tx_control_inst/CLK
    SLICE_X23Y104        FDRE                                         r  tx_uart_inst/tx_control_inst/tx_done_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_fdre_C_Q)         0.379    -0.837 r  tx_uart_inst/tx_control_inst/tx_done_signal_reg/Q
                         net (fo=13, routed)          1.304     0.467    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y115        LUT5 (Prop_lut5_I1_O)        0.105     0.572 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=17, routed)          1.328     1.900    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB
    SLICE_X42Y95         LUT3 (Prop_lut3_I2_O)        0.105     2.005 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.727     2.732    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y16         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.470     8.454    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.309     8.763    
                         clock uncertainty           -0.066     8.697    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.310    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.433ns (11.326%)  route 3.390ns (88.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.221ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.492    -1.221    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_fdre_C_Q)         0.433    -0.788 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=27, routed)          3.390     2.603    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X2Y16         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.470     8.454    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y16         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.309     8.763    
                         clock uncertainty           -0.066     8.697    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490     8.207    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_14_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.538ns (14.121%)  route 3.272ns (85.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 8.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.214ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.499    -1.214    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/rd_clk
    SLICE_X20Y100        FDCE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_14_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.433    -0.781 f  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_14_cooolDelFlop/Q
                         net (fo=8, routed)           2.881     2.100    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X42Y122        LUT3 (Prop_lut3_I1_O)        0.105     2.205 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.391     2.596    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_14
    RAMB36_X2Y24         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         1.328     8.313    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.369     8.682    
                         clock uncertainty           -0.066     8.616    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.229    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  5.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.699%)  route 0.166ns (50.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.618    -0.539    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]_rep/Q
                         net (fo=8, routed)           0.166    -0.209    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRB[13]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.927    -0.896    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.411    -0.485    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.302    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.670%)  route 0.166ns (50.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.618    -0.539    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep/Q
                         net (fo=8, routed)           0.166    -0.209    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRB[10]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.927    -0.896    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.411    -0.485    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.302    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.647%)  route 0.234ns (62.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.620    -0.537    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y115        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep/Q
                         net (fo=8, routed)           0.234    -0.162    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRB[4]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.927    -0.896    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.433    -0.463    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.280    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.518%)  route 0.235ns (62.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.620    -0.537    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y115        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/Q
                         net (fo=8, routed)           0.235    -0.161    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRB[0]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.927    -0.896    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.433    -0.463    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.280    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.619    -0.538    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055    -0.341    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X21Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.889    -0.935    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism              0.397    -0.538    
    SLICE_X21Y116        FDRE (Hold_fdre_C_D)         0.075    -0.463    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.622    -0.535    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/Q
                         net (fo=1, routed)           0.055    -0.338    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][15]
    SLICE_X23Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.894    -0.930    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/C
                         clock pessimism              0.395    -0.535    
    SLICE_X23Y111        FDRE (Hold_fdre_C_D)         0.075    -0.460    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.622    -0.535    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.338    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X21Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.894    -0.930    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.395    -0.535    
    SLICE_X21Y111        FDRE (Hold_fdre_C_D)         0.075    -0.460    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.622    -0.535    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y110        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.338    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X21Y110        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.894    -0.930    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X21Y110        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.395    -0.535    
    SLICE_X21Y110        FDRE (Hold_fdre_C_D)         0.075    -0.460    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.314%)  route 0.218ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.620    -0.537    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y115        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/Q
                         net (fo=8, routed)           0.218    -0.178    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRB[11]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.927    -0.896    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.411    -0.485    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.302    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.751%)  route 0.223ns (61.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.619    -0.538    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep/Q
                         net (fo=8, routed)           0.223    -0.174    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRB[9]
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=211, routed)         0.927    -0.896    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.411    -0.485    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.302    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_25MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y21     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y19     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y24     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y25     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y26     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y17     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y22     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y18     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y23     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y19     ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y107    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y107    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y107    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y107    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y118    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y118    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y109    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y109    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y109    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y117    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y100    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y105    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y105    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y100    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_14_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y103    tx_uart_inst/tx_bps_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y105    tx_uart_inst/tx_bps_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y105    tx_uart_inst/tx_bps_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y105    tx_uart_inst/tx_bps_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y105    tx_uart_inst/tx_bps_inst/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y105    tx_uart_inst/tx_bps_inst/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_25MHZ
  To Clock:  clkfbout_pll_25MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_25MHZ
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    pll_25MHZ_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_25MHZ
  To Clock:  PHY_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.941ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.398ns (44.065%)  route 0.505ns (55.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.505     0.903    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X18Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y114        FDRE (Setup_fdre_C_D)       -0.156     9.844    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.644%)  route 0.373ns (48.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y113        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.771    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)       -0.200     9.800    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X19Y115        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.349     0.697    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X19Y114        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y114        FDRE (Setup_fdre_C_D)       -0.212     9.788    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.883%)  route 0.355ns (47.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X18Y118        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.355     0.753    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X18Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y117        FDRE (Setup_fdre_C_D)       -0.156     9.844    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.383     0.731    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X14Y118        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.383     0.731    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X18Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y116        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.383     0.731    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X16Y117        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y117        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.119ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.715%)  route 0.469ns (55.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/C
    SLICE_X19Y115        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.469     0.848    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[16]
    SLICE_X18Y115        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y115        FDRE (Setup_fdre_C_D)       -0.033     9.967    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  9.119    

Slack (MET) :             9.130ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.356     0.704    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  9.130    

Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PHY_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.787ns  (logic 0.433ns (55.053%)  route 0.354ns (44.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X16Y113        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.354     0.787    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y113        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)       -0.075     9.925    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  9.138    





---------------------------------------------------------------------------------------------------
From Clock:  PHY_RX_CLK
  To Clock:  clk_out2_pll_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack       38.767ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.767ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.076ns  (logic 0.398ns (36.975%)  route 0.678ns (63.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y116                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X20Y116        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.678     1.076    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X20Y115        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X20Y115        FDRE (Setup_fdre_C_D)       -0.157    39.843    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         39.843    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 38.767    

Slack (MET) :             38.811ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.013ns  (logic 0.348ns (34.358%)  route 0.665ns (65.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y111        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.665     1.013    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X20Y111        FDRE (Setup_fdre_C_D)       -0.176    39.824    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.824    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 38.811    

Slack (MET) :             38.923ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.040ns  (logic 0.379ns (36.454%)  route 0.661ns (63.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y111        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.661     1.040    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X20Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X20Y111        FDRE (Setup_fdre_C_D)       -0.037    39.963    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.963    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 38.923    

Slack (MET) :             39.007ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.089%)  route 0.479ns (57.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X21Y112        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.479     0.827    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X20Y112        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)       -0.166    39.834    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                 39.007    

Slack (MET) :             39.023ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.938ns  (logic 0.379ns (40.401%)  route 0.559ns (59.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X23Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.559     0.938    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X22Y110        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X22Y110        FDRE (Setup_fdre_C_D)       -0.039    39.961    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.961    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                 39.023    

Slack (MET) :             39.024ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.959ns  (logic 0.379ns (39.507%)  route 0.580ns (60.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X21Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.580     0.959    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X20Y110        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X20Y110        FDRE (Setup_fdre_C_D)       -0.017    39.983    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.983    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 39.024    

Slack (MET) :             39.028ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.772ns  (logic 0.348ns (45.101%)  route 0.424ns (54.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X21Y109        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.424     0.772    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X21Y111        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X21Y111        FDRE (Setup_fdre_C_D)       -0.200    39.800    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 39.028    

Slack (MET) :             39.037ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.890ns  (logic 0.433ns (48.674%)  route 0.457ns (51.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y116                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
    SLICE_X20Y116        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.457     0.890    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[16]
    SLICE_X21Y116        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X21Y116        FDRE (Setup_fdre_C_D)       -0.073    39.927    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 39.037    

Slack (MET) :             39.043ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.940ns  (logic 0.379ns (40.337%)  route 0.561ns (59.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X21Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.561     0.940    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X20Y112        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X20Y112        FDRE (Setup_fdre_C_D)       -0.017    39.983    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.983    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 39.043    

Slack (MET) :             39.043ns  (required time - arrival time)
  Source:                 ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by PHY_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.940ns  (logic 0.379ns (40.337%)  route 0.561ns (59.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110                                     0.000     0.000 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X23Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.561     0.940    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[14]
    SLICE_X22Y110        FDRE                                         r  ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X22Y110        FDRE (Setup_fdre_C_D)       -0.017    39.983    ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                         39.983    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 39.043    





