-------------------------------------------------------------------------------
Questa PropCheck Version 2019.2_1 linux_x86_64 18 May 2019
-------------------------------------------------------------------------------
Report Generated               : Sun Feb 18 15:27:30 2024
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-init qs_files/wb_arbiter.init \ 
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Clock                <n/a>                -            'clk'
Unconstrained        <none>               -            'readEn'
Unconstrained        <none>               -            'rst'
Unconstrained        <none>               -            'writeData'
Unconstrained        <none>               -            'writeEn'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0
rst = 1'b1
##
rst = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (10)
-------------------------------------------------------------------------------
empty_test
full_test
read_ability
read_ability_test
read_empty
read_empty_test
read_full
read_full_test
write_empty_test
write_full_test
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  10 registers (50.0% of 20 in sequential fanin of properties)
-------------------------------------------------------------------------------
  fifo.fifo_data[0] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo.fifo_data[1] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo.fifo_data[2] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo.fifo_data[3] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo.out_read_data (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 66) 8'bxxxxxxxx
  fifo_o.fifo_data[0] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo_o.fifo_data[1] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo_o.fifo_data[2] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo_o.fifo_data[3] (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 72) 8'bxxxxxxxx
  fifo_o.out_read_data (File /user/stud/fall23/yl5334/tutorials_6863/FIFO/fifo_equ.sv, Line 66) 8'bxxxxxxxx
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 20 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   12
  DUT Input Bits                      6
  Cut Point Bits                      0
  Black Box Output Bits               6
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                           58
  Counter State Bits                 14
  RAM State Bits                      0
  Register State Bits                44
  Property State Bits                 0
Logic Gates                         168
  Design Gates                      140
  Property Gates                     28
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (4)
-------------------------------------------------------------------------------
empty_test
full_test
read_empty
read_full
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired with Warnings (6)
-------------------------------------------------------------------------------
read_ability
read_ability_test
read_empty_test
read_full_test
write_empty_test
write_full_test
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (6)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
           20    1  read_ability
           20    1  read_ability_test
           20    1  read_empty_test
           20    1  read_full_test
           20    1  write_empty_test
           20    1  write_full_test
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             6
---------------------------------------
Total                                 6
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        7 |       0        0       0       0 |       2        0       1       0
       10 |       4        0       0       0 |       4        0       9       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Proven                                4
Inconclusive                          0
Fired                                 6
  Fired with Warning                  6
---------------------------------------
Total                                10
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       1 s 
-------- Orchestration Process --------
------------- cadpc28:499 -------------
CPU Time                           0 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
------------- cadpc28:511 -------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------- cadpc28:514 -------------
CPU Time                           1 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
------------- cadpc28:518 -------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------- cadpc28:524 -------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------

