// Seed: 682291089
module module_0 (
    id_1,
    id_2,
    module_0
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4 (
      .id_0(id_3),
      .id_1(id_3),
      .id_2((1)),
      .id_3(id_2),
      .id_4(1),
      .id_5(1)
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri id_12,
    input supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    input wor id_16
);
  wire id_18 = ~id_5;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
endmodule
