
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Tue Feb  2 22:08:23 2021
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
my_rc
Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_postFix.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
*** End library_loading (cpu=0.04min, real=0.40min, mem=19.7M, fe_cpu=0.52min, fe_real=7.17min, fe_mem=529.2M) ***
*** Netlist is unique.
Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_postFix.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView place
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
my_rc
Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.04min, real=0.43min, mem=9.0M, fe_cpu=0.75min, fe_real=11.63min, fe_mem=759.0M) ***
*** Netlist is unique.
Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: analysis view MyAnView not found, use default_view_setup
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
'read_activity_file' finished successfully.
<CMD> ecoRoute
#% Begin globalDetailRoute (date=02/02 22:21:23, mem=771.1M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb  2 22:21:24 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Feb  2 22:21:34 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 7086 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:10, memory = 810.30 (MB), peak = 842.00 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.7950 140.0700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.9900 120.7500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 41.2950 114.8700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.0050 103.6700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 40.1550 88.4050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 57.1300 81.5500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.6500 76.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.7500 70.3500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.3850 42.0700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.2150 26.8050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 47.9450 26.8050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.6600 23.7300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 65.1100 22.7500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.8750 20.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 68.0750 20.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 44.3900 41.9300 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 55.2200 26.9500 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 48.9500 26.9500 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 73.8200 21.3450 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 70.0200 21.3450 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET ALUout_WB_in_s[24]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n6201. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#53 routed nets are extracted.
#    51 (0.72%) extracted nets are partially routed.
#6957 routed net(s) are imported.
#78 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 7088.
#
#
#Finished routing data preparation on Tue Feb  2 22:21:48 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:15
#Increased memory = 14.43 (MB)
#Total memory = 812.58 (MB)
#Peak memory = 842.00 (MB)
#
#
#Start global routing on Tue Feb  2 22:21:48 2021
#
#Number of eco nets is 51
#
#Start global routing data preparation on Tue Feb  2 22:21:48 2021
#
#Start routing resource analysis on Tue Feb  2 22:21:49 2021
#
#Routing resource analysis is done on Tue Feb  2 22:21:56 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1184          28        6561    70.89%
#  metal2         V         858          38        6561     2.41%
#  metal3         H        1212           0        6561     0.00%
#  metal4         V         608           0        6561     0.00%
#  metal5         H         605           0        6561     0.00%
#  metal6         V         608           0        6561     0.00%
#  metal7         H         201           0        6561     0.00%
#  metal8         V         202           0        6561     0.00%
#  metal9         H          81           0        6561     0.00%
#  metal10        V          81           0        6561     0.00%
#  --------------------------------------------------------------
#  Total                   5640       0.66%       65610     7.33%
#
#  21 nets (0.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Feb  2 22:21:56 2021
#
#cpu time = 00:00:01, elapsed time = 00:00:08, memory = 813.42 (MB), peak = 842.00 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:08, memory = 813.70 (MB), peak = 842.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:03, memory = 819.92 (MB), peak = 842.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 825.43 (MB), peak = 842.00 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 825.56 (MB), peak = 842.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 78 (skipped).
#Total number of routable nets = 7010.
#Total number of nets in the design = 7088.
#
#51 routable nets have only global wires.
#6959 routable nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              48  
#------------------------------------------------
#        Total                  3              48  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 21            1                 1            6988  
#-------------------------------------------------------------------------------
#        Total                 21            1                 1            6988  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100524 um.
#Total half perimeter of net bounding box = 80402 um.
#Total wire length on LAYER metal1 = 5155 um.
#Total wire length on LAYER metal2 = 39570 um.
#Total wire length on LAYER metal3 = 40903 um.
#Total wire length on LAYER metal4 = 13824 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 46899
#Up-Via Summary (total 46899):
#           
#-----------------------
# metal1          27301
# metal2          17494
# metal3           2041
# metal4             57
# metal5              6
#-----------------------
#                 46899 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:15
#Increased memory = 12.87 (MB)
#Total memory = 825.61 (MB)
#Peak memory = 842.00 (MB)
#
#Finished global routing on Tue Feb  2 22:22:03 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.95 (MB), peak = 842.00 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100528 um.
#Total half perimeter of net bounding box = 80402 um.
#Total wire length on LAYER metal1 = 5157 um.
#Total wire length on LAYER metal2 = 39571 um.
#Total wire length on LAYER metal3 = 40904 um.
#Total wire length on LAYER metal4 = 13824 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 46899
#Up-Via Summary (total 46899):
#           
#-----------------------
# metal1          27301
# metal2          17494
# metal3           2041
# metal4             57
# metal5              6
#-----------------------
#                 46899 
#
#cpu time = 00:00:01, elapsed time = 00:00:13, memory = 836.33 (MB), peak = 842.00 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:44
#Increased memory = 38.48 (MB)
#Total memory = 836.38 (MB)
#Peak memory = 842.00 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 81.1% of the total area was rechecked for DRC, and 8.9% required routing.
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        4        9
#	metal2        1        5        6
#	Totals        6        9       15
#72 out of 20990 instances (0.3%) need to be verified(marked ipoed), dirty area=0.6%.
#5.4% of the total area is being checked for drcs
#5.4% of the total area was checked
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        4        9
#	metal2        1        5        6
#	Totals        6        9       15
#cpu time = 00:00:09, elapsed time = 00:01:38, memory = 846.77 (MB), peak = 847.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:04, memory = 847.88 (MB), peak = 847.96 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 847.96 (MB), peak = 847.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100477 um.
#Total half perimeter of net bounding box = 80402 um.
#Total wire length on LAYER metal1 = 5158 um.
#Total wire length on LAYER metal2 = 39490 um.
#Total wire length on LAYER metal3 = 40905 um.
#Total wire length on LAYER metal4 = 13851 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47038
#Up-Via Summary (total 47038):
#           
#-----------------------
# metal1          27324
# metal2          17586
# metal3           2065
# metal4             57
# metal5              6
#-----------------------
#                 47038 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:01:47
#Increased memory = -18.54 (MB)
#Total memory = 817.85 (MB)
#Peak memory = 847.96 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:01:47
#Increased memory = -18.54 (MB)
#Total memory = 817.85 (MB)
#Peak memory = 847.96 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:02:45
#Increased memory = 40.74 (MB)
#Total memory = 811.84 (MB)
#Peak memory = 847.96 (MB)
#Number of warnings = 80
#Total number of warnings = 80
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb  2 22:24:09 2021
#
#% End globalDetailRoute (date=02/02 22:24:09, total cpu=0:00:15.7, real=0:02:45, peak res=848.0M, current mem=848.0M)
<CMD> setDrawView place
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 979.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
VG: elapsed time: 55.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.1  MEM: 235.1M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Feb  2 22:25:51 2021

Design Name: RISCV
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (170.2400, 169.6800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:25:57 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Feb  2 22:26:09 2021
Time Elapsed: 0:00:18.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.5  MEM: 0.000M)

my_rc
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1215.0M)
Extracted 10.0016% (CPU Time= 0:00:00.3  MEM= 1255.1M)
Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1255.1M)
Extracted 30.0014% (CPU Time= 0:00:00.4  MEM= 1255.1M)
Extracted 40.0018% (CPU Time= 0:00:00.5  MEM= 1255.1M)
Extracted 50.0023% (CPU Time= 0:00:00.6  MEM= 1255.1M)
Extracted 60.0016% (CPU Time= 0:00:00.7  MEM= 1255.1M)
Extracted 70.002% (CPU Time= 0:00:00.8  MEM= 1255.1M)
Extracted 80.0014% (CPU Time= 0:00:01.0  MEM= 1255.1M)
Extracted 90.0018% (CPU Time= 0:00:01.1  MEM= 1255.1M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 1255.1M)
Number of Extracted Resistors     : 135540
Number of Extracted Ground Cap.   : 142382
Number of Extracted Coupling Cap. : 219124
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1117.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:25.0  MEM: 1116.984M)
<CMD> rcOut -setload RISCV.setload -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1117.0M)
<CMD> rcOut -setres RISCV.setres -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1117.0M)
<CMD> rcOut -spf RISCV.spf -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.3  MEM= 1117.0M)
<CMD> rcOut -spef RISCV.spef -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1117.0M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1079.0M)
Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1125.7M)
Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1125.7M)
Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1125.7M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1125.7M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1125.7M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1125.7M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1125.7M)
Extracted 80.0014% (CPU Time= 0:00:01.0  MEM= 1125.7M)
Extracted 90.0018% (CPU Time= 0:00:01.2  MEM= 1125.7M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 1129.7M)
Number of Extracted Resistors     : 135540
Number of Extracted Ground Cap.   : 142382
Number of Extracted Coupling Cap. : 219124
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1113.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:25.0  MEM: 1113.641M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1082.12)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1338.79 CPU=0:00:07.0 REAL=0:01:12)
End delay calculation (fullDC). (MEM=1241.42 CPU=0:00:07.9 REAL=0:01:22)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1241.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1241.4M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1249.46)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1217.46 CPU=0:00:00.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1217.46 CPU=0:00:00.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:01:45 totSessionCpu=0:01:33 mem=1217.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.029%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 13.43 sec
Total Real time: 143.0 sec
Total Memory Usage: 1126.898438 Mbytes
Reset AAE Options
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	instruction_ID_in[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 876.6M, totSessionCpu=0:01:38 **
Begin checking placement ... (start mem=1156.4M, init mem=1156.4M)
*info: Placed = 20990         
*info: Unplaced = 0           
Placement Density:100.00%(25533/25533)
Placement Density (including fixed std cells):100.00%(25533/25533)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1156.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: No dynamic/leakage power view specified, setting up the setup view "MyAnView" as power view
-powerEffort none                          # enums={none low high}, default=none
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1148.4M)
Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1222.5M)
Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1222.5M)
Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1222.5M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1222.5M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1222.5M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1222.5M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1222.5M)
Extracted 80.0014% (CPU Time= 0:00:01.0  MEM= 1222.5M)
Extracted 90.0018% (CPU Time= 0:00:01.2  MEM= 1222.5M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 1226.5M)
Number of Extracted Resistors     : 135540
Number of Extracted Ground Cap.   : 142382
Number of Extracted Coupling Cap. : 219124
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1202.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:24.0  MEM: 1202.461M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
**WARN: (PRL-280):	The elapsed time (73 sec) of the threaded job 1 is more than twice the CPU time (7 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8171. 
Total number of fetched objects 8172
End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:47.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.7 REAL=0:00:50.0)
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:57.0 totSessionCpu=0:00:06.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.2 real=0:01:07 totSessionCpu=0:00:06.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1200.46)
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1269.91 CPU=0:00:07.1 REAL=0:01:15)
End delay calculation (fullDC). (MEM=1269.91 CPU=0:00:07.6 REAL=0:01:21)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1269.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1269.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1277.95)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1245.95 CPU=0:00:00.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1245.95 CPU=0:00:00.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:01:55 totSessionCpu=0:01:58 mem=1245.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:03:47, mem = 909.9M, totSessionCpu=0:01:59 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1219.44M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
    0.00V	    VSS
    1.10V	    VDD
MY_CLK(357.143MHz) Parsing VCD file
/home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/libs/eps/design.vcd

Starting Reading VCD variables
2021-Feb-02 22:36:11 (2021-Feb-02 21:36:11 GMT)
2021-Feb-02 22:36:12 (2021-Feb-02 21:36:12 GMT): 10%
2021-Feb-02 22:36:12 (2021-Feb-02 21:36:12 GMT): 20%
2021-Feb-02 22:36:12 (2021-Feb-02 21:36:12 GMT): 30%
2021-Feb-02 22:36:12 (2021-Feb-02 21:36:12 GMT): 40%
2021-Feb-02 22:36:12 (2021-Feb-02 21:36:12 GMT): 50%
2021-Feb-02 22:36:13 (2021-Feb-02 21:36:13 GMT): 60%
2021-Feb-02 22:36:13 (2021-Feb-02 21:36:13 GMT): 70%
2021-Feb-02 22:36:13 (2021-Feb-02 21:36:13 GMT): 80%
2021-Feb-02 22:36:13 (2021-Feb-02 21:36:13 GMT): 90%

Finished Reading VCD variables
2021-Feb-02 22:36:13 (2021-Feb-02 21:36:13 GMT)
   
The vcd command required:
   		0.11 user, 0.03 system, and 1.56 real seconds

   Total number of value changes: 106853.

   Total simulation time: 5.22e-06s.

** WARN:  (VOLTUS_POWR-1784): Existing clock frequency 357.143MHz is being overwritten with 25MHz on clock rooted on net
'clk'
from VCD file. If intent is to calculate static power using original clock frequency, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

   With this vcd command,  99772 value changes and 5.22e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    :
/home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/libs/eps/design.vcd
  Names in file that matched to design   : 7081/7088
  Annotation coverage for this file      : 7081/7081 = 100%

  7 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 7081/7081 = 100%
  Percent of VCD annotated nets with zero toggles: 3809/7081 = 53.7918%


Starting Levelizing
2021-Feb-02 22:36:14 (2021-Feb-02 21:36:14 GMT)
2021-Feb-02 22:36:15 (2021-Feb-02 21:36:15 GMT): 10%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 20%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 30%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 40%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 50%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 60%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 70%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 80%
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT): 90%

Finished Levelizing
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT)

Starting Activity Propagation
2021-Feb-02 22:36:16 (2021-Feb-02 21:36:16 GMT)

Finished Activity Propagation
2021-Feb-02 22:36:25 (2021-Feb-02 21:36:25 GMT)

Activity annotation summary:
        Primary Inputs : 66/66 = 100%
          Flop outputs : 1963/1963 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 7081/7081 = 100%

**Info: maxClkFreq: 3.57143e+08, FlopMeanTranDen: 4.28608e+06, FlopCount: 399, scaledTranDenForUnitPwr: 214304

DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1466.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:09.0 mem=1466.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:04:56, mem = 1021.4M, totSessionCpu=0:02:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1327.10M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.95min mem=1327.1M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:05:03, mem = 1019.1M, totSessionCpu=0:02:06 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:28, real = 0:05:08, mem = 1013.8M, totSessionCpu=0:02:06 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:03, mem=1260.33M, totSessionCpu=0:02:06).
**optDesign ... cpu = 0:00:28, real = 0:05:11, mem = 1013.9M, totSessionCpu=0:02:06 **

Default Rule : ""
Non Default Rules :
Worst Slack : 0.936 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 24 (0.3%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:05:28, mem = 935.9M, totSessionCpu=0:02:08 **
*** Starting refinePlace (0:02:08 mem=1191.1M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1191.1MB
*** Finished refinePlace (0:02:08 mem=1191.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb  2 22:37:41 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Feb  2 22:37:52 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 7086 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:05, memory = 936.26 (MB), peak = 1074.04 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Feb  2 22:37:57 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:06
#Increased memory = 5.23 (MB)
#Total memory = 936.43 (MB)
#Peak memory = 1074.04 (MB)
#
#
#Start global routing on Tue Feb  2 22:37:57 2021
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:08
#Increased memory = 5.57 (MB)
#Total memory = 936.67 (MB)
#Peak memory = 1074.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 939.31 (MB), peak = 1074.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.50 (MB), peak = 1074.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100477 um.
#Total half perimeter of net bounding box = 80402 um.
#Total wire length on LAYER metal1 = 5158 um.
#Total wire length on LAYER metal2 = 39490 um.
#Total wire length on LAYER metal3 = 40905 um.
#Total wire length on LAYER metal4 = 13851 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47038
#Up-Via Summary (total 47038):
#           
#-----------------------
# metal1          27324
# metal2          17586
# metal3           2065
# metal4             57
# metal5              6
#-----------------------
#                 47038 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:06
#Increased memory = 0.73 (MB)
#Total memory = 937.40 (MB)
#Peak memory = 1074.04 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:06
#Increased memory = 0.73 (MB)
#Total memory = 937.40 (MB)
#Peak memory = 1074.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:30
#Increased memory = -7.11 (MB)
#Total memory = 929.67 (MB)
#Peak memory = 1074.04 (MB)
#Number of warnings = 22
#Total number of warnings = 102
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb  2 22:38:11 2021
#
**optDesign ... cpu = 0:00:33, real = 0:06:01, mem = 929.7M, totSessionCpu=0:02:11 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_eWyXPT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1190.3M)
Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1264.4M)
Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1264.4M)
Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1264.4M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1264.4M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1264.4M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1264.4M)
Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1264.4M)
Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1264.4M)
Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1264.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1268.4M)
Number of Extracted Resistors     : 135540
Number of Extracted Ground Cap.   : 142382
Number of Extracted Coupling Cap. : 219124
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1240.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:30.0  MEM: 1240.379M)
**optDesign ... cpu = 0:00:35, real = 0:06:32, mem = 894.4M, totSessionCpu=0:02:14 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1178.08)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1261.06 CPU=0:00:07.0 REAL=0:01:16)
End delay calculation (fullDC). (MEM=1261.06 CPU=0:00:07.5 REAL=0:01:22)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1261.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1261.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1269.11)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1237.11 CPU=0:00:00.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1237.11 CPU=0:00:00.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:02:07 totSessionCpu=0:02:25 mem=1237.1M)
**optDesign ... cpu = 0:00:47, real = 0:08:40, mem = 937.9M, totSessionCpu=0:02:25 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:47, real = 0:08:40, mem = 938.0M, totSessionCpu=0:02:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:07, mem=1172.33M, totSessionCpu=0:02:26).
**optDesign ... cpu = 0:00:47, real = 0:08:47, mem = 938.1M, totSessionCpu=0:02:26 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:08:54, mem = 938.1M, totSessionCpu=0:02:26 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:09:12, mem = 938.2M, totSessionCpu=0:02:28 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
my_rc
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1182.3M)
Extracted 10.0016% (CPU Time= 0:00:00.3  MEM= 1248.4M)
Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1248.4M)
Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1248.4M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1248.4M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1248.4M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1248.4M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1248.4M)
Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1248.4M)
Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1248.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1252.4M)
Number of Extracted Resistors     : 135540
Number of Extracted Ground Cap.   : 142382
Number of Extracted Coupling Cap. : 219124
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1236.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:34.0  MEM: 1236.363M)
<CMD> rcOut -setload RISCV.setload -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1214.1M)
<CMD> rcOut -setres RISCV.setres -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1214.1M)
<CMD> rcOut -spf RISCV.spf -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.3  MEM= 1214.1M)
<CMD> rcOut -spef RISCV.spef -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1214.1M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_tG2f3p.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1170.5M)
Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1220.6M)
Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1220.6M)
Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1220.6M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1220.6M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1220.6M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1220.6M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1220.6M)
Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1220.6M)
Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1220.6M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1224.6M)
Number of Extracted Resistors     : 135540
Number of Extracted Ground Cap.   : 142382
Number of Extracted Coupling Cap. : 219124
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1208.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:32.0  MEM: 1208.578M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1176.07)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1259.05 CPU=0:00:07.1 REAL=0:01:28)
End delay calculation (fullDC). (MEM=1259.05 CPU=0:00:07.6 REAL=0:01:36)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1259.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1267.1)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1235.09 CPU=0:00:00.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1235.09 CPU=0:00:00.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:02:01 totSessionCpu=0:02:48 mem=1235.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.029%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 13.77 sec
Total Real time: 167.0 sec
Total Memory Usage: 1140.53125 Mbytes
Reset AAE Options
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1144.05)
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1259.05 CPU=0:00:06.6 REAL=0:01:14)
End delay calculation (fullDC). (MEM=1259.05 CPU=0:00:07.1 REAL=0:01:20)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1259.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1267.1)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1235.09 CPU=0:00:00.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1235.09 CPU=0:00:00.3 REAL=0:00:04.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
Deleted 1862 physical insts (cell FILLCELL_X8 / prefix -).
Deleted 3246 physical insts (cell FILLCELL_X4 / prefix -).
Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
Deleted 39 physical insts (cell FILLCELL_X2 / prefix -).
Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
Deleted 9104 physical insts (cell FILLCELL_X1 / prefix -).
Total physical insts deleted = 14438.
<CMD> selectInst reg_ALUout_MEM_WB_q_reg_15_
<CMD> deselectInst reg_ALUout_MEM_WB_q_reg_15_
<CMD> selectInst reg_ALUout_EX_MEM_q_reg_15_
<CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_15_ -cell SDFFR_X2
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1210.82)
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1259.05 CPU=0:00:07.0 REAL=0:01:26)
End delay calculation (fullDC). (MEM=1259.05 CPU=0:00:07.5 REAL=0:01:33)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1259.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1267.09)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1227.46 CPU=0:00:00.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1227.46 CPU=0:00:00.3 REAL=0:00:04.0)
Design State:
    #signal nets       :  7080
    #routed signal nets:  7009
    #clock nets        :  1
    #routed clock nets :  1
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
*** Starting refinePlace (0:03:18 mem=1227.5M) ***
Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
Density distribution unevenness ratio = 6.226%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1227.5MB
Summary Report:
Instances move: 0 (out of 6552 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1227.5MB
*** Finished refinePlace (0:03:18 mem=1227.5M) ***
**WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_15_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
Resize reg_ALUout_EX_MEM_q_reg_15_ (SDFFR_X1) to SDFFR_X2.
<CMD> selectInst reg_ALUout_EX_MEM_q_reg_10_
<CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_10_ -cell SDFFR_X2
Design State:
    #signal nets       :  7080
    #routed signal nets:  7009
    #clock nets        :  1
    #routed clock nets :  1
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
*** Starting refinePlace (0:03:20 mem=1300.0M) ***
Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
Density distribution unevenness ratio = 6.225%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1300.0MB
Summary Report:
Instances move: 0 (out of 6552 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:03.0 MEM: 1300.0MB
*** Finished refinePlace (0:03:21 mem=1300.0M) ***
**WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_10_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
Resize reg_ALUout_EX_MEM_q_reg_10_ (SDFFR_X1) to SDFFR_X2.
<CMD> selectInst reg_ALUout_EX_MEM_q_reg_20_
<CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_20_ -cell SDFFR_X2
Design State:
    #signal nets       :  7080
    #routed signal nets:  7009
    #clock nets        :  1
    #routed clock nets :  1
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
*** Starting refinePlace (0:03:22 mem=1300.0M) ***
Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
Density distribution unevenness ratio = 6.224%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1300.0MB
Summary Report:
Instances move: 0 (out of 6552 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1300.0MB
*** Finished refinePlace (0:03:23 mem=1300.0M) ***
**WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_20_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
Resize reg_ALUout_EX_MEM_q_reg_20_ (SDFFR_X1) to SDFFR_X2.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
For 14435 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to top-module.
*INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 1860 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 3248 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 45 filler insts (cell FILLCELL_X2 / prefix FILLER).
*INFO:   Added 9103 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO: Total 14443 filler insts added - prefix FILLER (CPU: 0:00:01.8).
For 8 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> ecoRoute
#% Begin globalDetailRoute (date=02/02 22:56:51, mem=971.4M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb  2 22:56:52 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Feb  2 22:57:02 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 7086 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:06, memory = 962.86 (MB), peak = 1074.04 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 42.4350 116.4050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 40.5350 92.4700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 42.4350 72.8700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN SE at ( 40.0950 116.3450 ) on metal1 for NET FE_OFN50_n5473. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 43.4400 116.5500 ) on metal1 for NET FE_OFN25_FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 41.5400 92.3300 ) on metal1 for NET FE_OFN29_FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 43.4400 72.7300 ) on metal1 for NET FE_OFN29_FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 42.2800 92.5400 ) on metal1 for NET ALU_backward_MEM_out_s[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 44.1800 116.3400 ) on metal1 for NET ALU_backward_MEM_out_s[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 44.1800 72.9400 ) on metal1 for NET ALU_backward_MEM_out_s[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 41.9050 92.5400 ) on metal1 for NET n1574. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 43.8050 72.9400 ) on metal1 for NET n1579. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 43.8050 116.3400 ) on metal1 for NET n1569. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#10 routed nets are extracted.
#    10 (0.14%) extracted nets are partially routed.
#7000 routed net(s) are imported.
#78 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 7088.
#
#
#Finished routing data preparation on Tue Feb  2 22:57:11 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:09
#Increased memory = 6.94 (MB)
#Total memory = 964.81 (MB)
#Peak memory = 1074.04 (MB)
#
#
#Start global routing on Tue Feb  2 22:57:11 2021
#
#Number of eco nets is 10
#
#Start global routing data preparation on Tue Feb  2 22:57:11 2021
#
#Start routing resource analysis on Tue Feb  2 22:57:12 2021
#
#Routing resource analysis is done on Tue Feb  2 22:57:19 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1184          28        6561    70.89%
#  metal2         V         858          38        6561     2.41%
#  metal3         H        1212           0        6561     0.00%
#  metal4         V         608           0        6561     0.00%
#  metal5         H         605           0        6561     0.00%
#  metal6         V         608           0        6561     0.00%
#  metal7         H         201           0        6561     0.00%
#  metal8         V         202           0        6561     0.00%
#  metal9         H          81           0        6561     0.00%
#  metal10        V          81           0        6561     0.00%
#  --------------------------------------------------------------
#  Total                   5640       0.66%       65610     7.33%
#
#  21 nets (0.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Feb  2 22:57:19 2021
#
#cpu time = 00:00:01, elapsed time = 00:00:08, memory = 965.60 (MB), peak = 1074.04 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:09, memory = 965.60 (MB), peak = 1074.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:04, memory = 972.25 (MB), peak = 1074.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 979.83 (MB), peak = 1074.04 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 979.86 (MB), peak = 1074.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 78 (skipped).
#Total number of routable nets = 7010.
#Total number of nets in the design = 7088.
#
#10 routable nets have only global wires.
#7000 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2               8  
#------------------------------------------------
#        Total                  2               8  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 21            1                 1            6988  
#-------------------------------------------------------------------------------
#        Total                 21            1                 1            6988  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100471 um.
#Total half perimeter of net bounding box = 80400 um.
#Total wire length on LAYER metal1 = 5156 um.
#Total wire length on LAYER metal2 = 39487 um.
#Total wire length on LAYER metal3 = 40905 um.
#Total wire length on LAYER metal4 = 13851 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47038
#Up-Via Summary (total 47038):
#           
#-----------------------
# metal1          27322
# metal2          17588
# metal3           2065
# metal4             57
# metal5              6
#-----------------------
#                 47038 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:17
#Increased memory = 14.80 (MB)
#Total memory = 979.86 (MB)
#Peak memory = 1074.04 (MB)
#
#Finished global routing on Tue Feb  2 22:57:28 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.30 (MB), peak = 1074.04 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100473 um.
#Total half perimeter of net bounding box = 80400 um.
#Total wire length on LAYER metal1 = 5156 um.
#Total wire length on LAYER metal2 = 39488 um.
#Total wire length on LAYER metal3 = 40906 um.
#Total wire length on LAYER metal4 = 13851 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47038
#Up-Via Summary (total 47038):
#           
#-----------------------
# metal1          27322
# metal2          17588
# metal3           2065
# metal4             57
# metal5              6
#-----------------------
#                 47038 
#
#cpu time = 00:00:01, elapsed time = 00:00:14, memory = 991.49 (MB), peak = 1074.04 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:42
#Increased memory = 33.70 (MB)
#Total memory = 991.49 (MB)
#Peak memory = 1074.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 87.6% of the total area was rechecked for DRC, and 1.8% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#11 out of 20995 instances (0.1%) need to be verified(marked ipoed), dirty area=0.1%.
#1.1% of the total area is being checked for drcs
#1.1% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:08, elapsed time = 00:01:26, memory = 1005.47 (MB), peak = 1074.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1005.71 (MB), peak = 1074.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 100465 um.
#Total half perimeter of net bounding box = 80400 um.
#Total wire length on LAYER metal1 = 5157 um.
#Total wire length on LAYER metal2 = 39457 um.
#Total wire length on LAYER metal3 = 40910 um.
#Total wire length on LAYER metal4 = 13869 um.
#Total wire length on LAYER metal5 = 983 um.
#Total wire length on LAYER metal6 = 89 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47055
#Up-Via Summary (total 47055):
#           
#-----------------------
# metal1          27326
# metal2          17593
# metal3           2073
# metal4             57
# metal5              6
#-----------------------
#                 47055 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:01:32
#Increased memory = -16.39 (MB)
#Total memory = 975.10 (MB)
#Peak memory = 1074.04 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:01:32
#Increased memory = -16.39 (MB)
#Total memory = 975.10 (MB)
#Peak memory = 1074.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:02:29
#Increased memory = -30.36 (MB)
#Total memory = 941.08 (MB)
#Peak memory = 1074.04 (MB)
#Number of warnings = 34
#Total number of warnings = 136
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb  2 22:59:21 2021
#
#% End globalDetailRoute (date=02/02 22:59:21, total cpu=0:00:13.2, real=0:02:29, peak res=1005.5M, current mem=941.1M)
my_rc
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'RISCV' of instances=20995 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1167.6M)
Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1237.6M)
Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1237.6M)
Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1237.6M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1237.6M)
Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1237.6M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1237.6M)
Extracted 70.0015% (CPU Time= 0:00:00.9  MEM= 1237.6M)
Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1237.6M)
Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1237.6M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1241.6M)
Number of Extracted Resistors     : 135482
Number of Extracted Ground Cap.   : 142324
Number of Extracted Coupling Cap. : 218996
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1214.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:29.0  MEM: 1214.367M)
<CMD> rcOut -setload RISCV.setload -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1214.4M)
<CMD> rcOut -setres RISCV.setres -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1214.4M)
<CMD> rcOut -spf RISCV.spf -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.4  MEM= 1214.4M)
<CMD> rcOut -spef RISCV.spef -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1214.4M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'RISCV' of instances=20995 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1180.3M)
Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1230.4M)
Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1230.4M)
Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1230.4M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1230.4M)
Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1230.4M)
Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1230.4M)
Extracted 70.0015% (CPU Time= 0:00:00.9  MEM= 1230.4M)
Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1230.4M)
Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1230.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1234.4M)
Number of Extracted Resistors     : 135482
Number of Extracted Ground Cap.   : 142324
Number of Extracted Coupling Cap. : 218996
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1218.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:30.0  MEM: 1218.367M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1185.86)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1268.84 CPU=0:00:06.9 REAL=0:01:17)
End delay calculation (fullDC). (MEM=1268.84 CPU=0:00:07.4 REAL=0:01:24)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1268.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1268.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1276.89)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1244.88 CPU=0:00:00.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1244.88 CPU=0:00:00.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:09.6 real=0:01:49 totSessionCpu=0:03:57 mem=1244.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  | -0.000  | -0.000  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.032%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 13.3 sec
Total Real time: 153.0 sec
Total Memory Usage: 1150.320312 Mbytes
Reset AAE Options
<CMD> saveNetlist RISCV.v
Writing Netlist "RISCV.v" ...
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'RISCV' of instances=20995 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design RISCV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_32476_localhost.localdomain_isa30_bqs51V/RISCV_32476_NoiZBT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1156.3M)
Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1230.4M)
Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1230.4M)
Extracted 30.0019% (CPU Time= 0:00:00.5  MEM= 1230.4M)
Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1230.4M)
Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1230.4M)
Extracted 60.0016% (CPU Time= 0:00:00.9  MEM= 1230.4M)
Extracted 70.0015% (CPU Time= 0:00:01.0  MEM= 1230.4M)
Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1230.4M)
Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1230.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1234.4M)
Number of Extracted Resistors     : 135482
Number of Extracted Ground Cap.   : 142324
Number of Extracted Coupling Cap. : 218996
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1218.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:31.0  MEM: 1218.367M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: RISCV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1216.37)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1299.35 CPU=0:00:06.9 REAL=0:01:18)
End delay calculation (fullDC). (MEM=1299.35 CPU=0:00:07.5 REAL=0:01:25)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1299.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1299.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1307.4)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
Total number of fetched objects 8172
AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1275.39 CPU=0:00:00.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1275.39 CPU=0:00:00.3 REAL=0:00:03.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.936  |  0.001  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.032%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 14.85 sec
Total Real time: 175.0 sec
Total Memory Usage: 1179.277344 Mbytes
Reset AAE Options
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -scope tb_riscv/riscv_comp -start {} -end {} -block {} ../vcd/design.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//RISCV.rpt

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=966.53MB/966.53MB)

Begin Processing Timing Window Data for Power Calculation

** WARN:  (VOLTUS_POWR-1608):   Found conflicting definition for clock 'MY_CLK' in 357.143MHz.
  Retaining original frequency of SDC file.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:01, mem(process/total)=966.55MB/966.55MB)

Parsing VCD file ../vcd/design.vcd

Starting Reading VCD variables
2021-Feb-02 23:11:51 (2021-Feb-02 22:11:51 GMT)
2021-Feb-02 23:11:51 (2021-Feb-02 22:11:51 GMT): 10%
2021-Feb-02 23:11:51 (2021-Feb-02 22:11:51 GMT): 20%
2021-Feb-02 23:11:51 (2021-Feb-02 22:11:51 GMT): 30%
2021-Feb-02 23:11:51 (2021-Feb-02 22:11:51 GMT): 40%
2021-Feb-02 23:11:51 (2021-Feb-02 22:11:51 GMT): 50%
2021-Feb-02 23:11:52 (2021-Feb-02 22:11:52 GMT): 60%
2021-Feb-02 23:11:52 (2021-Feb-02 22:11:52 GMT): 70%
2021-Feb-02 23:11:52 (2021-Feb-02 22:11:52 GMT): 80%
2021-Feb-02 23:11:52 (2021-Feb-02 22:11:52 GMT): 90%

Finished Reading VCD variables
2021-Feb-02 23:11:52 (2021-Feb-02 22:11:52 GMT)
   
The vcd command required:
   		0.11 user, 0.03 system, and 1.35 real seconds

   Total number of value changes: 106895.

   Total simulation time: 5.22e-06s.

** WARN:  (VOLTUS_POWR-1784): Existing clock frequency 357.143MHz is being overwritten with 25.0001MHz on clock rooted on net
'clk'
from VCD file. If intent is to calculate static power using original clock frequency, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

   With this vcd command,  99814 value changes and 5.22e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    : ../vcd/design.vcd
  Names in file that matched to design   : 7081/7086
  Annotation coverage for this file      : 7081/7081 = 100%

  5 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 7081/7081 = 100%
  Percent of VCD annotated nets with zero toggles: 3809/7081 = 53.7918%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=973.55MB/973.55MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Feb-02 23:11:54 (2021-Feb-02 22:11:54 GMT)
2021-Feb-02 23:11:54 (2021-Feb-02 22:11:54 GMT): 10%
2021-Feb-02 23:11:55 (2021-Feb-02 22:11:55 GMT): 20%
2021-Feb-02 23:11:55 (2021-Feb-02 22:11:55 GMT): 30%
2021-Feb-02 23:11:55 (2021-Feb-02 22:11:55 GMT): 40%
2021-Feb-02 23:11:55 (2021-Feb-02 22:11:55 GMT): 50%
2021-Feb-02 23:11:56 (2021-Feb-02 22:11:56 GMT): 60%
2021-Feb-02 23:11:56 (2021-Feb-02 22:11:56 GMT): 70%
2021-Feb-02 23:11:56 (2021-Feb-02 22:11:56 GMT): 80%
2021-Feb-02 23:11:56 (2021-Feb-02 22:11:56 GMT): 90%

Finished Levelizing
2021-Feb-02 23:11:56 (2021-Feb-02 22:11:56 GMT)

Starting Activity Propagation
2021-Feb-02 23:11:57 (2021-Feb-02 22:11:57 GMT)

Finished Activity Propagation
2021-Feb-02 23:12:05 (2021-Feb-02 22:12:05 GMT)

Activity annotation summary:
        Primary Inputs : 66/66 = 100%
          Flop outputs : 1963/1963 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 7081/7081 = 100%

Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:12, mem(process/total)=973.56MB/973.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Feb-02 23:12:05 (2021-Feb-02 22:12:05 GMT)
 ... Calculating switching power
2021-Feb-02 23:12:06 (2021-Feb-02 22:12:06 GMT): 10%
2021-Feb-02 23:12:06 (2021-Feb-02 22:12:06 GMT): 20%
2021-Feb-02 23:12:07 (2021-Feb-02 22:12:07 GMT): 30%
2021-Feb-02 23:12:08 (2021-Feb-02 22:12:08 GMT): 40%
2021-Feb-02 23:12:08 (2021-Feb-02 22:12:08 GMT): 50%
 ... Calculating internal and leakage power
2021-Feb-02 23:12:19 (2021-Feb-02 22:12:19 GMT): 60%
2021-Feb-02 23:12:32 (2021-Feb-02 22:12:32 GMT): 70%
2021-Feb-02 23:12:44 (2021-Feb-02 22:12:44 GMT): 80%
2021-Feb-02 23:12:53 (2021-Feb-02 22:12:53 GMT): 90%

Finished Calculating power
2021-Feb-02 23:12:58 (2021-Feb-02 22:12:58 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:53, mem(process/total)=974.29MB/974.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=974.29MB/974.29MB)

Ended Power Analysis: (cpu=0:00:06, real=0:01:09, mem(process/total)=974.34MB/974.34MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.31785682 	   47.2356%
Total Switching Power:       0.06609035 	    9.8215%
Total Leakage Power:         0.28897102 	   42.9430%
Total Power:                 0.67291819
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:03,
mem(process/total)=974.60MB/974.60MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:01, real=0:00:10,
mem(process/total)=974.61MB/974.61MB)

Output file is .//RISCV.rpt.
<CMD> report_power -outfile report_innovus_02_02.txt -sort { total }
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.31785682 	   47.2356%
Total Switching Power:       0.06609035 	    9.8215%
Total Leakage Power:         0.28897102 	   42.9430%
Total Power:                 0.67291819
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:02,
mem(process/total)=974.96MB/974.96MB)


Output file is .//report_innovus_02_02.txt.
<CMD> saveDesign RISCV_02_02
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/02 23:16:23, mem=975.0M)
% Begin Save netlist data ... (date=02/02 23:16:24, mem=975.7M)
Writing Binary DB to RISCV_02_02.dat/RISCV.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/02 23:16:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=975.9M, current mem=975.9M)
% Begin Save AAE data ... (date=02/02 23:16:25, mem=975.9M)
Saving AAE Data ...
% End Save AAE data ... (date=02/02 23:16:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.9M, current mem=975.9M)
% Begin Save clock tree data ... (date=02/02 23:16:27, mem=976.4M)
% End Save clock tree data ... (date=02/02 23:16:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=976.4M, current mem=976.4M)
Saving preference file RISCV_02_02.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/02 23:16:29, mem=976.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/02 23:16:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=977.0M, current mem=977.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/02 23:16:31, mem=977.0M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=02/02 23:16:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=977.6M, current mem=977.6M)
% Begin Save routing data ... (date=02/02 23:16:33, mem=977.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:06.0 mem=1204.3M) ***
% End Save routing data ... (date=02/02 23:16:39, total cpu=0:00:00.3, real=0:00:06.0, peak res=977.7M, current mem=977.7M)
Saving property file RISCV_02_02.dat/RISCV.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1204.3M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=02/02 23:16:41, mem=977.8M)
% End Save power constraints data ... (date=02/02 23:16:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=977.8M, current mem=977.8M)
my_rc
Generated self-contained design RISCV_02_02.dat
#% End save design ... (date=02/02 23:16:47, total cpu=0:00:01.5, real=0:00:24.0, peak res=977.9M, current mem=972.3M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1205.379M, initial mem = 187.684M) ***
*** Message Summary: 209 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:04:41, real=1:08:39, mem=1205.4M) ---
