$date
  Tue May 19 12:09:18 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_tb $end
$var reg 4 ! sel[3:0] $end
$var reg 4 " inp_a[3:0] $end
$var reg 4 # inp_b[3:0] $end
$var reg 4 $ out_alu[3:0] $end
$scope module alutest $end
$var reg 4 % sel[3:0] $end
$var reg 4 & inp_a[3:0] $end
$var reg 4 ' inp_b[3:0] $end
$var reg 4 ( out_alu[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0001 "
b0100 #
b0101 $
b0000 %
b0001 &
b0100 '
b0101 (
#1000000
b0001 !
b1101 $
b0001 %
b1101 (
#2000000
b0010 !
b0010 $
b0010 %
b0010 (
#3000000
b0011 !
b0000 $
b0011 %
b0000 (
#4000000
b0100 !
b0100 %
#5000000
b0101 !
b0101 $
b0101 %
b0101 (
#6000000
b0110 !
b1110 $
b0110 %
b1110 (
#7000000
b0111 !
b0101 $
b0111 %
b0101 (
#8000000
