#
# t194_cbb.cfg
#
# Copyright (c) 2017, NVIDIA Corporation. All Rights Reserved.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
#
scr.major = 1;
scr.minor = 0;

# SCR Section
scr.0.3 = 0x3c001010; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.2.3 = 0x3c001010; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.3.3 = 0x3c001010; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.4.3 = 0x3c001010; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.5.3 = 0x3c001010; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.6.3 = 0x3c001010; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.7.3 = 0x3c001010; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.8.3 = 0x3c001010; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.9.3 = 0x3c001010; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.10.3 = 0x3c001010; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.11.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.12.3 = 0x3c001010; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.13.3 = 0x3c001010; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.14.3 = 0x3c001010; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.15.3 = 0x3c001010; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.16.3 = 0x3c001010; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.17.3 = 0x3c001010; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.18.3 = 0x3c001010; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.19.3 = 0x3c001010; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.20.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH0_0
scr.21.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH1_0
scr.22.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH2_0
scr.23.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH3_0
scr.24.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH4_0
scr.25.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH5_0
scr.26.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH6_0
scr.27.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH7_0
scr.28.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_DMA_RO_0
scr.29.3 = 0x3c001010; # GPCDMA_AO_SCR_SCR_HYPER_0
scr.30.3 = 0x00000000; # GPCDMA_AO_SCR_SCR_TZ_0
scr.31.3 = 0x3d0020ff; # AONCLUSTER_ERROR_COLLATOR_SCR_EC_SCR_0
scr.32.3 = 0x1800ffff; # GPIO_AA_SCR_00_0
scr.33.3 = 0x1800ffff; # GPIO_AA_SCR_01_0
scr.34.3 = 0x1800ffff; # GPIO_AA_SCR_02_0
scr.35.3 = 0x1800ffff; # GPIO_AA_SCR_03_0
scr.36.3 = 0x1800ffff; # GPIO_AA_SCR_04_0
scr.37.3 = 0x1800ffff; # GPIO_AA_SCR_05_0
scr.38.3 = 0x1800ffff; # GPIO_AA_SCR_06_0
scr.39.3 = 0x1800ffff; # GPIO_AA_SCR_07_0
scr.40.3 = 0x1800ffff; # GPIO_AON_SCR_0
scr.41.3 = 0x1800ffff; # GPIO_BB_SCR_00_0
scr.42.3 = 0x1800ffff; # GPIO_BB_SCR_01_0
scr.43.3 = 0x1800ffff; # GPIO_BB_SCR_02_0
scr.44.3 = 0x1800ffff; # GPIO_BB_SCR_03_0
scr.45.3 = 0x1800ffff; # GPIO_CC_SCR_00_0
scr.46.3 = 0x1800ffff; # GPIO_CC_SCR_01_0
scr.47.3 = 0x1800ffff; # GPIO_CC_SCR_02_0
scr.48.3 = 0x1800ffff; # GPIO_CC_SCR_03_0
scr.49.3 = 0x1800ffff; # GPIO_CC_SCR_04_0
scr.50.3 = 0x1800ffff; # GPIO_CC_SCR_05_0
scr.51.3 = 0x1800ffff; # GPIO_CC_SCR_06_0
scr.52.3 = 0x1800ffff; # GPIO_CC_SCR_07_0
scr.53.3 = 0x1800ffff; # GPIO_DD_SCR_00_0
scr.54.3 = 0x1800ffff; # GPIO_DD_SCR_01_0
scr.55.3 = 0x1800ffff; # GPIO_DD_SCR_02_0
scr.56.3 = 0x1800ffff; # GPIO_EE_SCR_00_0
scr.57.3 = 0x1800ffff; # GPIO_EE_SCR_01_0
scr.58.3 = 0x1800ffff; # GPIO_EE_SCR_02_0
scr.59.3 = 0x1800ffff; # GPIO_EE_SCR_03_0
scr.60.3 = 0x1800ffff; # GPIO_EE_SCR_04_0
scr.61.3 = 0x1800ffff; # GPIO_EE_SCR_05_0
scr.62.3 = 0x1800ffff; # GPIO_EE_SCR_06_0
scr.63.3 = 0x3c001010; # GTE_GPIO_SCR_TEDSCR_0
scr.64.3 = 0x3c001010; # GTE_GPIO_SCR_TESCR_0
scr.65.3 = 0x3c001010; # HSP_INT_AON_SCR_SCR_C0_REG_0
scr.66.3 = 0x3c001111; # HSP_SHRD_MBOX_AON_SCR_SM_0_REG_0
scr.67.3 = 0x3c001212; # HSP_SHRD_MBOX_AON_SCR_SM_1_REG_0
scr.68.3 = 0x3c001414; # HSP_SHRD_MBOX_AON_SCR_SM_2_REG_0
scr.69.3 = 0x3c001818; # HSP_SHRD_MBOX_AON_SCR_SM_3_REG_0
scr.70.3 = 0x3c001010; # HSP_SHRD_MBOX_AON_SCR_SM_4_REG_0
scr.71.3 = 0x3c009090; # HSP_SHRD_MBOX_AON_SCR_SM_5_REG_0
scr.72.3 = 0x3c005050; # HSP_SHRD_MBOX_AON_SCR_SM_6_REG_0
scr.73.3 = 0x3c003030; # HSP_SHRD_MBOX_AON_SCR_SM_7_REG_0
scr.74.3 = 0x3c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_0_REG_0
scr.75.3 = 0x3c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_1_REG_0
scr.76.3 = 0x3c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_2_REG_0
scr.77.3 = 0x3c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_3_REG_0
scr.78.3 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_4_REG_0
scr.79.3 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_5_REG_0
scr.80.3 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_6_REG_0
scr.81.3 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_7_REG_0
scr.82.3 = 0x3a000404; # MSS_AON_CFG_SCR_CMD_CTRL_SCR_0
scr.83.3 = 0x3a000404; # MSS_AON_CFG_SCR_DPD_IO_SCR_0
scr.84.3 = 0x3d002020; # MSS_AON_CFG_SCR_EC_SCR_0
scr.85.3 = 0x3a000404; # MSS_AON_CFG_SCR_VDDP_SEL_SCR_0
scr.86.3 = 0x3a000404; # MSS_AON_CFG_SCR_WEAK_BIAS_SCR_0
scr.87.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM0_EDPD_BG_VTTGEN_SCR_0
scr.88.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM0_E_DPD_SCR_0
scr.89.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM0_SEL_DPD_SCR_0
scr.90.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM1_EDPD_BG_VTTGEN_SCR_0
scr.91.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM1_E_DPD_SCR_0
scr.92.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM1_SEL_DPD_SCR_0
scr.93.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM2_EDPD_BG_VTTGEN_SCR_0
scr.94.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM2_E_DPD_SCR_0
scr.95.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM2_SEL_DPD_SCR_0
scr.96.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM3_EDPD_BG_VTTGEN_SCR_0
scr.97.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM3_E_DPD_SCR_0
scr.98.3 = 0x3a000404; # MSS_AON_CFG_SCR_XM3_SEL_DPD_SCR_0
scr.99.3 = 0x39000202; # MSS_AON_SCRATCH_SCR_NONSECURE_MSS_SCR_0
scr.100.3 = 0x3c0014ff; # AOPM_SCR_SCR_SHARED_0
scr.101.3 = 0x3c001010; # TKE_AON_SCR_TKESCR_0
scr.102.3 = 0x3c001010; # TKE_AON_SCR_TMRSCR0_0
scr.103.3 = 0x3c001010; # TKE_AON_SCR_TMRSCR1_0
scr.104.3 = 0x3c001010; # TKE_AON_SCR_TMRSCR2_0
scr.105.3 = 0x3c001010; # TKE_AON_SCR_TMRSCR3_0
scr.106.3 = 0x3c001010; # TKE_AON_SCR_WDTSCR0_0
scr.107.3 = 0x3a000404; # AOTAG_SCR_AOTAG_SCR_0
scr.108.3 = 0x3c001010; # AOVC_SCR_SCR_PRIVATE_0
scr.109.3 = 0x3c0014ff; # AOVC_SCR_SCR_SHARED_0
scr.110.3 = 0x3f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.111.3 = 0x38000101; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.112.3 = 0x3f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.113.3 = 0x3f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.114.3 = 0x3f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.115.3 = 0x3f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.116.3 = 0x3f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.117.3 = 0x3f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.118.3 = 0x3f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.119.3 = 0x3f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.120.3 = 0x3f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.121.3 = 0x38000101; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.122.3 = 0x3f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.123.3 = 0x3f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.124.3 = 0x3f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.125.3 = 0x3f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.126.3 = 0x3f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.127.3 = 0x3f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.128.3 = 0x3f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.129.3 = 0x3f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.130.3 = 0x3f008080; # HSP_INT_SCR_SCR_C0_REG_0
scr.131.3 = 0x3d002121; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.132.3 = 0x3d002222; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.133.3 = 0x3d002424; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.134.3 = 0x3d002828; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.135.3 = 0x3d003030; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.136.3 = 0x3d00a0a0; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.137.3 = 0x3d006060; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.138.3 = 0x3d002020; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.139.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.140.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.141.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.142.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.143.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.144.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.145.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.146.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.147.3 = 0x3f008080; # TKE_AON_SCR_TKESCR_0
scr.148.3 = 0x3f008080; # TKE_AON_SCR_TMRSCR0_0
scr.149.3 = 0x3f008080; # TKE_AON_SCR_TMRSCR1_0
scr.150.3 = 0x3f008080; # TKE_AON_SCR_TMRSCR2_0
scr.151.3 = 0x3f008080; # TKE_AON_SCR_TMRSCR3_0
scr.152.3 = 0x3f008080; # TKE_AON_SCR_WDTSCR0_0
scr.153.3 = 0x18000101; # DMAAPB_1_SCR_BR_INTR_SCR_0
scr.154.3 = 0x18000101; # DMAAPB_1_SCR_BR_SCR_0
scr.155.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_0_0
scr.156.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_10_0
scr.157.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_11_0
scr.158.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_12_0
scr.159.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_13_0
scr.160.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_14_0
scr.161.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_15_0
scr.162.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_1_0
scr.163.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_2_0
scr.164.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_3_0
scr.165.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_4_0
scr.166.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_5_0
scr.167.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_6_0
scr.168.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_7_0
scr.169.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_8_0
scr.170.3 = 0x38000101; # DMAAPB_1_SCR_FIREWALL_SCR_9_0
scr.171.3 = 0x38000101; # DMAAPB_1_SCR_G1_SCR_0
scr.172.3 = 0x38000101; # DMAAPB_1_SCR_G2_SCR_0
scr.173.3 = 0x38000101; # DMAAPB_1_SCR_G3_SCR_0
scr.174.3 = 0x38000101; # DMAAPB_1_SCR_G4_SCR_0
scr.175.3 = 0x38000101; # DMAAPB_1_SCR_G5_SCR_0
scr.176.3 = 0x38000101; # DMAAPB_1_SCR_G6_SCR_0
scr.177.3 = 0x38000101; # DMAAPB_1_SCR_G7_SCR_0
scr.178.3 = 0x38000101; # DMAAPB_1_SCR_TZ_SCR_0
scr.179.3 = 0x18000101; # DMAAPB_2_SCR_BR_INTR_SCR_0
scr.180.3 = 0x18000101; # DMAAPB_2_SCR_BR_SCR_0
scr.181.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_0_0
scr.182.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_10_0
scr.183.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_11_0
scr.184.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_12_0
scr.185.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_13_0
scr.186.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_14_0
scr.187.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_15_0
scr.188.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_1_0
scr.189.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_2_0
scr.190.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_3_0
scr.191.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_4_0
scr.192.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_5_0
scr.193.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_6_0
scr.194.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_7_0
scr.195.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_8_0
scr.196.3 = 0x38000101; # DMAAPB_2_SCR_FIREWALL_SCR_9_0
scr.197.3 = 0x38000101; # DMAAPB_2_SCR_G1_SCR_0
scr.198.3 = 0x38000101; # DMAAPB_2_SCR_G2_SCR_0
scr.199.3 = 0x38000101; # DMAAPB_2_SCR_G3_SCR_0
scr.200.3 = 0x38000101; # DMAAPB_2_SCR_G4_SCR_0
scr.201.3 = 0x38000101; # DMAAPB_2_SCR_G5_SCR_0
scr.202.3 = 0x38000101; # DMAAPB_2_SCR_G6_SCR_0
scr.203.3 = 0x38000101; # DMAAPB_2_SCR_G7_SCR_0
scr.204.3 = 0x38000101; # DMAAPB_2_SCR_TZ_SCR_0
scr.205.3 = 0x18000101; # SAPB_3_SCR_BR_INTR_SCR_0
scr.206.3 = 0x18000101; # SAPB_3_SCR_BR_SCR_0
scr.207.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_0_0
scr.208.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_10_0
scr.209.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_11_0
scr.210.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_12_0
scr.211.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_13_0
scr.212.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_14_0
scr.213.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_15_0
scr.214.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_1_0
scr.215.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_2_0
scr.216.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_3_0
scr.217.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_4_0
scr.218.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_5_0
scr.219.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_6_0
scr.220.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_7_0
scr.221.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_8_0
scr.222.3 = 0x38000101; # SAPB_3_SCR_FIREWALL_SCR_9_0
scr.223.3 = 0x38000101; # SAPB_3_SCR_G1_SCR_0
scr.224.3 = 0x38000101; # SAPB_3_SCR_G2_SCR_0
scr.225.3 = 0x38000101; # SAPB_3_SCR_G3_SCR_0
scr.226.3 = 0x38000101; # SAPB_3_SCR_G4_SCR_0
scr.227.3 = 0x38000101; # SAPB_3_SCR_G5_SCR_0
scr.228.3 = 0x38000101; # SAPB_3_SCR_G6_SCR_0
scr.229.3 = 0x38000101; # SAPB_3_SCR_G7_SCR_0
scr.230.3 = 0x38000101; # SAPB_3_SCR_TZ_SCR_0
scr.231.3 = 0x18000101; # DMAAPB_4_SCR_BR_INTR_SCR_0
scr.232.3 = 0x18000101; # DMAAPB_4_SCR_BR_SCR_0
scr.233.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_0_0
scr.234.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_10_0
scr.235.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_11_0
scr.236.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_12_0
scr.237.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_13_0
scr.238.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_14_0
scr.239.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_15_0
scr.240.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_1_0
scr.241.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_2_0
scr.242.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_3_0
scr.243.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_4_0
scr.244.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_5_0
scr.245.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_6_0
scr.246.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_7_0
scr.247.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_8_0
scr.248.3 = 0x38000101; # DMAAPB_4_SCR_FIREWALL_SCR_9_0
scr.249.3 = 0x38000101; # DMAAPB_4_SCR_G1_SCR_0
scr.250.3 = 0x38000101; # DMAAPB_4_SCR_G2_SCR_0
scr.251.3 = 0x38000101; # DMAAPB_4_SCR_G3_SCR_0
scr.252.3 = 0x38000101; # DMAAPB_4_SCR_G4_SCR_0
scr.253.3 = 0x38000101; # DMAAPB_4_SCR_G5_SCR_0
scr.254.3 = 0x38000101; # DMAAPB_4_SCR_G6_SCR_0
scr.255.3 = 0x38000101; # DMAAPB_4_SCR_G7_SCR_0
scr.256.3 = 0x38000101; # DMAAPB_4_SCR_TZ_SCR_0
scr.257.3 = 0x18000101; # DMAAPB_5_SCR_BR_INTR_SCR_0
scr.258.3 = 0x18000101; # DMAAPB_5_SCR_BR_SCR_0
scr.259.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_0_0
scr.260.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_10_0
scr.261.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_11_0
scr.262.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_12_0
scr.263.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_13_0
scr.264.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_14_0
scr.265.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_15_0
scr.266.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_1_0
scr.267.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_2_0
scr.268.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_3_0
scr.269.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_4_0
scr.270.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_5_0
scr.271.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_6_0
scr.272.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_7_0
scr.273.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_8_0
scr.274.3 = 0x38000101; # DMAAPB_5_SCR_FIREWALL_SCR_9_0
scr.275.3 = 0x38000101; # DMAAPB_5_SCR_G1_SCR_0
scr.276.3 = 0x38000101; # DMAAPB_5_SCR_G2_SCR_0
scr.277.3 = 0x38000101; # DMAAPB_5_SCR_G3_SCR_0
scr.278.3 = 0x38000101; # DMAAPB_5_SCR_G4_SCR_0
scr.279.3 = 0x38000101; # DMAAPB_5_SCR_G5_SCR_0
scr.280.3 = 0x38000101; # DMAAPB_5_SCR_G6_SCR_0
scr.281.3 = 0x38000101; # DMAAPB_5_SCR_G7_SCR_0
scr.282.3 = 0x38000101; # DMAAPB_5_SCR_TZ_SCR_0
scr.283.3 = 0x18000101; # DMAAPB_6_SCR_BR_INTR_SCR_0
scr.284.3 = 0x18000101; # DMAAPB_6_SCR_BR_SCR_0
scr.285.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_0_0
scr.286.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_10_0
scr.287.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_11_0
scr.288.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_12_0
scr.289.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_13_0
scr.290.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_14_0
scr.291.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_15_0
scr.292.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_1_0
scr.293.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_2_0
scr.294.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_3_0
scr.295.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_4_0
scr.296.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_5_0
scr.297.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_6_0
scr.298.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_7_0
scr.299.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_8_0
scr.300.3 = 0x38000101; # DMAAPB_6_SCR_FIREWALL_SCR_9_0
scr.301.3 = 0x38000101; # DMAAPB_6_SCR_G1_SCR_0
scr.302.3 = 0x38000101; # DMAAPB_6_SCR_G2_SCR_0
scr.303.3 = 0x38000101; # DMAAPB_6_SCR_G3_SCR_0
scr.304.3 = 0x38000101; # DMAAPB_6_SCR_G4_SCR_0
scr.305.3 = 0x38000101; # DMAAPB_6_SCR_G5_SCR_0
scr.306.3 = 0x38000101; # DMAAPB_6_SCR_G6_SCR_0
scr.307.3 = 0x38000101; # DMAAPB_6_SCR_G7_SCR_0
scr.308.3 = 0x38000101; # DMAAPB_6_SCR_TZ_SCR_0
scr.309.3 = 0x1a000404; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.310.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.311.3 = 0x1a000404; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.312.3 = 0x1a000404; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.313.3 = 0x1a000404; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.314.3 = 0x1a000404; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.315.3 = 0x1a000404; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.316.3 = 0x1a000404; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.317.3 = 0x1a000404; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.318.3 = 0x1a000404; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.319.3 = 0x1a000404; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.320.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.321.3 = 0x1a000404; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.322.3 = 0x1a000404; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.323.3 = 0x1a000404; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.324.3 = 0x1a000404; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.325.3 = 0x1a000404; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.326.3 = 0x1a000404; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.327.3 = 0x1a000404; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.328.3 = 0x1a000404; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.329.3 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH0_0
scr.330.3 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH1_0
scr.331.3 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH2_0
scr.332.3 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH3_0
scr.333.3 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_DMA_RO_0
scr.334.3 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_HYPER_0
scr.335.3 = 0x00000000; # GPCDMA_BPMP_SCR_SCR_TZ_0
scr.336.3 = 0x3d0020ff; # BPMP_ERROR_COLLATOR_SCR_EC_SCR_0
scr.337.3 = 0x3a000404; # GTE_APS_SCR_TEDSCR_0
scr.338.3 = 0x3a000404; # GTE_APS_SCR_TESCR_0
scr.339.3 = 0x3a000404; # HSP_INT_SCR_SCR_C0_REG_0
scr.340.3 = 0x3a000505; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.341.3 = 0x3a000606; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.342.3 = 0x3a000404; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.343.3 = 0x3a000c0c; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.344.3 = 0x3a001414; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.345.3 = 0x3a008484; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.346.3 = 0x3a006464; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.347.3 = 0x3a002424; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.348.3 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.349.3 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.350.3 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.351.3 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.352.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.353.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.354.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.355.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.356.3 = 0x3a000404; # BPMP_MISC_SCR_SCR_SHARED_0
scr.357.3 = 0x3a000404; # BPMPPM_SCR_SCR_PRIVATE_0
scr.358.3 = 0x3a000404; # BPMPPM_SCR_SCR_SHARED_0
scr.359.3 = 0x3a000404; # TKE_BPMP_SCR_TKESCR_0
scr.360.3 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR0_0
scr.361.3 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR1_0
scr.362.3 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR2_0
scr.363.3 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR3_0
scr.364.3 = 0x3a000404; # TKE_BPMP_SCR_WDTSCR0_0
scr.365.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_APB_SCR_FMON_0
scr.366.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_CPU_SCR_FMON_0
scr.367.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_I2C_SLOW_SCR_FMON_0
scr.368.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_AON_I2C_SLOW_0
scr.369.3 = 0x1a0024ff; # CLK_RST_CONTROLLER_AON_SCR_CAN_0
scr.370.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_DMIC5_0
scr.371.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_GPIO_0
scr.372.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_HSP_0
scr.373.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_I2C10_0
scr.374.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_I2C2_0
scr.375.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_I2C8_0
scr.376.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_MSS_ENCRYPT_0
scr.377.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_OSC_0
scr.378.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_PLLAON_0
scr.379.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_PRIVATE_0
scr.380.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_PWM4_0
scr.381.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_SHARED_0
scr.382.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_SPI2_0
scr.383.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_TOUCH_0
scr.384.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_TSC_0
scr.385.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UARTC_0
scr.386.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UARTG_0
scr.387.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UART_MIPI_CAL_0
scr.388.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UFS_0
scr.389.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_AXI_CBB_SCR_FMON_0
scr.390.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_AXI_CBB_SCR_FUNC_0
scr.391.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_APB_SCR_FMON_0
scr.392.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_CPU_SCR_FMON_0
scr.393.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_DVFS_0
scr.394.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_PRIVATE_0
scr.395.3 = 0x1a0034ff; # CLK_RST_CONTROLLER_BPMP_SCR_SHARED_0
scr.396.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_SIMON_0
scr.397.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_THERM_0
scr.398.3 = 0x1a0024ff; # CLK_RST_CONTROLLER_CAN1_SCR_FMON_0
scr.399.3 = 0x1a0024ff; # CLK_RST_CONTROLLER_CAN2_SCR_FMON_0
scr.400.3 = 0x1a0014ff; # CLK_RST_CONTROLLER_CLK_SPARE_AON_I2C_SLOW_SCR_FMON_0
scr.401.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_CVNAS_SCR_CVNAS_FMON_0
scr.402.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_CVNAS_SCR_FUNC_0
scr.403.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA0_SCR_DLA0_CORE_FMON_0
scr.404.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA0_SCR_DLA0_FALCON_FMON_0
scr.405.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA0_SCR_FUNC_0
scr.406.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA1_SCR_DLA1_CORE_FMON_0
scr.407.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA1_SCR_DLA1_FALCON_FMON_0
scr.408.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA1_SCR_FUNC_0
scr.409.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSB_SCR_EMCSB_CDB_FMON_0
scr.410.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSB_SCR_EMCSB_CDB_FUNC_0
scr.411.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSB_SCR_EMCSB_CDB_FUNC_RST_0
scr.412.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSC_SCR_EMCSC_CDB_FMON_0
scr.413.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSC_SCR_EMCSC_CDB_FUNC_0
scr.414.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSC_SCR_EMCSC_CDB_FUNC_RST_0
scr.415.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSD_SCR_EMCSD_CDB_FMON_0
scr.416.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSD_SCR_EMCSD_CDB_FUNC_0
scr.417.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSD_SCR_EMCSD_CDB_FUNC_RST_0
scr.418.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMC_SCR_EMC_CDB_FMON_0
scr.419.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMC_SCR_EMC_CDB_FUNC_0
scr.420.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMC_SCR_EMC_CDB_FUNC_RST_0
scr.421.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_AXI_SCR_FMON_0
scr.422.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_PTP_SCR_FMON_0
scr.423.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_SCR_FUNC_0
scr.424.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_TX_SCR_FMON_0
scr.425.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_10_SCR_EC_SCR_0
scr.426.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_11_SCR_EC_SCR_0
scr.427.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_12_SCR_EC_SCR_0
scr.428.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_13_SCR_EC_SCR_0
scr.429.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_14_SCR_EC_SCR_0
scr.430.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_15_SCR_EC_SCR_0
scr.431.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_16_SCR_EC_SCR_0
scr.432.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_17_SCR_EC_SCR_0
scr.433.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_18_SCR_EC_SCR_0
scr.434.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_19_SCR_EC_SCR_0
scr.435.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_20_SCR_EC_SCR_0
scr.436.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_21_SCR_EC_SCR_0
scr.437.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_22_SCR_EC_SCR_0
scr.438.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_23_SCR_EC_SCR_0
scr.439.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_24_SCR_EC_SCR_0
scr.440.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_25_SCR_EC_SCR_0
scr.441.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_26_SCR_EC_SCR_0
scr.442.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_27_SCR_EC_SCR_0
scr.443.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_28_SCR_EC_SCR_0
scr.444.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_29_SCR_EC_SCR_0
scr.445.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_30_SCR_EC_SCR_0
scr.446.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_31_SCR_EC_SCR_0
scr.447.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_32_SCR_EC_SCR_0
scr.448.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_33_SCR_EC_SCR_0
scr.449.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_34_SCR_EC_SCR_0
scr.450.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_35_SCR_EC_SCR_0
scr.451.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_36_SCR_EC_SCR_0
scr.452.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_37_SCR_EC_SCR_0
scr.453.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_38_SCR_EC_SCR_0
scr.454.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_39_SCR_EC_SCR_0
scr.455.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_40_SCR_EC_SCR_0
scr.456.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_4_SCR_EC_SCR_0
scr.457.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_5_SCR_EC_SCR_0
scr.458.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_6_SCR_EC_SCR_0
scr.459.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_7_SCR_EC_SCR_0
scr.460.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_8_SCR_EC_SCR_0
scr.461.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_9_SCR_EC_SCR_0
scr.462.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_AON_SCR_EC_SCR_0
scr.463.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_BPMP_SCR_EC_SCR_0
scr.464.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_RCE_SCR_EC_SCR_0
scr.465.3 = 0x3d0020ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_SCE_SCR_EC_SCR_0
scr.466.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_HOST1X_SCR_FMON_0
scr.467.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_HOST1X_SCR_FUNC_0
scr.468.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C10_SCR_FMON_0
scr.469.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C1_SCR_FMON_0
scr.470.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C1_SCR_FUNC_0
scr.471.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C2_SCR_FMON_0
scr.472.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C3_SCR_FMON_0
scr.473.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C3_SCR_FUNC_0
scr.474.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C4_SCR_FMON_0
scr.475.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C4_SCR_FUNC_0
scr.476.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C5_SCR_FMON_0
scr.477.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C5_SCR_FUNC_0
scr.478.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C6_SCR_FMON_0
scr.479.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C6_SCR_FUNC_0
scr.480.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C7_SCR_FMON_0
scr.481.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C7_SCR_FUNC_0
scr.482.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C8_SCR_FMON_0
scr.483.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C9_SCR_FMON_0
scr.484.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C9_SCR_FUNC_0
scr.485.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C_SLOW_SCR_FMON_0
scr.486.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C_SLOW_SCR_FUNC_0
scr.487.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_ISP_SCR_FMON_0
scr.488.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_ISP_SCR_FUNC_0
scr.489.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_LINK_0_RXLINK_SCR_FMON_0
scr.490.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_LINK_0_TXLINK_SCR_FMON_0
scr.491.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_MSS_ENCRYPT_SCR_FMON_0
scr.492.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVCSI_SCR_FUNC_0
scr.493.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVCSI_SCR_NVCSILP_FMON_0
scr.494.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVCSI_SCR_NVCSI_FMON_0
scr.495.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY0_SCR_FMON_0
scr.496.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY0_SCR_FUNC_0
scr.497.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY1_SCR_FMON_0
scr.498.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY1_SCR_FUNC_0
scr.499.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY2_SCR_FMON_0
scr.500.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY2_SCR_FUNC_0
scr.501.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY3_SCR_FMON_0
scr.502.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY3_SCR_FUNC_0
scr.503.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAYHUB_SCR_FMON_0
scr.504.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC1_SCR_FMON_0
scr.505.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC1_SCR_FUNC_0
scr.506.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC_SCR_FMON_0
scr.507.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC_SCR_FUNC_0
scr.508.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVLINK_SCR_FUNC_0
scr.509.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVLINK_SYS_SCR_FMON_0
scr.510.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX0_SCR_FMON_0
scr.511.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX0_SCR_FUNC_0
scr.512.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX1_SCR_FMON_0
scr.513.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX1_SCR_FUNC_0
scr.514.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA0_SCR_FMON_0
scr.515.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA0_SCR_FUNC_0
scr.516.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA0_VPS_SCR_FMON_0
scr.517.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA1_SCR_FMON_0
scr.518.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA1_SCR_FUNC_0
scr.519.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA1_VPS_SCR_FMON_0
scr.520.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_CPU_SCR_FMON_0
scr.521.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_SCR_DVFS_0
scr.522.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_SCR_PRIVATE_0
scr.523.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_SCR_SHARED_0
scr.524.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_CPU_SCR_FMON_0
scr.525.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_SCR_DVFS_0
scr.526.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_SCR_PRIVATE_0
scr.527.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_SCR_SHARED_0
scr.528.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR0_SCR_FMON_0
scr.529.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR0_SCR_FUNC_0
scr.530.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR1_SCR_FMON_0
scr.531.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR1_SCR_FUNC_0
scr.532.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR2_SCR_FMON_0
scr.533.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR2_SCR_FUNC_0
scr.534.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR3_SCR_FMON_0
scr.535.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR3_SCR_FUNC_0
scr.536.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR_SAFE_SCR_FMON_0
scr.537.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_TSC_REF_SCR_FMON_0
scr.538.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_VIC_SCR_FMON_0
scr.539.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_VIC_SCR_FUNC_0
scr.540.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_VI_SCR_FMON_0
scr.541.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_VI_SCR_FUNC_0
scr.542.3 = 0x3a0004ff; # CLK_RST_CONTROLLER_VREFRO_SYS_SCR_SHARED_0
scr.543.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_0_SCR_EC_SCR_0
scr.544.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_1_SCR_EC_SCR_0
scr.545.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_10_SCR_EC_SCR_0
scr.546.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_11_SCR_EC_SCR_0
scr.547.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_12_SCR_EC_SCR_0
scr.548.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_13_SCR_EC_SCR_0
scr.549.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_14_SCR_EC_SCR_0
scr.550.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_15_SCR_EC_SCR_0
scr.551.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_16_SCR_EC_SCR_0
scr.552.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_17_SCR_EC_SCR_0
scr.553.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_18_SCR_EC_SCR_0
scr.554.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_2_SCR_EC_SCR_0
scr.555.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_3_SCR_EC_SCR_0
scr.556.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_4_SCR_EC_SCR_0
scr.557.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_5_SCR_EC_SCR_0
scr.558.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_6_SCR_EC_SCR_0
scr.559.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_7_SCR_EC_SCR_0
scr.560.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_8_SCR_EC_SCR_0
scr.561.3 = 0x3d0020ff; # CBB_ERR_COLLATOR_9_SCR_EC_SCR_0
scr.562.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_0_0
scr.563.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_1_0
scr.564.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_2_0
scr.565.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_3_0
scr.566.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_4_0
scr.567.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_5_0
scr.568.3 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_MCX2AXI_0
scr.569.3 = 0x1800ffff; # BPMPCVC_SCR_SCR_SHARED_0
scr.570.3 = 0x39000202; # CVNOC_FIREWALL_SCR_DLA0_SCR_SAFETY_0
scr.571.3 = 0x39000202; # CVNOC_FIREWALL_SCR_DLA1_SCR_SAFETY_0
scr.572.3 = 0x39000202; # CVNOC_FIREWALL_SCR_PVA0_SCR_SAFETY_0
scr.573.3 = 0x39000202; # CVNOC_FIREWALL_SCR_PVA1_SCR_SAFETY_0
scr.574.3 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE0_EC_SCR_0
scr.575.3 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE1_EC_SCR_0
scr.576.3 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE2_EC_SCR_0
scr.577.3 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE3_EC_SCR_0
scr.578.3 = 0x3d0020ff; # NV_CVNOC_INIU_ERRCOLLATOR_SCR_EC_SCR_0
scr.579.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.580.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.581.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.582.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.583.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.584.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.585.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.586.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.587.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.588.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.589.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.590.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.591.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.592.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.593.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.594.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.595.3 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.596.3 = 0x3d0020ff; # GPCDMA_ERRCOLLATOR_SCR_EC_SCR_0
scr.597.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH0_0
scr.598.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH10_0
scr.599.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH11_0
scr.600.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH12_0
scr.601.3 = 0x1800fefe; # GPCDMA_SCR_SCR_CH13_0
scr.602.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH14_0
scr.603.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH15_0
scr.604.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH16_0
scr.605.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH17_0
scr.606.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH18_0
scr.607.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH19_0
scr.608.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH1_0
scr.609.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH20_0
scr.610.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH21_0
scr.611.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH22_0
scr.612.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH23_0
scr.613.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH24_0
scr.614.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH25_0
scr.615.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH26_0
scr.616.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH27_0
scr.617.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH28_0
scr.618.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH29_0
scr.619.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH2_0
scr.620.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH30_0
scr.621.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH31_0
scr.622.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH3_0
scr.623.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH4_0
scr.624.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH5_0
scr.625.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH6_0
scr.626.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH7_0
scr.627.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH8_0
scr.628.3 = 0x1800ffff; # GPCDMA_SCR_SCR_CH9_0
scr.629.3 = 0x1800ffff; # GPCDMA_SCR_SCR_DMA_RO_0
scr.630.3 = 0x39000202; # GPCDMA_SCR_SCR_HYPER_0
scr.631.3 = 0x3d002020; # GPCDMA_SCR_SCR_SAFETY_0
scr.632.3 = 0x38000101; # GPCDMA_SCR_SCR_TZ_0
scr.633.3 = 0x1800ffff; # GPIO_A_SCR_00_0
scr.634.3 = 0x1800ffff; # GPIO_A_SCR_01_0
scr.635.3 = 0x1800ffff; # GPIO_A_SCR_02_0
scr.636.3 = 0x1800ffff; # GPIO_A_SCR_03_0
scr.637.3 = 0x1800ffff; # GPIO_A_SCR_04_0
scr.638.3 = 0x1800ffff; # GPIO_A_SCR_05_0
scr.639.3 = 0x1800ffff; # GPIO_A_SCR_06_0
scr.640.3 = 0x1800ffff; # GPIO_A_SCR_07_0
scr.641.3 = 0x1800ffff; # GPIO_B_SCR_00_0
scr.642.3 = 0x1800ffff; # GPIO_B_SCR_01_0
scr.643.3 = 0x1800ffff; # GPIO_CTL0_INTERRUPT_STATUS_VM_SCR_0
scr.644.3 = 0x1800ffff; # GPIO_CTL0_SCR_0
scr.645.3 = 0x1800ffff; # GPIO_CTL0_VM_SCR_0
scr.646.3 = 0x1800ffff; # GPIO_CTL1_INTERRUPT_STATUS_VM_SCR_0
scr.647.3 = 0x1800ffff; # GPIO_CTL1_SCR_0
scr.648.3 = 0x1800ffff; # GPIO_CTL1_VM_SCR_0
scr.649.3 = 0x1800ffff; # GPIO_CTL2_INTERRUPT_STATUS_VM_SCR_0
scr.650.3 = 0x1800ffff; # GPIO_CTL2_SCR_0
scr.651.3 = 0x1800ffff; # GPIO_CTL2_VM_SCR_0
scr.652.3 = 0x1800ffff; # GPIO_CTL3_INTERRUPT_STATUS_VM_SCR_0
scr.653.3 = 0x1800ffff; # GPIO_CTL3_SCR_0
scr.654.3 = 0x1800ffff; # GPIO_CTL3_VM_SCR_0
scr.655.3 = 0x1800ffff; # GPIO_CTL4_INTERRUPT_STATUS_VM_SCR_0
scr.656.3 = 0x1800ffff; # GPIO_CTL4_SCR_0
scr.657.3 = 0x1800ffff; # GPIO_CTL4_VM_SCR_0
scr.658.3 = 0x1800ffff; # GPIO_CTL5_INTERRUPT_STATUS_VM_SCR_0
scr.659.3 = 0x1800ffff; # GPIO_CTL5_SCR_0
scr.660.3 = 0x1800ffff; # GPIO_CTL5_VM_SCR_0
scr.661.3 = 0x1800ffff; # GPIO_C_SCR_00_0
scr.662.3 = 0x1800ffff; # GPIO_C_SCR_01_0
scr.663.3 = 0x1800ffff; # GPIO_C_SCR_02_0
scr.664.3 = 0x1800ffff; # GPIO_C_SCR_03_0
scr.665.3 = 0x1800ffff; # GPIO_C_SCR_04_0
scr.666.3 = 0x1800ffff; # GPIO_C_SCR_05_0
scr.667.3 = 0x1800ffff; # GPIO_C_SCR_06_0
scr.668.3 = 0x1800ffff; # GPIO_C_SCR_07_0
scr.669.3 = 0x1800ffff; # GPIO_D_SCR_00_0
scr.670.3 = 0x1800ffff; # GPIO_D_SCR_01_0
scr.671.3 = 0x1800ffff; # GPIO_D_SCR_02_0
scr.672.3 = 0x1800ffff; # GPIO_D_SCR_03_0
scr.673.3 = 0x1800ffff; # GPIO_E_SCR_00_0
scr.674.3 = 0x1800ffff; # GPIO_E_SCR_01_0
scr.675.3 = 0x1800ffff; # GPIO_E_SCR_02_0
scr.676.3 = 0x1800ffff; # GPIO_E_SCR_03_0
scr.677.3 = 0x1800ffff; # GPIO_E_SCR_04_0
scr.678.3 = 0x1800ffff; # GPIO_E_SCR_05_0
scr.679.3 = 0x1800ffff; # GPIO_E_SCR_06_0
scr.680.3 = 0x1800ffff; # GPIO_E_SCR_07_0
scr.681.3 = 0x1800ffff; # GPIO_FF_SCR_00_0
scr.682.3 = 0x1800ffff; # GPIO_FF_SCR_01_0
scr.683.3 = 0x1800ffff; # GPIO_F_SCR_00_0
scr.684.3 = 0x1800ffff; # GPIO_F_SCR_01_0
scr.685.3 = 0x1800ffff; # GPIO_F_SCR_02_0
scr.686.3 = 0x1800ffff; # GPIO_F_SCR_03_0
scr.687.3 = 0x1800ffff; # GPIO_F_SCR_04_0
scr.688.3 = 0x1800ffff; # GPIO_F_SCR_05_0
scr.689.3 = 0x1800ffff; # GPIO_GG_SCR_00_0
scr.690.3 = 0x1800ffff; # GPIO_GG_SCR_01_0
scr.691.3 = 0x1800ffff; # GPIO_G_SCR_00_0
scr.692.3 = 0x1800ffff; # GPIO_G_SCR_01_0
scr.693.3 = 0x1800ffff; # GPIO_G_SCR_02_0
scr.694.3 = 0x1800ffff; # GPIO_G_SCR_03_0
scr.695.3 = 0x1800ffff; # GPIO_G_SCR_04_0
scr.696.3 = 0x1800ffff; # GPIO_G_SCR_05_0
scr.697.3 = 0x1800ffff; # GPIO_G_SCR_06_0
scr.698.3 = 0x1800ffff; # GPIO_G_SCR_07_0
scr.699.3 = 0x1800ffff; # GPIO_H_SCR_00_0
scr.700.3 = 0x1800ffff; # GPIO_H_SCR_01_0
scr.701.3 = 0x1800ffff; # GPIO_H_SCR_02_0
scr.702.3 = 0x1800ffff; # GPIO_H_SCR_03_0
scr.703.3 = 0x1800ffff; # GPIO_H_SCR_04_0
scr.704.3 = 0x1800ffff; # GPIO_H_SCR_05_0
scr.705.3 = 0x1800ffff; # GPIO_H_SCR_06_0
scr.706.3 = 0x1800ffff; # GPIO_H_SCR_07_0
scr.707.3 = 0x1800ffff; # GPIO_I_SCR_00_0
scr.708.3 = 0x1800ffff; # GPIO_I_SCR_01_0
scr.709.3 = 0x1800ffff; # GPIO_I_SCR_02_0
scr.710.3 = 0x1800ffff; # GPIO_I_SCR_03_0
scr.711.3 = 0x1800ffff; # GPIO_I_SCR_04_0
scr.712.3 = 0x1800ffff; # GPIO_J_SCR_00_0
scr.713.3 = 0x1800ffff; # GPIO_J_SCR_01_0
scr.714.3 = 0x1800ffff; # GPIO_J_SCR_02_0
scr.715.3 = 0x1800ffff; # GPIO_J_SCR_03_0
scr.716.3 = 0x1800ffff; # GPIO_J_SCR_04_0
scr.717.3 = 0x1800ffff; # GPIO_J_SCR_05_0
scr.718.3 = 0x1800ffff; # GPIO_K_SCR_00_0
scr.719.3 = 0x1800ffff; # GPIO_K_SCR_01_0
scr.720.3 = 0x1800ffff; # GPIO_K_SCR_02_0
scr.721.3 = 0x1800ffff; # GPIO_K_SCR_03_0
scr.722.3 = 0x1800ffff; # GPIO_K_SCR_04_0
scr.723.3 = 0x1800ffff; # GPIO_K_SCR_05_0
scr.724.3 = 0x1800ffff; # GPIO_K_SCR_06_0
scr.725.3 = 0x1800ffff; # GPIO_K_SCR_07_0
scr.726.3 = 0x1800ffff; # GPIO_L_SCR_00_0
scr.727.3 = 0x1800ffff; # GPIO_L_SCR_01_0
scr.728.3 = 0x1800ffff; # GPIO_L_SCR_02_0
scr.729.3 = 0x1800ffff; # GPIO_L_SCR_03_0
scr.730.3 = 0x1800ffff; # GPIO_M_SCR_00_0
scr.731.3 = 0x1800ffff; # GPIO_M_SCR_01_0
scr.732.3 = 0x1800ffff; # GPIO_M_SCR_02_0
scr.733.3 = 0x1800ffff; # GPIO_M_SCR_03_0
scr.734.3 = 0x1800ffff; # GPIO_M_SCR_04_0
scr.735.3 = 0x1800ffff; # GPIO_M_SCR_05_0
scr.736.3 = 0x1800ffff; # GPIO_M_SCR_06_0
scr.737.3 = 0x1800ffff; # GPIO_M_SCR_07_0
scr.738.3 = 0x1800ffff; # GPIO_N_SCR_00_0
scr.739.3 = 0x1800ffff; # GPIO_N_SCR_01_0
scr.740.3 = 0x1800ffff; # GPIO_N_SCR_02_0
scr.741.3 = 0x1800ffff; # GPIO_O_SCR_00_0
scr.742.3 = 0x1800ffff; # GPIO_O_SCR_01_0
scr.743.3 = 0x1800ffff; # GPIO_O_SCR_02_0
scr.744.3 = 0x1800ffff; # GPIO_O_SCR_03_0
scr.745.3 = 0x1800ffff; # GPIO_O_SCR_04_0
scr.746.3 = 0x1800ffff; # GPIO_O_SCR_05_0
scr.747.3 = 0x1800ffff; # GPIO_P_SCR_00_0
scr.748.3 = 0x1800ffff; # GPIO_P_SCR_01_0
scr.749.3 = 0x1800ffff; # GPIO_P_SCR_02_0
scr.750.3 = 0x1800ffff; # GPIO_P_SCR_03_0
scr.751.3 = 0x1800ffff; # GPIO_P_SCR_04_0
scr.752.3 = 0x1800ffff; # GPIO_P_SCR_05_0
scr.753.3 = 0x1800ffff; # GPIO_P_SCR_06_0
scr.754.3 = 0x1800ffff; # GPIO_P_SCR_07_0
scr.755.3 = 0x1800ffff; # GPIO_Q_SCR_00_0
scr.756.3 = 0x1800ffff; # GPIO_Q_SCR_01_0
scr.757.3 = 0x1800ffff; # GPIO_Q_SCR_02_0
scr.758.3 = 0x1800ffff; # GPIO_Q_SCR_03_0
scr.759.3 = 0x1800ffff; # GPIO_Q_SCR_04_0
scr.760.3 = 0x1800ffff; # GPIO_Q_SCR_05_0
scr.761.3 = 0x1800ffff; # GPIO_Q_SCR_06_0
scr.762.3 = 0x1800ffff; # GPIO_Q_SCR_07_0
scr.763.3 = 0x1800ffff; # GPIO_R_SCR_00_0
scr.764.3 = 0x1800ffff; # GPIO_R_SCR_01_0
scr.765.3 = 0x1800ffff; # GPIO_R_SCR_02_0
scr.766.3 = 0x1800ffff; # GPIO_R_SCR_03_0
scr.767.3 = 0x1800ffff; # GPIO_R_SCR_04_0
scr.768.3 = 0x1800ffff; # GPIO_R_SCR_05_0
scr.769.3 = 0x1800ffff; # GPIO_S_SCR_00_0
scr.770.3 = 0x1800ffff; # GPIO_S_SCR_01_0
scr.771.3 = 0x1800ffff; # GPIO_S_SCR_02_0
scr.772.3 = 0x1800ffff; # GPIO_S_SCR_03_0
scr.773.3 = 0x1800ffff; # GPIO_S_SCR_04_0
scr.774.3 = 0x1800ffff; # GPIO_S_SCR_05_0
scr.775.3 = 0x1800ffff; # GPIO_S_SCR_06_0
scr.776.3 = 0x1800ffff; # GPIO_S_SCR_07_0
scr.777.3 = 0x1800ffff; # GPIO_T_SCR_00_0
scr.778.3 = 0x1800ffff; # GPIO_T_SCR_01_0
scr.779.3 = 0x1800ffff; # GPIO_T_SCR_02_0
scr.780.3 = 0x1800ffff; # GPIO_T_SCR_03_0
scr.781.3 = 0x1800ffff; # GPIO_T_SCR_04_0
scr.782.3 = 0x1800ffff; # GPIO_T_SCR_05_0
scr.783.3 = 0x1800ffff; # GPIO_T_SCR_06_0
scr.784.3 = 0x1800ffff; # GPIO_T_SCR_07_0
scr.785.3 = 0x1800ffff; # GPIO_U_SCR_00_0
scr.786.3 = 0x1800ffff; # GPIO_V_SCR_00_0
scr.787.3 = 0x1800ffff; # GPIO_V_SCR_01_0
scr.788.3 = 0x1800ffff; # GPIO_V_SCR_02_0
scr.789.3 = 0x1800ffff; # GPIO_V_SCR_03_0
scr.790.3 = 0x1800ffff; # GPIO_V_SCR_04_0
scr.791.3 = 0x1800ffff; # GPIO_V_SCR_05_0
scr.792.3 = 0x1800ffff; # GPIO_V_SCR_06_0
scr.793.3 = 0x1800ffff; # GPIO_V_SCR_07_0
scr.794.3 = 0x1800ffff; # GPIO_W_SCR_00_0
scr.795.3 = 0x1800ffff; # GPIO_W_SCR_01_0
scr.796.3 = 0x1800ffff; # GPIO_X_SCR_00_0
scr.797.3 = 0x1800ffff; # GPIO_X_SCR_01_0
scr.798.3 = 0x1800ffff; # GPIO_X_SCR_02_0
scr.799.3 = 0x1800ffff; # GPIO_X_SCR_03_0
scr.800.3 = 0x1800ffff; # GPIO_X_SCR_04_0
scr.801.3 = 0x1800ffff; # GPIO_X_SCR_05_0
scr.802.3 = 0x1800ffff; # GPIO_X_SCR_06_0
scr.803.3 = 0x1800ffff; # GPIO_X_SCR_07_0
scr.804.3 = 0x1800ffff; # GPIO_Y_SCR_00_0
scr.805.3 = 0x1800ffff; # GPIO_Y_SCR_01_0
scr.806.3 = 0x1800ffff; # GPIO_Y_SCR_02_0
scr.807.3 = 0x1800ffff; # GPIO_Y_SCR_03_0
scr.808.3 = 0x1800ffff; # GPIO_Y_SCR_04_0
scr.809.3 = 0x1800ffff; # GPIO_Y_SCR_05_0
scr.810.3 = 0x1800ffff; # GPIO_Y_SCR_06_0
scr.811.3 = 0x1800ffff; # GPIO_Y_SCR_07_0
scr.812.3 = 0x1800ffff; # GPIO_Z_SCR_00_0
scr.813.3 = 0x1800ffff; # GPIO_Z_SCR_01_0
scr.814.3 = 0x1800ffff; # GPIO_Z_SCR_02_0
scr.815.3 = 0x1800ffff; # GPIO_Z_SCR_03_0
scr.816.3 = 0x1800ffff; # GPIO_Z_SCR_04_0
scr.817.3 = 0x1800ffff; # GPIO_Z_SCR_05_0
scr.818.3 = 0x1800ffff; # GPIO_Z_SCR_06_0
scr.819.3 = 0x1800ffff; # GPIO_Z_SCR_07_0
scr.820.3 = 0x3d0020ff; # HOST1X_THOST_SCR_EC_SCR_0
scr.821.3 = 0x39000202; # HOST1X_THOST_SCR_SCR_HYPRV1_0
scr.822.3 = 0x3d0020ff; # HOST1X_THOST_SCR_SCR_SAFETY_0
scr.823.3 = 0x38000101; # INTR_CTLR_CHANNEL0_SCR_CHANNEL0_SCRD_0
scr.824.3 = 0x38000101; # INTR_CTLR_CHANNEL0_SCR_CHANNEL0_SCRE_0
scr.825.3 = 0x38000101; # INTR_CTLR_CHANNEL1_SCR_CHANNEL1_SCRD_0
scr.826.3 = 0x38000101; # INTR_CTLR_CHANNEL1_SCR_CHANNEL1_SCRE_0
scr.827.3 = 0x38000101; # INTR_CTLR_CHANNEL2_SCR_CHANNEL2_SCRD_0
scr.828.3 = 0x38000101; # INTR_CTLR_CHANNEL2_SCR_CHANNEL2_SCRE_0
scr.829.3 = 0x38000101; # INTR_CTLR_CHANNEL3_SCR_CHANNEL3_SCRD_0
scr.830.3 = 0x38000101; # INTR_CTLR_CHANNEL3_SCR_CHANNEL3_SCRE_0
scr.831.3 = 0x38000101; # INTR_CTLR_CHANNEL4_SCR_CHANNEL4_SCRD_0
scr.832.3 = 0x38000101; # INTR_CTLR_CHANNEL4_SCR_CHANNEL4_SCRE_0
scr.833.3 = 0x38000101; # INTR_CTLR_CHANNEL5_SCR_CHANNEL5_SCRD_0
scr.834.3 = 0x38000101; # INTR_CTLR_CHANNEL5_SCR_CHANNEL5_SCRE_0
scr.835.3 = 0x38000101; # INTR_CTLR_CHANNEL6_SCR_CHANNEL6_SCRD_0
scr.836.3 = 0x38000101; # INTR_CTLR_CHANNEL6_SCR_CHANNEL6_SCRE_0
scr.837.3 = 0x38000101; # INTR_CTLR_CHANNEL7_SCR_CHANNEL7_SCRD_0
scr.838.3 = 0x38000101; # INTR_CTLR_CHANNEL7_SCR_CHANNEL7_SCRE_0
scr.839.3 = 0x18000101; # INTR_CTLR_COMMON_SCR_SCR_COMMON_0
scr.840.3 = 0x18000303; # GTE_INTR_CTLR_SCR_TEDSCR_0
scr.841.3 = 0x18000303; # GTE_INTR_CTLR_SCR_TESCR_0
scr.842.3 = 0x18000303; # GTE_INTR_CTLR_SCR_TEDSCR_0
scr.843.3 = 0x18000303; # GTE_INTR_CTLR_SCR_TESCR_0
scr.844.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.845.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.846.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.847.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.848.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.849.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.850.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.851.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.852.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.853.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.854.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.855.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.856.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.857.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.858.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.859.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.860.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.861.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.862.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.863.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.864.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.865.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.866.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.867.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.868.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.869.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.870.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.871.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.872.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.873.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.874.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.875.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.876.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.877.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.878.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.879.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.880.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.881.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.882.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.883.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.884.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.885.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.886.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.887.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.888.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.889.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.890.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.891.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.892.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.893.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.894.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.895.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.896.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.897.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.898.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.899.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.900.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.901.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.902.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.903.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.904.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.905.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.906.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.907.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.908.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.909.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.910.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.911.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.912.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.913.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.914.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.915.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.916.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.917.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.918.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.919.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.920.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.921.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.922.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.923.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.924.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.925.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.926.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.927.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.928.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.929.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.930.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.931.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.932.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.933.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.934.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.935.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.936.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.937.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.938.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.939.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.940.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.941.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.942.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.943.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.944.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.945.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.946.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.947.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.948.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.949.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.950.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.951.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.952.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.953.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.954.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.955.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.956.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.957.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.958.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.959.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.960.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.961.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.962.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.963.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.964.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.965.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.966.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.967.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.968.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.969.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.970.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.971.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.972.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.973.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.974.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.975.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.976.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.977.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.978.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.979.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.980.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.981.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.982.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.983.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.984.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.985.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.986.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.987.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.988.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.989.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.990.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.991.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.992.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.993.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.994.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.995.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.996.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.997.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.998.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.999.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.1000.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.1001.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.1002.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.1003.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.1004.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.1005.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.1006.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.1007.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.1008.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.1009.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.1010.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.1011.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.1012.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.1013.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.1014.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.1015.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.1016.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.1017.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.1018.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.1019.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.1020.3 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.1021.3 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.1022.3 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.1023.3 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.1024.3 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.1025.3 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.1026.3 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.1027.3 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.1028.3 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.1029.3 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.1030.3 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.1031.3 = 0x3d0020ff; # MISC_EC_SCR_EC_SCR_0
scr.1032.3 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.1033.3 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.1034.3 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.1035.3 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.1036.3 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.1037.3 = 0x3d0020ff; # QUALENG_SCR_EC_SCR_0
scr.1038.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_CAM_I2C_SCL_0
scr.1039.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_CAM_I2C_SDA_0
scr.1040.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_EXTPERIPH1_CLK_0
scr.1041.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_EXTPERIPH2_CLK_0
scr.1042.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO04_0
scr.1043.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO05_0
scr.1044.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO06_0
scr.1045.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO07_0
scr.1046.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO20_0
scr.1047.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO21_0
scr.1048.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO22_0
scr.1049.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO23_0
scr.1050.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO40_0
scr.1051.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO41_0
scr.1052.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO42_0
scr.1053.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO43_0
scr.1054.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO44_0
scr.1055.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO45_0
scr.1056.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_CTS_0
scr.1057.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_RTS_0
scr.1058.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_RX_0
scr.1059.3 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_TX_0
scr.1060.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_AUD_MCLK_0
scr.1061.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_DIN_0
scr.1062.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_DOUT_0
scr.1063.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_FS_0
scr.1064.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_SCLK_0
scr.1065.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_DIN_0
scr.1066.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_DOUT_0
scr.1067.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_FS_0
scr.1068.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_SCLK_0
scr.1069.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_DIN_0
scr.1070.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_DOUT_0
scr.1071.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_FS_0
scr.1072.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_SCLK_0
scr.1073.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO30_0
scr.1074.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO31_0
scr.1075.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO32_0
scr.1076.3 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO33_0
scr.1077.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_CLK_0
scr.1078.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_CMD_0
scr.1079.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_COMP_0
scr.1080.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT0_0
scr.1081.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT1_0
scr.1082.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT2_0
scr.1083.3 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT3_0
scr.1084.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_CS_N_0
scr.1085.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO0_0
scr.1086.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO1_0
scr.1087.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO2_0
scr.1088.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO3_0
scr.1089.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_SCK_0
scr.1090.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_CS_N_0
scr.1091.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO0_0
scr.1092.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO1_0
scr.1093.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO2_0
scr.1094.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO3_0
scr.1095.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_SCK_0
scr.1096.3 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI_COMP_0
scr.1097.3 = 0x1800ffff; # PADCTL_SYS_SCR_EC_SCR_0
scr.1098.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_AO_RETENTION_N_0
scr.1099.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_BATT_OC_0
scr.1100.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_CLK_32K_IN_0
scr.1101.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_PMU_INT_N_0
scr.1102.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_POWER_ON_0
scr.1103.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_PWR_I2C_SCL_0
scr.1104.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_PWR_I2C_SDA_0
scr.1105.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_SAFE_STATE_0
scr.1106.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_SHUTDOWN_N_0
scr.1107.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_SOC_PWR_REQ_0
scr.1108.3 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_VCOMP_ALERT_0
scr.1109.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_CV_PWR_REQ_0
scr.1110.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_GPU_PWR_REQ_0
scr.1111.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_GP_PWM2_0
scr.1112.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_GP_PWM3_0
scr.1113.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_CS0_0
scr.1114.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_CS1_0
scr.1115.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_MISO_0
scr.1116.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_MOSI_0
scr.1117.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_SCK_0
scr.1118.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_CS0_0
scr.1119.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_CS1_0
scr.1120.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_MISO_0
scr.1121.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_MOSI_0
scr.1122.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_SCK_0
scr.1123.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_CTS_0
scr.1124.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_RTS_0
scr.1125.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_RX_0
scr.1126.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_TX_0
scr.1127.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_CTS_0
scr.1128.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_RTS_0
scr.1129.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_RX_0
scr.1130.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_TX_0
scr.1131.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_USB_VBUS_EN0_0
scr.1132.3 = 0x1800ffff; # PADCTL_UART_SCR_SCR_USB_VBUS_EN1_0
scr.1133.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN2_I2C_SCL_0
scr.1134.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN2_I2C_SDA_0
scr.1135.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN8_I2C_SCL_0
scr.1136.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN8_I2C_SDA_0
scr.1137.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_CS0_0
scr.1138.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_MISO_0
scr.1139.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_MOSI_0
scr.1140.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_SCK_0
scr.1141.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_TOUCH_CLK_0
scr.1142.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_UART3_RX_0
scr.1143.3 = 0x1800ffff; # PADCTL_AO_SCR_SCR_UART3_TX_0
scr.1144.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_DIN_0
scr.1145.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_DOUT_0
scr.1146.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_EN_0
scr.1147.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_ERR_0
scr.1148.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_STB_0
scr.1149.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_WAKE_0
scr.1150.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_DIN_0
scr.1151.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_DOUT_0
scr.1152.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_EN_0
scr.1153.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_ERR_0
scr.1154.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_STB_0
scr.1155.3 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_WAKE_0
scr.1156.3 = 0x1800ffff; # PADCTL_EDP_SCR_EC_SCR_0
scr.1157.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH0_HPD_0
scr.1158.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH1_HPD_0
scr.1159.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH2_HPD_0
scr.1160.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH3_HPD_0
scr.1161.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_HDMI_CEC_0
scr.1162.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO50_0
scr.1163.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO51_0
scr.1164.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO52_0
scr.1165.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO53_0
scr.1166.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO54_0
scr.1167.3 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO55_0
scr.1168.3 = 0x1800ffff; # PADCTL_UFS_SCR_SCR_UFS0_REF_CLK_0
scr.1169.3 = 0x1800ffff; # PADCTL_UFS_SCR_SCR_UFS0_RST_0
scr.1170.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_DIN_0
scr.1171.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_DOUT_0
scr.1172.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_FS_0
scr.1173.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_SCLK_0
scr.1174.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_DIN_0
scr.1175.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_DOUT_0
scr.1176.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_FS_0
scr.1177.3 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_SCLK_0
scr.1178.3 = 0x1800ffff; # PADCTL_PEX_CTL_2_SCR_SCR_PEX_L5_CLKREQ_N_0
scr.1179.3 = 0x1800ffff; # PADCTL_PEX_CTL_2_SCR_SCR_PEX_L5_RST_N_0
scr.1180.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_COMP_0
scr.1181.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD0_0
scr.1182.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD1_0
scr.1183.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD2_0
scr.1184.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD3_0
scr.1185.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RXC_0
scr.1186.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RX_CTL_0
scr.1187.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_SMA_MDC_0
scr.1188.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_SMA_MDIO_0
scr.1189.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD0_0
scr.1190.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD1_0
scr.1191.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD2_0
scr.1192.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD3_0
scr.1193.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TXC_0
scr.1194.3 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TX_CTL_0
scr.1195.3 = 0x1800ffff; # PADCTL_PWR_CTL_SCR_SCR_CPU_PWR_REQ_0_0
scr.1196.3 = 0x1800ffff; # PADCTL_PWR_CTL_SCR_SCR_CPU_PWR_REQ_1_0
scr.1197.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_DIN_0
scr.1198.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_DOUT_0
scr.1199.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_FS_0
scr.1200.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_SCLK_0
scr.1201.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_GEN1_I2C_SCL_0
scr.1202.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_GEN1_I2C_SDA_0
scr.1203.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO00_0
scr.1204.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO01_0
scr.1205.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO02_0
scr.1206.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO03_0
scr.1207.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO08_0
scr.1208.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO09_0
scr.1209.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO10_0
scr.1210.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO11_0
scr.1211.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO12_0
scr.1212.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO13_0
scr.1213.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO14_0
scr.1214.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_CTS_0
scr.1215.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_RTS_0
scr.1216.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_RX_0
scr.1217.3 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_TX_0
scr.1218.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_CLK_0
scr.1219.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_IN_0
scr.1220.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT0_0
scr.1221.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT1_0
scr.1222.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT2_0
scr.1223.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT3_0
scr.1224.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT4_0
scr.1225.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT5_0
scr.1226.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT6_0
scr.1227.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT7_0
scr.1228.3 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC_COMP_0
scr.1229.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_0
scr.1230.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_CLK_0
scr.1231.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_CMD_0
scr.1232.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT0_0
scr.1233.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT1_0
scr.1234.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT2_0
scr.1235.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT3_0
scr.1236.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT4_0
scr.1237.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT5_0
scr.1238.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT6_0
scr.1239.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT7_0
scr.1240.3 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DQS_0
scr.1241.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L0_CLKREQ_N_0
scr.1242.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L0_RST_N_0
scr.1243.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L1_CLKREQ_N_0
scr.1244.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L1_RST_N_0
scr.1245.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L2_CLKREQ_N_0
scr.1246.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L2_RST_N_0
scr.1247.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L3_CLKREQ_N_0
scr.1248.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L3_RST_N_0
scr.1249.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L4_CLKREQ_N_0
scr.1250.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L4_RST_N_0
scr.1251.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_WAKE_N_0
scr.1252.3 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_SATA_DEV_SLP_0
scr.1253.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_CLK_0
scr.1254.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_CMD_0
scr.1255.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_COMP_0
scr.1256.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT0_0
scr.1257.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT1_0
scr.1258.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT2_0
scr.1259.3 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT3_0
scr.1260.3 = 0x1a0014ff; # PMC_IMPL_SCR_AMAP_SCR_0
scr.1261.3 = 0x1a0014ff; # PMC_IMPL_SCR_AOVC_LOCK_SCR_0
scr.1262.3 = 0x1a0014ff; # PMC_IMPL_SCR_ASYNC_RST_SC7_SCR_0
scr.1263.3 = 0x1a0014ff; # PMC_IMPL_SCR_ASYNC_RST_SCR_0
scr.1264.3 = 0x1a0014ff; # PMC_IMPL_SCR_BLINK_TIMER_SCR_0
scr.1265.3 = 0x1a0014ff; # PMC_IMPL_SCR_CNTRL_SCR_0
scr.1266.3 = 0x1a0014ff; # PMC_IMPL_SCR_CV_SCR_0
scr.1267.3 = 0x1a0014ff; # PMC_IMPL_SCR_DIRECT_THERMTRIP_CFG_SCR_0
scr.1268.3 = 0x1a0014ff; # PMC_IMPL_SCR_DPD_ENABLE_SCR_0
scr.1269.3 = 0x1a0014ff; # PMC_IMPL_SCR_DPD_PADS_ORIDE_SCR_0
scr.1270.3 = 0x1a0014ff; # PMC_IMPL_SCR_DVDD_SCR_0
scr.1271.3 = 0x1a0014ff; # PMC_IMPL_SCR_EVENT_COUNTER_SCR_0
scr.1272.3 = 0x1a0014ff; # PMC_IMPL_SCR_E_18V_PWR_SCR_0
scr.1273.3 = 0x1a0014ff; # PMC_IMPL_SCR_E_33V_PWR_SCR_0
scr.1274.3 = 0x1a0014ff; # PMC_IMPL_SCR_FMON_COM_SCR_0
scr.1275.3 = 0x1a0014ff; # PMC_IMPL_SCR_GPU_SCR_0
scr.1276.3 = 0x1a0014ff; # PMC_IMPL_SCR_IODPD1_SCR_0
scr.1277.3 = 0x1a0014ff; # PMC_IMPL_SCR_IODPD2_SCR_0
scr.1278.3 = 0x1a0014ff; # PMC_IMPL_SCR_IODPD7_SCR_0
scr.1279.3 = 0x1a0014ff; # PMC_IMPL_SCR_IODPD8_SCR_0
scr.1280.3 = 0x1a0014ff; # PMC_IMPL_SCR_OSCnFUSE_CK_SCR_0
scr.1281.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AONPG_SCR_0
scr.1282.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_CACHE_SCR_0
scr.1283.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_CAN0_SCR_0
scr.1284.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_CAN1_SCR_0
scr.1285.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM0_SCR_0
scr.1286.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM1_SCR_0
scr.1287.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM2_SCR_0
scr.1288.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM3_SCR_0
scr.1289.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM4_SCR_0
scr.1290.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM5_SCR_0
scr.1291.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM6_SCR_0
scr.1292.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AOPG_TCM7_SCR_0
scr.1293.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AUD_SCR_0
scr.1294.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_BPMP_SCR_0
scr.1295.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_COM_SCR_0
scr.1296.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DISPB_SCR_0
scr.1297.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DISPC_SCR_0
scr.1298.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DISP_SCR_0
scr.1299.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DLAA_SCR_0
scr.1300.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DLAB_SCR_0
scr.1301.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_ISPA_SCR_0
scr.1302.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_MISC_SCR_0
scr.1303.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_MSS_SCRATCH_SCR_0
scr.1304.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVDECA_SCR_0
scr.1305.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVDECB_SCR_0
scr.1306.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVENCA_SCR_0
scr.1307.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVENCB_SCR_0
scr.1308.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVJPG_SCR_0
scr.1309.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVL_SCR_0
scr.1310.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_OVERRIDE_SCR_0
scr.1311.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX1A_SCR_0
scr.1312.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX4A_SCR_0
scr.1313.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX8A_SCR_0
scr.1314.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX8B_SCR_0
scr.1315.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PVAA_SCR_0
scr.1316.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PVAB_SCR_0
scr.1317.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_RCE_SCR_0
scr.1318.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_SAX_SCR_0
scr.1319.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_SCE_SCR_0
scr.1320.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_SCRATCH_SCR_0
scr.1321.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_VE_SCR_0
scr.1322.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_VIC_SCR_0
scr.1323.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_XUSBA_SCR_0
scr.1324.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_XUSBB_SCR_0
scr.1325.3 = 0x3a0004ff; # PMC_IMPL_SCR_PG_XUSBC_SCR_0
scr.1326.3 = 0x1a0014ff; # PMC_IMPL_SCR_PMC_CK_SCR_0
scr.1327.3 = 0x1a0014ff; # PMC_IMPL_SCR_PWRGOOD_TIMER_SCR_0
scr.1328.3 = 0x1a0014ff; # PMC_IMPL_SCR_RAMDUMP_COM_SCR_0
scr.1329.3 = 0x1a0014ff; # PMC_IMPL_SCR_RAMDUMP_TIMEOUT_SCR_0
scr.1330.3 = 0x1a0014ff; # PMC_IMPL_SCR_SC78_SCR_0
scr.1331.3 = 0x1a0014ff; # PMC_IMPL_SCR_SC7_DEBUG_SCR_0
scr.1332.3 = 0x1a0014ff; # PMC_IMPL_SCR_SEL_DPD_TIM_SCR_0
scr.1333.3 = 0x1a0014ff; # PMC_IMPL_SCR_TEST_CLK_MUX_SCR_0
scr.1334.3 = 0x1a0014ff; # PMC_IMPL_SCR_VFMON_CTRL_SCR_0
scr.1335.3 = 0x1a0014ff; # PMC_IMPL_SCR_VFMON_ST_SCR_0
scr.1336.3 = 0x1800ffff; # PMC_MISC_SCR_SATA_PWRGT_SCR_0
scr.1337.3 = 0x19000280; # PVA_CFG_SCR_CCQ_0
scr.1338.3 = 0x19000082; # PVA_CFG_SCR_CCQ_STATUS_0
scr.1339.3 = 0x1f008282; # PVA_CFG_SCR_CFG_ID_0
scr.1340.3 = 0x1f008282; # PVA_CFG_SCR_CFG_INTR_0
scr.1341.3 = 0x1f008282; # PVA_CFG_SCR_CFG_STATUS_0
scr.1342.3 = 0x19000282; # PVA_CFG_SCR_PRIV_0
scr.1343.3 = 0x19000282; # PVA_CFG_SCR_PRIV_SID_0
scr.1344.3 = 0x19000202; # PVA_CFG_SCR_USER_0
scr.1345.3 = 0x19008282; # PVA_CFG_SCR_USER_SID_0
scr.1346.3 = 0x19008282; # PVA_CFG_SCR_VPSSEG_0
scr.1347.3 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1348.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1349.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1350.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1351.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1352.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1353.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1354.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1355.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1356.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1357.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1358.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1359.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1360.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1361.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1362.3 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1363.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1364.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1365.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1366.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1367.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1368.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1369.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1370.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1371.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1372.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1373.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1374.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1375.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1376.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1377.3 = 0x19000202; # PVA_EVP_SCR_EVP_0
scr.1378.3 = 0x19000202; # GTE_APS_SCR_TEDSCR_0
scr.1379.3 = 0x19000202; # GTE_APS_SCR_TESCR_0
scr.1380.3 = 0x19008282; # HSP_INT_SCR_SCR_C0_REG_0
scr.1381.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1382.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1383.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1384.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1385.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1386.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1387.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1388.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1389.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1390.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1391.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1392.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1393.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1394.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1395.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1396.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1397.3 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1398.3 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1399.3 = 0x1f000202; # PVA_PM_SCR_PPM_0
scr.1400.3 = 0x19000282; # PVA_PROC_SCR_PROC_0
scr.1401.3 = 0x1f008282; # PVA_PROC_SCR_PROC_DBG_0
scr.1402.3 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_INTR_0
scr.1403.3 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM0_0
scr.1404.3 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM1_0
scr.1405.3 = 0x18000282; # PVA_SEC_ERROR_COLLATOR_SCR_EC_SCR_0
scr.1406.3 = 0x19008282; # PVA_SEC_SCR_SECEXT_INTR_EVENT_0
scr.1407.3 = 0x1f008282; # PVA_SEC_SCR_SEC_INTR_EVENT_0
scr.1408.3 = 0x19000202; # TKE_PVA_SCR_TKESCR_0
scr.1409.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR0_0
scr.1410.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR1_0
scr.1411.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR2_0
scr.1412.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR3_0
scr.1413.3 = 0x19000202; # TKE_PVA_SCR_WDTSCR0_0
scr.1414.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1415.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1416.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1417.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1418.3 = 0x19000280; # PVA_CFG_SCR_CCQ_0
scr.1419.3 = 0x19000082; # PVA_CFG_SCR_CCQ_STATUS_0
scr.1420.3 = 0x1f008282; # PVA_CFG_SCR_CFG_ID_0
scr.1421.3 = 0x1f008282; # PVA_CFG_SCR_CFG_INTR_0
scr.1422.3 = 0x1f008282; # PVA_CFG_SCR_CFG_STATUS_0
scr.1423.3 = 0x19000282; # PVA_CFG_SCR_PRIV_0
scr.1424.3 = 0x19000282; # PVA_CFG_SCR_PRIV_SID_0
scr.1425.3 = 0x19000202; # PVA_CFG_SCR_USER_0
scr.1426.3 = 0x19008282; # PVA_CFG_SCR_USER_SID_0
scr.1427.3 = 0x19008282; # PVA_CFG_SCR_VPSSEG_0
scr.1428.3 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1429.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1430.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1431.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1432.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1433.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1434.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1435.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1436.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1437.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1438.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1439.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1440.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1441.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1442.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1443.3 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1444.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1445.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1446.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1447.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1448.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1449.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1450.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1451.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1452.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1453.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1454.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1455.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1456.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1457.3 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1458.3 = 0x19000202; # PVA_EVP_SCR_EVP_0
scr.1459.3 = 0x19000202; # GTE_APS_SCR_TEDSCR_0
scr.1460.3 = 0x19000202; # GTE_APS_SCR_TESCR_0
scr.1461.3 = 0x19008282; # HSP_INT_SCR_SCR_C0_REG_0
scr.1462.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1463.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1464.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1465.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1466.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1467.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1468.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1469.3 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1470.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1471.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1472.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1473.3 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1474.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1475.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1476.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1477.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1478.3 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1479.3 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1480.3 = 0x1f000202; # PVA_PM_SCR_PPM_0
scr.1481.3 = 0x19000282; # PVA_PROC_SCR_PROC_0
scr.1482.3 = 0x1f008282; # PVA_PROC_SCR_PROC_DBG_0
scr.1483.3 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_INTR_0
scr.1484.3 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM0_0
scr.1485.3 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM1_0
scr.1486.3 = 0x18000282; # PVA_SEC_ERROR_COLLATOR_SCR_EC_SCR_0
scr.1487.3 = 0x19008282; # PVA_SEC_SCR_SECEXT_INTR_EVENT_0
scr.1488.3 = 0x1f008282; # PVA_SEC_SCR_SEC_INTR_EVENT_0
scr.1489.3 = 0x19000202; # TKE_PVA_SCR_TKESCR_0
scr.1490.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR0_0
scr.1491.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR1_0
scr.1492.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR2_0
scr.1493.3 = 0x19000202; # TKE_PVA_SCR_TMRSCR3_0
scr.1494.3 = 0x19000202; # TKE_PVA_SCR_WDTSCR0_0
scr.1495.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1496.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1497.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1498.3 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1499.3 = 0x1f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1500.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1501.3 = 0x1f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1502.3 = 0x1f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1503.3 = 0x1f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1504.3 = 0x1f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1505.3 = 0x1f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1506.3 = 0x1f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1507.3 = 0x1f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1508.3 = 0x1f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1509.3 = 0x1f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1510.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1511.3 = 0x1f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1512.3 = 0x1f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1513.3 = 0x1f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1514.3 = 0x1f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1515.3 = 0x1f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1516.3 = 0x1f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1517.3 = 0x1f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1518.3 = 0x1f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1519.3 = 0x3f008080; # GPCDMA_SCE_ERRCOLLATOR_SCR_EC_SCR_0
scr.1520.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH0_0
scr.1521.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH1_0
scr.1522.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH2_0
scr.1523.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH3_0
scr.1524.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH4_0
scr.1525.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH5_0
scr.1526.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH6_0
scr.1527.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH7_0
scr.1528.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_DMA_RO_0
scr.1529.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_HYPER_0
scr.1530.3 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_SAFETY_0
scr.1531.3 = 0x38000101; # GPCDMA_SCE_SCR_SCR_TZ_0
scr.1532.3 = 0x3d0020ff; # SCE_EC_SCR_EC_SCR_0
scr.1533.3 = 0x3f008080; # GTE_APS_SCR_TEDSCR_0
scr.1534.3 = 0x3f008080; # GTE_APS_SCR_TESCR_0
scr.1535.3 = 0x3f008080; # HSP_INT_SCR_SCR_C0_REG_0
scr.1536.3 = 0x3f008181; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1537.3 = 0x3f008282; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1538.3 = 0x3f008484; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1539.3 = 0x3f008888; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1540.3 = 0x3f009090; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1541.3 = 0x3f008080; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1542.3 = 0x3f00c0c0; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1543.3 = 0x3f00a0a0; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1544.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1545.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1546.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1547.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1548.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1549.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1550.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1551.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1552.3 = 0x3d0020ff; # SCE_MISC_SCR_EC_SCR_0
scr.1553.3 = 0x3f008080; # SCE_MISC_SCR_SCR0_0
scr.1554.3 = 0x3f008080; # SCEPM_SCR_SCR_PRIVATE_0
scr.1555.3 = 0x3f008484; # SCEPM_SCR_SCR_SHARED_0
scr.1556.3 = 0x3f008080; # TKE_SCE_SCR_TKESCR_0
scr.1557.3 = 0x3f008080; # TKE_SCE_SCR_TMRSCR0_0
scr.1558.3 = 0x3f008080; # TKE_SCE_SCR_TMRSCR1_0
scr.1559.3 = 0x3f008080; # TKE_SCE_SCR_TMRSCR2_0
scr.1560.3 = 0x3f008080; # TKE_SCE_SCR_TMRSCR3_0
scr.1561.3 = 0x3f008080; # TKE_SCE_SCR_WDTSCR0_0
scr.1562.3 = 0x390001ff; # RTC2_SCR_AOWDTSCR_0
scr.1563.3 = 0x3a0001ff; # RTC2_SCR_CNTSCR_0
scr.1564.3 = 0x3b0001ff; # RTC2_SCR_RTCSCR_0
scr.1565.3 = 0x1d002020; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1566.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1567.3 = 0x1d002020; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1568.3 = 0x1d002020; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1569.3 = 0x1d002020; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1570.3 = 0x1d002020; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1571.3 = 0x1d002020; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1572.3 = 0x1d002020; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1573.3 = 0x1d002020; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1574.3 = 0x1d002020; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1575.3 = 0x1d002020; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1576.3 = 0x39000202; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1577.3 = 0x1d002020; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1578.3 = 0x1d002020; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1579.3 = 0x1d002020; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1580.3 = 0x1d002020; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1581.3 = 0x1d002020; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1582.3 = 0x1d002020; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1583.3 = 0x1d002020; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1584.3 = 0x1d002020; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1585.3 = 0x3d002020; # GPCDMA_SCE_ERRCOLLATOR_SCR_EC_SCR_0
scr.1586.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH0_0
scr.1587.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH1_0
scr.1588.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH2_0
scr.1589.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH3_0
scr.1590.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH4_0
scr.1591.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH5_0
scr.1592.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH6_0
scr.1593.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH7_0
scr.1594.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_DMA_RO_0
scr.1595.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_HYPER_0
scr.1596.3 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_SAFETY_0
scr.1597.3 = 0x00000000; # GPCDMA_SCE_SCR_SCR_TZ_0
scr.1598.3 = 0x3d0020ff; # SCE_EC_SCR_EC_SCR_0
scr.1599.3 = 0x3d002020; # GTE_APS_SCR_TEDSCR_0
scr.1600.3 = 0x3d002020; # GTE_APS_SCR_TESCR_0
scr.1601.3 = 0x3d002020; # HSP_INT_SCR_SCR_C0_REG_0
scr.1602.3 = 0x3d002121; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1603.3 = 0x3d002222; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1604.3 = 0x3d002424; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1605.3 = 0x3d002828; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1606.3 = 0x3d003030; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1607.3 = 0x3d00a0a0; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1608.3 = 0x3d006060; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1609.3 = 0x3d002020; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1610.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1611.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1612.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1613.3 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1614.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1615.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1616.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1617.3 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1618.3 = 0x3d0020ff; # SCE_MISC_SCR_EC_SCR_0
scr.1619.3 = 0x3d002020; # SCE_MISC_SCR_SCR0_0
scr.1620.3 = 0x3d002020; # SCEPM_SCR_SCR_PRIVATE_0
scr.1621.3 = 0x3d002020; # SCEPM_SCR_SCR_SHARED_0
scr.1622.3 = 0x3d002020; # TKE_SCE_SCR_TKESCR_0
scr.1623.3 = 0x3d002020; # TKE_SCE_SCR_TMRSCR0_0
scr.1624.3 = 0x3d002020; # TKE_SCE_SCR_TMRSCR1_0
scr.1625.3 = 0x3d002020; # TKE_SCE_SCR_TMRSCR2_0
scr.1626.3 = 0x3d002020; # TKE_SCE_SCR_TMRSCR3_0
scr.1627.3 = 0x3d002020; # TKE_SCE_SCR_WDTSCR0_0
scr.1628.3 = 0x39000202; # SCRATCH_SCR_NON_SECURE_SCRATCH_SCR_0
scr.1629.3 = 0x39000606; # SCRATCH_SCR_RSV100_SCR_0
scr.1630.3 = 0x38000101; # SCRATCH_SCR_RSV101_SCR_0
scr.1631.3 = 0x38000101; # SCRATCH_SCR_RSV102_SCR_0
scr.1632.3 = 0x38000101; # SCRATCH_SCR_RSV103_SCR_0
scr.1633.3 = 0x38000101; # SCRATCH_SCR_RSV104_SCR_0
scr.1634.3 = 0x38000101; # SCRATCH_SCR_RSV105_SCR_0
scr.1635.3 = 0x38000101; # SCRATCH_SCR_RSV106_SCR_0
scr.1636.3 = 0x38000101; # SCRATCH_SCR_RSV107_SCR_0
scr.1637.3 = 0x38000101; # SCRATCH_SCR_RSV108_SCR_0
scr.1638.3 = 0x38000101; # SCRATCH_SCR_RSV109_SCR_0
scr.1639.3 = 0x38000101; # SCRATCH_SCR_RSV110_SCR_0
scr.1640.3 = 0x38000101; # SCRATCH_SCR_RSV38_SCR_0
scr.1641.3 = 0x38000101; # SCRATCH_SCR_RSV39_SCR_0
scr.1642.3 = 0x38000101; # SCRATCH_SCR_RSV40_SCR_0
scr.1643.3 = 0x38000101; # SCRATCH_SCR_RSV41_SCR_0
scr.1644.3 = 0x3a000404; # SCRATCH_SCR_RSV45_SCR_0
scr.1645.3 = 0x3a000404; # SCRATCH_SCR_RSV46_SCR_0
scr.1646.3 = 0x3a000404; # SCRATCH_SCR_RSV47_SCR_0
scr.1647.3 = 0x3a000404; # SCRATCH_SCR_RSV48_SCR_0
scr.1648.3 = 0x3a000505; # SCRATCH_SCR_RSV49_SCR_0
scr.1649.3 = 0x3a000404; # SCRATCH_SCR_RSV51_SCR_0
scr.1650.3 = 0x38000101; # SCRATCH_SCR_RSV52_SCR_0
scr.1651.3 = 0x38000101; # SCRATCH_SCR_RSV53_SCR_0
scr.1652.3 = 0x38000101; # SCRATCH_SCR_RSV54_SCR_0
scr.1653.3 = 0x38000101; # SCRATCH_SCR_RSV55_SCR_0
scr.1654.3 = 0x38000101; # SCRATCH_SCR_RSV56_SCR_0
scr.1655.3 = 0x38000101; # SCRATCH_SCR_RSV57_SCR_0
scr.1656.3 = 0x38000101; # SCRATCH_SCR_RSV58_SCR_0
scr.1657.3 = 0x38000101; # SCRATCH_SCR_RSV59_SCR_0
scr.1658.3 = 0x38000101; # SCRATCH_SCR_RSV60_SCR_0
scr.1659.3 = 0x38000101; # SCRATCH_SCR_RSV61_SCR_0
scr.1660.3 = 0x38000101; # SCRATCH_SCR_RSV62_SCR_0
scr.1661.3 = 0x38000101; # SCRATCH_SCR_RSV63_SCR_0
scr.1662.3 = 0x38000101; # SCRATCH_SCR_RSV64_SCR_0
scr.1663.3 = 0x38000101; # SCRATCH_SCR_RSV65_SCR_0
scr.1664.3 = 0x38000101; # SCRATCH_SCR_RSV66_SCR_0
scr.1665.3 = 0x38000101; # SCRATCH_SCR_RSV67_SCR_0
scr.1666.3 = 0x38000101; # SCRATCH_SCR_RSV68_SCR_0
scr.1667.3 = 0x38000101; # SCRATCH_SCR_RSV69_SCR_0
scr.1668.3 = 0x38000101; # SCRATCH_SCR_RSV70_SCR_0
scr.1669.3 = 0x38000101; # SCRATCH_SCR_RSV71_SCR_0
scr.1670.3 = 0x38000101; # SCRATCH_SCR_RSV72_SCR_0
scr.1671.3 = 0x38000101; # SCRATCH_SCR_RSV73_SCR_0
scr.1672.3 = 0x38000101; # SCRATCH_SCR_RSV74_SCR_0
scr.1673.3 = 0x38000101; # SCRATCH_SCR_RSV75_SCR_0
scr.1674.3 = 0x38000101; # SCRATCH_SCR_RSV76_SCR_0
scr.1675.3 = 0x38000101; # SCRATCH_SCR_RSV77_SCR_0
scr.1676.3 = 0x38000101; # SCRATCH_SCR_RSV78_SCR_0
scr.1677.3 = 0x38000101; # SCRATCH_SCR_RSV79_SCR_0
scr.1678.3 = 0x38000101; # SCRATCH_SCR_RSV80_SCR_0
scr.1679.3 = 0x38000101; # SCRATCH_SCR_RSV81_SCR_0
scr.1680.3 = 0x38000101; # SCRATCH_SCR_RSV82_SCR_0
scr.1681.3 = 0x38000101; # SCRATCH_SCR_RSV83_SCR_0
scr.1682.3 = 0x38000101; # SCRATCH_SCR_RSV84_SCR_0
scr.1683.3 = 0x38000101; # SCRATCH_SCR_RSV85_SCR_0
scr.1684.3 = 0x38000101; # SCRATCH_SCR_RSV86_SCR_0
scr.1685.3 = 0x38000909; # SCRATCH_SCR_RSV87_SCR_0
scr.1686.3 = 0x38000909; # SCRATCH_SCR_RSV88_SCR_0
scr.1687.3 = 0x38000909; # SCRATCH_SCR_RSV89_SCR_0
scr.1688.3 = 0x38000909; # SCRATCH_SCR_RSV90_SCR_0
scr.1689.3 = 0x39000606; # SCRATCH_SCR_RSV91_SCR_0
scr.1690.3 = 0x39000606; # SCRATCH_SCR_RSV92_SCR_0
scr.1691.3 = 0x39000606; # SCRATCH_SCR_RSV93_SCR_0
scr.1692.3 = 0x39000606; # SCRATCH_SCR_RSV94_SCR_0
scr.1693.3 = 0x39000606; # SCRATCH_SCR_RSV95_SCR_0
scr.1694.3 = 0x39000606; # SCRATCH_SCR_RSV96_SCR_0
scr.1695.3 = 0x38000101; # SCRATCH_SCR_RSV97_SCR_0
scr.1696.3 = 0x3a002424; # SCRATCH_SCR_RSV98_SCR_0
scr.1697.3 = 0x38000101; # SCRATCH_SCR_RSV99_SCR_0
scr.1698.3 = 0x39000202; # SCRATCH_SCR_SCRATCH0_SCR_0
scr.1699.3 = 0x39000202; # SCRATCH_SCR_SCRATCH16_SCR_0
scr.1700.3 = 0x39000202; # SCRATCH_SCR_SCRATCH17_SCR_0
scr.1701.3 = 0x39000202; # SCRATCH_SCR_SCRATCH18_SCR_0
scr.1702.3 = 0x39000202; # SCRATCH_SCR_SCRATCH19_SCR_0
scr.1703.3 = 0x39000202; # SCRATCH_SCR_SCRATCH1_SCR_0
scr.1704.3 = 0x39000202; # SCRATCH_SCR_SCRATCH20_SCR_0
scr.1705.3 = 0x39000202; # SCRATCH_SCR_SCRATCH21_SCR_0
scr.1706.3 = 0x39000202; # SCRATCH_SCR_SCRATCH22_SCR_0
scr.1707.3 = 0x39000202; # SCRATCH_SCR_SCRATCH23_SCR_0
scr.1708.3 = 0x39000202; # SCRATCH_SCR_SCRATCH_BONDOUT_MIRROR_SCR_0
scr.1709.3 = 0x39000202; # SCRATCH_SCR_SCRATCH_ECO_SCR_0
scr.1710.3 = 0x3a0004ff; # SOC_THERM_SCR_SCR_PRIVATE_0
scr.1711.3 = 0x3a0004ff; # SOC_THERM_SCR_SCR_SHARED_0
scr.1712.3 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_0_REG_0
scr.1713.3 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_1_REG_0
scr.1714.3 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_2_REG_0
scr.1715.3 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_3_REG_0
scr.1716.3 = 0x1800ffff; # HSP_INT_SCR_SCR_C0_REG_0
scr.1717.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_0_REG_0
scr.1718.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_1_REG_0
scr.1719.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_2_REG_0
scr.1720.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_3_REG_0
scr.1721.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_4_REG_0
scr.1722.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_5_REG_0
scr.1723.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_6_REG_0
scr.1724.3 = 0x1800ffff; # HSP_DBELL_SCR_DB_7_REG_0
scr.1725.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1726.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1727.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1728.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1729.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1730.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1731.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1732.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1733.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1734.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1735.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1736.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1737.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1738.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1739.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1740.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1741.3 = 0x39000202; # HSP_INT_SCR_SCR_C0_REG_0
scr.1742.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1743.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1744.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1745.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1746.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1747.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1748.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1749.3 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1750.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1751.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1752.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1753.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1754.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1755.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1756.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1757.3 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1758.3 = 0x39000202; # TKE_TOP_SCR_TKESCR_0
scr.1759.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR0_0
scr.1760.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR1_0
scr.1761.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR2_0
scr.1762.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR3_0
scr.1763.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR4_0
scr.1764.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR5_0
scr.1765.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR6_0
scr.1766.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR7_0
scr.1767.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR8_0
scr.1768.3 = 0x39000202; # TKE_TOP_SCR_TMRSCR9_0
scr.1769.3 = 0x39000202; # TKE_TOP_SCR_WDTSCR0_0
scr.1770.3 = 0x39000202; # TKE_TOP_SCR_WDTSCR1_0
scr.1771.3 = 0x39000202; # TKE_TOP_SCR_WDTSCR2_0
scr.1772.3 = 0x3d0020ff; # TSA_NODE0_SCR_EC_SCR_0
scr.1773.3 = 0x3d0020ff; # TSA_NODE10_SCR_EC_SCR_0
scr.1774.3 = 0x3d0020ff; # TSA_NODE11_SCR_EC_SCR_0
scr.1775.3 = 0x3d0020ff; # TSA_NODE12_SCR_EC_SCR_0
scr.1776.3 = 0x3d0020ff; # TSA_NODE13_SCR_EC_SCR_0
scr.1777.3 = 0x3d0020ff; # TSA_NODE14_SCR_EC_SCR_0
scr.1778.3 = 0x3d0020ff; # TSA_NODE15_SCR_EC_SCR_0
scr.1779.3 = 0x3d0020ff; # TSA_NODE16_SCR_EC_SCR_0
scr.1780.3 = 0x3d0020ff; # TSA_NODE17_SCR_EC_SCR_0
scr.1781.3 = 0x3d0020ff; # TSA_NODE18_SCR_EC_SCR_0
scr.1782.3 = 0x3d0020ff; # TSA_NODE19_SCR_EC_SCR_0
scr.1783.3 = 0x3d0020ff; # TSA_NODE1_SCR_EC_SCR_0
scr.1784.3 = 0x3d0020ff; # TSA_NODE20_SCR_EC_SCR_0
scr.1785.3 = 0x3d0020ff; # TSA_NODE21_SCR_EC_SCR_0
scr.1786.3 = 0x3d0020ff; # TSA_NODE22_SCR_EC_SCR_0
scr.1787.3 = 0x3d0020ff; # TSA_NODE23_SCR_EC_SCR_0
scr.1788.3 = 0x3d0020ff; # TSA_NODE24_SCR_EC_SCR_0
scr.1789.3 = 0x3d0020ff; # TSA_NODE25_SCR_EC_SCR_0
scr.1790.3 = 0x3d0020ff; # TSA_NODE26_SCR_EC_SCR_0
scr.1791.3 = 0x3d0020ff; # TSA_NODE27_SCR_EC_SCR_0
scr.1792.3 = 0x3d0020ff; # TSA_NODE28_SCR_EC_SCR_0
scr.1793.3 = 0x3d0020ff; # TSA_NODE29_SCR_EC_SCR_0
scr.1794.3 = 0x3d0020ff; # TSA_NODE2_SCR_EC_SCR_0
scr.1795.3 = 0x3d0020ff; # TSA_NODE30_SCR_EC_SCR_0
scr.1796.3 = 0x3d0020ff; # TSA_NODE31_SCR_EC_SCR_0
scr.1797.3 = 0x3d0020ff; # TSA_NODE32_SCR_EC_SCR_0
scr.1798.3 = 0x3d0020ff; # TSA_NODE33_SCR_EC_SCR_0
scr.1799.3 = 0x3d0020ff; # TSA_NODE34_SCR_EC_SCR_0
scr.1800.3 = 0x3d0020ff; # TSA_NODE35_SCR_EC_SCR_0
scr.1801.3 = 0x3d0020ff; # TSA_NODE36_SCR_EC_SCR_0
scr.1802.3 = 0x3d0020ff; # TSA_NODE37_SCR_EC_SCR_0
scr.1803.3 = 0x3d0020ff; # TSA_NODE38_SCR_EC_SCR_0
scr.1804.3 = 0x3d0020ff; # TSA_NODE39_SCR_EC_SCR_0
scr.1805.3 = 0x3d0020ff; # TSA_NODE3_SCR_EC_SCR_0
scr.1806.3 = 0x3d0020ff; # TSA_NODE40_SCR_EC_SCR_0
scr.1807.3 = 0x3d0020ff; # TSA_NODE41_SCR_EC_SCR_0
scr.1808.3 = 0x3d0020ff; # TSA_NODE42_SCR_EC_SCR_0
scr.1809.3 = 0x3d0020ff; # TSA_NODE43_SCR_EC_SCR_0
scr.1810.3 = 0x3d0020ff; # TSA_NODE44_SCR_EC_SCR_0
scr.1811.3 = 0x3d0020ff; # TSA_NODE45_SCR_EC_SCR_0
scr.1812.3 = 0x3d0020ff; # TSA_NODE46_SCR_EC_SCR_0
scr.1813.3 = 0x3d0020ff; # TSA_NODE47_SCR_EC_SCR_0
scr.1814.3 = 0x3d0020ff; # TSA_NODE48_SCR_EC_SCR_0
scr.1815.3 = 0x3d0020ff; # TSA_NODE49_SCR_EC_SCR_0
scr.1816.3 = 0x3d0020ff; # TSA_NODE4_SCR_EC_SCR_0
scr.1817.3 = 0x3d0020ff; # TSA_NODE50_SCR_EC_SCR_0
scr.1818.3 = 0x3d0020ff; # TSA_NODE51_SCR_EC_SCR_0
scr.1819.3 = 0x3d0020ff; # TSA_NODE52_SCR_EC_SCR_0
scr.1820.3 = 0x3d0020ff; # TSA_NODE53_SCR_EC_SCR_0
scr.1821.3 = 0x3d0020ff; # TSA_NODE54_SCR_EC_SCR_0
scr.1822.3 = 0x3d0020ff; # TSA_NODE55_SCR_EC_SCR_0
scr.1823.3 = 0x3d0020ff; # TSA_NODE5_SCR_EC_SCR_0
scr.1824.3 = 0x3d0020ff; # TSA_NODE6_SCR_EC_SCR_0
scr.1825.3 = 0x3d0020ff; # TSA_NODE7_SCR_EC_SCR_0
scr.1826.3 = 0x3d0020ff; # TSA_NODE8_SCR_EC_SCR_0
scr.1827.3 = 0x3d0020ff; # TSA_NODE9_SCR_EC_SCR_0
scr.1828.3 = 0x1800ffff; # USEC_CNTR_SCR_USECSCR_0
scr.1829.3 = 0x1800ffff; # TSC_SCR_TSCSCR_0
scr.1830.3 = 0x3c001010; # WAKE_SCR_COAL_SCR_0
scr.1831.3 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_0
scr.1832.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_1
scr.1833.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_10
scr.1834.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_11
scr.1835.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_12
scr.1836.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_13
scr.1837.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_14
scr.1838.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_15
scr.1839.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_16
scr.1840.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_17
scr.1841.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_18
scr.1842.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_19
scr.1843.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_2
scr.1844.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_20
scr.1845.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_21
scr.1846.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_22
scr.1847.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_23
scr.1848.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_24
scr.1849.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_25
scr.1850.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_26
scr.1851.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_27
scr.1852.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_28
scr.1853.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_29
scr.1854.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_3
scr.1855.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_30
scr.1856.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_31
scr.1857.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_32
scr.1858.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_33
scr.1859.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_34
scr.1860.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_35
scr.1861.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_36
scr.1862.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_37
scr.1863.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_38
scr.1864.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_39
scr.1865.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_4
scr.1866.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_40
scr.1867.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_41
scr.1868.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_42
scr.1869.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_43
scr.1870.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_44
scr.1871.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_45
scr.1872.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_46
scr.1873.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_47
scr.1874.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_48
scr.1875.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_49
scr.1876.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_5
scr.1877.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_50
scr.1878.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_51
scr.1879.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_52
scr.1880.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_53
scr.1881.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_54
scr.1882.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_55
scr.1883.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_56
scr.1884.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_57
scr.1885.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_58
scr.1886.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_59
scr.1887.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_6
scr.1888.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_60
scr.1889.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_61
scr.1890.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_62
scr.1891.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_63
scr.1892.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_64
scr.1893.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_65
scr.1894.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_66
scr.1895.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_67
scr.1896.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_68
scr.1897.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_69
scr.1898.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_7
scr.1899.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_70
scr.1900.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_71
scr.1901.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_72
scr.1902.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_73
scr.1903.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_74
scr.1904.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_75
scr.1905.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_76
scr.1906.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_77
scr.1907.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_78
scr.1908.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_79
scr.1909.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_8
scr.1910.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_80
scr.1911.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_81
scr.1912.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_82
scr.1913.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_83
scr.1914.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_84
scr.1915.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_85
scr.1916.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_86
scr.1917.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_87
scr.1918.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_88
scr.1919.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_89
scr.1920.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_9
scr.1921.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_90
scr.1922.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_91
scr.1923.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_92
scr.1924.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_93
scr.1925.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_94
scr.1926.5 = 0x3c001010; # WAKE_SCR_EVENT_CNTRL_SCR_95
scr.1927.3 = 0x3c001010; # WAKE_SCR_GLB_CNTRL_SCR_0
scr.1928.3 = 0x3c001010; # WAKE_SCR_HSP_MASK_SCR_0
scr.1929.3 = 0x3c001010; # WAKE_SCR_SPE_AUTO_MASK_SCR_0
scr.1930.3 = 0x3c001010; # WAKE_SCR_SW_CNTRL_SCR_0
scr.1931.3 = 0x3c001010; # WAKE_SCR_TIER0_ROUTING_SCR_0
scr.1932.3 = 0x3c001010; # WAKE_SCR_TIER1_ROUTING_SCR_0
scr.1933.3 = 0x3c001010; # WAKE_SCR_TIER2_ROUTING_SCR_0
scr.1934.3 = 0x3c001010; # WAKE_SCR_TIER_INT_CTRL_SCR_0
scr.1935.3 = 0x3c001010; # WAKE_SCR_TSC_CNTRL_SCR_0
# BLF Section
scr.1936.3 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_CENTRAL_BLF_CONTROL_REGISTER_0
scr.1937.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_20_CAR_BLF_CONTROL_REGISTER_0
scr.1938.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_22_CAR_BLF_CONTROL_REGISTER_0
scr.1939.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_2_CAR_BLF_CONTROL_REGISTER_0
scr.1940.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_8_CAR_BLF_CONTROL_REGISTER_0
scr.1941.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_9_CAR_BLF_CONTROL_REGISTER_0
scr.1942.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_5_CAR_BLF_CONTROL_REGISTER_0
scr.1943.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_6_CAR_BLF_CONTROL_REGISTER_0
scr.1944.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_10_BLF_CONTROL_REGISTER_0
scr.1945.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_11_BLF_CONTROL_REGISTER_0
scr.1946.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_9_BLF_CONTROL_REGISTER_0
scr.1947.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EQOS_CAR_BLF_CONTROL_REGISTER_0
scr.1948.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EQOS_RX_CAR_BLF_CONTROL_REGISTER_0
scr.1949.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_13_CAR_BLF_CONTROL_REGISTER_0
scr.1950.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_21_CAR_BLF_CONTROL_REGISTER_0
scr.1951.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_22_CAR_BLF_CONTROL_REGISTER_0
scr.1952.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_36_CAR_BLF_CONTROL_REGISTER_0
scr.1953.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_37_CAR_BLF_CONTROL_REGISTER_0
scr.1954.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_4_CAR_BLF_CONTROL_REGISTER_0
scr.1955.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_8_CAR_BLF_CONTROL_REGISTER_0
scr.1956.3 = 0x38009292; # CBB_CENTRAL_NOC_ETHER_QOS_BLF_CONTROL_REGISTER_0
scr.1957.3 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C1_BLF_CONTROL_REGISTER_0
scr.1958.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C1_CAR_BLF_CONTROL_REGISTER_0
scr.1959.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ISP_CAR_BLF_CONTROL_REGISTER_0
scr.1960.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDEC1_CAR_BLF_CONTROL_REGISTER_0
scr.1961.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDEC_CAR_BLF_CONTROL_REGISTER_0
scr.1962.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVENC1_CAR_BLF_CONTROL_REGISTER_0
scr.1963.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVENC_CAR_BLF_CONTROL_REGISTER_0
scr.1964.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLREFE_CAR_BLF_CONTROL_REGISTER_0
scr.1965.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM5_BLF_CONTROL_REGISTER_0
scr.1966.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM5_CAR_BLF_CONTROL_REGISTER_0
scr.1967.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM6_BLF_CONTROL_REGISTER_0
scr.1968.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM6_CAR_BLF_CONTROL_REGISTER_0
scr.1969.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM7_BLF_CONTROL_REGISTER_0
scr.1970.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM7_CAR_BLF_CONTROL_REGISTER_0
scr.1971.3 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI0_BLF_CONTROL_REGISTER_0
scr.1972.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_QSPI0_CAR_BLF_CONTROL_REGISTER_0
scr.1973.3 = 0x3a000404; # CBB_CENTRAL_NOC_SDMMC4_BLF_CONTROL_REGISTER_0
scr.1974.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC4_CAR_BLF_CONTROL_REGISTER_0
scr.1975.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_29_BLF_CONTROL_REGISTER_0
scr.1976.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_3_BLF_CONTROL_REGISTER_0
scr.1977.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_30_BLF_CONTROL_REGISTER_0
scr.1978.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_31_BLF_CONTROL_REGISTER_0
scr.1979.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_4_BLF_CONTROL_REGISTER_0
scr.1980.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_43_BLF_CONTROL_REGISTER_0
scr.1981.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_44_BLF_CONTROL_REGISTER_0
scr.1982.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_45_BLF_CONTROL_REGISTER_0
scr.1983.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_5_BLF_CONTROL_REGISTER_0
scr.1984.3 = 0x18000606; # CBB_CENTRAL_NOC_UART_D_BLF_CONTROL_REGISTER_0
scr.1985.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTD_CAR_BLF_CONTROL_REGISTER_0
scr.1986.3 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_5_BLF_CONTROL_REGISTER_0
scr.1987.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_12_BLF_CONTROL_REGISTER_0
scr.1988.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_13_BLF_CONTROL_REGISTER_0
scr.1989.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCB_CAR_BLF_CONTROL_REGISTER_0
scr.1990.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_33_CAR_BLF_CONTROL_REGISTER_0
scr.1991.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL4_BLF_CONTROL_REGISTER_0
scr.1992.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL4_CAR_BLF_CONTROL_REGISTER_0
scr.1993.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL5_BLF_CONTROL_REGISTER_0
scr.1994.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL5_CAR_BLF_CONTROL_REGISTER_0
scr.1995.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A10_BLF_CONTROL_REGISTER_0
scr.1996.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A11_BLF_CONTROL_REGISTER_0
scr.1997.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A21_BLF_CONTROL_REGISTER_0
scr.1998.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A22_BLF_CONTROL_REGISTER_0
scr.1999.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A4_BLF_CONTROL_REGISTER_0
scr.2000.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A6_BLF_CONTROL_REGISTER_0
scr.2001.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A8_BLF_CONTROL_REGISTER_0
scr.2002.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC4_CAR_BLF_CONTROL_REGISTER_0
scr.2003.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLMSB_CAR_BLF_CONTROL_REGISTER_0
scr.2004.3 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI1_BLF_CONTROL_REGISTER_0
scr.2005.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_QSPI1_CAR_BLF_CONTROL_REGISTER_0
scr.2006.3 = 0x39000303; # CBB_CENTRAL_NOC_SDMMC1_BLF_CONTROL_REGISTER_0
scr.2007.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC1_CAR_BLF_CONTROL_REGISTER_0
scr.2008.3 = 0x39000202; # CBB_CENTRAL_NOC_SDMMC3_BLF_CONTROL_REGISTER_0
scr.2009.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC3_CAR_BLF_CONTROL_REGISTER_0
scr.2010.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_TPIU_PAD_CAR_BLF_CONTROL_REGISTER_0
scr.2011.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_22_BLF_CONTROL_REGISTER_0
scr.2012.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_6_BLF_CONTROL_REGISTER_0
scr.2013.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_UFS_CAR_BLF_CONTROL_REGISTER_0
scr.2014.3 = 0x1a000606; # CBB_CENTRAL_NOC_UFSHC_0_BLF_CONTROL_REGISTER_0
scr.2015.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_VI_SENSOR2_CAR_BLF_CONTROL_REGISTER_0
scr.2016.3 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_6_BLF_CONTROL_REGISTER_0
scr.2017.3 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_AXI2APB_BLF_CONTROL_REGISTER_0
scr.2018.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_13_CAR_BLF_CONTROL_REGISTER_0
scr.2019.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_6_CAR_BLF_CONTROL_REGISTER_0
scr.2020.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_4_CAR_BLF_CONTROL_REGISTER_0
scr.2021.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_2_BLF_CONTROL_REGISTER_0
scr.2022.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_8_BLF_CONTROL_REGISTER_0
scr.2023.3 = 0x1800ffff; # CBB_CENTRAL_NOC_CEC_BLF_CONTROL_REGISTER_0
scr.2024.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_19_CAR_BLF_CONTROL_REGISTER_0
scr.2025.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_20_CAR_BLF_CONTROL_REGISTER_0
scr.2026.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_26_CAR_BLF_CONTROL_REGISTER_0
scr.2027.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_27_CAR_BLF_CONTROL_REGISTER_0
scr.2028.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_28_CAR_BLF_CONTROL_REGISTER_0
scr.2029.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_29_CAR_BLF_CONTROL_REGISTER_0
scr.2030.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_30_CAR_BLF_CONTROL_REGISTER_0
scr.2031.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_31_CAR_BLF_CONTROL_REGISTER_0
scr.2032.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_7_CAR_BLF_CONTROL_REGISTER_0
scr.2033.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EXTPERIPH1_CAR_BLF_CONTROL_REGISTER_0
scr.2034.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EXTPERIPH2_CAR_BLF_CONTROL_REGISTER_0
scr.2035.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EXTPERIPH3_CAR_BLF_CONTROL_REGISTER_0
scr.2036.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL1_BLF_CONTROL_REGISTER_0
scr.2037.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL1_CAR_BLF_CONTROL_REGISTER_0
scr.2038.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL2_BLF_CONTROL_REGISTER_0
scr.2039.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL2_CAR_BLF_CONTROL_REGISTER_0
scr.2040.3 = 0x3f008080; # CBB_CENTRAL_NOC_HDA_BLF_CONTROL_REGISTER_0
scr.2041.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_HDA2CODEC_2X_CAR_BLF_CONTROL_REGISTER_0
scr.2042.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_HDA_CAR_BLF_CONTROL_REGISTER_0
scr.2043.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C12_CAR_BLF_CONTROL_REGISTER_0
scr.2044.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C13_CAR_BLF_CONTROL_REGISTER_0
scr.2045.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C14_CAR_BLF_CONTROL_REGISTER_0
scr.2046.3 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C3_BLF_CONTROL_REGISTER_0
scr.2047.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C3_CAR_BLF_CONTROL_REGISTER_0
scr.2048.3 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C4_BLF_CONTROL_REGISTER_0
scr.2049.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C4_CAR_BLF_CONTROL_REGISTER_0
scr.2050.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C5_BLF_CONTROL_REGISTER_0
scr.2051.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C5_CAR_BLF_CONTROL_REGISTER_0
scr.2052.3 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C6_BLF_CONTROL_REGISTER_0
scr.2053.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C6_CAR_BLF_CONTROL_REGISTER_0
scr.2054.3 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C7_BLF_CONTROL_REGISTER_0
scr.2055.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C7_CAR_BLF_CONTROL_REGISTER_0
scr.2056.3 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C9_BLF_CONTROL_REGISTER_0
scr.2057.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C9_CAR_BLF_CONTROL_REGISTER_0
scr.2058.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_MAUD_CAR_BLF_CONTROL_REGISTER_0
scr.2059.3 = 0x1800ffff; # CBB_CENTRAL_NOC_MIPI_CAL_BLF_CONTROL_REGISTER_0
scr.2060.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVCSI_CAR_BLF_CONTROL_REGISTER_0
scr.2061.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY0_CAR_BLF_CONTROL_REGISTER_0
scr.2062.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY1_CAR_BLF_CONTROL_REGISTER_0
scr.2063.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY2_CAR_BLF_CONTROL_REGISTER_0
scr.2064.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY3_CAR_BLF_CONTROL_REGISTER_0
scr.2065.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_OSC_SOC_CAR_BLF_CONTROL_REGISTER_0
scr.2066.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A0_BLF_CONTROL_REGISTER_0
scr.2067.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A13_BLF_CONTROL_REGISTER_0
scr.2068.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A16_BLF_CONTROL_REGISTER_0
scr.2069.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A2_BLF_CONTROL_REGISTER_0
scr.2070.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A5_BLF_CONTROL_REGISTER_0
scr.2071.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD2_CAR_BLF_CONTROL_REGISTER_0
scr.2072.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD3_CAR_BLF_CONTROL_REGISTER_0
scr.2073.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD4_CAR_BLF_CONTROL_REGISTER_0
scr.2074.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD_CAR_BLF_CONTROL_REGISTER_0
scr.2075.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLDISPHUB_CAR_BLF_CONTROL_REGISTER_0
scr.2076.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLDP_CAR_BLF_CONTROL_REGISTER_0
scr.2077.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLNVCSI_CAR_BLF_CONTROL_REGISTER_0
scr.2078.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM1_BLF_CONTROL_REGISTER_0
scr.2079.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM1_CAR_BLF_CONTROL_REGISTER_0
scr.2080.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM2_BLF_CONTROL_REGISTER_0
scr.2081.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM2_CAR_BLF_CONTROL_REGISTER_0
scr.2082.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM3_BLF_CONTROL_REGISTER_0
scr.2083.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM3_CAR_BLF_CONTROL_REGISTER_0
scr.2084.3 = 0x19000202; # CBB_CENTRAL_NOC_PWM8_BLF_CONTROL_REGISTER_0
scr.2085.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM8_CAR_BLF_CONTROL_REGISTER_0
scr.2086.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SLVSEC_CORE_CAR_BLF_CONTROL_REGISTER_0
scr.2087.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR0_CAR_BLF_CONTROL_REGISTER_0
scr.2088.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR1_CAR_BLF_CONTROL_REGISTER_0
scr.2089.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR2_CAR_BLF_CONTROL_REGISTER_0
scr.2090.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR3_CAR_BLF_CONTROL_REGISTER_0
scr.2091.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SPI1_BLF_CONTROL_REGISTER_0
scr.2092.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SPI1_CAR_BLF_CONTROL_REGISTER_0
scr.2093.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SPI3_BLF_CONTROL_REGISTER_0
scr.2094.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SPI3_CAR_BLF_CONTROL_REGISTER_0
scr.2095.3 = 0x3a000404; # CBB_CENTRAL_NOC_TACH_0_BLF_CONTROL_REGISTER_0
scr.2096.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_TACH_CAR_BLF_CONTROL_REGISTER_0
scr.2097.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_14_BLF_CONTROL_REGISTER_0
scr.2098.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_15_BLF_CONTROL_REGISTER_0
scr.2099.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_16_BLF_CONTROL_REGISTER_0
scr.2100.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_17_BLF_CONTROL_REGISTER_0
scr.2101.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_18_BLF_CONTROL_REGISTER_0
scr.2102.3 = 0x1a000606; # CBB_CENTRAL_NOC_UART_A_BLF_CONTROL_REGISTER_0
scr.2103.3 = 0x1a000606; # CBB_CENTRAL_NOC_UART_B_BLF_CONTROL_REGISTER_0
scr.2104.3 = 0x1a000606; # CBB_CENTRAL_NOC_UART_E_BLF_CONTROL_REGISTER_0
scr.2105.3 = 0x18008282; # CBB_CENTRAL_NOC_UART_F_BLF_CONTROL_REGISTER_0
scr.2106.3 = 0x1a000606; # CBB_CENTRAL_NOC_UART_H_BLF_CONTROL_REGISTER_0
scr.2107.3 = 0x18002626; # CBB_CENTRAL_NOC_UARTA_CAR_BLF_CONTROL_REGISTER_0
scr.2108.3 = 0x1a000606; # CBB_CENTRAL_NOC_UARTB_CAR_BLF_CONTROL_REGISTER_0
scr.2109.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTE_CAR_BLF_CONTROL_REGISTER_0
scr.2110.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTF_CAR_BLF_CONTROL_REGISTER_0
scr.2111.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTH_CAR_BLF_CONTROL_REGISTER_0
scr.2112.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_VI_CAR_BLF_CONTROL_REGISTER_0
scr.2113.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_VI_SENSOR_CAR_BLF_CONTROL_REGISTER_0
scr.2114.3 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_4_BLF_CONTROL_REGISTER_0
scr.2115.3 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_AON_BLF_CONTROL_REGISTER_0
scr.2116.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C0_BLF_CONTROL_REGISTER_0
scr.2117.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C1_BLF_CONTROL_REGISTER_0
scr.2118.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C2_BLF_CONTROL_REGISTER_0
scr.2119.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C3_BLF_CONTROL_REGISTER_0
scr.2120.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C4_BLF_CONTROL_REGISTER_0
scr.2121.3 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_PCIE_BLF_CONTROL_REGISTER_0
scr.2122.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ADC_CV_CAR_BLF_CONTROL_REGISTER_0
scr.2123.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ADSP_CAR_BLF_CONTROL_REGISTER_0
scr.2124.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AHUB_CAR_BLF_CONTROL_REGISTER_0
scr.2125.3 = 0x38000303; # CBB_CENTRAL_NOC_APE_BLF_CONTROL_REGISTER_0
scr.2126.3 = 0x1800ffff; # CBB_CENTRAL_NOC_APE_CAR_BLF_CONTROL_REGISTER_0
scr.2127.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_10_CAR_BLF_CONTROL_REGISTER_0
scr.2128.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_15_CAR_BLF_CONTROL_REGISTER_0
scr.2129.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_16_CAR_BLF_CONTROL_REGISTER_0
scr.2130.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_17_CAR_BLF_CONTROL_REGISTER_0
scr.2131.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_18_CAR_BLF_CONTROL_REGISTER_0
scr.2132.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_21_CAR_BLF_CONTROL_REGISTER_0
scr.2133.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_0_BLF_CONTROL_REGISTER_0
scr.2134.3 = 0x1800ffff; # CBB_CENTRAL_NOC_CV0_BLF_CONTROL_REGISTER_0
scr.2135.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_CV_SOC_CAR_BLF_CONTROL_REGISTER_0
scr.2136.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_CVNAS_CAR_BLF_CONTROL_REGISTER_0
scr.2137.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DLA0_CAR_BLF_CONTROL_REGISTER_0
scr.2138.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DLA1_CAR_BLF_CONTROL_REGISTER_0
scr.2139.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC1_CAR_BLF_CONTROL_REGISTER_0
scr.2140.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC2_CAR_BLF_CONTROL_REGISTER_0
scr.2141.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC3_CAR_BLF_CONTROL_REGISTER_0
scr.2142.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC4_CAR_BLF_CONTROL_REGISTER_0
scr.2143.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DSPK1_CAR_BLF_CONTROL_REGISTER_0
scr.2144.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DSPK2_CAR_BLF_CONTROL_REGISTER_0
scr.2145.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_14_CAR_BLF_CONTROL_REGISTER_0
scr.2146.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_15_CAR_BLF_CONTROL_REGISTER_0
scr.2147.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_16_CAR_BLF_CONTROL_REGISTER_0
scr.2148.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_17_CAR_BLF_CONTROL_REGISTER_0
scr.2149.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_18_CAR_BLF_CONTROL_REGISTER_0
scr.2150.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S1_CAR_BLF_CONTROL_REGISTER_0
scr.2151.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S2_CAR_BLF_CONTROL_REGISTER_0
scr.2152.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S3_CAR_BLF_CONTROL_REGISTER_0
scr.2153.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S4_CAR_BLF_CONTROL_REGISTER_0
scr.2154.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S5_CAR_BLF_CONTROL_REGISTER_0
scr.2155.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S6_CAR_BLF_CONTROL_REGISTER_0
scr.2156.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVHS_SOC_CAR_BLF_CONTROL_REGISTER_0
scr.2157.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLA1_CAR_BLF_CONTROL_REGISTER_0
scr.2158.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLA_CAR_BLF_CONTROL_REGISTER_0
scr.2159.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLCV2_CAR_BLF_CONTROL_REGISTER_0
scr.2160.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLCV3_CAR_BLF_CONTROL_REGISTER_0
scr.2161.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLCV_CAR_BLF_CONTROL_REGISTER_0
scr.2162.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PVA0_CAR_BLF_CONTROL_REGISTER_0
scr.2163.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PVA1_CAR_BLF_CONTROL_REGISTER_0
scr.2164.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SPDIF_CAR_BLF_CONTROL_REGISTER_0
scr.2165.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_10_BLF_CONTROL_REGISTER_0
scr.2166.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_12_BLF_CONTROL_REGISTER_0
scr.2167.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_13_BLF_CONTROL_REGISTER_0
scr.2168.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_23_BLF_CONTROL_REGISTER_0
scr.2169.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_24_BLF_CONTROL_REGISTER_0
scr.2170.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_25_BLF_CONTROL_REGISTER_0
scr.2171.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_26_BLF_CONTROL_REGISTER_0
scr.2172.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_27_BLF_CONTROL_REGISTER_0
scr.2173.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_34_BLF_CONTROL_REGISTER_0
scr.2174.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_36_BLF_CONTROL_REGISTER_0
scr.2175.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_37_BLF_CONTROL_REGISTER_0
scr.2176.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_38_BLF_CONTROL_REGISTER_0
scr.2177.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_39_BLF_CONTROL_REGISTER_0
scr.2178.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_40_BLF_CONTROL_REGISTER_0
scr.2179.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_41_BLF_CONTROL_REGISTER_0
scr.2180.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_48_BLF_CONTROL_REGISTER_0
scr.2181.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_50_BLF_CONTROL_REGISTER_0
scr.2182.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_51_BLF_CONTROL_REGISTER_0
scr.2183.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_52_BLF_CONTROL_REGISTER_0
scr.2184.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_53_BLF_CONTROL_REGISTER_0
scr.2185.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_54_BLF_CONTROL_REGISTER_0
scr.2186.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_55_BLF_CONTROL_REGISTER_0
scr.2187.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_VIC_CAR_BLF_CONTROL_REGISTER_0
scr.2188.3 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_1_BLF_CONTROL_REGISTER_0
scr.2189.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_4_CAR_BLF_CONTROL_REGISTER_0
scr.2190.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_5_CAR_BLF_CONTROL_REGISTER_0
scr.2191.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_7_CAR_BLF_CONTROL_REGISTER_0
scr.2192.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_1_BLF_CONTROL_REGISTER_0
scr.2193.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_3_BLF_CONTROL_REGISTER_0
scr.2194.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_4_BLF_CONTROL_REGISTER_0
scr.2195.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_5_BLF_CONTROL_REGISTER_0
scr.2196.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_6_BLF_CONTROL_REGISTER_0
scr.2197.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_7_BLF_CONTROL_REGISTER_0
scr.2198.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ENTROPY_CAR_BLF_CONTROL_REGISTER_0
scr.2199.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_10_CAR_BLF_CONTROL_REGISTER_0
scr.2200.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_11_CAR_BLF_CONTROL_REGISTER_0
scr.2201.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_12_CAR_BLF_CONTROL_REGISTER_0
scr.2202.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_24_CAR_BLF_CONTROL_REGISTER_0
scr.2203.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_38_CAR_BLF_CONTROL_REGISTER_0
scr.2204.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_39_CAR_BLF_CONTROL_REGISTER_0
scr.2205.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_40_CAR_BLF_CONTROL_REGISTER_0
scr.2206.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL0_BLF_CONTROL_REGISTER_0
scr.2207.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL0_CAR_BLF_CONTROL_REGISTER_0
scr.2208.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL3_BLF_CONTROL_REGISTER_0
scr.2209.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL3_CAR_BLF_CONTROL_REGISTER_0
scr.2210.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_HSIO_UPHY_CAR_BLF_CONTROL_REGISTER_0
scr.2211.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_MPHY_CAR_BLF_CONTROL_REGISTER_0
scr.2212.3 = 0x1a000606; # CBB_CENTRAL_NOC_MPHY_L0_BLF_CONTROL_REGISTER_0
scr.2213.3 = 0x1a000606; # CBB_CENTRAL_NOC_MPHY_L1_BLF_CONTROL_REGISTER_0
scr.2214.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVHS_UPHY_CAR_BLF_CONTROL_REGISTER_0
scr.2215.3 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_0_BLF_CONTROL_REGISTER_0
scr.2216.3 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_1_BLF_CONTROL_REGISTER_0
scr.2217.3 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_2_BLF_CONTROL_REGISTER_0
scr.2218.3 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_3_BLF_CONTROL_REGISTER_0
scr.2219.3 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_4_BLF_CONTROL_REGISTER_0
scr.2220.3 = 0x39000202; # CBB_CENTRAL_NOC_NVLINK_CFG_BLF_CONTROL_REGISTER_0
scr.2221.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVLINK_CORE_CAR_BLF_CONTROL_REGISTER_0
scr.2222.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A1_BLF_CONTROL_REGISTER_0
scr.2223.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A17_BLF_CONTROL_REGISTER_0
scr.2224.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A20_BLF_CONTROL_REGISTER_0
scr.2225.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A7_BLF_CONTROL_REGISTER_0
scr.2226.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C0_CTL_BLF_CONTROL_REGISTER_0
scr.2227.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C1_CTL_BLF_CONTROL_REGISTER_0
scr.2228.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C2_CTL_BLF_CONTROL_REGISTER_0
scr.2229.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C3_CTL_BLF_CONTROL_REGISTER_0
scr.2230.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C4_CTL_BLF_CONTROL_REGISTER_0
scr.2231.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C5_CTL_BLF_CONTROL_REGISTER_0
scr.2232.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PEX0_CAR_BLF_CONTROL_REGISTER_0
scr.2233.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PEX1_CAR_BLF_CONTROL_REGISTER_0
scr.2234.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PEX_SATA_USB_BYP_CAR_BLF_CONTROL_REGISTER_0
scr.2235.3 = 0x1a000606; # CBB_CENTRAL_NOC_PEXCLK0_BLF_CONTROL_REGISTER_0
scr.2236.3 = 0x1a000606; # CBB_CENTRAL_NOC_PEXCLK1_BLF_CONTROL_REGISTER_0
scr.2237.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_0_BLF_CONTROL_REGISTER_0
scr.2238.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_1_BLF_CONTROL_REGISTER_0
scr.2239.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_10_BLF_CONTROL_REGISTER_0
scr.2240.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_11_BLF_CONTROL_REGISTER_0
scr.2241.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_12_BLF_CONTROL_REGISTER_0
scr.2242.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_13_BLF_CONTROL_REGISTER_0
scr.2243.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_14_BLF_CONTROL_REGISTER_0
scr.2244.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_15_BLF_CONTROL_REGISTER_0
scr.2245.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_16_BLF_CONTROL_REGISTER_0
scr.2246.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_17_BLF_CONTROL_REGISTER_0
scr.2247.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_18_BLF_CONTROL_REGISTER_0
scr.2248.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_19_BLF_CONTROL_REGISTER_0
scr.2249.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_2_BLF_CONTROL_REGISTER_0
scr.2250.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_3_BLF_CONTROL_REGISTER_0
scr.2251.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_4_BLF_CONTROL_REGISTER_0
scr.2252.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_5_BLF_CONTROL_REGISTER_0
scr.2253.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_6_BLF_CONTROL_REGISTER_0
scr.2254.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_7_BLF_CONTROL_REGISTER_0
scr.2255.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_8_BLF_CONTROL_REGISTER_0
scr.2256.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_9_BLF_CONTROL_REGISTER_0
scr.2257.3 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_XBAR_BLF_CONTROL_REGISTER_0
scr.2258.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLE_CAR_BLF_CONTROL_REGISTER_0
scr.2259.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLNVHS_CAR_BLF_CONTROL_REGISTER_0
scr.2260.3 = 0x39000202; # CBB_CENTRAL_NOC_SATA_BLF_CONTROL_REGISTER_0
scr.2261.3 = 0x39000202; # CBB_CENTRAL_NOC_SATA_AUX_BLF_CONTROL_REGISTER_0
scr.2262.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SATA_CAR_BLF_CONTROL_REGISTER_0
scr.2263.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SE0_BLF_CONTROL_REGISTER_0
scr.2264.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SE_CAR_BLF_CONTROL_REGISTER_0
scr.2265.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_1_BLF_CONTROL_REGISTER_0
scr.2266.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_11_BLF_CONTROL_REGISTER_0
scr.2267.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_2_BLF_CONTROL_REGISTER_0
scr.2268.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_20_BLF_CONTROL_REGISTER_0
scr.2269.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_21_BLF_CONTROL_REGISTER_0
scr.2270.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_33_BLF_CONTROL_REGISTER_0
scr.2271.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_35_BLF_CONTROL_REGISTER_0
scr.2272.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_47_BLF_CONTROL_REGISTER_0
scr.2273.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_49_BLF_CONTROL_REGISTER_0
scr.2274.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_9_BLF_CONTROL_REGISTER_0
scr.2275.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_TSEC_CAR_BLF_CONTROL_REGISTER_0
scr.2276.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_TSECB_CAR_BLF_CONTROL_REGISTER_0
scr.2277.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_0_BLF_CONTROL_REGISTER_0
scr.2278.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_1_BLF_CONTROL_REGISTER_0
scr.2279.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_2_BLF_CONTROL_REGISTER_0
scr.2280.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_3_BLF_CONTROL_REGISTER_0
scr.2281.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_4_BLF_CONTROL_REGISTER_0
scr.2282.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_5_BLF_CONTROL_REGISTER_0
scr.2283.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_6_BLF_CONTROL_REGISTER_0
scr.2284.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_7_BLF_CONTROL_REGISTER_0
scr.2285.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_8_BLF_CONTROL_REGISTER_0
scr.2286.3 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_9_BLF_CONTROL_REGISTER_0
scr.2287.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_USB2_HSIC_TRK_CAR_BLF_CONTROL_REGISTER_0
scr.2288.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_UTMIP_CAR_BLF_CONTROL_REGISTER_0
scr.2289.3 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_AO_BLF_CONTROL_REGISTER_0
scr.2290.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_XUSB_CAR_BLF_CONTROL_REGISTER_0
scr.2291.3 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_DEV_BLF_CONTROL_REGISTER_0
scr.2292.3 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_HOST_BLF_CONTROL_REGISTER_0
scr.2293.3 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_PADCTL_BLF_CONTROL_REGISTER_0
scr.2294.3 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_2_BLF_CONTROL_REGISTER_0
scr.2295.3 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C5_BLF_CONTROL_REGISTER_0
scr.2296.3 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_GROUT_BLF_CONTROL_REGISTER_0
scr.2297.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPU_BLF_CONTROL_REGISTER_0
scr.2298.3 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX_BLF_CONTROL_REGISTER_0
scr.2299.3 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX1_BLF_CONTROL_REGISTER_0
scr.2300.3 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX2_BLF_CONTROL_REGISTER_0
scr.2301.3 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX3_BLF_CONTROL_REGISTER_0
scr.2302.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_0_BLF_CONTROL_REGISTER_0
scr.2303.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_1_BLF_CONTROL_REGISTER_0
scr.2304.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_2_BLF_CONTROL_REGISTER_0
scr.2305.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_3_BLF_CONTROL_REGISTER_0
scr.2306.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_4_BLF_CONTROL_REGISTER_0
scr.2307.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_5_BLF_CONTROL_REGISTER_0
scr.2308.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_6_BLF_CONTROL_REGISTER_0
scr.2309.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_7_BLF_CONTROL_REGISTER_0
scr.2310.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON0_BLF_CONTROL_REGISTER_0
scr.2311.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON1_BLF_CONTROL_REGISTER_0
scr.2312.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON2_BLF_CONTROL_REGISTER_0
scr.2313.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON3_BLF_CONTROL_REGISTER_0
scr.2314.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON4_BLF_CONTROL_REGISTER_0
scr.2315.3 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON5_BLF_CONTROL_REGISTER_0
scr.2316.3 = 0x3f008080; # CBB_CENTRAL_NOC_ISP_BLF_CONTROL_REGISTER_0
scr.2317.3 = 0x3f008080; # CBB_CENTRAL_NOC_ISP_THI_BLF_CONTROL_REGISTER_0
scr.2318.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVCSI_BLF_CONTROL_REGISTER_0
scr.2319.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDEC_BLF_CONTROL_REGISTER_0
scr.2320.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDEC1_BLF_CONTROL_REGISTER_0
scr.2321.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDISPLAY_BLF_CONTROL_REGISTER_0
scr.2322.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDLA0_BLF_CONTROL_REGISTER_0
scr.2323.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDLA1_BLF_CONTROL_REGISTER_0
scr.2324.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVENC_BLF_CONTROL_REGISTER_0
scr.2325.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVENC1_BLF_CONTROL_REGISTER_0
scr.2326.3 = 0x1800ffff; # CBB_CENTRAL_NOC_NVJPG_BLF_CONTROL_REGISTER_0
scr.2327.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PVA0_CLUSTER_BLF_CONTROL_REGISTER_0
scr.2328.3 = 0x1800ffff; # CBB_CENTRAL_NOC_PVA1_CLUSTER_BLF_CONTROL_REGISTER_0
scr.2329.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SE1_BLF_CONTROL_REGISTER_0
scr.2330.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SE2_BLF_CONTROL_REGISTER_0
scr.2331.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SE3_BLF_CONTROL_REGISTER_0
scr.2332.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SE4_BLF_CONTROL_REGISTER_0
scr.2333.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SLVSEC_BLF_CONTROL_REGISTER_0
scr.2334.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR_BLF_CONTROL_REGISTER_0
scr.2335.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR1_BLF_CONTROL_REGISTER_0
scr.2336.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR2_BLF_CONTROL_REGISTER_0
scr.2337.3 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR3_BLF_CONTROL_REGISTER_0
scr.2338.3 = 0x1800ffff; # CBB_CENTRAL_NOC_TSEC_BLF_CONTROL_REGISTER_0
scr.2339.3 = 0x1800ffff; # CBB_CENTRAL_NOC_TSECB_BLF_CONTROL_REGISTER_0
scr.2340.3 = 0x1800ffff; # CBB_CENTRAL_NOC_VI_BLF_CONTROL_REGISTER_0
scr.2341.3 = 0x1800ffff; # CBB_CENTRAL_NOC_VI_THI_BLF_CONTROL_REGISTER_0
scr.2342.3 = 0x1800ffff; # CBB_CENTRAL_NOC_VIC_BLF_CONTROL_REGISTER_0
scr.2343.3 = 0x1800a7a7; # CBB_CENTRAL_NOC_HOST1X_BLF_CONTROL_REGISTER_0
scr.2344.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ADC_CAR_BLF_CONTROL_REGISTER_0
scr.2345.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_14_CAR_BLF_CONTROL_REGISTER_0
scr.2346.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_3_CAR_BLF_CONTROL_REGISTER_0
scr.2347.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_1_CAR_BLF_CONTROL_REGISTER_0
scr.2348.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_2_CAR_BLF_CONTROL_REGISTER_0
scr.2349.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_3_CAR_BLF_CONTROL_REGISTER_0
scr.2350.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI_CBB_CAR_BLF_CONTROL_REGISTER_0
scr.2351.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI_CBB_CENTRAL_CAR_BLF_CONTROL_REGISTER_0
scr.2352.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_14_BLF_CONTROL_REGISTER_0
scr.2353.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_15_BLF_CONTROL_REGISTER_0
scr.2354.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_16_BLF_CONTROL_REGISTER_0
scr.2355.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_17_BLF_CONTROL_REGISTER_0
scr.2356.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_18_BLF_CONTROL_REGISTER_0
scr.2357.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_19_BLF_CONTROL_REGISTER_0
scr.2358.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_CSITE_CAR_BLF_CONTROL_REGISTER_0
scr.2359.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DBGAPB_CAR_BLF_CONTROL_REGISTER_0
scr.2360.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_DVFS_CAR_BLF_CONTROL_REGISTER_0
scr.2361.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMC_CAR_BLF_CONTROL_REGISTER_0
scr.2362.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCC_CAR_BLF_CONTROL_REGISTER_0
scr.2363.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCD_CAR_BLF_CONTROL_REGISTER_0
scr.2364.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCHUB_CAR_BLF_CONTROL_REGISTER_0
scr.2365.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_23_CAR_BLF_CONTROL_REGISTER_0
scr.2366.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_25_CAR_BLF_CONTROL_REGISTER_0
scr.2367.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_32_CAR_BLF_CONTROL_REGISTER_0
scr.2368.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_34_CAR_BLF_CONTROL_REGISTER_0
scr.2369.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_35_CAR_BLF_CONTROL_REGISTER_0
scr.2370.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_41_CAR_BLF_CONTROL_REGISTER_0
scr.2371.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_42_CAR_BLF_CONTROL_REGISTER_0
scr.2372.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_43_CAR_BLF_CONTROL_REGISTER_0
scr.2373.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_44_CAR_BLF_CONTROL_REGISTER_0
scr.2374.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_5_CAR_BLF_CONTROL_REGISTER_0
scr.2375.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_6_CAR_BLF_CONTROL_REGISTER_0
scr.2376.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_9_CAR_BLF_CONTROL_REGISTER_0
scr.2377.3 = 0x380045ff; # CBB_CENTRAL_NOC_FUSE_BLF_CONTROL_REGISTER_0
scr.2378.3 = 0x1800ffff; # CBB_CENTRAL_NOC_GPCDMA_BLF_CONTROL_REGISTER_0
scr.2379.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_HOST1X_CAR_BLF_CONTROL_REGISTER_0
scr.2380.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C_SLOW_CAR_BLF_CONTROL_REGISTER_0
scr.2381.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_LA_CAR_BLF_CONTROL_REGISTER_0
scr.2382.3 = 0x18002323; # CBB_CENTRAL_NOC_LIC_BLF_CONTROL_REGISTER_0
scr.2383.3 = 0x18000303; # CBB_CENTRAL_NOC_LIC_GTE0_BLF_CONTROL_REGISTER_0
scr.2384.3 = 0x18000303; # CBB_CENTRAL_NOC_LIC_GTE1_BLF_CONTROL_REGISTER_0
scr.2385.3 = 0x38004141; # CBB_CENTRAL_NOC_MISC_BLF_CONTROL_REGISTER_0
scr.2386.3 = 0x3d0020ff; # CBB_CENTRAL_NOC_MISC_ERR_COLLATOR_BLF_CONTROL_REGISTER_0
scr.2387.3 = 0x1800ffff; # CBB_CENTRAL_NOC_MSS_BLF_CONTROL_REGISTER_0
scr.2388.3 = 0x390022ff; # CBB_CENTRAL_NOC_MSS_NVLINK_0_BLF_CONTROL_REGISTER_0
scr.2389.3 = 0x390022ff; # CBB_CENTRAL_NOC_MSS_NVLINK_1_BLF_CONTROL_REGISTER_0
scr.2390.3 = 0x390022ff; # CBB_CENTRAL_NOC_MSS_NVLINK_2_BLF_CONTROL_REGISTER_0
scr.2391.3 = 0x390022ff; # CBB_CENTRAL_NOC_MSS_NVLINK_3_BLF_CONTROL_REGISTER_0
scr.2392.3 = 0x390022ff; # CBB_CENTRAL_NOC_MSS_NVLINK_4_BLF_CONTROL_REGISTER_0
scr.2393.3 = 0x39000707; # CBB_CENTRAL_NOC_MSS_QUAL_BLF_CONTROL_REGISTER_0
scr.2394.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVJPG_CAR_BLF_CONTROL_REGISTER_0
scr.2395.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC2_CAR_BLF_CONTROL_REGISTER_0
scr.2396.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC3_CAR_BLF_CONTROL_REGISTER_0
scr.2397.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC_CAR_BLF_CONTROL_REGISTER_0
scr.2398.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLM_CAR_BLF_CONTROL_REGISTER_0
scr.2399.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLMSC_CAR_BLF_CONTROL_REGISTER_0
scr.2400.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLMSD_CAR_BLF_CONTROL_REGISTER_0
scr.2401.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLP_CAR_BLF_CONTROL_REGISTER_0
scr.2402.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC_LEGACY_TM_CAR_BLF_CONTROL_REGISTER_0
scr.2403.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_SYS_CAR_BLF_CONTROL_REGISTER_0
scr.2404.3 = 0x1800ffff; # CBB_CENTRAL_NOC_TMR_BLF_CONTROL_REGISTER_0
scr.2405.3 = 0x1800ffff; # CBB_CENTRAL_NOC_TOP0_HSP_BLF_CONTROL_REGISTER_0
scr.2406.3 = 0x1800ffff; # CBB_CENTRAL_NOC_TOP1_HSP_BLF_CONTROL_REGISTER_0
scr.2407.3 = 0x3a0004ff; # CBB_CENTRAL_NOC_TPIU_CAR_BLF_CONTROL_REGISTER_0
scr.2408.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_0_BLF_CONTROL_REGISTER_0
scr.2409.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_19_BLF_CONTROL_REGISTER_0
scr.2410.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_28_BLF_CONTROL_REGISTER_0
scr.2411.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_32_BLF_CONTROL_REGISTER_0
scr.2412.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_42_BLF_CONTROL_REGISTER_0
scr.2413.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_46_BLF_CONTROL_REGISTER_0
scr.2414.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_56_BLF_CONTROL_REGISTER_0
scr.2415.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_57_BLF_CONTROL_REGISTER_0
scr.2416.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_58_BLF_CONTROL_REGISTER_0
scr.2417.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_59_BLF_CONTROL_REGISTER_0
scr.2418.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_60_BLF_CONTROL_REGISTER_0
scr.2419.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_61_BLF_CONTROL_REGISTER_0
scr.2420.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_62_BLF_CONTROL_REGISTER_0
scr.2421.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_63_BLF_CONTROL_REGISTER_0
scr.2422.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_7_BLF_CONTROL_REGISTER_0
scr.2423.3 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_8_BLF_CONTROL_REGISTER_0
scr.2424.3 = 0x1a000606; # CBB_CENTRAL_NOC_UART_FST_MIPI_CAL_CAR_BLF_CONTROL_REGISTER_0
scr.2425.3 = 0x38000303; # CBB_CENTRAL_NOC_SAPB_3_BLF_CONTROL_REGISTER_0
scr.2426.3 = 0x38000303; # CBB_CENTRAL_NOC_SMMU0_BLF_CONTROL_REGISTER_0
scr.2427.3 = 0x38000303; # CBB_CENTRAL_NOC_SMMU1_BLF_CONTROL_REGISTER_0
scr.2428.3 = 0x38000303; # CBB_CENTRAL_NOC_SMMU2_BLF_CONTROL_REGISTER_0
scr.2429.3 = 0x1800ffff; # CBB_CENTRAL_NOC_STM_BLF_CONTROL_REGISTER_0
scr.2430.3 = 0x3a000404; # BPMP_NOC_ACTMON_BLF_CONTROL_REGISTER_0
scr.2431.3 = 0x18000606; # BPMP_NOC_BPMP_AST_0_BLF_CONTROL_REGISTER_0
scr.2432.3 = 0x18000606; # BPMP_NOC_BPMP_AST_1_BLF_CONTROL_REGISTER_0
scr.2433.3 = 0x3a000404; # BPMP_NOC_BPMP_ATCM_CFG_BLF_CONTROL_REGISTER_0
scr.2434.3 = 0x1800ffff; # BPMP_NOC_BPMP_CAR_BLF_CONTROL_REGISTER_0
scr.2435.3 = 0x3a000404; # BPMP_NOC_BPMP_CFG_BLF_CONTROL_REGISTER_0
scr.2436.3 = 0x3a000404; # BPMP_NOC_BPMP_DMA_BLF_CONTROL_REGISTER_0
scr.2437.3 = 0x3d0020ff; # BPMP_NOC_BPMP_ERR_COLLATOR_BLF_CONTROL_REGISTER_0
scr.2438.3 = 0x3a000404; # BPMP_NOC_BPMP_GTE_BLF_CONTROL_REGISTER_0
scr.2439.3 = 0x1800ffff; # BPMP_NOC_BPMP_HSP_BLF_CONTROL_REGISTER_0
scr.2440.3 = 0x3a000404; # BPMP_NOC_BPMP_MISC_BLF_CONTROL_REGISTER_0
scr.2441.3 = 0x1a000404; # BPMP_NOC_BPMP_PM_BLF_CONTROL_REGISTER_0
scr.2442.3 = 0x3a000404; # BPMP_NOC_BPMP_TKE_BLF_CONTROL_REGISTER_0
scr.2443.3 = 0x3a000404; # BPMP_NOC_BPMP_VIC_0_BLF_CONTROL_REGISTER_0
scr.2444.3 = 0x3a000404; # BPMP_NOC_BPMP_VIC_1_BLF_CONTROL_REGISTER_0
scr.2445.3 = 0x3a0004ff; # BPMP_NOC_CENTRAL_PWR_MGR_BLF_CONTROL_REGISTER_0
scr.2446.3 = 0x1800ffff; # BPMP_NOC_CENTRAL_VTG_CTLR_BLF_CONTROL_REGISTER_0
scr.2447.3 = 0x3a0004ff; # BPMP_NOC_ERR_COLLATOR_BPMP_CAR_BLF_CONTROL_REGISTER_0
scr.2448.3 = 0x3a0004ff; # BPMP_NOC_SIMON0_BLF_CONTROL_REGISTER_0
scr.2449.3 = 0x3a0004ff; # BPMP_NOC_SIMON1_BLF_CONTROL_REGISTER_0
scr.2450.3 = 0x3a0004ff; # BPMP_NOC_SIMON2_BLF_CONTROL_REGISTER_0
scr.2451.3 = 0x3a0004ff; # BPMP_NOC_SIMON3_BLF_CONTROL_REGISTER_0
scr.2452.3 = 0x3a0004ff; # BPMP_NOC_SIMON4_BLF_CONTROL_REGISTER_0
scr.2453.3 = 0x3a0044ff; # BPMP_NOC_SOC_THERM_BLF_CONTROL_REGISTER_0
scr.2454.3 = 0x3a000404; # BPMP_NOC_BPMP_SERVICE_T_BLF_CONTROL_REGISTER_0
scr.2455.3 = 0x38001212; # AON_NOC_AON_AST_0_BLF_CONTROL_REGISTER_0
scr.2456.3 = 0x38001212; # AON_NOC_AON_AST_1_BLF_CONTROL_REGISTER_0
scr.2457.3 = 0x3a000404; # AON_NOC_AON_ATCM_CFG_BLF_CONTROL_REGISTER_0
scr.2458.3 = 0x3d0020ff; # AON_NOC_AON_ERR_COLLATOR_BLF_CONTROL_REGISTER_0
scr.2459.3 = 0x1800ffff; # AON_NOC_AON_GPIO_0_BLF_CONTROL_REGISTER_0
scr.2460.3 = 0x1800ffff; # AON_NOC_AON_MSS_BLF_CONTROL_REGISTER_0
scr.2461.3 = 0x3c0014ff; # AON_NOC_AOVC_BLF_CONTROL_REGISTER_0
scr.2462.3 = 0x3a0004ff; # AON_NOC_ERR_COLLATOR_AON_CAR_BLF_CONTROL_REGISTER_0
scr.2463.3 = 0x3c001010; # AON_NOC_I2C10_BLF_CONTROL_REGISTER_0
scr.2464.3 = 0x1800ffff; # AON_NOC_PADCTL_A12_BLF_CONTROL_REGISTER_0
scr.2465.3 = 0x1800ffff; # AON_NOC_PADCTL_A14_BLF_CONTROL_REGISTER_0
scr.2466.3 = 0x1800ffff; # AON_NOC_PADCTL_A15_BLF_CONTROL_REGISTER_0
scr.2467.3 = 0x380001ff; # AON_NOC_RTC_BLF_CONTROL_REGISTER_0
scr.2468.3 = 0x1800ffff; # AON_NOC_TSC_BLF_CONTROL_REGISTER_0
scr.2469.3 = 0x3c001010; # AON_NOC_AON_DMA_BLF_CONTROL_REGISTER_0
scr.2470.3 = 0x3c001010; # AON_NOC_AON_GTE_BLF_CONTROL_REGISTER_0
scr.2471.3 = 0x1800ffff; # AON_NOC_AON_HSP_BLF_CONTROL_REGISTER_0
scr.2472.3 = 0x3c001010; # AON_NOC_AON_MISC_BLF_CONTROL_REGISTER_0
scr.2473.3 = 0x3c001010; # AON_NOC_AON_TKE_BLF_CONTROL_REGISTER_0
scr.2474.3 = 0x3c001010; # AON_NOC_AON_VIC_0_BLF_CONTROL_REGISTER_0
scr.2475.3 = 0x3c001010; # AON_NOC_AON_VIC_1_BLF_CONTROL_REGISTER_0
scr.2476.3 = 0x1d002020; # AON_NOC_CAN1_BLF_CONTROL_REGISTER_0
scr.2477.3 = 0x1d002020; # AON_NOC_CAN2_BLF_CONTROL_REGISTER_0
scr.2478.3 = 0x3c001010; # AON_NOC_DMIC5_BLF_CONTROL_REGISTER_0
scr.2479.3 = 0x3c001010; # AON_NOC_I2C2_BLF_CONTROL_REGISTER_0
scr.2480.3 = 0x3c001010; # AON_NOC_I2C8_BLF_CONTROL_REGISTER_0
scr.2481.3 = 0x3a000404; # AON_NOC_PWM4_BLF_CONTROL_REGISTER_0
scr.2482.3 = 0x3c001010; # AON_NOC_SPI2_BLF_CONTROL_REGISTER_0
scr.2483.3 = 0x3a0004ff; # AON_NOC_UARTG_BLF_CONTROL_REGISTER_0
scr.2484.3 = 0x1800ffff; # AON_NOC_AON_CAR_BLF_CONTROL_REGISTER_0
scr.2485.3 = 0x3c0014ff; # AON_NOC_AON_PM_BLF_CONTROL_REGISTER_0
scr.2486.3 = 0x1800ffff; # AON_NOC_PMC_BLF_CONTROL_REGISTER_0
scr.2487.3 = 0x3a0004ff; # AON_NOC_VREFRO_SYS_CAR_BLF_CONTROL_REGISTER_0
scr.2488.3 = 0x3a0004ff; # AON_NOC_UARTC_BLF_CONTROL_REGISTER_0
scr.2489.3 = 0x3c001010; # AON_NOC_AON_SVC_BLF_CONTROL_REGISTER_0
# ARF Section
scr.2490.5 = 0xc310144; # AON_NOC, ARF_1[0]
scr.2491.5 = 0x00000000; # AON_NOC, ARF_1[1]
scr.2492.5 = 0x000000bc; # AON_NOC, ARF_1[2]
scr.2493.5 = 0xf8000000; # AON_NOC, ARF_1[3]
scr.2494.5 = 0xc320144; # AON_NOC, ARF_2[0]
scr.2495.5 = 0x00000000; # AON_NOC, ARF_2[1]
scr.2496.5 = 0x000000bc; # AON_NOC, ARF_2[2]
scr.2497.5 = 0xf8000000; # AON_NOC, ARF_2[3]
scr.2498.5 = 0x20b02000; # AON_NOC, ARF_3[0]
scr.2499.5 = 0x00000000; # AON_NOC, ARF_3[1]
scr.2500.5 = 0x00000000; # AON_NOC, ARF_3[2]
scr.2501.5 = 0xfa0004ff; # AON_NOC, ARF_3[3]
scr.2502.5 = 0x20bc3004; # AON_NOC, ARF_4[0]
scr.2503.5 = 0x00000000; # AON_NOC, ARF_4[1]
scr.2504.5 = 0x00000000; # AON_NOC, ARF_4[2]
scr.2505.5 = 0xfa0004ff; # AON_NOC, ARF_4[3]
scr.2506.5 = 0x20c300e8; # AON_NOC, ARF_5[0]
scr.2507.5 = 0x00000000; # AON_NOC, ARF_5[1]
scr.2508.5 = 0x00000000; # AON_NOC, ARF_5[2]
scr.2509.5 = 0xfa0004ff; # AON_NOC, ARF_5[3]
scr.2510.5 = 0x20ce1000; # AON_NOC, ARF_6[0]
scr.2511.5 = 0x00000000; # AON_NOC, ARF_6[1]
scr.2512.5 = 0x00000000; # AON_NOC, ARF_6[2]
scr.2513.5 = 0xfa0004ff; # AON_NOC, ARF_6[3]
scr.2514.5 = 0x00000000; # AON_NOC, ARF_8[0]
scr.2515.5 = 0x00000000; # AON_NOC, ARF_8[1]
scr.2516.5 = 0x00000000; # AON_NOC, ARF_8[2]
scr.2517.5 = 0x00000000; # AON_NOC, ARF_8[3]
scr.2518.5 = 0x00000000; # AON_NOC, ARF_9[0]
scr.2519.5 = 0x00000000; # AON_NOC, ARF_9[1]
scr.2520.5 = 0x00000000; # AON_NOC, ARF_9[2]
scr.2521.5 = 0x00000000; # AON_NOC, ARF_9[3]
scr.2522.5 = 0x00000000; # AON_NOC, ARF_10[0]
scr.2523.5 = 0x00000000; # AON_NOC, ARF_10[1]
scr.2524.5 = 0x00000000; # AON_NOC, ARF_10[2]
scr.2525.5 = 0x00000000; # AON_NOC, ARF_10[3]
scr.2526.5 = 0x00000000; # AON_NOC, ARF_11[0]
scr.2527.5 = 0x00000000; # AON_NOC, ARF_11[1]
scr.2528.5 = 0x00000000; # AON_NOC, ARF_11[2]
scr.2529.5 = 0x00000000; # AON_NOC, ARF_11[3]
scr.2530.5 = 0x00000000; # AON_NOC, ARF_12[0]
scr.2531.5 = 0x00000000; # AON_NOC, ARF_12[1]
scr.2532.5 = 0x00000000; # AON_NOC, ARF_12[2]
scr.2533.5 = 0x00000000; # AON_NOC, ARF_12[3]
scr.2534.5 = 0x00000000; # AON_NOC, ARF_13[0]
scr.2535.5 = 0x00000000; # AON_NOC, ARF_13[1]
scr.2536.5 = 0x00000000; # AON_NOC, ARF_13[2]
scr.2537.5 = 0x00000000; # AON_NOC, ARF_13[3]
scr.2538.5 = 0x00000000; # AON_NOC, ARF_14[0]
scr.2539.5 = 0x00000000; # AON_NOC, ARF_14[1]
scr.2540.5 = 0x00000000; # AON_NOC, ARF_14[2]
scr.2541.5 = 0x00000000; # AON_NOC, ARF_14[3]
scr.2542.5 = 0x00000000; # AON_NOC, ARF_15[0]
scr.2543.5 = 0x00000000; # AON_NOC, ARF_15[1]
scr.2544.5 = 0x00000000; # AON_NOC, ARF_15[2]
scr.2545.5 = 0x00000000; # AON_NOC, ARF_15[3]
scr.2546.5 = 0x00000000; # AON_NOC, ARF_16[0]
scr.2547.5 = 0x00000000; # AON_NOC, ARF_16[1]
scr.2548.5 = 0x00000000; # AON_NOC, ARF_16[2]
scr.2549.5 = 0x00000000; # AON_NOC, ARF_16[3]
scr.2550.5 = 0x00000000; # AON_NOC, ARF_17[0]
scr.2551.5 = 0x00000000; # AON_NOC, ARF_17[1]
scr.2552.5 = 0x00000000; # AON_NOC, ARF_17[2]
scr.2553.5 = 0x00000000; # AON_NOC, ARF_17[3]
scr.2554.5 = 0x00000000; # AON_NOC, ARF_18[0]
scr.2555.5 = 0x00000000; # AON_NOC, ARF_18[1]
scr.2556.5 = 0x00000000; # AON_NOC, ARF_18[2]
scr.2557.5 = 0x00000000; # AON_NOC, ARF_18[3]
scr.2558.5 = 0x00000000; # AON_NOC, ARF_19[0]
scr.2559.5 = 0x00000000; # AON_NOC, ARF_19[1]
scr.2560.5 = 0x00000000; # AON_NOC, ARF_19[2]
scr.2561.5 = 0x00000000; # AON_NOC, ARF_19[3]
scr.2562.3 = 0x00000000; # BPMP_NOC, ARF_0[0]
scr.2563.3 = 0x00000000; # BPMP_NOC, ARF_0[1]
scr.2564.3 = 0x00000000; # BPMP_NOC, ARF_0[2]
scr.2565.3 = 0x00000000; # BPMP_NOC, ARF_0[3]
scr.2566.5 = 0x00000000; # BPMP_NOC, ARF_1[0]
scr.2567.5 = 0x00000000; # BPMP_NOC, ARF_1[1]
scr.2568.5 = 0x00000000; # BPMP_NOC, ARF_1[2]
scr.2569.5 = 0x00000000; # BPMP_NOC, ARF_1[3]
scr.2570.5 = 0x00000000; # BPMP_NOC, ARF_2[0]
scr.2571.5 = 0x00000000; # BPMP_NOC, ARF_2[1]
scr.2572.5 = 0x00000000; # BPMP_NOC, ARF_2[2]
scr.2573.5 = 0x00000000; # BPMP_NOC, ARF_2[3]
scr.2574.5 = 0x00000000; # BPMP_NOC, ARF_3[0]
scr.2575.5 = 0x00000000; # BPMP_NOC, ARF_3[1]
scr.2576.5 = 0x00000000; # BPMP_NOC, ARF_3[2]
scr.2577.5 = 0x00000000; # BPMP_NOC, ARF_3[3]
scr.2578.5 = 0x00000000; # BPMP_NOC, ARF_4[0]
scr.2579.5 = 0x00000000; # BPMP_NOC, ARF_4[1]
scr.2580.5 = 0x00000000; # BPMP_NOC, ARF_4[2]
scr.2581.5 = 0x00000000; # BPMP_NOC, ARF_4[3]
scr.2582.5 = 0x00000000; # BPMP_NOC, ARF_5[0]
scr.2583.5 = 0x00000000; # BPMP_NOC, ARF_5[1]
scr.2584.5 = 0x00000000; # BPMP_NOC, ARF_5[2]
scr.2585.5 = 0x00000000; # BPMP_NOC, ARF_5[3]
scr.2586.5 = 0x00000000; # BPMP_NOC, ARF_6[0]
scr.2587.5 = 0x00000000; # BPMP_NOC, ARF_6[1]
scr.2588.5 = 0x00000000; # BPMP_NOC, ARF_6[2]
scr.2589.5 = 0x00000000; # BPMP_NOC, ARF_6[3]
scr.2590.5 = 0x00000000; # BPMP_NOC, ARF_7[0]
scr.2591.5 = 0x00000000; # BPMP_NOC, ARF_7[1]
scr.2592.5 = 0x00000000; # BPMP_NOC, ARF_7[2]
scr.2593.5 = 0x00000000; # BPMP_NOC, ARF_7[3]
scr.2594.5 = 0x00000000; # BPMP_NOC, ARF_8[0]
scr.2595.5 = 0x00000000; # BPMP_NOC, ARF_8[1]
scr.2596.5 = 0x00000000; # BPMP_NOC, ARF_8[2]
scr.2597.5 = 0x00000000; # BPMP_NOC, ARF_8[3]
scr.2598.5 = 0x00000000; # BPMP_NOC, ARF_9[0]
scr.2599.5 = 0x00000000; # BPMP_NOC, ARF_9[1]
scr.2600.5 = 0x00000000; # BPMP_NOC, ARF_9[2]
scr.2601.5 = 0x00000000; # BPMP_NOC, ARF_9[3]
scr.2602.5 = 0x00000000; # BPMP_NOC, ARF_10[0]
scr.2603.5 = 0x00000000; # BPMP_NOC, ARF_10[1]
scr.2604.5 = 0x00000000; # BPMP_NOC, ARF_10[2]
scr.2605.5 = 0x00000000; # BPMP_NOC, ARF_10[3]
scr.2606.5 = 0x00000000; # BPMP_NOC, ARF_11[0]
scr.2607.5 = 0x00000000; # BPMP_NOC, ARF_11[1]
scr.2608.5 = 0x00000000; # BPMP_NOC, ARF_11[2]
scr.2609.5 = 0x00000000; # BPMP_NOC, ARF_11[3]
scr.2610.5 = 0x00000000; # BPMP_NOC, ARF_12[0]
scr.2611.5 = 0x00000000; # BPMP_NOC, ARF_12[1]
scr.2612.5 = 0x00000000; # BPMP_NOC, ARF_12[2]
scr.2613.5 = 0x00000000; # BPMP_NOC, ARF_12[3]
scr.2614.5 = 0x00000000; # BPMP_NOC, ARF_13[0]
scr.2615.5 = 0x00000000; # BPMP_NOC, ARF_13[1]
scr.2616.5 = 0x00000000; # BPMP_NOC, ARF_13[2]
scr.2617.5 = 0x00000000; # BPMP_NOC, ARF_13[3]
scr.2618.5 = 0x00000000; # BPMP_NOC, ARF_14[0]
scr.2619.5 = 0x00000000; # BPMP_NOC, ARF_14[1]
scr.2620.5 = 0x00000000; # BPMP_NOC, ARF_14[2]
scr.2621.5 = 0x00000000; # BPMP_NOC, ARF_14[3]
scr.2622.5 = 0x00000000; # BPMP_NOC, ARF_15[0]
scr.2623.5 = 0x00000000; # BPMP_NOC, ARF_15[1]
scr.2624.5 = 0x00000000; # BPMP_NOC, ARF_15[2]
scr.2625.5 = 0x00000000; # BPMP_NOC, ARF_15[3]
scr.2626.3 = 0x0c400000; # CBB_CENTRAL_NOC, ARF_0[0]
scr.2627.3 = 0x00000000; # CBB_CENTRAL_NOC, ARF_0[1]
scr.2628.3 = 0x00200000; # CBB_CENTRAL_NOC, ARF_0[2]
scr.2629.3 = 0xfc001010; # CBB_CENTRAL_NOC, ARF_0[3]
scr.2630.5 = 0x0d400000; # CBB_CENTRAL_NOC, ARF_2[0]
scr.2631.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_2[1]
scr.2632.5 = 0x00200000; # CBB_CENTRAL_NOC, ARF_2[2]
scr.2633.5 = 0xfa000404; # CBB_CENTRAL_NOC, ARF_2[3]
scr.2634.5 = 0x20560000; # CBB_CENTRAL_NOC, ARF_3[0]
scr.2635.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_3[1]
scr.2636.5 = 0x00004000; # CBB_CENTRAL_NOC, ARF_3[2]
scr.2637.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_3[3]
scr.2638.5 = 0x02490000; # CBB_CENTRAL_NOC, ARF_4[0]
scr.2639.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_4[1]
scr.2640.5 = 0x00010000; # CBB_CENTRAL_NOC, ARF_4[2]
scr.2641.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_4[3]
scr.2642.5 = 0x02600180; # CBB_CENTRAL_NOC, ARF_5[0]
scr.2643.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_5[1]
scr.2644.5 = 0x00000004; # CBB_CENTRAL_NOC, ARF_5[2]
scr.2645.5 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_5[3]
scr.2646.5 = 0x02600200; # CBB_CENTRAL_NOC, ARF_6[0]
scr.2647.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_6[1]
scr.2648.5 = 0x00000004; # CBB_CENTRAL_NOC, ARF_6[2]
scr.2649.5 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_6[3]
scr.2650.5 = 0x02600280; # CBB_CENTRAL_NOC, ARF_7[0]
scr.2651.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_7[1]
scr.2652.5 = 0x00000004; # CBB_CENTRAL_NOC, ARF_7[2]
scr.2653.5 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_7[3]
scr.2654.5 = 0x02600300; # CBB_CENTRAL_NOC, ARF_8[0]
scr.2655.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_8[1]
scr.2656.5 = 0x00000004; # CBB_CENTRAL_NOC, ARF_8[2]
scr.2657.5 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_8[3]
scr.2658.5 = 0x01f10000; # CBB_CENTRAL_NOC, ARF_9[0]
scr.2659.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_9[1]
scr.2660.5 = 0x00010000; # CBB_CENTRAL_NOC, ARF_9[2]
scr.2661.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_9[3]
scr.2662.5 = 0x01f30000; # CBB_CENTRAL_NOC, ARF_10[0]
scr.2663.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_10[1]
scr.2664.5 = 0x00010000; # CBB_CENTRAL_NOC, ARF_10[2]
scr.2665.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_10[3]
scr.2666.5 = 0x01f50000; # CBB_CENTRAL_NOC, ARF_11[0]
scr.2667.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_11[1]
scr.2668.5 = 0x00010000; # CBB_CENTRAL_NOC, ARF_11[2]
scr.2669.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_11[3]
scr.2670.5 = 0x01f70000; # CBB_CENTRAL_NOC, ARF_12[0]
scr.2671.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_12[1]
scr.2672.5 = 0x00010000; # CBB_CENTRAL_NOC, ARF_12[2]
scr.2673.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_12[3]
scr.2674.5 = 0x01f90000; # CBB_CENTRAL_NOC, ARF_13[0]
scr.2675.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_13[1]
scr.2676.5 = 0x00010000; # CBB_CENTRAL_NOC, ARF_13[2]
scr.2677.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_13[3]
scr.2678.5 = 0x24f40000; # CBB_CENTRAL_NOC, ARF_16[0]
scr.2679.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_16[1]
scr.2680.5 = 0x00040000; # CBB_CENTRAL_NOC, ARF_16[2]
scr.2681.5 = 0xf9008282; # CBB_CENTRAL_NOC, ARF_16[3]
scr.2682.5 = 0x24fc0000; # CBB_CENTRAL_NOC, ARF_17[0]
scr.2683.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_17[1]
scr.2684.5 = 0x00040000; # CBB_CENTRAL_NOC, ARF_17[2]
scr.2685.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_17[3]
scr.2686.5 = 0x0bc00000; # CBB_CENTRAL_NOC, ARF_18[0]
scr.2687.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_18[1]
scr.2688.5 = 0x00200000; # CBB_CENTRAL_NOC, ARF_18[2]
scr.2689.5 = 0xff008080; # CBB_CENTRAL_NOC, ARF_18[3]
scr.2690.5 = 0x0b400000; # CBB_CENTRAL_NOC, ARF_19[0]
scr.2691.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_19[1]
scr.2692.5 = 0x00200000; # CBB_CENTRAL_NOC, ARF_19[2]
scr.2693.5 = 0xfd0000ff; # CBB_CENTRAL_NOC, ARF_19[3]
scr.2694.5 = 0x20a01000; # CBB_CENTRAL_NOC, ARF_45[0]
scr.2695.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_45[1]
scr.2696.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_45[2]
scr.2697.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_45[3]
scr.2698.5 = 0x20a12000; # CBB_CENTRAL_NOC, ARF_46[0]
scr.2699.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_46[1]
scr.2700.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_46[2]
scr.2701.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_46[3]
scr.2702.5 = 0x20a21000; # CBB_CENTRAL_NOC, ARF_47[0]
scr.2703.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_47[1]
scr.2704.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_47[2]
scr.2705.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_47[3]
scr.2706.5 = 0x20a31000; # CBB_CENTRAL_NOC, ARF_48[0]
scr.2707.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_48[1]
scr.2708.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_48[2]
scr.2709.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_48[3]
scr.2710.5 = 0x20a42000; # CBB_CENTRAL_NOC, ARF_49[0]
scr.2711.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_49[1]
scr.2712.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_49[2]
scr.2713.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_49[3]
scr.2714.5 = 0x20a51000; # CBB_CENTRAL_NOC, ARF_50[0]
scr.2715.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_50[1]
scr.2716.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_50[2]
scr.2717.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_50[3]
scr.2718.5 = 0x20a600a0; # CBB_CENTRAL_NOC, ARF_51[0]
scr.2719.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_51[1]
scr.2720.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_51[2]
scr.2721.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_51[3]
scr.2722.5 = 0x20a70000; # CBB_CENTRAL_NOC, ARF_52[0]
scr.2723.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_52[1]
scr.2724.5 = 0x0000007c; # CBB_CENTRAL_NOC, ARF_52[2]
scr.2725.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_52[3]
scr.2726.5 = 0x20a81000; # CBB_CENTRAL_NOC, ARF_53[0]
scr.2727.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_53[1]
scr.2728.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_53[2]
scr.2729.5 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_53[3]
scr.2730.5 = 0x50000000; # CBB_CENTRAL_NOC, ARF_54[0]
scr.2731.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_54[1]
scr.2732.5 = 0x00400000; # CBB_CENTRAL_NOC, ARF_54[2]
scr.2733.5 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_54[3]
scr.2734.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_56[0]
scr.2735.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_56[1]
scr.2736.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_56[2]
scr.2737.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_56[3]
scr.2738.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[0]
scr.2739.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[1]
scr.2740.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[2]
scr.2741.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[3]
scr.2742.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[0]
scr.2743.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[1]
scr.2744.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[2]
scr.2745.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[3]
scr.2746.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[0]
scr.2747.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[1]
scr.2748.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[2]
scr.2749.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[3]
scr.2750.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[0]
scr.2751.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[1]
scr.2752.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[2]
scr.2753.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[3]
scr.2754.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[0]
scr.2755.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[1]
scr.2756.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[2]
scr.2757.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[3]
scr.2758.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[0]
scr.2759.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[1]
scr.2760.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[2]
scr.2761.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[3]
scr.2762.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[0]
scr.2763.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[1]
scr.2764.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[2]
scr.2765.5 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[3]
scr.2766.3 = 0x0be00000; # RCE_NOC, ARF_0[0]
scr.2767.3 = 0x00000000; # RCE_NOC, ARF_0[1]
scr.2768.3 = 0x00040000; # RCE_NOC, ARF_0[2]
scr.2769.3 = 0xff008080; # RCE_NOC, ARF_0[3]
scr.2770.5 = 0x0b800000; # RCE_NOC, ARF_1[0]
scr.2771.5 = 0x00000000; # RCE_NOC, ARF_1[1]
scr.2772.5 = 0x00020000; # RCE_NOC, ARF_1[2]
scr.2773.5 = 0xff008080; # RCE_NOC, ARF_1[3]
scr.2774.5 = 0x0b820000; # RCE_NOC, ARF_2[0]
scr.2775.5 = 0x00000000; # RCE_NOC, ARF_2[1]
scr.2776.5 = 0x00010000; # RCE_NOC, ARF_2[2]
scr.2777.5 = 0xff008080; # RCE_NOC, ARF_2[3]
scr.2778.5 = 0x0b830000; # RCE_NOC, ARF_3[0]
scr.2779.5 = 0x00000000; # RCE_NOC, ARF_3[1]
scr.2780.5 = 0x00010000; # RCE_NOC, ARF_3[2]
scr.2781.5 = 0xff008080; # RCE_NOC, ARF_3[3]
scr.2782.5 = 0x0ba40000; # RCE_NOC, ARF_4[0]
scr.2783.5 = 0x00000000; # RCE_NOC, ARF_4[1]
scr.2784.5 = 0x00010000; # RCE_NOC, ARF_4[2]
scr.2785.5 = 0xff008080; # RCE_NOC, ARF_4[3]
scr.2786.5 = 0x0ba00000; # RCE_NOC, ARF_5[0]
scr.2787.5 = 0x00000000; # RCE_NOC, ARF_5[1]
scr.2788.5 = 0x00010000; # RCE_NOC, ARF_5[2]
scr.2789.5 = 0xff008080; # RCE_NOC, ARF_5[3]
scr.2790.5 = 0x0ba30000; # RCE_NOC, ARF_6[0]
scr.2791.5 = 0x00000000; # RCE_NOC, ARF_6[1]
scr.2792.5 = 0x00010000; # RCE_NOC, ARF_6[2]
scr.2793.5 = 0xff008080; # RCE_NOC, ARF_6[3]
scr.2794.5 = 0x21002000; # RCE_NOC, ARF_7[0]
scr.2795.5 = 0x00000000; # RCE_NOC, ARF_7[1]
scr.2796.5 = 0x00000000; # RCE_NOC, ARF_7[2]
scr.2797.5 = 0xfa0004ff; # RCE_NOC, ARF_7[3]
scr.2798.5 = 0x210200a0; # RCE_NOC, ARF_8[0]
scr.2799.5 = 0x00000000; # RCE_NOC, ARF_8[1]
scr.2800.5 = 0x00000000; # RCE_NOC, ARF_8[2]
scr.2801.5 = 0xfa0004ff; # RCE_NOC, ARF_8[3]
scr.2802.5 = 0x21030000; # RCE_NOC, ARF_9[0]
scr.2803.5 = 0x00000000; # RCE_NOC, ARF_9[1]
scr.2804.5 = 0x0000007c; # RCE_NOC, ARF_9[2]
scr.2805.5 = 0xfa0004ff; # RCE_NOC, ARF_9[3]
scr.2806.5 = 0x00000000; # RCE_NOC, ARF_12[0]
scr.2807.5 = 0x00000000; # RCE_NOC, ARF_12[1]
scr.2808.5 = 0x00000000; # RCE_NOC, ARF_12[2]
scr.2809.5 = 0x00000000; # RCE_NOC, ARF_12[3]
scr.2810.5 = 0x00000000; # RCE_NOC, ARF_13[0]
scr.2811.5 = 0x00000000; # RCE_NOC, ARF_13[1]
scr.2812.5 = 0x00000000; # RCE_NOC, ARF_13[2]
scr.2813.5 = 0x00000000; # RCE_NOC, ARF_13[3]
scr.2814.5 = 0x00000000; # RCE_NOC, ARF_14[0]
scr.2815.5 = 0x00000000; # RCE_NOC, ARF_14[1]
scr.2816.5 = 0x00000000; # RCE_NOC, ARF_14[2]
scr.2817.5 = 0x00000000; # RCE_NOC, ARF_14[3]
scr.2818.5 = 0x00000000; # RCE_NOC, ARF_15[0]
scr.2819.5 = 0x00000000; # RCE_NOC, ARF_15[1]
scr.2820.5 = 0x00000000; # RCE_NOC, ARF_15[2]
scr.2821.5 = 0x00000000; # RCE_NOC, ARF_15[3]
scr.2822.5 = 0x00000000; # RCE_NOC, ARF_16[0]
scr.2823.5 = 0x00000000; # RCE_NOC, ARF_16[1]
scr.2824.5 = 0x00000000; # RCE_NOC, ARF_16[2]
scr.2825.5 = 0x00000000; # RCE_NOC, ARF_16[3]
scr.2826.5 = 0x00000000; # RCE_NOC, ARF_17[0]
scr.2827.5 = 0x00000000; # RCE_NOC, ARF_17[1]
scr.2828.5 = 0x00000000; # RCE_NOC, ARF_17[2]
scr.2829.5 = 0x00000000; # RCE_NOC, ARF_17[3]
scr.2830.5 = 0x00000000; # RCE_NOC, ARF_18[0]
scr.2831.5 = 0x00000000; # RCE_NOC, ARF_18[1]
scr.2832.5 = 0x00000000; # RCE_NOC, ARF_18[2]
scr.2833.5 = 0x00000000; # RCE_NOC, ARF_18[3]
scr.2834.5 = 0x00000000; # RCE_NOC, ARF_19[0]
scr.2835.5 = 0x00000000; # RCE_NOC, ARF_19[1]
scr.2836.5 = 0x00000000; # RCE_NOC, ARF_19[2]
scr.2837.5 = 0x00000000; # RCE_NOC, ARF_19[3]
scr.2838.5 = 0x00000000; # RCE_NOC, ARF_20[0]
scr.2839.5 = 0x00000000; # RCE_NOC, ARF_20[1]
scr.2840.5 = 0x00000000; # RCE_NOC, ARF_20[2]
scr.2841.5 = 0x00000000; # RCE_NOC, ARF_20[3]
scr.2842.5 = 0x00000000; # RCE_NOC, ARF_21[0]
scr.2843.5 = 0x00000000; # RCE_NOC, ARF_21[1]
scr.2844.5 = 0x00000000; # RCE_NOC, ARF_21[2]
scr.2845.5 = 0x00000000; # RCE_NOC, ARF_21[3]
scr.2846.5 = 0x00000000; # RCE_NOC, ARF_22[0]
scr.2847.5 = 0x00000000; # RCE_NOC, ARF_22[1]
scr.2848.5 = 0x00000000; # RCE_NOC, ARF_22[2]
scr.2849.5 = 0x00000000; # RCE_NOC, ARF_22[3]
scr.2850.5 = 0x00000000; # RCE_NOC, ARF_23[0]
scr.2851.5 = 0x00000000; # RCE_NOC, ARF_23[1]
scr.2852.5 = 0x00000000; # RCE_NOC, ARF_23[2]
scr.2853.5 = 0x00000000; # RCE_NOC, ARF_23[3]
scr.2854.5 = 0x00000000; # RCE_NOC, ARF_24[0]
scr.2855.5 = 0x00000000; # RCE_NOC, ARF_24[1]
scr.2856.5 = 0x00000000; # RCE_NOC, ARF_24[2]
scr.2857.5 = 0x00000000; # RCE_NOC, ARF_24[3]
scr.2858.5 = 0x00000000; # RCE_NOC, ARF_25[0]
scr.2859.5 = 0x00000000; # RCE_NOC, ARF_25[1]
scr.2860.5 = 0x00000000; # RCE_NOC, ARF_25[2]
scr.2861.5 = 0x00000000; # RCE_NOC, ARF_25[3]
scr.2862.5 = 0x00000000; # RCE_NOC, ARF_26[0]
scr.2863.5 = 0x00000000; # RCE_NOC, ARF_26[1]
scr.2864.5 = 0x00000000; # RCE_NOC, ARF_26[2]
scr.2865.5 = 0x00000000; # RCE_NOC, ARF_26[3]
scr.2866.5 = 0x00000000; # RCE_NOC, ARF_27[0]
scr.2867.5 = 0x00000000; # RCE_NOC, ARF_27[1]
scr.2868.5 = 0x00000000; # RCE_NOC, ARF_27[2]
scr.2869.5 = 0x00000000; # RCE_NOC, ARF_27[3]
scr.2870.5 = 0x00000000; # RCE_NOC, ARF_28[0]
scr.2871.5 = 0x00000000; # RCE_NOC, ARF_28[1]
scr.2872.5 = 0x00000000; # RCE_NOC, ARF_28[2]
scr.2873.5 = 0x00000000; # RCE_NOC, ARF_28[3]
scr.2874.5 = 0x00000000; # RCE_NOC, ARF_29[0]
scr.2875.5 = 0x00000000; # RCE_NOC, ARF_29[1]
scr.2876.5 = 0x00000000; # RCE_NOC, ARF_29[2]
scr.2877.5 = 0x00000000; # RCE_NOC, ARF_29[3]
scr.2878.5 = 0x00000000; # RCE_NOC, ARF_30[0]
scr.2879.5 = 0x00000000; # RCE_NOC, ARF_30[1]
scr.2880.5 = 0x00000000; # RCE_NOC, ARF_30[2]
scr.2881.5 = 0x00000000; # RCE_NOC, ARF_30[3]
scr.2882.5 = 0x00000000; # RCE_NOC, ARF_31[0]
scr.2883.5 = 0x00000000; # RCE_NOC, ARF_31[1]
scr.2884.5 = 0x00000000; # RCE_NOC, ARF_31[2]
scr.2885.5 = 0x00000000; # RCE_NOC, ARF_31[3]
scr.2886.3 = 0x20d30000; # SCE_NOC, ARF_0[0]
scr.2887.3 = 0x00000000; # SCE_NOC, ARF_0[1]
scr.2888.3 = 0x0000007c; # SCE_NOC, ARF_0[2]
scr.2889.3 = 0xfa0004ff; # SCE_NOC, ARF_0[3]
scr.2890.5 = 0x0b600000; # SCE_NOC, ARF_1[0]
scr.2891.5 = 0x00000000; # SCE_NOC, ARF_1[1]
scr.2892.5 = 0x00040000; # SCE_NOC, ARF_1[2]
scr.2893.5 = 0xfd0020ff; # SCE_NOC, ARF_1[3]
scr.2894.5 = 0x0b000000; # SCE_NOC, ARF_2[0]
scr.2895.5 = 0x00000000; # SCE_NOC, ARF_2[1]
scr.2896.5 = 0x00020000; # SCE_NOC, ARF_2[2]
scr.2897.5 = 0xfd002020; # SCE_NOC, ARF_2[3]
scr.2898.5 = 0x0b020000; # SCE_NOC, ARF_3[0]
scr.2899.5 = 0x00000000; # SCE_NOC, ARF_3[1]
scr.2900.5 = 0x00010000; # SCE_NOC, ARF_3[2]
scr.2901.5 = 0xfd002020; # SCE_NOC, ARF_3[3]
scr.2902.5 = 0x0b030000; # SCE_NOC, ARF_4[0]
scr.2903.5 = 0x00000000; # SCE_NOC, ARF_4[1]
scr.2904.5 = 0x00010000; # SCE_NOC, ARF_4[2]
scr.2905.5 = 0xfd002020; # SCE_NOC, ARF_4[3]
scr.2906.5 = 0x0b200000; # SCE_NOC, ARF_5[0]
scr.2907.5 = 0x00000000; # SCE_NOC, ARF_5[1]
scr.2908.5 = 0x00010000; # SCE_NOC, ARF_5[2]
scr.2909.5 = 0xfd002020; # SCE_NOC, ARF_5[3]
scr.2910.5 = 0x0b230000; # SCE_NOC, ARF_6[0]
scr.2911.5 = 0x00000000; # SCE_NOC, ARF_6[1]
scr.2912.5 = 0x00010000; # SCE_NOC, ARF_6[2]
scr.2913.5 = 0xfd002020; # SCE_NOC, ARF_6[3]
scr.2914.5 = 0x20d02000; # SCE_NOC, ARF_7[0]
scr.2915.5 = 0x00000000; # SCE_NOC, ARF_7[1]
scr.2916.5 = 0x00000000; # SCE_NOC, ARF_7[2]
scr.2917.5 = 0xfa0004ff; # SCE_NOC, ARF_7[3]
scr.2918.5 = 0x20d200a0; # SCE_NOC, ARF_8[0]
scr.2919.5 = 0x00000000; # SCE_NOC, ARF_8[1]
scr.2920.5 = 0x00000000; # SCE_NOC, ARF_8[2]
scr.2921.5 = 0xfa0004ff; # SCE_NOC, ARF_8[3]
scr.2922.5 = 0x00000000; # SCE_NOC, ARF_11[0]
scr.2923.5 = 0x00000000; # SCE_NOC, ARF_11[1]
scr.2924.5 = 0x00000000; # SCE_NOC, ARF_11[2]
scr.2925.5 = 0x00000000; # SCE_NOC, ARF_11[3]
scr.2926.5 = 0x00000000; # SCE_NOC, ARF_12[0]
scr.2927.5 = 0x00000000; # SCE_NOC, ARF_12[1]
scr.2928.5 = 0x00000000; # SCE_NOC, ARF_12[2]
scr.2929.5 = 0x00000000; # SCE_NOC, ARF_12[3]
scr.2930.5 = 0x00000000; # SCE_NOC, ARF_13[0]
scr.2931.5 = 0x00000000; # SCE_NOC, ARF_13[1]
scr.2932.5 = 0x00000000; # SCE_NOC, ARF_13[2]
scr.2933.5 = 0x00000000; # SCE_NOC, ARF_13[3]
scr.2934.5 = 0x00000000; # SCE_NOC, ARF_14[0]
scr.2935.5 = 0x00000000; # SCE_NOC, ARF_14[1]
scr.2936.5 = 0x00000000; # SCE_NOC, ARF_14[2]
scr.2937.5 = 0x00000000; # SCE_NOC, ARF_14[3]
scr.2938.5 = 0x00000000; # SCE_NOC, ARF_15[0]
scr.2939.5 = 0x00000000; # SCE_NOC, ARF_15[1]
scr.2940.5 = 0x00000000; # SCE_NOC, ARF_15[2]
scr.2941.5 = 0x00000000; # SCE_NOC, ARF_15[3]
scr.2942.5 = 0x00000000; # SCE_NOC, ARF_16[0]
scr.2943.5 = 0x00000000; # SCE_NOC, ARF_16[1]
scr.2944.5 = 0x00000000; # SCE_NOC, ARF_16[2]
scr.2945.5 = 0x00000000; # SCE_NOC, ARF_16[3]
scr.2946.5 = 0x00000000; # SCE_NOC, ARF_17[0]
scr.2947.5 = 0x00000000; # SCE_NOC, ARF_17[1]
scr.2948.5 = 0x00000000; # SCE_NOC, ARF_17[2]
scr.2949.5 = 0x00000000; # SCE_NOC, ARF_17[3]
scr.2950.5 = 0x00000000; # SCE_NOC, ARF_18[0]
scr.2951.5 = 0x00000000; # SCE_NOC, ARF_18[1]
scr.2952.5 = 0x00000000; # SCE_NOC, ARF_18[2]
scr.2953.5 = 0x00000000; # SCE_NOC, ARF_18[3]
scr.2954.5 = 0x00000000; # SCE_NOC, ARF_19[0]
scr.2955.5 = 0x00000000; # SCE_NOC, ARF_19[1]
scr.2956.5 = 0x00000000; # SCE_NOC, ARF_19[2]
scr.2957.5 = 0x00000000; # SCE_NOC, ARF_19[3]
scr.2958.5 = 0x00000000; # SCE_NOC, ARF_20[0]
scr.2959.5 = 0x00000000; # SCE_NOC, ARF_20[1]
scr.2960.5 = 0x00000000; # SCE_NOC, ARF_20[2]
scr.2961.5 = 0x00000000; # SCE_NOC, ARF_20[3]
scr.2962.5 = 0x00000000; # SCE_NOC, ARF_21[0]
scr.2963.5 = 0x00000000; # SCE_NOC, ARF_21[1]
scr.2964.5 = 0x00000000; # SCE_NOC, ARF_21[2]
scr.2965.5 = 0x00000000; # SCE_NOC, ARF_21[3]
scr.2966.5 = 0x00000000; # SCE_NOC, ARF_22[0]
scr.2967.5 = 0x00000000; # SCE_NOC, ARF_22[1]
scr.2968.5 = 0x00000000; # SCE_NOC, ARF_22[2]
scr.2969.5 = 0x00000000; # SCE_NOC, ARF_22[3]
scr.2970.5 = 0x00000000; # SCE_NOC, ARF_23[0]
scr.2971.5 = 0x00000000; # SCE_NOC, ARF_23[1]
scr.2972.5 = 0x00000000; # SCE_NOC, ARF_23[2]
scr.2973.5 = 0x00000000; # SCE_NOC, ARF_23[3]
scr.2974.5 = 0x00000000; # SCE_NOC, ARF_24[0]
scr.2975.5 = 0x00000000; # SCE_NOC, ARF_24[1]
scr.2976.5 = 0x00000000; # SCE_NOC, ARF_24[2]
scr.2977.5 = 0x00000000; # SCE_NOC, ARF_24[3]
scr.2978.5 = 0x00000000; # SCE_NOC, ARF_25[0]
scr.2979.5 = 0x00000000; # SCE_NOC, ARF_25[1]
scr.2980.5 = 0x00000000; # SCE_NOC, ARF_25[2]
scr.2981.5 = 0x00000000; # SCE_NOC, ARF_25[3]
scr.2982.5 = 0x00000000; # SCE_NOC, ARF_26[0]
scr.2983.5 = 0x00000000; # SCE_NOC, ARF_26[1]
scr.2984.5 = 0x00000000; # SCE_NOC, ARF_26[2]
scr.2985.5 = 0x00000000; # SCE_NOC, ARF_26[3]
scr.2986.5 = 0x00000000; # SCE_NOC, ARF_27[0]
scr.2987.5 = 0x00000000; # SCE_NOC, ARF_27[1]
scr.2988.5 = 0x00000000; # SCE_NOC, ARF_27[2]
scr.2989.5 = 0x00000000; # SCE_NOC, ARF_27[3]
scr.2990.5 = 0x00000000; # SCE_NOC, ARF_28[0]
scr.2991.5 = 0x00000000; # SCE_NOC, ARF_28[1]
scr.2992.5 = 0x00000000; # SCE_NOC, ARF_28[2]
scr.2993.5 = 0x00000000; # SCE_NOC, ARF_28[3]
scr.2994.5 = 0x00000000; # SCE_NOC, ARF_29[0]
scr.2995.5 = 0x00000000; # SCE_NOC, ARF_29[1]
scr.2996.5 = 0x00000000; # SCE_NOC, ARF_29[2]
scr.2997.5 = 0x00000000; # SCE_NOC, ARF_29[3]
scr.2998.5 = 0x00000000; # SCE_NOC, ARF_30[0]
scr.2999.5 = 0x00000000; # SCE_NOC, ARF_30[1]
scr.3000.5 = 0x00000000; # SCE_NOC, ARF_30[2]
scr.3001.5 = 0x00000000; # SCE_NOC, ARF_30[3]
scr.3002.5 = 0x00000000; # SCE_NOC, ARF_31[0]
scr.3003.5 = 0x00000000; # SCE_NOC, ARF_31[1]
scr.3004.5 = 0x00000000; # SCE_NOC, ARF_31[2]
scr.3005.5 = 0x00000000; # SCE_NOC, ARF_31[3]
