0. gate number: 
#AND: 10, #OR: 0, #INV: 12
Circuit size = 44
*********************************************
Val	level	ci	n	nT	gT	FI		FO
	0	1	0	1	0			4 5 
	0	1	1	1	0			6 15 
	0	1	2	1	0			26 28 
	0	1	3	1	0			29 30 
	0	1	4	2	1	0 		7 
	0	1	5	2	1	0 		11 
	0	1	6	2	1	1 		8 
	0	1	7	0	5	4 		13 
	0	1	8	0	5	6 		18 
	0	1	9	0	5	26 		13 
	0	1	10	0	5	29 		18 
	0	1	11	0	7	5 28 		31 32 
	0	1	12	0	5	31 		33 34 
	0	1	13	0	7	7 9 		14 
	0	1	14	0	5	13 		77 
	0	1	15	2	1	1 		16 
	0	1	16	0	7	15 30 		17 
	0	1	17	0	5	16 		35 36 
	0	1	18	0	7	8 10 		19 
	0	1	19	0	5	18 		20 
	0	1	20	0	7	19 35 		37 38 
	0	1	21	0	5	37 		24 
	0	1	22	0	7	32 38 		23 
	0	1	23	0	5	22 		39 40 
	0	1	24	0	7	21 34 		25 
	0	1	25	0	5	24 		78 
	0	1	26	2	1	2 		9 
	0	1	27	0	7	36 40 		79 
	0	1	28	2	1	2 		11 
	0	1	29	2	1	3 		10 
	0	1	30	2	1	3 		16 
	0	1	31	2	1	11 		12 
	0	1	32	2	1	11 		22 
	0	1	33	2	1	12 		77 
	0	1	34	2	1	12 		24 
	0	1	35	2	1	17 		20 
	0	1	36	2	1	17 		27 
	0	1	37	2	1	20 		21 
	0	1	38	2	1	20 		22 
	0	1	39	2	1	23 		78 
	0	1	40	2	1	23 		27 
	0	1	77	3	7	14 33 		
	0	1	78	3	7	25 39 		
	0	1	79	3	5	27 		
*********************************************

0. gate number: 
#AND: 10, #OR: 0, #INV: 12
Circuit size = 44
*********************************************
Val	level	ci	n	nT	gT	FI		FO
	0	1	0	1	0			4 5 
	0	1	1	1	0			6 15 
	0	1	2	1	0			26 28 
	0	1	3	1	0			29 30 
	0	1	4	2	1	0 		7 
	0	1	5	2	1	0 		11 
	0	1	6	2	1	1 		8 
	0	1	7	0	5	4 		13 
	0	1	8	0	5	6 		18 
	0	1	9	0	5	26 		13 
	0	1	10	0	5	29 		18 
	0	1	11	0	7	5 28 		31 32 
	0	1	12	0	5	31 		33 34 
	0	1	13	0	7	7 9 		14 
	0	1	14	0	5	13 		77 
	0	1	15	2	1	1 		16 
	0	1	16	0	7	15 30 		17 
	0	1	17	0	5	16 		35 36 
	0	1	18	0	7	8 10 		19 
	0	1	19	0	5	18 		20 
	0	1	20	0	7	19 35 		37 38 
	0	1	21	0	5	37 		24 
	0	1	22	0	7	32 38 		23 
	0	1	23	0	5	22 		39 40 
	0	1	24	0	7	21 34 		25 
	0	1	25	0	5	24 		78 
	0	1	26	2	1	2 		9 
	0	1	27	0	7	36 40 		79 
	0	1	28	2	1	2 		11 
	0	1	29	2	1	3 		10 
	0	1	30	2	1	3 		16 
	0	1	31	2	1	11 		12 
	0	1	32	2	1	11 		22 
	0	1	33	2	1	12 		77 
	0	1	34	2	1	12 		24 
	0	1	35	2	1	17 		20 
	0	1	36	2	1	17 		27 
	0	1	37	2	1	20 		21 
	0	1	38	2	1	20 		22 
	0	1	39	2	1	23 		78 
	0	1	40	2	1	23 		27 
	0	1	77	3	7	14 33 		
	0	1	78	3	7	25 39 		
	0	1	79	3	5	27 		
*********************************************

0. gate number: 
#AND: 10, #OR: 0, #INV: 12
Circuit size = 44
*********************************************
Val	level	ci	n	nT	gT	FI		FO
	0	1	0	1	0			4 5 
	0	1	1	1	0			6 15 
	0	1	2	1	0			26 28 
	0	1	3	1	0			29 30 
	0	1	4	2	1	0 		7 
	0	1	5	2	1	0 		11 
	0	1	6	2	1	1 		8 
	0	1	7	0	5	4 		13 
	0	1	8	0	5	6 		18 
	0	1	9	0	5	26 		13 
	0	1	10	0	5	29 		18 
	0	1	11	0	7	5 28 		31 32 
	0	1	12	0	5	31 		33 34 
	0	1	13	0	7	7 9 		14 
	0	1	14	0	5	13 		77 
	0	1	15	2	1	1 		16 
	0	1	16	0	7	15 30 		17 
	0	1	17	0	5	16 		35 36 
	0	1	18	0	7	8 10 		19 
	0	1	19	0	5	18 		20 
	0	1	20	0	7	19 35 		37 38 
	0	1	21	0	5	37 		24 
	0	1	22	0	7	32 38 		23 
	0	1	23	0	5	22 		39 40 
	0	1	24	0	7	21 34 		25 
	0	1	25	0	5	24 		78 
	0	1	26	2	1	2 		9 
	0	1	27	0	7	36 40 		79 
	0	1	28	2	1	2 		11 
	0	1	29	2	1	3 		10 
	0	1	30	2	1	3 		16 
	0	1	31	2	1	11 		12 
	0	1	32	2	1	11 		22 
	0	1	33	2	1	12 		77 
	0	1	34	2	1	12 		24 
	0	1	35	2	1	17 		20 
	0	1	36	2	1	17 		27 
	0	1	37	2	1	20 		21 
	0	1	38	2	1	20 		22 
	0	1	39	2	1	23 		78 
	0	1	40	2	1	23 		27 
	0	1	77	3	7	14 33 		
	0	1	78	3	7	25 39 		
	0	1	79	3	5	27 		
*********************************************

0. gate number: 
#AND: 10, #OR: 0, #INV: 12
Circuit size = 44
*********************************************
Val	level	ci	n	nT	gT	FI		FO
	0	1	0	1	0			4 5 
	0	1	1	1	0			6 15 
	0	1	2	1	0			26 28 
	0	1	3	1	0			29 30 
	0	1	4	2	1	0 		7 
	0	1	5	2	1	0 		11 
	0	1	6	2	1	1 		8 
	0	1	7	0	5	4 		13 
	0	1	8	0	5	6 		18 
	0	1	9	0	5	26 		13 
	0	1	10	0	5	29 		18 
	0	1	11	0	7	5 28 		31 32 
	0	1	12	0	5	31 		33 34 
	0	1	13	0	7	7 9 		14 
	0	1	14	0	5	13 		77 
	0	1	15	2	1	1 		16 
	0	1	16	0	7	15 30 		17 
	0	1	17	0	5	16 		35 36 
	0	1	18	0	7	8 10 		19 
	0	1	19	0	5	18 		20 
	0	1	20	0	7	19 35 		37 38 
	0	1	21	0	5	37 		24 
	0	1	22	0	7	32 38 		23 
	0	1	23	0	5	22 		39 40 
	0	1	24	0	7	21 34 		25 
	0	1	25	0	5	24 		78 
	0	1	26	2	1	2 		9 
	0	1	27	0	7	36 40 		79 
	0	1	28	2	1	2 		11 
	0	1	29	2	1	3 		10 
	0	1	30	2	1	3 		16 
	0	1	31	2	1	11 		12 
	0	1	32	2	1	11 		22 
	0	1	33	2	1	12 		77 
	0	1	34	2	1	12 		24 
	0	1	35	2	1	17 		20 
	0	1	36	2	1	17 		27 
	0	1	37	2	1	20 		21 
	0	1	38	2	1	20 		22 
	0	1	39	2	1	23 		78 
	0	1	40	2	1	23 		27 
	0	1	77	3	7	14 33 		
	0	1	78	3	7	25 39 		
	0	1	79	3	5	27 		
*********************************************

# PI: 4
# PO: 3
Input list:
0 1 2 3 
Output list:
77 78 79 

0. gate number: 
#AND: 10, #OR: 0, #INV: 12
Circuit size = 44
*********************************************
Val	level	ci	n	nT	gT	FI		FO
	0	1	0	1	0			4 5 
	0	1	1	1	0			6 15 
	0	1	2	1	0			26 28 
	0	1	3	1	0			29 30 
	0	1	4	2	1	0 		7 
	0	1	5	2	1	0 		11 
	0	1	6	2	1	1 		8 
	0	1	7	0	5	4 		13 
	0	1	8	0	5	6 		18 
	0	1	9	0	5	26 		13 
	0	1	10	0	5	29 		18 
	0	1	11	0	7	5 28 		31 32 
	0	1	12	0	5	31 		33 34 
	0	1	13	0	7	7 9 		14 
	0	1	14	0	5	13 		77 
	0	1	15	2	1	1 		16 
	0	1	16	0	7	15 30 		17 
	0	1	17	0	5	16 		35 36 
	0	1	18	0	7	8 10 		19 
	0	1	19	0	5	18 		20 
	0	1	20	0	7	19 35 		37 38 
	0	1	21	0	5	37 		24 
	0	1	22	0	7	32 38 		23 
	0	1	23	0	5	22 		39 40 
	0	1	24	0	7	21 34 		25 
	0	1	25	0	5	24 		78 
	0	1	26	2	1	2 		9 
	0	1	27	0	7	36 40 		79 
	0	1	28	2	1	2 		11 
	0	1	29	2	1	3 		10 
	0	1	30	2	1	3 		16 
	0	1	31	2	1	11 		12 
	0	1	32	2	1	11 		22 
	0	1	33	2	1	12 		77 
	0	1	34	2	1	12 		24 
	0	1	35	2	1	17 		20 
	0	1	36	2	1	17 		27 
	0	1	37	2	1	20 		21 
	0	1	38	2	1	20 		22 
	0	1	39	2	1	23 		78 
	0	1	40	2	1	23 		27 
	0	1	77	3	7	14 33 		
	0	1	78	3	7	25 39 		
	0	1	79	3	5	27 		
*********************************************

# PI: 4
# PO: 3
Input list:
0 1 2 3 
Output list:
77 78 79 

0000-00  1
0001010  1
00011-0  1
00100-0  1
0010100  1
0011001  1
0011010  1
0011110  1
0100010  1
01001-0  1
0101001  1
0101101  1
0101110  1
0110001  1
0110010  1
0110110  1
01110-1  1
0111101  1
10000-0  1
1000100  1
1001001  1
1001010  1
1001110  1
1010010  1
10101-0  1
1011001  1
1011101  1
1011110  1
1100001  1
1100010  1
1100110  1
11010-1  1
1101101  1
1110001  1
1110101  1
1110110  1
1111011  1
11111-1  1
