Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun 18 09:57:15 2019
| Host         : Windows-Desktop-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Streaming_2_D_FIR_Filter_fil_timing_summary_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_timing_summary_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : Streaming_2_D_FIR_Filter_fil
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.649        0.000                      0                 4224        0.037        0.000                      0                 4224        3.000        0.000                       0                  1837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         6.649        0.000                      0                  939        0.075        0.000                      0                  939        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.646        0.000                      0                 3285        0.037        0.000                      0                 3285       18.750        0.000                       0                  1325  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 1.848ns (22.813%)  route 6.253ns (77.187%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 18.807 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.114    11.465    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y34         LUT5 (Prop_lut5_I4_O)        0.154    11.619 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[8]_i_1/O
                         net (fo=1, routed)           0.640    12.258    u_jtag_mac/u_post_chif_fifo_n_14
    SLICE_X80Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.553    18.807    u_jtag_mac/TCK_BUFG
    SLICE_X80Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[8]/C
                         clock pessimism              0.440    19.246    
                         clock uncertainty           -0.035    19.211    
    SLICE_X80Y34         FDRE (Setup_fdre_C_D)       -0.304    18.907    u_jtag_mac/act_rd_len_sft_reg[8]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 1.843ns (23.026%)  route 6.161ns (76.974%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 18.806 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.070    11.421    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y33         LUT5 (Prop_lut5_I4_O)        0.149    11.570 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[7]_i_1/O
                         net (fo=1, routed)           0.591    12.162    u_jtag_mac/u_post_chif_fifo_n_15
    SLICE_X85Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.552    18.806    u_jtag_mac/TCK_BUFG
    SLICE_X85Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[7]/C
                         clock pessimism              0.440    19.245    
                         clock uncertainty           -0.035    19.210    
    SLICE_X85Y33         FDRE (Setup_fdre_C_D)       -0.301    18.909    u_jtag_mac/act_rd_len_sft_reg[7]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 1.814ns (22.971%)  route 6.083ns (77.029%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 18.806 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.060    11.411    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y33         LUT5 (Prop_lut5_I4_O)        0.120    11.531 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[2]_i_1/O
                         net (fo=1, routed)           0.524    12.054    u_jtag_mac/u_post_chif_fifo_n_20
    SLICE_X80Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.552    18.806    u_jtag_mac/TCK_BUFG
    SLICE_X80Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[2]/C
                         clock pessimism              0.440    19.245    
                         clock uncertainty           -0.035    19.210    
    SLICE_X80Y33         FDRE (Setup_fdre_C_D)       -0.284    18.926    u_jtag_mac/act_rd_len_sft_reg[2]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 1.844ns (23.419%)  route 6.030ns (76.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 18.809 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.915    11.266    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y33         LUT5 (Prop_lut5_I4_O)        0.150    11.416 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           0.616    12.031    u_jtag_mac/u_post_chif_fifo_n_22
    SLICE_X81Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.555    18.809    u_jtag_mac/TCK_BUFG
    SLICE_X81Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.440    19.248    
                         clock uncertainty           -0.035    19.213    
    SLICE_X81Y37         FDRE (Setup_fdre_C_D)       -0.269    18.944    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 1.810ns (23.105%)  route 6.024ns (76.895%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 18.806 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.047    11.398    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X82Y33         LUT5 (Prop_lut5_I4_O)        0.116    11.514 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[6]_i_1/O
                         net (fo=1, routed)           0.477    11.991    u_jtag_mac/u_post_chif_fifo_n_16
    SLICE_X85Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.552    18.806    u_jtag_mac/TCK_BUFG
    SLICE_X85Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/C
                         clock pessimism              0.440    19.245    
                         clock uncertainty           -0.035    19.210    
    SLICE_X85Y33         FDRE (Setup_fdre_C_D)       -0.251    18.959    u_jtag_mac/act_rd_len_sft_reg[6]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.812ns (23.926%)  route 5.762ns (76.074%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 18.807 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.678    11.029    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y32         LUT4 (Prop_lut4_I2_O)        0.118    11.147 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[12]_i_1/O
                         net (fo=1, routed)           0.584    11.731    u_jtag_mac/u_post_chif_fifo_n_10
    SLICE_X80Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.553    18.807    u_jtag_mac/TCK_BUFG
    SLICE_X80Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/C
                         clock pessimism              0.440    19.246    
                         clock uncertainty           -0.035    19.211    
    SLICE_X80Y34         FDRE (Setup_fdre_C_D)       -0.310    18.901    u_jtag_mac/act_rd_len_sft_reg[12]
  -------------------------------------------------------------------
                         required time                         18.901    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 1.846ns (24.267%)  route 5.761ns (75.733%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 18.806 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.920    11.271    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y33         LUT5 (Prop_lut5_I4_O)        0.152    11.423 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[1]_i_1/O
                         net (fo=1, routed)           0.342    11.764    u_jtag_mac/u_post_chif_fifo_n_21
    SLICE_X80Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.552    18.806    u_jtag_mac/TCK_BUFG
    SLICE_X80Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[1]/C
                         clock pessimism              0.440    19.245    
                         clock uncertainty           -0.035    19.210    
    SLICE_X80Y33         FDRE (Setup_fdre_C_D)       -0.275    18.935    u_jtag_mac/act_rd_len_sft_reg[1]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 1.844ns (24.398%)  route 5.714ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 18.807 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.879    11.230    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y34         LUT5 (Prop_lut5_I4_O)        0.150    11.380 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[11]_i_1/O
                         net (fo=1, routed)           0.336    11.715    u_jtag_mac/u_post_chif_fifo_n_11
    SLICE_X80Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.553    18.807    u_jtag_mac/TCK_BUFG
    SLICE_X80Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[11]/C
                         clock pessimism              0.440    19.246    
                         clock uncertainty           -0.035    19.211    
    SLICE_X80Y34         FDRE (Setup_fdre_C_D)       -0.289    18.922    u_jtag_mac/act_rd_len_sft_reg[11]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 1.813ns (24.115%)  route 5.705ns (75.885%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 18.806 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.682    11.033    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y32         LUT5 (Prop_lut5_I4_O)        0.119    11.152 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[3]_i_1/O
                         net (fo=1, routed)           0.524    11.676    u_jtag_mac/u_post_chif_fifo_n_19
    SLICE_X80Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.552    18.806    u_jtag_mac/TCK_BUFG
    SLICE_X80Y33         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/C
                         clock pessimism              0.440    19.245    
                         clock uncertainty           -0.035    19.210    
    SLICE_X80Y33         FDRE (Setup_fdre_C_D)       -0.269    18.941    u_jtag_mac/act_rd_len_sft_reg[3]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.811ns (24.140%)  route 5.691ns (75.860%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 18.806 - 15.152 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.325     2.325    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.731     4.157    u_jtag_mac/TCK_BUFG
    SLICE_X89Y35         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.419     4.576 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=14, routed)          1.165     5.742    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X90Y34         LUT5 (Prop_lut5_I2_O)        0.325     6.067 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.869     6.935    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X90Y34         LUT4 (Prop_lut4_I3_O)        0.354     7.289 r  u_jtag_mac/FSM_onehot_cs[7]_i_4/O
                         net (fo=5, routed)           0.781     8.070    u_jtag_mac/FSM_onehot_cs[7]_i_4_n_0
    SLICE_X92Y38         LUT4 (Prop_lut4_I0_O)        0.348     8.418 f  u_jtag_mac/ver_output_reg[17]_i_2/O
                         net (fo=20, routed)          1.008     9.427    u_jtag_mac/ver_output_reg[17]_i_2_n_0
    SLICE_X87Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.551 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=2, routed)           0.676    10.227    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X87Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          0.717    11.068    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X81Y34         LUT5 (Prop_lut5_I4_O)        0.117    11.185 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[9]_i_1/O
                         net (fo=1, routed)           0.474    11.659    u_jtag_mac/u_post_chif_fifo_n_13
    SLICE_X79Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.010    17.162    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.253 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.552    18.806    u_jtag_mac/TCK_BUFG
    SLICE_X79Y34         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/C
                         clock pessimism              0.440    19.245    
                         clock uncertainty           -0.035    19.210    
    SLICE_X79Y34         FDRE (Setup_fdre_C_D)       -0.275    18.935    u_jtag_mac/act_rd_len_sft_reg[9]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  7.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.712%)  route 0.277ns (66.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.606     1.668    u_jtag_mac/TCK_BUFG
    SLICE_X91Y34         FDRE                                         r  u_jtag_mac/data_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  u_jtag_mac/data_buffer_reg[5]/Q
                         net (fo=4, routed)           0.277     2.086    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.906     2.106    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.390     1.716    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     2.012    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.270%)  route 0.288ns (63.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.601     1.663    u_jtag_mac/TCK_BUFG
    SLICE_X92Y29         FDRE                                         r  u_jtag_mac/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.164     1.827 r  u_jtag_mac/data_buffer_reg[2]/Q
                         net (fo=4, routed)           0.288     2.115    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.906     2.106    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.370     1.736    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     2.032    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.613%)  route 0.215ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.660    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y26         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.215     2.016    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][1]
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.906     2.106    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.390     1.716    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.899    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.613%)  route 0.215ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.598     1.660    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y26         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.215     2.016    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][3]
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.906     2.106    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y10         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.390     1.716    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.899    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.597     1.659    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y25         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141     1.800 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.856    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X91Y25         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.863     2.062    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y25         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.403     1.659    
    SLICE_X91Y25         FDRE (Hold_fdre_C_D)         0.076     1.735    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.602     1.664    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y30         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.861    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X91Y30         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.869     2.068    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X91Y30         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.404     1.664    
    SLICE_X91Y30         FDRE (Hold_fdre_C_D)         0.075     1.739    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.601     1.663    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X95Y27         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.860    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X95Y27         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.868     2.067    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X95Y27         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.404     1.663    
    SLICE_X95Y27         FDRE (Hold_fdre_C_D)         0.075     1.738    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.582     1.644    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y35         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.841    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X75Y35         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.848     2.047    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y35         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.403     1.644    
    SLICE_X75Y35         FDRE (Hold_fdre_C_D)         0.075     1.719    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.583     1.645    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.842    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X81Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.850     2.049    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.404     1.645    
    SLICE_X81Y36         FDRE (Hold_fdre_C_D)         0.075     1.720    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.036     1.036    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.583     1.645    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y35         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y35         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.842    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X81Y35         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.170     1.170    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.850     2.049    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y35         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.404     1.645    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.075     1.720    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y6    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X4Y10   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X4Y7    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y1  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X93Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X93Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X93Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X93Y29   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X93Y29   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X93Y29   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y27   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y41   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y27   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y41   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X90Y38   u_jtag_mac/FSM_onehot_cs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X92Y38   u_jtag_mac/FSM_onehot_cs_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y41   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y27   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X92Y27   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X86Y28   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X82Y41   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X92Y35   u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X91Y36   u_jtag_mac/FSM_onehot_cs_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.646ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.267ns  (logic 13.418ns (57.670%)  route 9.849ns (42.330%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.690    22.071    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.303    22.374 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[1]_i_1__0/O
                         net (fo=1, routed)           0.000    22.374    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[1]
    SLICE_X58Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.537    38.464    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X58Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[1]/C
                         clock pessimism              0.577    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.077    39.020    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                         -22.374    
  -------------------------------------------------------------------
                         slack                                 16.646    

Slack (MET) :             16.782ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.133ns  (logic 13.302ns (57.503%)  route 9.831ns (42.497%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.270 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[0]
                         net (fo=8, routed)           1.671    21.941    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_7
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.299    22.240 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.240    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[0]
    SLICE_X58Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.537    38.464    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X58Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[0]/C
                         clock pessimism              0.577    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.079    39.022    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 16.782    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.125ns  (logic 13.418ns (58.024%)  route 9.707ns (41.976%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.548    21.929    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.303    22.232 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[3]_i_1/O
                         net (fo=1, routed)           0.000    22.232    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[3]
    SLICE_X58Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.537    38.464    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X58Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[3]/C
                         clock pessimism              0.577    39.040    
                         clock uncertainty           -0.098    38.943    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.081    39.024    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                         -22.232    
  -------------------------------------------------------------------
                         slack                                 16.792    

Slack (MET) :             16.800ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.067ns  (logic 13.418ns (58.170%)  route 9.649ns (41.830%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.466 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.489    21.871    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.303    22.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[2]_i_1/O
                         net (fo=1, routed)           0.000    22.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[2]
    SLICE_X60Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.539    38.466    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X60Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[2]/C
                         clock pessimism              0.577    39.042    
                         clock uncertainty           -0.098    38.945    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.029    38.974    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 16.800    

Slack (MET) :             16.809ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.059ns  (logic 13.418ns (58.189%)  route 9.641ns (41.811%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.466 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.482    21.864    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.303    22.167 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[7]_i_1/O
                         net (fo=1, routed)           0.000    22.167    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[7]
    SLICE_X60Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.539    38.466    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X60Y27         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[7]/C
                         clock pessimism              0.577    39.042    
                         clock uncertainty           -0.098    38.945    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.031    38.976    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 16.809    

Slack (MET) :             16.960ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.909ns  (logic 13.418ns (58.572%)  route 9.491ns (41.428%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.331    21.713    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.303    22.016 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[5]_i_1/O
                         net (fo=1, routed)           0.000    22.016    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[5]
    SLICE_X60Y28         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.541    38.468    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X60Y28         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[5]/C
                         clock pessimism              0.577    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.029    38.976    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -22.016    
  -------------------------------------------------------------------
                         slack                                 16.960    

Slack (MET) :             16.969ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.901ns  (logic 13.418ns (58.590%)  route 9.483ns (41.410%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.324    21.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.303    22.009 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[6]_i_1/O
                         net (fo=1, routed)           0.000    22.009    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[6]
    SLICE_X60Y28         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.541    38.468    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X60Y28         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[6]/C
                         clock pessimism              0.577    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.031    38.978    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                 16.969    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 13.418ns (58.764%)  route 9.416ns (41.237%))
  Logic Levels:           59  (CARRY4=50 LUT2=1 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.466 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.719    -0.893    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X71Y18         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]/Q
                         net (fo=2, routed)           0.466     0.029    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0]_27[1]
    SLICE_X74Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.153 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.153    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_i_3_n_0
    SLICE_X74Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.703 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry_n_0
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.817 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.817    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__0_n_0
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.931 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.931    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__1_n_0
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.045 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__2_n_0
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.159 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.159    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__3_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.472 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_carry__4/O[3]
                         net (fo=23, routed)          0.995     2.467    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_0_in
    SLICE_X76Y20         LUT4 (Prop_lut4_I1_O)        0.306     2.773 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_i_1_n_0
    SLICE_X76Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry_n_0
    SLICE_X76Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__0_n_0
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.516    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     3.639    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__3_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.952 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4/O[3]
                         net (fo=23, routed)          1.552     5.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_1_carry__4_n_4
    SLICE_X85Y18         LUT4 (Prop_lut4_I1_O)        0.306     5.810 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.810    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__0_n_0
    SLICE_X85Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__1_n_0
    SLICE_X85Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.684    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__2_n_0
    SLICE_X85Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.798    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__3_n_0
    SLICE_X85Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.912    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_2_carry__4_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.183 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5/CO[0]
                         net (fo=25, routed)          0.707     7.890    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_5_n_3
    SLICE_X84Y21         LUT4 (Prop_lut4_I2_O)        0.373     8.263 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000     8.263    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_i_3_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.813 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.813    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.927    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__0_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.164    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.278    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__3_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4/O[3]
                         net (fo=23, routed)          0.896    10.487    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_3_carry__4_n_4
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.306    10.793 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.793    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_i_4_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.325 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__0_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.439    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__1_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__2_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.667    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__3_n_0
    SLICE_X83Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4/O[3]
                         net (fo=23, routed)          1.135    13.116    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_4_carry__4_n_4
    SLICE_X80Y23         LUT4 (Prop_lut4_I1_O)        0.306    13.422 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1/O
                         net (fo=1, routed)           0.000    13.422    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.823 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.946    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__0_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.060    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.174    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__2_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.288    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__3_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.402    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_5_carry__4_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.673 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5/CO[0]
                         net (fo=25, routed)          1.058    15.730    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_5_n_3
    SLICE_X77Y23         LUT4 (Prop_lut4_I2_O)        0.373    16.103 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1/O
                         net (fo=1, routed)           0.000    16.103    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.504 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.618 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.627    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__0_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.741    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__1_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.855    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__2_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.969    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.083    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_6_carry__4_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.354 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5/CO[0]
                         net (fo=25, routed)          1.305    18.660    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_5_n_3
    SLICE_X74Y24         LUT4 (Prop_lut4_I2_O)        0.373    19.033 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3/O
                         net (fo=1, routed)           0.000    19.033    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_i_3_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.583 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry/CO[3]
                         net (fo=1, routed)           0.009    19.592    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__0_n_0
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__1_n_0
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.934 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.934    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__2_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.048 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.048    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.382 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4/O[1]
                         net (fo=8, routed)           1.257    21.638    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_add_temp_7_carry__4_n_6
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.303    21.941 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1[4]_i_1/O
                         net (fo=1, routed)           0.000    21.941    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Sum_of_Elements_out1[4]
    SLICE_X58Y28         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.539    38.466    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X58Y28         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[4]/C
                         clock pessimism              0.577    39.042    
                         clock uncertainty           -0.098    38.945    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)        0.077    39.022    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay4_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                         -21.941    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.110ns  (logic 3.588ns (27.368%)  route 9.522ns (72.632%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.724    -0.888    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/clk_out1
    SLICE_X72Y15         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[0]/Q
                         net (fo=7, routed)           1.134     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg_n_0_[0]
    SLICE_X80Y14         LUT1 (Prop_lut1_I0_O)        0.124     0.827 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][7]_i_56/O
                         net (fo=1, routed)           0.000     0.827    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][7]_i_56_n_0
    SLICE_X80Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.359 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.359    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_45_n_0
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     1.473    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_57_n_0
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.587    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_50_n_0
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_44_n_0
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.923 f  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_26/O[0]
                         net (fo=16, routed)          1.398     3.321    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_1_in
    SLICE_X82Y14         LUT3 (Prop_lut3_I1_O)        0.299     3.620 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1[1][7]_i_30/O
                         net (fo=1, routed)           0.000     3.620    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/add_cast[3]
    SLICE_X82Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.996 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.996    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_14_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.113 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.113    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_39_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.230 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.230    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_25_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.347 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.347    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_12_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_13/O[0]
                         net (fo=83, routed)          1.977     6.543    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_1_in17_in
    SLICE_X86Y15         LUT3 (Prop_lut3_I1_O)        0.295     6.838 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1[1][7]_i_24/O
                         net (fo=27, routed)          2.166     9.003    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[3]_1
    SLICE_X91Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.127 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_5/O
                         net (fo=2, routed)           1.054    10.182    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_5_n_0
    SLICE_X88Y22         LUT5 (Prop_lut5_I3_O)        0.124    10.306 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_2/O
                         net (fo=3, routed)           1.793    12.098    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_2_n_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_1/O
                         net (fo=1, routed)           0.000    12.222    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/operand[1]_12[4]
    SLICE_X76Y19         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.547    38.474    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X76Y19         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][4]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.098    38.953    
    SLICE_X76Y19         FDCE (Setup_fdce_C_D)        0.031    38.984    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.992ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.880ns  (logic 3.588ns (27.858%)  route 9.292ns (72.142%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.724    -0.888    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/clk_out1
    SLICE_X72Y15         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[0]/Q
                         net (fo=7, routed)           1.134     0.703    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg_n_0_[0]
    SLICE_X80Y14         LUT1 (Prop_lut1_I0_O)        0.124     0.827 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][7]_i_56/O
                         net (fo=1, routed)           0.000     0.827    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][7]_i_56_n_0
    SLICE_X80Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.359 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.359    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_45_n_0
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     1.473    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_57_n_0
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     1.587    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_50_n_0
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_44_n_0
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.923 f  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1_reg[1][7]_i_26/O[0]
                         net (fo=16, routed)          1.398     3.321    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_1_in
    SLICE_X82Y14         LUT3 (Prop_lut3_I1_O)        0.299     3.620 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1[1][7]_i_30/O
                         net (fo=1, routed)           0.000     3.620    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/add_cast[3]
    SLICE_X82Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.996 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.996    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_14_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.113 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.113    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_39_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.230 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.230    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_25_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.347 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.347    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_12_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[1][7]_i_13/O[0]
                         net (fo=83, routed)          1.977     6.543    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/p_1_in17_in
    SLICE_X86Y15         LUT3 (Prop_lut3_I1_O)        0.295     6.838 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1[1][7]_i_24/O
                         net (fo=27, routed)          2.166     9.003    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/row_index_reg_reg[3]_1
    SLICE_X91Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.127 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_5/O
                         net (fo=2, routed)           1.054    10.182    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_5_n_0
    SLICE_X88Y22         LUT5 (Prop_lut5_I3_O)        0.124    10.306 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_2/O
                         net (fo=3, routed)           1.562    11.868    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[1][4]_i_2_n_0
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.992 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Make_Neighborhood/u_Make_Neighborhood/Unit_Delay_out1[0][4]_i_1/O
                         net (fo=1, routed)           0.000    11.992    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/operand[0]_0[4]
    SLICE_X76Y19         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        1.547    38.474    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/clk_out1
    SLICE_X76Y19         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[0][4]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.098    38.953    
    SLICE_X76Y19         FDCE (Setup_fdce_C_D)        0.031    38.984    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay_out1_reg[0][4]
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                 26.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.577    -0.602    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X83Y28         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.405    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/DIA0
    SLICE_X82Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.844    -0.841    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X82Y28         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X82Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.442    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.576    -0.603    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X67Y31         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[0]/Q
                         net (fo=64, routed)          0.253    -0.209    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X66Y31         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.842    -0.843    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X66Y31         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.979%)  route 0.423ns (75.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.547    -0.632    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/clk_out1
    SLICE_X53Y29         FDCE                                         r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[12]/Q
                         net (fo=19, routed)          0.423    -0.067    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[12]
    RAMB36_X2Y5          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1323, routed)        0.858    -0.826    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.502    -0.325    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.142    u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y6      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y4      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y7      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y5      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y4      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y6      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y5      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y8      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y6      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y5      u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_1_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y34     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y33     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



