// Seed: 3972741661
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output wor   id_5
);
  wire id_7;
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign id_7 = id_7 ? 1 : id_7 == id_1;
  wire id_8;
  always id_0 = #1 "";
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  tri id_5 = (id_4 && id_4 && !1 == id_5);
  buf primCall (id_1, id_4);
endmodule
