#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec 19 09:44:44 2024
# Process ID: 58116
# Current directory: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent96988 D:\Kuliah\SEM_7\magang\TUGAS\FInalProject\final_project\final_project.xpr
# Log file: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/vivado.log
# Journal file: D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project\vivado.jou
# Running On        :LAPTOP-O0TDC06K
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency     :2611 MHz
# CPU Physical cores:8
# CPU Logical cores :12
# Host memory       :16869 MB
# Swap memory       :15370 MB
# Total Virtual     :32239 MB
# Available Virtual :6567 MB
#-----------------------------------------------------------
start_gui
open_project D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/systolic_6x6.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1610.211 ; gain = 493.246
update_compile_order -fileset sources_1
set_property top ann_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ann_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ann_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_1_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_17 -L xilinx_vip -prj ann_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ann_tb_behav xil_defaultlib.ann_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ann_tb_behav xil_defaultlib.ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'a_doutb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sim_1/new/ann_tb.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:250]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:50]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:53]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:63]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:66]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:76]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:79]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:89]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:92]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:102]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:691]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ann_tb_behav -key {Behavioral:sim_1:Functional:ann_tb} -tclbatch {ann_tb.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/bd_886d.protoinst" -protoinst "protoinst_files/bd_88fd.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_886d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_886d.protoinst for the following reason(s):
There are no instances of module "bd_886d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_88fd.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_88fd.protoinst for the following reason(s):
There are no instances of module "bd_88fd" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source ann_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ann_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.203 ; gain = 57.309
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/a0}} {{/ann_tb/dut/a1}} {{/ann_tb/dut/a2}} {{/ann_tb/dut/a3}} {{/ann_tb/dut/a4}} {{/ann_tb/dut/a5}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ann_tb/dut/s0}} {{/ann_tb/dut/s1}} {{/ann_tb/dut/s2}} {{/ann_tb/dut/s3}} {{/ann_tb/dut/s4}} {{/ann_tb/dut/s5}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_0  Scope: ann_tb.dut.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /ann_tb/dut/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_79  Scope: ann_tb.dut.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top axis_ann_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'axis_ann_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axis_ann_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim/sc_xtlm_design_1_smartconnect_1_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_17 -L xilinx_vip -prj axis_ann_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axis_ann_tb_behav xil_defaultlib.axis_ann_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axis_ann_tb_behav xil_defaultlib.axis_ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:250]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:50]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:53]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:63]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:66]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:76]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:79]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:89]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:92]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:102]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:691]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axis_ann_tb_behav -key {Behavioral:sim_1:Functional:axis_ann_tb} -tclbatch {axis_ann_tb.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/bd_886d.protoinst" -protoinst "protoinst_files/bd_88fd.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_886d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_886d.protoinst for the following reason(s):
There are no instances of module "bd_886d" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_88fd.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_88fd.protoinst for the following reason(s):
There are no instances of module "bd_88fd" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source axis_ann_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axis_ann_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.816 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 31 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/Initial302_55  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_wb.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_k.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/Initial302_134  Scope: axis_ann_tb.dut.ann_0.xpm_memory_tdpram_a.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 516
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /axis_ann_tb/dut/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: axis_ann_tb.dut.xpm_fifo_axis_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 09:53:21 2024...
