{"vcs1":{"timestamp_begin":1739693016.568747762, "rt":1.71, "ut":0.66, "st":0.27}}
{"vcselab":{"timestamp_begin":1739693018.386727009, "rt":0.97, "ut":0.34, "st":0.05}}
{"link":{"timestamp_begin":1739693019.445665219, "rt":0.60, "ut":0.31, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739693015.766285642}
{"VCS_COMP_START_TIME": 1739693015.766285642}
{"VCS_COMP_END_TIME": 1739693022.020360523}
{"VCS_USER_OPTIONS": "-R +v2k -full64 testfixture_a.v ../syn/netlist/CLE_syn.v -v /home/m107/m107061543/icc/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +define+SDF -debug_acc +neg_tchk"}
{"vcs1": {"peak_mem": 349780}}
{"stitch_vcselab": {"peak_mem": 222240}}
