<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="pl_processing_system7_0_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_xfft_0_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_xfft_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_axis_dwidth_converter_0_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_axis_dwidth_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_floating_point_0_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_floating_point_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_axi_dma_0_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_axi_smc_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_auto_pc_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pl_system_ila_0_0_synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/pl_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="pl_processing_system7_0_0_synth_1"/>
		<Parent Id="pl_xfft_0_0_synth_1"/>
		<Parent Id="pl_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="pl_floating_point_0_0_synth_1"/>
		<Parent Id="pl_axi_dma_0_0_synth_1"/>
		<Parent Id="pl_axi_smc_0_synth_1"/>
		<Parent Id="pl_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="pl_auto_pc_0_synth_1"/>
		<Parent Id="pl_system_ila_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="pl_processing_system7_0_0_synth_1"/>
		<Parent Id="pl_xfft_0_0_synth_1"/>
		<Parent Id="pl_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="pl_floating_point_0_0_synth_1"/>
		<Parent Id="pl_axi_dma_0_0_synth_1"/>
		<Parent Id="pl_axi_smc_0_synth_1"/>
		<Parent Id="pl_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="pl_auto_pc_0_synth_1"/>
		<Parent Id="pl_system_ila_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

