This is a hardware data structure in Verilog inspired by elevator queueing.
- If queue is empty, add added_entry to end of queue
- If subtracted_entry is in queue, remove it
See queue_logic/testbench.v for details.