#ifndef TIZIANO_MAP_H
#define TIZIANO_MAP_H

#ifndef TIZIANO_BASE
#define TIZIANO_BASE 0x0
#endif

//============================================================
// BASE ADDRESS
//============================================================
#define    TOP_BASE                  (TIZIANO_BASE + 0x00000)
#define    IPC_BASE                  (TIZIANO_BASE + 0x01000)
#define    FBIST_BASE                (TIZIANO_BASE + 0x70000)
#define    RESP_BASE                 (TIZIANO_BASE + 0x40000)
#define    MCFG_BASE                 (TIZIANO_BASE + 0x50000)

#define    BLC0_BASE                 (TIZIANO_BASE + 0x02000)
#define    LSC0_BASE                 (TIZIANO_BASE + 0x03000)
#define    AWBG00_BASE               (TIZIANO_BASE + 0x04000)
#define    AWBG10_BASE               (TIZIANO_BASE + 0x05000)
#define    WDR0_BASE                 (TIZIANO_BASE + 0x06000)
#define    WDR_BASE(n)                 (TIZIANO_BASE + 0x06000 + n * 0x0800)
#define    DPC_BASE(n)                 (TIZIANO_BASE + 0x07000 + n * 0x0100)
#define    GIB_BASE(n)                 (TIZIANO_BASE + 0x08000 + n * 0x0080)
#define    ADR0_BASE                 (TIZIANO_BASE + 0x09000)
#define    ADR_BASE(n)               (TIZIANO_BASE + 0x09000 + n * 0x0800)
#define    DEMOSAIC_BASE(n)            (TIZIANO_BASE + 0x0A000 + n * 0x0400)
#define    CCM0_BASE                 (TIZIANO_BASE + 0x0B000)
#define    DEFOG_BASE(n)               (TIZIANO_BASE + 0x0C000 + n * 0x0400)
#define    CSC_BASE(n)                 (TIZIANO_BASE + 0x0D000 + n * 0x0080)
#define    LCE0_BASE                 (TIZIANO_BASE + 0x0E000)
#define    MDNS_BASE(n)             (TIZIANO_BASE + 0x0F000 + 0x0800 * n)
#define    YDNS_BASE(n)                (TIZIANO_BASE + 0x10000 + n * 0x100)
#define    BCSH0_BASE                (TIZIANO_BASE + 0x11000)
#define    CLM0_BASE                 (TIZIANO_BASE + 0x12000)
#define    Y_SHARPEN_BASE(n)           (TIZIANO_BASE + 0x13000 + n * 0x0200)
#define    SDNS_BASE(n)                (TIZIANO_BASE + 0x14000 + n * 0x0400)
#define    HLDC_BASE(n)              (TIZIANO_BASE + 0x15000 + n * 0x0080)
#define    MSCALER0_BASE             (TIZIANO_BASE + 0x16000)
#define    AWB0_BASE                 (TIZIANO_BASE + 0x18000)
#define    AE0_BASE                  (TIZIANO_BASE + 0x19000)
#define    AF_BASE                   (TIZIANO_BASE + 0x1A000)
#define    GSM0_BASE                 (TIZIANO_BASE + 0x1B000)
#define    CDNS_BASE(n)                (TIZIANO_BASE + 0x1C000 + n * 0x80)
#define    TSTP_BASE(n)                (TIZIANO_BASE + 0x60000 + n * 0x0100)

#define    BLC1_BASE                 (TIZIANO_BASE + 0x02000 + 0x0080)
#define    LSC1_BASE                 (TIZIANO_BASE + 0x03000 + 0x0080)
#define    AWBG01_BASE               (TIZIANO_BASE + 0x04000 + 0x0020)
#define    AWBG11_BASE               (TIZIANO_BASE + 0x05000 + 0x0020)
#define    WDR1_BASE                 (TIZIANO_BASE + 0x06000 + 0x0800)
#define    ADR1_BASE                 (TIZIANO_BASE + 0x09000 + 0x0800)
#define    CCM1_BASE                 (TIZIANO_BASE + 0x0B000 + 0x0040)
#define    LCE1_BASE                 (TIZIANO_BASE + 0x0E000 + 0x0100)
#define    BCSH1_BASE                (TIZIANO_BASE + 0x11000 + 0x0100)
#define    CLM1_BASE                 (TIZIANO_BASE + 0x12000 + 0x0080)
#define    MSCALER1_BASE             (TIZIANO_BASE + 0x16000 + 0x1000)
#define    AWB1_BASE                 (TIZIANO_BASE + 0x18000 + 0x0200)
#define    AE1_BASE                  (TIZIANO_BASE + 0x19000 + 0x0200)
#define    GSM1_BASE                 (TIZIANO_BASE + 0x1B000 + 0x0040)

//============================================================
// TOP ADDRESS
//============================================================
#define    TOP_ADDR_VERSION                                  (TOP_BASE + 0x0000)
#define    TOP_ADDR_TOP_CON                                  (TOP_BASE + 0x0020)

#define    FUN_RST						(1 << 2)
#define    REG_RST						(1 << 1)
#define    ALL_RST						(1 << 0)
#define    TOP_ADDR_TOP_RST                                  (TOP_BASE + 0x0024)
#define    TOP_ADDR_TOP_INFO                                 (TOP_BASE + 0x0028)

#define    BLC_BYPASS                                        (1 << 0)
#define    LSC_BYPASS                                        (1 << 1)
#define    AWB0_BYPASS                                       (1 << 2)
#define    WDR_BYPASS                                        (1 << 3)
#define    DPC_BYPASS                                        (1 << 4)
#define    GIB_BYPASS                                        (1 << 5)
#define    AWB1_BYPASS                                       (1 << 6)
#define    ADR_BYPASS                                        (1 << 7)
#define    DMSC_BYPASS                                       (1 << 8)
#define    CCM_BYPASS                                        (1 << 9)
#define    GAMMA_BYPASS                                      (1 << 10)
#define    DEFOG_BYPASS                                      (1 << 11)
#define    CSC_BYPASS                                        (1 << 12)
#define    MDNS_BYPASS                                       (1 << 13)
#define    YDNS_BYPASS                                       (1 << 14)
#define    BCSH_BYPASS                                       (1 << 15)
#define    CLM_BYPASS                                        (1 << 16)
#define    YSP_BYPASS                                        (1 << 17)
#define    SDNS_BYPASS                                       (1 << 18)
#define    CDNS_BYPASS                                       (1 << 19)
#define    HLDC_BYPASS                                       (1 << 20)
#define    LCE_BYPASS                                        (1 << 21)
#define    TPRAW_PAT_BYPASS                                  (1 << 22)
#define    TPRGB_PAT_BYPASS                                  (1 << 23)
#define    TPYUV_PAT_BYPASS                                  (1 << 24)
#define    TPRAW_FONT_BYPASS                                 (1 << 25)
#define    TPRGB_FONT_BYPASS                                 (1 << 26)
#define    TPYUV_FONT_BYPASS                                 (1 << 27)
#define    TPRAW_FREE_BYPASS                                 (1 << 28)
#define    TPRGB_FREE_BYPASS                                 (1 << 29)
#define    TPYUV_FREE_BYPASS                                 (1 << 30)

#define    TIZIANO_BYPASS_INIT    (BLC_BYPASS|LSC_BYPASS|AWB0_BYPASS|WDR_BYPASS|DPC_BYPASS|GIB_BYPASS|AWB1_BYPASS|ADR_BYPASS|DMSC_BYPASS|CCM_BYPASS|GAMMA_BYPASS|DEFOG_BYPASS|CSC_BYPASS|MDNS_BYPASS|YDNS_BYPASS|BCSH_BYPASS|CLM_BYPASS|YSP_BYPASS|SDNS_BYPASS|CDNS_BYPASS|HLDC_BYPASS|LCE_BYPASS|TPRAW_PAT_BYPASS |TPRGB_PAT_BYPASS|TPYUV_PAT_BYPASS|TPRAW_FONT_BYPASS|TPRGB_FONT_BYPASS|TPYUV_FONT_BYPASS|TPRAW_FREE_BYPASS|TPRGB_FREE_BYPASS|TPYUV_FREE_BYPASS)

#define    TOP_ADDR_BYPASS(num)                              (TOP_BASE + 0x0040 + num * 4)
#define    TOP_ADDR_REG_CON                                  (TOP_BASE + 0x0048)
#define    TOP_ADDR_STATIC_EN1                               (TOP_BASE + 0x0050)
#define    TOP_ADDR_STATIC_POS1                              (TOP_BASE + 0x005C)


#define    AE_STATIC_EN                                      ( 1 << 0)
#define    AE_HIST_EN                                        ( 1 << 1)
#define    AE_IR_HIST_EN                                     ( 1 << 2)
#define    AWB_STATIC_EN                                     ( 1 << 3)
#define    AF_STATIC_EN                                      ( 1 << 4)
#define    GSM_STATIC_EN                                     ( 1 << 5)
#define    WDR_STATIC_EN                                     ( 1 << 6)
#define    ADR_STATIC_EN                                     ( 1 << 7)
#define    DEFOG_STATIC_EN                                   ( 1 << 8)
#define    LCE_STATIC_EN                                     ( 1 << 9)
#define    TOP_ADDR_STATIC_EN                                (TOP_BASE + 0x0060)
#define    TOP_ADDR_STATIC_STOP                              (TOP_BASE + 0x0064)
#define    TOP_ADDR_STATIC_RST                               (TOP_BASE + 0x0068)
#define    TOP_ADDR_STATIC_POS                               (TOP_BASE + 0x006C)
#define    TOP_ADDR_S0_FRM_SIZE                              (TOP_BASE + 0x0080)
#define    TOP_ADDR_S1_FRM_SIZE                              (TOP_BASE + 0x0084)
#define    TOP_ADDR_S0_BAYER_TYPE                            (TOP_BASE + 0x0088)
#define    TOP_ADDR_S1_BAYER_TYPE                            (TOP_BASE + 0x008C)
#define    TOP_ADDR_S0_LINE_SPACE_0                          (TOP_BASE + 0x0090)
#define    TOP_ADDR_S0_LINE_SPACE_1                          (TOP_BASE + 0x0094)
#define    TOP_ADDR_S1_LINE_SPACE_0                          (TOP_BASE + 0x0098)
#define    TOP_ADDR_S1_LINE_SPACE_1                          (TOP_BASE + 0x009C)
#define    TOP_ADDR_STOP_CON                                 (TOP_BASE + 0x0200)
#define    TOP_ADDR_STOP_STATE                               (TOP_BASE + 0x0204)
#define    TOP_ADDR_DMA_RD_CON                               (TOP_BASE + 0x0220)
#define    TOP_ADDR_DMA_RD_INFO                              (TOP_BASE + 0x0224)
#define    TOP_ADDR_DMA_WR_CON_0                             (TOP_BASE + 0x0240)
#define    TOP_ADDR_DMA_WR_CON_1                             (TOP_BASE + 0x0244)
#define    TOP_ADDR_DMA_WR_CON_2                             (TOP_BASE + 0x0248)
#define    TOP_ADDR_DMA_WR_CON_3                             (TOP_BASE + 0x024C)
#define    TOP_ADDR_DMA_WR_CON_4                             (TOP_BASE + 0x0250)
#define    TOP_ADDR_DMA_WR_CON_5                             (TOP_BASE + 0x0254)
#define    TOP_ADDR_DMA_WR_INFO_0                            (TOP_BASE + 0x0280)
#define    TOP_ADDR_DMA_WR_INFO_1                            (TOP_BASE + 0x0284)
#define    TOP_ADDR_DMA_WR_INFO_2                            (TOP_BASE + 0x0288)
#define    TOP_ADDR_DMA_WR_INFO_3                            (TOP_BASE + 0x028C)
#define    TOP_ADDR_DMA_WR_INFO_4                            (TOP_BASE + 0x0290)
#define    TOP_ADDR_DMA_WR_INFO_5                            (TOP_BASE + 0x0294)
#define    TOP_ADDR_DMA_WR_INFO_6                            (TOP_BASE + 0x0298)
#define    TOP_ADDR_DMA_WR_INFO_7                            (TOP_BASE + 0x029C)
#define    TOP_ADDR_DMA_WR_INFO_8                            (TOP_BASE + 0x02A0)
#define    TOP_ADDR_DMA_WR_INFO_9                            (TOP_BASE + 0x02A4)

//============================================================
// BLC ADDRESS
//============================================================
#define    MAIN_BLC_ADDR_SHD_CTRL                            (BLC0_BASE + 0x0000)
#define    MAIN_BLC_ADDR_BL_L_0                              (BLC0_BASE + 0x0004)
#define    MAIN_BLC_ADDR_BL_L_1                              (BLC0_BASE + 0x0008)
#define    MAIN_BLC_ADDR_BL_L_2                              (BLC0_BASE + 0x000c)
#define    MAIN_BLC_ADDR_BL_MIN_L                            (BLC0_BASE + 0x0010)
#define    MAIN_BLC_ADDR_BL_S_0                              (BLC0_BASE + 0x0014)
#define    MAIN_BLC_ADDR_BL_S_1                              (BLC0_BASE + 0x0018)
#define    MAIN_BLC_ADDR_BL_S_2                              (BLC0_BASE + 0x001c)
#define    MAIN_BLC_ADDR_BL_MIN_S                            (BLC0_BASE + 0x0020)
#define    MAIN_BLC_ADDR_R_G_GAIN_L                          (BLC0_BASE + 0x0024)
#define    MAIN_BLC_ADDR_B_IR_GAIN_L                         (BLC0_BASE + 0x0028)
#define    MAIN_BLC_ADDR_GAIN_SFT_OPT_L                      (BLC0_BASE + 0x002c)
#define    MAIN_BLC_ADDR_R_G_GAIN_S                          (BLC0_BASE + 0x0030)
#define    MAIN_BLC_ADDR_B_IR_GAIN_S                         (BLC0_BASE + 0x0034)
#define    MAIN_BLC_ADDR_GAIN_SFT_OPT_S                      (BLC0_BASE + 0x0038)
#define    MAIN_BLC_ADDR_DEBUG0                              (BLC0_BASE + 0x003c)
#define    MAIN_BLC_ADDR_DEBUG1                              (BLC0_BASE + 0x0040)
#define    MAIN_BLC_ADDR_DEBUG2                              (BLC0_BASE + 0x0044)

#define    SEC_BLC_ADDR_SHD_CTRL                             (BLC1_BASE + 0x0000)
#define    SEC_BLC_ADDR_BL_L_0                               (BLC1_BASE + 0x0004)
#define    SEC_BLC_ADDR_BL_L_1                               (BLC1_BASE + 0x0008)
#define    SEC_BLC_ADDR_BL_L_2                               (BLC1_BASE + 0x000c)
#define    SEC_BLC_ADDR_BL_MIN_L                             (BLC1_BASE + 0x0010)
#define    SEC_BLC_ADDR_BL_S_0                               (BLC1_BASE + 0x0014)
#define    SEC_BLC_ADDR_BL_S_1                               (BLC1_BASE + 0x0018)
#define    SEC_BLC_ADDR_BL_S_2                               (BLC1_BASE + 0x001c)
#define    SEC_BLC_ADDR_BL_MIN_S                             (BLC1_BASE + 0x0020)
#define    SEC_BLC_ADDR_R_G_GAIN_L                           (BLC1_BASE + 0x0024)
#define    SEC_BLC_ADDR_B_IR_GAIN_L                          (BLC1_BASE + 0x0028)
#define    SEC_BLC_ADDR_GAIN_SFT_OPT_L                       (BLC1_BASE + 0x002c)
#define    SEC_BLC_ADDR_R_G_GAIN_S                           (BLC1_BASE + 0x0030)
#define    SEC_BLC_ADDR_B_IR_GAIN_S                          (BLC1_BASE + 0x0034)
#define    SEC_BLC_ADDR_GAIN_SFT_OPT_S                       (BLC1_BASE + 0x0038)
#define    SEC_BLC_ADDR_DEBUG0                               (BLC1_BASE + 0x003c)
#define    SEC_BLC_ADDR_DEBUG1                               (BLC1_BASE + 0x0040)
#define    SEC_BLC_ADDR_DEBUG2                               (BLC1_BASE + 0x0044)

//===========================================================
// LSC ADDRESS
//============================================================
#define    MAIN_LSC_ADDR_MESH_SIZE                            (LSC0_BASE + 0x0000)
#define    MAIN_LSC_ADDR_SCALE_MEAN_OFST                      (LSC0_BASE + 0x0004)
#define    MAIN_LSC_ADDR_DARK_ZONE_IMPRV_L                    (LSC0_BASE + 0x0008)
#define    MAIN_LSC_ADDR_DARK_ZONE_IMPRV_S                    (LSC0_BASE + 0x000c)
#define    MAIN_LSC_ADDR_FRAME_STREN                          (LSC0_BASE + 0x0010)
#define    MAIN_LSC_ADDR_DEBUG_0                              (LSC0_BASE + 0x0014)
#define    MAIN_LSC_ADDR_DEBUG_1                              (LSC0_BASE + 0x0018)
#define    MAIN_LSC_ADDR_DEBUG_2                              (LSC0_BASE + 0x001c)
#define    MAIN_LSC_ADDR_DEBUG_3                              (LSC0_BASE + 0x0020)
#define    MAIN_LSC_ADDR_DEBUG_4                              (LSC0_BASE + 0x0024)
#define    MAIN_LSC_ADDR_DEBUG_5                              (LSC0_BASE + 0x0028)
#define    MAIN_LSC_ADDR_DEBUG_6                              (LSC0_BASE + 0x002c)
#define    MAIN_LSC_ADDR_DEBUG_7                              (LSC0_BASE + 0x0030)
#define    MAIN_LSC_ADDR_DEBUG_8                              (LSC0_BASE + 0x0034)
#define    MAIN_LSC_ADDR_DEBUG_9                              (LSC0_BASE + 0x0038)
#define    MAIN_LSC_ADDR_DEBUG_10                             (LSC0_BASE + 0x003c)
#define    MAIN_LSC_ADDR_DEBUG_11                             (LSC0_BASE + 0x0040)
#define    MAIN_LSC_ADDR_DEBUG_12                             (LSC0_BASE + 0x0044)
#define    MAIN_LSC_ADDR_DEBUG_13                             (LSC0_BASE + 0x0048)
#define    MAIN_LSC_ADDR_DEBUG_14                             (LSC0_BASE + 0x004c)
#define    MAIN_LSC_ADDR_DEBUG_15                             (LSC0_BASE + 0x0050)
#define    MAIN_LSC_ADDR_DEBUG_16                             (LSC0_BASE + 0x0054)
#define    MAIN_LSC_ADDR_DEBUG_17                             (LSC0_BASE + 0x0058)
#define    MAIN_LSC_ADDR_DEBUG_18                             (LSC0_BASE + 0x005c)
#define    MAIN_LSC_ADDR_DEBUG_19                             (LSC0_BASE + 0x0060)
#define    MAIN_LSC_ADDR_DEBUG_20                             (LSC0_BASE + 0x0064)
#define    MAIN_LSC_ADDR_DEBUG_21                             (LSC0_BASE + 0x0068)
#define    MAIN_LSC_ADDR_DEBUG_22                             (LSC0_BASE + 0x006c)

#define    SEC_LSC_ADDR_MESH_SIZE                             (LSC1_BASE + 0x0000)
#define    SEC_LSC_ADDR_SCALE_MEAN_OFST                       (LSC1_BASE + 0x0004)
#define    SEC_LSC_ADDR_DARK_ZONE_IMPRV_L                     (LSC1_BASE + 0x0008)
#define    SEC_LSC_ADDR_DARK_ZONE_IMPRV_S                     (LSC1_BASE + 0x000c)
#define    SEC_LSC_ADDR_FRAME_STREN                           (LSC1_BASE + 0x0010)
#define    SEC_LSC_ADDR_DEBUG_0                               (LSC1_BASE + 0x0014)
#define    SEC_LSC_ADDR_DEBUG_1                               (LSC1_BASE + 0x0018)
#define    SEC_LSC_ADDR_DEBUG_2                               (LSC1_BASE + 0x001c)
#define    SEC_LSC_ADDR_DEBUG_3                               (LSC1_BASE + 0x0020)
#define    SEC_LSC_ADDR_DEBUG_4                               (LSC1_BASE + 0x0024)
#define    SEC_LSC_ADDR_DEBUG_5                               (LSC1_BASE + 0x0028)
#define    SEC_LSC_ADDR_DEBUG_6                               (LSC1_BASE + 0x002c)
#define    SEC_LSC_ADDR_DEBUG_7                               (LSC1_BASE + 0x0030)
#define    SEC_LSC_ADDR_DEBUG_8                               (LSC1_BASE + 0x0034)
#define    SEC_LSC_ADDR_DEBUG_9                               (LSC1_BASE + 0x0038)
#define    SEC_LSC_ADDR_DEBUG_10                              (LSC1_BASE + 0x003c)
#define    SEC_LSC_ADDR_DEBUG_11                              (LSC1_BASE + 0x0040)
#define    SEC_LSC_ADDR_DEBUG_12                              (LSC1_BASE + 0x0044)
#define    SEC_LSC_ADDR_DEBUG_13                              (LSC1_BASE + 0x0048)
#define    SEC_LSC_ADDR_DEBUG_14                              (LSC1_BASE + 0x004c)
#define    SEC_LSC_ADDR_DEBUG_15                              (LSC1_BASE + 0x0050)
#define    SEC_LSC_ADDR_DEBUG_16                              (LSC1_BASE + 0x0054)
#define    SEC_LSC_ADDR_DEBUG_17                              (LSC1_BASE + 0x0058)
#define    SEC_LSC_ADDR_DEBUG_18                              (LSC1_BASE + 0x005c)
#define    SEC_LSC_ADDR_DEBUG_19                              (LSC1_BASE + 0x0060)
#define    SEC_LSC_ADDR_DEBUG_20                              (LSC1_BASE + 0x0064)
#define    SEC_LSC_ADDR_DEBUG_21                              (LSC1_BASE + 0x0068)
#define    SEC_LSC_ADDR_DEBUG_22                              (LSC1_BASE + 0x006c)

//============================================================
// AWBG0 ADDRESS
//============================================================
#define    MAIN_AWBG0_ADDR_SHD_CTRL                           (AWBG00_BASE + 0x0000)
#define    MAIN_AWBG0_ADDR_R_G_GAIN_L                         (AWBG00_BASE + 0x0004)
#define    MAIN_AWBG0_ADDR_B_IR_GAIN_L                        (AWBG00_BASE + 0x0008)
#define    MAIN_AWBG0_ADDR_R_G_GAIN_S                         (AWBG00_BASE + 0x000c)
#define    MAIN_AWBG0_ADDR_B_IR_GAIN_S                        (AWBG00_BASE + 0x0010)
#define    MAIN_AWBG0_ADDR_DEBUG1                             (AWBG00_BASE + 0x0014)
#define    MAIN_AWBG0_ADDR_DEBUG2                             (AWBG00_BASE + 0x0018)

#define    SEC_AWBG0_ADDR_SHD_CTRL                            (AWBG01_BASE + 0x0000)
#define    SEC_AWBG0_ADDR_R_G_GAIN_L                          (AWBG01_BASE + 0x0004)
#define    SEC_AWBG0_ADDR_B_IR_GAIN_L                         (AWBG01_BASE + 0x0008)
#define    SEC_AWBG0_ADDR_R_G_GAIN_S                          (AWBG01_BASE + 0x000c)
#define    SEC_AWBG0_ADDR_B_IR_GAIN_S                         (AWBG01_BASE + 0x0010)
#define    SEC_AWBG0_ADDR_DEBUG1                              (AWBG01_BASE + 0x0014)
#define    SEC_AWBG0_ADDR_DEBUG2                              (AWBG01_BASE + 0x0018)

//============================================================
// WDR ADDRESS
//============================================================
#define    WDR_ADDR_T_VERSION(n)                                (WDR_BASE(n) + 0x0000)
#define    WDR_ADDR_STA_ST_ADDR_000_00(n)                       (WDR_BASE(n) + 0x0010)
#define    WDR_ADDR_STA_ST_ADDR_001_01(n)                       (WDR_BASE(n) + 0x0014)
#define    WDR_ADDR_STA_ST_ADDR_002_02(n)                       (WDR_BASE(n) + 0x0018)
#define    WDR_ADDR_STA_ST_ADDR_003_03(n)                       (WDR_BASE(n) + 0x001c)
#define    WDR_ADDR_STA_BUF_NUM(n)                              (WDR_BASE(n) + 0x0030)
#define    WDR_ADDR_STA_EXT_PRIO(n)                             (WDR_BASE(n) + 0x0034)
#define    WDR_ADDR_DEBUG(n)                                    (WDR_BASE(n) + 0x0040)
#define    WDR_ADDR_STA_THR(n)                                  (WDR_BASE(n) + 0x0048)
#define    WDR_ADDR_DEGOSTPARA_0(n)                             (WDR_BASE(n) + 0x004c)
#define    WDR_ADDR_DEGOSTPARA_1(n)                             (WDR_BASE(n) + 0x0050)
#define    WDR_ADDR_DEGOSTPARA_2(n)                             (WDR_BASE(n) + 0x0054)
#define    WDR_ADDR_DEGOSTPARA_3(n)                             (WDR_BASE(n) + 0x0058)
#define    WDR_ADDR_DEGOSTPARA_4(n)                             (WDR_BASE(n) + 0x005c)
#define    WDR_ADDR_MAPR_01_00(n)                               (WDR_BASE(n) + 0x0060)
#define    WDR_ADDR_MAPR_03_02(n)                               (WDR_BASE(n) + 0x0064)
#define    WDR_ADDR_MAPR_05_04(n)                               (WDR_BASE(n) + 0x0068)
#define    WDR_ADDR_MAPR_07_06(n)                               (WDR_BASE(n) + 0x006c)
#define    WDR_ADDR_MAPR_09_08(n)                               (WDR_BASE(n) + 0x0070)
#define    WDR_ADDR_MAPR_11_10(n)                               (WDR_BASE(n) + 0x0074)
#define    WDR_ADDR_MAPR_13_12(n)                               (WDR_BASE(n) + 0x0078)
#define    WDR_ADDR_MAPR_15_14(n)                               (WDR_BASE(n) + 0x007c)
#define    WDR_ADDR_MAPR_17_16(n)                               (WDR_BASE(n) + 0x0080)
#define    WDR_ADDR_MAPR_19_18(n)                               (WDR_BASE(n) + 0x0084)
#define    WDR_ADDR_MAPR_21_20(n)                               (WDR_BASE(n) + 0x0088)
#define    WDR_ADDR_MAPR_23_22(n)                               (WDR_BASE(n) + 0x008c)
#define    WDR_ADDR_MAPR_25_24(n)                               (WDR_BASE(n) + 0x0090)
#define    WDR_ADDR_MAPR_27_26(n)                               (WDR_BASE(n) + 0x0094)
#define    WDR_ADDR_MAPR_29_28(n)                               (WDR_BASE(n) + 0x0098)
#define    WDR_ADDR_MAPR_31_30(n)                               (WDR_BASE(n) + 0x009c)
#define    WDR_ADDR_MAPR_33_32(n)                               (WDR_BASE(n) + 0x00a0)
#define    WDR_ADDR_MAPR_35_34(n)                               (WDR_BASE(n) + 0x00a4)
#define    WDR_ADDR_MAPR_37_36(n)                               (WDR_BASE(n) + 0x00a8)
#define    WDR_ADDR_MAPR_39_38(n)                               (WDR_BASE(n) + 0x00ac)
#define    WDR_ADDR_MAPR_41_40(n)                               (WDR_BASE(n) + 0x00b0)
#define    WDR_ADDR_MAPR_43_42(n)                               (WDR_BASE(n) + 0x00b4)
#define    WDR_ADDR_MAPR_45_44(n)                               (WDR_BASE(n) + 0x00b8)
#define    WDR_ADDR_MAPR_47_46(n)                               (WDR_BASE(n) + 0x00bc)
#define    WDR_ADDR_MAPR_49_48(n)                               (WDR_BASE(n) + 0x00c0)
#define    WDR_ADDR_MAPR_51_50(n)                               (WDR_BASE(n) + 0x00c4)
#define    WDR_ADDR_MAPR_53_52(n)                               (WDR_BASE(n) + 0x00c8)
#define    WDR_ADDR_MAPR_55_54(n)                               (WDR_BASE(n) + 0x00cc)
#define    WDR_ADDR_MAPR_57_56(n)                               (WDR_BASE(n) + 0x00d0)
#define    WDR_ADDR_MAPR_59_58(n)                               (WDR_BASE(n) + 0x00d4)
#define    WDR_ADDR_MAPR_61_60(n)                               (WDR_BASE(n) + 0x00d8)
#define    WDR_ADDR_MAPR_63_62(n)                               (WDR_BASE(n) + 0x00dc)
#define    WDR_ADDR_MAPR_65_64(n)                               (WDR_BASE(n) + 0x00e0)
#define    WDR_ADDR_MAPR_67_66(n)                               (WDR_BASE(n) + 0x00e4)
#define    WDR_ADDR_MAPR_69_68(n)                               (WDR_BASE(n) + 0x00e8)
#define    WDR_ADDR_MAPR_71_70(n)                               (WDR_BASE(n) + 0x00ec)
#define    WDR_ADDR_MAPR_73_72(n)                               (WDR_BASE(n) + 0x00f0)
#define    WDR_ADDR_MAPR_75_74(n)                               (WDR_BASE(n) + 0x00f4)
#define    WDR_ADDR_MAPR_77_76(n)                               (WDR_BASE(n) + 0x00f8)
#define    WDR_ADDR_MAPR_79_78(n)                               (WDR_BASE(n) + 0x00fc)
#define    WDR_ADDR_MAPR_80_80(n)                               (WDR_BASE(n) + 0x0100)
#define    WDR_ADDR_MAPG_01_00(n)                               (WDR_BASE(n) + 0x0104)
#define    WDR_ADDR_MAPG_03_02(n)                               (WDR_BASE(n) + 0x0108)
#define    WDR_ADDR_MAPG_05_04(n)                               (WDR_BASE(n) + 0x010c)
#define    WDR_ADDR_MAPG_07_06(n)                               (WDR_BASE(n) + 0x0110)
#define    WDR_ADDR_MAPG_09_08(n)                               (WDR_BASE(n) + 0x0114)
#define    WDR_ADDR_MAPG_11_10(n)                               (WDR_BASE(n) + 0x0118)
#define    WDR_ADDR_MAPG_13_12(n)                               (WDR_BASE(n) + 0x011c)
#define    WDR_ADDR_MAPG_15_14(n)                               (WDR_BASE(n) + 0x0120)
#define    WDR_ADDR_MAPG_17_16(n)                               (WDR_BASE(n) + 0x0124)
#define    WDR_ADDR_MAPG_19_18(n)                               (WDR_BASE(n) + 0x0128)
#define    WDR_ADDR_MAPG_21_20(n)                               (WDR_BASE(n) + 0x012c)
#define    WDR_ADDR_MAPG_23_22(n)                               (WDR_BASE(n) + 0x0130)
#define    WDR_ADDR_MAPG_25_24(n)                               (WDR_BASE(n) + 0x0134)
#define    WDR_ADDR_MAPG_27_26(n)                               (WDR_BASE(n) + 0x0138)
#define    WDR_ADDR_MAPG_29_28(n)                               (WDR_BASE(n) + 0x013c)
#define    WDR_ADDR_MAPG_31_30(n)                               (WDR_BASE(n) + 0x0140)
#define    WDR_ADDR_MAPG_33_32(n)                               (WDR_BASE(n) + 0x0144)
#define    WDR_ADDR_MAPG_35_34(n)                               (WDR_BASE(n) + 0x0148)
#define    WDR_ADDR_MAPG_37_36(n)                               (WDR_BASE(n) + 0x014c)
#define    WDR_ADDR_MAPG_39_38(n)                               (WDR_BASE(n) + 0x0150)
#define    WDR_ADDR_MAPG_41_40(n)                               (WDR_BASE(n) + 0x0154)
#define    WDR_ADDR_MAPG_43_42(n)                               (WDR_BASE(n) + 0x0158)
#define    WDR_ADDR_MAPG_45_44(n)                               (WDR_BASE(n) + 0x015c)
#define    WDR_ADDR_MAPG_47_46(n)                               (WDR_BASE(n) + 0x0160)
#define    WDR_ADDR_MAPG_49_48(n)                               (WDR_BASE(n) + 0x0164)
#define    WDR_ADDR_MAPG_51_50(n)                               (WDR_BASE(n) + 0x0168)
#define    WDR_ADDR_MAPG_53_52(n)                               (WDR_BASE(n) + 0x016c)
#define    WDR_ADDR_MAPG_55_54(n)                               (WDR_BASE(n) + 0x0170)
#define    WDR_ADDR_MAPG_57_56(n)                               (WDR_BASE(n) + 0x0174)
#define    WDR_ADDR_MAPG_59_58(n)                               (WDR_BASE(n) + 0x0178)
#define    WDR_ADDR_MAPG_61_60(n)                               (WDR_BASE(n) + 0x017c)
#define    WDR_ADDR_MAPG_63_62(n)                               (WDR_BASE(n) + 0x0180)
#define    WDR_ADDR_MAPG_65_64(n)                               (WDR_BASE(n) + 0x0184)
#define    WDR_ADDR_MAPG_67_66(n)                               (WDR_BASE(n) + 0x0188)
#define    WDR_ADDR_MAPG_69_68(n)                               (WDR_BASE(n) + 0x018c)
#define    WDR_ADDR_MAPG_71_70(n)                               (WDR_BASE(n) + 0x0190)
#define    WDR_ADDR_MAPG_73_72(n)                               (WDR_BASE(n) + 0x0194)
#define    WDR_ADDR_MAPG_75_74(n)                               (WDR_BASE(n) + 0x0198)
#define    WDR_ADDR_MAPG_77_76(n)                               (WDR_BASE(n) + 0x019c)
#define    WDR_ADDR_MAPG_79_78(n)                               (WDR_BASE(n) + 0x01a0)
#define    WDR_ADDR_MAPG_80_80(n)                               (WDR_BASE(n) + 0x01a4)
#define    WDR_ADDR_MAPB_01_00(n)                               (WDR_BASE(n) + 0x01a8)
#define    WDR_ADDR_MAPB_03_02(n)                               (WDR_BASE(n) + 0x01ac)
#define    WDR_ADDR_MAPB_05_04(n)                               (WDR_BASE(n) + 0x01b0)
#define    WDR_ADDR_MAPB_07_06(n)                               (WDR_BASE(n) + 0x01b4)
#define    WDR_ADDR_MAPB_09_08(n)                               (WDR_BASE(n) + 0x01b8)
#define    WDR_ADDR_MAPB_11_10(n)                               (WDR_BASE(n) + 0x01bc)
#define    WDR_ADDR_MAPB_13_12(n)                               (WDR_BASE(n) + 0x01c0)
#define    WDR_ADDR_MAPB_15_14(n)                               (WDR_BASE(n) + 0x01c4)
#define    WDR_ADDR_MAPB_17_16(n)                               (WDR_BASE(n) + 0x01c8)
#define    WDR_ADDR_MAPB_19_18(n)                               (WDR_BASE(n) + 0x01cc)
#define    WDR_ADDR_MAPB_21_20(n)                               (WDR_BASE(n) + 0x01d0)
#define    WDR_ADDR_MAPB_23_22(n)                               (WDR_BASE(n) + 0x01d4)
#define    WDR_ADDR_MAPB_25_24(n)                               (WDR_BASE(n) + 0x01d8)
#define    WDR_ADDR_MAPB_27_26(n)                               (WDR_BASE(n) + 0x01dc)
#define    WDR_ADDR_MAPB_29_28(n)                               (WDR_BASE(n) + 0x01e0)
#define    WDR_ADDR_MAPB_31_30(n)                               (WDR_BASE(n) + 0x01e4)
#define    WDR_ADDR_MAPB_33_32(n)                               (WDR_BASE(n) + 0x01e8)
#define    WDR_ADDR_MAPB_35_34(n)                               (WDR_BASE(n) + 0x01ec)
#define    WDR_ADDR_MAPB_37_36(n)                               (WDR_BASE(n) + 0x01f0)
#define    WDR_ADDR_MAPB_39_38(n)                               (WDR_BASE(n) + 0x01f4)
#define    WDR_ADDR_MAPB_41_40(n)                               (WDR_BASE(n) + 0x01f8)
#define    WDR_ADDR_MAPB_43_42(n)                               (WDR_BASE(n) + 0x01fc)
#define    WDR_ADDR_MAPB_45_44(n)                               (WDR_BASE(n) + 0x0200)
#define    WDR_ADDR_MAPB_47_46(n)                               (WDR_BASE(n) + 0x0204)
#define    WDR_ADDR_MAPB_49_48(n)                               (WDR_BASE(n) + 0x0208)
#define    WDR_ADDR_MAPB_51_50(n)                               (WDR_BASE(n) + 0x020c)
#define    WDR_ADDR_MAPB_53_52(n)                               (WDR_BASE(n) + 0x0210)
#define    WDR_ADDR_MAPB_55_54(n)                               (WDR_BASE(n) + 0x0214)
#define    WDR_ADDR_MAPB_57_56(n)                               (WDR_BASE(n) + 0x0218)
#define    WDR_ADDR_MAPB_59_58(n)                               (WDR_BASE(n) + 0x021c)
#define    WDR_ADDR_MAPB_61_60(n)                               (WDR_BASE(n) + 0x0220)
#define    WDR_ADDR_MAPB_63_62(n)                               (WDR_BASE(n) + 0x0224)
#define    WDR_ADDR_MAPB_65_64(n)                               (WDR_BASE(n) + 0x0228)
#define    WDR_ADDR_MAPB_67_66(n)                               (WDR_BASE(n) + 0x022c)
#define    WDR_ADDR_MAPB_69_68(n)                               (WDR_BASE(n) + 0x0230)
#define    WDR_ADDR_MAPB_71_70(n)                               (WDR_BASE(n) + 0x0234)
#define    WDR_ADDR_MAPB_73_72(n)                               (WDR_BASE(n) + 0x0238)
#define    WDR_ADDR_MAPB_75_74(n)                               (WDR_BASE(n) + 0x023c)
#define    WDR_ADDR_MAPB_77_76(n)                               (WDR_BASE(n) + 0x0240)
#define    WDR_ADDR_MAPB_79_78(n)                               (WDR_BASE(n) + 0x0244)
#define    WDR_ADDR_MAPB_80_80(n)                               (WDR_BASE(n) + 0x0248)
#define    WDR_ADDR_THRLABLE_01_00(n)                           (WDR_BASE(n) + 0x024c)
#define    WDR_ADDR_THRLABLE_03_02(n)                           (WDR_BASE(n) + 0x0250)
#define    WDR_ADDR_THRLABLE_05_04(n)                           (WDR_BASE(n) + 0x0254)
#define    WDR_ADDR_THRLABLE_07_06(n)                           (WDR_BASE(n) + 0x0258)
#define    WDR_ADDR_THRLABLE_09_08(n)                           (WDR_BASE(n) + 0x025c)
#define    WDR_ADDR_THRLABLE_11_10(n)                           (WDR_BASE(n) + 0x0260)
#define    WDR_ADDR_THRLABLE_13_12(n)                           (WDR_BASE(n) + 0x0264)
#define    WDR_ADDR_THRLABLE_15_14(n)                           (WDR_BASE(n) + 0x0268)
#define    WDR_ADDR_THRLABLE_17_16(n)                           (WDR_BASE(n) + 0x026c)
#define    WDR_ADDR_THRLABLE_19_18(n)                           (WDR_BASE(n) + 0x0270)
#define    WDR_ADDR_THRLABLE_21_20(n)                           (WDR_BASE(n) + 0x0274)
#define    WDR_ADDR_THRLABLE_23_22(n)                           (WDR_BASE(n) + 0x0278)
#define    WDR_ADDR_THRLABLE_25_24(n)                           (WDR_BASE(n) + 0x027c)
#define    WDR_ADDR_THRLABLE_26_26(n)                           (WDR_BASE(n) + 0x0280)
#define    WDR_ADDR_THRLABLEN_01_00(n)                          (WDR_BASE(n) + 0x0284)
#define    WDR_ADDR_THRLABLEN_03_02(n)                          (WDR_BASE(n) + 0x0288)
#define    WDR_ADDR_THRLABLEN_05_04(n)                          (WDR_BASE(n) + 0x028c)
#define    WDR_ADDR_THRLABLEN_07_06(n)                          (WDR_BASE(n) + 0x0290)
#define    WDR_ADDR_THRLABLEN_09_08(n)                          (WDR_BASE(n) + 0x0294)
#define    WDR_ADDR_THRLABLEN_11_10(n)                          (WDR_BASE(n) + 0x0298)
#define    WDR_ADDR_THRLABLEN_13_12(n)                          (WDR_BASE(n) + 0x029c)
#define    WDR_ADDR_THRLABLEN_15_14(n)                          (WDR_BASE(n) + 0x02a0)
#define    WDR_ADDR_THRLABLEN_17_16(n)                          (WDR_BASE(n) + 0x02a4)
#define    WDR_ADDR_THRLABLEN_19_18(n)                          (WDR_BASE(n) + 0x02a8)
#define    WDR_ADDR_THRLABLEN_21_20(n)                          (WDR_BASE(n) + 0x02ac)
#define    WDR_ADDR_THRLABLEN_23_22(n)                          (WDR_BASE(n) + 0x02b0)
#define    WDR_ADDR_THRLABLEN_25_24(n)                          (WDR_BASE(n) + 0x02b4)
#define    WDR_ADDR_THRALL_01_00(n)                             (WDR_BASE(n) + 0x02b8)
#define    WDR_ADDR_THRALL_03_02(n)                             (WDR_BASE(n) + 0x02bc)
#define    WDR_ADDR_THRALL_05_04(n)                             (WDR_BASE(n) + 0x02c0)
#define    WDR_ADDR_THRALL_07_06(n)                             (WDR_BASE(n) + 0x02c4)
#define    WDR_ADDR_THRALL_09_08(n)                             (WDR_BASE(n) + 0x02c8)
#define    WDR_ADDR_THRALL_11_10(n)                             (WDR_BASE(n) + 0x02cc)
#define    WDR_ADDR_THRALL_13_12(n)                             (WDR_BASE(n) + 0x02d0)
#define    WDR_ADDR_THRALL_15_14(n)                             (WDR_BASE(n) + 0x02d4)
#define    WDR_ADDR_THRALL_17_16(n)                             (WDR_BASE(n) + 0x02d8)
#define    WDR_ADDR_THRALL_19_18(n)                             (WDR_BASE(n) + 0x02dc)
#define    WDR_ADDR_THRALL_21_20(n)                             (WDR_BASE(n) + 0x02e0)
#define    WDR_ADDR_THRALL_23_22(n)                             (WDR_BASE(n) + 0x02e4)
#define    WDR_ADDR_THRALL_25_24(n)                             (WDR_BASE(n) + 0x02e8)
#define    WDR_ADDR_THRALL_26_26(n)                             (WDR_BASE(n) + 0x02ec)
#define    WDR_ADDR_THRRANGEK_00_00(n)                          (WDR_BASE(n) + 0x02f0)
#define    WDR_ADDR_THRRANGEK_01_01(n)                          (WDR_BASE(n) + 0x02f4)
#define    WDR_ADDR_THRRANGEK_02_02(n)                          (WDR_BASE(n) + 0x02f8)
#define    WDR_ADDR_THRRANGEK_03_03(n)                          (WDR_BASE(n) + 0x02fc)
#define    WDR_ADDR_THRRANGEK_04_04(n)                          (WDR_BASE(n) + 0x0300)
#define    WDR_ADDR_THRRANGEK_05_05(n)                          (WDR_BASE(n) + 0x0304)
#define    WDR_ADDR_THRRANGEK_06_06(n)                          (WDR_BASE(n) + 0x0308)
#define    WDR_ADDR_THRRANGEK_07_07(n)                          (WDR_BASE(n) + 0x030c)
#define    WDR_ADDR_THRRANGEK_08_08(n)                          (WDR_BASE(n) + 0x0310)
#define    WDR_ADDR_THRRANGEK_09_09(n)                          (WDR_BASE(n) + 0x0314)
#define    WDR_ADDR_THRRANGEK_10_10(n)                          (WDR_BASE(n) + 0x0318)
#define    WDR_ADDR_THRRANGEK_11_11(n)                          (WDR_BASE(n) + 0x031c)
#define    WDR_ADDR_THRRANGEK_12_12(n)                          (WDR_BASE(n) + 0x0320)
#define    WDR_ADDR_THRRANGEK_13_13(n)                          (WDR_BASE(n) + 0x0324)
#define    WDR_ADDR_THRRANGEK_14_14(n)                          (WDR_BASE(n) + 0x0328)
#define    WDR_ADDR_THRRANGEK_15_15(n)                          (WDR_BASE(n) + 0x032c)
#define    WDR_ADDR_THRRANGEK_16_16(n)                          (WDR_BASE(n) + 0x0330)
#define    WDR_ADDR_THRRANGEK_17_17(n)                          (WDR_BASE(n) + 0x0334)
#define    WDR_ADDR_THRRANGEK_18_18(n)                          (WDR_BASE(n) + 0x0338)
#define    WDR_ADDR_THRRANGEK_19_19(n)                          (WDR_BASE(n) + 0x033c)
#define    WDR_ADDR_THRRANGEK_20_20(n)                          (WDR_BASE(n) + 0x0340)
#define    WDR_ADDR_THRRANGEK_21_21(n)                          (WDR_BASE(n) + 0x0344)
#define    WDR_ADDR_THRRANGEK_22_22(n)                          (WDR_BASE(n) + 0x0348)
#define    WDR_ADDR_THRRANGEK_23_23(n)                          (WDR_BASE(n) + 0x034c)
#define    WDR_ADDR_THRRANGEK_24_24(n)                          (WDR_BASE(n) + 0x0350)
#define    WDR_ADDR_THRRANGEK_25_25(n)                          (WDR_BASE(n) + 0x0354)
#define    WDR_ADDR_THRRANGEK_26_26(n)                          (WDR_BASE(n) + 0x0358)
#define    WDR_ADDR_DARKLABLE_01_00(n)                          (WDR_BASE(n) + 0x035c)
#define    WDR_ADDR_DARKLABLE_03_02(n)                          (WDR_BASE(n) + 0x0360)
#define    WDR_ADDR_DARKLABLE_04_04(n)                          (WDR_BASE(n) + 0x0364)
#define    WDR_ADDR_DARKLABLEN_01_00(n)                         (WDR_BASE(n) + 0x0368)
#define    WDR_ADDR_DARKLABLEN_03_02(n)                         (WDR_BASE(n) + 0x036c)
#define    WDR_ADDR_DARKWEIGHT_01_00(n)                         (WDR_BASE(n) + 0x0370)
#define    WDR_ADDR_DARKWEIGHT_03_02(n)                         (WDR_BASE(n) + 0x0374)
#define    WDR_ADDR_DARKWEIGHT_04_04(n)                         (WDR_BASE(n) + 0x0378)
#define    WDR_ADDR_NOISEREDUCELABLE_00_00(n)                   (WDR_BASE(n) + 0x037c)
#define    WDR_ADDR_LABLE_ENRATE(n)                             (WDR_BASE(n) + 0x0380)
#define    WDR_ADDR_VALUE_ENRATE(n)                             (WDR_BASE(n) + 0x0384)
#define    WDR_ADDR_K_ENRATE1(n)                                (WDR_BASE(n) + 0x0388)
#define    WDR_ADDR_K_ENRATE2(n)                                (WDR_BASE(n) + 0x038c)
#define    WDR_ADDR_ENMAXMIN_V1(n)                              (WDR_BASE(n) + 0x0390)
#define    WDR_ADDR_RATIO_MINMAX_X(n)                           (WDR_BASE(n) + 0x0394)
#define    WDR_ADDR_K_RATIO_MINMAX_Y(n)                         (WDR_BASE(n) + 0x039c)
#define    WDR_ADDR_K_K_RATIO(n)                                (WDR_BASE(n) + 0x03a0)
#define    WDR_ADDR_FUSIONTHRMINMAX_X(n)                        (WDR_BASE(n) + 0x03a4)
#define    WDR_ADDR_K_WEIGHT(n)                                 (WDR_BASE(n) + 0x03a8)
#define    WDR_ADDR_MAXVALUE(n)                                 (WDR_BASE(n) + 0x03ac)
#define    WDR_ADDR_TMP_MAXVALUE(n)                             (WDR_BASE(n) + 0x03b0)
#define    WDR_ADDR_THR_MAXVALUE_12BIT(n)                       (WDR_BASE(n) + 0x03b4)
#define    WDR_ADDR_TMP_FUSION_MAX(n)                           (WDR_BASE(n) + 0x03b8)
#define    WDR_ADDR_W_FUSION_X(n)                               (WDR_BASE(n) + 0x03bc)
#define    WDR_ADDR_K_W_FUSION0(n)                              (WDR_BASE(n) + 0x03c0)
#define    WDR_ADDR_LAMDA_01(n)                                 (WDR_BASE(n) + 0x03c4)
#define    WDR_ADDR_LAMDA_23(n)                                 (WDR_BASE(n) + 0x03c8)
#define    WDR_ADDR_LAMDA_4(n)                                  (WDR_BASE(n) + 0x03cc)
#define    WDR_ADDR_W_FUSION_X1(n)                              (WDR_BASE(n) + 0x03d0)
#define    WDR_ADDR_W_FUSION_X_N(n)                             (WDR_BASE(n) + 0x03d4)
#define    WDR_ADDR_CONSTRACT_MAXVALUE_LOG(n)                   (WDR_BASE(n) + 0x03d8)
#define    WDR_ADDR_TMP_MAXVALUE_LOG(n)                         (WDR_BASE(n) + 0x03dc)
#define    WDR_ADDR_LABLE_EN_01(n)                              (WDR_BASE(n) + 0x03e0)
#define    WDR_ADDR_LABLE_EN_2(n)                               (WDR_BASE(n) + 0x03e4)
#define    WDR_ADDR_VALUE_EN1(n)                                (WDR_BASE(n) + 0x03e8)
#define    WDR_ADDR_LABLE_EN_Y_01(n)                            (WDR_BASE(n) + 0x03ec)
#define    WDR_ADDR_LABLE_EN_Y_2(n)                             (WDR_BASE(n) + 0x03f0)
#define    WDR_ADDR_K_EN1(n)                                    (WDR_BASE(n) + 0x03f4)
#define    WDR_ADDR_K_EN2(n)                                    (WDR_BASE(n) + 0x03f8)
#define    WDR_ADDR_TMP_EN1(n)                                  (WDR_BASE(n) + 0x03fc)
#define    WDR_ADDR_TMP_EN2(n)                                  (WDR_BASE(n) + 0x0400)
#define    WDR_ADDR_D_RATIO(n)                                  (WDR_BASE(n) + 0x0404)
#define    WDR_ADDR_LABLE_Y_SHORT(n)                            (WDR_BASE(n) + 0x0408)
#define    WDR_ADDR_LABLE_W(n)                                  (WDR_BASE(n) + 0x040c)
#define    WDR_ADDR_THR_DENOISE(n)                              (WDR_BASE(n) + 0x0410)
#define    WDR_ADDR_VALUE_GAMMA_01_00(n)                        (WDR_BASE(n) + 0x0420)
#define    WDR_ADDR_VALUE_GAMMA_03_02(n)                        (WDR_BASE(n) + 0x0424)
#define    WDR_ADDR_VALUE_GAMMA_05_04(n)                        (WDR_BASE(n) + 0x0428)
#define    WDR_ADDR_VALUE_GAMMA_07_06(n)                        (WDR_BASE(n) + 0x042c)
#define    WDR_ADDR_VALUE_GAMMA_09_08(n)                        (WDR_BASE(n) + 0x0430)
#define    WDR_ADDR_VALUE_GAMMA_11_10(n)                        (WDR_BASE(n) + 0x0434)
#define    WDR_ADDR_VALUE_GAMMA_13_12(n)                        (WDR_BASE(n) + 0x0438)
#define    WDR_ADDR_VALUE_GAMMA_15_14(n)                        (WDR_BASE(n) + 0x043c)
#define    WDR_ADDR_VALUE_GAMMA_17_16(n)                        (WDR_BASE(n) + 0x0440)
#define    WDR_ADDR_VALUE_GAMMA_19_18(n)                        (WDR_BASE(n) + 0x0444)
#define    WDR_ADDR_VALUE_GAMMA_21_20(n)                        (WDR_BASE(n) + 0x0448)
#define    WDR_ADDR_VALUE_GAMMA_23_22(n)                        (WDR_BASE(n) + 0x044c)
#define    WDR_ADDR_VALUE_GAMMA_25_24(n)                        (WDR_BASE(n) + 0x0450)
#define    WDR_ADDR_VALUE_GAMMA_27_26(n)                        (WDR_BASE(n) + 0x0454)
#define    WDR_ADDR_VALUE_GAMMA_29_28(n)                        (WDR_BASE(n) + 0x0458)
#define    WDR_ADDR_VALUE_GAMMA_31_30(n)                        (WDR_BASE(n) + 0x045c)
#define    WDR_ADDR_VALUE_GAMMA_33_32(n)                        (WDR_BASE(n) + 0x0460)
#define    WDR_ADDR_VALUE_GAMMA_35_34(n)                        (WDR_BASE(n) + 0x0464)
#define    WDR_ADDR_VALUE_GAMMA_37_36(n)                        (WDR_BASE(n) + 0x0468)
#define    WDR_ADDR_VALUE_GAMMA_39_38(n)                        (WDR_BASE(n) + 0x046c)
#define    WDR_ADDR_VALUE_GAMMA_41_40(n)                        (WDR_BASE(n) + 0x0470)
#define    WDR_ADDR_VALUE_GAMMA_43_42(n)                        (WDR_BASE(n) + 0x0474)
#define    WDR_ADDR_VALUE_GAMMA_45_44(n)                        (WDR_BASE(n) + 0x0478)
#define    WDR_ADDR_VALUE_GAMMA_47_46(n)                        (WDR_BASE(n) + 0x047c)
#define    WDR_ADDR_VALUE_GAMMA_49_48(n)                        (WDR_BASE(n) + 0x0480)
#define    WDR_ADDR_VALUE_GAMMA_51_50(n)                        (WDR_BASE(n) + 0x0484)
#define    WDR_ADDR_VALUE_GAMMA_53_52(n)                        (WDR_BASE(n) + 0x0488)
#define    WDR_ADDR_VALUE_GAMMA_55_54(n)                        (WDR_BASE(n) + 0x048c)
#define    WDR_ADDR_VALUE_GAMMA_57_56(n)                        (WDR_BASE(n) + 0x0490)
#define    WDR_ADDR_VALUE_GAMMA_59_58(n)                        (WDR_BASE(n) + 0x0494)
#define    WDR_ADDR_VALUE_GAMMA_61_60(n)                        (WDR_BASE(n) + 0x0498)
#define    WDR_ADDR_VALUE_GAMMA_63_62(n)                        (WDR_BASE(n) + 0x049c)
#define    WDR_ADDR_VALUE_GAMMA_65_64(n)                        (WDR_BASE(n) + 0x04a0)
#define    WDR_ADDR_VALUE_GAMMA_67_66(n)                        (WDR_BASE(n) + 0x04a4)
#define    WDR_ADDR_VALUE_GAMMA_69_68(n)                        (WDR_BASE(n) + 0x04a8)
#define    WDR_ADDR_VALUE_GAMMA_71_70(n)                        (WDR_BASE(n) + 0x04ac)
#define    WDR_ADDR_VALUE_GAMMA_73_72(n)                        (WDR_BASE(n) + 0x04b0)
#define    WDR_ADDR_VALUE_GAMMA_75_74(n)                        (WDR_BASE(n) + 0x04b4)
#define    WDR_ADDR_VALUE_GAMMA_77_76(n)                        (WDR_BASE(n) + 0x04b8)
#define    WDR_ADDR_VALUE_GAMMA_79_78(n)                        (WDR_BASE(n) + 0x04bc)
#define    WDR_ADDR_VALUE_GAMMA_81_80(n)                        (WDR_BASE(n) + 0x04c0)
#define    WDR_ADDR_VALUE_GAMMA_83_82(n)                        (WDR_BASE(n) + 0x04c4)
#define    WDR_ADDR_VALUE_GAMMA_85_84(n)                        (WDR_BASE(n) + 0x04c8)
#define    WDR_ADDR_VALUE_GAMMA_87_86(n)                        (WDR_BASE(n) + 0x04cc)
#define    WDR_ADDR_VALUE_GAMMA_89_88(n)                        (WDR_BASE(n) + 0x04d0)
#define    WDR_ADDR_VALUE_GAMMA_91_90(n)                        (WDR_BASE(n) + 0x04d4)
#define    WDR_ADDR_VALUE_GAMMA_93_92(n)                        (WDR_BASE(n) + 0x04d8)
#define    WDR_ADDR_VALUE_GAMMA_95_94(n)                        (WDR_BASE(n) + 0x04dc)
#define    WDR_ADDR_VALUE_GAMMA_96_96(n)                        (WDR_BASE(n) + 0x04e0)
#define    WDR_ADDR_VALUE_ZIP_01_00(n)                          (WDR_BASE(n) + 0x04e4)
#define    WDR_ADDR_VALUE_ZIP_03_02(n)                          (WDR_BASE(n) + 0x04e8)
#define    WDR_ADDR_VALUE_ZIP_05_04(n)                          (WDR_BASE(n) + 0x04ec)
#define    WDR_ADDR_VALUE_ZIP_07_06(n)                          (WDR_BASE(n) + 0x04f0)
#define    WDR_ADDR_VALUE_ZIP_09_08(n)                          (WDR_BASE(n) + 0x04f4)
#define    WDR_ADDR_VALUE_ZIP_11_10(n)                          (WDR_BASE(n) + 0x04f8)
#define    WDR_ADDR_VALUE_ZIP_13_12(n)                          (WDR_BASE(n) + 0x04fc)
#define    WDR_ADDR_VALUE_ZIP_15_14(n)                          (WDR_BASE(n) + 0x0500)
#define    WDR_ADDR_VALUE_ZIP_17_16(n)                          (WDR_BASE(n) + 0x0504)
#define    WDR_ADDR_VALUE_ZIP_19_18(n)                          (WDR_BASE(n) + 0x0508)
#define    WDR_ADDR_VALUE_ZIP_21_20(n)                          (WDR_BASE(n) + 0x050c)
#define    WDR_ADDR_VALUE_ZIP_23_22(n)                          (WDR_BASE(n) + 0x0510)
#define    WDR_ADDR_VALUE_ZIP_25_24(n)                          (WDR_BASE(n) + 0x0514)
#define    WDR_ADDR_VALUE_ZIP_27_26(n)                          (WDR_BASE(n) + 0x0518)
#define    WDR_ADDR_VALUE_ZIP_29_28(n)                          (WDR_BASE(n) + 0x051c)
#define    WDR_ADDR_VALUE_ZIP_31_30(n)                          (WDR_BASE(n) + 0x0520)
#define    WDR_ADDR_VALUE_ZIP_33_32(n)                          (WDR_BASE(n) + 0x0524)
#define    WDR_ADDR_VALUE_ZIP_35_34(n)                          (WDR_BASE(n) + 0x0528)
#define    WDR_ADDR_VALUE_ZIP_37_36(n)                          (WDR_BASE(n) + 0x052c)
#define    WDR_ADDR_VALUE_ZIP_39_38(n)                          (WDR_BASE(n) + 0x0530)
#define    WDR_ADDR_VALUE_ZIP_41_40(n)                          (WDR_BASE(n) + 0x0534)
#define    WDR_ADDR_VALUE_ZIP_43_42(n)                          (WDR_BASE(n) + 0x0538)
#define    WDR_ADDR_VALUE_ZIP_45_44(n)                          (WDR_BASE(n) + 0x053c)
#define    WDR_ADDR_VALUE_ZIP_47_46(n)                          (WDR_BASE(n) + 0x0540)
#define    WDR_ADDR_VALUE_ZIP_49_48(n)                          (WDR_BASE(n) + 0x0544)
#define    WDR_ADDR_VALUE_ZIP_51_50(n)                          (WDR_BASE(n) + 0x0548)
#define    WDR_ADDR_VALUE_ZIP_53_52(n)                          (WDR_BASE(n) + 0x054c)
#define    WDR_ADDR_VALUE_ZIP_55_54(n)                          (WDR_BASE(n) + 0x0550)
#define    WDR_ADDR_VALUE_ZIP_57_56(n)                          (WDR_BASE(n) + 0x0554)
#define    WDR_ADDR_VALUE_ZIP_59_58(n)                          (WDR_BASE(n) + 0x0558)
#define    WDR_ADDR_VALUE_ZIP_61_60(n)                          (WDR_BASE(n) + 0x055c)
#define    WDR_ADDR_VALUE_ZIP_63_62(n)                          (WDR_BASE(n) + 0x0560)
#define    WDR_ADDR_VALUE_ZIP_65_64(n)                          (WDR_BASE(n) + 0x0564)
#define    WDR_ADDR_VALUE_ZIP_67_66(n)                          (WDR_BASE(n) + 0x0568)
#define    WDR_ADDR_VALUE_ZIP_69_68(n)                          (WDR_BASE(n) + 0x056c)
#define    WDR_ADDR_VALUE_ZIP_71_70(n)                          (WDR_BASE(n) + 0x0570)
#define    WDR_ADDR_VALUE_ZIP_73_72(n)                          (WDR_BASE(n) + 0x0574)
#define    WDR_ADDR_VALUE_ZIP_75_74(n)                          (WDR_BASE(n) + 0x0578)
#define    WDR_ADDR_VALUE_ZIP_77_76(n)                          (WDR_BASE(n) + 0x057c)
#define    WDR_ADDR_VALUE_ZIP_79_78(n)                          (WDR_BASE(n) + 0x0580)
#define    WDR_ADDR_VALUE_ZIP_81_80(n)                          (WDR_BASE(n) + 0x0584)
#define    WDR_ADDR_VALUE_ZIP_83_82(n)                          (WDR_BASE(n) + 0x0588)
#define    WDR_ADDR_VALUE_ZIP_85_84(n)                          (WDR_BASE(n) + 0x058c)
#define    WDR_ADDR_VALUE_ZIP_87_86(n)                          (WDR_BASE(n) + 0x0590)
#define    WDR_ADDR_VALUE_ZIP_89_88(n)                          (WDR_BASE(n) + 0x0594)
#define    WDR_ADDR_VALUE_ZIP_91_90(n)                          (WDR_BASE(n) + 0x0598)
#define    WDR_ADDR_VALUE_ZIP_93_92(n)                          (WDR_BASE(n) + 0x059c)
#define    WDR_ADDR_VALUE_ZIP_95_94(n)                          (WDR_BASE(n) + 0x05a0)
#define    WDR_ADDR_VALUE_ZIP_97_96(n)                          (WDR_BASE(n) + 0x05a4)
#define    WDR_ADDR_VALUE_ZIP_98_98(n)                          (WDR_BASE(n) + 0x05a8)
#define    WDR_ADDR_VALUE_FUSION_01_00(n)                       (WDR_BASE(n) + 0x05ac)
#define    WDR_ADDR_VALUE_FUSION_03_02(n)                       (WDR_BASE(n) + 0x05b0)
#define    WDR_ADDR_VALUE_FUSION_05_04(n)                       (WDR_BASE(n) + 0x05b4)
#define    WDR_ADDR_VALUE_FUSION_07_06(n)                       (WDR_BASE(n) + 0x05b8)
#define    WDR_ADDR_VALUE_FUSION_09_08(n)                       (WDR_BASE(n) + 0x05bc)
#define    WDR_ADDR_VALUE_FUSION_11_10(n)                       (WDR_BASE(n) + 0x05c0)
#define    WDR_ADDR_VALUE_FUSION_13_12(n)                       (WDR_BASE(n) + 0x05c4)
#define    WDR_ADDR_VALUE_FUSION_15_14(n)                       (WDR_BASE(n) + 0x05c8)
#define    WDR_ADDR_VALUE_FUSION_17_16(n)                       (WDR_BASE(n) + 0x05cc)
#define    WDR_ADDR_VALUE_FUSION_19_18(n)                       (WDR_BASE(n) + 0x05d0)
#define    WDR_ADDR_VALUE_FUSION_21_20(n)                       (WDR_BASE(n) + 0x05d4)
#define    WDR_ADDR_VALUE_FUSION_23_22(n)                       (WDR_BASE(n) + 0x05d8)
#define    WDR_ADDR_VALUE_FUSION_25_24(n)                       (WDR_BASE(n) + 0x05dc)
#define    WDR_ADDR_VALUE_FUSION_27_26(n)                       (WDR_BASE(n) + 0x05e0)
#define    WDR_ADDR_VALUE_FUSION_29_28(n)                       (WDR_BASE(n) + 0x05e4)
#define    WDR_ADDR_VALUE_FUSION_31_30(n)                       (WDR_BASE(n) + 0x05e8)
#define    WDR_ADDR_VALUE_FUSION_32_32(n)                       (WDR_BASE(n) + 0x05ec)
#define    WDR_ADDR_VALUE_W_LINE_01_00(n)                       (WDR_BASE(n) + 0x05f0)
#define    WDR_ADDR_VALUE_W_LINE_03_02(n)                       (WDR_BASE(n) + 0x05f4)
#define    WDR_ADDR_VALUE_W_LINE_04_04(n)                       (WDR_BASE(n) + 0x05f8)
#define    WDR_ADDR_FUSIONTHRMAX_Y(n)                           (WDR_BASE(n) + 0x05fc)
#define    WDR_ADDR_D_WH(n)                                     (WDR_BASE(n) + 0x0600)
#define    WDR_ADDR_STAT_EN(n)                                  (WDR_BASE(n) + 0x0604)
#define    WDR_ADDR_STA_INFO_ADDR0(n)                           (WDR_BASE(n) + 0x0610)
#define    WDR_ADDR_STA_INFO_CNT0(n)                            (WDR_BASE(n) + 0x0614)
#define    WDR_ADDR_STA_INFO_ADDR1(n)                           (WDR_BASE(n) + 0x0618)
#define    WDR_ADDR_STA_INFO_CNT1(n)                            (WDR_BASE(n) + 0x061c)
#define    WDR_ADDR_DBG_00_00(n)                                (WDR_BASE(n) + 0x0680)
#define    WDR_ADDR_DBG_01_01(n)                                (WDR_BASE(n) + 0x0684)
#define    WDR_ADDR_DBG_02_02(n)                                (WDR_BASE(n) + 0x0688)
#define    WDR_ADDR_DBG_03_03(n)                                (WDR_BASE(n) + 0x068c)
#define    WDR_ADDR_DBG_04_04(n)                                (WDR_BASE(n) + 0x0690)
#define    WDR_ADDR_DBG_05_05(n)                                (WDR_BASE(n) + 0x0694)
#define    WDR_ADDR_DBG_06_06(n)                                (WDR_BASE(n) + 0x0698)
#define    WDR_ADDR_DBG_07_07(n)                                (WDR_BASE(n) + 0x069c)

#define    MAIN_WDR_ADDR_T_VERSION                                (WDR0_BASE + 0x0000)
#define    MAIN_WDR_ADDR_STA_ST_ADDR_000_00                       (WDR0_BASE + 0x0010)
#define    MAIN_WDR_ADDR_STA_ST_ADDR_001_01                       (WDR0_BASE + 0x0014)
#define    MAIN_WDR_ADDR_STA_ST_ADDR_002_02                       (WDR0_BASE + 0x0018)
#define    MAIN_WDR_ADDR_STA_ST_ADDR_003_03                       (WDR0_BASE + 0x001c)
#define    MAIN_WDR_ADDR_STA_BUF_NUM                              (WDR0_BASE + 0x0030)
#define    MAIN_WDR_ADDR_STA_EXT_PRIO                             (WDR0_BASE + 0x0034)
#define    MAIN_WDR_ADDR_DEBUG                                    (WDR0_BASE + 0x0040)
#define    MAIN_WDR_ADDR_STA_THR                                  (WDR0_BASE + 0x0048)
#define    MAIN_WDR_ADDR_STA_INFO_ADDR0                           (WDR0_BASE + 0x0610)
#define    MAIN_WDR_ADDR_STA_INFO_CNT0                            (WDR0_BASE + 0x0614)
#define    MAIN_WDR_ADDR_STA_INFO_ADDR1                           (WDR0_BASE + 0x0618)
#define    MAIN_WDR_ADDR_STA_INFO_CNT1                            (WDR0_BASE + 0x061c)
#define    MAIN_WDR_ADDR_DBG_00_00                                (WDR0_BASE + 0x0680)
#define    MAIN_WDR_ADDR_DBG_01_01                                (WDR0_BASE + 0x0684)
#define    MAIN_WDR_ADDR_DBG_02_02                                (WDR0_BASE + 0x0688)
#define    MAIN_WDR_ADDR_DBG_03_03                                (WDR0_BASE + 0x068c)
#define    MAIN_WDR_ADDR_DBG_04_04                                (WDR0_BASE + 0x0690)
#define    MAIN_WDR_ADDR_DBG_05_05                                (WDR0_BASE + 0x0694)
#define    MAIN_WDR_ADDR_DBG_06_06                                (WDR0_BASE + 0x0698)
#define    MAIN_WDR_ADDR_DBG_07_07                                (WDR0_BASE + 0x069c)

#define    SEC_WDR_ADDR_T_VERSION                                 (WDR1_BASE + 0x0000)
#define    SEC_WDR_ADDR_STA_ST_ADDR_000_00                        (WDR1_BASE + 0x0010)
#define    SEC_WDR_ADDR_STA_ST_ADDR_001_01                        (WDR1_BASE + 0x0014)
#define    SEC_WDR_ADDR_STA_ST_ADDR_002_02                        (WDR1_BASE + 0x0018)
#define    SEC_WDR_ADDR_STA_ST_ADDR_003_03                        (WDR1_BASE + 0x001c)
#define    SEC_WDR_ADDR_STA_BUF_NUM                               (WDR1_BASE + 0x0030)
#define    SEC_WDR_ADDR_STA_EXT_PRIO                              (WDR1_BASE + 0x0034)
#define    SEC_WDR_ADDR_DEBUG                                     (WDR1_BASE + 0x0040)
#define    SEC_WDR_ADDR_STA_THR                                   (WDR1_BASE + 0x0048)
#define    SEC_WDR_ADDR_DEGOSTPARA_0                              (WDR1_BASE + 0x004c)
#define    SEC_WDR_ADDR_DEGOSTPARA_1                              (WDR1_BASE + 0x0050)
#define    SEC_WDR_ADDR_DEGOSTPARA_2                              (WDR1_BASE + 0x0054)
#define    SEC_WDR_ADDR_DEGOSTPARA_3                              (WDR1_BASE + 0x0058)
#define    SEC_WDR_ADDR_DEGOSTPARA_4                              (WDR1_BASE + 0x005c)
#define    SEC_WDR_ADDR_MAPR_01_00                                (WDR1_BASE + 0x0060)
#define    SEC_WDR_ADDR_MAPR_03_02                                (WDR1_BASE + 0x0064)
#define    SEC_WDR_ADDR_MAPR_05_04                                (WDR1_BASE + 0x0068)
#define    SEC_WDR_ADDR_MAPR_07_06                                (WDR1_BASE + 0x006c)
#define    SEC_WDR_ADDR_MAPR_09_08                                (WDR1_BASE + 0x0070)
#define    SEC_WDR_ADDR_MAPR_11_10                                (WDR1_BASE + 0x0074)
#define    SEC_WDR_ADDR_MAPR_13_12                                (WDR1_BASE + 0x0078)
#define    SEC_WDR_ADDR_MAPR_15_14                                (WDR1_BASE + 0x007c)
#define    SEC_WDR_ADDR_MAPR_17_16                                (WDR1_BASE + 0x0080)
#define    SEC_WDR_ADDR_MAPR_19_18                                (WDR1_BASE + 0x0084)
#define    SEC_WDR_ADDR_MAPR_21_20                                (WDR1_BASE + 0x0088)
#define    SEC_WDR_ADDR_MAPR_23_22                                (WDR1_BASE + 0x008c)
#define    SEC_WDR_ADDR_MAPR_25_24                                (WDR1_BASE + 0x0090)
#define    SEC_WDR_ADDR_MAPR_27_26                                (WDR1_BASE + 0x0094)
#define    SEC_WDR_ADDR_MAPR_29_28                                (WDR1_BASE + 0x0098)
#define    SEC_WDR_ADDR_MAPR_31_30                                (WDR1_BASE + 0x009c)
#define    SEC_WDR_ADDR_MAPR_33_32                                (WDR1_BASE + 0x00a0)
#define    SEC_WDR_ADDR_MAPR_35_34                                (WDR1_BASE + 0x00a4)
#define    SEC_WDR_ADDR_MAPR_37_36                                (WDR1_BASE + 0x00a8)
#define    SEC_WDR_ADDR_MAPR_39_38                                (WDR1_BASE + 0x00ac)
#define    SEC_WDR_ADDR_MAPR_41_40                                (WDR1_BASE + 0x00b0)
#define    SEC_WDR_ADDR_MAPR_43_42                                (WDR1_BASE + 0x00b4)
#define    SEC_WDR_ADDR_MAPR_45_44                                (WDR1_BASE + 0x00b8)
#define    SEC_WDR_ADDR_MAPR_47_46                                (WDR1_BASE + 0x00bc)
#define    SEC_WDR_ADDR_MAPR_49_48                                (WDR1_BASE + 0x00c0)
#define    SEC_WDR_ADDR_MAPR_51_50                                (WDR1_BASE + 0x00c4)
#define    SEC_WDR_ADDR_MAPR_53_52                                (WDR1_BASE + 0x00c8)
#define    SEC_WDR_ADDR_MAPR_55_54                                (WDR1_BASE + 0x00cc)
#define    SEC_WDR_ADDR_MAPR_57_56                                (WDR1_BASE + 0x00d0)
#define    SEC_WDR_ADDR_MAPR_59_58                                (WDR1_BASE + 0x00d4)
#define    SEC_WDR_ADDR_MAPR_61_60                                (WDR1_BASE + 0x00d8)
#define    SEC_WDR_ADDR_MAPR_63_62                                (WDR1_BASE + 0x00dc)
#define    SEC_WDR_ADDR_MAPR_65_64                                (WDR1_BASE + 0x00e0)
#define    SEC_WDR_ADDR_MAPR_67_66                                (WDR1_BASE + 0x00e4)
#define    SEC_WDR_ADDR_MAPR_69_68                                (WDR1_BASE + 0x00e8)
#define    SEC_WDR_ADDR_MAPR_71_70                                (WDR1_BASE + 0x00ec)
#define    SEC_WDR_ADDR_MAPR_73_72                                (WDR1_BASE + 0x00f0)
#define    SEC_WDR_ADDR_MAPR_75_74                                (WDR1_BASE + 0x00f4)
#define    SEC_WDR_ADDR_MAPR_77_76                                (WDR1_BASE + 0x00f8)
#define    SEC_WDR_ADDR_MAPR_79_78                                (WDR1_BASE + 0x00fc)
#define    SEC_WDR_ADDR_MAPR_80_80                                (WDR1_BASE + 0x0100)
#define    SEC_WDR_ADDR_MAPG_01_00                                (WDR1_BASE + 0x0104)
#define    SEC_WDR_ADDR_MAPG_03_02                                (WDR1_BASE + 0x0108)
#define    SEC_WDR_ADDR_MAPG_05_04                                (WDR1_BASE + 0x010c)
#define    SEC_WDR_ADDR_MAPG_07_06                                (WDR1_BASE + 0x0110)
#define    SEC_WDR_ADDR_MAPG_09_08                                (WDR1_BASE + 0x0114)
#define    SEC_WDR_ADDR_MAPG_11_10                                (WDR1_BASE + 0x0118)
#define    SEC_WDR_ADDR_MAPG_13_12                                (WDR1_BASE + 0x011c)
#define    SEC_WDR_ADDR_MAPG_15_14                                (WDR1_BASE + 0x0120)
#define    SEC_WDR_ADDR_MAPG_17_16                                (WDR1_BASE + 0x0124)
#define    SEC_WDR_ADDR_MAPG_19_18                                (WDR1_BASE + 0x0128)
#define    SEC_WDR_ADDR_MAPG_21_20                                (WDR1_BASE + 0x012c)
#define    SEC_WDR_ADDR_MAPG_23_22                                (WDR1_BASE + 0x0130)
#define    SEC_WDR_ADDR_MAPG_25_24                                (WDR1_BASE + 0x0134)
#define    SEC_WDR_ADDR_MAPG_27_26                                (WDR1_BASE + 0x0138)
#define    SEC_WDR_ADDR_MAPG_29_28                                (WDR1_BASE + 0x013c)
#define    SEC_WDR_ADDR_MAPG_31_30                                (WDR1_BASE + 0x0140)
#define    SEC_WDR_ADDR_MAPG_33_32                                (WDR1_BASE + 0x0144)
#define    SEC_WDR_ADDR_MAPG_35_34                                (WDR1_BASE + 0x0148)
#define    SEC_WDR_ADDR_MAPG_37_36                                (WDR1_BASE + 0x014c)
#define    SEC_WDR_ADDR_MAPG_39_38                                (WDR1_BASE + 0x0150)
#define    SEC_WDR_ADDR_MAPG_41_40                                (WDR1_BASE + 0x0154)
#define    SEC_WDR_ADDR_MAPG_43_42                                (WDR1_BASE + 0x0158)
#define    SEC_WDR_ADDR_MAPG_45_44                                (WDR1_BASE + 0x015c)
#define    SEC_WDR_ADDR_MAPG_47_46                                (WDR1_BASE + 0x0160)
#define    SEC_WDR_ADDR_MAPG_49_48                                (WDR1_BASE + 0x0164)
#define    SEC_WDR_ADDR_MAPG_51_50                                (WDR1_BASE + 0x0168)
#define    SEC_WDR_ADDR_MAPG_53_52                                (WDR1_BASE + 0x016c)
#define    SEC_WDR_ADDR_MAPG_55_54                                (WDR1_BASE + 0x0170)
#define    SEC_WDR_ADDR_MAPG_57_56                                (WDR1_BASE + 0x0174)
#define    SEC_WDR_ADDR_MAPG_59_58                                (WDR1_BASE + 0x0178)
#define    SEC_WDR_ADDR_MAPG_61_60                                (WDR1_BASE + 0x017c)
#define    SEC_WDR_ADDR_MAPG_63_62                                (WDR1_BASE + 0x0180)
#define    SEC_WDR_ADDR_MAPG_65_64                                (WDR1_BASE + 0x0184)
#define    SEC_WDR_ADDR_MAPG_67_66                                (WDR1_BASE + 0x0188)
#define    SEC_WDR_ADDR_MAPG_69_68                                (WDR1_BASE + 0x018c)
#define    SEC_WDR_ADDR_MAPG_71_70                                (WDR1_BASE + 0x0190)
#define    SEC_WDR_ADDR_MAPG_73_72                                (WDR1_BASE + 0x0194)
#define    SEC_WDR_ADDR_MAPG_75_74                                (WDR1_BASE + 0x0198)
#define    SEC_WDR_ADDR_MAPG_77_76                                (WDR1_BASE + 0x019c)
#define    SEC_WDR_ADDR_MAPG_79_78                                (WDR1_BASE + 0x01a0)
#define    SEC_WDR_ADDR_MAPG_80_80                                (WDR1_BASE + 0x01a4)
#define    SEC_WDR_ADDR_MAPB_01_00                                (WDR1_BASE + 0x01a8)
#define    SEC_WDR_ADDR_MAPB_03_02                                (WDR1_BASE + 0x01ac)
#define    SEC_WDR_ADDR_MAPB_05_04                                (WDR1_BASE + 0x01b0)
#define    SEC_WDR_ADDR_MAPB_07_06                                (WDR1_BASE + 0x01b4)
#define    SEC_WDR_ADDR_MAPB_09_08                                (WDR1_BASE + 0x01b8)
#define    SEC_WDR_ADDR_MAPB_11_10                                (WDR1_BASE + 0x01bc)
#define    SEC_WDR_ADDR_MAPB_13_12                                (WDR1_BASE + 0x01c0)
#define    SEC_WDR_ADDR_MAPB_15_14                                (WDR1_BASE + 0x01c4)
#define    SEC_WDR_ADDR_MAPB_17_16                                (WDR1_BASE + 0x01c8)
#define    SEC_WDR_ADDR_MAPB_19_18                                (WDR1_BASE + 0x01cc)
#define    SEC_WDR_ADDR_MAPB_21_20                                (WDR1_BASE + 0x01d0)
#define    SEC_WDR_ADDR_MAPB_23_22                                (WDR1_BASE + 0x01d4)
#define    SEC_WDR_ADDR_MAPB_25_24                                (WDR1_BASE + 0x01d8)
#define    SEC_WDR_ADDR_MAPB_27_26                                (WDR1_BASE + 0x01dc)
#define    SEC_WDR_ADDR_MAPB_29_28                                (WDR1_BASE + 0x01e0)
#define    SEC_WDR_ADDR_MAPB_31_30                                (WDR1_BASE + 0x01e4)
#define    SEC_WDR_ADDR_MAPB_33_32                                (WDR1_BASE + 0x01e8)
#define    SEC_WDR_ADDR_MAPB_35_34                                (WDR1_BASE + 0x01ec)
#define    SEC_WDR_ADDR_MAPB_37_36                                (WDR1_BASE + 0x01f0)
#define    SEC_WDR_ADDR_MAPB_39_38                                (WDR1_BASE + 0x01f4)
#define    SEC_WDR_ADDR_MAPB_41_40                                (WDR1_BASE + 0x01f8)
#define    SEC_WDR_ADDR_MAPB_43_42                                (WDR1_BASE + 0x01fc)
#define    SEC_WDR_ADDR_MAPB_45_44                                (WDR1_BASE + 0x0200)
#define    SEC_WDR_ADDR_MAPB_47_46                                (WDR1_BASE + 0x0204)
#define    SEC_WDR_ADDR_MAPB_49_48                                (WDR1_BASE + 0x0208)
#define    SEC_WDR_ADDR_MAPB_51_50                                (WDR1_BASE + 0x020c)
#define    SEC_WDR_ADDR_MAPB_53_52                                (WDR1_BASE + 0x0210)
#define    SEC_WDR_ADDR_MAPB_55_54                                (WDR1_BASE + 0x0214)
#define    SEC_WDR_ADDR_MAPB_57_56                                (WDR1_BASE + 0x0218)
#define    SEC_WDR_ADDR_MAPB_59_58                                (WDR1_BASE + 0x021c)
#define    SEC_WDR_ADDR_MAPB_61_60                                (WDR1_BASE + 0x0220)
#define    SEC_WDR_ADDR_MAPB_63_62                                (WDR1_BASE + 0x0224)
#define    SEC_WDR_ADDR_MAPB_65_64                                (WDR1_BASE + 0x0228)
#define    SEC_WDR_ADDR_MAPB_67_66                                (WDR1_BASE + 0x022c)
#define    SEC_WDR_ADDR_MAPB_69_68                                (WDR1_BASE + 0x0230)
#define    SEC_WDR_ADDR_MAPB_71_70                                (WDR1_BASE + 0x0234)
#define    SEC_WDR_ADDR_MAPB_73_72                                (WDR1_BASE + 0x0238)
#define    SEC_WDR_ADDR_MAPB_75_74                                (WDR1_BASE + 0x023c)
#define    SEC_WDR_ADDR_MAPB_77_76                                (WDR1_BASE + 0x0240)
#define    SEC_WDR_ADDR_MAPB_79_78                                (WDR1_BASE + 0x0244)
#define    SEC_WDR_ADDR_MAPB_80_80                                (WDR1_BASE + 0x0248)
#define    SEC_WDR_ADDR_THRLABLE_01_00                            (WDR1_BASE + 0x024c)
#define    SEC_WDR_ADDR_THRLABLE_03_02                            (WDR1_BASE + 0x0250)
#define    SEC_WDR_ADDR_THRLABLE_05_04                            (WDR1_BASE + 0x0254)
#define    SEC_WDR_ADDR_THRLABLE_07_06                            (WDR1_BASE + 0x0258)
#define    SEC_WDR_ADDR_THRLABLE_09_08                            (WDR1_BASE + 0x025c)
#define    SEC_WDR_ADDR_THRLABLE_11_10                            (WDR1_BASE + 0x0260)
#define    SEC_WDR_ADDR_THRLABLE_13_12                            (WDR1_BASE + 0x0264)
#define    SEC_WDR_ADDR_THRLABLE_15_14                            (WDR1_BASE + 0x0268)
#define    SEC_WDR_ADDR_THRLABLE_17_16                            (WDR1_BASE + 0x026c)
#define    SEC_WDR_ADDR_THRLABLE_19_18                            (WDR1_BASE + 0x0270)
#define    SEC_WDR_ADDR_THRLABLE_21_20                            (WDR1_BASE + 0x0274)
#define    SEC_WDR_ADDR_THRLABLE_23_22                            (WDR1_BASE + 0x0278)
#define    SEC_WDR_ADDR_THRLABLE_25_24                            (WDR1_BASE + 0x027c)
#define    SEC_WDR_ADDR_THRLABLE_26_26                            (WDR1_BASE + 0x0280)
#define    SEC_WDR_ADDR_THRLABLEN_01_00                           (WDR1_BASE + 0x0284)
#define    SEC_WDR_ADDR_THRLABLEN_03_02                           (WDR1_BASE + 0x0288)
#define    SEC_WDR_ADDR_THRLABLEN_05_04                           (WDR1_BASE + 0x028c)
#define    SEC_WDR_ADDR_THRLABLEN_07_06                           (WDR1_BASE + 0x0290)
#define    SEC_WDR_ADDR_THRLABLEN_09_08                           (WDR1_BASE + 0x0294)
#define    SEC_WDR_ADDR_THRLABLEN_11_10                           (WDR1_BASE + 0x0298)
#define    SEC_WDR_ADDR_THRLABLEN_13_12                           (WDR1_BASE + 0x029c)
#define    SEC_WDR_ADDR_THRLABLEN_15_14                           (WDR1_BASE + 0x02a0)
#define    SEC_WDR_ADDR_THRLABLEN_17_16                           (WDR1_BASE + 0x02a4)
#define    SEC_WDR_ADDR_THRLABLEN_19_18                           (WDR1_BASE + 0x02a8)
#define    SEC_WDR_ADDR_THRLABLEN_21_20                           (WDR1_BASE + 0x02ac)
#define    SEC_WDR_ADDR_THRLABLEN_23_22                           (WDR1_BASE + 0x02b0)
#define    SEC_WDR_ADDR_THRLABLEN_25_24                           (WDR1_BASE + 0x02b4)
#define    SEC_WDR_ADDR_THRALL_01_00                              (WDR1_BASE + 0x02b8)
#define    SEC_WDR_ADDR_THRALL_03_02                              (WDR1_BASE + 0x02bc)
#define    SEC_WDR_ADDR_THRALL_05_04                              (WDR1_BASE + 0x02c0)
#define    SEC_WDR_ADDR_THRALL_07_06                              (WDR1_BASE + 0x02c4)
#define    SEC_WDR_ADDR_THRALL_09_08                              (WDR1_BASE + 0x02c8)
#define    SEC_WDR_ADDR_THRALL_11_10                              (WDR1_BASE + 0x02cc)
#define    SEC_WDR_ADDR_THRALL_13_12                              (WDR1_BASE + 0x02d0)
#define    SEC_WDR_ADDR_THRALL_15_14                              (WDR1_BASE + 0x02d4)
#define    SEC_WDR_ADDR_THRALL_17_16                              (WDR1_BASE + 0x02d8)
#define    SEC_WDR_ADDR_THRALL_19_18                              (WDR1_BASE + 0x02dc)
#define    SEC_WDR_ADDR_THRALL_21_20                              (WDR1_BASE + 0x02e0)
#define    SEC_WDR_ADDR_THRALL_23_22                              (WDR1_BASE + 0x02e4)
#define    SEC_WDR_ADDR_THRALL_25_24                              (WDR1_BASE + 0x02e8)
#define    SEC_WDR_ADDR_THRALL_26_26                              (WDR1_BASE + 0x02ec)
#define    SEC_WDR_ADDR_THRRANGEK_00_00                           (WDR1_BASE + 0x02f0)
#define    SEC_WDR_ADDR_THRRANGEK_01_01                           (WDR1_BASE + 0x02f4)
#define    SEC_WDR_ADDR_THRRANGEK_02_02                           (WDR1_BASE + 0x02f8)
#define    SEC_WDR_ADDR_THRRANGEK_03_03                           (WDR1_BASE + 0x02fc)
#define    SEC_WDR_ADDR_THRRANGEK_04_04                           (WDR1_BASE + 0x0300)
#define    SEC_WDR_ADDR_THRRANGEK_05_05                           (WDR1_BASE + 0x0304)
#define    SEC_WDR_ADDR_THRRANGEK_06_06                           (WDR1_BASE + 0x0308)
#define    SEC_WDR_ADDR_THRRANGEK_07_07                           (WDR1_BASE + 0x030c)
#define    SEC_WDR_ADDR_THRRANGEK_08_08                           (WDR1_BASE + 0x0310)
#define    SEC_WDR_ADDR_THRRANGEK_09_09                           (WDR1_BASE + 0x0314)
#define    SEC_WDR_ADDR_THRRANGEK_10_10                           (WDR1_BASE + 0x0318)
#define    SEC_WDR_ADDR_THRRANGEK_11_11                           (WDR1_BASE + 0x031c)
#define    SEC_WDR_ADDR_THRRANGEK_12_12                           (WDR1_BASE + 0x0320)
#define    SEC_WDR_ADDR_THRRANGEK_13_13                           (WDR1_BASE + 0x0324)
#define    SEC_WDR_ADDR_THRRANGEK_14_14                           (WDR1_BASE + 0x0328)
#define    SEC_WDR_ADDR_THRRANGEK_15_15                           (WDR1_BASE + 0x032c)
#define    SEC_WDR_ADDR_THRRANGEK_16_16                           (WDR1_BASE + 0x0330)
#define    SEC_WDR_ADDR_THRRANGEK_17_17                           (WDR1_BASE + 0x0334)
#define    SEC_WDR_ADDR_THRRANGEK_18_18                           (WDR1_BASE + 0x0338)
#define    SEC_WDR_ADDR_THRRANGEK_19_19                           (WDR1_BASE + 0x033c)
#define    SEC_WDR_ADDR_THRRANGEK_20_20                           (WDR1_BASE + 0x0340)
#define    SEC_WDR_ADDR_THRRANGEK_21_21                           (WDR1_BASE + 0x0344)
#define    SEC_WDR_ADDR_THRRANGEK_22_22                           (WDR1_BASE + 0x0348)
#define    SEC_WDR_ADDR_THRRANGEK_23_23                           (WDR1_BASE + 0x034c)
#define    SEC_WDR_ADDR_THRRANGEK_24_24                           (WDR1_BASE + 0x0350)
#define    SEC_WDR_ADDR_THRRANGEK_25_25                           (WDR1_BASE + 0x0354)
#define    SEC_WDR_ADDR_THRRANGEK_26_26                           (WDR1_BASE + 0x0358)
#define    SEC_WDR_ADDR_DARKLABLE_01_00                           (WDR1_BASE + 0x035c)
#define    SEC_WDR_ADDR_DARKLABLE_03_02                           (WDR1_BASE + 0x0360)
#define    SEC_WDR_ADDR_DARKLABLE_04_04                           (WDR1_BASE + 0x0364)
#define    SEC_WDR_ADDR_DARKLABLEN_01_00                          (WDR1_BASE + 0x0368)
#define    SEC_WDR_ADDR_DARKLABLEN_03_02                          (WDR1_BASE + 0x036c)
#define    SEC_WDR_ADDR_DARKWEIGHT_01_00                          (WDR1_BASE + 0x0370)
#define    SEC_WDR_ADDR_DARKWEIGHT_03_02                          (WDR1_BASE + 0x0374)
#define    SEC_WDR_ADDR_DARKWEIGHT_04_04                          (WDR1_BASE + 0x0378)
#define    SEC_WDR_ADDR_NOISEREDUCELABLE_00_00                    (WDR1_BASE + 0x037c)
#define    SEC_WDR_ADDR_LABLE_ENRATE                              (WDR1_BASE + 0x0380)
#define    SEC_WDR_ADDR_VALUE_ENRATE                              (WDR1_BASE + 0x0384)
#define    SEC_WDR_ADDR_K_ENRATE1                                 (WDR1_BASE + 0x0388)
#define    SEC_WDR_ADDR_K_ENRATE2                                 (WDR1_BASE + 0x038c)
#define    SEC_WDR_ADDR_ENMAXMIN_V1                               (WDR1_BASE + 0x0390)
#define    SEC_WDR_ADDR_RATIO_MINMAX_X                            (WDR1_BASE + 0x0394)
#define    SEC_WDR_ADDR_K_RATIO_MINMAX_Y                          (WDR1_BASE + 0x039c)
#define    SEC_WDR_ADDR_K_K_RATIO                                 (WDR1_BASE + 0x03a0)
#define    SEC_WDR_ADDR_FUSIONTHRMINMAX_X                         (WDR1_BASE + 0x03a4)
#define    SEC_WDR_ADDR_K_WEIGHT                                  (WDR1_BASE + 0x03a8)
#define    SEC_WDR_ADDR_MAXVALUE                                  (WDR1_BASE + 0x03ac)
#define    SEC_WDR_ADDR_TMP_MAXVALUE                              (WDR1_BASE + 0x03b0)
#define    SEC_WDR_ADDR_THR_MAXVALUE_12BIT                        (WDR1_BASE + 0x03b4)
#define    SEC_WDR_ADDR_TMP_FUSION_MAX                            (WDR1_BASE + 0x03b8)
#define    SEC_WDR_ADDR_W_FUSION_X                                (WDR1_BASE + 0x03bc)
#define    SEC_WDR_ADDR_K_W_FUSION0                               (WDR1_BASE + 0x03c0)
#define    SEC_WDR_ADDR_LAMDA_01                                  (WDR1_BASE + 0x03c4)
#define    SEC_WDR_ADDR_LAMDA_23                                  (WDR1_BASE + 0x03c8)
#define    SEC_WDR_ADDR_LAMDA_4                                   (WDR1_BASE + 0x03cc)
#define    SEC_WDR_ADDR_W_FUSION_X1                               (WDR1_BASE + 0x03d0)
#define    SEC_WDR_ADDR_W_FUSION_X_N                              (WDR1_BASE + 0x03d4)
#define    SEC_WDR_ADDR_CONSTRACT_MAXVALUE_LOG                    (WDR1_BASE + 0x03d8)
#define    SEC_WDR_ADDR_TMP_MAXVALUE_LOG                          (WDR1_BASE + 0x03dc)
#define    SEC_WDR_ADDR_LABLE_EN_01                               (WDR1_BASE + 0x03e0)
#define    SEC_WDR_ADDR_LABLE_EN_2                                (WDR1_BASE + 0x03e4)
#define    SEC_WDR_ADDR_VALUE_EN1                                 (WDR1_BASE + 0x03e8)
#define    SEC_WDR_ADDR_LABLE_EN_Y_01                             (WDR1_BASE + 0x03ec)
#define    SEC_WDR_ADDR_LABLE_EN_Y_2                              (WDR1_BASE + 0x03f0)
#define    SEC_WDR_ADDR_K_EN1                                     (WDR1_BASE + 0x03f4)
#define    SEC_WDR_ADDR_K_EN2                                     (WDR1_BASE + 0x03f8)
#define    SEC_WDR_ADDR_TMP_EN1                                   (WDR1_BASE + 0x03fc)
#define    SEC_WDR_ADDR_TMP_EN2                                   (WDR1_BASE + 0x0400)
#define    SEC_WDR_ADDR_D_RATIO                                   (WDR1_BASE + 0x0404)
#define    SEC_WDR_ADDR_LABLE_Y_SHORT                             (WDR1_BASE + 0x0408)
#define    SEC_WDR_ADDR_LABLE_W                                   (WDR1_BASE + 0x040c)
#define    SEC_WDR_ADDR_THR_DENOISE                               (WDR1_BASE + 0x0410)
#define    SEC_WDR_ADDR_VALUE_GAMMA_01_00                         (WDR1_BASE + 0x0420)
#define    SEC_WDR_ADDR_VALUE_GAMMA_03_02                         (WDR1_BASE + 0x0424)
#define    SEC_WDR_ADDR_VALUE_GAMMA_05_04                         (WDR1_BASE + 0x0428)
#define    SEC_WDR_ADDR_VALUE_GAMMA_07_06                         (WDR1_BASE + 0x042c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_09_08                         (WDR1_BASE + 0x0430)
#define    SEC_WDR_ADDR_VALUE_GAMMA_11_10                         (WDR1_BASE + 0x0434)
#define    SEC_WDR_ADDR_VALUE_GAMMA_13_12                         (WDR1_BASE + 0x0438)
#define    SEC_WDR_ADDR_VALUE_GAMMA_15_14                         (WDR1_BASE + 0x043c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_17_16                         (WDR1_BASE + 0x0440)
#define    SEC_WDR_ADDR_VALUE_GAMMA_19_18                         (WDR1_BASE + 0x0444)
#define    SEC_WDR_ADDR_VALUE_GAMMA_21_20                         (WDR1_BASE + 0x0448)
#define    SEC_WDR_ADDR_VALUE_GAMMA_23_22                         (WDR1_BASE + 0x044c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_25_24                         (WDR1_BASE + 0x0450)
#define    SEC_WDR_ADDR_VALUE_GAMMA_27_26                         (WDR1_BASE + 0x0454)
#define    SEC_WDR_ADDR_VALUE_GAMMA_29_28                         (WDR1_BASE + 0x0458)
#define    SEC_WDR_ADDR_VALUE_GAMMA_31_30                         (WDR1_BASE + 0x045c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_33_32                         (WDR1_BASE + 0x0460)
#define    SEC_WDR_ADDR_VALUE_GAMMA_35_34                         (WDR1_BASE + 0x0464)
#define    SEC_WDR_ADDR_VALUE_GAMMA_37_36                         (WDR1_BASE + 0x0468)
#define    SEC_WDR_ADDR_VALUE_GAMMA_39_38                         (WDR1_BASE + 0x046c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_41_40                         (WDR1_BASE + 0x0470)
#define    SEC_WDR_ADDR_VALUE_GAMMA_43_42                         (WDR1_BASE + 0x0474)
#define    SEC_WDR_ADDR_VALUE_GAMMA_45_44                         (WDR1_BASE + 0x0478)
#define    SEC_WDR_ADDR_VALUE_GAMMA_47_46                         (WDR1_BASE + 0x047c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_49_48                         (WDR1_BASE + 0x0480)
#define    SEC_WDR_ADDR_VALUE_GAMMA_51_50                         (WDR1_BASE + 0x0484)
#define    SEC_WDR_ADDR_VALUE_GAMMA_53_52                         (WDR1_BASE + 0x0488)
#define    SEC_WDR_ADDR_VALUE_GAMMA_55_54                         (WDR1_BASE + 0x048c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_57_56                         (WDR1_BASE + 0x0490)
#define    SEC_WDR_ADDR_VALUE_GAMMA_59_58                         (WDR1_BASE + 0x0494)
#define    SEC_WDR_ADDR_VALUE_GAMMA_61_60                         (WDR1_BASE + 0x0498)
#define    SEC_WDR_ADDR_VALUE_GAMMA_63_62                         (WDR1_BASE + 0x049c)
#define    SEC_WDR_ADDR_VALUE_GAMMA_65_64                         (WDR1_BASE + 0x04a0)
#define    SEC_WDR_ADDR_VALUE_GAMMA_67_66                         (WDR1_BASE + 0x04a4)
#define    SEC_WDR_ADDR_VALUE_GAMMA_69_68                         (WDR1_BASE + 0x04a8)
#define    SEC_WDR_ADDR_VALUE_GAMMA_71_70                         (WDR1_BASE + 0x04ac)
#define    SEC_WDR_ADDR_VALUE_GAMMA_73_72                         (WDR1_BASE + 0x04b0)
#define    SEC_WDR_ADDR_VALUE_GAMMA_75_74                         (WDR1_BASE + 0x04b4)
#define    SEC_WDR_ADDR_VALUE_GAMMA_77_76                         (WDR1_BASE + 0x04b8)
#define    SEC_WDR_ADDR_VALUE_GAMMA_79_78                         (WDR1_BASE + 0x04bc)
#define    SEC_WDR_ADDR_VALUE_GAMMA_81_80                         (WDR1_BASE + 0x04c0)
#define    SEC_WDR_ADDR_VALUE_GAMMA_83_82                         (WDR1_BASE + 0x04c4)
#define    SEC_WDR_ADDR_VALUE_GAMMA_85_84                         (WDR1_BASE + 0x04c8)
#define    SEC_WDR_ADDR_VALUE_GAMMA_87_86                         (WDR1_BASE + 0x04cc)
#define    SEC_WDR_ADDR_VALUE_GAMMA_89_88                         (WDR1_BASE + 0x04d0)
#define    SEC_WDR_ADDR_VALUE_GAMMA_91_90                         (WDR1_BASE + 0x04d4)
#define    SEC_WDR_ADDR_VALUE_GAMMA_93_92                         (WDR1_BASE + 0x04d8)
#define    SEC_WDR_ADDR_VALUE_GAMMA_95_94                         (WDR1_BASE + 0x04dc)
#define    SEC_WDR_ADDR_VALUE_GAMMA_96_96                         (WDR1_BASE + 0x04e0)
#define    SEC_WDR_ADDR_VALUE_ZIP_01_00                           (WDR1_BASE + 0x04e4)
#define    SEC_WDR_ADDR_VALUE_ZIP_03_02                           (WDR1_BASE + 0x04e8)
#define    SEC_WDR_ADDR_VALUE_ZIP_05_04                           (WDR1_BASE + 0x04ec)
#define    SEC_WDR_ADDR_VALUE_ZIP_07_06                           (WDR1_BASE + 0x04f0)
#define    SEC_WDR_ADDR_VALUE_ZIP_09_08                           (WDR1_BASE + 0x04f4)
#define    SEC_WDR_ADDR_VALUE_ZIP_11_10                           (WDR1_BASE + 0x04f8)
#define    SEC_WDR_ADDR_VALUE_ZIP_13_12                           (WDR1_BASE + 0x04fc)
#define    SEC_WDR_ADDR_VALUE_ZIP_15_14                           (WDR1_BASE + 0x0500)
#define    SEC_WDR_ADDR_VALUE_ZIP_17_16                           (WDR1_BASE + 0x0504)
#define    SEC_WDR_ADDR_VALUE_ZIP_19_18                           (WDR1_BASE + 0x0508)
#define    SEC_WDR_ADDR_VALUE_ZIP_21_20                           (WDR1_BASE + 0x050c)
#define    SEC_WDR_ADDR_VALUE_ZIP_23_22                           (WDR1_BASE + 0x0510)
#define    SEC_WDR_ADDR_VALUE_ZIP_25_24                           (WDR1_BASE + 0x0514)
#define    SEC_WDR_ADDR_VALUE_ZIP_27_26                           (WDR1_BASE + 0x0518)
#define    SEC_WDR_ADDR_VALUE_ZIP_29_28                           (WDR1_BASE + 0x051c)
#define    SEC_WDR_ADDR_VALUE_ZIP_31_30                           (WDR1_BASE + 0x0520)
#define    SEC_WDR_ADDR_VALUE_ZIP_33_32                           (WDR1_BASE + 0x0524)
#define    SEC_WDR_ADDR_VALUE_ZIP_35_34                           (WDR1_BASE + 0x0528)
#define    SEC_WDR_ADDR_VALUE_ZIP_37_36                           (WDR1_BASE + 0x052c)
#define    SEC_WDR_ADDR_VALUE_ZIP_39_38                           (WDR1_BASE + 0x0530)
#define    SEC_WDR_ADDR_VALUE_ZIP_41_40                           (WDR1_BASE + 0x0534)
#define    SEC_WDR_ADDR_VALUE_ZIP_43_42                           (WDR1_BASE + 0x0538)
#define    SEC_WDR_ADDR_VALUE_ZIP_45_44                           (WDR1_BASE + 0x053c)
#define    SEC_WDR_ADDR_VALUE_ZIP_47_46                           (WDR1_BASE + 0x0540)
#define    SEC_WDR_ADDR_VALUE_ZIP_49_48                           (WDR1_BASE + 0x0544)
#define    SEC_WDR_ADDR_VALUE_ZIP_51_50                           (WDR1_BASE + 0x0548)
#define    SEC_WDR_ADDR_VALUE_ZIP_53_52                           (WDR1_BASE + 0x054c)
#define    SEC_WDR_ADDR_VALUE_ZIP_55_54                           (WDR1_BASE + 0x0550)
#define    SEC_WDR_ADDR_VALUE_ZIP_57_56                           (WDR1_BASE + 0x0554)
#define    SEC_WDR_ADDR_VALUE_ZIP_59_58                           (WDR1_BASE + 0x0558)
#define    SEC_WDR_ADDR_VALUE_ZIP_61_60                           (WDR1_BASE + 0x055c)
#define    SEC_WDR_ADDR_VALUE_ZIP_63_62                           (WDR1_BASE + 0x0560)
#define    SEC_WDR_ADDR_VALUE_ZIP_65_64                           (WDR1_BASE + 0x0564)
#define    SEC_WDR_ADDR_VALUE_ZIP_67_66                           (WDR1_BASE + 0x0568)
#define    SEC_WDR_ADDR_VALUE_ZIP_69_68                           (WDR1_BASE + 0x056c)
#define    SEC_WDR_ADDR_VALUE_ZIP_71_70                           (WDR1_BASE + 0x0570)
#define    SEC_WDR_ADDR_VALUE_ZIP_73_72                           (WDR1_BASE + 0x0574)
#define    SEC_WDR_ADDR_VALUE_ZIP_75_74                           (WDR1_BASE + 0x0578)
#define    SEC_WDR_ADDR_VALUE_ZIP_77_76                           (WDR1_BASE + 0x057c)
#define    SEC_WDR_ADDR_VALUE_ZIP_79_78                           (WDR1_BASE + 0x0580)
#define    SEC_WDR_ADDR_VALUE_ZIP_81_80                           (WDR1_BASE + 0x0584)
#define    SEC_WDR_ADDR_VALUE_ZIP_83_82                           (WDR1_BASE + 0x0588)
#define    SEC_WDR_ADDR_VALUE_ZIP_85_84                           (WDR1_BASE + 0x058c)
#define    SEC_WDR_ADDR_VALUE_ZIP_87_86                           (WDR1_BASE + 0x0590)
#define    SEC_WDR_ADDR_VALUE_ZIP_89_88                           (WDR1_BASE + 0x0594)
#define    SEC_WDR_ADDR_VALUE_ZIP_91_90                           (WDR1_BASE + 0x0598)
#define    SEC_WDR_ADDR_VALUE_ZIP_93_92                           (WDR1_BASE + 0x059c)
#define    SEC_WDR_ADDR_VALUE_ZIP_95_94                           (WDR1_BASE + 0x05a0)
#define    SEC_WDR_ADDR_VALUE_ZIP_97_96                           (WDR1_BASE + 0x05a4)
#define    SEC_WDR_ADDR_VALUE_ZIP_98_98                           (WDR1_BASE + 0x05a8)
#define    SEC_WDR_ADDR_VALUE_FUSION_01_00                        (WDR1_BASE + 0x05ac)
#define    SEC_WDR_ADDR_VALUE_FUSION_03_02                        (WDR1_BASE + 0x05b0)
#define    SEC_WDR_ADDR_VALUE_FUSION_05_04                        (WDR1_BASE + 0x05b4)
#define    SEC_WDR_ADDR_VALUE_FUSION_07_06                        (WDR1_BASE + 0x05b8)
#define    SEC_WDR_ADDR_VALUE_FUSION_09_08                        (WDR1_BASE + 0x05bc)
#define    SEC_WDR_ADDR_VALUE_FUSION_11_10                        (WDR1_BASE + 0x05c0)
#define    SEC_WDR_ADDR_VALUE_FUSION_13_12                        (WDR1_BASE + 0x05c4)
#define    SEC_WDR_ADDR_VALUE_FUSION_15_14                        (WDR1_BASE + 0x05c8)
#define    SEC_WDR_ADDR_VALUE_FUSION_17_16                        (WDR1_BASE + 0x05cc)
#define    SEC_WDR_ADDR_VALUE_FUSION_19_18                        (WDR1_BASE + 0x05d0)
#define    SEC_WDR_ADDR_VALUE_FUSION_21_20                        (WDR1_BASE + 0x05d4)
#define    SEC_WDR_ADDR_VALUE_FUSION_23_22                        (WDR1_BASE + 0x05d8)
#define    SEC_WDR_ADDR_VALUE_FUSION_25_24                        (WDR1_BASE + 0x05dc)
#define    SEC_WDR_ADDR_VALUE_FUSION_27_26                        (WDR1_BASE + 0x05e0)
#define    SEC_WDR_ADDR_VALUE_FUSION_29_28                        (WDR1_BASE + 0x05e4)
#define    SEC_WDR_ADDR_VALUE_FUSION_31_30                        (WDR1_BASE + 0x05e8)
#define    SEC_WDR_ADDR_VALUE_FUSION_32_32                        (WDR1_BASE + 0x05ec)
#define    SEC_WDR_ADDR_VALUE_W_LINE_01_00                        (WDR1_BASE + 0x05f0)
#define    SEC_WDR_ADDR_VALUE_W_LINE_03_02                        (WDR1_BASE + 0x05f4)
#define    SEC_WDR_ADDR_VALUE_W_LINE_04_04                        (WDR1_BASE + 0x05f8)
#define    SEC_WDR_ADDR_FUSIONTHRMAX_Y                            (WDR1_BASE + 0x05fc)
#define    SEC_WDR_ADDR_D_WH                                      (WDR1_BASE + 0x0600)
#define    SEC_WDR_ADDR_STAT_EN                                   (WDR1_BASE + 0x0604)
#define    SEC_WDR_ADDR_STA_INFO_ADDR0                            (WDR1_BASE + 0x0610)
#define    SEC_WDR_ADDR_STA_INFO_CNT0                             (WDR1_BASE + 0x0614)
#define    SEC_WDR_ADDR_STA_INFO_ADDR1                            (WDR1_BASE + 0x0618)
#define    SEC_WDR_ADDR_STA_INFO_CNT1                             (WDR1_BASE + 0x061c)
#define    SEC_WDR_ADDR_DBG_00_00                                 (WDR1_BASE + 0x0680)
#define    SEC_WDR_ADDR_DBG_01_01                                 (WDR1_BASE + 0x0684)
#define    SEC_WDR_ADDR_DBG_02_02                                 (WDR1_BASE + 0x0688)
#define    SEC_WDR_ADDR_DBG_03_03                                 (WDR1_BASE + 0x068c)
#define    SEC_WDR_ADDR_DBG_04_04                                 (WDR1_BASE + 0x0690)
#define    SEC_WDR_ADDR_DBG_05_05                                 (WDR1_BASE + 0x0694)
#define    SEC_WDR_ADDR_DBG_06_06                                 (WDR1_BASE + 0x0698)
#define    SEC_WDR_ADDR_DBG_07_07                                 (WDR1_BASE + 0x069c)

//============================================================
// DPC ADDRESS
//============================================================
#define DPC_ADDR_S_CON(n)           (DPC_BASE(n) + 0x0000)
#define DPC_ADDR_ALPHA(n)           (DPC_BASE(n) + 0x0004)
#define DPC_ADDR_LV_EN(n)           (DPC_BASE(n) + 0x0008)
#define DPC_ADDR_LV2_POS_EN(n)           (DPC_BASE(n) + 0x000c)
#define DPC_ADDR_SC_WEI(n)           (DPC_BASE(n) + 0x0010)
#define DPC_ADDR_SLOPE_1(n)           (DPC_BASE(n) + 0x0014)
#define DPC_ADDR_SLOPE_2(n)           (DPC_BASE(n) + 0x0018)
#define DPC_ADDR_LV1_THRES_RB(n)           (DPC_BASE(n) + 0x001c)
#define DPC_ADDR_LV2_DIFF_THRES_RB(n)           (DPC_BASE(n) + 0x0020)
#define DPC_ADDR_LV2_POS_THRES_RB_1(n)           (DPC_BASE(n) + 0x0024)
#define DPC_ADDR_LV2_POS_THRES_RB_2(n)           (DPC_BASE(n) + 0x0028)
#define DPC_ADDR_LV2_POS_DIST_THRES_RB_1(n)           (DPC_BASE(n) + 0x002c)
#define DPC_ADDR_LV2_POS_DIST_THRES_RB_2(n)           (DPC_BASE(n) + 0x0030)
#define DPC_ADDR_LV3_THRES_RB(n)           (DPC_BASE(n) + 0x0034)
#define DPC_ADDR_LV1_THRES_G(n)           (DPC_BASE(n) + 0x0038)
#define DPC_ADDR_LV2_DIFF_THRES_G(n)           (DPC_BASE(n) + 0x003c)
#define DPC_ADDR_LV2_POS_THRES_G_1(n)           (DPC_BASE(n) + 0x0040)
#define DPC_ADDR_LV2_POS_THRES_G_2(n)           (DPC_BASE(n) + 0x0044)
#define DPC_ADDR_LV2_POS_DIST_THRES_G_1(n)           (DPC_BASE(n) + 0x0048)
#define DPC_ADDR_LV2_POS_DIST_THRES_G_2(n)           (DPC_BASE(n) + 0x004c)
#define DPC_ADDR_LV3_THRES_G(n)           (DPC_BASE(n) + 0x0050)
#define DPC_ADDR_CTR_CON(n)           (DPC_BASE(n) + 0x0054)
#define DPC_ADDR_CTR_MD_CON(n)           (DPC_BASE(n) + 0x0058)
#define DPC_ADDR_CTR_STD_CON(n)           (DPC_BASE(n) + 0x005c)
#define DPC_ADDR_CTR_BASE_THRES(n)           (DPC_BASE(n) + 0x0060)
#define DPC_ADDR_CTR_MD_NP_1(n)           (DPC_BASE(n) + 0x0064)
#define DPC_ADDR_CTR_MD_NP_2(n)           (DPC_BASE(n) + 0x0068)
#define DPC_ADDR_CTR_MD_NP_3(n)           (DPC_BASE(n) + 0x006c)
#define DPC_ADDR_CTR_MD_NP_4(n)           (DPC_BASE(n) + 0x0070)
#define DPC_ADDR_CTR_STD_NP_1(n)           (DPC_BASE(n) + 0x0074)
#define DPC_ADDR_CTR_STD_NP_2(n)           (DPC_BASE(n) + 0x0078)
#define DPC_ADDR_CTR_STD_NP_3(n)           (DPC_BASE(n) + 0x007c)
#define DPC_ADDR_CTR_STD_NP_4(n)           (DPC_BASE(n) + 0x0080)
#define DPC_ADDR_STILL_STD_THRES(n)           (DPC_BASE(n) + 0x0084)
#define DPC_ADDR_DBG_0(n)           (DPC_BASE(n) + 0x0088)
#define DPC_ADDR_DBG_1(n)           (DPC_BASE(n) + 0x008c)
#define DPC_ADDR_DBG_2(n)           (DPC_BASE(n) + 0x0090)
#define DPC_ADDR_DBG_3(n)           (DPC_BASE(n) + 0x0094)
#define DPC_ADDR_DBG_4(n)           (DPC_BASE(n) + 0x0098)
#define DPC_ADDR_SHD_CTRL(n)           (DPC_BASE(n) + 0x009c)
#define DPC_ADDR_DNS_STD_THRES(n)           (DPC_BASE(n) + 0x00a0)

//============================================================
// GIB ADDRESS
//============================================================
#define GIB_ADDR_GIB_GAIN_0(n)            (GIB_BASE(n) + 0x0000)
#define GIB_ADDR_GIB_GAIN_1(n)            (GIB_BASE(n) + 0x0004)
#define GIB_ADDR_GIB_OVEXP_THRES(n)            (GIB_BASE(n) + 0x0008)
#define GIB_ADDR_GIB_EN(n)            (GIB_BASE(n) + 0x000c)
#define GIB_ADDR_GIB_DEIRM_R_0(n)            (GIB_BASE(n) + 0x0010)
#define GIB_ADDR_GIB_DEIRM_R_1(n)            (GIB_BASE(n) + 0x0014)
#define GIB_ADDR_GIB_DEIRM_G_0(n)            (GIB_BASE(n) + 0x0018)
#define GIB_ADDR_GIB_DEIRM_G_1(n)            (GIB_BASE(n) + 0x001c)
#define GIB_ADDR_GIB_DEIRM_B_0(n)            (GIB_BASE(n) + 0x0020)
#define GIB_ADDR_GIB_DEIRM_B_1(n)            (GIB_BASE(n) + 0x0024)
#define GIB_ADDR_GIB_DEIRM_C_0(n)            (GIB_BASE(n) + 0x0028)
#define GIB_ADDR_GIB_DEIRM_C_1(n)            (GIB_BASE(n) + 0x002c)
#define GIB_ADDR_GIB_BLC_CH(n)            (GIB_BASE(n) + 0x0030)
#define GIB_ADDR_GIB_BLC_CH_0(n)            (GIB_BASE(n) + 0x0034)
#define GIB_ADDR_GIB_BLC_CH_1(n)            (GIB_BASE(n) + 0x0038)
#define GIB_ADDR_GIB_BLC_CH_2(n)            (GIB_BASE(n) + 0x003c)
#define GIB_ADDR_SHD_CTRL(n)            (GIB_BASE(n) + 0x0040)
#define GIB_ADDR_DEBUG0(n)            (GIB_BASE(n) + 0x0044)
#define GIB_ADDR_DEBUG1(n)            (GIB_BASE(n) + 0x0048)
#define GIB_ADDR_DEBUG2(n)            (GIB_BASE(n) + 0x004c)
#define GIB_ADDR_DEBUG3(n)            (GIB_BASE(n) + 0x0050)
#define GIB_ADDR_DEBUG4(n)            (GIB_BASE(n) + 0x0054)
#define GIB_ADDR_DEBUG5(n)            (GIB_BASE(n) + 0x0058)

//============================================================
// AWBG1 ADDRESS
//============================================================
#define    MAIN_AWBG1_ADDR_SHD_CTRL                                  (AWBG10_BASE + 0x0000)
#define    MAIN_AWBG1_ADDR_R_G_GAIN_L                                (AWBG10_BASE + 0x0004)
#define    MAIN_AWBG1_ADDR_B_IR_GAIN_L                               (AWBG10_BASE + 0x0008)
#define    MAIN_AWBG1_ADDR_R_G_GAIN_S                                (AWBG10_BASE + 0x000c)
#define    MAIN_AWBG1_ADDR_B_IR_GAIN_S                               (AWBG10_BASE + 0x0010)
#define    MAIN_AWBG1_ADDR_DEBUG1                                    (AWBG10_BASE + 0x0014)
#define    MAIN_AWBG1_ADDR_DEBUG2                                    (AWBG10_BASE + 0x0018)

#define    SEC_AWBG1_ADDR_SHD_CTRL                                   (AWBG11_BASE + 0x0000)
#define    SEC_AWBG1_ADDR_R_G_GAIN_L                                 (AWBG11_BASE + 0x0004)
#define    SEC_AWBG1_ADDR_B_IR_GAIN_L                                (AWBG11_BASE + 0x0008)
#define    SEC_AWBG1_ADDR_R_G_GAIN_S                                 (AWBG11_BASE + 0x000c)
#define    SEC_AWBG1_ADDR_B_IR_GAIN_S                                (AWBG11_BASE + 0x0010)
#define    SEC_AWBG1_ADDR_DEBUG1                                     (AWBG11_BASE + 0x0014)
#define    SEC_AWBG1_ADDR_DEBUG2                                     (AWBG11_BASE + 0x0018)

//============================================================
// ADR ADDRESS
//============================================================
#define    MAIN_ADR_ADDR_MODE                                        (ADR0_BASE + 0x0000)
#define    MAIN_ADR_ADDR_EXT_PRIO                                    (ADR0_BASE + 0x0004)

#define    ADR_ADDR_MODULES_EN(n)                                  (ADR_BASE(n) + 0x0008)
#define    ADR_ADDR_ADR_COC_IN_TH(n)                               (ADR_BASE(n) + 0x0010)
#define    ADR_ADDR_ADR_COC_GAM_DIV(n)                             (ADR_BASE(n) + 0x0014)
#define    ADR_ADDR_COC_W_DEFAULT(n)                               (ADR_BASE(n) + 0x0018)
#define    ADR_ADDR_IR_LIMIT(n)                                    (ADR_BASE(n) + 0x001c)
#define    ADR_ADDR_LEAST_BWC_MODE_EN(n)                           (ADR_BASE(n) + 0x0020)
#define    ADR_ADDR_BWC_TH(n)                                      (ADR_BASE(n) + 0x0024)
#define    ADR_ADDR_ADR_COC_W_EN(n)                                (ADR_BASE(n) + 0x0028)
#define    ADR_ADDR_ADR_BLOCK_COORD_M_01_00(n)                     (ADR_BASE(n) + 0x0030)
#define    ADR_ADDR_ADR_BLOCK_COORD_M_03_02(n)                     (ADR_BASE(n) + 0x0034)
#define    ADR_ADDR_ADR_BLOCK_COORD_M_04_04(n)                     (ADR_BASE(n) + 0x0038)
#define    ADR_ADDR_ADR_BLOCK_COORD_N_01_00(n)                     (ADR_BASE(n) + 0x003c)
#define    ADR_ADDR_ADR_BLOCK_COORD_N_03_02(n)                     (ADR_BASE(n) + 0x0040)
#define    ADR_ADDR_ADR_BLOCK_COORD_N_05_04(n)                     (ADR_BASE(n) + 0x0044)
#define    ADR_ADDR_ADR_BLOCK_COORD_N_06_06(n)                     (ADR_BASE(n) + 0x0048)
#define    ADR_ADDR_ADR_WEIGHTLUT20__03_00(n)                      (ADR_BASE(n) + 0x004c)
#define    ADR_ADDR_ADR_WEIGHTLUT20__07_04(n)                      (ADR_BASE(n) + 0x0050)
#define    ADR_ADDR_ADR_WEIGHTLUT20__11_08(n)                      (ADR_BASE(n) + 0x0054)
#define    ADR_ADDR_ADR_WEIGHTLUT20__15_12(n)                      (ADR_BASE(n) + 0x0058)
#define    ADR_ADDR_ADR_WEIGHTLUT20__19_16(n)                      (ADR_BASE(n) + 0x005c)
#define    ADR_ADDR_ADR_WEIGHTLUT20__23_20(n)                      (ADR_BASE(n) + 0x0060)
#define    ADR_ADDR_ADR_WEIGHTLUT20__27_24(n)                      (ADR_BASE(n) + 0x0064)
#define    ADR_ADDR_ADR_WEIGHTLUT20__31_28(n)                      (ADR_BASE(n) + 0x0068)
#define    ADR_ADDR_ADR_WEIGHTLUT02__03_00(n)                      (ADR_BASE(n) + 0x006c)
#define    ADR_ADDR_ADR_WEIGHTLUT02__07_04(n)                      (ADR_BASE(n) + 0x0070)
#define    ADR_ADDR_ADR_WEIGHTLUT02__11_08(n)                      (ADR_BASE(n) + 0x0074)
#define    ADR_ADDR_ADR_WEIGHTLUT02__15_12(n)                      (ADR_BASE(n) + 0x0078)
#define    ADR_ADDR_ADR_WEIGHTLUT02__19_16(n)                      (ADR_BASE(n) + 0x007c)
#define    ADR_ADDR_ADR_WEIGHTLUT02__23_20(n)                      (ADR_BASE(n) + 0x0080)
#define    ADR_ADDR_ADR_WEIGHTLUT02__27_24(n)                      (ADR_BASE(n) + 0x0084)
#define    ADR_ADDR_ADR_WEIGHTLUT02__31_28(n)                      (ADR_BASE(n) + 0x0088)
#define    ADR_ADDR_ADR_WEIGHTLUT12__03_00(n)                      (ADR_BASE(n) + 0x008c)
#define    ADR_ADDR_ADR_WEIGHTLUT12__07_04(n)                      (ADR_BASE(n) + 0x0090)
#define    ADR_ADDR_ADR_WEIGHTLUT12__11_08(n)                      (ADR_BASE(n) + 0x0094)
#define    ADR_ADDR_ADR_WEIGHTLUT12__15_12(n)                      (ADR_BASE(n) + 0x0098)
#define    ADR_ADDR_ADR_WEIGHTLUT12__19_16(n)                      (ADR_BASE(n) + 0x009c)
#define    ADR_ADDR_ADR_WEIGHTLUT12__23_20(n)                      (ADR_BASE(n) + 0x00a0)
#define    ADR_ADDR_ADR_WEIGHTLUT12__27_24(n)                      (ADR_BASE(n) + 0x00a4)
#define    ADR_ADDR_ADR_WEIGHTLUT12__31_28(n)                      (ADR_BASE(n) + 0x00a8)
#define    ADR_ADDR_ADR_WEIGHTLUT22__03_00(n)                      (ADR_BASE(n) + 0x00ac)
#define    ADR_ADDR_ADR_WEIGHTLUT22__07_04(n)                      (ADR_BASE(n) + 0x00b0)
#define    ADR_ADDR_ADR_WEIGHTLUT22__11_08(n)                      (ADR_BASE(n) + 0x00b4)
#define    ADR_ADDR_ADR_WEIGHTLUT22__15_12(n)                      (ADR_BASE(n) + 0x00b8)
#define    ADR_ADDR_ADR_WEIGHTLUT22__19_16(n)                      (ADR_BASE(n) + 0x00bc)
#define    ADR_ADDR_ADR_WEIGHTLUT22__23_20(n)                      (ADR_BASE(n) + 0x00c0)
#define    ADR_ADDR_ADR_WEIGHTLUT22__27_24(n)                      (ADR_BASE(n) + 0x00c4)
#define    ADR_ADDR_ADR_WEIGHTLUT22__31_28(n)                      (ADR_BASE(n) + 0x00c8)
#define    ADR_ADDR_ADR_WEIGHTLUT21__03_00(n)                      (ADR_BASE(n) + 0x00cc)
#define    ADR_ADDR_ADR_WEIGHTLUT21__07_04(n)                      (ADR_BASE(n) + 0x00d0)
#define    ADR_ADDR_ADR_WEIGHTLUT21__11_08(n)                      (ADR_BASE(n) + 0x00d4)
#define    ADR_ADDR_ADR_WEIGHTLUT21__15_12(n)                      (ADR_BASE(n) + 0x00d8)
#define    ADR_ADDR_ADR_WEIGHTLUT21__19_16(n)                      (ADR_BASE(n) + 0x00dc)
#define    ADR_ADDR_ADR_WEIGHTLUT21__23_20(n)                      (ADR_BASE(n) + 0x00e0)
#define    ADR_ADDR_ADR_WEIGHTLUT21__27_24(n)                      (ADR_BASE(n) + 0x00e4)
#define    ADR_ADDR_ADR_WEIGHTLUT21__31_28(n)                      (ADR_BASE(n) + 0x00e8)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__01_00(n)                      (ADR_BASE(n) + 0x00ec)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__03_02(n)                      (ADR_BASE(n) + 0x00f0)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__05_04(n)                      (ADR_BASE(n) + 0x00f4)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__07_06(n)                      (ADR_BASE(n) + 0x00f8)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__09_08(n)                      (ADR_BASE(n) + 0x00fc)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__11_10(n)                      (ADR_BASE(n) + 0x0100)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__13_12(n)                      (ADR_BASE(n) + 0x0104)
#define    ADR_ADDR_CTC_KNEEPOINT_Y__15_14(n)                      (ADR_BASE(n) + 0x0108)
#define    ADR_ADDR_ADR_CTC1_Y__01_00(n)                           (ADR_BASE(n) + 0x010c)
#define    ADR_ADDR_ADR_CTC1_Y__03_02(n)                           (ADR_BASE(n) + 0x0110)
#define    ADR_ADDR_ADR_CTC1_Y__05_04(n)                           (ADR_BASE(n) + 0x0114)
#define    ADR_ADDR_ADR_CTC1_Y__07_06(n)                           (ADR_BASE(n) + 0x0118)
#define    ADR_ADDR_ADR_CTC1_Y__09_08(n)                           (ADR_BASE(n) + 0x011c)
#define    ADR_ADDR_ADR_CTC1_Y__11_10(n)                           (ADR_BASE(n) + 0x0120)
#define    ADR_ADDR_ADR_CTC1_Y__13_12(n)                           (ADR_BASE(n) + 0x0124)
#define    ADR_ADDR_ADR_CTC1_Y__15_14(n)                           (ADR_BASE(n) + 0x0128)
#define    ADR_ADDR_ADR_CTC1_Y__17_16(n)                           (ADR_BASE(n) + 0x012c)
#define    ADR_ADDR_ADR_CTC1_Y__19_18(n)                           (ADR_BASE(n) + 0x0130)
#define    ADR_ADDR_ADR_CTC1_Y__20_20(n)                           (ADR_BASE(n) + 0x0134)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__01_00(n)                      (ADR_BASE(n) + 0x0138)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__03_02(n)                      (ADR_BASE(n) + 0x013c)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__05_04(n)                      (ADR_BASE(n) + 0x0140)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__07_06(n)                      (ADR_BASE(n) + 0x0144)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__09_08(n)                      (ADR_BASE(n) + 0x0148)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__11_10(n)                      (ADR_BASE(n) + 0x014c)
#define    ADR_ADDR_MIN_KNEEPOINT_Y__13_12(n)                      (ADR_BASE(n) + 0x0150)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__01_00(n)                   (ADR_BASE(n) + 0x0154)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__03_02(n)                   (ADR_BASE(n) + 0x0158)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__05_04(n)                   (ADR_BASE(n) + 0x015c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__07_06(n)                   (ADR_BASE(n) + 0x0160)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__09_08(n)                   (ADR_BASE(n) + 0x0164)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__11_10(n)                   (ADR_BASE(n) + 0x0168)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_00__13_12(n)                   (ADR_BASE(n) + 0x016c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__01_00(n)                   (ADR_BASE(n) + 0x0170)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__03_02(n)                   (ADR_BASE(n) + 0x0174)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__05_04(n)                   (ADR_BASE(n) + 0x0178)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__07_06(n)                   (ADR_BASE(n) + 0x017c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__09_08(n)                   (ADR_BASE(n) + 0x0180)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__11_10(n)                   (ADR_BASE(n) + 0x0184)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_01__13_12(n)                   (ADR_BASE(n) + 0x0188)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__01_00(n)                   (ADR_BASE(n) + 0x018c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__03_02(n)                   (ADR_BASE(n) + 0x0190)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__05_04(n)                   (ADR_BASE(n) + 0x0194)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__07_06(n)                   (ADR_BASE(n) + 0x0198)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__09_08(n)                   (ADR_BASE(n) + 0x019c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__11_10(n)                   (ADR_BASE(n) + 0x01a0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_02__13_12(n)                   (ADR_BASE(n) + 0x01a4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__01_00(n)                   (ADR_BASE(n) + 0x01a8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__03_02(n)                   (ADR_BASE(n) + 0x01ac)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__05_04(n)                   (ADR_BASE(n) + 0x01b0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__07_06(n)                   (ADR_BASE(n) + 0x01b4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__09_08(n)                   (ADR_BASE(n) + 0x01b8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__11_10(n)                   (ADR_BASE(n) + 0x01bc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_03__13_12(n)                   (ADR_BASE(n) + 0x01c0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__01_00(n)                   (ADR_BASE(n) + 0x01c4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__03_02(n)                   (ADR_BASE(n) + 0x01c8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__05_04(n)                   (ADR_BASE(n) + 0x01cc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__07_06(n)                   (ADR_BASE(n) + 0x01d0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__09_08(n)                   (ADR_BASE(n) + 0x01d4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__11_10(n)                   (ADR_BASE(n) + 0x01d8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_04__13_12(n)                   (ADR_BASE(n) + 0x01dc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__01_00(n)                   (ADR_BASE(n) + 0x01e0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__03_02(n)                   (ADR_BASE(n) + 0x01e4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__05_04(n)                   (ADR_BASE(n) + 0x01e8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__07_06(n)                   (ADR_BASE(n) + 0x01ec)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__09_08(n)                   (ADR_BASE(n) + 0x01f0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__11_10(n)                   (ADR_BASE(n) + 0x01f4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_05__13_12(n)                   (ADR_BASE(n) + 0x01f8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__01_00(n)                   (ADR_BASE(n) + 0x01fc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__03_02(n)                   (ADR_BASE(n) + 0x0200)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__05_04(n)                   (ADR_BASE(n) + 0x0204)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__07_06(n)                   (ADR_BASE(n) + 0x0208)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__09_08(n)                   (ADR_BASE(n) + 0x020c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__11_10(n)                   (ADR_BASE(n) + 0x0210)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_06__13_12(n)                   (ADR_BASE(n) + 0x0214)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__01_00(n)                   (ADR_BASE(n) + 0x0218)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__03_02(n)                   (ADR_BASE(n) + 0x021c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__05_04(n)                   (ADR_BASE(n) + 0x0220)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__07_06(n)                   (ADR_BASE(n) + 0x0224)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__09_08(n)                   (ADR_BASE(n) + 0x0228)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__11_10(n)                   (ADR_BASE(n) + 0x022c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_07__13_12(n)                   (ADR_BASE(n) + 0x0230)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__01_00(n)                   (ADR_BASE(n) + 0x0234)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__03_02(n)                   (ADR_BASE(n) + 0x0238)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__05_04(n)                   (ADR_BASE(n) + 0x023c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__07_06(n)                   (ADR_BASE(n) + 0x0240)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__09_08(n)                   (ADR_BASE(n) + 0x0244)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__11_10(n)                   (ADR_BASE(n) + 0x0248)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_08__13_12(n)                   (ADR_BASE(n) + 0x024c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__01_00(n)                   (ADR_BASE(n) + 0x0250)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__03_02(n)                   (ADR_BASE(n) + 0x0254)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__05_04(n)                   (ADR_BASE(n) + 0x0258)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__07_06(n)                   (ADR_BASE(n) + 0x025c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__09_08(n)                   (ADR_BASE(n) + 0x0260)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__11_10(n)                   (ADR_BASE(n) + 0x0264)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_09__13_12(n)                   (ADR_BASE(n) + 0x0268)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__01_00(n)                   (ADR_BASE(n) + 0x026c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__03_02(n)                   (ADR_BASE(n) + 0x0270)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__05_04(n)                   (ADR_BASE(n) + 0x0274)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__07_06(n)                   (ADR_BASE(n) + 0x0278)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__09_08(n)                   (ADR_BASE(n) + 0x027c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__11_10(n)                   (ADR_BASE(n) + 0x0280)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_10__13_12(n)                   (ADR_BASE(n) + 0x0284)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__01_00(n)                   (ADR_BASE(n) + 0x0288)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__03_02(n)                   (ADR_BASE(n) + 0x028c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__05_04(n)                   (ADR_BASE(n) + 0x0290)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__07_06(n)                   (ADR_BASE(n) + 0x0294)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__09_08(n)                   (ADR_BASE(n) + 0x0298)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__11_10(n)                   (ADR_BASE(n) + 0x029c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_11__13_12(n)                   (ADR_BASE(n) + 0x02a0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__01_00(n)                   (ADR_BASE(n) + 0x02a4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__03_02(n)                   (ADR_BASE(n) + 0x02a8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__05_04(n)                   (ADR_BASE(n) + 0x02ac)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__07_06(n)                   (ADR_BASE(n) + 0x02b0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__09_08(n)                   (ADR_BASE(n) + 0x02b4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__11_10(n)                   (ADR_BASE(n) + 0x02b8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_12__13_12(n)                   (ADR_BASE(n) + 0x02bc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__01_00(n)                   (ADR_BASE(n) + 0x02c0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__03_02(n)                   (ADR_BASE(n) + 0x02c4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__05_04(n)                   (ADR_BASE(n) + 0x02c8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__07_06(n)                   (ADR_BASE(n) + 0x02cc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__09_08(n)                   (ADR_BASE(n) + 0x02d0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__11_10(n)                   (ADR_BASE(n) + 0x02d4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_13__13_12(n)                   (ADR_BASE(n) + 0x02d8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__01_00(n)                   (ADR_BASE(n) + 0x02dc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__03_02(n)                   (ADR_BASE(n) + 0x02e0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__05_04(n)                   (ADR_BASE(n) + 0x02e4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__07_06(n)                   (ADR_BASE(n) + 0x02e8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__09_08(n)                   (ADR_BASE(n) + 0x02ec)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__11_10(n)                   (ADR_BASE(n) + 0x02f0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_14__13_12(n)                   (ADR_BASE(n) + 0x02f4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__01_00(n)                   (ADR_BASE(n) + 0x02f8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__03_02(n)                   (ADR_BASE(n) + 0x02fc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__05_04(n)                   (ADR_BASE(n) + 0x0300)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__07_06(n)                   (ADR_BASE(n) + 0x0304)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__09_08(n)                   (ADR_BASE(n) + 0x0308)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__11_10(n)                   (ADR_BASE(n) + 0x030c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_15__13_12(n)                   (ADR_BASE(n) + 0x0310)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__01_00(n)                   (ADR_BASE(n) + 0x0314)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__03_02(n)                   (ADR_BASE(n) + 0x0318)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__05_04(n)                   (ADR_BASE(n) + 0x031c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__07_06(n)                   (ADR_BASE(n) + 0x0320)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__09_08(n)                   (ADR_BASE(n) + 0x0324)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__11_10(n)                   (ADR_BASE(n) + 0x0328)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_16__13_12(n)                   (ADR_BASE(n) + 0x032c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__01_00(n)                   (ADR_BASE(n) + 0x0330)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__03_02(n)                   (ADR_BASE(n) + 0x0334)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__05_04(n)                   (ADR_BASE(n) + 0x0338)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__07_06(n)                   (ADR_BASE(n) + 0x033c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__09_08(n)                   (ADR_BASE(n) + 0x0340)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__11_10(n)                   (ADR_BASE(n) + 0x0344)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_17__13_12(n)                   (ADR_BASE(n) + 0x0348)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__01_00(n)                   (ADR_BASE(n) + 0x034c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__03_02(n)                   (ADR_BASE(n) + 0x0350)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__05_04(n)                   (ADR_BASE(n) + 0x0354)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__07_06(n)                   (ADR_BASE(n) + 0x0358)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__09_08(n)                   (ADR_BASE(n) + 0x035c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__11_10(n)                   (ADR_BASE(n) + 0x0360)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_18__13_12(n)                   (ADR_BASE(n) + 0x0364)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__01_00(n)                   (ADR_BASE(n) + 0x0368)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__03_02(n)                   (ADR_BASE(n) + 0x036c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__05_04(n)                   (ADR_BASE(n) + 0x0370)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__07_06(n)                   (ADR_BASE(n) + 0x0374)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__09_08(n)                   (ADR_BASE(n) + 0x0378)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__11_10(n)                   (ADR_BASE(n) + 0x037c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_19__13_12(n)                   (ADR_BASE(n) + 0x0380)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__01_00(n)                   (ADR_BASE(n) + 0x0384)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__03_02(n)                   (ADR_BASE(n) + 0x0388)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__05_04(n)                   (ADR_BASE(n) + 0x038c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__07_06(n)                   (ADR_BASE(n) + 0x0390)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__09_08(n)                   (ADR_BASE(n) + 0x0394)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__11_10(n)                   (ADR_BASE(n) + 0x0398)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_20__13_12(n)                   (ADR_BASE(n) + 0x039c)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__01_00(n)                   (ADR_BASE(n) + 0x03a0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__03_02(n)                   (ADR_BASE(n) + 0x03a4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__05_04(n)                   (ADR_BASE(n) + 0x03a8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__07_06(n)                   (ADR_BASE(n) + 0x03ac)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__09_08(n)                   (ADR_BASE(n) + 0x03b0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__11_10(n)                   (ADR_BASE(n) + 0x03b4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_21__13_12(n)                   (ADR_BASE(n) + 0x03b8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__01_00(n)                   (ADR_BASE(n) + 0x03bc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__03_02(n)                   (ADR_BASE(n) + 0x03c0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__05_04(n)                   (ADR_BASE(n) + 0x03c4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__07_06(n)                   (ADR_BASE(n) + 0x03c8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__09_08(n)                   (ADR_BASE(n) + 0x03cc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__11_10(n)                   (ADR_BASE(n) + 0x03d0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_22__13_12(n)                   (ADR_BASE(n) + 0x03d4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__01_00(n)                   (ADR_BASE(n) + 0x03d8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__03_02(n)                   (ADR_BASE(n) + 0x03dc)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__05_04(n)                   (ADR_BASE(n) + 0x03e0)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__07_06(n)                   (ADR_BASE(n) + 0x03e4)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__09_08(n)                   (ADR_BASE(n) + 0x03e8)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__11_10(n)                   (ADR_BASE(n) + 0x03ec)
#define    ADR_ADDR_MAP_KNEEPOINT_Y_23__13_12(n)                   (ADR_BASE(n) + 0x03f0)
#define    ADR_ADDR_COC_KNEEPOINT_Y1__01_00(n)                     (ADR_BASE(n) + 0x03f4)
#define    ADR_ADDR_COC_KNEEPOINT_Y1__03_02(n)                     (ADR_BASE(n) + 0x03f8)
#define    ADR_ADDR_COC_KNEEPOINT_Y1__05_04(n)                     (ADR_BASE(n) + 0x03fc)
#define    ADR_ADDR_COC_KNEEPOINT_Y1__07_06(n)                     (ADR_BASE(n) + 0x0400)
#define    ADR_ADDR_COC_KNEEPOINT_Y1__09_08(n)                     (ADR_BASE(n) + 0x0404)
#define    ADR_ADDR_COC_KNEEPOINT_Y1__11_10(n)                     (ADR_BASE(n) + 0x0408)
#define    ADR_ADDR_COC_KNEEPOINT_Y2__01_00(n)                     (ADR_BASE(n) + 0x040c)
#define    ADR_ADDR_COC_KNEEPOINT_Y2__03_02(n)                     (ADR_BASE(n) + 0x0410)
#define    ADR_ADDR_COC_KNEEPOINT_Y2__05_04(n)                     (ADR_BASE(n) + 0x0414)
#define    ADR_ADDR_COC_KNEEPOINT_Y2__07_06(n)                     (ADR_BASE(n) + 0x0418)
#define    ADR_ADDR_COC_KNEEPOINT_Y2__09_08(n)                     (ADR_BASE(n) + 0x041c)
#define    ADR_ADDR_COC_KNEEPOINT_Y2__11_10(n)                     (ADR_BASE(n) + 0x0420)
#define    ADR_ADDR_COC_KNEEPOINT_Y3__01_00(n)                     (ADR_BASE(n) + 0x0424)
#define    ADR_ADDR_COC_KNEEPOINT_Y3__03_02(n)                     (ADR_BASE(n) + 0x0428)
#define    ADR_ADDR_COC_KNEEPOINT_Y3__05_04(n)                     (ADR_BASE(n) + 0x042c)
#define    ADR_ADDR_COC_KNEEPOINT_Y3__07_06(n)                     (ADR_BASE(n) + 0x0430)
#define    ADR_ADDR_COC_KNEEPOINT_Y3__09_08(n)                     (ADR_BASE(n) + 0x0434)
#define    ADR_ADDR_COC_KNEEPOINT_Y3__11_10(n)                     (ADR_BASE(n) + 0x0438)
#define    ADR_ADDR_COC_KNEEPOINT_Y4__01_00(n)                     (ADR_BASE(n) + 0x043c)
#define    ADR_ADDR_COC_KNEEPOINT_Y4__03_02(n)                     (ADR_BASE(n) + 0x0440)
#define    ADR_ADDR_COC_KNEEPOINT_Y4__05_04(n)                     (ADR_BASE(n) + 0x0444)
#define    ADR_ADDR_COC_KNEEPOINT_Y4__07_06(n)                     (ADR_BASE(n) + 0x0448)
#define    ADR_ADDR_COC_KNEEPOINT_Y4__09_08(n)                     (ADR_BASE(n) + 0x044c)
#define    ADR_ADDR_COC_KNEEPOINT_Y4__11_10(n)                     (ADR_BASE(n) + 0x0450)
#define    ADR_ADDR_COC_KNEEPOINT_Y5__01_00(n)                     (ADR_BASE(n) + 0x0454)
#define    ADR_ADDR_COC_KNEEPOINT_Y5__03_02(n)                     (ADR_BASE(n) + 0x0458)
#define    ADR_ADDR_COC_KNEEPOINT_Y5__05_04(n)                     (ADR_BASE(n) + 0x045c)
#define    ADR_ADDR_COC_KNEEPOINT_Y5__07_06(n)                     (ADR_BASE(n) + 0x0460)
#define    ADR_ADDR_COC_KNEEPOINT_Y5__09_08(n)                     (ADR_BASE(n) + 0x0464)
#define    ADR_ADDR_COC_KNEEPOINT_Y5__11_10(n)                     (ADR_BASE(n) + 0x0468)
#define    ADR_ADDR_ADR_COC_GAM1_Y__01_00(n)                       (ADR_BASE(n) + 0x046c)
#define    ADR_ADDR_ADR_COC_GAM1_Y__03_02(n)                       (ADR_BASE(n) + 0x0470)
#define    ADR_ADDR_ADR_COC_GAM1_Y__04_04(n)                       (ADR_BASE(n) + 0x0474)
#define    ADR_ADDR_ADR_COC_GAM2_Y__01_00(n)                       (ADR_BASE(n) + 0x0478)
#define    ADR_ADDR_ADR_COC_GAM2_Y__03_02(n)                       (ADR_BASE(n) + 0x047c)
#define    ADR_ADDR_ADR_COC_GAM2_Y__05_04(n)                       (ADR_BASE(n) + 0x0480)
#define    ADR_ADDR_ADR_COC_GAM2_Y__07_06(n)                       (ADR_BASE(n) + 0x0484)
#define    ADR_ADDR_ADR_COC_GAM2_Y__09_08(n)                       (ADR_BASE(n) + 0x0488)
#define    ADR_ADDR_ADR_COC_GAM2_Y__11_10(n)                       (ADR_BASE(n) + 0x048c)
#define    ADR_ADDR_ADR_COC_GAM2_Y__13_12(n)                       (ADR_BASE(n) + 0x0490)
#define    ADR_ADDR_ADR_COC_GAM2_Y__15_14(n)                       (ADR_BASE(n) + 0x0494)
#define    ADR_ADDR_ADR_COC_GAM2_Y__17_16(n)                       (ADR_BASE(n) + 0x0498)
#define    ADR_ADDR_CENTRE_W_DISTANCE__01_00(n)                    (ADR_BASE(n) + 0x049c)
#define    ADR_ADDR_CENTRE_W_DISTANCE__03_02(n)                    (ADR_BASE(n) + 0x04a0)
#define    ADR_ADDR_CENTRE_W_DISTANCE__05_04(n)                    (ADR_BASE(n) + 0x04a4)
#define    ADR_ADDR_CENTRE_W_DISTANCE__07_06(n)                    (ADR_BASE(n) + 0x04a8)
#define    ADR_ADDR_CENTRE_W_DISTANCE__09_08(n)                    (ADR_BASE(n) + 0x04ac)
#define    ADR_ADDR_CENTRE_W_DISTANCE__11_10(n)                    (ADR_BASE(n) + 0x04b0)
#define    ADR_ADDR_CENTRE_W_DISTANCE__13_12(n)                    (ADR_BASE(n) + 0x04b4)
#define    ADR_ADDR_CENTRE_W_DISTANCE__15_14(n)                    (ADR_BASE(n) + 0x04b8)
#define    ADR_ADDR_CENTRE_W_DISTANCE__17_16(n)                    (ADR_BASE(n) + 0x04bc)
#define    ADR_ADDR_CENTRE_W_DISTANCE__19_18(n)                    (ADR_BASE(n) + 0x04c0)
#define    ADR_ADDR_CENTRE_W_DISTANCE__21_20(n)                    (ADR_BASE(n) + 0x04c4)
#define    ADR_ADDR_CENTRE_W_DISTANCE__23_22(n)                    (ADR_BASE(n) + 0x04c8)
#define    ADR_ADDR_CENTRE_W_DISTANCE__25_24(n)                    (ADR_BASE(n) + 0x04cc)
#define    ADR_ADDR_CENTRE_W_DISTANCE__27_26(n)                    (ADR_BASE(n) + 0x04d0)
#define    ADR_ADDR_CENTRE_W_DISTANCE__29_28(n)                    (ADR_BASE(n) + 0x04d4)
#define    ADR_ADDR_CENTRE_W_DISTANCE__30_30(n)                    (ADR_BASE(n) + 0x04d8)
#define    ADR_ADDR_ADR_COC_GAM_01_00(n)                           (ADR_BASE(n) + 0x04dc)
#define    ADR_ADDR_ADR_COC_GAM_03_02(n)                           (ADR_BASE(n) + 0x04e0)
#define    ADR_ADDR_ADR_COC_GAM_04_04(n)                           (ADR_BASE(n) + 0x04e4)
#define    ADR_ADDR_ADR_COC_W_X_01_00(n)                           (ADR_BASE(n) + 0x04e8)
#define    ADR_ADDR_ADR_COC_W_X_03_02(n)                           (ADR_BASE(n) + 0x04ec)
#define    ADR_ADDR_ADR_COC_W_Y_01_00(n)                           (ADR_BASE(n) + 0x04f0)
#define    ADR_ADDR_ADR_COC_W_Y_03_02(n)                           (ADR_BASE(n) + 0x04f4)
#define    ADR_ADDR_ADR_COC_W_POW_01_00(n)                         (ADR_BASE(n) + 0x04f8)
#define    ADR_ADDR_ADR_COC_W_POW_02_02(n)                         (ADR_BASE(n) + 0x04fc)

#define    MAIN_ADR_ADDR_STAT_FRAME_RATE                             (ADR0_BASE + 0x0500)
#define    MAIN_ADR_ADDR_BANK_BUFFER_NUMBER                          (ADR0_BASE + 0x0510)
#define    MAIN_ADR_ADDR_BANK00_ADDR                                 (ADR0_BASE + 0x0514)
#define    MAIN_ADR_ADDR_BANK01_ADDR                                 (ADR0_BASE + 0x0518)
#define    MAIN_ADR_ADDR_BANK02_ADDR                                 (ADR0_BASE + 0x051c)
#define    MAIN_ADR_ADDR_BANK03_ADDR                                 (ADR0_BASE + 0x0520)
#define    MAIN_ADR_ADDR_FRAME_ADDR0                                 (ADR0_BASE + 0x0540)
#define    MAIN_ADR_ADDR_FRAME_ID0                                   (ADR0_BASE + 0x0544)
#define    MAIN_ADR_ADDR_FRAME_ADDR1                                 (ADR0_BASE + 0x0548)
#define    MAIN_ADR_ADDR_FRAME_ID1                                   (ADR0_BASE + 0x054c)
#define    MAIN_ADR_ADDR_DBG_0                                       (ADR0_BASE + 0x0580)
#define    MAIN_ADR_ADDR_DBG_1                                       (ADR0_BASE + 0x0584)
#define    MAIN_ADR_ADDR_DBG_2                                       (ADR0_BASE + 0x0588)
#define    MAIN_ADR_ADDR_DBG_3                                       (ADR0_BASE + 0x058c)
#define    MAIN_ADR_ADDR_DBG_4                                       (ADR0_BASE + 0x0590)
#define    MAIN_ADR_ADDR_DBG_5                                       (ADR0_BASE + 0x0594)
#define    MAIN_ADR_ADDR_DBG_6                                       (ADR0_BASE + 0x0598)
#define    MAIN_ADR_ADDR_DBG_7                                       (ADR0_BASE + 0x059c)
#define    MAIN_ADR_ADDR_DBG_8                                       (ADR0_BASE + 0x05a0)

#define    SEC_ADR_ADDR_MODE                                         (ADR1_BASE + 0x0000)
#define    SEC_ADR_ADDR_EXT_PRIO                                     (ADR1_BASE + 0x0004)

#define    SEC_ADR_ADDR_STAT_FRAME_RATE                              (ADR1_BASE + 0x0500)
#define    SEC_ADR_ADDR_BANK_BUFFER_NUMBER                           (ADR1_BASE + 0x0510)
#define    SEC_ADR_ADDR_BANK00_ADDR                                  (ADR1_BASE + 0x0514)
#define    SEC_ADR_ADDR_BANK01_ADDR                                  (ADR1_BASE + 0x0518)
#define    SEC_ADR_ADDR_BANK02_ADDR                                  (ADR1_BASE + 0x051c)
#define    SEC_ADR_ADDR_BANK03_ADDR                                  (ADR1_BASE + 0x0520)
#define    SEC_ADR_ADDR_FRAME_ADDR0                                  (ADR1_BASE + 0x0540)
#define    SEC_ADR_ADDR_FRAME_ID0                                    (ADR1_BASE + 0x0544)
#define    SEC_ADR_ADDR_FRAME_ADDR1                                  (ADR1_BASE + 0x0548)
#define    SEC_ADR_ADDR_FRAME_ID1                                    (ADR1_BASE + 0x054c)
#define    SEC_ADR_ADDR_DBG_0                                        (ADR1_BASE + 0x0580)
#define    SEC_ADR_ADDR_DBG_1                                        (ADR1_BASE + 0x0584)
#define    SEC_ADR_ADDR_DBG_2                                        (ADR1_BASE + 0x0588)
#define    SEC_ADR_ADDR_DBG_3                                        (ADR1_BASE + 0x058c)
#define    SEC_ADR_ADDR_DBG_4                                        (ADR1_BASE + 0x0590)
#define    SEC_ADR_ADDR_DBG_5                                        (ADR1_BASE + 0x0594)
#define    SEC_ADR_ADDR_DBG_6                                        (ADR1_BASE + 0x0598)
#define    SEC_ADR_ADDR_DBG_7                                        (ADR1_BASE + 0x059c)
#define    SEC_ADR_ADDR_DBG_8                                        (ADR1_BASE + 0x05a0)

//============================================================
// DMSC ADDRESS
//============================================================
#define    DEMOSAIC_ADDR_OUT_OPT(n)             (DEMOSAIC_BASE(n) + 0x0000)
#define    DEMOSAIC_ADDR_G_STD_STREN(n)             (DEMOSAIC_BASE(n) + 0x0004)
#define    DEMOSAIC_ADDR_UU_THRES(n)             (DEMOSAIC_BASE(n) + 0x0008)
#define    DEMOSAIC_ADDR_ALIAS_DIR_DIFF(n)             (DEMOSAIC_BASE(n) + 0x000c)
#define    DEMOSAIC_ADDR_WIN5_HV_EDGE_THRES(n)             (DEMOSAIC_BASE(n) + 0x0010)
#define    DEMOSAIC_ADDR_HV_EDGE_THRES(n)             (DEMOSAIC_BASE(n) + 0x0014)
#define    DEMOSAIC_ADDR_HV_EDGE(n)             (DEMOSAIC_BASE(n) + 0x0020)
#define    DEMOSAIC_ADDR_AA_EDGE_THRES(n)             (DEMOSAIC_BASE(n) + 0x0024)
#define    DEMOSAIC_ADDR_AA_EDGE(n)             (DEMOSAIC_BASE(n) + 0x0028)
#define    DEMOSAIC_ADDR_HVAA_EDGE_THRES(n)             (DEMOSAIC_BASE(n) + 0x002c)
#define    DEMOSAIC_ADDR_HVAA_EDGE(n)             (DEMOSAIC_BASE(n) + 0x0030)
#define    DEMOSAIC_ADDR_ALIAS_STREN(n)             (DEMOSAIC_BASE(n) + 0x0034)
#define    DEMOSAIC_ADDR_ALIAS_THRES(n)             (DEMOSAIC_BASE(n) + 0x0038)
#define    DEMOSAIC_ADDR_NOR_ALIAS_BLUR(n)             (DEMOSAIC_BASE(n) + 0x003c)
#define    DEMOSAIC_ADDR_NOR_UU_WEI_STREN(n)             (DEMOSAIC_BASE(n) + 0x0040)
#define    DEMOSAIC_ADDR_SP_D_V2_SIGMA(n)             (DEMOSAIC_BASE(n) + 0x0044)
#define    DEMOSAIC_ADDR_SP_D_W_SP_STREN(n)             (DEMOSAIC_BASE(n) + 0x0048)
#define    DEMOSAIC_ADDR_SP_D_LL_STREN(n)             (DEMOSAIC_BASE(n) + 0x004c)
#define    DEMOSAIC_ADDR_SP_D_THRES(n)             (DEMOSAIC_BASE(n) + 0x0050)
#define    DEMOSAIC_ADDR_SP_D_W_LIMIT(n)             (DEMOSAIC_BASE(n) + 0x0054)
#define    DEMOSAIC_ADDR_SP_D_B_LIMIT(n)             (DEMOSAIC_BASE(n) + 0x0058)
#define    DEMOSAIC_ADDR_SP_UD_V2_SIGMA(n)             (DEMOSAIC_BASE(n) + 0x005c)
#define    DEMOSAIC_ADDR_SP_UD_W_SP_STREN(n)             (DEMOSAIC_BASE(n) + 0x0060)
#define    DEMOSAIC_ADDR_SP_UD_LL_STREN(n)             (DEMOSAIC_BASE(n) + 0x0064)
#define    DEMOSAIC_ADDR_SP_UD_LL_THRES(n)             (DEMOSAIC_BASE(n) + 0x0068)
#define    DEMOSAIC_ADDR_SP_UD_W_LIMIT(n)             (DEMOSAIC_BASE(n) + 0x006c)
#define    DEMOSAIC_ADDR_SP_UD_B_LIMIT(n)             (DEMOSAIC_BASE(n) + 0x0070)
#define    DEMOSAIC_ADDR_SP_NOR_ALIAS_THRES(n)             (DEMOSAIC_BASE(n) + 0x0074)
#define    DEMOSAIC_ADDR_ALIAS_FUSION_THRES(n)             (DEMOSAIC_BASE(n) + 0x0078)
#define    DEMOSAIC_ADDR_ALIAS_DIR_INTP_SP_STREN(n)             (DEMOSAIC_BASE(n) + 0x007c)
#define    DEMOSAIC_ADDR_FC_ALIAS_STREN(n)             (DEMOSAIC_BASE(n) + 0x0080)
#define    DEMOSAIC_ADDR_FC_ALIAS_THRES(n)             (DEMOSAIC_BASE(n) + 0x0084)
#define    DEMOSAIC_ADDR_FC_NOR_SAT_THRES(n)             (DEMOSAIC_BASE(n) + 0x0088)
#define    DEMOSAIC_ADDR_FC_TEXT_THRES(n)             (DEMOSAIC_BASE(n) + 0x008c)
#define    DEMOSAIC_ADDR_FC_NOR_EDGE_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x0090)
#define    DEMOSAIC_ADDR_FC_THRES_H_1(n)             (DEMOSAIC_BASE(n) + 0x009c)
#define    DEMOSAIC_ADDR_SP_D_V2_WIN5_THRES(n)             (DEMOSAIC_BASE(n) + 0x00a4)
#define    DEMOSAIC_ADDR_SP_D_OE_EN(n)             (DEMOSAIC_BASE(n) + 0x00ac)
#define    DEMOSAIC_ADDR_SP_UD_V1_SEL_OPT(n)             (DEMOSAIC_BASE(n) + 0x00b0)
#define    DEMOSAIC_ADDR_SP_UD_V2_SEL_OPT(n)             (DEMOSAIC_BASE(n) + 0x00b4)
#define    DEMOSAIC_ADDR_SP_UD_STD_THRES(n)             (DEMOSAIC_BASE(n) + 0x00b8)
#define    DEMOSAIC_ADDR_SP_UD_OE_EN(n)             (DEMOSAIC_BASE(n) + 0x00c4)
#define    DEMOSAIC_ADDR_UU_NP_REG0(n)             (DEMOSAIC_BASE(n) + 0x00c8)
#define    DEMOSAIC_ADDR_UU_NP_REG1(n)             (DEMOSAIC_BASE(n) + 0x00cc)
#define    DEMOSAIC_ADDR_UU_NP_REG2(n)             (DEMOSAIC_BASE(n) + 0x00d0)
#define    DEMOSAIC_ADDR_UU_NP_REG3(n)             (DEMOSAIC_BASE(n) + 0x00d4)
#define    DEMOSAIC_ADDR_UU_NP_REG4(n)             (DEMOSAIC_BASE(n) + 0x00d8)
#define    DEMOSAIC_ADDR_UU_NP_REG5(n)             (DEMOSAIC_BASE(n) + 0x00dc)
#define    DEMOSAIC_ADDR_UU_NP_REG6(n)             (DEMOSAIC_BASE(n) + 0x00e0)
#define    DEMOSAIC_ADDR_UU_NP_REG7(n)             (DEMOSAIC_BASE(n) + 0x00e4)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG0(n)             (DEMOSAIC_BASE(n) + 0x00f4)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG1(n)             (DEMOSAIC_BASE(n) + 0x00f8)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG2(n)             (DEMOSAIC_BASE(n) + 0x00fc)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG3(n)             (DEMOSAIC_BASE(n) + 0x0100)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG4(n)             (DEMOSAIC_BASE(n) + 0x0104)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG5(n)             (DEMOSAIC_BASE(n) + 0x0108)
#define    DEMOSAIC_ADDR_SP_D_W_WEI_NP_REG6(n)             (DEMOSAIC_BASE(n) + 0x010c)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG0(n)             (DEMOSAIC_BASE(n) + 0x011c)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG1(n)             (DEMOSAIC_BASE(n) + 0x0120)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG2(n)             (DEMOSAIC_BASE(n) + 0x0124)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG3(n)             (DEMOSAIC_BASE(n) + 0x0128)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG4(n)             (DEMOSAIC_BASE(n) + 0x012c)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG5(n)             (DEMOSAIC_BASE(n) + 0x0130)
#define    DEMOSAIC_ADDR_SP_UD_W_WEI_NP_REG6(n)             (DEMOSAIC_BASE(n) + 0x0134)
#define    DEMOSAIC_ADDR_DEIR_EN(n)             (DEMOSAIC_BASE(n) + 0x0144)
#define    DEMOSAIC_ADDR_DEIR_RGB_OE(n)             (DEMOSAIC_BASE(n) + 0x0148)
#define    DEMOSAIC_ADDR_DEIR_IR_OE(n)             (DEMOSAIC_BASE(n) + 0x014c)
#define    DEMOSAIC_ADDR_R_DEIR_NP_REG0(n)             (DEMOSAIC_BASE(n) + 0x0150)
#define    DEMOSAIC_ADDR_R_DEIR_NP_REG1(n)             (DEMOSAIC_BASE(n) + 0x0154)
#define    DEMOSAIC_ADDR_R_DEIR_NP_REG2(n)             (DEMOSAIC_BASE(n) + 0x0158)
#define    DEMOSAIC_ADDR_R_DEIR_NP_REG3(n)             (DEMOSAIC_BASE(n) + 0x015c)
#define    DEMOSAIC_ADDR_G_DEIR_NP_REG0(n)             (DEMOSAIC_BASE(n) + 0x0160)
#define    DEMOSAIC_ADDR_G_DEIR_NP_REG1(n)             (DEMOSAIC_BASE(n) + 0x0164)
#define    DEMOSAIC_ADDR_G_DEIR_NP_REG2(n)             (DEMOSAIC_BASE(n) + 0x0168)
#define    DEMOSAIC_ADDR_G_DEIR_NP_REG3(n)             (DEMOSAIC_BASE(n) + 0x016c)
#define    DEMOSAIC_ADDR_B_DEIR_NP_REG0(n)             (DEMOSAIC_BASE(n) + 0x0170)
#define    DEMOSAIC_ADDR_B_DEIR_NP_REG1(n)             (DEMOSAIC_BASE(n) + 0x0174)
#define    DEMOSAIC_ADDR_B_DEIR_NP_REG2(n)             (DEMOSAIC_BASE(n) + 0x0178)
#define    DEMOSAIC_ADDR_B_DEIR_NP_REG3(n)             (DEMOSAIC_BASE(n) + 0x017c)
#define    DEMOSAIC_ADDR_FC_LUM_THRES(n)             (DEMOSAIC_BASE(n) + 0x0180)
#define    DEMOSAIC_ADDR_AWB_GAIN(n)             (DEMOSAIC_BASE(n) + 0x0184)
#define    DEMOSAIC_ADDR_DEIR_FUSION_THRES(n)             (DEMOSAIC_BASE(n) + 0x0188)
#define    DEMOSAIC_ADDR_DEBUG_0(n)             (DEMOSAIC_BASE(n) + 0x018c)
#define    DEMOSAIC_ADDR_DEBUG_1(n)             (DEMOSAIC_BASE(n) + 0x0190)
#define    DEMOSAIC_ADDR_DEBUG_2(n)             (DEMOSAIC_BASE(n) + 0x0194)
#define    DEMOSAIC_ADDR_DEBUG_3(n)             (DEMOSAIC_BASE(n) + 0x0198)
#define    DEMOSAIC_ADDR_SHD_CTRL(n)             (DEMOSAIC_BASE(n) + 0x019c)
#define    DEMOSAIC_ADDR_FC_H_SAT_THRES(n)             (DEMOSAIC_BASE(n) + 0x01a8)
#define    DEMOSAIC_ADDR_SP_FLAT_THRES(n)             (DEMOSAIC_BASE(n) + 0x01ac)
#define    DEMOSAIC_ADDR_SP_FLAT_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x01b0)
#define    DEMOSAIC_ADDR_SP_FLAT_STREN(n)             (DEMOSAIC_BASE(n) + 0x01b4)
#define    DEMOSAIC_ADDR_SP_D_DIR_THRES(n)             (DEMOSAIC_BASE(n) + 0x01b8)
#define    DEMOSAIC_ADDR_H_SP_P1_VALUE(n)             (DEMOSAIC_BASE(n) + 0x01bc)
#define    DEMOSAIC_ADDR_H_SP_P1_THRES(n)             (DEMOSAIC_BASE(n) + 0x01c0)
#define    DEMOSAIC_ADDR_H_SP_P1_S_LOW_HIGH(n)             (DEMOSAIC_BASE(n) + 0x01c4)
#define    DEMOSAIC_ADDR_H_SP_P2_VALUE(n)             (DEMOSAIC_BASE(n) + 0x01c8)
#define    DEMOSAIC_ADDR_H_SP_P2_THRES(n)             (DEMOSAIC_BASE(n) + 0x01cc)
#define    DEMOSAIC_ADDR_H_SP_P2_S_LOW_HIGH(n)             (DEMOSAIC_BASE(n) + 0x01d0)
#define    DEMOSAIC_ADDR_H_SP_P3_VALUE(n)             (DEMOSAIC_BASE(n) + 0x01d4)
#define    DEMOSAIC_ADDR_H_SP_P3_THRES(n)             (DEMOSAIC_BASE(n) + 0x01d8)
#define    DEMOSAIC_ADDR_H_SP_P3_S_LOW_HIGH(n)             (DEMOSAIC_BASE(n) + 0x01dc)
#define    DEMOSAIC_ADDR_H_SP_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x01e0)
#define    DEMOSAIC_ADDR_S_S0_SEL(n)             (DEMOSAIC_BASE(n) + 0x01e4)
#define    DEMOSAIC_ADDR_S_UU_THRES(n)             (DEMOSAIC_BASE(n) + 0x01e8)
#define    DEMOSAIC_ADDR_S_UU_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x01ec)
#define    DEMOSAIC_ADDR_S_V2_COEF1234(n)             (DEMOSAIC_BASE(n) + 0x01f0)
#define    DEMOSAIC_ADDR_S_V2_COEF5(n)             (DEMOSAIC_BASE(n) + 0x01f4)
#define    DEMOSAIC_ADDR_S_V1_COEF012(n)             (DEMOSAIC_BASE(n) + 0x01f8)
#define    DEMOSAIC_ADDR_S_WEI_SEG_OPT(n)             (DEMOSAIC_BASE(n) + 0x01fc)
#define    DEMOSAIC_ADDR_S_WEI_SEG_OPT_1(n)             (DEMOSAIC_BASE(n) + 0x0200)
#define    DEMOSAIC_ADDR_S_B_SP_STREN(n)             (DEMOSAIC_BASE(n) + 0x0204)
#define    DEMOSAIC_ADDR_S_G_STD(n)             (DEMOSAIC_BASE(n) + 0x0208)
#define    DEMOSAIC_ADDR_S_LL_THRES(n)             (DEMOSAIC_BASE(n) + 0x020c)
#define    DEMOSAIC_ADDR_S_HL_THRES(n)             (DEMOSAIC_BASE(n) + 0x0210)
#define    DEMOSAIC_ADDR_S_FLAT_THRES(n)             (DEMOSAIC_BASE(n) + 0x0214)
#define    DEMOSAIC_ADDR_S_OE_EN(n)             (DEMOSAIC_BASE(n) + 0x0218)
#define    DEMOSAIC_ADDR_S_SHRINK_EN(n)             (DEMOSAIC_BASE(n) + 0x021c)
#define    DEMOSAIC_ADDR_FC_NOR_SAT(n)             (DEMOSAIC_BASE(n) + 0x0220)
#define    DEMOSAIC_ADDR_FC_NOR_SAT_1(n)             (DEMOSAIC_BASE(n) + 0x0224)
#define    DEMOSAIC_ADDR_FC_NOR_H_THRES(n)             (DEMOSAIC_BASE(n) + 0x0228)
#define    DEMOSAIC_ADDR_FC_TEXT_SAT_THRES(n)             (DEMOSAIC_BASE(n) + 0x022c)
#define    DEMOSAIC_ADDR_FC_TEXT_LUM_THRES(n)             (DEMOSAIC_BASE(n) + 0x0230)
#define    DEMOSAIC_ADDR_FC_TEXT_S_STD_THRES(n)             (DEMOSAIC_BASE(n) + 0x0234)
#define    DEMOSAIC_ADDR_FC_TEXT_H_THRES(n)             (DEMOSAIC_BASE(n) + 0x0238)
#define    DEMOSAIC_ADDR_FC_NOR_H_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x023c)
#define    DEMOSAIC_ADDR_S_FLAT_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x0240)
#define    DEMOSAIC_ADDR_FC_OE_SAT_THRES(n)             (DEMOSAIC_BASE(n) + 0x0244)
#define    DEMOSAIC_ADDR_FC_OE_H_THRES(n)             (DEMOSAIC_BASE(n) + 0x0248)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY(n)             (DEMOSAIC_BASE(n) + 0x024c)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_1(n)             (DEMOSAIC_BASE(n) + 0x0250)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_2(n)             (DEMOSAIC_BASE(n) + 0x0254)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_3(n)             (DEMOSAIC_BASE(n) + 0x0258)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_4(n)             (DEMOSAIC_BASE(n) + 0x025c)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_5(n)             (DEMOSAIC_BASE(n) + 0x0260)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_6(n)             (DEMOSAIC_BASE(n) + 0x0264)
#define    DEMOSAIC_ADDR_SP_S_WEI_NP_ARRAY_7(n)             (DEMOSAIC_BASE(n) + 0x0268)
#define    DEMOSAIC_ADDR_S_LAP_3_MUL_FACTOR(n)             (DEMOSAIC_BASE(n) + 0x026c)
#define    DEMOSAIC_ADDR_S_LAP_3_STD_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x0270)
#define    DEMOSAIC_ADDR_G_LAP_3_MUL_FACTOR(n)             (DEMOSAIC_BASE(n) + 0x0274)
#define    DEMOSAIC_ADDR_G_LAP_3_STD_SLOPE(n)             (DEMOSAIC_BASE(n) + 0x0278)

//============================================================
// CCM ADDRESS
//============================================================
#define MAIN_CCM_ADDR_SHD_CTRL                                 (CCM0_BASE + 0x0000)
#define MAIN_CCM_ADDR_CCM_RRRG                                 (CCM0_BASE + 0x0004)
#define MAIN_CCM_ADDR_CCM_RBGR                                 (CCM0_BASE + 0x0008)
#define MAIN_CCM_ADDR_CCM_GGGB                                 (CCM0_BASE + 0x000c)
#define MAIN_CCM_ADDR_CCM_BRBG                                 (CCM0_BASE + 0x0010)
#define MAIN_CCM_ADDR_CCM_BB                                   (CCM0_BASE + 0x0014)
#define MAIN_CCM_ADDR_CCM_DP_CFG                               (CCM0_BASE + 0x0018)
#define MAIN_CCM_ADDR_CCM_DP_SLOPE                             (CCM0_BASE + 0x001c)
#define MAIN_CCM_ADDR_CCM_SAT_THRES                            (CCM0_BASE + 0x0020)
#define MAIN_CCM_ADDR_DEBUG0                                   (CCM0_BASE + 0x0024)
#define MAIN_CCM_ADDR_DEBUG1                                   (CCM0_BASE + 0x0028)

#define SEC_CCM_ADDR_SHD_CTRL                                 (CCM1_BASE + 0x0000)
#define SEC_CCM_ADDR_CCM_RRRG                                 (CCM1_BASE + 0x0004)
#define SEC_CCM_ADDR_CCM_RBGR                                 (CCM1_BASE + 0x0008)
#define SEC_CCM_ADDR_CCM_GGGB                                 (CCM1_BASE + 0x000c)
#define SEC_CCM_ADDR_CCM_BRBG                                 (CCM1_BASE + 0x0010)
#define SEC_CCM_ADDR_CCM_BB                                   (CCM1_BASE + 0x0014)
#define SEC_CCM_ADDR_CCM_DP_CFG                               (CCM1_BASE + 0x0018)
#define SEC_CCM_ADDR_CCM_DP_SLOPE                             (CCM1_BASE + 0x001c)
#define SEC_CCM_ADDR_CCM_SAT_THRES                            (CCM1_BASE + 0x0020)
#define SEC_CCM_ADDR_DEBUG0                                   (CCM1_BASE + 0x0024)
#define SEC_CCM_ADDR_DEBUG1

//============================================================
// DEFOG ADDRESS
//============================================================
#define    DEFOG_ADDR_VERSION(n)                  (DEFOG_BASE(n) + 0x0000)
#define    DEFOG_ADDR_CTRL(n)                  (DEFOG_BASE(n) + 0x0004)
#define    DEFOG_ADDR_BLOCKSIZE_BS(n)                  (DEFOG_BASE(n) + 0x0008)
#define    DEFOG_ADDR_BLOCKSIZE_SY(n)                  (DEFOG_BASE(n) + 0x000c)
#define    DEFOG_ADDR_PARA(n)                  (DEFOG_BASE(n) + 0x0010)
#define    DEFOG_ADDR_EXT_PRIO(n)                  (DEFOG_BASE(n) + 0x0014)
#define    DEFOG_ADDR_W_3X3_TABLE__01_00(n)                  (DEFOG_BASE(n) + 0x0020)
#define    DEFOG_ADDR_W_3X3_TABLE__03_02(n)                  (DEFOG_BASE(n) + 0x0024)
#define    DEFOG_ADDR_W_3X3_TABLE__05_04(n)                  (DEFOG_BASE(n) + 0x0028)
#define    DEFOG_ADDR_W_3X3_TABLE__07_06(n)                  (DEFOG_BASE(n) + 0x002c)
#define    DEFOG_ADDR_W_3X3_TABLE__09_08(n)                  (DEFOG_BASE(n) + 0x0030)
#define    DEFOG_ADDR_W_3X3_TABLE__11_10(n)                  (DEFOG_BASE(n) + 0x0034)
#define    DEFOG_ADDR_W_3X3_TABLE__13_12(n)                  (DEFOG_BASE(n) + 0x0038)
#define    DEFOG_ADDR_W_3X3_TABLE__15_14(n)                  (DEFOG_BASE(n) + 0x003c)
#define    DEFOG_ADDR_W_3X3_TABLE__17_16(n)                  (DEFOG_BASE(n) + 0x0040)
#define    DEFOG_ADDR_W_3X3_TABLE__19_18(n)                  (DEFOG_BASE(n) + 0x0044)
#define    DEFOG_ADDR_W_3X3_TABLE__21_20(n)                  (DEFOG_BASE(n) + 0x0048)
#define    DEFOG_ADDR_W_3X3_TABLE__23_22(n)                  (DEFOG_BASE(n) + 0x004c)
#define    DEFOG_ADDR_W_5X5_TABLE__01_00(n)                  (DEFOG_BASE(n) + 0x0050)
#define    DEFOG_ADDR_W_5X5_TABLE__03_02(n)                  (DEFOG_BASE(n) + 0x0054)
#define    DEFOG_ADDR_W_5X5_TABLE__05_04(n)                  (DEFOG_BASE(n) + 0x0058)
#define    DEFOG_ADDR_W_5X5_TABLE__07_06(n)                  (DEFOG_BASE(n) + 0x005c)
#define    DEFOG_ADDR_W_5X5_TABLE__09_08(n)                  (DEFOG_BASE(n) + 0x0060)
#define    DEFOG_ADDR_W_5X5_TABLE__11_10(n)                  (DEFOG_BASE(n) + 0x0064)
#define    DEFOG_ADDR_W_5X5_TABLE__13_12(n)                  (DEFOG_BASE(n) + 0x0068)
#define    DEFOG_ADDR_W_5X5_TABLE__15_14(n)                  (DEFOG_BASE(n) + 0x006c)
#define    DEFOG_ADDR_W_5X5_TABLE__17_16(n)                  (DEFOG_BASE(n) + 0x0070)
#define    DEFOG_ADDR_W_5X5_TABLE__19_18(n)                  (DEFOG_BASE(n) + 0x0074)
#define    DEFOG_ADDR_W_5X5_TABLE__21_20(n)                  (DEFOG_BASE(n) + 0x0078)
#define    DEFOG_ADDR_W_5X5_TABLE__23_22(n)                  (DEFOG_BASE(n) + 0x007c)
#define    DEFOG_ADDR_W_5X5_TABLE__25_24(n)                  (DEFOG_BASE(n) + 0x0080)
#define    DEFOG_ADDR_W_5X5_TABLE__27_26(n)                  (DEFOG_BASE(n) + 0x0084)
#define    DEFOG_ADDR_W_5X5_TABLE__29_28(n)                  (DEFOG_BASE(n) + 0x0088)
#define    DEFOG_ADDR_W_5X5_TABLE__30_30(n)                  (DEFOG_BASE(n) + 0x008c)
#define    DEFOG_ADDR_WEIGHT_A__03_00(n)                  (DEFOG_BASE(n) + 0x0090)
#define    DEFOG_ADDR_WEIGHT_A__07_04(n)                  (DEFOG_BASE(n) + 0x0094)
#define    DEFOG_ADDR_WEIGHT_A__11_08(n)                  (DEFOG_BASE(n) + 0x0098)
#define    DEFOG_ADDR_WEIGHT_A__15_12(n)                  (DEFOG_BASE(n) + 0x009c)
#define    DEFOG_ADDR_WEIGHT_A__19_16(n)                  (DEFOG_BASE(n) + 0x00a0)
#define    DEFOG_ADDR_WEIGHT_A__23_20(n)                  (DEFOG_BASE(n) + 0x00a4)
#define    DEFOG_ADDR_WEIGHT_A__27_24(n)                  (DEFOG_BASE(n) + 0x00a8)
#define    DEFOG_ADDR_WEIGHT_A__31_28(n)                  (DEFOG_BASE(n) + 0x00ac)
#define    DEFOG_ADDR_WEIGHT_B1__03_00(n)                  (DEFOG_BASE(n) + 0x00b0)
#define    DEFOG_ADDR_WEIGHT_B1__07_04(n)                  (DEFOG_BASE(n) + 0x00b4)
#define    DEFOG_ADDR_WEIGHT_B1__11_08(n)                  (DEFOG_BASE(n) + 0x00b8)
#define    DEFOG_ADDR_WEIGHT_B1__15_12(n)                  (DEFOG_BASE(n) + 0x00bc)
#define    DEFOG_ADDR_WEIGHT_B1__19_16(n)                  (DEFOG_BASE(n) + 0x00c0)
#define    DEFOG_ADDR_WEIGHT_B1__23_20(n)                  (DEFOG_BASE(n) + 0x00c4)
#define    DEFOG_ADDR_WEIGHT_B1__27_24(n)                  (DEFOG_BASE(n) + 0x00c8)
#define    DEFOG_ADDR_WEIGHT_B1__31_28(n)                  (DEFOG_BASE(n) + 0x00cc)
#define    DEFOG_ADDR_WEIGHT_B2__03_00(n)                  (DEFOG_BASE(n) + 0x00d0)
#define    DEFOG_ADDR_WEIGHT_B2__07_04(n)                  (DEFOG_BASE(n) + 0x00d4)
#define    DEFOG_ADDR_WEIGHT_B2__11_08(n)                  (DEFOG_BASE(n) + 0x00d8)
#define    DEFOG_ADDR_WEIGHT_B2__15_12(n)                  (DEFOG_BASE(n) + 0x00dc)
#define    DEFOG_ADDR_WEIGHT_B2__19_16(n)                  (DEFOG_BASE(n) + 0x00e0)
#define    DEFOG_ADDR_WEIGHT_B2__23_20(n)                  (DEFOG_BASE(n) + 0x00e4)
#define    DEFOG_ADDR_WEIGHT_B2__27_24(n)                  (DEFOG_BASE(n) + 0x00e8)
#define    DEFOG_ADDR_WEIGHT_B2__31_28(n)                  (DEFOG_BASE(n) + 0x00ec)
#define    DEFOG_ADDR_WEIGHT_C1__03_00(n)                  (DEFOG_BASE(n) + 0x00f0)
#define    DEFOG_ADDR_WEIGHT_C1__07_04(n)                  (DEFOG_BASE(n) + 0x00f4)
#define    DEFOG_ADDR_WEIGHT_C1__11_08(n)                  (DEFOG_BASE(n) + 0x00f8)
#define    DEFOG_ADDR_WEIGHT_C1__15_12(n)                  (DEFOG_BASE(n) + 0x00fc)
#define    DEFOG_ADDR_WEIGHT_C1__19_16(n)                  (DEFOG_BASE(n) + 0x0100)
#define    DEFOG_ADDR_WEIGHT_C1__23_20(n)                  (DEFOG_BASE(n) + 0x0104)
#define    DEFOG_ADDR_WEIGHT_C1__27_24(n)                  (DEFOG_BASE(n) + 0x0108)
#define    DEFOG_ADDR_WEIGHT_C1__31_28(n)                  (DEFOG_BASE(n) + 0x010c)
#define    DEFOG_ADDR_WEIGHT_C2__03_00(n)                  (DEFOG_BASE(n) + 0x0110)
#define    DEFOG_ADDR_WEIGHT_C2__07_04(n)                  (DEFOG_BASE(n) + 0x0114)
#define    DEFOG_ADDR_WEIGHT_C2__11_08(n)                  (DEFOG_BASE(n) + 0x0118)
#define    DEFOG_ADDR_WEIGHT_C2__15_12(n)                  (DEFOG_BASE(n) + 0x011c)
#define    DEFOG_ADDR_WEIGHT_C2__19_16(n)                  (DEFOG_BASE(n) + 0x0120)
#define    DEFOG_ADDR_WEIGHT_C2__23_20(n)                  (DEFOG_BASE(n) + 0x0124)
#define    DEFOG_ADDR_WEIGHT_C2__27_24(n)                  (DEFOG_BASE(n) + 0x0128)
#define    DEFOG_ADDR_WEIGHT_C2__31_28(n)                  (DEFOG_BASE(n) + 0x012c)
#define    DEFOG_ADDR_LC_SAT__03_00(n)                  (DEFOG_BASE(n) + 0x0130)
#define    DEFOG_ADDR_LC_SAT__07_04(n)                  (DEFOG_BASE(n) + 0x0134)
#define    DEFOG_ADDR_LC_SAT__11_08(n)                  (DEFOG_BASE(n) + 0x0138)
#define    DEFOG_ADDR_LC_SAT__15_12(n)                  (DEFOG_BASE(n) + 0x013c)
#define    DEFOG_ADDR_LC_SAT__19_16(n)                  (DEFOG_BASE(n) + 0x0140)
#define    DEFOG_ADDR_LC_SAT__23_20(n)                  (DEFOG_BASE(n) + 0x0144)
#define    DEFOG_ADDR_LC_SAT__27_24(n)                  (DEFOG_BASE(n) + 0x0148)
#define    DEFOG_ADDR_LC_SAT__31_28(n)                  (DEFOG_BASE(n) + 0x014c)
#define    DEFOG_ADDR_LC_VAL__03_00(n)                  (DEFOG_BASE(n) + 0x0150)
#define    DEFOG_ADDR_LC_VAL__07_04(n)                  (DEFOG_BASE(n) + 0x0154)
#define    DEFOG_ADDR_LC_VAL__11_08(n)                  (DEFOG_BASE(n) + 0x0158)
#define    DEFOG_ADDR_LC_VAL__15_12(n)                  (DEFOG_BASE(n) + 0x015c)
#define    DEFOG_ADDR_LC_VAL__19_16(n)                  (DEFOG_BASE(n) + 0x0160)
#define    DEFOG_ADDR_LC_VAL__23_20(n)                  (DEFOG_BASE(n) + 0x0164)
#define    DEFOG_ADDR_LC_VAL__27_24(n)                  (DEFOG_BASE(n) + 0x0168)
#define    DEFOG_ADDR_LC_VAL__31_28(n)                  (DEFOG_BASE(n) + 0x016c)
#define    DEFOG_ADDR_K_ADJUST__01_00(n)                  (DEFOG_BASE(n) + 0x0170)
#define    DEFOG_ADDR_K_ADJUST__03_02(n)                  (DEFOG_BASE(n) + 0x0174)
#define    DEFOG_ADDR_K_ADJUST__05_04(n)                  (DEFOG_BASE(n) + 0x0178)
#define    DEFOG_ADDR_K_ADJUST__07_06(n)                  (DEFOG_BASE(n) + 0x017c)
#define    DEFOG_ADDR_K_ADJUST__09_08(n)                  (DEFOG_BASE(n) + 0x0180)
#define    DEFOG_ADDR_K_ADJUST__11_10(n)                  (DEFOG_BASE(n) + 0x0184)
#define    DEFOG_ADDR_K_ADJUST__13_12(n)                  (DEFOG_BASE(n) + 0x0188)
#define    DEFOG_ADDR_K_ADJUST__15_14(n)                  (DEFOG_BASE(n) + 0x018c)
#define    DEFOG_ADDR_K_ADJUST__16_16(n)                  (DEFOG_BASE(n) + 0x0190)
#define    DEFOG_ADDR_SSJ_DIFF_THR__03_00(n)                  (DEFOG_BASE(n) + 0x0194)
#define    DEFOG_ADDR_SSJ_DIFF_THR__07_04(n)                  (DEFOG_BASE(n) + 0x0198)
#define    DEFOG_ADDR_SSJ_DIFF_THR__11_08(n)                  (DEFOG_BASE(n) + 0x019c)
#define    DEFOG_ADDR_SSJ_DIFF_THR__15_12(n)                  (DEFOG_BASE(n) + 0x01a0)
#define    DEFOG_ADDR_SSJ_DIFF_THR__19_16(n)                  (DEFOG_BASE(n) + 0x01a4)
#define    DEFOG_ADDR_SSJ_DIFF_THR__23_20(n)                  (DEFOG_BASE(n) + 0x01a8)
#define    DEFOG_ADDR_SSJ_DIFF_THR__27_24(n)                  (DEFOG_BASE(n) + 0x01ac)
#define    DEFOG_ADDR_SSJ_DIFF_THR__31_28(n)                  (DEFOG_BASE(n) + 0x01b0)
#define    DEFOG_ADDR_ADJUST_RED__03_00(n)                  (DEFOG_BASE(n) + 0x01b4)
#define    DEFOG_ADDR_ADJUST_RED__07_04(n)                  (DEFOG_BASE(n) + 0x01b8)
#define    DEFOG_ADDR_ADJUST_RED__11_08(n)                  (DEFOG_BASE(n) + 0x01bc)
#define    DEFOG_ADDR_ADJUST_RED__15_12(n)                  (DEFOG_BASE(n) + 0x01c0)
#define    DEFOG_ADDR_ADJUST_RED__16_16(n)                  (DEFOG_BASE(n) + 0x01c4)
#define    DEFOG_ADDR_ADJUST_GREEN__03_00(n)                  (DEFOG_BASE(n) + 0x01c8)
#define    DEFOG_ADDR_ADJUST_GREEN__07_04(n)                  (DEFOG_BASE(n) + 0x01cc)
#define    DEFOG_ADDR_ADJUST_GREEN__11_08(n)                  (DEFOG_BASE(n) + 0x01d0)
#define    DEFOG_ADDR_ADJUST_GREEN__15_12(n)                  (DEFOG_BASE(n) + 0x01d4)
#define    DEFOG_ADDR_ADJUST_GREEN__16_16(n)                  (DEFOG_BASE(n) + 0x01d8)
#define    DEFOG_ADDR_ADJUST_BLUE__03_00(n)                  (DEFOG_BASE(n) + 0x01dc)
#define    DEFOG_ADDR_ADJUST_BLUE__07_04(n)                  (DEFOG_BASE(n) + 0x01e0)
#define    DEFOG_ADDR_ADJUST_BLUE__11_08(n)                  (DEFOG_BASE(n) + 0x01e4)
#define    DEFOG_ADDR_ADJUST_BLUE__15_12(n)                  (DEFOG_BASE(n) + 0x01e8)
#define    DEFOG_ADDR_ADJUST_BLUE__16_16(n)                  (DEFOG_BASE(n) + 0x01ec)
#define    DEFOG_ADDR_ADJUST_YELLOW__03_00(n)                  (DEFOG_BASE(n) + 0x01f0)
#define    DEFOG_ADDR_ADJUST_YELLOW__07_04(n)                  (DEFOG_BASE(n) + 0x01f4)
#define    DEFOG_ADDR_ADJUST_YELLOW__11_08(n)                  (DEFOG_BASE(n) + 0x01f8)
#define    DEFOG_ADDR_ADJUST_YELLOW__15_12(n)                  (DEFOG_BASE(n) + 0x01fc)
#define    DEFOG_ADDR_ADJUST_YELLOW__16_16(n)                  (DEFOG_BASE(n) + 0x0200)
#define    DEFOG_ADDR_ADJUST_PURPLE__03_00(n)                  (DEFOG_BASE(n) + 0x0204)
#define    DEFOG_ADDR_ADJUST_PURPLE__07_04(n)                  (DEFOG_BASE(n) + 0x0208)
#define    DEFOG_ADDR_ADJUST_PURPLE__11_08(n)                  (DEFOG_BASE(n) + 0x020c)
#define    DEFOG_ADDR_ADJUST_PURPLE__15_12(n)                  (DEFOG_BASE(n) + 0x0210)
#define    DEFOG_ADDR_ADJUST_PURPLE__16_16(n)                  (DEFOG_BASE(n) + 0x0214)
#define    DEFOG_ADDR_ADJUST_CYAN__03_00(n)                  (DEFOG_BASE(n) + 0x0218)
#define    DEFOG_ADDR_ADJUST_CYAN__07_04(n)                  (DEFOG_BASE(n) + 0x021c)
#define    DEFOG_ADDR_ADJUST_CYAN__11_08(n)                  (DEFOG_BASE(n) + 0x0220)
#define    DEFOG_ADDR_ADJUST_CYAN__15_12(n)                  (DEFOG_BASE(n) + 0x0224)
#define    DEFOG_ADDR_ADJUST_CYAN__16_16(n)                  (DEFOG_BASE(n) + 0x0228)
#define    DEFOG_ADDR_DEFOG_DB__03_00(n)                  (DEFOG_BASE(n) + 0x022c)
#define    DEFOG_ADDR_DEFOG_DB__07_04(n)                  (DEFOG_BASE(n) + 0x0230)
#define    DEFOG_ADDR_DEFOG_DB__11_08(n)                  (DEFOG_BASE(n) + 0x0234)
#define    DEFOG_ADDR_DEFOG_DB__15_12(n)                  (DEFOG_BASE(n) + 0x0238)
#define    DEFOG_ADDR_DEFOG_DB__19_16(n)                  (DEFOG_BASE(n) + 0x023c)
#define    DEFOG_ADDR_DEFOG_DB__23_20(n)                  (DEFOG_BASE(n) + 0x0240)
#define    DEFOG_ADDR_DEFOG_DB__27_24(n)                  (DEFOG_BASE(n) + 0x0244)
#define    DEFOG_ADDR_DEFOG_DB__31_28(n)                  (DEFOG_BASE(n) + 0x0248)
#define    DEFOG_ADDR_FRAME_RATE(n)                  (DEFOG_BASE(n) + 0x0280)
#define    DEFOG_ADDR_STAT(n)                  (DEFOG_BASE(n) + 0x0284)
#define    DEFOG_ADDR_BANK_BUFF_NUM(n)                  (DEFOG_BASE(n) + 0x028c)
#define    DEFOG_ADDR_BANK_ADDR0_00_00(n)                  (DEFOG_BASE(n) + 0x0290)
#define    DEFOG_ADDR_BANK_ADDR0_01_01(n)                  (DEFOG_BASE(n) + 0x0294)
#define    DEFOG_ADDR_BANK_ADDR0_02_02(n)                  (DEFOG_BASE(n) + 0x0298)
#define    DEFOG_ADDR_BANK_ADDR0_03_03(n)                  (DEFOG_BASE(n) + 0x029c)
#define    DEFOG_ADDR_DEBUG_REG_FLAG(n)                  (DEFOG_BASE(n) + 0x02a0)
#define    DEFOG_ADDR_LUT_RD_SEL(n)                  (DEFOG_BASE(n) + 0x02a8)
#define    DEFOG_ADDR_LUT_SHD_EN(n)                  (DEFOG_BASE(n) + 0x02ac)
#define    DEFOG_ADDR_FRAME_ID0(n)                  (DEFOG_BASE(n) + 0x02b0)
#define    DEFOG_ADDR_FRAME_ADDR(n)                   (DEFOG_BASE(0) + 0x02b4 + 8 * n)
#define    DEFOG_ADDR_FRAME_ID1(n)                  (DEFOG_BASE(n) + 0x02b8)
#define    DEFOG_ADDR_DEBUG_SIGNAL_0(n)                  (DEFOG_BASE(n) + 0x0300)
#define    DEFOG_ADDR_DEBUG_SIGNAL_1(n)                  (DEFOG_BASE(n) + 0x0304)
#define    DEFOG_ADDR_DEBUG_SIGNAL_2(n)                  (DEFOG_BASE(n) + 0x0308)
#define    DEFOG_ADDR_DEBUG_SIGNAL_3(n)                  (DEFOG_BASE(n) + 0x030c)
#define    DEFOG_ADDR_DEBUG_SIGNAL_4(n)                  (DEFOG_BASE(n) + 0x0310)
#define    DEFOG_ADDR_DEBUG_SIGNAL_5(n)                  (DEFOG_BASE(n) + 0x0314)
#define    DEFOG_ADDR_DEBUG_SIGNAL_6(n)                  (DEFOG_BASE(n) + 0x0318)
#define    DEFOG_ADDR_DEBUG_SIGNAL_7(n)                  (DEFOG_BASE(n) + 0x031c)

//============================================================
// CSC ADDRESS
//============================================================
#define    CSC_ADDR_CTRL(n)       (CSC_BASE(n) + 0x0000)
#define    CSC_ADDR_SUB(n)       (CSC_BASE(n) + 0x0004)
#define    CSC_ADDR_PAR_0(n)       (CSC_BASE(n) + 0x0010)
#define    CSC_ADDR_PAR_1(n)       (CSC_BASE(n) + 0x0014)
#define    CSC_ADDR_PAR_2(n)       (CSC_BASE(n) + 0x0018)
#define    CSC_ADDR_OFF_SET(n)       (CSC_BASE(n) + 0x0020)
#define    CSC_ADDR_CLIP(n)       (CSC_BASE(n) + 0x0030)
#define    CSC_ADDR_MODE(n)       (CSC_BASE(n) + 0x0034)
#define    CSC_ADDR_DBG_0(n)       (CSC_BASE(n) + 0x0040)
#define    CSC_ADDR_DBG_1(n)       (CSC_BASE(n) + 0x0044)
#define    CSC_ADDR_DBG_2(n)       (CSC_BASE(n) + 0x0048)
#define    CSC_ADDR_DBG_3(n)       (CSC_BASE(n) + 0x004c)

//============================================================
// LCE ADDRESS
//============================================================
#define    MAIN_LCE_ADDR_ZONE_INFO1                                  (LCE0_BASE + 0x0000)
#define    MAIN_LCE_ADDR_ZONE_INFO2                                  (LCE0_BASE + 0x0004)
#define    MAIN_LCE_ADDR_AREA_SIZE1                                  (LCE0_BASE + 0x0008)
#define    MAIN_LCE_ADDR_AREA_SIZE2                                  (LCE0_BASE + 0x000c)
#define    MAIN_LCE_ADDR_RAM_INFO1                                   (LCE0_BASE + 0x0010)
#define    MAIN_LCE_ADDR_RAM_INFO2                                   (LCE0_BASE + 0x0014)
#define    MAIN_LCE_ADDR_DEBUG_0                                     (LCE0_BASE + 0x0018)
#define    MAIN_LCE_ADDR_DEBUG_1                                     (LCE0_BASE + 0x001c)
#define    MAIN_LCE_ADDR_DEBUG_2                                     (LCE0_BASE + 0x0020)
#define    MAIN_LCE_ADDR_DEBUG_3                                     (LCE0_BASE + 0x0024)
#define    MAIN_LCE_ADDR_DEBUG_4                                     (LCE0_BASE + 0x0028)
#define    MAIN_LCE_ADDR_DEBUG_5                                     (LCE0_BASE + 0x002c)
#define    MAIN_LCE_ADDR_DEBUG_6                                     (LCE0_BASE + 0x0030)
#define    MAIN_LCE_ADDR_DEBUG_7                                     (LCE0_BASE + 0x0034)
#define    MAIN_LCE_ADDR_DEBUG_8                                     (LCE0_BASE + 0x0038)
#define    MAIN_LCE_ADDR_DEBUG_9                                     (LCE0_BASE + 0x003c)
#define    MAIN_LCE_ADDR_DEBUG_10                                    (LCE0_BASE + 0x0040)
#define    MAIN_LCE_ADDR_DEBUG_11                                    (LCE0_BASE + 0x0044)
#define    MAIN_LCE_ADDR_DEBUG_12                                    (LCE0_BASE + 0x0048)
#define    MAIN_LCE_ADDR_DEBUG_13                                    (LCE0_BASE + 0x004c)
#define    MAIN_LCE_ADDR_PARSTORE_CLR                                (LCE0_BASE + 0x0080)
#define    MAIN_LCE_ADDR_PARSTORE_DONE                               (LCE0_BASE + 0x0084)
#define    MAIN_LCE_ADDR_PARSTORE_RBSEL                              (LCE0_BASE + 0x0088)

#define    SEC_LCE_ADDR_ZONE_INFO1                                   (LCE1_BASE + 0x0000)
#define    SEC_LCE_ADDR_ZONE_INFO2                                   (LCE1_BASE + 0x0004)
#define    SEC_LCE_ADDR_AREA_SIZE1                                   (LCE1_BASE + 0x0008)
#define    SEC_LCE_ADDR_AREA_SIZE2                                   (LCE1_BASE + 0x000c)
#define    SEC_LCE_ADDR_RAM_INFO1                                    (LCE1_BASE + 0x0010)
#define    SEC_LCE_ADDR_RAM_INFO2                                    (LCE1_BASE + 0x0014)
#define    SEC_LCE_ADDR_DEBUG_0                                      (LCE1_BASE + 0x0018)
#define    SEC_LCE_ADDR_DEBUG_1                                      (LCE1_BASE + 0x001c)
#define    SEC_LCE_ADDR_DEBUG_2                                      (LCE1_BASE + 0x0020)
#define    SEC_LCE_ADDR_DEBUG_3                                      (LCE1_BASE + 0x0024)
#define    SEC_LCE_ADDR_DEBUG_4                                      (LCE1_BASE + 0x0028)
#define    SEC_LCE_ADDR_DEBUG_5                                      (LCE1_BASE + 0x002c)
#define    SEC_LCE_ADDR_DEBUG_6                                      (LCE1_BASE + 0x0030)
#define    SEC_LCE_ADDR_DEBUG_7                                      (LCE1_BASE + 0x0034)
#define    SEC_LCE_ADDR_DEBUG_8                                      (LCE1_BASE + 0x0038)
#define    SEC_LCE_ADDR_DEBUG_9                                      (LCE1_BASE + 0x003c)
#define    SEC_LCE_ADDR_DEBUG_10                                     (LCE1_BASE + 0x0040)
#define    SEC_LCE_ADDR_DEBUG_11                                     (LCE1_BASE + 0x0044)
#define    SEC_LCE_ADDR_DEBUG_12                                     (LCE1_BASE + 0x0048)
#define    SEC_LCE_ADDR_DEBUG_13                                     (LCE1_BASE + 0x004c)
#define    SEC_LCE_ADDR_PARSTORE_CLR                                 (LCE1_BASE + 0x0080)
#define    SEC_LCE_ADDR_PARSTORE_DONE                                (LCE1_BASE + 0x0084)
#define    SEC_LCE_ADDR_PARSTORE_RBSEL                               (LCE1_BASE + 0x0088)

//============================================================
// MDNS ADDRESS
//============================================================
#define    MDNS_ADDR_VERSION(n)                                     (MDNS_BASE(n) + 0x0000)
#define    MDNS_ADDR_SHD_CTRL(n)                                    (MDNS_BASE(n) + 0x0004)
#define    MDNS_ADDR_START(n)                                       (MDNS_BASE(n) + 0x0008)
#define    MDNS_ADDR_OUTSEL(n)                                      (MDNS_BASE(n) + 0x000c)
#define    MDNS_ADDR_MD_EN(n)                                       (MDNS_BASE(n) + 0x0020)
#define    MDNS_ADDR_FUNC_EN(n)                                     (MDNS_BASE(n) + 0x0024)
#define    MDNS_ADDR_YREF_ADDR(n)                                   (MDNS_BASE(n) + 0x0040)
#define    MDNS_ADDR_YREF_STRIDE(n)                                 (MDNS_BASE(n) + 0x0044)
#define    MDNS_ADDR_CREF_ADDR(n)                                   (MDNS_BASE(n) + 0x0048)
#define    MDNS_ADDR_CREF_STRIDE(n)                                 (MDNS_BASE(n) + 0x004c)
#define    MDNS_ADDR_BSN_ADDR(n)                                    (MDNS_BASE(n) + 0x0050)
#define    MDNS_ADDR_BSN_STRIDE(n)                                  (MDNS_BASE(n) + 0x0054)
#define    MDNS_ADDR_ASS_ADDR(n)                                    (MDNS_BASE(n) + 0x0058)
#define    MDNS_ADDR_ASS_STRIDE(n)                                  (MDNS_BASE(n) + 0x005c)
#define    MDNS_ADDR_LYN_ADDR(n)                                    (MDNS_BASE(n) + 0x0060)
#define    MDNS_ADDR_LYN_STRIDE(n)                                  (MDNS_BASE(n) + 0x0064)
#define    MDNS_ADDR_YTTPHASE(n)                                    (MDNS_BASE(n) + 0x0068)
#define    MDNS_ADDR_CTTPHASE(n)                                    (MDNS_BASE(n) + 0x006c)
#define    MDNS_ADDR_YRESENDPOINT(n)                                (MDNS_BASE(n) + 0x0070)
#define    MDNS_ADDR_CRESENDPOINT(n)                                (MDNS_BASE(n) + 0x0074)
#define    MDNS_ADDR_BSNBLKSIZE(n)                (MDNS_BASE(n) + 0x0100)
#define    MDNS_ADDR_BSNPOS(n)                (MDNS_BASE(n) + 0x0104)
#define    MDNS_ADDR_BSNIMGSIZE(n)                (MDNS_BASE(n) + 0x0108)
#define    MDNS_ADDR_BSNNUM(n)                (MDNS_BASE(n) + 0x010c)
#define    MDNS_ADDR_BSNLINPAR(n)                (MDNS_BASE(n) + 0x0110)
#define    MDNS_ADDR_BSNTHRES(n)                (MDNS_BASE(n) + 0x0114)
#define    MDNS_ADDR_PBV0THRES(n)                (MDNS_BASE(n) + 0x0118)
#define    MDNS_ADDR_PBV1THRES(n)                (MDNS_BASE(n) + 0x011c)
#define    MDNS_ADDR_CNRADJPAR0(n)                (MDNS_BASE(n) + 0x0120)
#define    MDNS_ADDR_LUMAADJPAR0(n)                (MDNS_BASE(n) + 0x0124)
#define    MDNS_ADDR_LUMAADJPAR1(n)                (MDNS_BASE(n) + 0x0128)
#define    MDNS_ADDR_LUMAADJPAR2(n)                (MDNS_BASE(n) + 0x012c)
#define    MDNS_ADDR_EDGEADJPAR0(n)                (MDNS_BASE(n) + 0x0130)
#define    MDNS_ADDR_EDGEADJPAR1(n)                (MDNS_BASE(n) + 0x0134)
#define    MDNS_ADDR_EDGEADJPAR2(n)                (MDNS_BASE(n) + 0x0138)
#define    MDNS_ADDR_SADTHRES(n)                (MDNS_BASE(n) + 0x013c)
#define    MDNS_ADDR_LIMREFWEI(n)                (MDNS_BASE(n) + 0x0150)
#define    MDNS_ADDR_BSNREFWEIPAR0(n)                (MDNS_BASE(n) + 0x0154)
#define    MDNS_ADDR_BSNREFWEIPAR1(n)                (MDNS_BASE(n) + 0x0158)
#define    MDNS_ADDR_PBV0REFWEIPAR0(n)                (MDNS_BASE(n) + 0x015c)
#define    MDNS_ADDR_PBV0REFWEIPAR1(n)                (MDNS_BASE(n) + 0x0160)
#define    MDNS_ADDR_PBV1REFWEIPAR0(n)                (MDNS_BASE(n) + 0x0164)
#define    MDNS_ADDR_PBV1REFWEIPAR1(n)                (MDNS_BASE(n) + 0x0168)
#define    MDNS_ADDR_PSNREFWEI(n)                (MDNS_BASE(n) + 0x016c)
#define    MDNS_ADDR_PBVFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x0170)
#define    MDNS_ADDR_PBVFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0174)
#define    MDNS_ADDR_PBVFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x0178)
#define    MDNS_ADDR_BSNFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x017c)
#define    MDNS_ADDR_BSNFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0180)
#define    MDNS_ADDR_BSNFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x0184)
#define    MDNS_ADDR_LUMAFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x0188)
#define    MDNS_ADDR_LUMAFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x018c)
#define    MDNS_ADDR_LUMAFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x0190)
#define    MDNS_ADDR_PSNFUSWEI(n)                (MDNS_BASE(n) + 0x0194)
#define    MDNS_ADDR_CNRFUSWEI(n)                (MDNS_BASE(n) + 0x0198)
#define    MDNS_ADDR_BGMWEIMINPAR0(n)                (MDNS_BASE(n) + 0x01b0)
#define    MDNS_ADDR_BGMWEIMINPAR1(n)                (MDNS_BASE(n) + 0x01b4)
#define    MDNS_ADDR_BGMWEIMINPAR2(n)                (MDNS_BASE(n) + 0x01b8)
#define    MDNS_ADDR_STILLSTAGEPAR0(n)                (MDNS_BASE(n) + 0x01bc)
#define    MDNS_ADDR_STILLSTAGEPAR1(n)                (MDNS_BASE(n) + 0x01c0)
#define    MDNS_ADDR_EDGEVALPAR0(n)                (MDNS_BASE(n) + 0x01c4)
#define    MDNS_ADDR_EDGEVALPAR1(n)                (MDNS_BASE(n) + 0x01c8)
#define    MDNS_ADDR_EDGEVALPAR2(n)                (MDNS_BASE(n) + 0x01cc)
#define    MDNS_ADDR_EDGEVALPAR3(n)                (MDNS_BASE(n) + 0x01d0)
#define    MDNS_ADDR_EDGEVALPAR4(n)                (MDNS_BASE(n) + 0x01d4)
#define    MDNS_ADDR_CBMFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x01d8)
#define    MDNS_ADDR_CBMFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x01dc)
#define    MDNS_ADDR_CBMFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x01e0)
#define    MDNS_ADDR_RBMFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x01e4)
#define    MDNS_ADDR_RBMFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x01e8)
#define    MDNS_ADDR_RBMFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x01ec)
#define    MDNS_ADDR_SPATHRES(n)                (MDNS_BASE(n) + 0x01f0)
#define    MDNS_ADDR_BGMFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x01f4)
#define    MDNS_ADDR_BGMFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x01f8)
#define    MDNS_ADDR_CURSPAFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x01fc)
#define    MDNS_ADDR_CURSPAFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0200)
#define    MDNS_ADDR_REFSPAFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x0204)
#define    MDNS_ADDR_REFSPAFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0208)
#define    MDNS_ADDR_REFRECALWEI(n)                (MDNS_BASE(n) + 0x020c)
#define    MDNS_ADDR_IIRPAR0(n)                (MDNS_BASE(n) + 0x0210)
#define    MDNS_ADDR_IIRPAR1(n)                (MDNS_BASE(n) + 0x0214)
#define    MDNS_ADDR_IIRPAR2(n)                (MDNS_BASE(n) + 0x0218)
#define    MDNS_ADDR_CSADTHRES(n)                (MDNS_BASE(n) + 0x0230)
#define    MDNS_ADDR_CLIMREFWEI(n)                (MDNS_BASE(n) + 0x0234)
#define    MDNS_ADDR_LYNWEIMINPAR0(n)                (MDNS_BASE(n) + 0x0238)
#define    MDNS_ADDR_LYNWEIMINPAR1(n)                (MDNS_BASE(n) + 0x023c)
#define    MDNS_ADDR_LYNWEIMINPAR2(n)                (MDNS_BASE(n) + 0x0240)
#define    MDNS_ADDR_LYNFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x0244)
#define    MDNS_ADDR_LYNFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0248)
#define    MDNS_ADDR_CCBMFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x024c)
#define    MDNS_ADDR_CCBMFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0250)
#define    MDNS_ADDR_CCBMFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x0254)
#define    MDNS_ADDR_CRBMFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x0258)
#define    MDNS_ADDR_CRBMFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x025c)
#define    MDNS_ADDR_CRBMFUSWEIPAR2(n)                (MDNS_BASE(n) + 0x0260)
#define    MDNS_ADDR_CCURSPAFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x0264)
#define    MDNS_ADDR_CCURSPAFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0268)
#define    MDNS_ADDR_CREFSPAFUSWEIPAR0(n)                (MDNS_BASE(n) + 0x026c)
#define    MDNS_ADDR_CREFSPAFUSWEIPAR1(n)                (MDNS_BASE(n) + 0x0270)
#define    MDNS_ADDR_CREFRECALWEI(n)                (MDNS_BASE(n) + 0x0274)
#define    MDNS_ADDR_CIIRPAR0(n)                (MDNS_BASE(n) + 0x0278)
#define    MDNS_ADDR_CIIRPAR1(n)                (MDNS_BASE(n) + 0x027c)
#define    MDNS_ADDR_CIIRPAR2(n)                (MDNS_BASE(n) + 0x0280)
#define    MDNS_ADDR_DEPURPLEPAR0(n)                (MDNS_BASE(n) + 0x02a0)
#define    MDNS_ADDR_DEPURPLEPAR1(n)                (MDNS_BASE(n) + 0x02a4)
#define    MDNS_ADDR_DEPURPLEPAR2(n)                (MDNS_BASE(n) + 0x02a8)
#define    MDNS_ADDR_DEPURPLEPAR3(n)                (MDNS_BASE(n) + 0x02ac)
#define    MDNS_ADDR_DBGSIG0(n)                (MDNS_BASE(n) + 0x0300)
#define    MDNS_ADDR_DBGSIG1(n)                (MDNS_BASE(n) + 0x0304)
#define    MDNS_ADDR_DBGSIG2(n)                (MDNS_BASE(n) + 0x0308)
#define    MDNS_ADDR_DBGSIG3(n)                (MDNS_BASE(n) + 0x030c)
#define    MDNS_ADDR_DBGSIG4(n)                (MDNS_BASE(n) + 0x0310)
#define    MDNS_ADDR_DBGSIG5(n)                (MDNS_BASE(n) + 0x0314)
#define    MDNS_ADDR_DBGSIG6(n)                (MDNS_BASE(n) + 0x0318)
#define    MDNS_ADDR_DBGSIG7(n)                (MDNS_BASE(n) + 0x031c)
#define    MDNS_ADDR_DBGSIG8(n)                (MDNS_BASE(n) + 0x0320)
#define    MDNS_ADDR_DBGSIG9(n)                (MDNS_BASE(n) + 0x0324)
#define    MDNS_ADDR_DBGSIG10(n)                (MDNS_BASE(n) + 0x0328)
#define    MDNS_ADDR_DBGSIG11(n)                (MDNS_BASE(n) + 0x032c)
#define    MDNS_ADDR_DBGSIG12(n)                (MDNS_BASE(n) + 0x0330)
#define    MDNS_ADDR_DBGSIG13(n)                (MDNS_BASE(n) + 0x0334)
#define    MDNS_ADDR_DBGSIG14(n)                (MDNS_BASE(n) + 0x0338)
#define    MDNS_ADDR_DBGSIG15(n)                (MDNS_BASE(n) + 0x033c)
#define    MDNS_ADDR_DBGSIG16(n)                (MDNS_BASE(n) + 0x0340)
#define    MDNS_ADDR_DBGSIG17(n)                (MDNS_BASE(n) + 0x0344)
#define    MDNS_ADDR_DBGSIG18(n)                (MDNS_BASE(n) + 0x0348)
#define    MDNS_ADDR_DBGSIG19(n)                (MDNS_BASE(n) + 0x034c)
#define    MDNS_ADDR_DBGSIG20(n)                (MDNS_BASE(n) + 0x0350)
#define    MDNS_ADDR_DBGSIG21(n)                (MDNS_BASE(n) + 0x0354)
#define    MDNS_ADDR_DBGSIG22(n)                (MDNS_BASE(n) + 0x0358)
#define    MDNS_ADDR_DBGSIG23(n)                (MDNS_BASE(n) + 0x035c)
#define    MDNS_ADDR_DBGSIG24(n)                (MDNS_BASE(n) + 0x0360)
#define    MDNS_ADDR_DBGSIG25(n)                (MDNS_BASE(n) + 0x0364)
#define    MDNS_ADDR_DBGSIG26(n)                (MDNS_BASE(n) + 0x0368)
#define    MDNS_ADDR_DBGSIG27(n)                (MDNS_BASE(n) + 0x036c)
#define    MDNS_ADDR_DBGSIG28(n)                (MDNS_BASE(n) + 0x0370)
#define    MDNS_ADDR_DBGSIG29(n)                (MDNS_BASE(n) + 0x0374)
#define    MDNS_ADDR_DBGSIG30(n)                (MDNS_BASE(n) + 0x0378)
#define    MDNS_ADDR_DBGSIG31(n)                (MDNS_BASE(n) + 0x037c)
#define    MDNS_ADDR_DBGSIG32(n)                (MDNS_BASE(n) + 0x0380)
#define    MDNS_ADDR_DBGSIG33(n)                (MDNS_BASE(n) + 0x0384)
#define    MDNS_ADDR_DBGSIG34(n)                (MDNS_BASE(n) + 0x0388)
#define    MDNS_ADDR_DBGSIG35(n)                (MDNS_BASE(n) + 0x038c)
#define    MDNS_ADDR_DBGSIG36(n)                (MDNS_BASE(n) + 0x0390)
#define    MDNS_ADDR_DBGSIG37(n)                (MDNS_BASE(n) + 0x0394)
#define    MDNS_ADDR_DBGSIG38(n)                (MDNS_BASE(n) + 0x0398)
#define    MDNS_ADDR_DBGSIG39(n)                (MDNS_BASE(n) + 0x039c)
#define    MDNS_ADDR_DBGSIG40(n)                (MDNS_BASE(n) + 0x03a0)
#define    MDNS_ADDR_DBGSIG41(n)                (MDNS_BASE(n) + 0x03a4)
#define    MDNS_ADDR_DBGSIG42(n)                (MDNS_BASE(n) + 0x03a8)
#define    MDNS_ADDR_DBGSIG43(n)                (MDNS_BASE(n) + 0x03ac)
#define    MDNS_ADDR_DBGSIG44(n)                (MDNS_BASE(n) + 0x03b0)
#define    MDNS_ADDR_DBGSIG45(n)                (MDNS_BASE(n) + 0x03b4)
#define    MDNS_ADDR_DBGSIG46(n)                (MDNS_BASE(n) + 0x03b8)
#define    MDNS_ADDR_DBGSIG47(n)                (MDNS_BASE(n) + 0x03bc)
#define    MDNS_ADDR_DBGSIG48(n)                (MDNS_BASE(n) + 0x03c0)
#define    MDNS_ADDR_DBGSIG49(n)                (MDNS_BASE(n) + 0x03c4)
#define    MDNS_ADDR_DBGSIG50(n)                (MDNS_BASE(n) + 0x03c8)
#define    MDNS_ADDR_DBGSIG51(n)                (MDNS_BASE(n) + 0x03cc)
#define    MDNS_ADDR_DBGSIG52(n)                (MDNS_BASE(n) + 0x03d0)
#define    MDNS_ADDR_DBGSIG53(n)                (MDNS_BASE(n) + 0x03d4)
#define    MDNS_ADDR_DBGSIG54(n)                (MDNS_BASE(n) + 0x03d8)
#define    MDNS_ADDR_DBGSIG55(n)                (MDNS_BASE(n) + 0x03dc)
#define    MDNS_ADDR_DBGSIG56(n)                (MDNS_BASE(n) + 0x03e0)
#define    MDNS_ADDR_DBGSIG57(n)                (MDNS_BASE(n) + 0x03e4)
#define    MDNS_ADDR_DBGSIG58(n)                (MDNS_BASE(n) + 0x03e8)
#define    MDNS_ADDR_DBGSIG59(n)                (MDNS_BASE(n) + 0x03ec)
#define    MDNS_ADDR_DBGSIG60(n)                (MDNS_BASE(n) + 0x03f0)
#define    MDNS_ADDR_DBGSIG61(n)                (MDNS_BASE(n) + 0x03f4)
#define    MDNS_ADDR_DBGSIG62(n)                (MDNS_BASE(n) + 0x03f8)
#define    MDNS_ADDR_DBGSIG63(n)                (MDNS_BASE(n) + 0x03fc)
#define    MDNS_ADDR_DBGSIG64(n)                (MDNS_BASE(n) + 0x0400)
#define    MDNS_ADDR_DBGSIG65(n)                (MDNS_BASE(n) + 0x0404)
#define    MDNS_ADDR_DBGSIG66(n)                (MDNS_BASE(n) + 0x0408)
#define    MDNS_ADDR_DBGSIG67(n)                (MDNS_BASE(n) + 0x040c)

//============================================================
// YDNS ADDRESS
//============================================================
#define    YDNS_ADDR_VERSION(n)                            (YDNS_BASE(n) + 0x0000)
#define    YDNS_ADDR_SHD_CTRL(n)                            (YDNS_BASE(n) + 0x0004)
#define    YDNS_ADDR_OUTSEL(n)                            (YDNS_BASE(n) + 0x0008)
#define    YDNS_ADDR_MD_EN(n)                            (YDNS_BASE(n) + 0x0010)
#define    YDNS_ADDR_YEDGEPAR(n)                            (YDNS_BASE(n) + 0x0020)
#define    YDNS_ADDR_YFUSWEIPAR0(n)                            (YDNS_BASE(n) + 0x0024)
#define    YDNS_ADDR_YFUSWEIPAR1(n)                            (YDNS_BASE(n) + 0x0028)
#define    YDNS_ADDR_CIIRPAR(n)                            (YDNS_BASE(n) + 0x0040)
#define    YDNS_ADDR_CFUSWEIPAR0(n)                            (YDNS_BASE(n) + 0x0044)
#define    YDNS_ADDR_CFUSWEIPAR1(n)                            (YDNS_BASE(n) + 0x0048)
#define    YDNS_ADDR_DBGSIG0(n)                            (YDNS_BASE(n) + 0x0060)
#define    YDNS_ADDR_DBGSIG1(n)                            (YDNS_BASE(n) + 0x0064)
#define    YDNS_ADDR_DBGSIG2(n)                            (YDNS_BASE(n) + 0x0068)
#define    YDNS_ADDR_DBGSIG3(n)                            (YDNS_BASE(n) + 0x006c)
#define    YDNS_ADDR_DBGSIG4(n)                            (YDNS_BASE(n) + 0x0070)
#define    YDNS_ADDR_DBGSIG5(n)                            (YDNS_BASE(n) + 0x0074)
#define    YDNS_ADDR_DBGSIG6(n)                            (YDNS_BASE(n) + 0x0078)
#define    YDNS_ADDR_DBGSIG7(n)                            (YDNS_BASE(n) + 0x007c)
#define    YDNS_ADDR_DBGSIG8(n)                            (YDNS_BASE(n) + 0x0080)

//============================================================
// CDNS ADDRESS
//============================================================
#define    CDNS_ADDR_VERSION(n)                            (CDNS_BASE(n) + 0x0000)
#define    CDNS_ADDR_SHD_CTRL(n)                            (CDNS_BASE(n) + 0x0004)
#define    CDNS_ADDR_OUTSEL(n)                            (CDNS_BASE(n) + 0x0008)
#define    CDNS_ADDR_STDDIVOPT(n)                            (CDNS_BASE(n) + 0x0010)
#define    CDNS_ADDR_SPEC0PAR(n)                            (CDNS_BASE(n) + 0x0020)
#define    CDNS_ADDR_SPEC1PAR(n)                            (CDNS_BASE(n) + 0x0024)
#define    CDNS_ADDR_SPEC2PAR(n)                            (CDNS_BASE(n) + 0x0028)
#define    CDNS_ADDR_SPEC3PAR(n)                            (CDNS_BASE(n) + 0x002c)
#define    CDNS_ADDR_SPEC4PAR(n)                            (CDNS_BASE(n) + 0x0030)
#define    CDNS_ADDR_SPEC5PAR(n)                            (CDNS_BASE(n) + 0x0034)
#define    CDNS_ADDR_SPEC6PAR(n)                            (CDNS_BASE(n) + 0x0038)
#define    CDNS_ADDR_SPEC7PAR(n)                            (CDNS_BASE(n) + 0x003c)
#define    CDNS_ADDR_IIRWEIGHT(n)                            (CDNS_BASE(n) + 0x0040)
#define    CDNS_ADDR_FUSWEIGHT(n)                            (CDNS_BASE(n) + 0x0050)
#define    CDNS_ADDR_DBGSIG0(n)                            (CDNS_BASE(n) + 0x0060)
#define    CDNS_ADDR_DBGSIG1(n)                            (CDNS_BASE(n) + 0x0064)
#define    CDNS_ADDR_DBGSIG2(n)                            (CDNS_BASE(n) + 0x0068)
#define    CDNS_ADDR_DBGSIG3(n)                            (CDNS_BASE(n) + 0x006c)
#define    CDNS_ADDR_DBGSIG4(n)                            (CDNS_BASE(n) + 0x0070)
#define    CDNS_ADDR_DBGSIG5(n)                            (CDNS_BASE(n) + 0x0074)
#define    CDNS_ADDR_DBGSIG6(n)                            (CDNS_BASE(n) + 0x0078)

//============================================================
// BCSH ADDRESS
//============================================================
#define MAIN_BCSH_ADDR_CLIP_Y0_LIMIT                           (BCSH0_BASE + 0x0000)
#define MAIN_BCSH_ADDR_CLIP_Y1_LIMIT                           (BCSH0_BASE + 0x0004)
#define MAIN_BCSH_ADDR_CLIP_Y2_LIMIT                           (BCSH0_BASE + 0x0008)
#define MAIN_BCSH_ADDR_CLIP_C0_LIMIT                           (BCSH0_BASE + 0x000c)
#define MAIN_BCSH_ADDR_CLIP_C1_LIMIT                           (BCSH0_BASE + 0x0010)
#define MAIN_BCSH_ADDR_CLIP_C2_LIMIT                           (BCSH0_BASE + 0x0014)
#define MAIN_BCSH_ADDR_OFFSET_Y                                (BCSH0_BASE + 0x0018)
#define MAIN_BCSH_ADDR_OFFSET_U                                (BCSH0_BASE + 0x001c)
#define MAIN_BCSH_ADDR_OFFSET_V                                (BCSH0_BASE + 0x0020)
#define MAIN_BCSH_ADDR_MATRIX_COEF00                           (BCSH0_BASE + 0x0024)
#define MAIN_BCSH_ADDR_MATRIX_COEF02                           (BCSH0_BASE + 0x0028)
#define MAIN_BCSH_ADDR_MATRIX_COEF10                           (BCSH0_BASE + 0x002c)
#define MAIN_BCSH_ADDR_MATRIX_COEF12                           (BCSH0_BASE + 0x0030)
#define MAIN_BCSH_ADDR_MATRIX_COEF20                           (BCSH0_BASE + 0x0034)
#define MAIN_BCSH_ADDR_MATRIX_COEF22                           (BCSH0_BASE + 0x0038)
#define MAIN_BCSH_ADDR_PRO_DK                                  (BCSH0_BASE + 0x003c)
#define MAIN_BCSH_ADDR_PRO_DK_TH                               (BCSH0_BASE + 0x0040)
#define MAIN_BCSH_ADDR_PRO_BR                                  (BCSH0_BASE + 0x0044)
#define MAIN_BCSH_ADDR_PRO_BR_TH                               (BCSH0_BASE + 0x0048)
#define MAIN_BCSH_ADDR_PRO_SAT                                 (BCSH0_BASE + 0x004c)
#define MAIN_BCSH_ADDR_PRO_SAT_TH                              (BCSH0_BASE + 0x0050)
#define MAIN_BCSH_ADDR_CON_ENABLE                              (BCSH0_BASE + 0x0054)
#define MAIN_BCSH_ADDR_CON_S1                                  (BCSH0_BASE + 0x0058)
#define MAIN_BCSH_ADDR_CON_X                                   (BCSH0_BASE + 0x005c)
#define MAIN_BCSH_ADDR_CON_Y                                   (BCSH0_BASE + 0x0060)
#define MAIN_BCSH_ADDR_SAT_ENABLE                              (BCSH0_BASE + 0x0064)
#define MAIN_BCSH_ADDR_SAT_TH                                  (BCSH0_BASE + 0x0068)
#define MAIN_BCSH_ADDR_SAT_STREN_S                             (BCSH0_BASE + 0x006c)
#define MAIN_BCSH_ADDR_SAT_STREN_M                             (BCSH0_BASE + 0x0070)
#define MAIN_BCSH_ADDR_DEBUG_0                                 (BCSH0_BASE + 0x0074)
#define MAIN_BCSH_ADDR_DEBUG_1                                 (BCSH0_BASE + 0x0078)
#define MAIN_BCSH_ADDR_DEBUG_2                                 (BCSH0_BASE + 0x007c)
#define MAIN_BCSH_ADDR_DEBUG_3                                 (BCSH0_BASE + 0x0080)
#define MAIN_BCSH_ADDR_DEBUG_4                                 (BCSH0_BASE + 0x0084)
#define MAIN_BCSH_ADDR_DEBUG_5                                 (BCSH0_BASE + 0x0088)
#define MAIN_BCSH_ADDR_DEBUG_6                                 (BCSH0_BASE + 0x008c)
#define MAIN_BCSH_ADDR_DEBUG_7                                 (BCSH0_BASE + 0x0090)
#define MAIN_BCSH_ADDR_DEBUG_8                                 (BCSH0_BASE + 0x0094)

#define SEC_BCSH_ADDR_CLIP_Y0_LIMIT                           (BCSH1_BASE + 0x0000)
#define SEC_BCSH_ADDR_CLIP_Y1_LIMIT                           (BCSH1_BASE + 0x0004)
#define SEC_BCSH_ADDR_CLIP_Y2_LIMIT                           (BCSH1_BASE + 0x0008)
#define SEC_BCSH_ADDR_CLIP_C0_LIMIT                           (BCSH1_BASE + 0x000c)
#define SEC_BCSH_ADDR_CLIP_C1_LIMIT                           (BCSH1_BASE + 0x0010)
#define SEC_BCSH_ADDR_CLIP_C2_LIMIT                           (BCSH1_BASE + 0x0014)
#define SEC_BCSH_ADDR_OFFSET_Y                                (BCSH1_BASE + 0x0018)
#define SEC_BCSH_ADDR_OFFSET_U                                (BCSH1_BASE + 0x001c)
#define SEC_BCSH_ADDR_OFFSET_V                                (BCSH1_BASE + 0x0020)
#define SEC_BCSH_ADDR_MATRIX_COEF00                           (BCSH1_BASE + 0x0024)
#define SEC_BCSH_ADDR_MATRIX_COEF02                           (BCSH1_BASE + 0x0028)
#define SEC_BCSH_ADDR_MATRIX_COEF10                           (BCSH1_BASE + 0x002c)
#define SEC_BCSH_ADDR_MATRIX_COEF12                           (BCSH1_BASE + 0x0030)
#define SEC_BCSH_ADDR_MATRIX_COEF20                           (BCSH1_BASE + 0x0034)
#define SEC_BCSH_ADDR_MATRIX_COEF22                           (BCSH1_BASE + 0x0038)
#define SEC_BCSH_ADDR_PRO_DK                                  (BCSH1_BASE + 0x003c)
#define SEC_BCSH_ADDR_PRO_DK_TH                               (BCSH1_BASE + 0x0040)
#define SEC_BCSH_ADDR_PRO_BR                                  (BCSH1_BASE + 0x0044)
#define SEC_BCSH_ADDR_PRO_BR_TH                               (BCSH1_BASE + 0x0048)
#define SEC_BCSH_ADDR_PRO_SAT                                 (BCSH1_BASE + 0x004c)
#define SEC_BCSH_ADDR_PRO_SAT_TH                              (BCSH1_BASE + 0x0050)
#define SEC_BCSH_ADDR_CON_ENABLE                              (BCSH1_BASE + 0x0054)
#define SEC_BCSH_ADDR_CON_S1                                  (BCSH1_BASE + 0x0058)
#define SEC_BCSH_ADDR_CON_X                                   (BCSH1_BASE + 0x005c)
#define SEC_BCSH_ADDR_CON_Y                                   (BCSH1_BASE + 0x0060)
#define SEC_BCSH_ADDR_SAT_ENABLE                              (BCSH1_BASE + 0x0064)
#define SEC_BCSH_ADDR_SAT_TH                                  (BCSH1_BASE + 0x0068)
#define SEC_BCSH_ADDR_SAT_STREN_S                             (BCSH1_BASE + 0x006c)
#define SEC_BCSH_ADDR_SAT_STREN_M                             (BCSH1_BASE + 0x0070)
#define SEC_BCSH_ADDR_DEBUG_0                                 (BCSH1_BASE + 0x0074)
#define SEC_BCSH_ADDR_DEBUG_1                                 (BCSH1_BASE + 0x0078)
#define SEC_BCSH_ADDR_DEBUG_2                                 (BCSH1_BASE + 0x007c)
#define SEC_BCSH_ADDR_DEBUG_3                                 (BCSH1_BASE + 0x0080)
#define SEC_BCSH_ADDR_DEBUG_4                                 (BCSH1_BASE + 0x0084)
#define SEC_BCSH_ADDR_DEBUG_5                                 (BCSH1_BASE + 0x0088)
#define SEC_BCSH_ADDR_DEBUG_6                                 (BCSH1_BASE + 0x008c)
#define SEC_BCSH_ADDR_DEBUG_7                                 (BCSH1_BASE + 0x0090)
#define SEC_BCSH_ADDR_DEBUG_8                                 (BCSH1_BASE + 0x0094)


//============================================================
// CLM ADDRESS
//============================================================
#define MAIN_CLM_ADDR_SHD_CTRL                                 (CLM0_BASE + 0x0000)
#define MAIN_CLM_ADDR_LUT_SHIFT                                (CLM0_BASE + 0x0004)
#define MAIN_CLM_ADDR_CSC_RB                                   (CLM0_BASE + 0x0008)
#define MAIN_CLM_ADDR_CSC_G                                    (CLM0_BASE + 0x000c)
#define MAIN_CLM_ADDR_CSC_U                                    (CLM0_BASE + 0x0010)
#define MAIN_CLM_ADDR_CSC_V                                    (CLM0_BASE + 0x0014)
#define MAIN_CLM_ADDR_CSC_Y                                    (CLM0_BASE + 0x0018)
#define MAIN_CLM_ADDR_CA_S_THRES                               (CLM0_BASE + 0x001c)
#define MAIN_CLM_ADDR_CA_S_SLOPE                               (CLM0_BASE + 0x0020)
#define MAIN_CLM_ADDR_CA_V_THRES                               (CLM0_BASE + 0x0024)
#define MAIN_CLM_ADDR_CA_V_SLOPE                               (CLM0_BASE + 0x0028)
#define MAIN_CLM_ADDR_DEBUG0                                   (CLM0_BASE + 0x002c)
#define MAIN_CLM_ADDR_DEBUG1                                   (CLM0_BASE + 0x0030)
#define MAIN_CLM_ADDR_DEBUG2                                   (CLM0_BASE + 0x0034)
#define MAIN_CLM_ADDR_DEBUG3                                   (CLM0_BASE + 0x0038)
#define MAIN_CLM_ADDR_DEBUG4                                   (CLM0_BASE + 0x003c)
#define MAIN_CLM_ADDR_DEBUG5                                   (CLM0_BASE + 0x0040)
#define MAIN_CLM_ADDR_DEBUG6                                   (CLM0_BASE + 0x0044)
#define MAIN_CLM_ADDR_DEBUG7                                   (CLM0_BASE + 0x0048)

#define SEC_CLM_ADDR_SHD_CTRL                                 (CLM1_BASE + 0x0000)
#define SEC_CLM_ADDR_LUT_SHIFT                                (CLM1_BASE + 0x0004)
#define SEC_CLM_ADDR_CSC_RB                                   (CLM1_BASE + 0x0008)
#define SEC_CLM_ADDR_CSC_G                                    (CLM1_BASE + 0x000c)
#define SEC_CLM_ADDR_CSC_U                                    (CLM1_BASE + 0x0010)
#define SEC_CLM_ADDR_CSC_V                                    (CLM1_BASE + 0x0014)
#define SEC_CLM_ADDR_CSC_Y                                    (CLM1_BASE + 0x0018)
#define SEC_CLM_ADDR_CA_S_THRES                               (CLM1_BASE + 0x001c)
#define SEC_CLM_ADDR_CA_S_SLOPE                               (CLM1_BASE + 0x0020)
#define SEC_CLM_ADDR_CA_V_THRES                               (CLM1_BASE + 0x0024)
#define SEC_CLM_ADDR_CA_V_SLOPE                               (CLM1_BASE + 0x0028)
#define SEC_CLM_ADDR_DEBUG0                                   (CLM1_BASE + 0x002c)
#define SEC_CLM_ADDR_DEBUG1                                   (CLM1_BASE + 0x0030)
#define SEC_CLM_ADDR_DEBUG2                                   (CLM1_BASE + 0x0034)
#define SEC_CLM_ADDR_DEBUG3                                   (CLM1_BASE + 0x0038)
#define SEC_CLM_ADDR_DEBUG4                                   (CLM1_BASE + 0x003c)
#define SEC_CLM_ADDR_DEBUG5                                   (CLM1_BASE + 0x0040)
#define SEC_CLM_ADDR_DEBUG6                                   (CLM1_BASE + 0x0044)
#define SEC_CLM_ADDR_DEBUG7                                   (CLM1_BASE + 0x0048)


//============================================================
// YSP0 ADDRESS
//============================================================
#define    Y_SHARPEN_ADDR_SL_EXP(n)       (Y_SHARPEN_BASE(n) + 0x0000)
#define    Y_SHARPEN_ADDR_SL_SEL_OPT(n)       (Y_SHARPEN_BASE(n) + 0x0004)
#define    Y_SHARPEN_ADDR_EDGE_THRES(n)       (Y_SHARPEN_BASE(n) + 0x0008)
#define    Y_SHARPEN_ADDR_OS_MAX_THRES(n)       (Y_SHARPEN_BASE(n) + 0x000c)
#define    Y_SHARPEN_ADDR_OS_SUP(n)       (Y_SHARPEN_BASE(n) + 0x0010)
#define    Y_SHARPEN_ADDR_HV_THRES(n)       (Y_SHARPEN_BASE(n) + 0x0014)
#define    Y_SHARPEN_ADDR_HV_STREN_T(n)       (Y_SHARPEN_BASE(n) + 0x0018)
#define    Y_SHARPEN_ADDR_AA_THRES(n)       (Y_SHARPEN_BASE(n) + 0x001c)
#define    Y_SHARPEN_ADDR_AA_STREN_T(n)       (Y_SHARPEN_BASE(n) + 0x0020)
#define    Y_SHARPEN_ADDR_HVAA_THRES(n)       (Y_SHARPEN_BASE(n) + 0x0024)
#define    Y_SHARPEN_ADDR_HVAA_STREN_T(n)       (Y_SHARPEN_BASE(n) + 0x0028)
#define    Y_SHARPEN_ADDR_THRES(n)       (Y_SHARPEN_BASE(n) + 0x002c)
#define    Y_SHARPEN_ADDR_V1(n)       (Y_SHARPEN_BASE(n) + 0x0030)
#define    Y_SHARPEN_ADDR_V2(n)       (Y_SHARPEN_BASE(n) + 0x0034)
#define    Y_SHARPEN_ADDR_DNS_OPT(n)       (Y_SHARPEN_BASE(n) + 0x0038)
#define    Y_SHARPEN_ADDR_D_0(n)       (Y_SHARPEN_BASE(n) + 0x003c)
#define    Y_SHARPEN_ADDR_D_1(n)       (Y_SHARPEN_BASE(n) + 0x0040)
#define    Y_SHARPEN_ADDR_D_2(n)       (Y_SHARPEN_BASE(n) + 0x0044)
#define    Y_SHARPEN_ADDR_D_3(n)       (Y_SHARPEN_BASE(n) + 0x0048)
#define    Y_SHARPEN_ADDR_UD_1(n)       (Y_SHARPEN_BASE(n) + 0x004c)
#define    Y_SHARPEN_ADDR_UD_2(n)       (Y_SHARPEN_BASE(n) + 0x0050)
#define    Y_SHARPEN_ADDR_UD_3(n)       (Y_SHARPEN_BASE(n) + 0x0054)
#define    Y_SHARPEN_ADDR_DEBUG0(n)       (Y_SHARPEN_BASE(n) + 0x0058)
#define    Y_SHARPEN_ADDR_DEBUG1(n)       (Y_SHARPEN_BASE(n) + 0x005c)
#define    Y_SHARPEN_ADDR_DEBUG2(n)       (Y_SHARPEN_BASE(n) + 0x0060)
#define    Y_SHARPEN_ADDR_DEBUG3(n)       (Y_SHARPEN_BASE(n) + 0x0064)
#define    Y_SHARPEN_ADDR_DEBUG4(n)       (Y_SHARPEN_BASE(n) + 0x0068)
#define    Y_SHARPEN_ADDR_DEBUG5(n)       (Y_SHARPEN_BASE(n) + 0x006c)
#define    Y_SHARPEN_ADDR_DEBUG6(n)       (Y_SHARPEN_BASE(n) + 0x0070)
#define    Y_SHARPEN_ADDR_DEBUG7(n)       (Y_SHARPEN_BASE(n) + 0x0074)
#define    Y_SHARPEN_ADDR_SHD_CTRL(n)       (Y_SHARPEN_BASE(n) + 0x0078)
#define    Y_SHARPEN_ADDR_UV_EDGE(n)       (Y_SHARPEN_BASE(n) + 0x007c)
#define    Y_SHARPEN_ADDR_DNS_THRES_0_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0080)
#define    Y_SHARPEN_ADDR_DNS_THRES_0_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x0084)
#define    Y_SHARPEN_ADDR_DNS_STREN_0_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0088)
#define    Y_SHARPEN_ADDR_DNS_STREN_0_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x008c)
#define    Y_SHARPEN_ADDR_DNS_THRES_1_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0090)
#define    Y_SHARPEN_ADDR_DNS_THRES_1_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x0094)
#define    Y_SHARPEN_ADDR_DNS_STREN_1_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0098)
#define    Y_SHARPEN_ADDR_DNS_STREN_1_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x009c)
#define    Y_SHARPEN_ADDR_DNS_STREN_2_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x00a0)
#define    Y_SHARPEN_ADDR_DNS_STREN_2_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x00a4)
#define    Y_SHARPEN_ADDR_UU_NP__03_00(n)       (Y_SHARPEN_BASE(n) + 0x00a8)
#define    Y_SHARPEN_ADDR_UU_NP__07_04(n)       (Y_SHARPEN_BASE(n) + 0x00ac)
#define    Y_SHARPEN_ADDR_UU_NP__11_08(n)       (Y_SHARPEN_BASE(n) + 0x00b0)
#define    Y_SHARPEN_ADDR_UU_NP__15_12(n)       (Y_SHARPEN_BASE(n) + 0x00b4)
#define    Y_SHARPEN_ADDR_D_UU_THRES_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x00b8)
#define    Y_SHARPEN_ADDR_D_UU_THRES_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x00bc)
#define    Y_SHARPEN_ADDR_D_UU_THRES_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x00c0)
#define    Y_SHARPEN_ADDR_D_UU_THRES_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x00c4)
#define    Y_SHARPEN_ADDR_D_WEI_NP__03_00(n)       (Y_SHARPEN_BASE(n) + 0x00c8)
#define    Y_SHARPEN_ADDR_D_WEI_NP__07_04(n)       (Y_SHARPEN_BASE(n) + 0x00cc)
#define    Y_SHARPEN_ADDR_D_WEI_NP__11_08(n)       (Y_SHARPEN_BASE(n) + 0x00d0)
#define    Y_SHARPEN_ADDR_D_WEI_NP__15_12(n)       (Y_SHARPEN_BASE(n) + 0x00d4)
#define    Y_SHARPEN_ADDR_D_WEI_NP__19_16(n)       (Y_SHARPEN_BASE(n) + 0x00d8)
#define    Y_SHARPEN_ADDR_D_WEI_NP__23_20(n)       (Y_SHARPEN_BASE(n) + 0x00dc)
#define    Y_SHARPEN_ADDR_D_WEI_NP__27_24(n)       (Y_SHARPEN_BASE(n) + 0x00e0)
#define    Y_SHARPEN_ADDR_D_WEI_NP__31_28(n)       (Y_SHARPEN_BASE(n) + 0x00e4)
#define    Y_SHARPEN_ADDR_D_LL_THRES_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x00e8)
#define    Y_SHARPEN_ADDR_D_LL_THRES_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x00ec)
#define    Y_SHARPEN_ADDR_D_LL_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x00f0)
#define    Y_SHARPEN_ADDR_D_LL_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x00f4)
#define    Y_SHARPEN_ADDR_D_LL_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x00f8)
#define    Y_SHARPEN_ADDR_D_LL_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x00fc)
#define    Y_SHARPEN_ADDR_D_HL_THRES_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0100)
#define    Y_SHARPEN_ADDR_D_HL_THRES_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x0104)
#define    Y_SHARPEN_ADDR_D_HL_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0108)
#define    Y_SHARPEN_ADDR_D_HL_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x010c)
#define    Y_SHARPEN_ADDR_D_HL_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x0110)
#define    Y_SHARPEN_ADDR_D_HL_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x0114)
#define    Y_SHARPEN_ADDR_UD_UU_THRES_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0118)
#define    Y_SHARPEN_ADDR_UD_UU_THRES_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x011c)
#define    Y_SHARPEN_ADDR_UD_UU_THRES_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x0120)
#define    Y_SHARPEN_ADDR_UD_UU_THRES_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x0124)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0128)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__07_04(n)       (Y_SHARPEN_BASE(n) + 0x012c)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__11_08(n)       (Y_SHARPEN_BASE(n) + 0x0130)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__15_12(n)       (Y_SHARPEN_BASE(n) + 0x0134)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__19_16(n)       (Y_SHARPEN_BASE(n) + 0x0138)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__23_20(n)       (Y_SHARPEN_BASE(n) + 0x013c)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__27_24(n)       (Y_SHARPEN_BASE(n) + 0x0140)
#define    Y_SHARPEN_ADDR_UD_WEI_NP__31_28(n)       (Y_SHARPEN_BASE(n) + 0x0144)
#define    Y_SHARPEN_ADDR_UD_LL_THRES_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0148)
#define    Y_SHARPEN_ADDR_UD_LL_THRES_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x014c)
#define    Y_SHARPEN_ADDR_UD_LL_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0150)
#define    Y_SHARPEN_ADDR_UD_LL_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x0154)
#define    Y_SHARPEN_ADDR_UD_LL_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x0158)
#define    Y_SHARPEN_ADDR_UD_LL_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x015c)
#define    Y_SHARPEN_ADDR_UD_HL_THRES_SL__03_00(n)       (Y_SHARPEN_BASE(n) + 0x0160)
#define    Y_SHARPEN_ADDR_UD_HL_THRES_SL__07_04(n)       (Y_SHARPEN_BASE(n) + 0x0164)
#define    Y_SHARPEN_ADDR_UD_HL_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0168)
#define    Y_SHARPEN_ADDR_UD_HL_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x016c)
#define    Y_SHARPEN_ADDR_UD_HL_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x0170)
#define    Y_SHARPEN_ADDR_UD_HL_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x0174)
#define    Y_SHARPEN_ADDR_D_UU_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0178)
#define    Y_SHARPEN_ADDR_D_UU_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x017c)
#define    Y_SHARPEN_ADDR_D_UU_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x0180)
#define    Y_SHARPEN_ADDR_D_UU_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x0184)
#define    Y_SHARPEN_ADDR_D_W_SP_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0188)
#define    Y_SHARPEN_ADDR_D_W_SP_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x018c)
#define    Y_SHARPEN_ADDR_D_W_SP_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x0190)
#define    Y_SHARPEN_ADDR_D_W_SP_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x0194)
#define    Y_SHARPEN_ADDR_D_B_SP_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x0198)
#define    Y_SHARPEN_ADDR_D_B_SP_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x019c)
#define    Y_SHARPEN_ADDR_D_B_SP_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x01a0)
#define    Y_SHARPEN_ADDR_D_B_SP_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x01a4)
#define    Y_SHARPEN_ADDR_UD_UU_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x01a8)
#define    Y_SHARPEN_ADDR_UD_UU_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x01ac)
#define    Y_SHARPEN_ADDR_UD_UU_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x01b0)
#define    Y_SHARPEN_ADDR_UD_UU_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x01b4)
#define    Y_SHARPEN_ADDR_UD_W_SP_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x01b8)
#define    Y_SHARPEN_ADDR_UD_W_SP_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x01bc)
#define    Y_SHARPEN_ADDR_UD_W_SP_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x01c0)
#define    Y_SHARPEN_ADDR_UD_W_SP_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x01c4)
#define    Y_SHARPEN_ADDR_UD_B_SP_STREN_SL__01_00(n)       (Y_SHARPEN_BASE(n) + 0x01c8)
#define    Y_SHARPEN_ADDR_UD_B_SP_STREN_SL__03_02(n)       (Y_SHARPEN_BASE(n) + 0x01cc)
#define    Y_SHARPEN_ADDR_UD_B_SP_STREN_SL__05_04(n)       (Y_SHARPEN_BASE(n) + 0x01d0)
#define    Y_SHARPEN_ADDR_UD_B_SP_STREN_SL__07_06(n)       (Y_SHARPEN_BASE(n) + 0x01d4)
#define    Y_SHARPEN_ADDR_FLAT_SLOPE(n)       (Y_SHARPEN_BASE(n) + 0x01d8)
#define    Y_SHARPEN_ADDR_LAP_3_0(n)       (Y_SHARPEN_BASE(n) + 0x01dc)
#define    Y_SHARPEN_ADDR_LAP_3_1(n)       (Y_SHARPEN_BASE(n) + 0x01e0)
#define    Y_SHARPEN_ADDR_LAP_3_2(n)       (Y_SHARPEN_BASE(n) + 0x01e4)

//============================================================
// SDNS ADDRESS main
//============================================================
#define    SDNS_ADDR_ABCD_SEG_OPT(n)        (SDNS_BASE(n) + 0x0000)
#define    SDNS_ADDR_STD_THR(n)        (SDNS_BASE(n) + 0x0004)
#define    SDNS_ADDR_GRAD_ZXY_THRES(n)        (SDNS_BASE(n) + 0x000c)
#define    SDNS_ADDR_MMEM_YB_THRES(n)        (SDNS_BASE(n) + 0x0010)
#define    SDNS_ADDR_DIFF_R_STD_OUT_VAL_THRES(n)        (SDNS_BASE(n) + 0x0014)
#define    SDNS_ADDR_H_VAL_MAX(n)        (SDNS_BASE(n) + 0x0018)
#define    SDNS_ADDR_MV_INFOR_THRES(n)        (SDNS_BASE(n) + 0x001c)
#define    SDNS_ADDR_HLS_EN(n)        (SDNS_BASE(n) + 0x0020)
#define    SDNS_ADDR_AVE_SEG_OPT_EN(n)        (SDNS_BASE(n) + 0x0024)
#define    SDNS_ADDR_AVE_SEG_OPT_THRES(n)        (SDNS_BASE(n) + 0x0028)
#define    SDNS_ADDR_AVE_SEG_OPT(n)        (SDNS_BASE(n) + 0x002c)
#define    SDNS_ADDR_AVE_SLOPE(n)        (SDNS_BASE(n) + 0x0030)
#define    SDNS_ADDR_ROW_COPY_OPT(n)        (SDNS_BASE(n) + 0x0034)
#define    SDNS_ADDR_ROW_STDAVE_THRES(n)        (SDNS_BASE(n) + 0x0038)
#define    SDNS_ADDR_STA_STD_EN(n)        (SDNS_BASE(n) + 0x003c)
#define    SDNS_ADDR_STA_COUNT_THRES(n)        (SDNS_BASE(n) + 0x0040)
#define    SDNS_ADDR_DEBUG_0(n)        (SDNS_BASE(n) + 0x0044)
#define    SDNS_ADDR_DEBUG_1(n)        (SDNS_BASE(n) + 0x0048)
#define    SDNS_ADDR_DEBUG_2(n)        (SDNS_BASE(n) + 0x004c)
#define    SDNS_ADDR_DEBUG_3(n)        (SDNS_BASE(n) + 0x0050)
#define    SDNS_ADDR_SHD_CTRL(n)        (SDNS_BASE(n) + 0x0054)
#define    SDNS_ADDR_DMAO_CFG(n)        (SDNS_BASE(n) + 0x0058)
#define    SDNS_ADDR_DMAO_ADDR_0(n)        (SDNS_BASE(n) + 0x005c)
#define    SDNS_ADDR_DMAO_ADDR_1(n)        (SDNS_BASE(n) + 0x0060)
#define    SDNS_ADDR_DMAO_ADDR_2(n)        (SDNS_BASE(n) + 0x0064)
#define    SDNS_ADDR_DMAO_ADDR_3(n)        (SDNS_BASE(n) + 0x0068)
#define    SDNS_ADDR_DMAO_CUR_ADDR(n)        (SDNS_BASE(n) + 0x006c)
#define    SDNS_ADDR_DMAI_CFG(n)        (SDNS_BASE(n) + 0x0070)
#define    SDNS_ADDR_DMAI_ADDR_0(n)        (SDNS_BASE(n) + 0x0074)
#define    SDNS_ADDR_DMAI_ADDR_1(n)        (SDNS_BASE(n) + 0x0078)
#define    SDNS_ADDR_DMAI_ADDR_2(n)        (SDNS_BASE(n) + 0x007c)
#define    SDNS_ADDR_DMAI_ADDR_3(n)        (SDNS_BASE(n) + 0x0080)
#define    SDNS_ADDR_FRST_FRM_FLAG(n)        (SDNS_BASE(n) + 0x0084)
#define    SDNS_ADDR_STA_STD_OPT(n)        (SDNS_BASE(n) + 0x0088)
#define    SDNS_ADDR_G_DET_VAL(n)        (SDNS_BASE(n) + 0x008c)
#define    SDNS_ADDR_HOR_VER_T01_THRES(n)        (SDNS_BASE(n) + 0x0090)
#define    SDNS_ADDR_H_VAL_MAX_LIGHT(n)        (SDNS_BASE(n) + 0x0094)
#define    SDNS_ADDR_SP_LIMIT(n)        (SDNS_BASE(n) + 0x0098)
#define    SDNS_ADDR_SP_LL_THRES(n)        (SDNS_BASE(n) + 0x009c)
#define    SDNS_ADDR_R_S_01_00(n)        (SDNS_BASE(n) + 0x0100)
#define    SDNS_ADDR_R_S_03_02(n)        (SDNS_BASE(n) + 0x0104)
#define    SDNS_ADDR_R_S_05_04(n)        (SDNS_BASE(n) + 0x0108)
#define    SDNS_ADDR_R_S_07_06(n)        (SDNS_BASE(n) + 0x010c)
#define    SDNS_ADDR_R_S_09_08(n)        (SDNS_BASE(n) + 0x0110)
#define    SDNS_ADDR_R_S_11_10(n)        (SDNS_BASE(n) + 0x0114)
#define    SDNS_ADDR_R_S_13_12(n)        (SDNS_BASE(n) + 0x0118)
#define    SDNS_ADDR_R_S_14_14(n)        (SDNS_BASE(n) + 0x011c)
#define    SDNS_ADDR_R_MV_01_00(n)        (SDNS_BASE(n) + 0x0120)
#define    SDNS_ADDR_R_MV_03_02(n)        (SDNS_BASE(n) + 0x0124)
#define    SDNS_ADDR_R_MV_05_04(n)        (SDNS_BASE(n) + 0x0128)
#define    SDNS_ADDR_R_MV_07_06(n)        (SDNS_BASE(n) + 0x012c)
#define    SDNS_ADDR_R_MV_09_08(n)        (SDNS_BASE(n) + 0x0130)
#define    SDNS_ADDR_R_MV_11_10(n)        (SDNS_BASE(n) + 0x0134)
#define    SDNS_ADDR_R_MV_13_12(n)        (SDNS_BASE(n) + 0x0138)
#define    SDNS_ADDR_R_MV_14_14(n)        (SDNS_BASE(n) + 0x013c)
#define    SDNS_ADDR_H_S_03_00(n)        (SDNS_BASE(n) + 0x0140)
#define    SDNS_ADDR_H_S_07_04(n)        (SDNS_BASE(n) + 0x0144)
#define    SDNS_ADDR_H_S_11_08(n)        (SDNS_BASE(n) + 0x0148)
#define    SDNS_ADDR_H_S_15_12(n)        (SDNS_BASE(n) + 0x014c)
#define    SDNS_ADDR_H_MV_03_00(n)        (SDNS_BASE(n) + 0x0150)
#define    SDNS_ADDR_H_MV_07_04(n)        (SDNS_BASE(n) + 0x0154)
#define    SDNS_ADDR_H_MV_11_08(n)        (SDNS_BASE(n) + 0x0158)
#define    SDNS_ADDR_H_MV_15_12(n)        (SDNS_BASE(n) + 0x015c)
#define    SDNS_ADDR_BLOCK_R_S_03_00(n)        (SDNS_BASE(n) + 0x0160)
#define    SDNS_ADDR_BLOCK_R_S_07_04(n)        (SDNS_BASE(n) + 0x0164)
#define    SDNS_ADDR_BLOCK_R_S_10_08(n)        (SDNS_BASE(n) + 0x0168)
#define    SDNS_ADDR_BLOCK_H_S_03_00(n)        (SDNS_BASE(n) + 0x016c)
#define    SDNS_ADDR_BLOCK_H_S_07_04(n)        (SDNS_BASE(n) + 0x0170)
#define    SDNS_ADDR_BLOCK_H_S_11_08(n)        (SDNS_BASE(n) + 0x0174)
#define    SDNS_ADDR_TT_OPT_THRES_01_00(n)        (SDNS_BASE(n) + 0x0178)
#define    SDNS_ADDR_TT_OPT_THRES_03_02(n)        (SDNS_BASE(n) + 0x017c)
#define    SDNS_ADDR_TT_OPT_THRES_05_04(n)        (SDNS_BASE(n) + 0x0180)
#define    SDNS_ADDR_D_S1_THR_01_00(n)        (SDNS_BASE(n) + 0x0184)
#define    SDNS_ADDR_D_S1_THR_03_02(n)        (SDNS_BASE(n) + 0x0188)
#define    SDNS_ADDR_D_S1_THR_05_04(n)        (SDNS_BASE(n) + 0x018c)
#define    SDNS_ADDR_D_S1_THR_06_06(n)        (SDNS_BASE(n) + 0x0190)
#define    SDNS_ADDR_W_THR_03_00(n)        (SDNS_BASE(n) + 0x0194)
#define    SDNS_ADDR_W_THR_07_04(n)        (SDNS_BASE(n) + 0x0198)
#define    SDNS_ADDR_H_MV_WEI_03_00(n)        (SDNS_BASE(n) + 0x019c)
#define    SDNS_ADDR_H_MV_WEI_07_04(n)        (SDNS_BASE(n) + 0x01a0)
#define    SDNS_ADDR_DARK_THRES_03_00(n)        (SDNS_BASE(n) + 0x01a4)
#define    SDNS_ADDR_DARK_THRES_07_04(n)        (SDNS_BASE(n) + 0x01a8)
#define    SDNS_ADDR_LIGHT_THRES_03_00(n)        (SDNS_BASE(n) + 0x01ac)
#define    SDNS_ADDR_LIGHT_THRES_07_04(n)        (SDNS_BASE(n) + 0x01b0)
#define    SDNS_ADDR_SP_UU_THRES_01_00(n)        (SDNS_BASE(n) + 0x01b4)
#define    SDNS_ADDR_SP_UU_THRES_03_02(n)        (SDNS_BASE(n) + 0x01b8)
#define    SDNS_ADDR_SP_UU_THRES_05_04(n)        (SDNS_BASE(n) + 0x01bc)
#define    SDNS_ADDR_SP_UU_THRES_07_06(n)        (SDNS_BASE(n) + 0x01c0)
#define    SDNS_ADDR_SP_UU_STREN_01_00(n)        (SDNS_BASE(n) + 0x01c4)
#define    SDNS_ADDR_SP_UU_STREN_03_02(n)        (SDNS_BASE(n) + 0x01c8)
#define    SDNS_ADDR_SP_UU_STREN_05_04(n)        (SDNS_BASE(n) + 0x01cc)
#define    SDNS_ADDR_SP_UU_STREN_07_06(n)        (SDNS_BASE(n) + 0x01d0)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_03_00(n)        (SDNS_BASE(n) + 0x01d4)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_07_04(n)        (SDNS_BASE(n) + 0x01d8)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_11_08(n)        (SDNS_BASE(n) + 0x01dc)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_15_12(n)        (SDNS_BASE(n) + 0x01e0)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_19_16(n)        (SDNS_BASE(n) + 0x01e4)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_23_20(n)        (SDNS_BASE(n) + 0x01e8)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_27_24(n)        (SDNS_BASE(n) + 0x01ec)
#define    SDNS_ADDR_SP_WEI_NP_ARRAY_31_28(n)        (SDNS_BASE(n) + 0x01f0)
#define    SDNS_ADDR_SP_W_STREN_03_00(n)        (SDNS_BASE(n) + 0x01f4)
#define    SDNS_ADDR_SP_W_STREN_07_04(n)        (SDNS_BASE(n) + 0x01f8)
#define    SDNS_ADDR_SP_B_STREN_03_00(n)        (SDNS_BASE(n) + 0x01fc)
#define    SDNS_ADDR_SP_B_STREN_07_04(n)        (SDNS_BASE(n) + 0x0200)

//============================================================
// YSP1 ADDRESS
//============================================================
#define    YSP1_BASE1                                               YSP1_BASE + 0x0200
#define    MAIN_YSP1_ADDR_SL_EXP                                   (YSP1_BASE + 0x0000)
#define    MAIN_YSP1_ADDR_SL_SEL_OPT                               (YSP1_BASE + 0x0004)
#define    MAIN_YSP1_ADDR_EDGE_THRES                               (YSP1_BASE + 0x0008)
#define    MAIN_YSP1_ADDR_EDGE_MAX_THRES                           (YSP1_BASE + 0x000c)
#define    MAIN_YSP1_ADDR_EDGE_SCALE_OPT                           (YSP1_BASE + 0x0010)
#define    MAIN_YSP1_ADDR_OS_0                                     (YSP1_BASE + 0x0014)
#define    MAIN_YSP1_ADDR_OS_1                                     (YSP1_BASE + 0x0018)
#define    MAIN_YSP1_ADDR_OS_2                                     (YSP1_BASE + 0x001c)
#define    MAIN_YSP1_ADDR_OS_3                                     (YSP1_BASE + 0x0020)
#define    MAIN_YSP1_ADDR_V1                                       (YSP1_BASE + 0x0024)
#define    MAIN_YSP1_ADDR_V2                                       (YSP1_BASE + 0x0028)
#define    MAIN_YSP1_ADDR_DNS_0                                    (YSP1_BASE + 0x002c)
#define    MAIN_YSP1_ADDR_DNS_1                                    (YSP1_BASE + 0x0030)
#define    MAIN_YSP1_ADDR_DNS_2                                    (YSP1_BASE + 0x0034)
#define    MAIN_YSP1_ADDR_DNS_3                                    (YSP1_BASE + 0x0038)
#define    MAIN_YSP1_ADDR_DNS_4                                    (YSP1_BASE + 0x003c)
#define    MAIN_YSP1_ADDR_DNS_5                                    (YSP1_BASE + 0x0040)
#define    MAIN_YSP1_ADDR_DIR_0                                    (YSP1_BASE + 0x0044)
#define    MAIN_YSP1_ADDR_DIR_1                                    (YSP1_BASE + 0x0048)
#define    MAIN_YSP1_ADDR_UU_0                                     (YSP1_BASE + 0x004c)
#define    MAIN_YSP1_ADDR_UU_1                                     (YSP1_BASE + 0x0050)
#define    MAIN_YSP1_ADDR_LL                                       (YSP1_BASE + 0x0054)
#define    MAIN_YSP1_ADDR_HL                                       (YSP1_BASE + 0x0058)
#define    MAIN_YSP1_ADDR_W_WEI                                    (YSP1_BASE + 0x005c)
#define    MAIN_YSP1_ADDR_DIR_0_0                                  (YSP1_BASE + 0x0060)
#define    MAIN_YSP1_ADDR_DIR_1_1                                  (YSP1_BASE + 0x0064)
#define    MAIN_YSP1_ADDR_DIR_2                                    (YSP1_BASE + 0x0068)
#define    MAIN_YSP1_ADDR_UDIR_0                                   (YSP1_BASE + 0x006c)
#define    MAIN_YSP1_ADDR_UDIR_1                                   (YSP1_BASE + 0x0070)
#define    MAIN_YSP1_ADDR_DETAIL_0                                 (YSP1_BASE + 0x0074)
#define    MAIN_YSP1_ADDR_DETAIL_1                                 (YSP1_BASE + 0x0078)
#define    MAIN_YSP1_ADDR_DETAIL_2                                 (YSP1_BASE + 0x007c)
#define    MAIN_YSP1_ADDR_DEBUG0                                   (YSP0_BASE + 0x0080)
#define    MAIN_YSP1_ADDR_DEBUG1                                   (YSP0_BASE + 0x0084)
#define    MAIN_YSP1_ADDR_SHD_CTRL                                 (YSP1_BASE + 0x0088)
#define    MAIN_YSP1_ADDR_UU_NP_ARRAY_03_00                        (YSP1_BASE + 0x008c)
#define    MAIN_YSP1_ADDR_UU_NP_ARRAY_07_04                        (YSP1_BASE + 0x0090)
#define    MAIN_YSP1_ADDR_UU_NP_ARRAY_11_08                        (YSP1_BASE + 0x0094)
#define    MAIN_YSP1_ADDR_UU_NP_ARRAY_15_12                        (YSP1_BASE + 0x0098)
#define    MAIN_YSP1_ADDR_W_WEI_NP_ARRAY_03_00                     (YSP1_BASE + 0x009c)
#define    MAIN_YSP1_ADDR_W_WEI_NP_ARRAY_07_04                     (YSP1_BASE + 0x00a0)
#define    MAIN_YSP1_ADDR_W_WEI_NP_ARRAY_11_08                     (YSP1_BASE + 0x00a4)
#define    MAIN_YSP1_ADDR_W_WEI_NP_ARRAY_15_12                     (YSP1_BASE + 0x00a8)
#define    MAIN_YSP1_ADDR_B_WEI_NP_ARRAY_03_00                     (YSP1_BASE + 0x00ac)
#define    MAIN_YSP1_ADDR_B_WEI_NP_ARRAY_07_04                     (YSP1_BASE + 0x00b0)
#define    MAIN_YSP1_ADDR_B_WEI_NP_ARRAY_11_08                     (YSP1_BASE + 0x00b4)
#define    MAIN_YSP1_ADDR_B_WEI_NP_ARRAY_15_12                     (YSP1_BASE + 0x00b8)
#define    MAIN_YSP1_ADDR_DNS_THRES_0_SL_ARRAY_03_00               (YSP1_BASE + 0x00bc)
#define    MAIN_YSP1_ADDR_DNS_THRES_0_SL_ARRAY_07_04               (YSP1_BASE + 0x00c0)
#define    MAIN_YSP1_ADDR_DNS_STREN_0_SL_ARRAY_03_00               (YSP1_BASE + 0x00c4)
#define    MAIN_YSP1_ADDR_DNS_STREN_0_SL_ARRAY_07_04               (YSP1_BASE + 0x00c8)
#define    MAIN_YSP1_ADDR_DNS_THRES_1_SL_ARRAY_03_00               (YSP1_BASE + 0x00cc)
#define    MAIN_YSP1_ADDR_DNS_THRES_1_SL_ARRAY_07_04               (YSP1_BASE + 0x00d0)
#define    MAIN_YSP1_ADDR_DNS_STREN_1_SL_ARRAY_03_00               (YSP1_BASE + 0x00d4)
#define    MAIN_YSP1_ADDR_DNS_STREN_1_SL_ARRAY_07_04               (YSP1_BASE + 0x00d8)
#define    MAIN_YSP1_ADDR_DNS_STREN_2_SL_ARRAY_03_00               (YSP1_BASE + 0x00dc)
#define    MAIN_YSP1_ADDR_DNS_STREN_2_SL_ARRAY_07_04               (YSP1_BASE + 0x00e0)
#define    MAIN_YSP1_ADDR_DIR_WEI_THRES_SL_ARRAY_03_00             (YSP1_BASE + 0x00e4)
#define    MAIN_YSP1_ADDR_DIR_WEI_THRES_SL_ARRAY_07_04             (YSP1_BASE + 0x00e8)
#define    MAIN_YSP1_ADDR_UU_THRES_SL_ARRAY_03_00                  (YSP1_BASE + 0x00ec)
#define    MAIN_YSP1_ADDR_UU_THRES_SL_ARRAY_07_04                  (YSP1_BASE + 0x00f0)
#define    MAIN_YSP1_ADDR_DIR_SP_SL_ARRAY_03_00                    (YSP1_BASE + 0x00f4)
#define    MAIN_YSP1_ADDR_DIR_SP_SL_ARRAY_07_04                    (YSP1_BASE + 0x00f8)
#define    MAIN_YSP1_ADDR_UDIR_SP_SL_ARRAY_03_00                   (YSP1_BASE + 0x00fc)
#define    MAIN_YSP1_ADDR_UDIR_SP_SL_ARRAY_07_04                   (YSP1_BASE + 0x0100)
#define    MAIN_YSP1_ADDR_DETAIL_SP_SL_ARRAY_03_00                 (YSP1_BASE + 0x0104)
#define    MAIN_YSP1_ADDR_DETAIL_SP_SL_ARRAY_07_04                 (YSP1_BASE + 0x0108)

#define    SEC_YSP1_ADDR_SL_EXP                                   (YSP1_BASE1 + 0x0000)
#define    SEC_YSP1_ADDR_SL_SEL_OPT                               (YSP1_BASE1 + 0x0004)
#define    SEC_YSP1_ADDR_EDGE_THRES                               (YSP1_BASE1 + 0x0008)
#define    SEC_YSP1_ADDR_EDGE_MAX_THRES                           (YSP1_BASE1 + 0x000c)
#define    SEC_YSP1_ADDR_EDGE_SCALE_OPT                           (YSP1_BASE1 + 0x0010)
#define    SEC_YSP1_ADDR_OS_0                                     (YSP1_BASE1 + 0x0014)
#define    SEC_YSP1_ADDR_OS_1                                     (YSP1_BASE1 + 0x0018)
#define    SEC_YSP1_ADDR_OS_2                                     (YSP1_BASE1 + 0x001c)
#define    SEC_YSP1_ADDR_OS_3                                     (YSP1_BASE1 + 0x0020)
#define    SEC_YSP1_ADDR_V1                                       (YSP1_BASE1 + 0x0024)
#define    SEC_YSP1_ADDR_V2                                       (YSP1_BASE1 + 0x0028)
#define    SEC_YSP1_ADDR_DNS_0                                    (YSP1_BASE1 + 0x002c)
#define    SEC_YSP1_ADDR_DNS_1                                    (YSP1_BASE1 + 0x0030)
#define    SEC_YSP1_ADDR_DNS_2                                    (YSP1_BASE1 + 0x0034)
#define    SEC_YSP1_ADDR_DNS_3                                    (YSP1_BASE1 + 0x0038)
#define    SEC_YSP1_ADDR_DNS_4                                    (YSP1_BASE1 + 0x003c)
#define    SEC_YSP1_ADDR_DNS_5                                    (YSP1_BASE1 + 0x0040)
#define    SEC_YSP1_ADDR_DIR_0                                    (YSP1_BASE1 + 0x0044)
#define    SEC_YSP1_ADDR_DIR_1                                    (YSP1_BASE1 + 0x0048)
#define    SEC_YSP1_ADDR_UU_0                                     (YSP1_BASE1 + 0x004c)
#define    SEC_YSP1_ADDR_UU_1                                     (YSP1_BASE1 + 0x0050)
#define    SEC_YSP1_ADDR_LL                                       (YSP1_BASE1 + 0x0054)
#define    SEC_YSP1_ADDR_HL                                       (YSP1_BASE1 + 0x0058)
#define    SEC_YSP1_ADDR_W_WEI                                    (YSP1_BASE1 + 0x005c)
#define    SEC_YSP1_ADDR_DIR_0_0                                  (YSP1_BASE1 + 0x0060)
#define    SEC_YSP1_ADDR_DIR_1_1                                  (YSP1_BASE1 + 0x0064)
#define    SEC_YSP1_ADDR_DIR_2                                    (YSP1_BASE1 + 0x0068)
#define    SEC_YSP1_ADDR_UDIR_0                                   (YSP1_BASE1 + 0x006c)
#define    SEC_YSP1_ADDR_UDIR_1                                   (YSP1_BASE1 + 0x0070)
#define    SEC_YSP1_ADDR_DETAIL_0                                 (YSP1_BASE1 + 0x0074)
#define    SEC_YSP1_ADDR_DETAIL_1                                 (YSP1_BASE1 + 0x0078)
#define    SEC_YSP1_ADDR_DETAIL_2                                 (YSP1_BASE1 + 0x007c)
#define    SEC_YSP1_ADDR_DEBUG0                                   (YSP0_BASE1 + 0x0080)
#define    SEC_YSP1_ADDR_DEBUG1                                   (YSP0_BASE1 + 0x0084)
#define    SEC_YSP1_ADDR_SHD_CTRL                                 (YSP1_BASE1 + 0x0088)
#define    SEC_YSP1_ADDR_UU_NP_ARRAY_03_00                        (YSP1_BASE1 + 0x008c)
#define    SEC_YSP1_ADDR_UU_NP_ARRAY_07_04                        (YSP1_BASE1 + 0x0090)
#define    SEC_YSP1_ADDR_UU_NP_ARRAY_11_08                        (YSP1_BASE1 + 0x0094)
#define    SEC_YSP1_ADDR_UU_NP_ARRAY_15_12                        (YSP1_BASE1 + 0x0098)
#define    SEC_YSP1_ADDR_W_WEI_NP_ARRAY_03_00                     (YSP1_BASE1 + 0x009c)
#define    SEC_YSP1_ADDR_W_WEI_NP_ARRAY_07_04                     (YSP1_BASE1 + 0x00a0)
#define    SEC_YSP1_ADDR_W_WEI_NP_ARRAY_11_08                     (YSP1_BASE1 + 0x00a4)
#define    SEC_YSP1_ADDR_W_WEI_NP_ARRAY_15_12                     (YSP1_BASE1 + 0x00a8)
#define    SEC_YSP1_ADDR_B_WEI_NP_ARRAY_03_00                     (YSP1_BASE1 + 0x00ac)
#define    SEC_YSP1_ADDR_B_WEI_NP_ARRAY_07_04                     (YSP1_BASE1 + 0x00b0)
#define    SEC_YSP1_ADDR_B_WEI_NP_ARRAY_11_08                     (YSP1_BASE1 + 0x00b4)
#define    SEC_YSP1_ADDR_B_WEI_NP_ARRAY_15_12                     (YSP1_BASE1 + 0x00b8)
#define    SEC_YSP1_ADDR_DNS_THRES_0_SL_ARRAY_03_00               (YSP1_BASE1 + 0x00bc)
#define    SEC_YSP1_ADDR_DNS_THRES_0_SL_ARRAY_07_04               (YSP1_BASE1 + 0x00c0)
#define    SEC_YSP1_ADDR_DNS_STREN_0_SL_ARRAY_03_00               (YSP1_BASE1 + 0x00c4)
#define    SEC_YSP1_ADDR_DNS_STREN_0_SL_ARRAY_07_04               (YSP1_BASE1 + 0x00c8)
#define    SEC_YSP1_ADDR_DNS_THRES_1_SL_ARRAY_03_00               (YSP1_BASE1 + 0x00cc)
#define    SEC_YSP1_ADDR_DNS_THRES_1_SL_ARRAY_07_04               (YSP1_BASE1 + 0x00d0)
#define    SEC_YSP1_ADDR_DNS_STREN_1_SL_ARRAY_03_00               (YSP1_BASE1 + 0x00d4)
#define    SEC_YSP1_ADDR_DNS_STREN_1_SL_ARRAY_07_04               (YSP1_BASE1 + 0x00d8)
#define    SEC_YSP1_ADDR_DNS_STREN_2_SL_ARRAY_03_00               (YSP1_BASE1 + 0x00dc)
#define    SEC_YSP1_ADDR_DNS_STREN_2_SL_ARRAY_07_04               (YSP1_BASE1 + 0x00e0)
#define    SEC_YSP1_ADDR_DIR_WEI_THRES_SL_ARRAY_03_00             (YSP1_BASE1 + 0x00e4)
#define    SEC_YSP1_ADDR_DIR_WEI_THRES_SL_ARRAY_07_04             (YSP1_BASE1 + 0x00e8)
#define    SEC_YSP1_ADDR_UU_THRES_SL_ARRAY_03_00                  (YSP1_BASE1 + 0x00ec)
#define    SEC_YSP1_ADDR_UU_THRES_SL_ARRAY_07_04                  (YSP1_BASE1 + 0x00f0)
#define    SEC_YSP1_ADDR_DIR_SP_SL_ARRAY_03_00                    (YSP1_BASE1 + 0x00f4)
#define    SEC_YSP1_ADDR_DIR_SP_SL_ARRAY_07_04                    (YSP1_BASE1 + 0x00f8)
#define    SEC_YSP1_ADDR_UDIR_SP_SL_ARRAY_03_00                   (YSP1_BASE1 + 0x00fc)
#define    SEC_YSP1_ADDR_UDIR_SP_SL_ARRAY_07_04                   (YSP1_BASE1 + 0x0100)
#define    SEC_YSP1_ADDR_DETAIL_SP_SL_ARRAY_03_00                 (YSP1_BASE1 + 0x0104)
#define    SEC_YSP1_ADDR_DETAIL_SP_SL_ARRAY_07_04                 (YSP1_BASE1 + 0x0108)

//============================================================
// HLDC ADDRESS
//============================================================
#define   HLDC_ADDR_FRAME_BP_EN(n)                           (HLDC_BASE(n) + 0x0000)
#define   HLDC_ADDR_DIS_Y_COEFF_X(n)                         (HLDC_BASE(n) + 0x0004)
#define   HLDC_ADDR_DIS_UV_COEFF_X(n)                        (HLDC_BASE(n) + 0x0008)
#define   HLDC_ADDR_P1_Y_VAL(n)                              (HLDC_BASE(n) + 0x000c)
#define   HLDC_ADDR_P1_UV_VAL(n)                         (HLDC_BASE(n) + 0x0010)
#define   HLDC_ADDR_R2_Y_REP(n)                         (HLDC_BASE(n) + 0x0014)
#define   HLDC_ADDR_R2_UV_REP(n)                         (HLDC_BASE(n) + 0x0018)
#define   HLDC_ADDR_Y_OFFSET(n)                         (HLDC_BASE(n) + 0x001c)
#define   HLDC_ADDR_UV_OFFSET(n)                         (HLDC_BASE(n) + 0x0020)
#define   HLDC_ADDR_LINE_BLK_Y(n)                         (HLDC_BASE(n) + 0x0024)
#define   HLDC_ADDR_LINE_BLK_UV(n)                         (HLDC_BASE(n) + 0x0028)
#define   HLDC_ADDR_DBG_Y_0(n)                         (HLDC_BASE(n) + 0x002c)
#define   HLDC_ADDR_DBG_Y_1(n)                         (HLDC_BASE(n) + 0x0030)
#define   HLDC_ADDR_DBG_Y_2(n)                         (HLDC_BASE(n) + 0x0034)
#define   HLDC_ADDR_DBG_UV_0(n)                         (HLDC_BASE(n) + 0x0038)
#define   HLDC_ADDR_DBG_UV_1(n)                         (HLDC_BASE(n) + 0x003c)
#define   HLDC_ADDR_DBG_UV_2(n)                         (HLDC_BASE(n) + 0x0040)
#define   HLDC_ADDR_SHD_CTRL(n)                         (HLDC_BASE(n) + 0x0044)

//============================================================
// AE ADDRESS
//============================================================
#define    MAIN_AE_ADDR_SHD_CTRL                                  (AE0_BASE + 0x0000)
#define    MAIN_AE_ADDR_ZONE_NUM_START                            (AE0_BASE + 0x0004)
#define    MAIN_AE_ADDR_HOR_ZONE_SIZE_14                          (AE0_BASE + 0x0008)
#define    MAIN_AE_ADDR_HOR_ZONE_SIZE_58                          (AE0_BASE + 0x000c)
#define    MAIN_AE_ADDR_HOR_ZONE_SIZE_912                         (AE0_BASE + 0x0010)
#define    MAIN_AE_ADDR_HOR_ZONE_SIZE_1315                        (AE0_BASE + 0x0014)
#define    MAIN_AE_ADDR_VER_ZONE_SIZE_14                          (AE0_BASE + 0x0018)
#define    MAIN_AE_ADDR_VER_ZONE_SIZE_58                          (AE0_BASE + 0x001c)
#define    MAIN_AE_ADDR_VER_ZONE_SIZE_912                         (AE0_BASE + 0x0020)
#define    MAIN_AE_ADDR_VER_ZONE_SIZE_1315                        (AE0_BASE + 0x0024)
#define    MAIN_AE_ADDR_LUM_TH_FREQ                               (AE0_BASE + 0x0028)
#define    MAIN_AE_ADDR_AE_DMA_BASE_1                             (AE0_BASE + 0x002c)
#define    MAIN_AE_ADDR_AE_DMA_BASE_2                             (AE0_BASE + 0x0030)
#define    MAIN_AE_ADDR_AE_DMA_BASE_3                             (AE0_BASE + 0x0034)
#define    MAIN_AE_ADDR_AE_DMA_BASE_4                             (AE0_BASE + 0x0038)
#define    MAIN_AE_ADDR_HIST_DMA_BASE_1                           (AE0_BASE + 0x003c)
#define    MAIN_AE_ADDR_HIST_DMA_BASE_2                           (AE0_BASE + 0x0040)
#define    MAIN_AE_ADDR_HIST_DMA_BASE_3                           (AE0_BASE + 0x0044)
#define    MAIN_AE_ADDR_HIST_DMA_BASE_4                           (AE0_BASE + 0x0048)
#define    MAIN_AE_ADDR_DMA_BASE_NUM                              (AE0_BASE + 0x004c)
#define    MAIN_AE_ADDR_DMA_INFO                                  (AE0_BASE + 0x0050)
#define    MAIN_AE_ADDR_SPEC_ZONE_HSIZE                           (AE0_BASE + 0x0054)
#define    MAIN_AE_ADDR_SPEC_ZONE_VSIZE                           (AE0_BASE + 0x0058)
#define    MAIN_AE_ADDR_SPEC_SUM_DARK                             (AE0_BASE + 0x005c)
#define    MAIN_AE_ADDR_SPEC_SUM_MID                              (AE0_BASE + 0x0060)
#define    MAIN_AE_ADDR_SPEC_SUM_SAT                              (AE0_BASE + 0x0064)
#define    MAIN_AE_ADDR_SPEC_CNT_DARK                             (AE0_BASE + 0x0068)
#define    MAIN_AE_ADDR_SPEC_CNT_SAT                              (AE0_BASE + 0x006c)
#define    MAIN_AE_ADDR_SPEC_SUM_IR                               (AE0_BASE + 0x0070)
#define    MAIN_AE_ADDR_DEBUG_0                                   (AE0_BASE + 0x0074)
#define    MAIN_AE_ADDR_DEBUG_1                                   (AE0_BASE + 0x0078)
#define    MAIN_AE_ADDR_DEBUG_2                                   (AE0_BASE + 0x007c)
#define    MAIN_AE_ADDR_DEBUG_3                                   (AE0_BASE + 0x0080)
#define    MAIN_AE_ADDR_DEBUG_4                                   (AE0_BASE + 0x0084)
#define    MAIN_AE_ADDR_DEBUG_5                                   (AE0_BASE + 0x0088)
#define    MAIN_AE_ADDR_DEBUG_6                                   (AE0_BASE + 0x008c)
#define    MAIN_AE_ADDR_DEBUG_7                                   (AE0_BASE + 0x0090)
#define    MAIN_AE_ADDR_DEBUG_8                                   (AE0_BASE + 0x0094)
#define    MAIN_AE_ADDR_DEBUG_9                                   (AE0_BASE + 0x0098)
#define    MAIN_AE_ADDR_DEBUG_10                                  (AE0_BASE + 0x009c)
#define    MAIN_AE_ADDR_DEBUG_11                                  (AE0_BASE + 0x00a0)
#define    MAIN_AE_ADDR_DEBUG_12                                  (AE0_BASE + 0x00a4)
#define    MAIN_AE_ADDR_DEBUG_13                                  (AE0_BASE + 0x00a8)

#define    SEC_AE_ADDR_SHD_CTRL                                   (AE1_BASE + 0x0000)
#define    SEC_AE_ADDR_ZONE_NUM_START                             (AE1_BASE + 0x0004)
#define    SEC_AE_ADDR_HOR_ZONE_SIZE_14                           (AE1_BASE + 0x0008)
#define    SEC_AE_ADDR_HOR_ZONE_SIZE_58                           (AE1_BASE + 0x000c)
#define    SEC_AE_ADDR_HOR_ZONE_SIZE_912                          (AE1_BASE + 0x0010)
#define    SEC_AE_ADDR_HOR_ZONE_SIZE_1315                         (AE1_BASE + 0x0014)
#define    SEC_AE_ADDR_VER_ZONE_SIZE_14                           (AE1_BASE + 0x0018)
#define    SEC_AE_ADDR_VER_ZONE_SIZE_58                           (AE1_BASE + 0x001c)
#define    SEC_AE_ADDR_VER_ZONE_SIZE_912                          (AE1_BASE + 0x0020)
#define    SEC_AE_ADDR_VER_ZONE_SIZE_1315                         (AE1_BASE + 0x0024)
#define    SEC_AE_ADDR_LUM_TH_FREQ                                (AE1_BASE + 0x0028)
#define    SEC_AE_ADDR_AE_DMA_BASE_1                              (AE1_BASE + 0x002c)
#define    SEC_AE_ADDR_AE_DMA_BASE_2                              (AE1_BASE + 0x0030)
#define    SEC_AE_ADDR_AE_DMA_BASE_3                              (AE1_BASE + 0x0034)
#define    SEC_AE_ADDR_AE_DMA_BASE_4                              (AE1_BASE + 0x0038)
#define    SEC_AE_ADDR_HIST_DMA_BASE_1                            (AE1_BASE + 0x003c)
#define    SEC_AE_ADDR_HIST_DMA_BASE_2                            (AE1_BASE + 0x0040)
#define    SEC_AE_ADDR_HIST_DMA_BASE_3                            (AE1_BASE + 0x0044)
#define    SEC_AE_ADDR_HIST_DMA_BASE_4                            (AE1_BASE + 0x0048)
#define    SEC_AE_ADDR_DMA_BASE_NUM                               (AE1_BASE + 0x004c)
#define    SEC_AE_ADDR_DMA_INFO                                   (AE1_BASE + 0x0050)
#define    SEC_AE_ADDR_SPEC_ZONE_HSIZE                            (AE1_BASE + 0x0054)
#define    SEC_AE_ADDR_SPEC_ZONE_VSIZE                            (AE1_BASE + 0x0058)
#define    SEC_AE_ADDR_SPEC_SUM_DARK                              (AE1_BASE + 0x005c)
#define    SEC_AE_ADDR_SPEC_SUM_MID                               (AE1_BASE + 0x0060)
#define    SEC_AE_ADDR_SPEC_SUM_SAT                               (AE1_BASE + 0x0064)
#define    SEC_AE_ADDR_SPEC_CNT_DARK                              (AE1_BASE + 0x0068)
#define    SEC_AE_ADDR_SPEC_CNT_SAT                               (AE1_BASE + 0x006c)
#define    SEC_AE_ADDR_SPEC_SUM_IR                                (AE1_BASE + 0x0070)
#define    SEC_AE_ADDR_DEBUG_0                                    (AE1_BASE + 0x0074)
#define    SEC_AE_ADDR_DEBUG_1                                    (AE1_BASE + 0x0078)
#define    SEC_AE_ADDR_DEBUG_2                                    (AE1_BASE + 0x007c)
#define    SEC_AE_ADDR_DEBUG_3                                    (AE1_BASE + 0x0080)
#define    SEC_AE_ADDR_DEBUG_4                                    (AE1_BASE + 0x0084)
#define    SEC_AE_ADDR_DEBUG_5                                    (AE1_BASE + 0x0088)
#define    SEC_AE_ADDR_DEBUG_6                                    (AE1_BASE + 0x008c)
#define    SEC_AE_ADDR_DEBUG_7                                    (AE1_BASE + 0x0090)
#define    SEC_AE_ADDR_DEBUG_8                                    (AE1_BASE + 0x0094)
#define    SEC_AE_ADDR_DEBUG_9                                    (AE1_BASE + 0x0098)
#define    SEC_AE_ADDR_DEBUG_10                                   (AE1_BASE + 0x009c)
#define    SEC_AE_ADDR_DEBUG_11                                   (AE1_BASE + 0x00a0)
#define    SEC_AE_ADDR_DEBUG_12                                   (AE1_BASE + 0x00a4)
#define    SEC_AE_ADDR_DEBUG_13                                   (AE1_BASE + 0x00a8)

//============================================================
// AWB ADDRESS
//============================================================
#define    MAIN_AWB_ADDR_SHD_CTRL                                 (AWB0_BASE + 0x0000)
#define    MAIN_AWB_ADDR_ZONE_NUM_START                           (AWB0_BASE + 0x0004)
#define    MAIN_AWB_ADDR_HOR_ZONE_SIZE_14                         (AWB0_BASE + 0x0008)
#define    MAIN_AWB_ADDR_HOR_ZONE_SIZE_58                         (AWB0_BASE + 0x000c)
#define    MAIN_AWB_ADDR_HOR_ZONE_SIZE_912                        (AWB0_BASE + 0x0010)
#define    MAIN_AWB_ADDR_HOR_ZONE_SIZE_1315                       (AWB0_BASE + 0x0014)
#define    MAIN_AWB_ADDR_VER_ZONE_SIZE_14                         (AWB0_BASE + 0x0018)
#define    MAIN_AWB_ADDR_VER_ZONE_SIZE_58                         (AWB0_BASE + 0x001c)
#define    MAIN_AWB_ADDR_VER_ZONE_SIZE_912                        (AWB0_BASE + 0x0020)
#define    MAIN_AWB_ADDR_VER_ZONE_SIZE_1315                       (AWB0_BASE + 0x0024)
#define    MAIN_AWB_ADDR_RG_TH                                    (AWB0_BASE + 0x0028)
#define    MAIN_AWB_ADDR_BG_TH                                    (AWB0_BASE + 0x002c)
#define    MAIN_AWB_ADDR_K1_A1                                    (AWB0_BASE + 0x0030)
#define    MAIN_AWB_ADDR_K2_A2                                    (AWB0_BASE + 0x0034)
#define    MAIN_AWB_ADDR_LUM_TH_FREQ                              (AWB0_BASE + 0x0038)
#define    MAIN_AWB_ADDR_AWB_DMA_BASE_1                           (AWB0_BASE + 0x003c)
#define    MAIN_AWB_ADDR_AWB_DMA_BASE_2                           (AWB0_BASE + 0x0040)
#define    MAIN_AWB_ADDR_AWB_DMA_BASE_3                           (AWB0_BASE + 0x0044)
#define    MAIN_AWB_ADDR_AWB_DMA_BASE_4                           (AWB0_BASE + 0x0048)
#define    MAIN_AWB_ADDR_DMA_BASE_NUM                             (AWB0_BASE + 0x004c)
#define    MAIN_AWB_ADDR_DMA_INFO                                 (AWB0_BASE + 0x0050)
#define    MAIN_AWB_ADDR_REMV_RG_INFO_0                           (AWB0_BASE + 0x0054)
#define    MAIN_AWB_ADDR_REMV_RG_INFO_1                           (AWB0_BASE + 0x0058)
#define    MAIN_AWB_ADDR_REMV_RG_INFO_2                           (AWB0_BASE + 0x005c)
#define    MAIN_AWB_ADDR_REMV_RG_INFO_3                           (AWB0_BASE + 0x0060)
#define    MAIN_AWB_ADDR_REMV_RG_INFO_4                           (AWB0_BASE + 0x0064)
#define    MAIN_AWB_ADDR_REMV_BG_INFO_0                           (AWB0_BASE + 0x0068)
#define    MAIN_AWB_ADDR_REMV_BG_INFO_1                           (AWB0_BASE + 0x006c)
#define    MAIN_AWB_ADDR_REMV_BG_INFO_2                           (AWB0_BASE + 0x0070)
#define    MAIN_AWB_ADDR_REMV_BG_INFO_3                           (AWB0_BASE + 0x0074)
#define    MAIN_AWB_ADDR_REMV_BG_INFO_4                           (AWB0_BASE + 0x0078)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_0                       (AWB0_BASE + 0x007c)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_1                       (AWB0_BASE + 0x0080)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_2                       (AWB0_BASE + 0x0084)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_3                       (AWB0_BASE + 0x0088)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_4                       (AWB0_BASE + 0x008c)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_5                       (AWB0_BASE + 0x0090)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_6                       (AWB0_BASE + 0x0094)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_7                       (AWB0_BASE + 0x0098)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_8                       (AWB0_BASE + 0x009c)
#define    MAIN_AWB_ADDR_REMV_RADIUS_INFO_9                       (AWB0_BASE + 0x00a0)
#define    MAIN_AWB_ADDR_SPEC_ZONE_INFO_0                         (AWB0_BASE + 0x00a4)
#define    MAIN_AWB_ADDR_SPEC_ZONE_INFO_1                         (AWB0_BASE + 0x00a8)
#define    MAIN_AWB_ADDR_R_SUM_SPEC                               (AWB0_BASE + 0x00ac)
#define    MAIN_AWB_ADDR_G_SUM_SPEC                               (AWB0_BASE + 0x00b0)
#define    MAIN_AWB_ADDR_B_SUM_SPEC                               (AWB0_BASE + 0x00b4)
#define    MAIN_AWB_ADDR_IR_SUM_SPEC                              (AWB0_BASE + 0x00b8)
#define    MAIN_AWB_ADDR_PIX_SUM_SPEC                             (AWB0_BASE + 0x00bc)
#define    MAIN_AWB_ADDR_DEBUG_0                                  (AWB0_BASE + 0x00c0)
#define    MAIN_AWB_ADDR_DEBUG_1                                  (AWB0_BASE + 0x00c4)
#define    MAIN_AWB_ADDR_DEBUG_2                                  (AWB0_BASE + 0x00c8)
#define    MAIN_AWB_ADDR_DEBUG_3                                  (AWB0_BASE + 0x00cc)
#define    MAIN_AWB_ADDR_DEBUG_4                                  (AWB0_BASE + 0x00d0)
#define    MAIN_AWB_ADDR_DEBUG_5                                  (AWB0_BASE + 0x00d4)
#define    MAIN_AWB_ADDR_DEBUG_6                                  (AWB0_BASE + 0x00d8)
#define    MAIN_AWB_ADDR_DEBUG_7                                  (AWB0_BASE + 0x00dc)
#define    MAIN_AWB_ADDR_DEBUG_8                                  (AWB0_BASE + 0x00e0)
#define    MAIN_AWB_ADDR_DEBUG_9                                  (AWB0_BASE + 0x00e4)
#define    MAIN_AWB_ADDR_DEBUG_10                                 (AWB0_BASE + 0x00e8)
#define    MAIN_AWB_ADDR_DEBUG_11                                 (AWB0_BASE + 0x00ec)
#define    MAIN_AWB_ADDR_DEBUG_12                                 (AWB0_BASE + 0x00f0)
#define    MAIN_AWB_ADDR_DEBUG_13                                 (AWB0_BASE + 0x00f4)
#define    MAIN_AWB_ADDR_DEBUG_14                                 (AWB0_BASE + 0x00f8)

#define    SEC_AWB_ADDR_SHD_CTRL                                  (AWB1_BASE + 0x0000)
#define    SEC_AWB_ADDR_ZONE_NUM_START                            (AWB1_BASE + 0x0004)
#define    SEC_AWB_ADDR_HOR_ZONE_SIZE_14                          (AWB1_BASE + 0x0008)
#define    SEC_AWB_ADDR_HOR_ZONE_SIZE_58                          (AWB1_BASE + 0x000c)
#define    SEC_AWB_ADDR_HOR_ZONE_SIZE_912                         (AWB1_BASE + 0x0010)
#define    SEC_AWB_ADDR_HOR_ZONE_SIZE_1315                        (AWB1_BASE + 0x0014)
#define    SEC_AWB_ADDR_VER_ZONE_SIZE_14                          (AWB1_BASE + 0x0018)
#define    SEC_AWB_ADDR_VER_ZONE_SIZE_58                          (AWB1_BASE + 0x001c)
#define    SEC_AWB_ADDR_VER_ZONE_SIZE_912                         (AWB1_BASE + 0x0020)
#define    SEC_AWB_ADDR_VER_ZONE_SIZE_1315                        (AWB1_BASE + 0x0024)
#define    SEC_AWB_ADDR_RG_TH                                     (AWB1_BASE + 0x0028)
#define    SEC_AWB_ADDR_BG_TH                                     (AWB1_BASE + 0x002c)
#define    SEC_AWB_ADDR_K1_A1                                     (AWB1_BASE + 0x0030)
#define    SEC_AWB_ADDR_K2_A2                                     (AWB1_BASE + 0x0034)
#define    SEC_AWB_ADDR_LUM_TH_FREQ                               (AWB1_BASE + 0x0038)
#define    SEC_AWB_ADDR_AWB_DMA_BASE_1                            (AWB1_BASE + 0x003c)
#define    SEC_AWB_ADDR_AWB_DMA_BASE_2                            (AWB1_BASE + 0x0040)
#define    SEC_AWB_ADDR_AWB_DMA_BASE_3                            (AWB1_BASE + 0x0044)
#define    SEC_AWB_ADDR_AWB_DMA_BASE_4                            (AWB1_BASE + 0x0048)
#define    SEC_AWB_ADDR_DMA_BASE_NUM                              (AWB1_BASE + 0x004c)
#define    SEC_AWB_ADDR_DMA_INFO                                  (AWB1_BASE + 0x0050)
#define    SEC_AWB_ADDR_REMV_RG_INFO_0                            (AWB1_BASE + 0x0054)
#define    SEC_AWB_ADDR_REMV_RG_INFO_1                            (AWB1_BASE + 0x0058)
#define    SEC_AWB_ADDR_REMV_RG_INFO_2                            (AWB1_BASE + 0x005c)
#define    SEC_AWB_ADDR_REMV_RG_INFO_3                            (AWB1_BASE + 0x0060)
#define    SEC_AWB_ADDR_REMV_RG_INFO_4                            (AWB1_BASE + 0x0064)
#define    SEC_AWB_ADDR_REMV_BG_INFO_0                            (AWB1_BASE + 0x0068)
#define    SEC_AWB_ADDR_REMV_BG_INFO_1                            (AWB1_BASE + 0x006c)
#define    SEC_AWB_ADDR_REMV_BG_INFO_2                            (AWB1_BASE + 0x0070)
#define    SEC_AWB_ADDR_REMV_BG_INFO_3                            (AWB1_BASE + 0x0074)
#define    SEC_AWB_ADDR_REMV_BG_INFO_4                            (AWB1_BASE + 0x0078)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_0                        (AWB1_BASE + 0x007c)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_1                        (AWB1_BASE + 0x0080)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_2                        (AWB1_BASE + 0x0084)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_3                        (AWB1_BASE + 0x0088)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_4                        (AWB1_BASE + 0x008c)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_5                        (AWB1_BASE + 0x0090)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_6                        (AWB1_BASE + 0x0094)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_7                        (AWB1_BASE + 0x0098)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_8                        (AWB1_BASE + 0x009c)
#define    SEC_AWB_ADDR_REMV_RADIUS_INFO_9                        (AWB1_BASE + 0x00a0)
#define    SEC_AWB_ADDR_SPEC_ZONE_INFO_0                          (AWB1_BASE + 0x00a4)
#define    SEC_AWB_ADDR_SPEC_ZONE_INFO_1                          (AWB1_BASE + 0x00a8)
#define    SEC_AWB_ADDR_R_SUM_SPEC                                (AWB1_BASE + 0x00ac)
#define    SEC_AWB_ADDR_G_SUM_SPEC                                (AWB1_BASE + 0x00b0)
#define    SEC_AWB_ADDR_B_SUM_SPEC                                (AWB1_BASE + 0x00b4)
#define    SEC_AWB_ADDR_IR_SUM_SPEC                               (AWB1_BASE + 0x00b8)
#define    SEC_AWB_ADDR_PIX_SUM_SPEC                              (AWB1_BASE + 0x00bc)
#define    SEC_AWB_ADDR_DEBUG_0                                   (AWB1_BASE + 0x00c0)
#define    SEC_AWB_ADDR_DEBUG_1                                   (AWB1_BASE + 0x00c4)
#define    SEC_AWB_ADDR_DEBUG_2                                   (AWB1_BASE + 0x00c8)
#define    SEC_AWB_ADDR_DEBUG_3                                   (AWB1_BASE + 0x00cc)
#define    SEC_AWB_ADDR_DEBUG_4                                   (AWB1_BASE + 0x00d0)
#define    SEC_AWB_ADDR_DEBUG_5                                   (AWB1_BASE + 0x00d4)
#define    SEC_AWB_ADDR_DEBUG_6                                   (AWB1_BASE + 0x00d8)
#define    SEC_AWB_ADDR_DEBUG_7                                   (AWB1_BASE + 0x00dc)
#define    SEC_AWB_ADDR_DEBUG_8                                   (AWB1_BASE + 0x00e0)
#define    SEC_AWB_ADDR_DEBUG_9                                   (AWB1_BASE + 0x00e4)
#define    SEC_AWB_ADDR_DEBUG_10                                  (AWB1_BASE + 0x00e8)
#define    SEC_AWB_ADDR_DEBUG_11                                  (AWB1_BASE + 0x00ec)
#define    SEC_AWB_ADDR_DEBUG_12                                  (AWB1_BASE + 0x00f0)
#define    SEC_AWB_ADDR_DEBUG_13                                  (AWB1_BASE + 0x00f4)
#define    SEC_AWB_ADDR_DEBUG_14                                  (AWB1_BASE + 0x00f8)

//============================================================
// AF ADDRESS
//============================================================
#define    AF_BASE1                                                (AF_BASE + 0x200)
#define    MAIN_AF_ADDR_SHD_CTRL                                   (AF_BASE + 0x0000)
#define    MAIN_AF_ADDR_ZONE_NUM_START                             (AF_BASE + 0x0004)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_1                            (AF_BASE + 0x0008)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_3                            (AF_BASE + 0x000c)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_5                            (AF_BASE + 0x0010)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_7                            (AF_BASE + 0x0014)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_9                            (AF_BASE + 0x0018)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_11                           (AF_BASE + 0x001c)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_13                           (AF_BASE + 0x0020)
#define    MAIN_AF_ADDR_HOR_ZONE_SIZE_15                           (AF_BASE + 0x0024)
#define    MAIN_AF_ADDR_VER_ZONE_SIZE_1                            (AF_BASE + 0x0028)
#define    MAIN_AF_ADDR_VER_ZONE_SIZE_5                            (AF_BASE + 0x002c)
#define    MAIN_AF_ADDR_VER_ZONE_SIZE_9                            (AF_BASE + 0x0030)
#define    MAIN_AF_ADDR_VER_ZONE_SIZE_13                           (AF_BASE + 0x0034)
#define    MAIN_AF_ADDR_FREQ_IIR_EN_LUM_TH                         (AF_BASE + 0x0038)
#define    MAIN_AF_ADDR_LDG_COR_EN                                 (AF_BASE + 0x003c)
#define    MAIN_AF_ADDR_FIR0_G1_G2                                 (AF_BASE + 0x0040)
#define    MAIN_AF_ADDR_FIR0_G3_G4                                 (AF_BASE + 0x0044)
#define    MAIN_AF_ADDR_FIR0_G5                                    (AF_BASE + 0x0048)
#define    MAIN_AF_ADDR_FIR1_G1_G2                                 (AF_BASE + 0x004c)
#define    MAIN_AF_ADDR_FIR1_G3_G4                                 (AF_BASE + 0x0050)
#define    MAIN_AF_ADDR_FIR1_G5                                    (AF_BASE + 0x0054)
#define    MAIN_AF_ADDR_IIR0_G1_G3                                 (AF_BASE + 0x0058)
#define    MAIN_AF_ADDR_IIR0_G4_G5                                 (AF_BASE + 0x005c)
#define    MAIN_AF_ADDR_IIR0_G6_G8                                 (AF_BASE + 0x0060)
#define    MAIN_AF_ADDR_IIR0_G9_G10                                (AF_BASE + 0x0064)
#define    MAIN_AF_ADDR_IIR1_G1_G3                                 (AF_BASE + 0x0068)
#define    MAIN_AF_ADDR_IIR1_G4_G5                                 (AF_BASE + 0x006c)
#define    MAIN_AF_ADDR_IIR1_G6_G8                                 (AF_BASE + 0x0070)
#define    MAIN_AF_ADDR_IIR1_G9_G10                                (AF_BASE + 0x0074)
#define    MAIN_AF_ADDR_LDG_FIR0_LOW                               (AF_BASE + 0x0078)
#define    MAIN_AF_ADDR_LDG_FIR0_HIGH                              (AF_BASE + 0x007c)
#define    MAIN_AF_ADDR_LDG_FIR1_LOW                               (AF_BASE + 0x0080)
#define    MAIN_AF_ADDR_LDG_FIR1_HIGH                              (AF_BASE + 0x0084)
#define    MAIN_AF_ADDR_LDG_IIR0_LOW                               (AF_BASE + 0x0088)
#define    MAIN_AF_ADDR_LDG_IIR0_HIGH                              (AF_BASE + 0x008c)
#define    MAIN_AF_ADDR_LDG_IIR1_LOW                               (AF_BASE + 0x0090)
#define    MAIN_AF_ADDR_LDG_IIR1_HIGH                              (AF_BASE + 0x0094)
#define    MAIN_AF_ADDR_LDG_FIR_GAIN                               (AF_BASE + 0x0098)
#define    MAIN_AF_ADDR_LDG_IIR_GAIN                               (AF_BASE + 0x009c)
#define    MAIN_AF_ADDR_COR_F0_TH_LH                               (AF_BASE + 0x00a0)
#define    MAIN_AF_ADDR_COR_F1_TH_LH                               (AF_BASE + 0x00a4)
#define    MAIN_AF_ADDR_COR_I0_TH_LH                               (AF_BASE + 0x00a8)
#define    MAIN_AF_ADDR_COR_I1_TH_LH                               (AF_BASE + 0x00ac)
#define    MAIN_AF_ADDR_STAT_MODE_EN                               (AF_BASE + 0x00b0)
#define    MAIN_AF_ADDR_STAT_TH_F                                  (AF_BASE + 0x00b4)
#define    MAIN_AF_ADDR_STAT_TH_I                                  (AF_BASE + 0x00b8)
#define    MAIN_AF_ADDR_STAT_SLP_LIM_F0                            (AF_BASE + 0x00bc)
#define    MAIN_AF_ADDR_STAT_SLP_LIM_F1                            (AF_BASE + 0x00c0)
#define    MAIN_AF_ADDR_STAT_SLP_LIM_I0                            (AF_BASE + 0x00c4)
#define    MAIN_AF_ADDR_STAT_SLP_LIM_I1                            (AF_BASE + 0x00c8)
#define    MAIN_AF_ADDR_AF_DMA_BASE_1                              (AF_BASE + 0x00cc)
#define    MAIN_AF_ADDR_AF_DMA_BASE_2                              (AF_BASE + 0x00d0)
#define    MAIN_AF_ADDR_AF_DMA_BASE_3                              (AF_BASE + 0x00d4)
#define    MAIN_AF_ADDR_AF_DMA_BASE_4                              (AF_BASE + 0x00d8)
#define    MAIN_AF_ADDR_DMA_BASE_NUM                               (AF_BASE + 0x00dc)
#define    MAIN_AF_ADDR_DMA_INFO                                   (AF_BASE + 0x00e0)
#define    MAIN_AF_ADDR_DEBUG_0                                    (AF_BASE + 0x00e4)
#define    MAIN_AF_ADDR_DEBUG_1                                    (AF_BASE + 0x00e8)
#define    MAIN_AF_ADDR_DEBUG_2                                    (AF_BASE + 0x00ec)
#define    MAIN_AF_ADDR_DEBUG_3                                    (AF_BASE + 0x00f0)

#define    SEC_AF_ADDR_SHD_CTRL                                   (AF_BASE1 + 0x0000)
#define    SEC_AF_ADDR_ZONE_NUM_START                             (AF_BASE1 + 0x0004)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_1                            (AF_BASE1 + 0x0008)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_3                            (AF_BASE1 + 0x000c)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_5                            (AF_BASE1 + 0x0010)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_7                            (AF_BASE1 + 0x0014)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_9                            (AF_BASE1 + 0x0018)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_11                           (AF_BASE1 + 0x001c)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_13                           (AF_BASE1 + 0x0020)
#define    SEC_AF_ADDR_HOR_ZONE_SIZE_15                           (AF_BASE1 + 0x0024)
#define    SEC_AF_ADDR_VER_ZONE_SIZE_1                            (AF_BASE1 + 0x0028)
#define    SEC_AF_ADDR_VER_ZONE_SIZE_5                            (AF_BASE1 + 0x002c)
#define    SEC_AF_ADDR_VER_ZONE_SIZE_9                            (AF_BASE1 + 0x0030)
#define    SEC_AF_ADDR_VER_ZONE_SIZE_13                           (AF_BASE1 + 0x0034)
#define    SEC_AF_ADDR_FREQ_IIR_EN_LUM_TH                         (AF_BASE1 + 0x0038)
#define    SEC_AF_ADDR_LDG_COR_EN                                 (AF_BASE1 + 0x003c)
#define    SEC_AF_ADDR_FIR0_G1_G2                                 (AF_BASE1 + 0x0040)
#define    SEC_AF_ADDR_FIR0_G3_G4                                 (AF_BASE1 + 0x0044)
#define    SEC_AF_ADDR_FIR0_G5                                    (AF_BASE1 + 0x0048)
#define    SEC_AF_ADDR_FIR1_G1_G2                                 (AF_BASE1 + 0x004c)
#define    SEC_AF_ADDR_FIR1_G3_G4                                 (AF_BASE1 + 0x0050)
#define    SEC_AF_ADDR_FIR1_G5                                    (AF_BASE1 + 0x0054)
#define    SEC_AF_ADDR_IIR0_G1_G3                                 (AF_BASE1 + 0x0058)
#define    SEC_AF_ADDR_IIR0_G4_G5                                 (AF_BASE1 + 0x005c)
#define    SEC_AF_ADDR_IIR0_G6_G8                                 (AF_BASE1 + 0x0060)
#define    SEC_AF_ADDR_IIR0_G9_G10                                (AF_BASE1 + 0x0064)
#define    SEC_AF_ADDR_IIR1_G1_G3                                 (AF_BASE1 + 0x0068)
#define    SEC_AF_ADDR_IIR1_G4_G5                                 (AF_BASE1 + 0x006c)
#define    SEC_AF_ADDR_IIR1_G6_G8                                 (AF_BASE1 + 0x0070)
#define    SEC_AF_ADDR_IIR1_G9_G10                                (AF_BASE1 + 0x0074)
#define    SEC_AF_ADDR_LDG_FIR0_LOW                               (AF_BASE1 + 0x0078)
#define    SEC_AF_ADDR_LDG_FIR0_HIGH                              (AF_BASE1 + 0x007c)
#define    SEC_AF_ADDR_LDG_FIR1_LOW                               (AF_BASE1 + 0x0080)
#define    SEC_AF_ADDR_LDG_FIR1_HIGH                              (AF_BASE1 + 0x0084)
#define    SEC_AF_ADDR_LDG_IIR0_LOW                               (AF_BASE1 + 0x0088)
#define    SEC_AF_ADDR_LDG_IIR0_HIGH                              (AF_BASE1 + 0x008c)
#define    SEC_AF_ADDR_LDG_IIR1_LOW                               (AF_BASE1 + 0x0090)
#define    SEC_AF_ADDR_LDG_IIR1_HIGH                              (AF_BASE1 + 0x0094)
#define    SEC_AF_ADDR_LDG_FIR_GAIN                               (AF_BASE1 + 0x0098)
#define    SEC_AF_ADDR_LDG_IIR_GAIN                               (AF_BASE1 + 0x009c)
#define    SEC_AF_ADDR_COR_F0_TH_LH                               (AF_BASE1 + 0x00a0)
#define    SEC_AF_ADDR_COR_F1_TH_LH                               (AF_BASE1 + 0x00a4)
#define    SEC_AF_ADDR_COR_I0_TH_LH                               (AF_BASE1 + 0x00a8)
#define    SEC_AF_ADDR_COR_I1_TH_LH                               (AF_BASE1 + 0x00ac)
#define    SEC_AF_ADDR_STAT_MODE_EN                               (AF_BASE1 + 0x00b0)
#define    SEC_AF_ADDR_STAT_TH_F                                  (AF_BASE1 + 0x00b4)
#define    SEC_AF_ADDR_STAT_TH_I                                  (AF_BASE1 + 0x00b8)
#define    SEC_AF_ADDR_STAT_SLP_LIM_F0                            (AF_BASE1 + 0x00bc)
#define    SEC_AF_ADDR_STAT_SLP_LIM_F1                            (AF_BASE1 + 0x00c0)
#define    SEC_AF_ADDR_STAT_SLP_LIM_I0                            (AF_BASE1 + 0x00c4)
#define    SEC_AF_ADDR_STAT_SLP_LIM_I1                            (AF_BASE1 + 0x00c8)
#define    SEC_AF_ADDR_AF_DMA_BASE_1                              (AF_BASE1 + 0x00cc)
#define    SEC_AF_ADDR_AF_DMA_BASE_2                              (AF_BASE1 + 0x00d0)
#define    SEC_AF_ADDR_AF_DMA_BASE_3                              (AF_BASE1 + 0x00d4)
#define    SEC_AF_ADDR_AF_DMA_BASE_4                              (AF_BASE1 + 0x00d8)
#define    SEC_AF_ADDR_DMA_BASE_NUM                               (AF_BASE1 + 0x00dc)
#define    SEC_AF_ADDR_DMA_INFO                                   (AF_BASE1 + 0x00e0)
#define    SEC_AF_ADDR_DEBUG_0                                    (AF_BASE1 + 0x00e4)
#define    SEC_AF_ADDR_DEBUG_1                                    (AF_BASE1 + 0x00e8)
#define    SEC_AF_ADDR_DEBUG_2                                    (AF_BASE1 + 0x00ec)
#define    SEC_AF_ADDR_DEBUG_3                                    (AF_BASE1 + 0x00f0)

//============================================================
// GSM ADDRESS
//============================================================
#define    GSM0_ADDR_BUF_CLR                                  (GSM0_BASE + 0x0000)
#define    GSM0_ADDR_BUF_STATE                                (GSM0_BASE + 0x0004)
#define    GSM0_ADDR_FRM_RATE                                 (GSM0_BASE + 0x0010)
#define    GSM0_ADDR_ADJUST                                   (GSM0_BASE + 0x0020)
#define    GSM0_ADDR_DBGSIG0                                  (GSM0_BASE + 0x0030)

#define    GSM1_ADDR_BUF_CLR                                   (GSM1_BASE + 0x0000)
#define    GSM1_ADDR_BUF_STATE                                 (GSM1_BASE + 0x0004)
#define    GSM1_ADDR_FRM_RATE                                  (GSM1_BASE + 0x0010)
#define    GSM1_ADDR_ADJUST                                    (GSM1_BASE + 0x0020)
#define    GSM1_ADDR_DBGSIG0                                   (GSM1_BASE + 0x0030)

//============================================================
// IPC ADDRESS
//============================================================
#define IPC_ADDR_IP_TRIG                                   (IPC_BASE + 0x0000)
#define IPC_ADDR_SHD_CTRL                                  (IPC_BASE + 0x0004)
#define IPC_ADDR_CONTROL                                   (IPC_BASE + 0x0008)
#define IPC_ADDR_CHK_TRIG                                  (IPC_BASE + 0x000c)
#define IPC_ADDR_DUAL_CHN_SWITCH_CON                       (IPC_BASE + 0x0010)
#define IPC_ADDR_DUAL_CHN_SWITCH_CON_NUM                   (IPC_BASE + 0x0014)
#define IPC_ADDR_DUAL_CHN_SEL                              (IPC_BASE + 0x0018)
#define IPC_ADDR_V0_NEAR_FULL                              (IPC_BASE + 0x001c)
#define IPC_ADDR_V0_NEAR_FULL_THRES                        (IPC_BASE + 0x0020)
#define IPC_ADDR_V1_NEAR_FULL                              (IPC_BASE + 0x0024)
#define IPC_ADDR_V1_NEAR_FULL_THRES                        (IPC_BASE + 0x0028)
#define IPC_ADDR_DF_CHN_COMP_EN                            (IPC_BASE + 0x002c)
#define IPC_ADDR_DF_CH0_ADDR                               (IPC_BASE + 0x0030)
#define IPC_ADDR_DF_CH1_ADDR                               (IPC_BASE + 0x0034)
#define IPC_ADDR_DF_CH2_ADDR                               (IPC_BASE + 0x0038)
#define IPC_ADDR_DF_CH3_ADDR                               (IPC_BASE + 0x003c)
#define IPC_ADDR_DF_CH0_SIZE                               (IPC_BASE + 0x0040)
#define IPC_ADDR_DF_CH1_SIZE                               (IPC_BASE + 0x0044)
#define IPC_ADDR_DF_CH2_SIZE                               (IPC_BASE + 0x0048)
#define IPC_ADDR_DF_CH3_SIZE                               (IPC_BASE + 0x004c)
#define IPC_ADDR_YUV_OFFSET                                (IPC_BASE + 0x0050)
#define IPC_ADDR_WDMA_THRES_0                              (IPC_BASE + 0x0054)
#define IPC_ADDR_WDMA_THRES_1                              (IPC_BASE + 0x0058)
#define IPC_ADDR_RDMA_THRES                                (IPC_BASE + 0x005c)
#define IPC_ADDR_DUAL_M3_ORI_MODE                          (IPC_BASE + 0x0060)
#define IPC_ADDR_M3_V0_URGENT_THRES                        (IPC_BASE + 0x0064)
#define IPC_ADDR_M3_V1_URGENT_THRES                        (IPC_BASE + 0x0068)
#define IPC_ADDR_M3_V0_V0_THRES                            (IPC_BASE + 0x006c)
#define IPC_ADDR_M3_V0_V1_THRES                            (IPC_BASE + 0x0070)
#define IPC_ADDR_M3_V1_V0_THRES                            (IPC_BASE + 0x0074)
#define IPC_ADDR_M3_V1_V1_THRES                            (IPC_BASE + 0x0078)
#define IPC_ADDR_V0_CH0_IN_CNT                             (IPC_BASE + 0x0100)
#define IPC_ADDR_V0_CH1_IN_CNT                             (IPC_BASE + 0x0104)
#define IPC_ADDR_V1_CH0_IN_CNT                             (IPC_BASE + 0x0108)
#define IPC_ADDR_V1_CH1_IN_CNT                             (IPC_BASE + 0x010c)
#define IPC_ADDR_V0_CH0_ERR_CNT                            (IPC_BASE + 0x0110)
#define IPC_ADDR_V0_CH1_ERR_CNT                            (IPC_BASE + 0x0114)
#define IPC_ADDR_V1_CH0_ERR_CNT                            (IPC_BASE + 0x0118)
#define IPC_ADDR_V1_CH1_ERR_CNT                            (IPC_BASE + 0x011c)
#define IPC_ADDR_ERR_CHN_INDEX                             (IPC_BASE + 0x0120)
#define IPC_ADDR_V0_CH0_CHK_FR_CNT                         (IPC_BASE + 0x0124)
#define IPC_ADDR_V0_CH1_CHK_FR_CNT                         (IPC_BASE + 0x0128)
#define IPC_ADDR_V1_CH0_CHK_FR_CNT                         (IPC_BASE + 0x012c)
#define IPC_ADDR_V1_CH1_CHK_FR_CNT                         (IPC_BASE + 0x0130)
#define IPC_ADDR_CHN_OUT_CNT                               (IPC_BASE + 0x0134)
#define IPC_ADDR_IN_OUT_STATE                              (IPC_BASE + 0x0138)
#define IPC_ADDR_IN_CH01_FIFO_CNT                          (IPC_BASE + 0x013c)
#define IPC_ADDR_IN_CH2_FIFO_CNT                           (IPC_BASE + 0x0140)
#define IPC_ADDR_COMP_CH0_DMA_CNT                          (IPC_BASE + 0x0144)
#define IPC_ADDR_COMP_CH1_DMA_CNT                          (IPC_BASE + 0x0148)
#define IPC_ADDR_COMP_CH2_DMA_CNT                          (IPC_BASE + 0x014c)
#define IPC_ADDR_COMP_CH3_DMA_CNT                          (IPC_BASE + 0x0150)
#define IPC_ADDR_FR_PRO_NUM                                (IPC_BASE + 0x0154)
#define IPC_ADDR_CH0_FR_INTERVAL                           (IPC_BASE + 0x0158)
#define IPC_ADDR_CH1_FR_INTERVAL                           (IPC_BASE + 0x015c)

//============================================================
// MCFG ADDRESS
//============================================================
#define    MCFG_ADDR_S0_DPC_CNTL                             (MCFG_BASE + 0x0000)
#define    MCFG_ADDR_S0_DPC_WCHNL                            (MCFG_BASE + 0x0004)
#define    MCFG_ADDR_S0_DPC_RCHNL                            (MCFG_BASE + 0x0008)
#define    MCFG_ADDR_S0_DPC_RESP                             (MCFG_BASE + 0x000c)
#define    MCFG_ADDR_S1_DPC_CNTL                             (MCFG_BASE + 0x0010)
#define    MCFG_ADDR_S1_DPC_WCHNL                            (MCFG_BASE + 0x0014)
#define    MCFG_ADDR_S1_DPC_RCHNL                            (MCFG_BASE + 0x0018)
#define    MCFG_ADDR_S1_DPC_RESP                             (MCFG_BASE + 0x001c)
#define    MCFG_ADDR_S0_LSC_CNTL                             (MCFG_BASE + 0x0020)
#define    MCFG_ADDR_S0_LSC_WCHNL                            (MCFG_BASE + 0x0024)
#define    MCFG_ADDR_S0_LSC_RCHNL                            (MCFG_BASE + 0x0028)
#define    MCFG_ADDR_S0_LSC_RESP                             (MCFG_BASE + 0x002c)
#define    MCFG_ADDR_S1_LSC_CNTL                             (MCFG_BASE + 0x0030)
#define    MCFG_ADDR_S1_LSC_WCHNL                            (MCFG_BASE + 0x0034)
#define    MCFG_ADDR_S1_LSC_RCHNL                            (MCFG_BASE + 0x0038)
#define    MCFG_ADDR_S1_LSC_RESP                             (MCFG_BASE + 0x003c)
#define    MCFG_ADDR_S0_RGAMMA_CNTL                          (MCFG_BASE + 0x0040)
#define    MCFG_ADDR_S0_RGAMMA_WCHNL                         (MCFG_BASE + 0x0044)
#define    MCFG_ADDR_S0_RGAMMA_RCHNL                         (MCFG_BASE + 0x0048)
#define    MCFG_ADDR_S0_RGAMMA_RESP                          (MCFG_BASE + 0x004c)
#define    MCFG_ADDR_S1_RGAMMA_CNTL                          (MCFG_BASE + 0x0050)
#define    MCFG_ADDR_S1_RGAMMA_WCHNL                         (MCFG_BASE + 0x0054)
#define    MCFG_ADDR_S1_RGAMMA_RCHNL                         (MCFG_BASE + 0x0058)
#define    MCFG_ADDR_S1_RGAMMA_RESP                          (MCFG_BASE + 0x005c)
#define    MCFG_ADDR_S0_BGAMMA_CNTL                          (MCFG_BASE + 0x0060)
#define    MCFG_ADDR_S0_BGAMMA_WCHNL                         (MCFG_BASE + 0x0064)
#define    MCFG_ADDR_S0_BGAMMA_RCHNL                         (MCFG_BASE + 0x0068)
#define    MCFG_ADDR_S0_BGAMMA_RESP                          (MCFG_BASE + 0x006c)
#define    MCFG_ADDR_S1_BGAMMA_CNTL                          (MCFG_BASE + 0x0070)
#define    MCFG_ADDR_S1_BGAMMA_WCHNL                         (MCFG_BASE + 0x0074)
#define    MCFG_ADDR_S1_BGAMMA_RCHNL                         (MCFG_BASE + 0x0078)
#define    MCFG_ADDR_S1_BGAMMA_RESP                          (MCFG_BASE + 0x007c)
#define    MCFG_ADDR_S0_GGAMMA_CNTL                          (MCFG_BASE + 0x0080)
#define    MCFG_ADDR_S0_GGAMMA_WCHNL                         (MCFG_BASE + 0x0084)
#define    MCFG_ADDR_S0_GGAMMA_RCHNL                         (MCFG_BASE + 0x0088)
#define    MCFG_ADDR_S0_GGAMMA_RESP                          (MCFG_BASE + 0x008c)
#define    MCFG_ADDR_S1_GGAMMA_CNTL                          (MCFG_BASE + 0x0090)
#define    MCFG_ADDR_S1_GGAMMA_WCHNL                         (MCFG_BASE + 0x0094)
#define    MCFG_ADDR_S1_GGAMMA_RCHNL                         (MCFG_BASE + 0x0098)
#define    MCFG_ADDR_S1_GGAMMA_RESP                          (MCFG_BASE + 0x009c)
#define    MCFG_ADDR_S0_DEFOG_CNTL                           (MCFG_BASE + 0x00a0)
#define    MCFG_ADDR_S0_DEFOG_WCHNL                          (MCFG_BASE + 0x00a4)
#define    MCFG_ADDR_S0_DEFOG_RCHNL                          (MCFG_BASE + 0x00a8)
#define    MCFG_ADDR_S0_DEFOG_RESP                           (MCFG_BASE + 0x00ac)
#define    MCFG_ADDR_S1_DEFOG_CNTL                           (MCFG_BASE + 0x00b0)
#define    MCFG_ADDR_S1_DEFOG_WCHNL                          (MCFG_BASE + 0x00b4)
#define    MCFG_ADDR_S1_DEFOG_RCHNL                          (MCFG_BASE + 0x00b8)
#define    MCFG_ADDR_S1_DEFOG_RESP                           (MCFG_BASE + 0x00bc)
#define    MCFG_ADDR_S0_CLMH0_CNTL                           (MCFG_BASE + 0x00c0)
#define    MCFG_ADDR_S0_CLMH0_WCHNL                          (MCFG_BASE + 0x00c4)
#define    MCFG_ADDR_S0_CLMH0_RCHNL                          (MCFG_BASE + 0x00c8)
#define    MCFG_ADDR_S0_CLMH0_RESP                           (MCFG_BASE + 0x00cc)
#define    MCFG_ADDR_S1_CLMH0_CNTL                           (MCFG_BASE + 0x00d0)
#define    MCFG_ADDR_S1_CLMH0_WCHNL                          (MCFG_BASE + 0x00d4)
#define    MCFG_ADDR_S1_CLMH0_RCHNL                          (MCFG_BASE + 0x00d8)
#define    MCFG_ADDR_S1_CLMH0_RESP                           (MCFG_BASE + 0x00dc)
#define    MCFG_ADDR_S0_CLMH1_CNTL                           (MCFG_BASE + 0x00e0)
#define    MCFG_ADDR_S0_CLMH1_WCHNL                          (MCFG_BASE + 0x00e4)
#define    MCFG_ADDR_S0_CLMH1_RCHNL                          (MCFG_BASE + 0x00e8)
#define    MCFG_ADDR_S0_CLMH1_RESP                           (MCFG_BASE + 0x00ec)
#define    MCFG_ADDR_S1_CLMH1_CNTL                           (MCFG_BASE + 0x00f0)
#define    MCFG_ADDR_S1_CLMH1_WCHNL                          (MCFG_BASE + 0x00f4)
#define    MCFG_ADDR_S1_CLMH1_RCHNL                          (MCFG_BASE + 0x00f8)
#define    MCFG_ADDR_S1_CLMH1_RESP                           (MCFG_BASE + 0x00fc)
#define    MCFG_ADDR_S0_CLMS0_CNTL                           (MCFG_BASE + 0x0100)
#define    MCFG_ADDR_S0_CLMS0_WCHNL                          (MCFG_BASE + 0x0104)
#define    MCFG_ADDR_S0_CLMS0_RCHNL                          (MCFG_BASE + 0x0108)
#define    MCFG_ADDR_S0_CLMS0_RESP                           (MCFG_BASE + 0x010c)
#define    MCFG_ADDR_S1_CLMS0_CNTL                           (MCFG_BASE + 0x0110)
#define    MCFG_ADDR_S1_CLMS0_WCHNL                          (MCFG_BASE + 0x0114)
#define    MCFG_ADDR_S1_CLMS0_RCHNL                          (MCFG_BASE + 0x0118)
#define    MCFG_ADDR_S1_CLMS0_RESP                           (MCFG_BASE + 0x011c)
#define    MCFG_ADDR_S0_CLMS1_CNTL                           (MCFG_BASE + 0x0120)
#define    MCFG_ADDR_S0_CLMS1_WCHNL                          (MCFG_BASE + 0x0124)
#define    MCFG_ADDR_S0_CLMS1_RCHNL                          (MCFG_BASE + 0x0128)
#define    MCFG_ADDR_S0_CLMS1_RESP                           (MCFG_BASE + 0x012c)
#define    MCFG_ADDR_S1_CLMS1_CNTL                           (MCFG_BASE + 0x0130)
#define    MCFG_ADDR_S1_CLMS1_WCHNL                          (MCFG_BASE + 0x0134)
#define    MCFG_ADDR_S1_CLMS1_RCHNL                          (MCFG_BASE + 0x0138)
#define    MCFG_ADDR_S1_CLMS1_RESP                           (MCFG_BASE + 0x013c)
#define    MCFG_ADDR_S0_GIBR_CNTL                            (MCFG_BASE + 0x0140)
#define    MCFG_ADDR_S0_GIBR_WCHNL                           (MCFG_BASE + 0x0144)
#define    MCFG_ADDR_S0_GIBR_RCHNL                           (MCFG_BASE + 0x0148)
#define    MCFG_ADDR_S0_GIBR_RESP                            (MCFG_BASE + 0x014c)
#define    MCFG_ADDR_S0_GIBG_CNTL                            (MCFG_BASE + 0x0150)
#define    MCFG_ADDR_S0_GIBG_WCHNL                           (MCFG_BASE + 0x0154)
#define    MCFG_ADDR_S0_GIBG_RCHNL                           (MCFG_BASE + 0x0158)
#define    MCFG_ADDR_S0_GIBG_RESP                            (MCFG_BASE + 0x015c)
#define    MCFG_ADDR_S0_GIBB_CNTL                            (MCFG_BASE + 0x0160)
#define    MCFG_ADDR_S0_GIBB_WCHNL                           (MCFG_BASE + 0x0164)
#define    MCFG_ADDR_S0_GIBB_RCHNL                           (MCFG_BASE + 0x0168)
#define    MCFG_ADDR_S0_GIBB_RESP                            (MCFG_BASE + 0x016c)
#define    MCFG_ADDR_S1_GIBR_CNTL                            (MCFG_BASE + 0x0170)
#define    MCFG_ADDR_S1_GIBR_WCHNL                           (MCFG_BASE + 0x0174)
#define    MCFG_ADDR_S1_GIBR_RCHNL                           (MCFG_BASE + 0x0178)
#define    MCFG_ADDR_S1_GIBR_RESP                            (MCFG_BASE + 0x017c)
#define    MCFG_ADDR_S1_GIBG_CNTL                            (MCFG_BASE + 0x0180)
#define    MCFG_ADDR_S1_GIBG_WCHNL                           (MCFG_BASE + 0x0184)
#define    MCFG_ADDR_S1_GIBG_RCHNL                           (MCFG_BASE + 0x0188)
#define    MCFG_ADDR_S1_GIBG_RESP                            (MCFG_BASE + 0x018c)
#define    MCFG_ADDR_S1_GIBB_CNTL                            (MCFG_BASE + 0x0190)
#define    MCFG_ADDR_S1_GIBB_WCHNL                           (MCFG_BASE + 0x0194)
#define    MCFG_ADDR_S1_GIBB_RCHNL                           (MCFG_BASE + 0x0198)
#define    MCFG_ADDR_S1_GIBB_RESP                            (MCFG_BASE + 0x019c)
#define    MCFG_ADDR_S0_GSM_CNTL                             (MCFG_BASE + 0x01a0)
#define    MCFG_ADDR_S0_GSM_WCHNL                            (MCFG_BASE + 0x01a4)
#define    MCFG_ADDR_S0_GSM_RCHNL                            (MCFG_BASE + 0x01a8)
#define    MCFG_ADDR_S0_GSM_RESP                             (MCFG_BASE + 0x01ac)
#define    MCFG_ADDR_S1_GSM_CNTL                             (MCFG_BASE + 0x01b0)
#define    MCFG_ADDR_S1_GSM_WCHNL                            (MCFG_BASE + 0x01b4)
#define    MCFG_ADDR_S1_GSM_RCHNL                            (MCFG_BASE + 0x01b8)
#define    MCFG_ADDR_S1_GSM_RESP                             (MCFG_BASE + 0x01bc)
#define    MCFG_ADDR_S0_LCE_CNTL                             (MCFG_BASE + 0x01c0)
#define    MCFG_ADDR_S0_LCE_WCHNL                            (MCFG_BASE + 0x01c4)
#define    MCFG_ADDR_S0_LCE_RCHNL                            (MCFG_BASE + 0x01c8)
#define    MCFG_ADDR_S0_LCE_RESP                             (MCFG_BASE + 0x01cc)
#define    MCFG_ADDR_S1_LCE_CNTL                             (MCFG_BASE + 0x01d0)
#define    MCFG_ADDR_S1_LCE_WCHNL                            (MCFG_BASE + 0x01d4)
#define    MCFG_ADDR_S1_LCE_RCHNL                            (MCFG_BASE + 0x01d8)
#define    MCFG_ADDR_S1_LCE_RESP                             (MCFG_BASE + 0x01dc)
#define    MCFG_ADDR_S0_LCEP_CNTL                            (MCFG_BASE + 0x01e0)
#define    MCFG_ADDR_S0_LCEP_WCHNL                           (MCFG_BASE + 0x01e4)
#define    MCFG_ADDR_S0_LCEP_RCHNL                           (MCFG_BASE + 0x01e8)
#define    MCFG_ADDR_S0_LCEP_RESP                            (MCFG_BASE + 0x01ec)
#define    MCFG_ADDR_S1_LCEP_CNTL                            (MCFG_BASE + 0x01f0)
#define    MCFG_ADDR_S1_LCEP_WCHNL                           (MCFG_BASE + 0x01f4)
#define    MCFG_ADDR_S1_LCEP_RCHNL                           (MCFG_BASE + 0x01f8)
#define    MCFG_ADDR_S1_LCEP_RESP                            (MCFG_BASE + 0x01fc)
#define    MCFG_ADDR_S0_LCEY_CNTL                            (MCFG_BASE + 0x0200)
#define    MCFG_ADDR_S0_LCEY_WCHNL                           (MCFG_BASE + 0x0204)
#define    MCFG_ADDR_S0_LCEY_RCHNL                           (MCFG_BASE + 0x0208)
#define    MCFG_ADDR_S0_LCEY_RESP                            (MCFG_BASE + 0x020c)
#define    MCFG_ADDR_S1_LCEY_CNTL                            (MCFG_BASE + 0x0210)
#define    MCFG_ADDR_S1_LCEY_WCHNL                           (MCFG_BASE + 0x0214)
#define    MCFG_ADDR_S1_LCEY_RCHNL                           (MCFG_BASE + 0x0218)
#define    MCFG_ADDR_S1_LCEY_RESP                            (MCFG_BASE + 0x021c)
#define    MCFG_ADDR_ADR_VSHD_CNTL                           (MCFG_BASE + 0x0300)
#define    MCFG_ADDR_ADR_VSHD_WCHNL                          (MCFG_BASE + 0x0304)
#define    MCFG_ADDR_ADR_VSHD_RCHNL                          (MCFG_BASE + 0x0308)
#define    MCFG_ADDR_ADR_VSHD_RESP                           (MCFG_BASE + 0x030c)
#define    MCFG_ADDR_WDR_VSHD_CNTL                           (MCFG_BASE + 0x0310)
#define    MCFG_ADDR_WDR_VSHD_WCHNL                          (MCFG_BASE + 0x0314)
#define    MCFG_ADDR_WDR_VSHD_RCHNL                          (MCFG_BASE + 0x0318)
#define    MCFG_ADDR_WDR_VSHD_RESP                           (MCFG_BASE + 0x031c)
#define    MCFG_ADDR_MSCA_VSHD_CNTL                          (MCFG_BASE + 0x0320)
#define    MCFG_ADDR_MSCA_VSHD_WCHNL                         (MCFG_BASE + 0x0324)
#define    MCFG_ADDR_MSCA_VSHD_RCHNL                         (MCFG_BASE + 0x0328)
#define    MCFG_ADDR_MSCA_VSHD_RESP                          (MCFG_BASE + 0x032c)
#define    MCFG_ADDR_ADR_VSHD_REGPAR                         (MCFG_BASE + 0x0400)
#define    MCFG_ADDR_ADR_VSHD_MEMPAR                         (MCFG_BASE + 0x0404)
#define    MCFG_ADDR_ADR_VSHD_START                          (MCFG_BASE + 0x0408)
#define    MCFG_ADDR_ADR_VSHD_DONE                           (MCFG_BASE + 0x040c)
#define    MCFG_ADDR_WDR_VSHD_REGPAR                         (MCFG_BASE + 0x0410)
#define    MCFG_ADDR_WDR_VSHD_MEMPAR                         (MCFG_BASE + 0x0414)
#define    MCFG_ADDR_WDR_VSHD_START                          (MCFG_BASE + 0x0418)
#define    MCFG_ADDR_WDR_VSHD_DONE                           (MCFG_BASE + 0x041c)
#define    MCFG_ADDR_MSCA_VSHD_CNTRL                         (MCFG_BASE + 0x0420)

//============================================================
// MSCA ADDRESS
//============================================================
#define    MAIN_MSCA_ADDR_CH_WORK_EN                          (MSCALER0_BASE + 0x0008)
#define    MAIN_MSCA_ADDR_FORCE                               (MSCALER0_BASE + 0x000c)
#define    MAIN_MSCA_ADDR_CTRL                                (MSCALER0_BASE + 0x0010)
#define    MAIN_MSCA_ADDR_MASK_EN                             (MSCALER0_BASE + 0x0014)
#define    MAIN_MSCA_ADDR_OSD_EN                              (MSCALER0_BASE + 0x0018)
#define    MAIN_MSCA_ADDR_COEF_FIX_EN                         (MSCALER0_BASE + 0x0028)
#define    MAIN_MSCA_ADDR_MIRR_FLIP_RSMP_SAMP_DONE            (MSCALER0_BASE + 0x002c)
#define    MAIN_MSCA_ADDR_CLK_GATE_EN                         (MSCALER0_BASE + 0x0030)
#define    MAIN_MSCA_ADDR_CLK_GATE                            (MSCALER0_BASE + 0x0034)
#define    MAIN_MSCA_ADDR_OSD_COEF_R                          (MSCALER0_BASE + 0x0050)
#define    MAIN_MSCA_ADDR_OSD_COEF_G                          (MSCALER0_BASE + 0x0054)
#define    MAIN_MSCA_ADDR_OSD_COEF_B                          (MSCALER0_BASE + 0x0058)
#define    MAIN_MSCA_ADDR_OSD_COEF_OFT                        (MSCALER0_BASE + 0x005c)
#define    MAIN_MSCA_ADDR_OSD_MODE                            (MSCALER0_BASE + 0x0060)
#define    MAIN_MSCA_ADDR_OSD_ARGB_TYPE                       (MSCALER0_BASE + 0x0064)
#define    MAIN_MSCA_ADDR_CH0_PRIO                            (MSCALER0_BASE + 0x0070)
#define    MAIN_MSCA_ADDR_CH1_PRIO                            (MSCALER0_BASE + 0x0074)
#define    MAIN_MSCA_ADDR_CH2_PRIO                            (MSCALER0_BASE + 0x0078)
#define    MAIN_MSCA_ADDR_SRC_RSZ_POS                         (MSCALER0_BASE + 0x0080)
#define    MAIN_MSCA_ADDR_SRC_RSZ_SIZE                        (MSCALER0_BASE + 0x0084)
#define    MAIN_MSCA_ADDR_COEF_SEL                            (MSCALER0_BASE + 0x0088)
#define    MAIN_MSCA_ADDR_CH0_BEFORE_IRQ                      (MSCALER0_BASE + 0x0090)
#define    MAIN_MSCA_ADDR_CH1_BEFORE_IRQ                      (MSCALER0_BASE + 0x0094)
#define    MAIN_MSCA_ADDR_CH2_BEFORE_IRQ                      (MSCALER0_BASE + 0x0098)
#define    MAIN_MSCA_ADDR_CH0_FCROP_POS                       (MSCALER0_BASE + 0x00a0)
#define    MAIN_MSCA_ADDR_CH0_FCROP_IMG                       (MSCALER0_BASE + 0x00a4)
#define    MAIN_MSCA_ADDR_CH1_FCROP_POS                       (MSCALER0_BASE + 0x00a8)
#define    MAIN_MSCA_ADDR_CH1_FCROP_IMG                       (MSCALER0_BASE + 0x00ac)
#define    MAIN_MSCA_ADDR_CH2_FCROP_POS                       (MSCALER0_BASE + 0x00b0)
#define    MAIN_MSCA_ADDR_CH2_FCROP_IMG                       (MSCALER0_BASE + 0x00b4)
#define    MAIN_MSCA_ADDR_WORK_STAT                           (MSCALER0_BASE + 0x00e0)
#define    MAIN_MSCA_ADDR_SYS_PRO_CLK_EN                      (MSCALER0_BASE + 0x00f0)
#define    MAIN_MSCA_ADDR_CH0_CLK_NUM                         (MSCALER0_BASE + 0x00f4)
#define    MAIN_MSCA_ADDR_CH1_CLK_NUM                         (MSCALER0_BASE + 0x00f8)
#define    MAIN_MSCA_ADDR_CH2_CLK_NUM                         (MSCALER0_BASE + 0x00fc)
#define    MAIN_MSCA_ADDR_CH0_RSZ_SIZE                        (MSCALER0_BASE + 0x0100)
#define    MAIN_MSCA_ADDR_CH0_RSZ_STEP                        (MSCALER0_BASE + 0x0104)
#define    MAIN_MSCA_ADDR_CH0_CROP_POS                        (MSCALER0_BASE + 0x0128)
#define    MAIN_MSCA_ADDR_CH0_CROP_SIZE                       (MSCALER0_BASE + 0x012c)
#define    MAIN_MSCA_ADDR_CH0_FR_CTRL_LOOP                    (MSCALER0_BASE + 0x0130)
#define    MAIN_MSCA_ADDR_CH0_FR_CTRL_MASK                    (MSCALER0_BASE + 0x0134)
#define    MAIN_MSCA_ADDR_CH0_MS0_POS                         (MSCALER0_BASE + 0x0138)
#define    MAIN_MSCA_ADDR_CH0_MS0_SIZE                        (MSCALER0_BASE + 0x013c)
#define    MAIN_MSCA_ADDR_CH0_MS0_VALUE                       (MSCALER0_BASE + 0x0140)
#define    MAIN_MSCA_ADDR_CH0_MS1_POS                         (MSCALER0_BASE + 0x0144)
#define    MAIN_MSCA_ADDR_CH0_MS1_SIZE                        (MSCALER0_BASE + 0x0148)
#define    MAIN_MSCA_ADDR_CH0_MS1_VALUE                       (MSCALER0_BASE + 0x014c)
#define    MAIN_MSCA_ADDR_CH0_MS2_POS                         (MSCALER0_BASE + 0x0150)
#define    MAIN_MSCA_ADDR_CH0_MS2_SIZE                        (MSCALER0_BASE + 0x0154)
#define    MAIN_MSCA_ADDR_CH0_MS2_VALUE                       (MSCALER0_BASE + 0x0158)
#define    MAIN_MSCA_ADDR_CH0_MS3_POS                         (MSCALER0_BASE + 0x015c)
#define    MAIN_MSCA_ADDR_CH0_MS3_SIZE                        (MSCALER0_BASE + 0x0160)
#define    MAIN_MSCA_ADDR_CH0_MS3_VALUE                       (MSCALER0_BASE + 0x0164)
#define    MAIN_MSCA_ADDR_CH0_OUT_FMT                         (MSCALER0_BASE + 0x0168)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_Y_ADDR                   (MSCALER0_BASE + 0x016c)
#define    MAIN_MSCA_ADDR_CH0_Y_ADDR_FIFO_STA                 (MSCALER0_BASE + 0x0170)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_Y_LAST_ADDR              (MSCALER0_BASE + 0x0174)
#define    MAIN_MSCA_ADDR_CH0_Y_LAST_ADDR_FIFO_STA            (MSCALER0_BASE + 0x017c)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_Y_STRIDE                 (MSCALER0_BASE + 0x0180)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_UV_ADDR                  (MSCALER0_BASE + 0x0184)
#define    MAIN_MSCA_ADDR_CH0_UV_ADDR_FIFO_STA                (MSCALER0_BASE + 0x0188)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_UV_LAST_ADDR             (MSCALER0_BASE + 0x018c)
#define    MAIN_MSCA_ADDR_CH0_UV_LAST_ADDR_FIFO_STA           (MSCALER0_BASE + 0x0194)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_UV_STRIDE                (MSCALER0_BASE + 0x0198)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_Y_ADDR_CLR               (MSCALER0_BASE + 0x019c)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_UV_ADDR_CLR              (MSCALER0_BASE + 0x01a0)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_Y_LAST_ADDR_CLR          (MSCALER0_BASE + 0x01a4)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_UV_LAST_ADDR_CLR         (MSCALER0_BASE + 0x01a8)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_Y_ADDR_SEL               (MSCALER0_BASE + 0x01ac)
#define    MAIN_MSCA_ADDR_CH0_DMAOUT_UV_ADDR_SEL              (MSCALER0_BASE + 0x01b0)
#define    MAIN_MSCA_ADDR_CH0_COE_ZERO_VRSZ_H                 (MSCALER0_BASE + 0x01c0)
#define    MAIN_MSCA_ADDR_CH0_COE_ZERO_VRSZ_L                 (MSCALER0_BASE + 0x01c4)
#define    MAIN_MSCA_ADDR_CH0_COE_ZERO_HRSZ_H                 (MSCALER0_BASE + 0x01c8)
#define    MAIN_MSCA_ADDR_CH0_COE_ZERO_HRSZ_L                 (MSCALER0_BASE + 0x01cc)
#define    MAIN_MSCA_ADDR_CH0_COE_OFT                         (MSCALER0_BASE + 0x01d0)
#define    MAIN_MSCA_ADDR_CH0_ARF                             (MSCALER0_BASE + 0x01f0)
#define    MAIN_MSCA_ADDR_CH0_CLR                             (MSCALER0_BASE + 0x01f4)
#define    MAIN_MSCA_ADDR_CH1_RSZ_SIZE                        (MSCALER0_BASE + 0x0200)
#define    MAIN_MSCA_ADDR_CH1_RSZ_STEP                        (MSCALER0_BASE + 0x0204)
#define    MAIN_MSCA_ADDR_CH1_CROP_POS                        (MSCALER0_BASE + 0x0228)
#define    MAIN_MSCA_ADDR_CH1_CROP_SIZE                       (MSCALER0_BASE + 0x022c)
#define    MAIN_MSCA_ADDR_CH1_FR_CTRL_LOOP                    (MSCALER0_BASE + 0x0230)
#define    MAIN_MSCA_ADDR_CH1_FR_CTRL_MASK                    (MSCALER0_BASE + 0x0234)
#define    MAIN_MSCA_ADDR_CH1_MS0_POS                         (MSCALER0_BASE + 0x0238)
#define    MAIN_MSCA_ADDR_CH1_MS0_SIZE                        (MSCALER0_BASE + 0x023c)
#define    MAIN_MSCA_ADDR_CH1_MS0_VALUE                       (MSCALER0_BASE + 0x0240)
#define    MAIN_MSCA_ADDR_CH1_MS1_POS                         (MSCALER0_BASE + 0x0244)
#define    MAIN_MSCA_ADDR_CH1_MS1_SIZE                        (MSCALER0_BASE + 0x0248)
#define    MAIN_MSCA_ADDR_CH1_MS1_VALUE                       (MSCALER0_BASE + 0x024c)
#define    MAIN_MSCA_ADDR_CH1_MS2_POS                         (MSCALER0_BASE + 0x0250)
#define    MAIN_MSCA_ADDR_CH1_MS2_SIZE                        (MSCALER0_BASE + 0x0254)
#define    MAIN_MSCA_ADDR_CH1_MS2_VALUE                       (MSCALER0_BASE + 0x0258)
#define    MAIN_MSCA_ADDR_CH1_MS3_POS                         (MSCALER0_BASE + 0x025c)
#define    MAIN_MSCA_ADDR_CH1_MS3_SIZE                        (MSCALER0_BASE + 0x0260)
#define    MAIN_MSCA_ADDR_CH1_MS3_VALUE                       (MSCALER0_BASE + 0x0264)
#define    MAIN_MSCA_ADDR_CH1_OUT_FMT                         (MSCALER0_BASE + 0x0268)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_Y_ADDR                   (MSCALER0_BASE + 0x026c)
#define    MAIN_MSCA_ADDR_CH1_Y_ADDR_FIFO_STA                 (MSCALER0_BASE + 0x0270)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_Y_LAST_ADDR              (MSCALER0_BASE + 0x0274)
#define    MAIN_MSCA_ADDR_CH1_Y_LAST_ADDR_FIFO_STA            (MSCALER0_BASE + 0x027c)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_Y_STRIDE                 (MSCALER0_BASE + 0x0280)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_UV_ADDR                  (MSCALER0_BASE + 0x0284)
#define    MAIN_MSCA_ADDR_CH1_UV_ADDR_FIFO_STA                (MSCALER0_BASE + 0x0288)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_UV_LAST_ADDR             (MSCALER0_BASE + 0x028c)
#define    MAIN_MSCA_ADDR_CH1_UV_LAST_ADDR_FIFO_STA           (MSCALER0_BASE + 0x0294)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_UV_STRIDE                (MSCALER0_BASE + 0x0298)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_Y_ADDR_CLR               (MSCALER0_BASE + 0x029c)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_UV_ADDR_CLR              (MSCALER0_BASE + 0x02a0)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_Y_LAST_ADDR_CLR          (MSCALER0_BASE + 0x02a4)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_UV_LAST_ADDR_CLR         (MSCALER0_BASE + 0x02a8)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_Y_ADDR_SEL               (MSCALER0_BASE + 0x02ac)
#define    MAIN_MSCA_ADDR_CH1_DMAOUT_UV_ADDR_SEL              (MSCALER0_BASE + 0x02b0)
#define    MAIN_MSCA_ADDR_CH1_COE_ZERO_VRSZ_H                 (MSCALER0_BASE + 0x02c0)
#define    MAIN_MSCA_ADDR_CH1_COE_ZERO_VRSZ_L                 (MSCALER0_BASE + 0x02c4)
#define    MAIN_MSCA_ADDR_CH1_COE_ZERO_HRSZ_H                 (MSCALER0_BASE + 0x02c8)
#define    MAIN_MSCA_ADDR_CH1_COE_ZERO_HRSZ_L                 (MSCALER0_BASE + 0x02cc)
#define    MAIN_MSCA_ADDR_CH1_COE_OFT                         (MSCALER0_BASE + 0x02d0)
#define    MAIN_MSCA_ADDR_CH1_ARF                             (MSCALER0_BASE + 0x02f0)
#define    MAIN_MSCA_ADDR_CH1_CLR                             (MSCALER0_BASE + 0x02f4)
#define    MAIN_MSCA_ADDR_CH2_RSZ_SIZE                        (MSCALER0_BASE + 0x0300)
#define    MAIN_MSCA_ADDR_CH2_RSZ_STEP                        (MSCALER0_BASE + 0x0304)
#define    MAIN_MSCA_ADDR_CH2_CROP_POS                        (MSCALER0_BASE + 0x0328)
#define    MAIN_MSCA_ADDR_CH2_CROP_SIZE                       (MSCALER0_BASE + 0x032c)
#define    MAIN_MSCA_ADDR_CH2_FR_CTRL_LOOP                    (MSCALER0_BASE + 0x0330)
#define    MAIN_MSCA_ADDR_CH2_FR_CTRL_MASK                    (MSCALER0_BASE + 0x0334)
#define    MAIN_MSCA_ADDR_CH2_MS0_POS                         (MSCALER0_BASE + 0x0338)
#define    MAIN_MSCA_ADDR_CH2_MS0_SIZE                        (MSCALER0_BASE + 0x033c)
#define    MAIN_MSCA_ADDR_CH2_MS0_VALUE                       (MSCALER0_BASE + 0x0340)
#define    MAIN_MSCA_ADDR_CH2_MS1_POS                         (MSCALER0_BASE + 0x0344)
#define    MAIN_MSCA_ADDR_CH2_MS1_SIZE                        (MSCALER0_BASE + 0x0348)
#define    MAIN_MSCA_ADDR_CH2_MS1_VALUE                       (MSCALER0_BASE + 0x034c)
#define    MAIN_MSCA_ADDR_CH2_MS2_POS                         (MSCALER0_BASE + 0x0350)
#define    MAIN_MSCA_ADDR_CH2_MS2_SIZE                        (MSCALER0_BASE + 0x0354)
#define    MAIN_MSCA_ADDR_CH2_MS2_VALUE                       (MSCALER0_BASE + 0x0358)
#define    MAIN_MSCA_ADDR_CH2_MS3_POS                         (MSCALER0_BASE + 0x035c)
#define    MAIN_MSCA_ADDR_CH2_MS3_SIZE                        (MSCALER0_BASE + 0x0360)
#define    MAIN_MSCA_ADDR_CH2_MS3_VALUE                       (MSCALER0_BASE + 0x0364)
#define    MAIN_MSCA_ADDR_CH2_OUT_FMT                         (MSCALER0_BASE + 0x0368)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_Y_ADDR                   (MSCALER0_BASE + 0x036c)
#define    MAIN_MSCA_ADDR_CH2_Y_ADDR_FIFO_STA                 (MSCALER0_BASE + 0x0370)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_Y_LAST_ADDR              (MSCALER0_BASE + 0x0374)
#define    MAIN_MSCA_ADDR_CH2_Y_LAST_ADDR_FIFO_STA            (MSCALER0_BASE + 0x037c)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_Y_STRIDE                 (MSCALER0_BASE + 0x0380)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_UV_ADDR                  (MSCALER0_BASE + 0x0384)
#define    MAIN_MSCA_ADDR_CH2_UV_ADDR_FIFO_STA                (MSCALER0_BASE + 0x0388)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_UV_LAST_ADDR             (MSCALER0_BASE + 0x038c)
#define    MAIN_MSCA_ADDR_CH2_UV_LAST_ADDR_FIFO_STA           (MSCALER0_BASE + 0x0394)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_UV_STRIDE                (MSCALER0_BASE + 0x0398)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_Y_ADDR_CLR               (MSCALER0_BASE + 0x039c)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_UV_ADDR_CLR              (MSCALER0_BASE + 0x03a0)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_Y_LAST_ADDR_CLR          (MSCALER0_BASE + 0x03a4)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_UV_LAST_ADDR_CLR         (MSCALER0_BASE + 0x03a8)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_Y_ADDR_SEL               (MSCALER0_BASE + 0x03ac)
#define    MAIN_MSCA_ADDR_CH2_DMAOUT_UV_ADDR_SEL              (MSCALER0_BASE + 0x03b0)
#define    MAIN_MSCA_ADDR_CH2_COE_ZERO_VRSZ_H                 (MSCALER0_BASE + 0x03c0)
#define    MAIN_MSCA_ADDR_CH2_COE_ZERO_VRSZ_L                 (MSCALER0_BASE + 0x03c4)
#define    MAIN_MSCA_ADDR_CH2_COE_ZERO_HRSZ_H                 (MSCALER0_BASE + 0x03c8)
#define    MAIN_MSCA_ADDR_CH2_COE_ZERO_HRSZ_L                 (MSCALER0_BASE + 0x03cc)
#define    MAIN_MSCA_ADDR_CH2_COE_OFT                         (MSCALER0_BASE + 0x03d0)
#define    MAIN_MSCA_ADDR_CH2_ARF                             (MSCALER0_BASE + 0x03f0)
#define    MAIN_MSCA_ADDR_CH2_CLR                             (MSCALER0_BASE + 0x03f4)
#define    MAIN_MSCA_ADDR_CH0_LINE0_POS                       (MSCALER0_BASE + 0x0400)
#define    MAIN_MSCA_ADDR_CH0_LINE0_SIZE                      (MSCALER0_BASE + 0x0404)
#define    MAIN_MSCA_ADDR_CH0_LINE0_PAR0                      (MSCALER0_BASE + 0x0408)
#define    MAIN_MSCA_ADDR_CH0_LINE0_PAR1                      (MSCALER0_BASE + 0x040c)
#define    MAIN_MSCA_ADDR_CH0_LINE1_POS                       (MSCALER0_BASE + 0x0410)
#define    MAIN_MSCA_ADDR_CH0_LINE1_SIZE                      (MSCALER0_BASE + 0x0414)
#define    MAIN_MSCA_ADDR_CH0_LINE1_PAR0                      (MSCALER0_BASE + 0x0418)
#define    MAIN_MSCA_ADDR_CH0_LINE1_PAR1                      (MSCALER0_BASE + 0x041c)
#define    MAIN_MSCA_ADDR_CH0_LINE2_POS                       (MSCALER0_BASE + 0x0420)
#define    MAIN_MSCA_ADDR_CH0_LINE2_SIZE                      (MSCALER0_BASE + 0x0424)
#define    MAIN_MSCA_ADDR_CH0_LINE2_PAR0                      (MSCALER0_BASE + 0x0428)
#define    MAIN_MSCA_ADDR_CH0_LINE2_PAR1                      (MSCALER0_BASE + 0x042c)
#define    MAIN_MSCA_ADDR_CH0_LINE3_POS                       (MSCALER0_BASE + 0x0430)
#define    MAIN_MSCA_ADDR_CH0_LINE3_SIZE                      (MSCALER0_BASE + 0x0434)
#define    MAIN_MSCA_ADDR_CH0_LINE3_PAR0                      (MSCALER0_BASE + 0x0438)
#define    MAIN_MSCA_ADDR_CH0_LINE3_PAR1                      (MSCALER0_BASE + 0x043c)
#define    MAIN_MSCA_ADDR_CH0_LINE4_POS                       (MSCALER0_BASE + 0x0440)
#define    MAIN_MSCA_ADDR_CH0_LINE4_SIZE                      (MSCALER0_BASE + 0x0444)
#define    MAIN_MSCA_ADDR_CH0_LINE4_PAR0                      (MSCALER0_BASE + 0x0448)
#define    MAIN_MSCA_ADDR_CH0_LINE4_PAR1                      (MSCALER0_BASE + 0x044c)
#define    MAIN_MSCA_ADDR_CH0_LINE5_POS                       (MSCALER0_BASE + 0x0450)
#define    MAIN_MSCA_ADDR_CH0_LINE5_SIZE                      (MSCALER0_BASE + 0x0454)
#define    MAIN_MSCA_ADDR_CH0_LINE5_PAR0                      (MSCALER0_BASE + 0x0458)
#define    MAIN_MSCA_ADDR_CH0_LINE5_PAR1                      (MSCALER0_BASE + 0x045c)
#define    MAIN_MSCA_ADDR_CH0_LINE6_POS                       (MSCALER0_BASE + 0x0460)
#define    MAIN_MSCA_ADDR_CH0_LINE6_SIZE                      (MSCALER0_BASE + 0x0464)
#define    MAIN_MSCA_ADDR_CH0_LINE6_PAR0                      (MSCALER0_BASE + 0x0468)
#define    MAIN_MSCA_ADDR_CH0_LINE6_PAR1                      (MSCALER0_BASE + 0x046c)
#define    MAIN_MSCA_ADDR_CH0_LINE7_POS                       (MSCALER0_BASE + 0x0470)
#define    MAIN_MSCA_ADDR_CH0_LINE7_SIZE                      (MSCALER0_BASE + 0x0474)
#define    MAIN_MSCA_ADDR_CH0_LINE7_PAR0                      (MSCALER0_BASE + 0x0478)
#define    MAIN_MSCA_ADDR_CH0_LINE7_PAR1                      (MSCALER0_BASE + 0x047c)
#define    MAIN_MSCA_ADDR_CH0_LINE8_POS                       (MSCALER0_BASE + 0x0480)
#define    MAIN_MSCA_ADDR_CH0_LINE8_SIZE                      (MSCALER0_BASE + 0x0484)
#define    MAIN_MSCA_ADDR_CH0_LINE8_PAR0                      (MSCALER0_BASE + 0x0488)
#define    MAIN_MSCA_ADDR_CH0_LINE8_PAR1                      (MSCALER0_BASE + 0x048c)
#define    MAIN_MSCA_ADDR_CH0_LINE9_POS                       (MSCALER0_BASE + 0x0490)
#define    MAIN_MSCA_ADDR_CH0_LINE9_SIZE                      (MSCALER0_BASE + 0x0494)
#define    MAIN_MSCA_ADDR_CH0_LINE9_PAR0                      (MSCALER0_BASE + 0x0498)
#define    MAIN_MSCA_ADDR_CH0_LINE9_PAR1                      (MSCALER0_BASE + 0x049c)
#define    MAIN_MSCA_ADDR_CH0_LINE10_POS                      (MSCALER0_BASE + 0x04a0)
#define    MAIN_MSCA_ADDR_CH0_LINE10_SIZE                     (MSCALER0_BASE + 0x04a4)
#define    MAIN_MSCA_ADDR_CH0_LINE10_PAR0                     (MSCALER0_BASE + 0x04a8)
#define    MAIN_MSCA_ADDR_CH0_LINE10_PAR1                     (MSCALER0_BASE + 0x04ac)
#define    MAIN_MSCA_ADDR_CH0_LINE11_POS                      (MSCALER0_BASE + 0x04b0)
#define    MAIN_MSCA_ADDR_CH0_LINE11_SIZE                     (MSCALER0_BASE + 0x04b4)
#define    MAIN_MSCA_ADDR_CH0_LINE11_PAR0                     (MSCALER0_BASE + 0x04b8)
#define    MAIN_MSCA_ADDR_CH0_LINE11_PAR1                     (MSCALER0_BASE + 0x04bc)
#define    MAIN_MSCA_ADDR_CH0_LINE12_POS                      (MSCALER0_BASE + 0x04c0)
#define    MAIN_MSCA_ADDR_CH0_LINE12_SIZE                     (MSCALER0_BASE + 0x04c4)
#define    MAIN_MSCA_ADDR_CH0_LINE12_PAR0                     (MSCALER0_BASE + 0x04c8)
#define    MAIN_MSCA_ADDR_CH0_LINE12_PAR1                     (MSCALER0_BASE + 0x04cc)
#define    MAIN_MSCA_ADDR_CH0_LINE13_POS                      (MSCALER0_BASE + 0x04d0)
#define    MAIN_MSCA_ADDR_CH0_LINE13_SIZE                     (MSCALER0_BASE + 0x04d4)
#define    MAIN_MSCA_ADDR_CH0_LINE13_PAR0                     (MSCALER0_BASE + 0x04d8)
#define    MAIN_MSCA_ADDR_CH0_LINE13_PAR1                     (MSCALER0_BASE + 0x04dc)
#define    MAIN_MSCA_ADDR_CH0_LINE14_POS                      (MSCALER0_BASE + 0x04e0)
#define    MAIN_MSCA_ADDR_CH0_LINE14_SIZE                     (MSCALER0_BASE + 0x04e4)
#define    MAIN_MSCA_ADDR_CH0_LINE14_PAR0                     (MSCALER0_BASE + 0x04e8)
#define    MAIN_MSCA_ADDR_CH0_LINE14_PAR1                     (MSCALER0_BASE + 0x04ec)
#define    MAIN_MSCA_ADDR_CH0_LINE15_POS                      (MSCALER0_BASE + 0x04f0)
#define    MAIN_MSCA_ADDR_CH0_LINE15_SIZE                     (MSCALER0_BASE + 0x04f4)
#define    MAIN_MSCA_ADDR_CH0_LINE15_PAR0                     (MSCALER0_BASE + 0x04f8)
#define    MAIN_MSCA_ADDR_CH0_LINE15_PAR1                     (MSCALER0_BASE + 0x04fc)
#define    MAIN_MSCA_ADDR_CH1_LINE0_POS                       (MSCALER0_BASE + 0x0500)
#define    MAIN_MSCA_ADDR_CH1_LINE0_SIZE                      (MSCALER0_BASE + 0x0504)
#define    MAIN_MSCA_ADDR_CH1_LINE0_PAR0                      (MSCALER0_BASE + 0x0508)
#define    MAIN_MSCA_ADDR_CH1_LINE0_PAR1                      (MSCALER0_BASE + 0x050c)
#define    MAIN_MSCA_ADDR_CH1_LINE1_POS                       (MSCALER0_BASE + 0x0510)
#define    MAIN_MSCA_ADDR_CH1_LINE1_SIZE                      (MSCALER0_BASE + 0x0514)
#define    MAIN_MSCA_ADDR_CH1_LINE1_PAR0                      (MSCALER0_BASE + 0x0518)
#define    MAIN_MSCA_ADDR_CH1_LINE1_PAR1                      (MSCALER0_BASE + 0x051c)
#define    MAIN_MSCA_ADDR_CH1_LINE2_POS                       (MSCALER0_BASE + 0x0520)
#define    MAIN_MSCA_ADDR_CH1_LINE2_SIZE                      (MSCALER0_BASE + 0x0524)
#define    MAIN_MSCA_ADDR_CH1_LINE2_PAR0                      (MSCALER0_BASE + 0x0528)
#define    MAIN_MSCA_ADDR_CH1_LINE2_PAR1                      (MSCALER0_BASE + 0x052c)
#define    MAIN_MSCA_ADDR_CH1_LINE3_POS                       (MSCALER0_BASE + 0x0530)
#define    MAIN_MSCA_ADDR_CH1_LINE3_SIZE                      (MSCALER0_BASE + 0x0534)
#define    MAIN_MSCA_ADDR_CH1_LINE3_PAR0                      (MSCALER0_BASE + 0x0538)
#define    MAIN_MSCA_ADDR_CH1_LINE3_PAR1                      (MSCALER0_BASE + 0x053c)
#define    MAIN_MSCA_ADDR_CH1_LINE4_POS                       (MSCALER0_BASE + 0x0540)
#define    MAIN_MSCA_ADDR_CH1_LINE4_SIZE                      (MSCALER0_BASE + 0x0544)
#define    MAIN_MSCA_ADDR_CH1_LINE4_PAR0                      (MSCALER0_BASE + 0x0548)
#define    MAIN_MSCA_ADDR_CH1_LINE4_PAR1                      (MSCALER0_BASE + 0x054c)
#define    MAIN_MSCA_ADDR_CH1_LINE5_POS                       (MSCALER0_BASE + 0x0550)
#define    MAIN_MSCA_ADDR_CH1_LINE5_SIZE                      (MSCALER0_BASE + 0x0554)
#define    MAIN_MSCA_ADDR_CH1_LINE5_PAR0                      (MSCALER0_BASE + 0x0558)
#define    MAIN_MSCA_ADDR_CH1_LINE5_PAR1                      (MSCALER0_BASE + 0x055c)
#define    MAIN_MSCA_ADDR_CH1_LINE6_POS                       (MSCALER0_BASE + 0x0560)
#define    MAIN_MSCA_ADDR_CH1_LINE6_SIZE                      (MSCALER0_BASE + 0x0564)
#define    MAIN_MSCA_ADDR_CH1_LINE6_PAR0                      (MSCALER0_BASE + 0x0568)
#define    MAIN_MSCA_ADDR_CH1_LINE6_PAR1                      (MSCALER0_BASE + 0x056c)
#define    MAIN_MSCA_ADDR_CH1_LINE7_POS                       (MSCALER0_BASE + 0x0570)
#define    MAIN_MSCA_ADDR_CH1_LINE7_SIZE                      (MSCALER0_BASE + 0x0574)
#define    MAIN_MSCA_ADDR_CH1_LINE7_PAR0                      (MSCALER0_BASE + 0x0578)
#define    MAIN_MSCA_ADDR_CH1_LINE7_PAR1                      (MSCALER0_BASE + 0x057c)
#define    MAIN_MSCA_ADDR_CH1_LINE8_POS                       (MSCALER0_BASE + 0x0580)
#define    MAIN_MSCA_ADDR_CH1_LINE8_SIZE                      (MSCALER0_BASE + 0x0584)
#define    MAIN_MSCA_ADDR_CH1_LINE8_PAR0                      (MSCALER0_BASE + 0x0588)
#define    MAIN_MSCA_ADDR_CH1_LINE8_PAR1                      (MSCALER0_BASE + 0x058c)
#define    MAIN_MSCA_ADDR_CH1_LINE9_POS                       (MSCALER0_BASE + 0x0590)
#define    MAIN_MSCA_ADDR_CH1_LINE9_SIZE                      (MSCALER0_BASE + 0x0594)
#define    MAIN_MSCA_ADDR_CH1_LINE9_PAR0                      (MSCALER0_BASE + 0x0598)
#define    MAIN_MSCA_ADDR_CH1_LINE9_PAR1                      (MSCALER0_BASE + 0x059c)
#define    MAIN_MSCA_ADDR_CH1_LINE10_POS                      (MSCALER0_BASE + 0x05a0)
#define    MAIN_MSCA_ADDR_CH1_LINE10_SIZE                     (MSCALER0_BASE + 0x05a4)
#define    MAIN_MSCA_ADDR_CH1_LINE10_PAR0                     (MSCALER0_BASE + 0x05a8)
#define    MAIN_MSCA_ADDR_CH1_LINE10_PAR1                     (MSCALER0_BASE + 0x05ac)
#define    MAIN_MSCA_ADDR_CH1_LINE11_POS                      (MSCALER0_BASE + 0x05b0)
#define    MAIN_MSCA_ADDR_CH1_LINE11_SIZE                     (MSCALER0_BASE + 0x05b4)
#define    MAIN_MSCA_ADDR_CH1_LINE11_PAR0                     (MSCALER0_BASE + 0x05b8)
#define    MAIN_MSCA_ADDR_CH1_LINE11_PAR1                     (MSCALER0_BASE + 0x05bc)
#define    MAIN_MSCA_ADDR_CH1_LINE12_POS                      (MSCALER0_BASE + 0x05c0)
#define    MAIN_MSCA_ADDR_CH1_LINE12_SIZE                     (MSCALER0_BASE + 0x05c4)
#define    MAIN_MSCA_ADDR_CH1_LINE12_PAR0                     (MSCALER0_BASE + 0x05c8)
#define    MAIN_MSCA_ADDR_CH1_LINE12_PAR1                     (MSCALER0_BASE + 0x05cc)
#define    MAIN_MSCA_ADDR_CH1_LINE13_POS                      (MSCALER0_BASE + 0x05d0)
#define    MAIN_MSCA_ADDR_CH1_LINE13_SIZE                     (MSCALER0_BASE + 0x05d4)
#define    MAIN_MSCA_ADDR_CH1_LINE13_PAR0                     (MSCALER0_BASE + 0x05d8)
#define    MAIN_MSCA_ADDR_CH1_LINE13_PAR1                     (MSCALER0_BASE + 0x05dc)
#define    MAIN_MSCA_ADDR_CH1_LINE14_POS                      (MSCALER0_BASE + 0x05e0)
#define    MAIN_MSCA_ADDR_CH1_LINE14_SIZE                     (MSCALER0_BASE + 0x05e4)
#define    MAIN_MSCA_ADDR_CH1_LINE14_PAR0                     (MSCALER0_BASE + 0x05e8)
#define    MAIN_MSCA_ADDR_CH1_LINE14_PAR1                     (MSCALER0_BASE + 0x05ec)
#define    MAIN_MSCA_ADDR_CH1_LINE15_POS                      (MSCALER0_BASE + 0x05f0)
#define    MAIN_MSCA_ADDR_CH1_LINE15_SIZE                     (MSCALER0_BASE + 0x05f4)
#define    MAIN_MSCA_ADDR_CH1_LINE15_PAR0                     (MSCALER0_BASE + 0x05f8)
#define    MAIN_MSCA_ADDR_CH1_LINE15_PAR1                     (MSCALER0_BASE + 0x05fc)
#define    MAIN_MSCA_ADDR_CH0_OSD0_POS                        (MSCALER0_BASE + 0x0600)
#define    MAIN_MSCA_ADDR_CH0_OSD0_SIZE                       (MSCALER0_BASE + 0x0604)
#define    MAIN_MSCA_ADDR_CH0_OSD0_ADDR                       (MSCALER0_BASE + 0x0608)
#define    MAIN_MSCA_ADDR_CH0_OSD0_STRIDE                     (MSCALER0_BASE + 0x060c)
#define    MAIN_MSCA_ADDR_CH0_OSD1_POS                        (MSCALER0_BASE + 0x0610)
#define    MAIN_MSCA_ADDR_CH0_OSD1_SIZE                       (MSCALER0_BASE + 0x0614)
#define    MAIN_MSCA_ADDR_CH0_OSD1_ADDR                       (MSCALER0_BASE + 0x0618)
#define    MAIN_MSCA_ADDR_CH0_OSD1_STRIDE                     (MSCALER0_BASE + 0x061c)
#define    MAIN_MSCA_ADDR_CH0_OSD2_POS                        (MSCALER0_BASE + 0x0620)
#define    MAIN_MSCA_ADDR_CH0_OSD2_SIZE                       (MSCALER0_BASE + 0x0624)
#define    MAIN_MSCA_ADDR_CH0_OSD2_ADDR                       (MSCALER0_BASE + 0x0628)
#define    MAIN_MSCA_ADDR_CH0_OSD2_STRIDE                     (MSCALER0_BASE + 0x062c)
#define    MAIN_MSCA_ADDR_CH0_OSD3_POS                        (MSCALER0_BASE + 0x0630)
#define    MAIN_MSCA_ADDR_CH0_OSD3_SIZE                       (MSCALER0_BASE + 0x0634)
#define    MAIN_MSCA_ADDR_CH0_OSD3_ADDR                       (MSCALER0_BASE + 0x0638)
#define    MAIN_MSCA_ADDR_CH0_OSD3_STRIDE                     (MSCALER0_BASE + 0x063c)
#define    MAIN_MSCA_ADDR_CH0_OSD4_POS                        (MSCALER0_BASE + 0x0640)
#define    MAIN_MSCA_ADDR_CH0_OSD4_SIZE                       (MSCALER0_BASE + 0x0644)
#define    MAIN_MSCA_ADDR_CH0_OSD4_ADDR                       (MSCALER0_BASE + 0x0648)
#define    MAIN_MSCA_ADDR_CH0_OSD4_STRIDE                     (MSCALER0_BASE + 0x064c)
#define    MAIN_MSCA_ADDR_CH0_OSD5_POS                        (MSCALER0_BASE + 0x0650)
#define    MAIN_MSCA_ADDR_CH0_OSD5_SIZE                       (MSCALER0_BASE + 0x0654)
#define    MAIN_MSCA_ADDR_CH0_OSD5_ADDR                       (MSCALER0_BASE + 0x0658)
#define    MAIN_MSCA_ADDR_CH0_OSD5_STRIDE                     (MSCALER0_BASE + 0x065c)
#define    MAIN_MSCA_ADDR_CH0_OSD6_POS                        (MSCALER0_BASE + 0x0660)
#define    MAIN_MSCA_ADDR_CH0_OSD6_SIZE                       (MSCALER0_BASE + 0x0664)
#define    MAIN_MSCA_ADDR_CH0_OSD6_ADDR                       (MSCALER0_BASE + 0x0668)
#define    MAIN_MSCA_ADDR_CH0_OSD6_STRIDE                     (MSCALER0_BASE + 0x066c)
#define    MAIN_MSCA_ADDR_CH0_OSD7_POS                        (MSCALER0_BASE + 0x0670)
#define    MAIN_MSCA_ADDR_CH0_OSD7_SIZE                       (MSCALER0_BASE + 0x0674)
#define    MAIN_MSCA_ADDR_CH0_OSD7_ADDR                       (MSCALER0_BASE + 0x0678)
#define    MAIN_MSCA_ADDR_CH0_OSD7_STRIDE                     (MSCALER0_BASE + 0x067c)
#define    MAIN_MSCA_ADDR_CH1_OSD0_POS                        (MSCALER0_BASE + 0x0680)
#define    MAIN_MSCA_ADDR_CH1_OSD0_SIZE                       (MSCALER0_BASE + 0x0684)
#define    MAIN_MSCA_ADDR_CH1_OSD0_ADDR                       (MSCALER0_BASE + 0x0688)
#define    MAIN_MSCA_ADDR_CH1_OSD0_STRIDE                     (MSCALER0_BASE + 0x068c)
#define    MAIN_MSCA_ADDR_CH1_OSD1_POS                        (MSCALER0_BASE + 0x0690)
#define    MAIN_MSCA_ADDR_CH1_OSD1_SIZE                       (MSCALER0_BASE + 0x0694)
#define    MAIN_MSCA_ADDR_CH1_OSD1_ADDR                       (MSCALER0_BASE + 0x0698)
#define    MAIN_MSCA_ADDR_CH1_OSD1_STRIDE                     (MSCALER0_BASE + 0x069c)
#define    MAIN_MSCA_ADDR_CH1_OSD2_POS                        (MSCALER0_BASE + 0x06a0)
#define    MAIN_MSCA_ADDR_CH1_OSD2_SIZE                       (MSCALER0_BASE + 0x06a4)
#define    MAIN_MSCA_ADDR_CH1_OSD2_ADDR                       (MSCALER0_BASE + 0x06a8)
#define    MAIN_MSCA_ADDR_CH1_OSD2_STRIDE                     (MSCALER0_BASE + 0x06ac)
#define    MAIN_MSCA_ADDR_CH1_OSD3_POS                        (MSCALER0_BASE + 0x06b0)
#define    MAIN_MSCA_ADDR_CH1_OSD3_SIZE                       (MSCALER0_BASE + 0x06b4)
#define    MAIN_MSCA_ADDR_CH1_OSD3_ADDR                       (MSCALER0_BASE + 0x06b8)
#define    MAIN_MSCA_ADDR_CH1_OSD3_STRIDE                     (MSCALER0_BASE + 0x06bc)
#define    MAIN_MSCA_ADDR_CH1_OSD4_POS                        (MSCALER0_BASE + 0x06c0)
#define    MAIN_MSCA_ADDR_CH1_OSD4_SIZE                       (MSCALER0_BASE + 0x06c4)
#define    MAIN_MSCA_ADDR_CH1_OSD4_ADDR                       (MSCALER0_BASE + 0x06c8)
#define    MAIN_MSCA_ADDR_CH1_OSD4_STRIDE                     (MSCALER0_BASE + 0x06cc)
#define    MAIN_MSCA_ADDR_CH1_OSD5_POS                        (MSCALER0_BASE + 0x06d0)
#define    MAIN_MSCA_ADDR_CH1_OSD5_SIZE                       (MSCALER0_BASE + 0x06d4)
#define    MAIN_MSCA_ADDR_CH1_OSD5_ADDR                       (MSCALER0_BASE + 0x06d8)
#define    MAIN_MSCA_ADDR_CH1_OSD5_STRIDE                     (MSCALER0_BASE + 0x06dc)
#define    MAIN_MSCA_ADDR_CH1_OSD6_POS                        (MSCALER0_BASE + 0x06e0)
#define    MAIN_MSCA_ADDR_CH1_OSD6_SIZE                       (MSCALER0_BASE + 0x06e4)
#define    MAIN_MSCA_ADDR_CH1_OSD6_ADDR                       (MSCALER0_BASE + 0x06e8)
#define    MAIN_MSCA_ADDR_CH1_OSD6_STRIDE                     (MSCALER0_BASE + 0x06ec)
#define    MAIN_MSCA_ADDR_CH1_OSD7_POS                        (MSCALER0_BASE + 0x06f0)
#define    MAIN_MSCA_ADDR_CH1_OSD7_SIZE                       (MSCALER0_BASE + 0x06f4)
#define    MAIN_MSCA_ADDR_CH1_OSD7_ADDR                       (MSCALER0_BASE + 0x06f8)
#define    MAIN_MSCA_ADDR_CH1_OSD7_STRIDE                     (MSCALER0_BASE + 0x06fc)
#define    MAIN_MSCA_ADDR_BACK_DOOR                           (MSCALER0_BASE + 0x0700)
#define    MAIN_MSCA_ADDR_DBG__00_00                          (MSCALER0_BASE + 0x0710)
#define    MAIN_MSCA_ADDR_DBG__01_01                          (MSCALER0_BASE + 0x0714)
#define    MAIN_MSCA_ADDR_DBG__02_02                          (MSCALER0_BASE + 0x0718)
#define    MAIN_MSCA_ADDR_DBG__03_03                          (MSCALER0_BASE + 0x071c)
#define    MAIN_MSCA_ADDR_DBG__04_04                          (MSCALER0_BASE + 0x0720)
#define    MAIN_MSCA_ADDR_DBG__05_05                          (MSCALER0_BASE + 0x0724)
#define    MAIN_MSCA_ADDR_DBG__06_06                          (MSCALER0_BASE + 0x0728)
#define    MAIN_MSCA_ADDR_DBG__07_07                          (MSCALER0_BASE + 0x072c)
#define    MAIN_MSCA_ADDR_DBG__08_08                          (MSCALER0_BASE + 0x0730)
#define    MAIN_MSCA_ADDR_DBG__09_09                          (MSCALER0_BASE + 0x0734)
#define    MAIN_MSCA_ADDR_DBG__10_10                          (MSCALER0_BASE + 0x0738)
#define    MAIN_MSCA_ADDR_DBG__11_11                          (MSCALER0_BASE + 0x073c)
#define    MAIN_MSCA_ADDR_DBG__12_12                          (MSCALER0_BASE + 0x0740)
#define    MAIN_MSCA_ADDR_DBG__13_13                          (MSCALER0_BASE + 0x0744)
#define    MAIN_MSCA_ADDR_DBG__14_14                          (MSCALER0_BASE + 0x0748)
#define    MAIN_MSCA_ADDR_DBG__15_15                          (MSCALER0_BASE + 0x074c)
#define    MAIN_MSCA_ADDR_DBG__16_16                          (MSCALER0_BASE + 0x0750)
#define    MAIN_MSCA_ADDR_DBG__17_17                          (MSCALER0_BASE + 0x0754)
#define    MAIN_MSCA_ADDR_DBG__18_18                          (MSCALER0_BASE + 0x0758)
#define    MAIN_MSCA_ADDR_DBG__19_19                          (MSCALER0_BASE + 0x075c)
#define    MAIN_MSCA_ADDR_DBG__20_20                          (MSCALER0_BASE + 0x0760)
#define    MAIN_MSCA_ADDR_DBG__21_21                          (MSCALER0_BASE + 0x0764)
#define    MAIN_MSCA_ADDR_DBG__22_22                          (MSCALER0_BASE + 0x0768)
#define    MAIN_MSCA_ADDR_DBG__23_23                          (MSCALER0_BASE + 0x076c)
#define    MAIN_MSCA_ADDR_DBG__24_24                          (MSCALER0_BASE + 0x0770)
#define    MAIN_MSCA_ADDR_DBG__25_25                          (MSCALER0_BASE + 0x0774)
#define    MAIN_MSCA_ADDR_DBG__26_26                          (MSCALER0_BASE + 0x0778)
#define    MAIN_MSCA_ADDR_DBG__27_27                          (MSCALER0_BASE + 0x077c)
#define    MAIN_MSCA_ADDR_DBG__28_28                          (MSCALER0_BASE + 0x0780)
#define    MAIN_MSCA_ADDR_DBG__29_29                          (MSCALER0_BASE + 0x0784)
#define    MAIN_MSCA_ADDR_DBG__30_30                          (MSCALER0_BASE + 0x0788)
#define    MAIN_MSCA_ADDR_DBG__31_31                          (MSCALER0_BASE + 0x078c)
#define    MAIN_MSCA_ADDR_DBG__32_32                          (MSCALER0_BASE + 0x0790)
#define    MAIN_MSCA_ADDR_DBG__33_33                          (MSCALER0_BASE + 0x0794)
#define    MAIN_MSCA_ADDR_DBG__34_34                          (MSCALER0_BASE + 0x0798)
#define    MAIN_MSCA_ADDR_DBG__35_35                          (MSCALER0_BASE + 0x079c)
#define    MAIN_MSCA_ADDR_DBG__36_36                          (MSCALER0_BASE + 0x07a0)
#define    MAIN_MSCA_ADDR_DBG__37_37                          (MSCALER0_BASE + 0x07a4)
#define    MAIN_MSCA_ADDR_DBG__38_38                          (MSCALER0_BASE + 0x07a8)
#define    MAIN_MSCA_ADDR_DBG__39_39                          (MSCALER0_BASE + 0x07ac)
#define    MAIN_MSCA_ADDR_DBG__40_40                          (MSCALER0_BASE + 0x07b0)
#define    MAIN_MSCA_ADDR_DBG__41_41                          (MSCALER0_BASE + 0x07b4)
#define    MAIN_MSCA_ADDR_DBG__42_42                          (MSCALER0_BASE + 0x07b8)
#define    MAIN_MSCA_ADDR_DBG__43_43                          (MSCALER0_BASE + 0x07bc)
#define    MAIN_MSCA_ADDR_DBG__44_44                          (MSCALER0_BASE + 0x07c0)
#define    MAIN_MSCA_ADDR_DBG__45_45                          (MSCALER0_BASE + 0x07c4)
#define    MAIN_MSCA_ADDR_DBG__46_46                          (MSCALER0_BASE + 0x07c8)
#define    MAIN_MSCA_ADDR_DBG__47_47                          (MSCALER0_BASE + 0x07cc)
#define    MAIN_MSCA_ADDR_DBG__48_48                          (MSCALER0_BASE + 0x07d0)
#define    MAIN_MSCA_ADDR_DBG__49_49                          (MSCALER0_BASE + 0x07d4)
#define    MAIN_MSCA_ADDR_DBG__50_50                          (MSCALER0_BASE + 0x07d8)
#define    MAIN_MSCA_ADDR_DBG__51_51                          (MSCALER0_BASE + 0x07dc)
#define    MAIN_MSCA_ADDR_DBG__52_52                          (MSCALER0_BASE + 0x07e0)
#define    MAIN_MSCA_ADDR_DBG__53_53                          (MSCALER0_BASE + 0x07e4)
#define    MAIN_MSCA_ADDR_DBG__54_54                          (MSCALER0_BASE + 0x07e8)
#define    MAIN_MSCA_ADDR_DBG__55_55                          (MSCALER0_BASE + 0x07ec)
#define    MAIN_MSCA_ADDR_DBG__56_56                          (MSCALER0_BASE + 0x07f0)
#define    MAIN_MSCA_ADDR_DBG__57_57                          (MSCALER0_BASE + 0x07f4)
#define    MAIN_MSCA_ADDR_DBG__58_58                          (MSCALER0_BASE + 0x07f8)
#define    MAIN_MSCA_ADDR_DBG__59_59                          (MSCALER0_BASE + 0x07fc)
#define    MAIN_MSCA_ADDR_DBG__60_60                          (MSCALER0_BASE + 0x0800)

#define    SEC_MSCA_ADDR_CH_WORK_EN                           (MSCALER1_BASE + 0x0008)
#define    SEC_MSCA_ADDR_FORCE                                (MSCALER1_BASE + 0x000c)
#define    SEC_MSCA_ADDR_CTRL                                 (MSCALER1_BASE + 0x0010)
#define    SEC_MSCA_ADDR_MASK_EN                              (MSCALER1_BASE + 0x0014)
#define    SEC_MSCA_ADDR_OSD_EN                               (MSCALER1_BASE + 0x0018)
#define    SEC_MSCA_ADDR_COEF_FIX_EN                          (MSCALER1_BASE + 0x0028)
#define    SEC_MSCA_ADDR_MIRR_FLIP_RSMP_SAMP_DONE             (MSCALER1_BASE + 0x002c)
#define    SEC_MSCA_ADDR_CLK_GATE_EN                          (MSCALER1_BASE + 0x0030)
#define    SEC_MSCA_ADDR_CLK_GATE                             (MSCALER1_BASE + 0x0034)
#define    SEC_MSCA_ADDR_OSD_COEF_R                           (MSCALER1_BASE + 0x0050)
#define    SEC_MSCA_ADDR_OSD_COEF_G                           (MSCALER1_BASE + 0x0054)
#define    SEC_MSCA_ADDR_OSD_COEF_B                           (MSCALER1_BASE + 0x0058)
#define    SEC_MSCA_ADDR_OSD_COEF_OFT                         (MSCALER1_BASE + 0x005c)
#define    SEC_MSCA_ADDR_OSD_MODE                             (MSCALER1_BASE + 0x0060)
#define    SEC_MSCA_ADDR_OSD_ARGB_TYPE                        (MSCALER1_BASE + 0x0064)
#define    SEC_MSCA_ADDR_CH0_PRIO                             (MSCALER1_BASE + 0x0070)
#define    SEC_MSCA_ADDR_CH1_PRIO                             (MSCALER1_BASE + 0x0074)
#define    SEC_MSCA_ADDR_CH2_PRIO                             (MSCALER1_BASE + 0x0078)
#define    SEC_MSCA_ADDR_SRC_RSZ_POS                          (MSCALER1_BASE + 0x0080)
#define    SEC_MSCA_ADDR_SRC_RSZ_SIZE                         (MSCALER1_BASE + 0x0084)
#define    SEC_MSCA_ADDR_COEF_SEL                             (MSCALER1_BASE + 0x0088)
#define    SEC_MSCA_ADDR_CH0_BEFORE_IRQ                       (MSCALER1_BASE + 0x0090)
#define    SEC_MSCA_ADDR_CH1_BEFORE_IRQ                       (MSCALER1_BASE + 0x0094)
#define    SEC_MSCA_ADDR_CH2_BEFORE_IRQ                       (MSCALER1_BASE + 0x0098)
#define    SEC_MSCA_ADDR_CH0_FCROP_POS                        (MSCALER1_BASE + 0x00a0)
#define    SEC_MSCA_ADDR_CH0_FCROP_IMG                        (MSCALER1_BASE + 0x00a4)
#define    SEC_MSCA_ADDR_CH1_FCROP_POS                        (MSCALER1_BASE + 0x00a8)
#define    SEC_MSCA_ADDR_CH1_FCROP_IMG                        (MSCALER1_BASE + 0x00ac)
#define    SEC_MSCA_ADDR_CH2_FCROP_POS                        (MSCALER1_BASE + 0x00b0)
#define    SEC_MSCA_ADDR_CH2_FCROP_IMG                        (MSCALER1_BASE + 0x00b4)
#define    SEC_MSCA_ADDR_WORK_STAT                            (MSCALER1_BASE + 0x00e0)
#define    SEC_MSCA_ADDR_SYS_PRO_CLK_EN                       (MSCALER1_BASE + 0x00f0)
#define    SEC_MSCA_ADDR_CH0_CLK_NUM                          (MSCALER1_BASE + 0x00f4)
#define    SEC_MSCA_ADDR_CH1_CLK_NUM                          (MSCALER1_BASE + 0x00f8)
#define    SEC_MSCA_ADDR_CH2_CLK_NUM                          (MSCALER1_BASE + 0x00fc)
#define    SEC_MSCA_ADDR_CH0_RSZ_SIZE                         (MSCALER1_BASE + 0x0100)
#define    SEC_MSCA_ADDR_CH0_RSZ_STEP                         (MSCALER1_BASE + 0x0104)
#define    SEC_MSCA_ADDR_CH0_CROP_POS                         (MSCALER1_BASE + 0x0128)
#define    SEC_MSCA_ADDR_CH0_CROP_SIZE                        (MSCALER1_BASE + 0x012c)
#define    SEC_MSCA_ADDR_CH0_FR_CTRL_LOOP                     (MSCALER1_BASE + 0x0130)
#define    SEC_MSCA_ADDR_CH0_FR_CTRL_MASK                     (MSCALER1_BASE + 0x0134)
#define    SEC_MSCA_ADDR_CH0_MS0_POS                          (MSCALER1_BASE + 0x0138)
#define    SEC_MSCA_ADDR_CH0_MS0_SIZE                         (MSCALER1_BASE + 0x013c)
#define    SEC_MSCA_ADDR_CH0_MS0_VALUE                        (MSCALER1_BASE + 0x0140)
#define    SEC_MSCA_ADDR_CH0_MS1_POS                          (MSCALER1_BASE + 0x0144)
#define    SEC_MSCA_ADDR_CH0_MS1_SIZE                         (MSCALER1_BASE + 0x0148)
#define    SEC_MSCA_ADDR_CH0_MS1_VALUE                        (MSCALER1_BASE + 0x014c)
#define    SEC_MSCA_ADDR_CH0_MS2_POS                          (MSCALER1_BASE + 0x0150)
#define    SEC_MSCA_ADDR_CH0_MS2_SIZE                         (MSCALER1_BASE + 0x0154)
#define    SEC_MSCA_ADDR_CH0_MS2_VALUE                        (MSCALER1_BASE + 0x0158)
#define    SEC_MSCA_ADDR_CH0_MS3_POS                          (MSCALER1_BASE + 0x015c)
#define    SEC_MSCA_ADDR_CH0_MS3_SIZE                         (MSCALER1_BASE + 0x0160)
#define    SEC_MSCA_ADDR_CH0_MS3_VALUE                        (MSCALER1_BASE + 0x0164)
#define    SEC_MSCA_ADDR_CH0_OUT_FMT                          (MSCALER1_BASE + 0x0168)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_Y_ADDR                    (MSCALER1_BASE + 0x016c)
#define    SEC_MSCA_ADDR_CH0_Y_ADDR_FIFO_STA                  (MSCALER1_BASE + 0x0170)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_Y_LAST_ADDR               (MSCALER1_BASE + 0x0174)
#define    SEC_MSCA_ADDR_CH0_Y_LAST_ADDR_FIFO_STA             (MSCALER1_BASE + 0x017c)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_Y_STRIDE                  (MSCALER1_BASE + 0x0180)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_UV_ADDR                   (MSCALER1_BASE + 0x0184)
#define    SEC_MSCA_ADDR_CH0_UV_ADDR_FIFO_STA                 (MSCALER1_BASE + 0x0188)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_UV_LAST_ADDR              (MSCALER1_BASE + 0x018c)
#define    SEC_MSCA_ADDR_CH0_UV_LAST_ADDR_FIFO_STA            (MSCALER1_BASE + 0x0194)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_UV_STRIDE                 (MSCALER1_BASE + 0x0198)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_Y_ADDR_CLR                (MSCALER1_BASE + 0x019c)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_UV_ADDR_CLR               (MSCALER1_BASE + 0x01a0)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_Y_LAST_ADDR_CLR           (MSCALER1_BASE + 0x01a4)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_UV_LAST_ADDR_CLR          (MSCALER1_BASE + 0x01a8)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_Y_ADDR_SEL                (MSCALER1_BASE + 0x01ac)
#define    SEC_MSCA_ADDR_CH0_DMAOUT_UV_ADDR_SEL               (MSCALER1_BASE + 0x01b0)
#define    SEC_MSCA_ADDR_CH0_COE_ZERO_VRSZ_H                  (MSCALER1_BASE + 0x01c0)
#define    SEC_MSCA_ADDR_CH0_COE_ZERO_VRSZ_L                  (MSCALER1_BASE + 0x01c4)
#define    SEC_MSCA_ADDR_CH0_COE_ZERO_HRSZ_H                  (MSCALER1_BASE + 0x01c8)
#define    SEC_MSCA_ADDR_CH0_COE_ZERO_HRSZ_L                  (MSCALER1_BASE + 0x01cc)
#define    SEC_MSCA_ADDR_CH0_COE_OFT                          (MSCALER1_BASE + 0x01d0)
#define    SEC_MSCA_ADDR_CH0_ARF                              (MSCALER1_BASE + 0x01f0)
#define    SEC_MSCA_ADDR_CH0_CLR                              (MSCALER1_BASE + 0x01f4)
#define    SEC_MSCA_ADDR_CH1_RSZ_SIZE                         (MSCALER1_BASE + 0x0200)
#define    SEC_MSCA_ADDR_CH1_RSZ_STEP                         (MSCALER1_BASE + 0x0204)
#define    SEC_MSCA_ADDR_CH1_CROP_POS                         (MSCALER1_BASE + 0x0228)
#define    SEC_MSCA_ADDR_CH1_CROP_SIZE                        (MSCALER1_BASE + 0x022c)
#define    SEC_MSCA_ADDR_CH1_FR_CTRL_LOOP                     (MSCALER1_BASE + 0x0230)
#define    SEC_MSCA_ADDR_CH1_FR_CTRL_MASK                     (MSCALER1_BASE + 0x0234)
#define    SEC_MSCA_ADDR_CH1_MS0_POS                          (MSCALER1_BASE + 0x0238)
#define    SEC_MSCA_ADDR_CH1_MS0_SIZE                         (MSCALER1_BASE + 0x023c)
#define    SEC_MSCA_ADDR_CH1_MS0_VALUE                        (MSCALER1_BASE + 0x0240)
#define    SEC_MSCA_ADDR_CH1_MS1_POS                          (MSCALER1_BASE + 0x0244)
#define    SEC_MSCA_ADDR_CH1_MS1_SIZE                         (MSCALER1_BASE + 0x0248)
#define    SEC_MSCA_ADDR_CH1_MS1_VALUE                        (MSCALER1_BASE + 0x024c)
#define    SEC_MSCA_ADDR_CH1_MS2_POS                          (MSCALER1_BASE + 0x0250)
#define    SEC_MSCA_ADDR_CH1_MS2_SIZE                         (MSCALER1_BASE + 0x0254)
#define    SEC_MSCA_ADDR_CH1_MS2_VALUE                        (MSCALER1_BASE + 0x0258)
#define    SEC_MSCA_ADDR_CH1_MS3_POS                          (MSCALER1_BASE + 0x025c)
#define    SEC_MSCA_ADDR_CH1_MS3_SIZE                         (MSCALER1_BASE + 0x0260)
#define    SEC_MSCA_ADDR_CH1_MS3_VALUE                        (MSCALER1_BASE + 0x0264)
#define    SEC_MSCA_ADDR_CH1_OUT_FMT                          (MSCALER1_BASE + 0x0268)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_Y_ADDR                    (MSCALER1_BASE + 0x026c)
#define    SEC_MSCA_ADDR_CH1_Y_ADDR_FIFO_STA                  (MSCALER1_BASE + 0x0270)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_Y_LAST_ADDR               (MSCALER1_BASE + 0x0274)
#define    SEC_MSCA_ADDR_CH1_Y_LAST_ADDR_FIFO_STA             (MSCALER1_BASE + 0x027c)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_Y_STRIDE                  (MSCALER1_BASE + 0x0280)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_UV_ADDR                   (MSCALER1_BASE + 0x0284)
#define    SEC_MSCA_ADDR_CH1_UV_ADDR_FIFO_STA                 (MSCALER1_BASE + 0x0288)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_UV_LAST_ADDR              (MSCALER1_BASE + 0x028c)
#define    SEC_MSCA_ADDR_CH1_UV_LAST_ADDR_FIFO_STA            (MSCALER1_BASE + 0x0294)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_UV_STRIDE                 (MSCALER1_BASE + 0x0298)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_Y_ADDR_CLR                (MSCALER1_BASE + 0x029c)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_UV_ADDR_CLR               (MSCALER1_BASE + 0x02a0)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_Y_LAST_ADDR_CLR           (MSCALER1_BASE + 0x02a4)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_UV_LAST_ADDR_CLR          (MSCALER1_BASE + 0x02a8)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_Y_ADDR_SEL                (MSCALER1_BASE + 0x02ac)
#define    SEC_MSCA_ADDR_CH1_DMAOUT_UV_ADDR_SEL               (MSCALER1_BASE + 0x02b0)
#define    SEC_MSCA_ADDR_CH1_COE_ZERO_VRSZ_H                  (MSCALER1_BASE + 0x02c0)
#define    SEC_MSCA_ADDR_CH1_COE_ZERO_VRSZ_L                  (MSCALER1_BASE + 0x02c4)
#define    SEC_MSCA_ADDR_CH1_COE_ZERO_HRSZ_H                  (MSCALER1_BASE + 0x02c8)
#define    SEC_MSCA_ADDR_CH1_COE_ZERO_HRSZ_L                  (MSCALER1_BASE + 0x02cc)
#define    SEC_MSCA_ADDR_CH1_COE_OFT                          (MSCALER1_BASE + 0x02d0)
#define    SEC_MSCA_ADDR_CH1_ARF                              (MSCALER1_BASE + 0x02f0)
#define    SEC_MSCA_ADDR_CH1_CLR                              (MSCALER1_BASE + 0x02f4)
#define    SEC_MSCA_ADDR_CH2_RSZ_SIZE                         (MSCALER1_BASE + 0x0300)
#define    SEC_MSCA_ADDR_CH2_RSZ_STEP                         (MSCALER1_BASE + 0x0304)
#define    SEC_MSCA_ADDR_CH2_CROP_POS                         (MSCALER1_BASE + 0x0328)
#define    SEC_MSCA_ADDR_CH2_CROP_SIZE                        (MSCALER1_BASE + 0x032c)
#define    SEC_MSCA_ADDR_CH2_FR_CTRL_LOOP                     (MSCALER1_BASE + 0x0330)
#define    SEC_MSCA_ADDR_CH2_FR_CTRL_MASK                     (MSCALER1_BASE + 0x0334)
#define    SEC_MSCA_ADDR_CH2_MS0_POS                          (MSCALER1_BASE + 0x0338)
#define    SEC_MSCA_ADDR_CH2_MS0_SIZE                         (MSCALER1_BASE + 0x033c)
#define    SEC_MSCA_ADDR_CH2_MS0_VALUE                        (MSCALER1_BASE + 0x0340)
#define    SEC_MSCA_ADDR_CH2_MS1_POS                          (MSCALER1_BASE + 0x0344)
#define    SEC_MSCA_ADDR_CH2_MS1_SIZE                         (MSCALER1_BASE + 0x0348)
#define    SEC_MSCA_ADDR_CH2_MS1_VALUE                        (MSCALER1_BASE + 0x034c)
#define    SEC_MSCA_ADDR_CH2_MS2_POS                          (MSCALER1_BASE + 0x0350)
#define    SEC_MSCA_ADDR_CH2_MS2_SIZE                         (MSCALER1_BASE + 0x0354)
#define    SEC_MSCA_ADDR_CH2_MS2_VALUE                        (MSCALER1_BASE + 0x0358)
#define    SEC_MSCA_ADDR_CH2_MS3_POS                          (MSCALER1_BASE + 0x035c)
#define    SEC_MSCA_ADDR_CH2_MS3_SIZE                         (MSCALER1_BASE + 0x0360)
#define    SEC_MSCA_ADDR_CH2_MS3_VALUE                        (MSCALER1_BASE + 0x0364)
#define    SEC_MSCA_ADDR_CH2_OUT_FMT                          (MSCALER1_BASE + 0x0368)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_Y_ADDR                    (MSCALER1_BASE + 0x036c)
#define    SEC_MSCA_ADDR_CH2_Y_ADDR_FIFO_STA                  (MSCALER1_BASE + 0x0370)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_Y_LAST_ADDR               (MSCALER1_BASE + 0x0374)
#define    SEC_MSCA_ADDR_CH2_Y_LAST_ADDR_FIFO_STA             (MSCALER1_BASE + 0x037c)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_Y_STRIDE                  (MSCALER1_BASE + 0x0380)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_UV_ADDR                   (MSCALER1_BASE + 0x0384)
#define    SEC_MSCA_ADDR_CH2_UV_ADDR_FIFO_STA                 (MSCALER1_BASE + 0x0388)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_UV_LAST_ADDR              (MSCALER1_BASE + 0x038c)
#define    SEC_MSCA_ADDR_CH2_UV_LAST_ADDR_FIFO_STA            (MSCALER1_BASE + 0x0394)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_UV_STRIDE                 (MSCALER1_BASE + 0x0398)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_Y_ADDR_CLR                (MSCALER1_BASE + 0x039c)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_UV_ADDR_CLR               (MSCALER1_BASE + 0x03a0)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_Y_LAST_ADDR_CLR           (MSCALER1_BASE + 0x03a4)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_UV_LAST_ADDR_CLR          (MSCALER1_BASE + 0x03a8)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_Y_ADDR_SEL                (MSCALER1_BASE + 0x03ac)
#define    SEC_MSCA_ADDR_CH2_DMAOUT_UV_ADDR_SEL               (MSCALER1_BASE + 0x03b0)
#define    SEC_MSCA_ADDR_CH2_COE_ZERO_VRSZ_H                  (MSCALER1_BASE + 0x03c0)
#define    SEC_MSCA_ADDR_CH2_COE_ZERO_VRSZ_L                  (MSCALER1_BASE + 0x03c4)
#define    SEC_MSCA_ADDR_CH2_COE_ZERO_HRSZ_H                  (MSCALER1_BASE + 0x03c8)
#define    SEC_MSCA_ADDR_CH2_COE_ZERO_HRSZ_L                  (MSCALER1_BASE + 0x03cc)
#define    SEC_MSCA_ADDR_CH2_COE_OFT                          (MSCALER1_BASE + 0x03d0)
#define    SEC_MSCA_ADDR_CH2_ARF                              (MSCALER1_BASE + 0x03f0)
#define    SEC_MSCA_ADDR_CH2_CLR                              (MSCALER1_BASE + 0x03f4)
#define    SEC_MSCA_ADDR_CH0_LINE0_POS                        (MSCALER1_BASE + 0x0400)
#define    SEC_MSCA_ADDR_CH0_LINE0_SIZE                       (MSCALER1_BASE + 0x0404)
#define    SEC_MSCA_ADDR_CH0_LINE0_PAR0                       (MSCALER1_BASE + 0x0408)
#define    SEC_MSCA_ADDR_CH0_LINE0_PAR1                       (MSCALER1_BASE + 0x040c)
#define    SEC_MSCA_ADDR_CH0_LINE1_POS                        (MSCALER1_BASE + 0x0410)
#define    SEC_MSCA_ADDR_CH0_LINE1_SIZE                       (MSCALER1_BASE + 0x0414)
#define    SEC_MSCA_ADDR_CH0_LINE1_PAR0                       (MSCALER1_BASE + 0x0418)
#define    SEC_MSCA_ADDR_CH0_LINE1_PAR1                       (MSCALER1_BASE + 0x041c)
#define    SEC_MSCA_ADDR_CH0_LINE2_POS                        (MSCALER1_BASE + 0x0420)
#define    SEC_MSCA_ADDR_CH0_LINE2_SIZE                       (MSCALER1_BASE + 0x0424)
#define    SEC_MSCA_ADDR_CH0_LINE2_PAR0                       (MSCALER1_BASE + 0x0428)
#define    SEC_MSCA_ADDR_CH0_LINE2_PAR1                       (MSCALER1_BASE + 0x042c)
#define    SEC_MSCA_ADDR_CH0_LINE3_POS                        (MSCALER1_BASE + 0x0430)
#define    SEC_MSCA_ADDR_CH0_LINE3_SIZE                       (MSCALER1_BASE + 0x0434)
#define    SEC_MSCA_ADDR_CH0_LINE3_PAR0                       (MSCALER1_BASE + 0x0438)
#define    SEC_MSCA_ADDR_CH0_LINE3_PAR1                       (MSCALER1_BASE + 0x043c)
#define    SEC_MSCA_ADDR_CH0_LINE4_POS                        (MSCALER1_BASE + 0x0440)
#define    SEC_MSCA_ADDR_CH0_LINE4_SIZE                       (MSCALER1_BASE + 0x0444)
#define    SEC_MSCA_ADDR_CH0_LINE4_PAR0                       (MSCALER1_BASE + 0x0448)
#define    SEC_MSCA_ADDR_CH0_LINE4_PAR1                       (MSCALER1_BASE + 0x044c)
#define    SEC_MSCA_ADDR_CH0_LINE5_POS                        (MSCALER1_BASE + 0x0450)
#define    SEC_MSCA_ADDR_CH0_LINE5_SIZE                       (MSCALER1_BASE + 0x0454)
#define    SEC_MSCA_ADDR_CH0_LINE5_PAR0                       (MSCALER1_BASE + 0x0458)
#define    SEC_MSCA_ADDR_CH0_LINE5_PAR1                       (MSCALER1_BASE + 0x045c)
#define    SEC_MSCA_ADDR_CH0_LINE6_POS                        (MSCALER1_BASE + 0x0460)
#define    SEC_MSCA_ADDR_CH0_LINE6_SIZE                       (MSCALER1_BASE + 0x0464)
#define    SEC_MSCA_ADDR_CH0_LINE6_PAR0                       (MSCALER1_BASE + 0x0468)
#define    SEC_MSCA_ADDR_CH0_LINE6_PAR1                       (MSCALER1_BASE + 0x046c)
#define    SEC_MSCA_ADDR_CH0_LINE7_POS                        (MSCALER1_BASE + 0x0470)
#define    SEC_MSCA_ADDR_CH0_LINE7_SIZE                       (MSCALER1_BASE + 0x0474)
#define    SEC_MSCA_ADDR_CH0_LINE7_PAR0                       (MSCALER1_BASE + 0x0478)
#define    SEC_MSCA_ADDR_CH0_LINE7_PAR1                       (MSCALER1_BASE + 0x047c)
#define    SEC_MSCA_ADDR_CH0_LINE8_POS                        (MSCALER1_BASE + 0x0480)
#define    SEC_MSCA_ADDR_CH0_LINE8_SIZE                       (MSCALER1_BASE + 0x0484)
#define    SEC_MSCA_ADDR_CH0_LINE8_PAR0                       (MSCALER1_BASE + 0x0488)
#define    SEC_MSCA_ADDR_CH0_LINE8_PAR1                       (MSCALER1_BASE + 0x048c)
#define    SEC_MSCA_ADDR_CH0_LINE9_POS                        (MSCALER1_BASE + 0x0490)
#define    SEC_MSCA_ADDR_CH0_LINE9_SIZE                       (MSCALER1_BASE + 0x0494)
#define    SEC_MSCA_ADDR_CH0_LINE9_PAR0                       (MSCALER1_BASE + 0x0498)
#define    SEC_MSCA_ADDR_CH0_LINE9_PAR1                       (MSCALER1_BASE + 0x049c)
#define    SEC_MSCA_ADDR_CH0_LINE10_POS                       (MSCALER1_BASE + 0x04a0)
#define    SEC_MSCA_ADDR_CH0_LINE10_SIZE                      (MSCALER1_BASE + 0x04a4)
#define    SEC_MSCA_ADDR_CH0_LINE10_PAR0                      (MSCALER1_BASE + 0x04a8)
#define    SEC_MSCA_ADDR_CH0_LINE10_PAR1                      (MSCALER1_BASE + 0x04ac)
#define    SEC_MSCA_ADDR_CH0_LINE11_POS                       (MSCALER1_BASE + 0x04b0)
#define    SEC_MSCA_ADDR_CH0_LINE11_SIZE                      (MSCALER1_BASE + 0x04b4)
#define    SEC_MSCA_ADDR_CH0_LINE11_PAR0                      (MSCALER1_BASE + 0x04b8)
#define    SEC_MSCA_ADDR_CH0_LINE11_PAR1                      (MSCALER1_BASE + 0x04bc)
#define    SEC_MSCA_ADDR_CH0_LINE12_POS                       (MSCALER1_BASE + 0x04c0)
#define    SEC_MSCA_ADDR_CH0_LINE12_SIZE                      (MSCALER1_BASE + 0x04c4)
#define    SEC_MSCA_ADDR_CH0_LINE12_PAR0                      (MSCALER1_BASE + 0x04c8)
#define    SEC_MSCA_ADDR_CH0_LINE12_PAR1                      (MSCALER1_BASE + 0x04cc)
#define    SEC_MSCA_ADDR_CH0_LINE13_POS                       (MSCALER1_BASE + 0x04d0)
#define    SEC_MSCA_ADDR_CH0_LINE13_SIZE                      (MSCALER1_BASE + 0x04d4)
#define    SEC_MSCA_ADDR_CH0_LINE13_PAR0                      (MSCALER1_BASE + 0x04d8)
#define    SEC_MSCA_ADDR_CH0_LINE13_PAR1                      (MSCALER1_BASE + 0x04dc)
#define    SEC_MSCA_ADDR_CH0_LINE14_POS                       (MSCALER1_BASE + 0x04e0)
#define    SEC_MSCA_ADDR_CH0_LINE14_SIZE                      (MSCALER1_BASE + 0x04e4)
#define    SEC_MSCA_ADDR_CH0_LINE14_PAR0                      (MSCALER1_BASE + 0x04e8)
#define    SEC_MSCA_ADDR_CH0_LINE14_PAR1                      (MSCALER1_BASE + 0x04ec)
#define    SEC_MSCA_ADDR_CH0_LINE15_POS                       (MSCALER1_BASE + 0x04f0)
#define    SEC_MSCA_ADDR_CH0_LINE15_SIZE                      (MSCALER1_BASE + 0x04f4)
#define    SEC_MSCA_ADDR_CH0_LINE15_PAR0                      (MSCALER1_BASE + 0x04f8)
#define    SEC_MSCA_ADDR_CH0_LINE15_PAR1                      (MSCALER1_BASE + 0x04fc)
#define    SEC_MSCA_ADDR_CH1_LINE0_POS                        (MSCALER1_BASE + 0x0500)
#define    SEC_MSCA_ADDR_CH1_LINE0_SIZE                       (MSCALER1_BASE + 0x0504)
#define    SEC_MSCA_ADDR_CH1_LINE0_PAR0                       (MSCALER1_BASE + 0x0508)
#define    SEC_MSCA_ADDR_CH1_LINE0_PAR1                       (MSCALER1_BASE + 0x050c)
#define    SEC_MSCA_ADDR_CH1_LINE1_POS                        (MSCALER1_BASE + 0x0510)
#define    SEC_MSCA_ADDR_CH1_LINE1_SIZE                       (MSCALER1_BASE + 0x0514)
#define    SEC_MSCA_ADDR_CH1_LINE1_PAR0                       (MSCALER1_BASE + 0x0518)
#define    SEC_MSCA_ADDR_CH1_LINE1_PAR1                       (MSCALER1_BASE + 0x051c)
#define    SEC_MSCA_ADDR_CH1_LINE2_POS                        (MSCALER1_BASE + 0x0520)
#define    SEC_MSCA_ADDR_CH1_LINE2_SIZE                       (MSCALER1_BASE + 0x0524)
#define    SEC_MSCA_ADDR_CH1_LINE2_PAR0                       (MSCALER1_BASE + 0x0528)
#define    SEC_MSCA_ADDR_CH1_LINE2_PAR1                       (MSCALER1_BASE + 0x052c)
#define    SEC_MSCA_ADDR_CH1_LINE3_POS                        (MSCALER1_BASE + 0x0530)
#define    SEC_MSCA_ADDR_CH1_LINE3_SIZE                       (MSCALER1_BASE + 0x0534)
#define    SEC_MSCA_ADDR_CH1_LINE3_PAR0                       (MSCALER1_BASE + 0x0538)
#define    SEC_MSCA_ADDR_CH1_LINE3_PAR1                       (MSCALER1_BASE + 0x053c)
#define    SEC_MSCA_ADDR_CH1_LINE4_POS                        (MSCALER1_BASE + 0x0540)
#define    SEC_MSCA_ADDR_CH1_LINE4_SIZE                       (MSCALER1_BASE + 0x0544)
#define    SEC_MSCA_ADDR_CH1_LINE4_PAR0                       (MSCALER1_BASE + 0x0548)
#define    SEC_MSCA_ADDR_CH1_LINE4_PAR1                       (MSCALER1_BASE + 0x054c)
#define    SEC_MSCA_ADDR_CH1_LINE5_POS                        (MSCALER1_BASE + 0x0550)
#define    SEC_MSCA_ADDR_CH1_LINE5_SIZE                       (MSCALER1_BASE + 0x0554)
#define    SEC_MSCA_ADDR_CH1_LINE5_PAR0                       (MSCALER1_BASE + 0x0558)
#define    SEC_MSCA_ADDR_CH1_LINE5_PAR1                       (MSCALER1_BASE + 0x055c)
#define    SEC_MSCA_ADDR_CH1_LINE6_POS                        (MSCALER1_BASE + 0x0560)
#define    SEC_MSCA_ADDR_CH1_LINE6_SIZE                       (MSCALER1_BASE + 0x0564)
#define    SEC_MSCA_ADDR_CH1_LINE6_PAR0                       (MSCALER1_BASE + 0x0568)
#define    SEC_MSCA_ADDR_CH1_LINE6_PAR1                       (MSCALER1_BASE + 0x056c)
#define    SEC_MSCA_ADDR_CH1_LINE7_POS                        (MSCALER1_BASE + 0x0570)
#define    SEC_MSCA_ADDR_CH1_LINE7_SIZE                       (MSCALER1_BASE + 0x0574)
#define    SEC_MSCA_ADDR_CH1_LINE7_PAR0                       (MSCALER1_BASE + 0x0578)
#define    SEC_MSCA_ADDR_CH1_LINE7_PAR1                       (MSCALER1_BASE + 0x057c)
#define    SEC_MSCA_ADDR_CH1_LINE8_POS                        (MSCALER1_BASE + 0x0580)
#define    SEC_MSCA_ADDR_CH1_LINE8_SIZE                       (MSCALER1_BASE + 0x0584)
#define    SEC_MSCA_ADDR_CH1_LINE8_PAR0                       (MSCALER1_BASE + 0x0588)
#define    SEC_MSCA_ADDR_CH1_LINE8_PAR1                       (MSCALER1_BASE + 0x058c)
#define    SEC_MSCA_ADDR_CH1_LINE9_POS                        (MSCALER1_BASE + 0x0590)
#define    SEC_MSCA_ADDR_CH1_LINE9_SIZE                       (MSCALER1_BASE + 0x0594)
#define    SEC_MSCA_ADDR_CH1_LINE9_PAR0                       (MSCALER1_BASE + 0x0598)
#define    SEC_MSCA_ADDR_CH1_LINE9_PAR1                       (MSCALER1_BASE + 0x059c)
#define    SEC_MSCA_ADDR_CH1_LINE10_POS                       (MSCALER1_BASE + 0x05a0)
#define    SEC_MSCA_ADDR_CH1_LINE10_SIZE                      (MSCALER1_BASE + 0x05a4)
#define    SEC_MSCA_ADDR_CH1_LINE10_PAR0                      (MSCALER1_BASE + 0x05a8)
#define    SEC_MSCA_ADDR_CH1_LINE10_PAR1                      (MSCALER1_BASE + 0x05ac)
#define    SEC_MSCA_ADDR_CH1_LINE11_POS                       (MSCALER1_BASE + 0x05b0)
#define    SEC_MSCA_ADDR_CH1_LINE11_SIZE                      (MSCALER1_BASE + 0x05b4)
#define    SEC_MSCA_ADDR_CH1_LINE11_PAR0                      (MSCALER1_BASE + 0x05b8)
#define    SEC_MSCA_ADDR_CH1_LINE11_PAR1                      (MSCALER1_BASE + 0x05bc)
#define    SEC_MSCA_ADDR_CH1_LINE12_POS                       (MSCALER1_BASE + 0x05c0)
#define    SEC_MSCA_ADDR_CH1_LINE12_SIZE                      (MSCALER1_BASE + 0x05c4)
#define    SEC_MSCA_ADDR_CH1_LINE12_PAR0                      (MSCALER1_BASE + 0x05c8)
#define    SEC_MSCA_ADDR_CH1_LINE12_PAR1                      (MSCALER1_BASE + 0x05cc)
#define    SEC_MSCA_ADDR_CH1_LINE13_POS                       (MSCALER1_BASE + 0x05d0)
#define    SEC_MSCA_ADDR_CH1_LINE13_SIZE                      (MSCALER1_BASE + 0x05d4)
#define    SEC_MSCA_ADDR_CH1_LINE13_PAR0                      (MSCALER1_BASE + 0x05d8)
#define    SEC_MSCA_ADDR_CH1_LINE13_PAR1                      (MSCALER1_BASE + 0x05dc)
#define    SEC_MSCA_ADDR_CH1_LINE14_POS                       (MSCALER1_BASE + 0x05e0)
#define    SEC_MSCA_ADDR_CH1_LINE14_SIZE                      (MSCALER1_BASE + 0x05e4)
#define    SEC_MSCA_ADDR_CH1_LINE14_PAR0                      (MSCALER1_BASE + 0x05e8)
#define    SEC_MSCA_ADDR_CH1_LINE14_PAR1                      (MSCALER1_BASE + 0x05ec)
#define    SEC_MSCA_ADDR_CH1_LINE15_POS                       (MSCALER1_BASE + 0x05f0)
#define    SEC_MSCA_ADDR_CH1_LINE15_SIZE                      (MSCALER1_BASE + 0x05f4)
#define    SEC_MSCA_ADDR_CH1_LINE15_PAR0                      (MSCALER1_BASE + 0x05f8)
#define    SEC_MSCA_ADDR_CH1_LINE15_PAR1                      (MSCALER1_BASE + 0x05fc)
#define    SEC_MSCA_ADDR_CH0_OSD0_POS                         (MSCALER1_BASE + 0x0600)
#define    SEC_MSCA_ADDR_CH0_OSD0_SIZE                        (MSCALER1_BASE + 0x0604)
#define    SEC_MSCA_ADDR_CH0_OSD0_ADDR                        (MSCALER1_BASE + 0x0608)
#define    SEC_MSCA_ADDR_CH0_OSD0_STRIDE                      (MSCALER1_BASE + 0x060c)
#define    SEC_MSCA_ADDR_CH0_OSD1_POS                         (MSCALER1_BASE + 0x0610)
#define    SEC_MSCA_ADDR_CH0_OSD1_SIZE                        (MSCALER1_BASE + 0x0614)
#define    SEC_MSCA_ADDR_CH0_OSD1_ADDR                        (MSCALER1_BASE + 0x0618)
#define    SEC_MSCA_ADDR_CH0_OSD1_STRIDE                      (MSCALER1_BASE + 0x061c)
#define    SEC_MSCA_ADDR_CH0_OSD2_POS                         (MSCALER1_BASE + 0x0620)
#define    SEC_MSCA_ADDR_CH0_OSD2_SIZE                        (MSCALER1_BASE + 0x0624)
#define    SEC_MSCA_ADDR_CH0_OSD2_ADDR                        (MSCALER1_BASE + 0x0628)
#define    SEC_MSCA_ADDR_CH0_OSD2_STRIDE                      (MSCALER1_BASE + 0x062c)
#define    SEC_MSCA_ADDR_CH0_OSD3_POS                         (MSCALER1_BASE + 0x0630)
#define    SEC_MSCA_ADDR_CH0_OSD3_SIZE                        (MSCALER1_BASE + 0x0634)
#define    SEC_MSCA_ADDR_CH0_OSD3_ADDR                        (MSCALER1_BASE + 0x0638)
#define    SEC_MSCA_ADDR_CH0_OSD3_STRIDE                      (MSCALER1_BASE + 0x063c)
#define    SEC_MSCA_ADDR_CH0_OSD4_POS                         (MSCALER1_BASE + 0x0640)
#define    SEC_MSCA_ADDR_CH0_OSD4_SIZE                        (MSCALER1_BASE + 0x0644)
#define    SEC_MSCA_ADDR_CH0_OSD4_ADDR                        (MSCALER1_BASE + 0x0648)
#define    SEC_MSCA_ADDR_CH0_OSD4_STRIDE                      (MSCALER1_BASE + 0x064c)
#define    SEC_MSCA_ADDR_CH0_OSD5_POS                         (MSCALER1_BASE + 0x0650)
#define    SEC_MSCA_ADDR_CH0_OSD5_SIZE                        (MSCALER1_BASE + 0x0654)
#define    SEC_MSCA_ADDR_CH0_OSD5_ADDR                        (MSCALER1_BASE + 0x0658)
#define    SEC_MSCA_ADDR_CH0_OSD5_STRIDE                      (MSCALER1_BASE + 0x065c)
#define    SEC_MSCA_ADDR_CH0_OSD6_POS                         (MSCALER1_BASE + 0x0660)
#define    SEC_MSCA_ADDR_CH0_OSD6_SIZE                        (MSCALER1_BASE + 0x0664)
#define    SEC_MSCA_ADDR_CH0_OSD6_ADDR                        (MSCALER1_BASE + 0x0668)
#define    SEC_MSCA_ADDR_CH0_OSD6_STRIDE                      (MSCALER1_BASE + 0x066c)
#define    SEC_MSCA_ADDR_CH0_OSD7_POS                         (MSCALER1_BASE + 0x0670)
#define    SEC_MSCA_ADDR_CH0_OSD7_SIZE                        (MSCALER1_BASE + 0x0674)
#define    SEC_MSCA_ADDR_CH0_OSD7_ADDR                        (MSCALER1_BASE + 0x0678)
#define    SEC_MSCA_ADDR_CH0_OSD7_STRIDE                      (MSCALER1_BASE + 0x067c)
#define    SEC_MSCA_ADDR_CH1_OSD0_POS                         (MSCALER1_BASE + 0x0680)
#define    SEC_MSCA_ADDR_CH1_OSD0_SIZE                        (MSCALER1_BASE + 0x0684)
#define    SEC_MSCA_ADDR_CH1_OSD0_ADDR                        (MSCALER1_BASE + 0x0688)
#define    SEC_MSCA_ADDR_CH1_OSD0_STRIDE                      (MSCALER1_BASE + 0x068c)
#define    SEC_MSCA_ADDR_CH1_OSD1_POS                         (MSCALER1_BASE + 0x0690)
#define    SEC_MSCA_ADDR_CH1_OSD1_SIZE                        (MSCALER1_BASE + 0x0694)
#define    SEC_MSCA_ADDR_CH1_OSD1_ADDR                        (MSCALER1_BASE + 0x0698)
#define    SEC_MSCA_ADDR_CH1_OSD1_STRIDE                      (MSCALER1_BASE + 0x069c)
#define    SEC_MSCA_ADDR_CH1_OSD2_POS                         (MSCALER1_BASE + 0x06a0)
#define    SEC_MSCA_ADDR_CH1_OSD2_SIZE                        (MSCALER1_BASE + 0x06a4)
#define    SEC_MSCA_ADDR_CH1_OSD2_ADDR                        (MSCALER1_BASE + 0x06a8)
#define    SEC_MSCA_ADDR_CH1_OSD2_STRIDE                      (MSCALER1_BASE + 0x06ac)
#define    SEC_MSCA_ADDR_CH1_OSD3_POS                         (MSCALER1_BASE + 0x06b0)
#define    SEC_MSCA_ADDR_CH1_OSD3_SIZE                        (MSCALER1_BASE + 0x06b4)
#define    SEC_MSCA_ADDR_CH1_OSD3_ADDR                        (MSCALER1_BASE + 0x06b8)
#define    SEC_MSCA_ADDR_CH1_OSD3_STRIDE                      (MSCALER1_BASE + 0x06bc)
#define    SEC_MSCA_ADDR_CH1_OSD4_POS                         (MSCALER1_BASE + 0x06c0)
#define    SEC_MSCA_ADDR_CH1_OSD4_SIZE                        (MSCALER1_BASE + 0x06c4)
#define    SEC_MSCA_ADDR_CH1_OSD4_ADDR                        (MSCALER1_BASE + 0x06c8)
#define    SEC_MSCA_ADDR_CH1_OSD4_STRIDE                      (MSCALER1_BASE + 0x06cc)
#define    SEC_MSCA_ADDR_CH1_OSD5_POS                         (MSCALER1_BASE + 0x06d0)
#define    SEC_MSCA_ADDR_CH1_OSD5_SIZE                        (MSCALER1_BASE + 0x06d4)
#define    SEC_MSCA_ADDR_CH1_OSD5_ADDR                        (MSCALER1_BASE + 0x06d8)
#define    SEC_MSCA_ADDR_CH1_OSD5_STRIDE                      (MSCALER1_BASE + 0x06dc)
#define    SEC_MSCA_ADDR_CH1_OSD6_POS                         (MSCALER1_BASE + 0x06e0)
#define    SEC_MSCA_ADDR_CH1_OSD6_SIZE                        (MSCALER1_BASE + 0x06e4)
#define    SEC_MSCA_ADDR_CH1_OSD6_ADDR                        (MSCALER1_BASE + 0x06e8)
#define    SEC_MSCA_ADDR_CH1_OSD6_STRIDE                      (MSCALER1_BASE + 0x06ec)
#define    SEC_MSCA_ADDR_CH1_OSD7_POS                         (MSCALER1_BASE + 0x06f0)
#define    SEC_MSCA_ADDR_CH1_OSD7_SIZE                        (MSCALER1_BASE + 0x06f4)
#define    SEC_MSCA_ADDR_CH1_OSD7_ADDR                        (MSCALER1_BASE + 0x06f8)
#define    SEC_MSCA_ADDR_CH1_OSD7_STRIDE                      (MSCALER1_BASE + 0x06fc)
#define    SEC_MSCA_ADDR_BACK_DOOR                            (MSCALER1_BASE + 0x0700)
#define    SEC_MSCA_ADDR_DBG__00_00                           (MSCALER1_BASE + 0x0710)
#define    SEC_MSCA_ADDR_DBG__01_01                           (MSCALER1_BASE + 0x0714)
#define    SEC_MSCA_ADDR_DBG__02_02                           (MSCALER1_BASE + 0x0718)
#define    SEC_MSCA_ADDR_DBG__03_03                           (MSCALER1_BASE + 0x071c)
#define    SEC_MSCA_ADDR_DBG__04_04                           (MSCALER1_BASE + 0x0720)
#define    SEC_MSCA_ADDR_DBG__05_05                           (MSCALER1_BASE + 0x0724)
#define    SEC_MSCA_ADDR_DBG__06_06                           (MSCALER1_BASE + 0x0728)
#define    SEC_MSCA_ADDR_DBG__07_07                           (MSCALER1_BASE + 0x072c)
#define    SEC_MSCA_ADDR_DBG__08_08                           (MSCALER1_BASE + 0x0730)
#define    SEC_MSCA_ADDR_DBG__09_09                           (MSCALER1_BASE + 0x0734)
#define    SEC_MSCA_ADDR_DBG__10_10                           (MSCALER1_BASE + 0x0738)
#define    SEC_MSCA_ADDR_DBG__11_11                           (MSCALER1_BASE + 0x073c)
#define    SEC_MSCA_ADDR_DBG__12_12                           (MSCALER1_BASE + 0x0740)
#define    SEC_MSCA_ADDR_DBG__13_13                           (MSCALER1_BASE + 0x0744)
#define    SEC_MSCA_ADDR_DBG__14_14                           (MSCALER1_BASE + 0x0748)
#define    SEC_MSCA_ADDR_DBG__15_15                           (MSCALER1_BASE + 0x074c)
#define    SEC_MSCA_ADDR_DBG__16_16                           (MSCALER1_BASE + 0x0750)
#define    SEC_MSCA_ADDR_DBG__17_17                           (MSCALER1_BASE + 0x0754)
#define    SEC_MSCA_ADDR_DBG__18_18                           (MSCALER1_BASE + 0x0758)
#define    SEC_MSCA_ADDR_DBG__19_19                           (MSCALER1_BASE + 0x075c)
#define    SEC_MSCA_ADDR_DBG__20_20                           (MSCALER1_BASE + 0x0760)
#define    SEC_MSCA_ADDR_DBG__21_21                           (MSCALER1_BASE + 0x0764)
#define    SEC_MSCA_ADDR_DBG__22_22                           (MSCALER1_BASE + 0x0768)
#define    SEC_MSCA_ADDR_DBG__23_23                           (MSCALER1_BASE + 0x076c)
#define    SEC_MSCA_ADDR_DBG__24_24                           (MSCALER1_BASE + 0x0770)
#define    SEC_MSCA_ADDR_DBG__25_25                           (MSCALER1_BASE + 0x0774)
#define    SEC_MSCA_ADDR_DBG__26_26                           (MSCALER1_BASE + 0x0778)
#define    SEC_MSCA_ADDR_DBG__27_27                           (MSCALER1_BASE + 0x077c)
#define    SEC_MSCA_ADDR_DBG__28_28                           (MSCALER1_BASE + 0x0780)
#define    SEC_MSCA_ADDR_DBG__29_29                           (MSCALER1_BASE + 0x0784)
#define    SEC_MSCA_ADDR_DBG__30_30                           (MSCALER1_BASE + 0x0788)
#define    SEC_MSCA_ADDR_DBG__31_31                           (MSCALER1_BASE + 0x078c)
#define    SEC_MSCA_ADDR_DBG__32_32                           (MSCALER1_BASE + 0x0790)
#define    SEC_MSCA_ADDR_DBG__33_33                           (MSCALER1_BASE + 0x0794)
#define    SEC_MSCA_ADDR_DBG__34_34                           (MSCALER1_BASE + 0x0798)
#define    SEC_MSCA_ADDR_DBG__35_35                           (MSCALER1_BASE + 0x079c)
#define    SEC_MSCA_ADDR_DBG__36_36                           (MSCALER1_BASE + 0x07a0)
#define    SEC_MSCA_ADDR_DBG__37_37                           (MSCALER1_BASE + 0x07a4)
#define    SEC_MSCA_ADDR_DBG__38_38                           (MSCALER1_BASE + 0x07a8)
#define    SEC_MSCA_ADDR_DBG__39_39                           (MSCALER1_BASE + 0x07ac)
#define    SEC_MSCA_ADDR_DBG__40_40                           (MSCALER1_BASE + 0x07b0)
#define    SEC_MSCA_ADDR_DBG__41_41                           (MSCALER1_BASE + 0x07b4)
#define    SEC_MSCA_ADDR_DBG__42_42                           (MSCALER1_BASE + 0x07b8)
#define    SEC_MSCA_ADDR_DBG__43_43                           (MSCALER1_BASE + 0x07bc)
#define    SEC_MSCA_ADDR_DBG__44_44                           (MSCALER1_BASE + 0x07c0)
#define    SEC_MSCA_ADDR_DBG__45_45                           (MSCALER1_BASE + 0x07c4)
#define    SEC_MSCA_ADDR_DBG__46_46                           (MSCALER1_BASE + 0x07c8)
#define    SEC_MSCA_ADDR_DBG__47_47                           (MSCALER1_BASE + 0x07cc)
#define    SEC_MSCA_ADDR_DBG__48_48                           (MSCALER1_BASE + 0x07d0)
#define    SEC_MSCA_ADDR_DBG__49_49                           (MSCALER1_BASE + 0x07d4)
#define    SEC_MSCA_ADDR_DBG__50_50                           (MSCALER1_BASE + 0x07d8)
#define    SEC_MSCA_ADDR_DBG__51_51                           (MSCALER1_BASE + 0x07dc)
#define    SEC_MSCA_ADDR_DBG__52_52                           (MSCALER1_BASE + 0x07e0)
#define    SEC_MSCA_ADDR_DBG__53_53                           (MSCALER1_BASE + 0x07e4)
#define    SEC_MSCA_ADDR_DBG__54_54                           (MSCALER1_BASE + 0x07e8)
#define    SEC_MSCA_ADDR_DBG__55_55                           (MSCALER1_BASE + 0x07ec)
#define    SEC_MSCA_ADDR_DBG__56_56                           (MSCALER1_BASE + 0x07f0)
#define    SEC_MSCA_ADDR_DBG__57_57                           (MSCALER1_BASE + 0x07f4)
#define    SEC_MSCA_ADDR_DBG__58_58                           (MSCALER1_BASE + 0x07f8)
#define    SEC_MSCA_ADDR_DBG__59_59                           (MSCALER1_BASE + 0x07fc)
#define    SEC_MSCA_ADDR_DBG__60_60                           (MSCALER1_BASE + 0x0800)

#define    MSCA_ADDR_CH_WORK_EN                               (MSCALER0_BASE + 0x0008)
#define    MSCA_ADDR_FORCE                                    (MSCALER0_BASE + 0x000C)
#define    MSCA_ADDR_CTRL                                     (MSCALER0_BASE + 0x0010)
#define    MSCA_ADDR_MASK_EN                                  (MSCALER0_BASE + 0x0014)
#define    MSCA_ADDR_OSD_EN                                   (MSCALER0_BASE + 0x0018)
#define    MSCA_ADDR_MIRR_FLIP_RSMP_SAMP_DONE                 (MSCALER0_BASE + 0x002c)
#define    MSCA_ADDR_OSD_MODE                                 (MSCALER0_BASE + 0x0060)
#define    MSCA_ADDR_OSD_ARGB_TYPE                            (MSCALER0_BASE + 0x0064)
#define    MSCA_ADDR_SRC_RSZ_POS                              (MSCALER0_BASE + 0x0080)
#define    MSCA_ADDR_SRC_RSZ_SIZE                             (MSCALER0_BASE + 0x0084)

#define    MSCA_ADDR_CHx_FCROP_POS(n)                         (MSCALER0_BASE + 0x00a0 + (n * 0x008))
#define    MSCA_ADDR_CHx_FCROP_IMG(n)                         (MSCALER0_BASE + 0x00a4 + (n * 0x008))
#define    MSCA_ADDR_CHx_RSZ_SIZE(n)                          (MSCALER0_BASE + 0x0100 + (n * 0x100))
#define    MSCA_ADDR_CHx_RSZ_STEP(n)                          (MSCALER0_BASE + 0x0104 + (n * 0x100))
#define    MSCA_ADDR_CHx_CROP_POS(n)                          (MSCALER0_BASE + 0x0128 + (n * 0x100))
#define    MSCA_ADDR_CHx_CROP_SIZE(n)                         (MSCALER0_BASE + 0x012c + (n * 0x100))
#define    MSCA_ADDR_CHx_FR_CTRL_LOOP(n)                      (MSCALER0_BASE + 0x0130 + (n * 0x100))
#define    MSCA_ADDR_CHx_FR_CTRL_MASK(n)                      (MSCALER0_BASE + 0x0134 + (n * 0x100))
#define    MSCA_ADDR_CHx_OUT_FMT(n)                           (MSCALER0_BASE + 0x0168 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_Y_ADDR(n)                     (MSCALER0_BASE + 0x016c + (n * 0x100))
#define    MSCA_ADDR_CHx_Y_ADDR_FIFO_STA(n)                   (MSCALER0_BASE + 0x0170 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_Y_LAST_ADDR(n)                (MSCALER0_BASE + 0x0174 + (n * 0x100))
#define    MSCA_ADDR_CHx_Y_LAST_ADDR_FIFO_STA(n)              (MSCALER0_BASE + 0x017c + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_Y_STRIDE(n)                   (MSCALER0_BASE + 0x0180 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_UV_ADDR(n)                    (MSCALER0_BASE + 0x0184 + (n * 0x100))
#define    MSCA_ADDR_CHx_UV_ADDR_FIFO_STA(n)                  (MSCALER0_BASE + 0x0188 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_UV_LAST_ADDR(n)               (MSCALER0_BASE + 0x018c + (n * 0x100))
#define    MSCA_ADDR_CHx_UV_LAST_ADDR_FIFO_STA(n)             (MSCALER0_BASE + 0x0194 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_UV_STRIDE(n)                  (MSCALER0_BASE + 0x0198 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_Y_ADDR_CLR(n)                 (MSCALER0_BASE + 0x019c + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_UV_ADDR_CLR(n)                (MSCALER0_BASE + 0x01a0 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_Y_LAST_ADDR_CLR(n)            (MSCALER0_BASE + 0x01a4 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_UV_LAST_ADDR_CLR(n)           (MSCALER0_BASE + 0x01a8 + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_Y_ADDR_SEL(n)                 (MSCALER0_BASE + 0x01ac + (n * 0x100))
#define    MSCA_ADDR_CHx_DMAOUT_UV_ADDR_SEL(n)                (MSCALER0_BASE + 0x01b0 + (n * 0x100))
#define    MSCA_ADDR_CHx_COE_ZERO_VRSZ_H(n)                   (MSCALER0_BASE + 0x01c0 + (n * 0x100))
#define    MSCA_ADDR_CHx_COE_ZERO_VRSZ_L(n)                   (MSCALER0_BASE + 0x01c4 + (n * 0x100))
#define    MSCA_ADDR_CHx_COE_ZERO_HRSZ_H(n)                   (MSCALER0_BASE + 0x01c8 + (n * 0x100))
#define    MSCA_ADDR_CHx_COE_ZERO_HRSZ_L(n)                   (MSCALER0_BASE + 0x01cc + (n * 0x100))
#define    MSCA_ADDR_CHx_COE_OFT(n)                           (MSCALER0_BASE + 0x01d0 + (n * 0x100))
#define    MSCA_ADDR_CHx_ARF(n)                               (MSCALER0_BASE + 0x01f0 + (n * 0x100))
#define    MSCA_ADDR_CHx_CLR(n)                               (MSCALER0_BASE + 0x01f4 + (n * 0x100))

#define    MSCA_ADDR_CHx_MSx_POS(n,k)                         (MSCALER0_BASE + 0x0138 + (n * 0x100) + (k * 0x0c))
#define    MSCA_ADDR_CHx_MSx_SIZE(n,k)                        (MSCALER0_BASE + 0x013c + (n * 0x100) + (k * 0x0c))
#define    MSCA_ADDR_CHx_MSx_VALUE(n,k)                       (MSCALER0_BASE + 0x0140 + (n * 0x100) + (k * 0x0c))

#define    MSCA_ADDR_CHx_LINEx_POS(n,k)                       (MSCALER0_BASE + 0x0400 + (n * 0x100) + (k * 0x10))
#define    MSCA_ADDR_CHx_LINEx_SIZE(n,k)                      (MSCALER0_BASE + 0x0404 + (n * 0x100) + (k * 0x10))
#define    MSCA_ADDR_CHx_LINEx_PAR0(n,k)                      (MSCALER0_BASE + 0x0408 + (n * 0x100) + (k * 0x10))
#define    MSCA_ADDR_CHx_LINEx_PAR1(n,k)                      (MSCALER0_BASE + 0x040c + (n * 0x100) + (k * 0x10))

#define    MSCA_ADDR_CHx_OSDx_POS(n,k)                        (MSCALER0_BASE + 0x0600 + (n * 0x100) + (k * 0x10))
#define    MSCA_ADDR_CHx_OSDx_SIZE(n,k)                       (MSCALER0_BASE + 0x0604 + (n * 0x100) + (k * 0x10))
#define    MSCA_ADDR_CHx_OSDx_ADDR(n,k)                       (MSCALER0_BASE + 0x0608 + (n * 0x100) + (k * 0x10))
#define    MSCA_ADDR_CHx_OSDx_STRIDE(n,k)                     (MSCALER0_BASE + 0x060c + (n * 0x100) + (k * 0x10))
//============================================================
// RESP ADDRESS
//============================================================
#define    RESP_ADDR_INT_CNTRL                                (RESP_BASE + 0x0000)

#define    CH0_FRM_DONE_INT                                   (1 << 0)
#define    CH1_FRM_DONE_INT                                   (1 << 1)
#define    CH2_FRM_DONE_INT                                   (1 << 2)
#define    AWB_STATIC_INT                                     (1 << 3)
#define    AE_STATIC_INT                                      (1 << 4)
#define    AE_HIST_INT                                        (1 << 5)
#define    AF_STATIC_INT                                      (1 << 6)
#define    GSM_STATIC_INT                                     (1 << 7)
#define    LCE_STATIC_INT                                     (1 << 8)
#define    ADR_STATIC_INT                                     (1 << 9)
#define    DEFOG_STATIC_INT                                   (1 << 10)
#define    WDR_STATIC_INT                                     (1 << 11)
#define    STOP_FINISH_INT                                    (1 << 12)
#define    CH0_FRM_DONE_BF_INT                                (1 << 13)
#define    CH1_FRM_DONE_BF_INT                                (1 << 14)
#define    CH2_FRM_DONE_BF_INT                                (1 << 15)
#define    SDNS_STATIC_INT                                    (1 << 16)
#define    RESP_ADDR_INT_COMMON_0_EN                          (RESP_BASE + 0x0020)
#define    RESP_ADDR_INT_COMMON_0_CLR                         (RESP_BASE + 0x0024)
#define    RESP_ADDR_INT_COMMON_0_INFO                        (RESP_BASE + 0x0028)
#define    RESP_ADDR_INT_COMMON_1_EN                          (RESP_BASE + 0x0030)
#define    RESP_ADDR_INT_COMMON_1_CLR                         (RESP_BASE + 0x0034)
#define    RESP_ADDR_INT_COMMON_1_INFO                        (RESP_BASE + 0x0038)

#define    BROKEN_FRAME_INT						      (1 << 4)
#define    IP_OF_ERR_INT						      (1 << 5)
#define    RESP_ADDR_INT_UNUSUAL_0_EN                         (RESP_BASE + 0x0060)
#define    RESP_ADDR_INT_UNUSUAL_0_CLR                        (RESP_BASE + 0x0064)
#define    RESP_ADDR_INT_UNUSUAL_0_INFO                       (RESP_BASE + 0x0068)
#define    RESP_ADDR_INT_UNUSUAL_1_EN                         (RESP_BASE + 0x0070)
#define    RESP_ADDR_INT_UNUSUAL_1_CLR                        (RESP_BASE + 0x0074)
#define    RESP_ADDR_INT_UNUSUAL_1_INFO                       (RESP_BASE + 0x0078)
#define    RESP_ADDR_INT_BACKUP_0_EN                          (RESP_BASE + 0x00A0)
#define    RESP_ADDR_INT_BACKUP_0_CLR                         (RESP_BASE + 0x00A4)
#define    RESP_ADDR_INT_BACKUP_0_INFO                        (RESP_BASE + 0x00A8)
#define    RESP_ADDR_INT_BACKUP_1_EN                          (RESP_BASE + 0x00B0)
#define    RESP_ADDR_INT_BACKUP_1_CLR                         (RESP_BASE + 0x00B4)
#define    RESP_ADDR_INT_BACKUP_1_INFO                        (RESP_BASE + 0x00B8)
#define    RESP_ADDR_BP_INFO                                  (RESP_BASE + 0x0100)
#define    RESP_ADDR_POSITIO_0_INFO                           (RESP_BASE + 0x0200)
#define    RESP_ADDR_POSITIO_1_INFO                           (RESP_BASE + 0x0204)
#define    RESP_ADDR_POSITIO_2_INFO                           (RESP_BASE + 0x0208)
#define    RESP_ADDR_POSITIO_3_INFO                           (RESP_BASE + 0x020C)
#define    RESP_ADDR_POSITIO_4_INFO                           (RESP_BASE + 0x0210)
#define    RESP_ADDR_POSITIO_5_INFO                           (RESP_BASE + 0x0214)
#define    RESP_ADDR_POSITIO_6_INFO                           (RESP_BASE + 0x0218)
#define    RESP_ADDR_POSITIO_7_INFO                           (RESP_BASE + 0x021C)
#define    RESP_ADDR_POSITIO_8_INFO                           (RESP_BASE + 0x0220)
#define    RESP_ADDR_POSITIO_9_INFO                           (RESP_BASE + 0x0224)
#define    RESP_ADDR_POSITIO_10_INFO                          (RESP_BASE + 0x0228)
#define    RESP_ADDR_POSITIO_11_INFO                          (RESP_BASE + 0x022C)
#define    RESP_ADDR_POSITIO_12_INFO                          (RESP_BASE + 0x0230)
#define    RESP_ADDR_POSITIO_13_INFO                          (RESP_BASE + 0x0234)
#define    RESP_ADDR_POSITIO_14_INFO                          (RESP_BASE + 0x0238)
#define    RESP_ADDR_POSITIO_15_INFO                          (RESP_BASE + 0x023C)
#define    RESP_ADDR_POSITIO_16_INFO                          (RESP_BASE + 0x0240)
#define    RESP_ADDR_POSITIO_17_INFO                          (RESP_BASE + 0x0244)
#define    RESP_ADDR_POSITIO_18_INFO                          (RESP_BASE + 0x0248)
#define    RESP_ADDR_POSITIO_19_INFO                          (RESP_BASE + 0x024C)
#define    RESP_ADDR_POSITIO_20_INFO                          (RESP_BASE + 0x0250)
#define    RESP_ADDR_POSITIO_21_INFO                          (RESP_BASE + 0x0254)
#define    RESP_ADDR_POSITIO_22_INFO                          (RESP_BASE + 0x0258)
#define    RESP_ADDR_POSITIO_23_INFO                          (RESP_BASE + 0x025C)
#define    RESP_ADDR_POSITIO_24_INFO                          (RESP_BASE + 0x0260)
#define    RESP_ADDR_POSITIO_25_INFO                          (RESP_BASE + 0x0264)
#define    RESP_ADDR_POSITIO_26_INFO                          (RESP_BASE + 0x0268)
#define    RESP_ADDR_POSITIO_27_INFO                          (RESP_BASE + 0x026C)
#define    RESP_ADDR_POSITIO_28_INFO                          (RESP_BASE + 0x0270)
#define    RESP_ADDR_POSITIO_29_INFO                          (RESP_BASE + 0x0274)
#define    RESP_ADDR_POSITIO_30_INFO                          (RESP_BASE + 0x0278)
#define    RESP_ADDR_POSITIO_31_INFO                          (RESP_BASE + 0x027C)
#define    RESP_ADDR_FRM_INTVAL_CNTRL                         (RESP_BASE + 0x0300)
#define    RESP_ADDR_FRM_INTVAL_ORG                           (RESP_BASE + 0x0304)
#define    RESP_ADDR_FRM_INTVAL_LCK                           (RESP_BASE + 0x0308)

//============================================================
// TSTP ADDRESS
//============================================================
#define TSTP_ADDR_RAW_TOTAL(n)                          (TSTP_BASE(n) + 0x0000)
#define TSTP_ADDR_RAW_SEL(n)                          (TSTP_BASE(n) + 0x0004)
#define TSTP_ADDR_RAW_IRVAL0(n)                          (TSTP_BASE(n) + 0x0008)
#define TSTP_ADDR_RAW_IRVAL1(n)                          (TSTP_BASE(n) + 0x000c)
#define TSTP_ADDR_RGB_TOTAL(n)                          (TSTP_BASE(n) + 0x0010)
#define TSTP_ADDR_RGB_SEL(n)                          (TSTP_BASE(n) + 0x0014)
#define TSTP_ADDR_YUV_TOTAL(n)                          (TSTP_BASE(n) + 0x0020)
#define TSTP_ADDR_YUV_SEL(n)                          (TSTP_BASE(n) + 0x0024)
#define TSTP_ADDR_WDR_SEL(n)                          (TSTP_BASE(n) + 0x0028)
#define TSTP_ADDR_DRAW_EN(n)                          (TSTP_BASE(n) + 0x0030)
#define TSTP_ADDR_MARK0_PAR(n)                          (TSTP_BASE(n) + 0x0040)
#define TSTP_ADDR_MARK1_PAR0(n)                          (TSTP_BASE(n) + 0x0050)
#define TSTP_ADDR_MARK1_PAR1(n)                          (TSTP_BASE(n) + 0x0054)
#define TSTP_ADDR_MARK1_PAR2(n)                          (TSTP_BASE(n) + 0x0058)
#define TSTP_ADDR_MARK1_PAR3(n)                          (TSTP_BASE(n) + 0x005c)
#define TSTP_ADDR_MARK1_PAR4(n)                          (TSTP_BASE(n) + 0x0060)
#define TSTP_ADDR_MARK1_PAR5(n)                          (TSTP_BASE(n) + 0x0064)
#define TSTP_ADDR_MARK1_PAR6(n)                          (TSTP_BASE(n) + 0x0068)
#define TSTP_ADDR_MARK1_PAR7(n)                          (TSTP_BASE(n) + 0x006c)
#define TSTP_ADDR_MARK1_PAR8(n)                          (TSTP_BASE(n) + 0x0070)
#define TSTP_ADDR_MARK1_PAR9(n)                          (TSTP_BASE(n) + 0x0074)
#define TSTP_ADDR_MARK1_PAR10(n)                          (TSTP_BASE(n) + 0x0078)
#define TSTP_ADDR_MARK1_PAR11(n)                          (TSTP_BASE(n) + 0x007c)
#define TSTP_ADDR_MARK1_PAR12(n)                          (TSTP_BASE(n) + 0x0080)
#define TSTP_ADDR_MARK1_PAR13(n)                          (TSTP_BASE(n) + 0x0084)
#define TSTP_ADDR_MARK1_PAR14(n)                          (TSTP_BASE(n) + 0x0088)
#define TSTP_ADDR_MARK1_PAR15(n)                          (TSTP_BASE(n) + 0x008c)
#define TSTP_ADDR_MARK1_PAR16(n)                          (TSTP_BASE(n) + 0x0090)
#define TSTP_ADDR_MARK2_PAR0(n)                          (TSTP_BASE(n) + 0x00a0)
#define TSTP_ADDR_MARK2_PAR1(n)                          (TSTP_BASE(n) + 0x00a4)
#define TSTP_ADDR_MARK2_PAR2(n)                          (TSTP_BASE(n) + 0x00a8)

#define	   TIZIANO_ISP_IRQ_AWB_STATIC                          (3)
#define	   TIZIANO_ISP_IRQ_AE_STATIC			       (4)
#define	   TIZIANO_ISP_IRQ_AE_HIST			       (5)
#define	   TIZIANO_ISP_IRQ_AF_STATIC                          (6)
#define	   TIZIANO_ISP_IRQ_GSM_STATIC                     (7)
#define	   TIZIANO_ISP_IRQ_LCE_STATIC                          (8)
#define	   TIZIANO_ISP_IRQ_ADR_STATIC                          (9)
#define	   TIZIANO_ISP_IRQ_DEFOG_STATIC                        (10)
#define    TIZIANO_ISP_IRQ_WDR_MAIN_STATIC                     (11)

#endif
