# SETTINGS ./simusched lotes/aa_lote.tsk 2 1 2 SchedRR 4
LOAD 0 0
LOAD 0 1
LOAD 0 2
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 1 0 0
CPU 1 1 1
BLOCK 2 0
# CONTEXT CPU 0 2
CPU 2 1 1
UNBLOCK 3 0
CPU 3 2 0
CPU 3 1 1
LOAD 4 3
BLOCK 4 1
CPU 4 2 0
# CONTEXT CPU 1 4
UNBLOCK 5 1
CPU 5 2 0
# CONTEXT CPU 1 5
LOAD 6 4
CPU 6 2 0
# CONTEXT CPU 1 6
BLOCK 7 2
# CONTEXT CPU 0 7
CPU 7 0 1
UNBLOCK 8 2
CPU 8 3 0
CPU 8 0 1
BLOCK 9 3
BLOCK 9 0
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
UNBLOCK 10 0
UNBLOCK 10 3
# CONTEXT CPU 0 10
CPU 10 4 1
# CONTEXT CPU 0 11
CPU 11 4 1
BLOCK 12 4
CPU 12 1 0
# CONTEXT CPU 1 12
UNBLOCK 13 4
CPU 13 1 0
# CONTEXT CPU 1 13
BLOCK 14 1
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
UNBLOCK 15 1
# CONTEXT CPU 0 15
CPU 15 2 1
# CONTEXT CPU 0 16
CPU 16 2 1
BLOCK 17 2
CPU 17 0 0
# CONTEXT CPU 1 17
BLOCK 18 0
UNBLOCK 18 2
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
UNBLOCK 19 0
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
# CONTEXT CPU 0 20
CPU 20 3 1
BLOCK 21 3
CPU 21 4 0
# CONTEXT CPU 1 21
UNBLOCK 22 3
CPU 22 4 0
# CONTEXT CPU 1 22
CPU 23 4 0
# CONTEXT CPU 1 23
BLOCK 24 4
# CONTEXT CPU 0 24
CPU 24 1 1
BLOCK 25 1
UNBLOCK 25 4
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
UNBLOCK 26 1
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
CPU 27 2 0
# CONTEXT CPU 1 27
CPU 28 2 0
CPU 28 0 1
CPU 29 2 0
CPU 29 0 1
BLOCK 30 2
BLOCK 30 0
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
UNBLOCK 31 0
UNBLOCK 31 2
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 33 3 0
CPU 33 4 1
BLOCK 34 3
# CONTEXT CPU 0 34
CPU 34 4 1
UNBLOCK 35 3
# CONTEXT CPU 0 35
CPU 35 4 1
# CONTEXT CPU 0 36
CPU 36 4 1
CPU 37 1 0
CPU 37 4 1
CPU 38 1 0
CPU 38 4 1
BLOCK 39 1
EXIT 39 4 1
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
UNBLOCK 40 1
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
CPU 42 0 0
CPU 42 2 1
BLOCK 43 0
BLOCK 43 2
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
UNBLOCK 44 0
UNBLOCK 44 2
CPU 44 3 0
# CONTEXT CPU 1 44
BLOCK 45 3
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
UNBLOCK 46 3
CPU 46 0 0
CPU 46 1 1
BLOCK 47 0
# CONTEXT CPU 0 47
CPU 47 1 1
UNBLOCK 48 0
# CONTEXT CPU 0 48
CPU 48 1 1
EXIT 49 1 1
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 50 2 0
# CONTEXT CPU 1 50
EXIT 51 2 0
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 52 0 0
CPU 52 3 1
BLOCK 53 0
CPU 53 -1 0
CPU 53 3 1
BLOCK 54 3
UNBLOCK 54 0
# CONTEXT CPU 0 54
CPU 54 -1 1
UNBLOCK 55 3
CPU 55 0 0
# CONTEXT CPU 1 55
BLOCK 56 0
CPU 56 -1 0
CPU 56 3 1
BLOCK 57 3
UNBLOCK 57 0
# CONTEXT CPU 0 57
CPU 57 -1 1
UNBLOCK 58 3
CPU 58 0 0
# CONTEXT CPU 1 58
EXIT 59 0 0
CPU 59 -1 0
CPU 59 3 1
BLOCK 60 3
CPU 60 -1 0
CPU 60 -1 1
UNBLOCK 61 3
# CONTEXT CPU 0 61
CPU 61 -1 1
# CONTEXT CPU 0 62
CPU 62 -1 1
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 64 3 0
CPU 64 -1 1
CPU 65 3 0
CPU 65 -1 1
BLOCK 66 3
CPU 66 -1 0
CPU 66 -1 1
UNBLOCK 67 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 68 3 0
CPU 68 -1 1
EXIT 69 3 0
CPU 69 -1 0
CPU 69 -1 1
