;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <1, @-30
	SPL <1, @-30
	SPL <1, @-30
	JMN -207, @-126
	ADD 10, 20
	SUB <0, -0
	SUB @0, @2
	JMP 0, <2
	SUB @121, 106
	SUB @0, @2
	ADD 10, 20
	JMP <-821, -403
	SUB 82, @40
	SUB 82, @40
	SUB 82, @40
	SUB 300, 30
	ADD 270, 60
	JMN 300, 30
	SLT 12, @10
	SUB @121, 103
	SLT 12, @10
	SLT 12, @10
	ADD 270, 60
	SUB 82, @40
	SPL 100, 200
	SPL 100, 200
	JMP 0, <302
	JMP 0, <2
	JMP <-821, -403
	SUB @121, 103
	JMP <-821, -403
	ADD -830, 5
	SLT 530, 5
	ADD 210, 60
	SLT 530, 5
	JMP <-821, -403
	SUB 300, 30
	JMP 60, <-41
	ADD 210, 60
	CMP 30, 5
	CMP -207, <-120
	ADD 30, 5
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	SPL <1, @-30
