// Autogenerated. Do not Modify.
#ifndef SKYLAKE_H
#define SKYLAKE_H

#define NCORE (303)
#define NUNCORE (23)
#define NCNTR (4)

#include "pmu.h"

enum CORE_EVENTS {
  INST_RETIRED_ANY = 0,
  CPU_CLK_UNHALTED_THREAD,
  CPU_CLK_UNHALTED_THREAD_ANY,
  CPU_CLK_UNHALTED_REF_TSC,
  LD_BLOCKS_STORE_FORWARD,
  LD_BLOCKS_NO_SR,
  LD_BLOCKS_PARTIAL_ADDRESS_ALIAS,
  DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK,
  DTLB_LOAD_MISSES_WALK_COMPLETED_4K,
  DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M,
  DTLB_LOAD_MISSES_WALK_COMPLETED_1G,
  DTLB_LOAD_MISSES_WALK_COMPLETED,
  DTLB_LOAD_MISSES_WALK_PENDING,
  DTLB_LOAD_MISSES_WALK_ACTIVE,
  DTLB_LOAD_MISSES_STLB_HIT,
  MEMORY_DISAMBIGUATION_HISTORY_RESET,
  INT_MISC_RECOVERY_CYCLES,
  INT_MISC_RECOVERY_CYCLES_ANY,
  INT_MISC_CLEARS_COUNT,
  INT_MISC_CLEAR_RESTEER_CYCLES,
  UOPS_ISSUED_ANY,
  UOPS_ISSUED_STALL_CYCLES,
  UOPS_ISSUED_VECTOR_WIDTH_MISMATCH,
  UOPS_ISSUED_SLOW_LEA,
  ARITH_DIVIDER_ACTIVE,
  L2_RQSTS_DEMAND_DATA_RD_MISS,
  L2_RQSTS_RFO_MISS,
  L2_RQSTS_CODE_RD_MISS,
  L2_RQSTS_ALL_DEMAND_MISS,
  L2_RQSTS_PF_MISS,
  L2_RQSTS_MISS,
  L2_RQSTS_DEMAND_DATA_RD_HIT,
  L2_RQSTS_RFO_HIT,
  L2_RQSTS_CODE_RD_HIT,
  L2_RQSTS_PF_HIT,
  L2_RQSTS_ALL_DEMAND_DATA_RD,
  L2_RQSTS_ALL_RFO,
  L2_RQSTS_ALL_CODE_RD,
  L2_RQSTS_ALL_DEMAND_REFERENCES,
  L2_RQSTS_ALL_PF,
  L2_RQSTS_REFERENCES,
  LONGEST_LAT_CACHE_MISS,
  LONGEST_LAT_CACHE_REFERENCE,
  SW_PREFETCH_ACCESS_NTA,
  SW_PREFETCH_ACCESS_T0,
  SW_PREFETCH_ACCESS_T1_T2,
  SW_PREFETCH_ACCESS_PREFETCHW,
  SW_PREFETCH_ACCESS_ANY,
  CPU_CLK_UNHALTED_THREAD_P,
  CPU_CLK_UNHALTED_THREAD_P_ANY,
  CPU_CLK_UNHALTED_RING0_TRANS,
  CPU_CLK_THREAD_UNHALTED_REF_XCLK,
  CPU_CLK_THREAD_UNHALTED_REF_XCLK_ANY,
  CPU_CLK_UNHALTED_REF_XCLK,
  CPU_CLK_UNHALTED_REF_XCLK_ANY,
  CPU_CLK_THREAD_UNHALTED_ONE_THREAD_ACTIVE,
  CPU_CLK_UNHALTED_ONE_THREAD_ACTIVE,
  L1D_PEND_MISS_PENDING,
  L1D_PEND_MISS_PENDING_CYCLES,
  L1D_PEND_MISS_PENDING_CYCLES_ANY,
  L1D_PEND_MISS_FB_FULL,
  DTLB_STORE_MISSES_MISS_CAUSES_A_WALK,
  DTLB_STORE_MISSES_WALK_COMPLETED_4K,
  DTLB_STORE_MISSES_WALK_COMPLETED_2M_4M,
  DTLB_STORE_MISSES_WALK_COMPLETED_1G,
  DTLB_STORE_MISSES_WALK_COMPLETED,
  DTLB_STORE_MISSES_WALK_PENDING,
  DTLB_STORE_MISSES_WALK_ACTIVE,
  DTLB_STORE_MISSES_STLB_HIT,
  LOAD_HIT_PRE_SW_PF,
  EPT_WALK_PENDING,
  L1D_REPLACEMENT,
  TX_MEM_ABORT_CONFLICT,
  TX_MEM_ABORT_CAPACITY,
  TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK,
  TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY,
  TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH,
  TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT,
  TX_MEM_HLE_ELISION_BUFFER_FULL,
  INST_DECODED_DECODERS,
  PARTIAL_RAT_STALLS_SCOREBOARD,
  TX_EXEC_MISC1,
  TX_EXEC_MISC2,
  TX_EXEC_MISC3,
  TX_EXEC_MISC4,
  TX_EXEC_MISC5,
  RS_EVENTS_EMPTY_CYCLES,
  RS_EVENTS_EMPTY_END,
  OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD,
  OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_DATA_RD,
  OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_GE_6,
  OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD,
  OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_CODE_RD,
  OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO,
  OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO,
  OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD,
  OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD,
  OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD,
  OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_L3_MISS_DEMAND_DATA_RD,
  OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD_GE_6,
  IDQ_MITE_UOPS,
  IDQ_MITE_CYCLES,
  IDQ_DSB_UOPS,
  IDQ_DSB_CYCLES,
  IDQ_MS_DSB_CYCLES,
  IDQ_ALL_DSB_CYCLES_4_UOPS,
  IDQ_ALL_DSB_CYCLES_ANY_UOPS,
  IDQ_DSB_CYCLES_OK,
  IDQ_DSB_CYCLES_ANY,
  IDQ_MS_MITE_UOPS,
  IDQ_ALL_MITE_CYCLES_4_UOPS,
  IDQ_ALL_MITE_CYCLES_ANY_UOPS,
  IDQ_MS_CYCLES,
  IDQ_MS_SWITCHES,
  IDQ_MS_UOPS,
  ICACHE_16B_IFDATA_STALL,
  ICACHE_64B_IFTAG_HIT,
  ICACHE_64B_IFTAG_MISS,
  ICACHE_64B_IFTAG_STALL,
  ICACHE_TAG_STALLS,
  ITLB_MISSES_MISS_CAUSES_A_WALK,
  ITLB_MISSES_WALK_COMPLETED_4K,
  ITLB_MISSES_WALK_COMPLETED_2M_4M,
  ITLB_MISSES_WALK_COMPLETED_1G,
  ITLB_MISSES_WALK_COMPLETED,
  ITLB_MISSES_WALK_PENDING,
  ITLB_MISSES_WALK_ACTIVE,
  ITLB_MISSES_STLB_HIT,
  ILD_STALL_LCP,
  DECODE_LCP,
  BR_MISP_EXEC_INDIRECT,
  BR_MISP_EXEC_ALL_BRANCHES,
  IDQ_UOPS_NOT_DELIVERED_CORE,
  IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE,
  IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE,
  IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE,
  IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE,
  IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK,
  UOPS_DISPATCHED_PORT_PORT_0,
  UOPS_DISPATCHED_PORT_PORT_1,
  UOPS_DISPATCHED_PORT_PORT_2,
  UOPS_DISPATCHED_PORT_PORT_3,
  UOPS_DISPATCHED_PORT_PORT_4,
  UOPS_DISPATCHED_PORT_PORT_5,
  UOPS_DISPATCHED_PORT_PORT_6,
  UOPS_DISPATCHED_PORT_PORT_7,
  RESOURCE_STALLS_ANY,
  RESOURCE_STALLS_SB,
  CYCLE_ACTIVITY_CYCLES_L2_MISS,
  CYCLE_ACTIVITY_CYCLES_L3_MISS,
  CYCLE_ACTIVITY_STALLS_TOTAL,
  CYCLE_ACTIVITY_STALLS_L2_MISS,
  CYCLE_ACTIVITY_STALLS_L3_MISS,
  CYCLE_ACTIVITY_CYCLES_L1D_MISS,
  CYCLE_ACTIVITY_STALLS_L1D_MISS,
  CYCLE_ACTIVITY_CYCLES_MEM_ANY,
  CYCLE_ACTIVITY_STALLS_MEM_ANY,
  EXE_ACTIVITY_EXE_BOUND_0_PORTS,
  EXE_ACTIVITY_1_PORTS_UTIL,
  EXE_ACTIVITY_2_PORTS_UTIL,
  EXE_ACTIVITY_3_PORTS_UTIL,
  EXE_ACTIVITY_4_PORTS_UTIL,
  EXE_ACTIVITY_BOUND_ON_STORES,
  LSD_UOPS,
  LSD_CYCLES_ACTIVE,
  LSD_CYCLES_4_UOPS,
  LSD_CYCLES_OK,
  DSB2MITE_SWITCHES_COUNT,
  DSB2MITE_SWITCHES_PENALTY_CYCLES,
  ITLB_ITLB_FLUSH,
  OFFCORE_REQUESTS_DEMAND_DATA_RD,
  OFFCORE_REQUESTS_DEMAND_CODE_RD,
  OFFCORE_REQUESTS_DEMAND_RFO,
  OFFCORE_REQUESTS_ALL_DATA_RD,
  OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_RD,
  OFFCORE_REQUESTS_ALL_REQUESTS,
  UOPS_EXECUTED_THREAD,
  UOPS_EXECUTED_STALL_CYCLES,
  UOPS_EXECUTED_CYCLES_GE_1_UOP_EXEC,
  UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC,
  UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC,
  UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC,
  UOPS_EXECUTED_CORE,
  UOPS_EXECUTED_CORE_CYCLES_GE_1,
  UOPS_EXECUTED_CORE_CYCLES_GE_2,
  UOPS_EXECUTED_CORE_CYCLES_GE_3,
  UOPS_EXECUTED_CORE_CYCLES_GE_4,
  UOPS_EXECUTED_CORE_CYCLES_NONE,
  UOPS_EXECUTED_X87,
  OFFCORE_REQUESTS_BUFFER_SQ_FULL,
  TLB_FLUSH_DTLB_THREAD,
  TLB_FLUSH_STLB_ANY,
  INST_RETIRED_ANY_P,
  INST_RETIRED_PREC_DIST,
  INST_RETIRED_TOTAL_CYCLES_PS,
  INST_RETIRED_NOP,
  OTHER_ASSISTS_ANY,
  UOPS_RETIRED_RETIRE_SLOTS,
  UOPS_RETIRED_STALL_CYCLES,
  UOPS_RETIRED_TOTAL_CYCLES,
  UOPS_RETIRED_MACRO_FUSED,
  MACHINE_CLEARS_COUNT,
  MACHINE_CLEARS_MEMORY_ORDERING,
  MACHINE_CLEARS_SMC,
  BR_INST_RETIRED_ALL_BRANCHES,
  BR_INST_RETIRED_CONDITIONAL,
  BR_INST_RETIRED_COND,
  BR_INST_RETIRED_NEAR_CALL,
  BR_INST_RETIRED_ALL_BRANCHES_PEBS,
  BR_INST_RETIRED_NEAR_RETURN,
  BR_INST_RETIRED_NOT_TAKEN,
  BR_INST_RETIRED_COND_NTAKEN,
  BR_INST_RETIRED_NEAR_TAKEN,
  BR_INST_RETIRED_FAR_BRANCH,
  BR_MISP_RETIRED_ALL_BRANCHES,
  BR_MISP_RETIRED_CONDITIONAL,
  BR_MISP_RETIRED_NEAR_CALL,
  BR_MISP_RETIRED_ALL_BRANCHES_PEBS,
  BR_MISP_RETIRED_NEAR_TAKEN,
  FRONTEND_RETIRED_DSB_MISS,
  FRONTEND_RETIRED_L1I_MISS,
  FRONTEND_RETIRED_L2_MISS,
  FRONTEND_RETIRED_ITLB_MISS,
  FRONTEND_RETIRED_STLB_MISS,
  FRONTEND_RETIRED_LATENCY_GE_2,
  FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_2,
  FRONTEND_RETIRED_LATENCY_GE_4,
  FRONTEND_RETIRED_LATENCY_GE_8,
  FRONTEND_RETIRED_LATENCY_GE_16,
  FRONTEND_RETIRED_LATENCY_GE_32,
  FRONTEND_RETIRED_LATENCY_GE_64,
  FRONTEND_RETIRED_LATENCY_GE_128,
  FRONTEND_RETIRED_LATENCY_GE_256,
  FRONTEND_RETIRED_LATENCY_GE_512,
  FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_1,
  FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_3,
  FRONTEND_RETIRED_LATENCY_GE_1,
  FRONTEND_RETIRED_ANY_DSB_MISS,
  FP_ARITH_INST_RETIRED_SCALAR_DOUBLE,
  FP_ARITH_INST_RETIRED_SCALAR_SINGLE,
  FP_ARITH_INST_RETIRED_SCALAR,
  FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE,
  FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE,
  FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE,
  FP_ARITH_INST_RETIRED_4_FLOPS,
  FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE,
  FP_ARITH_INST_RETIRED_VECTOR,
  HLE_RETIRED_START,
  HLE_RETIRED_COMMIT,
  HLE_RETIRED_ABORTED,
  HLE_RETIRED_ABORTED_MEM,
  HLE_RETIRED_ABORTED_TIMER,
  HLE_RETIRED_ABORTED_UNFRIENDLY,
  HLE_RETIRED_ABORTED_MEMTYPE,
  HLE_RETIRED_ABORTED_EVENTS,
  RTM_RETIRED_START,
  RTM_RETIRED_COMMIT,
  RTM_RETIRED_ABORTED,
  RTM_RETIRED_ABORTED_MEM,
  RTM_RETIRED_ABORTED_TIMER,
  RTM_RETIRED_ABORTED_UNFRIENDLY,
  RTM_RETIRED_ABORTED_MEMTYPE,
  RTM_RETIRED_ABORTED_EVENTS,
  FP_ASSIST_ANY,
  HW_INTERRUPTS_RECEIVED,
  ROB_MISC_EVENTS_LBR_INSERTS,
  ROB_MISC_EVENTS_PAUSE_INST,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_4,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_8,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_16,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_32,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_64,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_128,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_256,
  MEM_TRANS_RETIRED_LOAD_LATENCY_GT_512,
  MEM_INST_RETIRED_STLB_MISS_LOADS,
  MEM_INST_RETIRED_STLB_MISS_STORES,
  MEM_INST_RETIRED_LOCK_LOADS,
  MEM_INST_RETIRED_SPLIT_LOADS,
  MEM_INST_RETIRED_SPLIT_STORES,
  MEM_INST_RETIRED_ALL_LOADS,
  MEM_INST_RETIRED_ALL_STORES,
  MEM_INST_RETIRED_ANY,
  MEM_LOAD_RETIRED_L1_HIT,
  MEM_LOAD_RETIRED_L2_HIT,
  MEM_LOAD_RETIRED_L3_HIT,
  MEM_LOAD_RETIRED_L1_MISS,
  MEM_LOAD_RETIRED_L2_MISS,
  MEM_LOAD_RETIRED_L3_MISS,
  MEM_LOAD_RETIRED_FB_HIT,
  MEM_LOAD_L3_HIT_RETIRED_XSNP_MISS,
  MEM_LOAD_L3_HIT_RETIRED_XSNP_HIT,
  MEM_LOAD_L3_HIT_RETIRED_XSNP_HITM,
  MEM_LOAD_L3_HIT_RETIRED_XSNP_NONE,
  MEM_LOAD_MISC_RETIRED_UC,
  BACLEARS_ANY,
  L2_TRANS_L2_WB,
  L2_LINES_IN_ALL,
  L2_LINES_OUT_SILENT,
  L2_LINES_OUT_NON_SILENT,
  L2_LINES_OUT_USELESS_PREF,
  L2_LINES_OUT_USELESS_HWPF,
  SQ_MISC_SPLIT_LOCK,
};

const char *core_strings[] = {
    "INST_RETIRED.ANY",
    "CPU_CLK_UNHALTED.THREAD",
    "CPU_CLK_UNHALTED.THREAD_ANY",
    "CPU_CLK_UNHALTED.REF_TSC",
    "LD_BLOCKS.STORE_FORWARD",
    "LD_BLOCKS.NO_SR",
    "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS",
    "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
    "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
    "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
    "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
    "DTLB_LOAD_MISSES.WALK_COMPLETED",
    "DTLB_LOAD_MISSES.WALK_PENDING",
    "DTLB_LOAD_MISSES.WALK_ACTIVE",
    "DTLB_LOAD_MISSES.STLB_HIT",
    "MEMORY_DISAMBIGUATION.HISTORY_RESET",
    "INT_MISC.RECOVERY_CYCLES",
    "INT_MISC.RECOVERY_CYCLES_ANY",
    "INT_MISC.CLEARS_COUNT",
    "INT_MISC.CLEAR_RESTEER_CYCLES",
    "UOPS_ISSUED.ANY",
    "UOPS_ISSUED.STALL_CYCLES",
    "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH",
    "UOPS_ISSUED.SLOW_LEA",
    "ARITH.DIVIDER_ACTIVE",
    "L2_RQSTS.DEMAND_DATA_RD_MISS",
    "L2_RQSTS.RFO_MISS",
    "L2_RQSTS.CODE_RD_MISS",
    "L2_RQSTS.ALL_DEMAND_MISS",
    "L2_RQSTS.PF_MISS",
    "L2_RQSTS.MISS",
    "L2_RQSTS.DEMAND_DATA_RD_HIT",
    "L2_RQSTS.RFO_HIT",
    "L2_RQSTS.CODE_RD_HIT",
    "L2_RQSTS.PF_HIT",
    "L2_RQSTS.ALL_DEMAND_DATA_RD",
    "L2_RQSTS.ALL_RFO",
    "L2_RQSTS.ALL_CODE_RD",
    "L2_RQSTS.ALL_DEMAND_REFERENCES",
    "L2_RQSTS.ALL_PF",
    "L2_RQSTS.REFERENCES",
    "LONGEST_LAT_CACHE.MISS",
    "LONGEST_LAT_CACHE.REFERENCE",
    "SW_PREFETCH_ACCESS.NTA",
    "SW_PREFETCH_ACCESS.T0",
    "SW_PREFETCH_ACCESS.T1_T2",
    "SW_PREFETCH_ACCESS.PREFETCHW",
    "SW_PREFETCH_ACCESS.ANY",
    "CPU_CLK_UNHALTED.THREAD_P",
    "CPU_CLK_UNHALTED.THREAD_P_ANY",
    "CPU_CLK_UNHALTED.RING0_TRANS",
    "CPU_CLK_THREAD_UNHALTED.REF_XCLK",
    "CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY",
    "CPU_CLK_UNHALTED.REF_XCLK",
    "CPU_CLK_UNHALTED.REF_XCLK_ANY",
    "CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE",
    "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
    "L1D_PEND_MISS.PENDING",
    "L1D_PEND_MISS.PENDING_CYCLES",
    "L1D_PEND_MISS.PENDING_CYCLES_ANY",
    "L1D_PEND_MISS.FB_FULL",
    "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
    "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
    "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
    "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
    "DTLB_STORE_MISSES.WALK_COMPLETED",
    "DTLB_STORE_MISSES.WALK_PENDING",
    "DTLB_STORE_MISSES.WALK_ACTIVE",
    "DTLB_STORE_MISSES.STLB_HIT",
    "LOAD_HIT_PRE.SW_PF",
    "EPT.WALK_PENDING",
    "L1D.REPLACEMENT",
    "TX_MEM.ABORT_CONFLICT",
    "TX_MEM.ABORT_CAPACITY",
    "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
    "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
    "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
    "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
    "TX_MEM.HLE_ELISION_BUFFER_FULL",
    "INST_DECODED.DECODERS",
    "PARTIAL_RAT_STALLS.SCOREBOARD",
    "TX_EXEC.MISC1",
    "TX_EXEC.MISC2",
    "TX_EXEC.MISC3",
    "TX_EXEC.MISC4",
    "TX_EXEC.MISC5",
    "RS_EVENTS.EMPTY_CYCLES",
    "RS_EVENTS.EMPTY_END",
    "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
    "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
    "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
    "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
    "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6",
    "IDQ.MITE_UOPS",
    "IDQ.MITE_CYCLES",
    "IDQ.DSB_UOPS",
    "IDQ.DSB_CYCLES",
    "IDQ.MS_DSB_CYCLES",
    "IDQ.ALL_DSB_CYCLES_4_UOPS",
    "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
    "IDQ.DSB_CYCLES_OK",
    "IDQ.DSB_CYCLES_ANY",
    "IDQ.MS_MITE_UOPS",
    "IDQ.ALL_MITE_CYCLES_4_UOPS",
    "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
    "IDQ.MS_CYCLES",
    "IDQ.MS_SWITCHES",
    "IDQ.MS_UOPS",
    "ICACHE_16B.IFDATA_STALL",
    "ICACHE_64B.IFTAG_HIT",
    "ICACHE_64B.IFTAG_MISS",
    "ICACHE_64B.IFTAG_STALL",
    "ICACHE_TAG.STALLS",
    "ITLB_MISSES.MISS_CAUSES_A_WALK",
    "ITLB_MISSES.WALK_COMPLETED_4K",
    "ITLB_MISSES.WALK_COMPLETED_2M_4M",
    "ITLB_MISSES.WALK_COMPLETED_1G",
    "ITLB_MISSES.WALK_COMPLETED",
    "ITLB_MISSES.WALK_PENDING",
    "ITLB_MISSES.WALK_ACTIVE",
    "ITLB_MISSES.STLB_HIT",
    "ILD_STALL.LCP",
    "DECODE.LCP",
    "BR_MISP_EXEC.INDIRECT",
    "BR_MISP_EXEC.ALL_BRANCHES",
    "IDQ_UOPS_NOT_DELIVERED.CORE",
    "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
    "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
    "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
    "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
    "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
    "UOPS_DISPATCHED_PORT.PORT_0",
    "UOPS_DISPATCHED_PORT.PORT_1",
    "UOPS_DISPATCHED_PORT.PORT_2",
    "UOPS_DISPATCHED_PORT.PORT_3",
    "UOPS_DISPATCHED_PORT.PORT_4",
    "UOPS_DISPATCHED_PORT.PORT_5",
    "UOPS_DISPATCHED_PORT.PORT_6",
    "UOPS_DISPATCHED_PORT.PORT_7",
    "RESOURCE_STALLS.ANY",
    "RESOURCE_STALLS.SB",
    "CYCLE_ACTIVITY.CYCLES_L2_MISS",
    "CYCLE_ACTIVITY.CYCLES_L3_MISS",
    "CYCLE_ACTIVITY.STALLS_TOTAL",
    "CYCLE_ACTIVITY.STALLS_L2_MISS",
    "CYCLE_ACTIVITY.STALLS_L3_MISS",
    "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
    "CYCLE_ACTIVITY.STALLS_L1D_MISS",
    "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
    "CYCLE_ACTIVITY.STALLS_MEM_ANY",
    "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
    "EXE_ACTIVITY.1_PORTS_UTIL",
    "EXE_ACTIVITY.2_PORTS_UTIL",
    "EXE_ACTIVITY.3_PORTS_UTIL",
    "EXE_ACTIVITY.4_PORTS_UTIL",
    "EXE_ACTIVITY.BOUND_ON_STORES",
    "LSD.UOPS",
    "LSD.CYCLES_ACTIVE",
    "LSD.CYCLES_4_UOPS",
    "LSD.CYCLES_OK",
    "DSB2MITE_SWITCHES.COUNT",
    "DSB2MITE_SWITCHES.PENALTY_CYCLES",
    "ITLB.ITLB_FLUSH",
    "OFFCORE_REQUESTS.DEMAND_DATA_RD",
    "OFFCORE_REQUESTS.DEMAND_CODE_RD",
    "OFFCORE_REQUESTS.DEMAND_RFO",
    "OFFCORE_REQUESTS.ALL_DATA_RD",
    "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
    "OFFCORE_REQUESTS.ALL_REQUESTS",
    "UOPS_EXECUTED.THREAD",
    "UOPS_EXECUTED.STALL_CYCLES",
    "UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC",
    "UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC",
    "UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC",
    "UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC",
    "UOPS_EXECUTED.CORE",
    "UOPS_EXECUTED.CORE_CYCLES_GE_1",
    "UOPS_EXECUTED.CORE_CYCLES_GE_2",
    "UOPS_EXECUTED.CORE_CYCLES_GE_3",
    "UOPS_EXECUTED.CORE_CYCLES_GE_4",
    "UOPS_EXECUTED.CORE_CYCLES_NONE",
    "UOPS_EXECUTED.X87",
    "OFFCORE_REQUESTS_BUFFER.SQ_FULL",
    "TLB_FLUSH.DTLB_THREAD",
    "TLB_FLUSH.STLB_ANY",
    "INST_RETIRED.ANY_P",
    "INST_RETIRED.PREC_DIST",
    "INST_RETIRED.TOTAL_CYCLES_PS",
    "INST_RETIRED.NOP",
    "OTHER_ASSISTS.ANY",
    "UOPS_RETIRED.RETIRE_SLOTS",
    "UOPS_RETIRED.STALL_CYCLES",
    "UOPS_RETIRED.TOTAL_CYCLES",
    "UOPS_RETIRED.MACRO_FUSED",
    "MACHINE_CLEARS.COUNT",
    "MACHINE_CLEARS.MEMORY_ORDERING",
    "MACHINE_CLEARS.SMC",
    "BR_INST_RETIRED.ALL_BRANCHES",
    "BR_INST_RETIRED.CONDITIONAL",
    "BR_INST_RETIRED.COND",
    "BR_INST_RETIRED.NEAR_CALL",
    "BR_INST_RETIRED.ALL_BRANCHES_PEBS",
    "BR_INST_RETIRED.NEAR_RETURN",
    "BR_INST_RETIRED.NOT_TAKEN",
    "BR_INST_RETIRED.COND_NTAKEN",
    "BR_INST_RETIRED.NEAR_TAKEN",
    "BR_INST_RETIRED.FAR_BRANCH",
    "BR_MISP_RETIRED.ALL_BRANCHES",
    "BR_MISP_RETIRED.CONDITIONAL",
    "BR_MISP_RETIRED.NEAR_CALL",
    "BR_MISP_RETIRED.ALL_BRANCHES_PEBS",
    "BR_MISP_RETIRED.NEAR_TAKEN",
    "FRONTEND_RETIRED.DSB_MISS",
    "FRONTEND_RETIRED.L1I_MISS",
    "FRONTEND_RETIRED.L2_MISS",
    "FRONTEND_RETIRED.ITLB_MISS",
    "FRONTEND_RETIRED.STLB_MISS",
    "FRONTEND_RETIRED.LATENCY_GE_2",
    "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2",
    "FRONTEND_RETIRED.LATENCY_GE_4",
    "FRONTEND_RETIRED.LATENCY_GE_8",
    "FRONTEND_RETIRED.LATENCY_GE_16",
    "FRONTEND_RETIRED.LATENCY_GE_32",
    "FRONTEND_RETIRED.LATENCY_GE_64",
    "FRONTEND_RETIRED.LATENCY_GE_128",
    "FRONTEND_RETIRED.LATENCY_GE_256",
    "FRONTEND_RETIRED.LATENCY_GE_512",
    "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
    "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_3",
    "FRONTEND_RETIRED.LATENCY_GE_1",
    "FRONTEND_RETIRED.ANY_DSB_MISS",
    "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
    "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
    "FP_ARITH_INST_RETIRED.SCALAR",
    "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
    "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
    "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
    "FP_ARITH_INST_RETIRED.4_FLOPS",
    "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
    "FP_ARITH_INST_RETIRED.VECTOR",
    "HLE_RETIRED.START",
    "HLE_RETIRED.COMMIT",
    "HLE_RETIRED.ABORTED",
    "HLE_RETIRED.ABORTED_MEM",
    "HLE_RETIRED.ABORTED_TIMER",
    "HLE_RETIRED.ABORTED_UNFRIENDLY",
    "HLE_RETIRED.ABORTED_MEMTYPE",
    "HLE_RETIRED.ABORTED_EVENTS",
    "RTM_RETIRED.START",
    "RTM_RETIRED.COMMIT",
    "RTM_RETIRED.ABORTED",
    "RTM_RETIRED.ABORTED_MEM",
    "RTM_RETIRED.ABORTED_TIMER",
    "RTM_RETIRED.ABORTED_UNFRIENDLY",
    "RTM_RETIRED.ABORTED_MEMTYPE",
    "RTM_RETIRED.ABORTED_EVENTS",
    "FP_ASSIST.ANY",
    "HW_INTERRUPTS.RECEIVED",
    "ROB_MISC_EVENTS.LBR_INSERTS",
    "ROB_MISC_EVENTS.PAUSE_INST",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
    "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
    "MEM_INST_RETIRED.STLB_MISS_LOADS",
    "MEM_INST_RETIRED.STLB_MISS_STORES",
    "MEM_INST_RETIRED.LOCK_LOADS",
    "MEM_INST_RETIRED.SPLIT_LOADS",
    "MEM_INST_RETIRED.SPLIT_STORES",
    "MEM_INST_RETIRED.ALL_LOADS",
    "MEM_INST_RETIRED.ALL_STORES",
    "MEM_INST_RETIRED.ANY",
    "MEM_LOAD_RETIRED.L1_HIT",
    "MEM_LOAD_RETIRED.L2_HIT",
    "MEM_LOAD_RETIRED.L3_HIT",
    "MEM_LOAD_RETIRED.L1_MISS",
    "MEM_LOAD_RETIRED.L2_MISS",
    "MEM_LOAD_RETIRED.L3_MISS",
    "MEM_LOAD_RETIRED.FB_HIT",
    "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
    "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
    "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
    "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
    "MEM_LOAD_MISC_RETIRED.UC",
    "BACLEARS.ANY",
    "L2_TRANS.L2_WB",
    "L2_LINES_IN.ALL",
    "L2_LINES_OUT.SILENT",
    "L2_LINES_OUT.NON_SILENT",
    "L2_LINES_OUT.USELESS_PREF",
    "L2_LINES_OUT.USELESS_HWPF",
    "SQ_MISC.SPLIT_LOCK",
};

static union counter_config core_events[] = {
    {.event = 0, .umask = 1, .cmask = 0},
    {.event = 0, .umask = 2, .cmask = 0},
    {.event = 0, .umask = 2, .cmask = 0},
    {.event = 0, .umask = 3, .cmask = 0},
    {.event = 3, .umask = 2, .cmask = 0},
    {.event = 3, .umask = 8, .cmask = 0},
    {.event = 7, .umask = 1, .cmask = 0},
    {.event = 8, .umask = 1, .cmask = 0},
    {.event = 8, .umask = 2, .cmask = 0},
    {.event = 8, .umask = 4, .cmask = 0},
    {.event = 8, .umask = 8, .cmask = 0},
    {.event = 8, .umask = 14, .cmask = 0},
    {.event = 8, .umask = 16, .cmask = 0},
    {.event = 8, .umask = 16, .cmask = 1},
    {.event = 8, .umask = 32, .cmask = 0},
    {.event = 9, .umask = 1, .cmask = 0},
    {.event = 13, .umask = 1, .cmask = 0},
    {.event = 13, .umask = 1, .cmask = 0},
    {.event = 13, .umask = 1, .cmask = 1},
    {.event = 13, .umask = 128, .cmask = 0},
    {.event = 14, .umask = 1, .cmask = 0},
    {.event = 14, .umask = 1, .cmask = 1},
    {.event = 14, .umask = 2, .cmask = 0},
    {.event = 14, .umask = 32, .cmask = 0},
    {.event = 20, .umask = 1, .cmask = 1},
    {.event = 36, .umask = 33, .cmask = 0},
    {.event = 36, .umask = 34, .cmask = 0},
    {.event = 36, .umask = 36, .cmask = 0},
    {.event = 36, .umask = 39, .cmask = 0},
    {.event = 36, .umask = 56, .cmask = 0},
    {.event = 36, .umask = 63, .cmask = 0},
    {.event = 36, .umask = 193, .cmask = 0},
    {.event = 36, .umask = 194, .cmask = 0},
    {.event = 36, .umask = 196, .cmask = 0},
    {.event = 36, .umask = 216, .cmask = 0},
    {.event = 36, .umask = 225, .cmask = 0},
    {.event = 36, .umask = 226, .cmask = 0},
    {.event = 36, .umask = 228, .cmask = 0},
    {.event = 36, .umask = 231, .cmask = 0},
    {.event = 36, .umask = 248, .cmask = 0},
    {.event = 36, .umask = 255, .cmask = 0},
    {.event = 46, .umask = 65, .cmask = 0},
    {.event = 46, .umask = 79, .cmask = 0},
    {.event = 50, .umask = 1, .cmask = 0},
    {.event = 50, .umask = 2, .cmask = 0},
    {.event = 50, .umask = 4, .cmask = 0},
    {.event = 50, .umask = 8, .cmask = 0},
    {.event = 50, .umask = 15, .cmask = 0},
    {.event = 60, .umask = 0, .cmask = 0},
    {.event = 60, .umask = 0, .cmask = 0},
    {.event = 60, .umask = 0, .cmask = 1},
    {.event = 60, .umask = 1, .cmask = 0},
    {.event = 60, .umask = 1, .cmask = 0},
    {.event = 60, .umask = 1, .cmask = 0},
    {.event = 60, .umask = 1, .cmask = 0},
    {.event = 60, .umask = 2, .cmask = 0},
    {.event = 60, .umask = 2, .cmask = 0},
    {.event = 72, .umask = 1, .cmask = 0},
    {.event = 72, .umask = 1, .cmask = 1},
    {.event = 72, .umask = 1, .cmask = 1},
    {.event = 72, .umask = 2, .cmask = 0},
    {.event = 73, .umask = 1, .cmask = 0},
    {.event = 73, .umask = 2, .cmask = 0},
    {.event = 73, .umask = 4, .cmask = 0},
    {.event = 73, .umask = 8, .cmask = 0},
    {.event = 73, .umask = 14, .cmask = 0},
    {.event = 73, .umask = 16, .cmask = 0},
    {.event = 73, .umask = 16, .cmask = 1},
    {.event = 73, .umask = 32, .cmask = 0},
    {.event = 76, .umask = 1, .cmask = 0},
    {.event = 79, .umask = 16, .cmask = 0},
    {.event = 81, .umask = 1, .cmask = 0},
    {.event = 84, .umask = 1, .cmask = 0},
    {.event = 84, .umask = 2, .cmask = 0},
    {.event = 84, .umask = 4, .cmask = 0},
    {.event = 84, .umask = 8, .cmask = 0},
    {.event = 84, .umask = 16, .cmask = 0},
    {.event = 84, .umask = 32, .cmask = 0},
    {.event = 84, .umask = 64, .cmask = 0},
    {.event = 85, .umask = 1, .cmask = 0},
    {.event = 89, .umask = 1, .cmask = 0},
    {.event = 93, .umask = 1, .cmask = 0},
    {.event = 93, .umask = 2, .cmask = 0},
    {.event = 93, .umask = 4, .cmask = 0},
    {.event = 93, .umask = 8, .cmask = 0},
    {.event = 93, .umask = 16, .cmask = 0},
    {.event = 94, .umask = 1, .cmask = 0},
    {.event = 94, .umask = 1, .cmask = 1},
    {.event = 96, .umask = 1, .cmask = 0},
    {.event = 96, .umask = 1, .cmask = 1},
    {.event = 96, .umask = 1, .cmask = 6},
    {.event = 96, .umask = 2, .cmask = 0},
    {.event = 96, .umask = 2, .cmask = 1},
    {.event = 96, .umask = 4, .cmask = 0},
    {.event = 96, .umask = 4, .cmask = 1},
    {.event = 96, .umask = 8, .cmask = 0},
    {.event = 96, .umask = 8, .cmask = 1},
    {.event = 96, .umask = 16, .cmask = 0},
    {.event = 96, .umask = 16, .cmask = 1},
    {.event = 96, .umask = 16, .cmask = 6},
    {.event = 121, .umask = 4, .cmask = 0},
    {.event = 121, .umask = 4, .cmask = 1},
    {.event = 121, .umask = 8, .cmask = 0},
    {.event = 121, .umask = 8, .cmask = 1},
    {.event = 121, .umask = 16, .cmask = 1},
    {.event = 121, .umask = 24, .cmask = 4},
    {.event = 121, .umask = 24, .cmask = 1},
    {.event = 121, .umask = 24, .cmask = 4},
    {.event = 121, .umask = 24, .cmask = 1},
    {.event = 121, .umask = 32, .cmask = 0},
    {.event = 121, .umask = 36, .cmask = 4},
    {.event = 121, .umask = 36, .cmask = 1},
    {.event = 121, .umask = 48, .cmask = 1},
    {.event = 121, .umask = 48, .cmask = 1},
    {.event = 121, .umask = 48, .cmask = 0},
    {.event = 128, .umask = 4, .cmask = 0},
    {.event = 131, .umask = 1, .cmask = 0},
    {.event = 131, .umask = 2, .cmask = 0},
    {.event = 131, .umask = 4, .cmask = 0},
    {.event = 131, .umask = 4, .cmask = 0},
    {.event = 133, .umask = 1, .cmask = 0},
    {.event = 133, .umask = 2, .cmask = 0},
    {.event = 133, .umask = 4, .cmask = 0},
    {.event = 133, .umask = 8, .cmask = 0},
    {.event = 133, .umask = 14, .cmask = 0},
    {.event = 133, .umask = 16, .cmask = 0},
    {.event = 133, .umask = 16, .cmask = 1},
    {.event = 133, .umask = 32, .cmask = 0},
    {.event = 135, .umask = 1, .cmask = 0},
    {.event = 135, .umask = 1, .cmask = 0},
    {.event = 137, .umask = 228, .cmask = 0},
    {.event = 137, .umask = 255, .cmask = 0},
    {.event = 156, .umask = 1, .cmask = 0},
    {.event = 156, .umask = 1, .cmask = 4},
    {.event = 156, .umask = 1, .cmask = 3},
    {.event = 156, .umask = 1, .cmask = 2},
    {.event = 156, .umask = 1, .cmask = 1},
    {.event = 156, .umask = 1, .cmask = 1},
    {.event = 161, .umask = 1, .cmask = 0},
    {.event = 161, .umask = 2, .cmask = 0},
    {.event = 161, .umask = 4, .cmask = 0},
    {.event = 161, .umask = 8, .cmask = 0},
    {.event = 161, .umask = 16, .cmask = 0},
    {.event = 161, .umask = 32, .cmask = 0},
    {.event = 161, .umask = 64, .cmask = 0},
    {.event = 161, .umask = 128, .cmask = 0},
    {.event = 162, .umask = 1, .cmask = 0},
    {.event = 162, .umask = 8, .cmask = 0},
    {.event = 163, .umask = 1, .cmask = 1},
    {.event = 163, .umask = 2, .cmask = 2},
    {.event = 163, .umask = 4, .cmask = 4},
    {.event = 163, .umask = 5, .cmask = 5},
    {.event = 163, .umask = 6, .cmask = 6},
    {.event = 163, .umask = 8, .cmask = 8},
    {.event = 163, .umask = 12, .cmask = 12},
    {.event = 163, .umask = 16, .cmask = 16},
    {.event = 163, .umask = 20, .cmask = 20},
    {.event = 166, .umask = 1, .cmask = 0},
    {.event = 166, .umask = 2, .cmask = 0},
    {.event = 166, .umask = 4, .cmask = 0},
    {.event = 166, .umask = 8, .cmask = 0},
    {.event = 166, .umask = 16, .cmask = 0},
    {.event = 166, .umask = 64, .cmask = 0},
    {.event = 168, .umask = 1, .cmask = 0},
    {.event = 168, .umask = 1, .cmask = 1},
    {.event = 168, .umask = 1, .cmask = 4},
    {.event = 168, .umask = 1, .cmask = 4},
    {.event = 171, .umask = 1, .cmask = 0},
    {.event = 171, .umask = 2, .cmask = 0},
    {.event = 174, .umask = 1, .cmask = 0},
    {.event = 176, .umask = 1, .cmask = 0},
    {.event = 176, .umask = 2, .cmask = 0},
    {.event = 176, .umask = 4, .cmask = 0},
    {.event = 176, .umask = 8, .cmask = 0},
    {.event = 176, .umask = 16, .cmask = 0},
    {.event = 176, .umask = 128, .cmask = 0},
    {.event = 177, .umask = 1, .cmask = 0},
    {.event = 177, .umask = 1, .cmask = 1},
    {.event = 177, .umask = 1, .cmask = 1},
    {.event = 177, .umask = 1, .cmask = 2},
    {.event = 177, .umask = 1, .cmask = 3},
    {.event = 177, .umask = 1, .cmask = 4},
    {.event = 177, .umask = 2, .cmask = 0},
    {.event = 177, .umask = 2, .cmask = 1},
    {.event = 177, .umask = 2, .cmask = 2},
    {.event = 177, .umask = 2, .cmask = 3},
    {.event = 177, .umask = 2, .cmask = 4},
    {.event = 177, .umask = 2, .cmask = 1},
    {.event = 177, .umask = 16, .cmask = 0},
    {.event = 178, .umask = 1, .cmask = 0},
    {.event = 189, .umask = 1, .cmask = 0},
    {.event = 189, .umask = 32, .cmask = 0},
    {.event = 192, .umask = 0, .cmask = 0},
    {.event = 192, .umask = 1, .cmask = 0},
    {.event = 192, .umask = 1, .cmask = 10},
    {.event = 192, .umask = 2, .cmask = 0},
    {.event = 193, .umask = 63, .cmask = 0},
    {.event = 194, .umask = 2, .cmask = 0},
    {.event = 194, .umask = 2, .cmask = 1},
    {.event = 194, .umask = 2, .cmask = 16},
    {.event = 194, .umask = 4, .cmask = 0},
    {.event = 195, .umask = 1, .cmask = 1},
    {.event = 195, .umask = 2, .cmask = 0},
    {.event = 195, .umask = 4, .cmask = 0},
    {.event = 196, .umask = 0, .cmask = 0},
    {.event = 196, .umask = 1, .cmask = 0},
    {.event = 196, .umask = 1, .cmask = 0},
    {.event = 196, .umask = 2, .cmask = 0},
    {.event = 196, .umask = 4, .cmask = 0},
    {.event = 196, .umask = 8, .cmask = 0},
    {.event = 196, .umask = 16, .cmask = 0},
    {.event = 196, .umask = 16, .cmask = 0},
    {.event = 196, .umask = 32, .cmask = 0},
    {.event = 196, .umask = 64, .cmask = 0},
    {.event = 197, .umask = 0, .cmask = 0},
    {.event = 197, .umask = 1, .cmask = 0},
    {.event = 197, .umask = 2, .cmask = 0},
    {.event = 197, .umask = 4, .cmask = 0},
    {.event = 197, .umask = 32, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 198, .umask = 1, .cmask = 0},
    {.event = 199, .umask = 1, .cmask = 0},
    {.event = 199, .umask = 2, .cmask = 0},
    {.event = 199, .umask = 3, .cmask = 0},
    {.event = 199, .umask = 4, .cmask = 0},
    {.event = 199, .umask = 8, .cmask = 0},
    {.event = 199, .umask = 16, .cmask = 0},
    {.event = 199, .umask = 24, .cmask = 0},
    {.event = 199, .umask = 32, .cmask = 0},
    {.event = 199, .umask = 252, .cmask = 0},
    {.event = 200, .umask = 1, .cmask = 0},
    {.event = 200, .umask = 2, .cmask = 0},
    {.event = 200, .umask = 4, .cmask = 0},
    {.event = 200, .umask = 8, .cmask = 0},
    {.event = 200, .umask = 16, .cmask = 0},
    {.event = 200, .umask = 32, .cmask = 0},
    {.event = 200, .umask = 64, .cmask = 0},
    {.event = 200, .umask = 128, .cmask = 0},
    {.event = 201, .umask = 1, .cmask = 0},
    {.event = 201, .umask = 2, .cmask = 0},
    {.event = 201, .umask = 4, .cmask = 0},
    {.event = 201, .umask = 8, .cmask = 0},
    {.event = 201, .umask = 16, .cmask = 0},
    {.event = 201, .umask = 32, .cmask = 0},
    {.event = 201, .umask = 64, .cmask = 0},
    {.event = 201, .umask = 128, .cmask = 0},
    {.event = 202, .umask = 30, .cmask = 1},
    {.event = 203, .umask = 1, .cmask = 0},
    {.event = 204, .umask = 32, .cmask = 0},
    {.event = 204, .umask = 64, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 205, .umask = 1, .cmask = 0},
    {.event = 208, .umask = 17, .cmask = 0},
    {.event = 208, .umask = 18, .cmask = 0},
    {.event = 208, .umask = 33, .cmask = 0},
    {.event = 208, .umask = 65, .cmask = 0},
    {.event = 208, .umask = 66, .cmask = 0},
    {.event = 208, .umask = 129, .cmask = 0},
    {.event = 208, .umask = 130, .cmask = 0},
    {.event = 208, .umask = 131, .cmask = 0},
    {.event = 209, .umask = 1, .cmask = 0},
    {.event = 209, .umask = 2, .cmask = 0},
    {.event = 209, .umask = 4, .cmask = 0},
    {.event = 209, .umask = 8, .cmask = 0},
    {.event = 209, .umask = 16, .cmask = 0},
    {.event = 209, .umask = 32, .cmask = 0},
    {.event = 209, .umask = 64, .cmask = 0},
    {.event = 210, .umask = 1, .cmask = 0},
    {.event = 210, .umask = 2, .cmask = 0},
    {.event = 210, .umask = 4, .cmask = 0},
    {.event = 210, .umask = 8, .cmask = 0},
    {.event = 212, .umask = 4, .cmask = 0},
    {.event = 230, .umask = 1, .cmask = 0},
    {.event = 240, .umask = 64, .cmask = 0},
    {.event = 241, .umask = 31, .cmask = 0},
    {.event = 242, .umask = 1, .cmask = 0},
    {.event = 242, .umask = 2, .cmask = 0},
    {.event = 242, .umask = 4, .cmask = 0},
    {.event = 242, .umask = 4, .cmask = 0},
    {.event = 244, .umask = 16, .cmask = 0},
};

enum UNCORE {
  UNC_CBO_XSNP_RESPONSE_MISS_XCORE = 0,
  UNC_CBO_XSNP_RESPONSE_MISS_EVICTION,
  UNC_CBO_XSNP_RESPONSE_HIT_XCORE,
  UNC_CBO_XSNP_RESPONSE_HITM_XCORE,
  UNC_CBO_CACHE_LOOKUP_WRITE_M,
  UNC_CBO_CACHE_LOOKUP_ANY_M,
  UNC_CBO_CACHE_LOOKUP_READ_I,
  UNC_CBO_CACHE_LOOKUP_ANY_I,
  UNC_CBO_CACHE_LOOKUP_READ_MESI,
  UNC_CBO_CACHE_LOOKUP_WRITE_MESI,
  UNC_CBO_CACHE_LOOKUP_ANY_MESI,
  UNC_CBO_CACHE_LOOKUP_ANY_ES,
  UNC_CBO_CACHE_LOOKUP_READ_ES,
  UNC_CBO_CACHE_LOOKUP_WRITE_ES,
  UNC_ARB_TRK_OCCUPANCY_ALL,
  UNC_ARB_TRK_REQUESTS_ALL,
  UNC_ARB_TRK_REQUESTS_DRD_DIRECT,
  UNC_ARB_TRK_REQUESTS_WRITES,
  UNC_ARB_COH_TRK_REQUESTS_ALL,
  UNC_ARB_TRK_OCCUPANCY_CYCLES_WITH_ANY_REQUEST,
  UNC_CLOCK_SOCKET,
  UNC_ARB_TRK_OCCUPANCY_DATA_READ,
  UNC_ARB_TRK_REQUESTS_DATA_READ,
};

const char *uncore_strings[] = {
    "UNC_CBO_XSNP_RESPONSE.MISS_XCORE",
    "UNC_CBO_XSNP_RESPONSE.MISS_EVICTION",
    "UNC_CBO_XSNP_RESPONSE.HIT_XCORE",
    "UNC_CBO_XSNP_RESPONSE.HITM_XCORE",
    "UNC_CBO_CACHE_LOOKUP.WRITE_M",
    "UNC_CBO_CACHE_LOOKUP.ANY_M",
    "UNC_CBO_CACHE_LOOKUP.READ_I",
    "UNC_CBO_CACHE_LOOKUP.ANY_I",
    "UNC_CBO_CACHE_LOOKUP.READ_MESI",
    "UNC_CBO_CACHE_LOOKUP.WRITE_MESI",
    "UNC_CBO_CACHE_LOOKUP.ANY_MESI",
    "UNC_CBO_CACHE_LOOKUP.ANY_ES",
    "UNC_CBO_CACHE_LOOKUP.READ_ES",
    "UNC_CBO_CACHE_LOOKUP.WRITE_ES",
    "UNC_ARB_TRK_OCCUPANCY.ALL",
    "UNC_ARB_TRK_REQUESTS.ALL",
    "UNC_ARB_TRK_REQUESTS.DRD_DIRECT",
    "UNC_ARB_TRK_REQUESTS.WRITES",
    "UNC_ARB_COH_TRK_REQUESTS.ALL",
    "UNC_ARB_TRK_OCCUPANCY.CYCLES_WITH_ANY_REQUEST",
    "UNC_CLOCK.SOCKET",
    "UNC_ARB_TRK_OCCUPANCY.DATA_READ",
    "UNC_ARB_TRK_REQUESTS.DATA_READ",
};

static union counter_config uncore_events[] = {
    {.event = 34, .umask = 65, .cmask = 0},
    {.event = 34, .umask = 129, .cmask = 0},
    {.event = 34, .umask = 68, .cmask = 0},
    {.event = 34, .umask = 72, .cmask = 0},
    {.event = 52, .umask = 33, .cmask = 0},
    {.event = 52, .umask = 129, .cmask = 0},
    {.event = 52, .umask = 24, .cmask = 0},
    {.event = 52, .umask = 136, .cmask = 0},
    {.event = 52, .umask = 31, .cmask = 0},
    {.event = 52, .umask = 47, .cmask = 0},
    {.event = 52, .umask = 143, .cmask = 0},
    {.event = 52, .umask = 134, .cmask = 0},
    {.event = 52, .umask = 22, .cmask = 0},
    {.event = 52, .umask = 38, .cmask = 0},
    {.event = 128, .umask = 1, .cmask = 0},
    {.event = 129, .umask = 1, .cmask = 0},
    {.event = 129, .umask = 2, .cmask = 0},
    {.event = 129, .umask = 32, .cmask = 0},
    {.event = 132, .umask = 1, .cmask = 0},
    {.event = 128, .umask = 1, .cmask = 1},
    {.event = 0, .umask = 1, .cmask = 0},
    {.event = 128, .umask = 2, .cmask = 0},
    {.event = 129, .umask = 2, .cmask = 0},
};

#endif /*SKYLAKE_H*/
