
---------- Begin Simulation Statistics ----------
final_tick                               1414311408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 699941                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1299169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   571.48                       # Real time elapsed on the host
host_tick_rate                             2474836042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   400000000                       # Number of instructions simulated
sim_ops                                     742445187                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.414311                       # Number of seconds simulated
sim_ticks                                1414311408500                       # Number of ticks simulated
system.cpu.Branches                          77059690                       # Number of branches fetched
system.cpu.committedInsts                   400000000                       # Number of instructions committed
system.cpu.committedOps                     742445187                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2828622817                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2828622817                       # Number of busy cycles
system.cpu.num_cc_register_reads            373712433                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           252184302                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     64392832                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66839144                       # Number of float alu accesses
system.cpu.num_fp_insts                      66839144                       # number of float instructions
system.cpu.num_fp_register_reads             66501816                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              406557                       # number of times the floating registers were written
system.cpu.num_func_calls                     6050714                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             741251839                       # Number of integer alu accesses
system.cpu.num_int_insts                    741251839                       # number of integer instructions
system.cpu.num_int_register_reads          1413123834                       # number of times the integer registers were read
system.cpu.num_int_register_writes          567943890                       # number of times the integer registers were written
system.cpu.num_load_insts                    76534217                       # Number of load instructions
system.cpu.num_mem_refs                     175713030                       # number of memory refs
system.cpu.num_store_insts                   99178813                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1072100      0.14%      0.14% # Class of executed instruction
system.cpu.op_class::IntAlu                 564272883     76.00%     76.14% # Class of executed instruction
system.cpu.op_class::IntMult                    27131      0.00%     76.15% # Class of executed instruction
system.cpu.op_class::IntDiv                   1372390      0.18%     76.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1642      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     7836      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                     7372      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12933      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  36      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   6      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.33% # Class of executed instruction
system.cpu.op_class::MemRead                 76160191     10.26%     86.59% # Class of executed instruction
system.cpu.op_class::MemWrite                32750186      4.41%     91.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead              374026      0.05%     91.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66428627      8.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  742489422                       # Class of executed instruction
system.cpu.workload.numSyscalls                   197                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8350032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16733057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10066522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20134067                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1222                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    166544636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        166544636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    166544636                       # number of overall hits
system.cpu.dcache.overall_hits::total       166544636                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9124593                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9124593                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9124593                       # number of overall misses
system.cpu.dcache.overall_misses::total       9124593                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 700331855500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 700331855500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 700331855500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 700331855500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    175669229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    175669229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    175669229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    175669229                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76752.119848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76752.119848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76752.119848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76752.119848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8847435                       # number of writebacks
system.cpu.dcache.writebacks::total           8847435                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      9124593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9124593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      9124593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9124593                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 691207262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 691207262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 691207262500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 691207262500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.051942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.051942                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051942                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75752.119848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75752.119848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75752.119848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75752.119848                       # average overall mshr miss latency
system.cpu.dcache.replacements                9124081                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76002761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76002761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       531621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        531621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13651806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13651806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76534382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76534382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25679.583764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25679.583764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       531621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       531621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13120185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13120185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24679.583764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24679.583764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     90541875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       90541875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8592972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8592972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 686680049500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 686680049500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     99134847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     99134847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.086680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79911.822068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79911.822068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8592972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8592972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 678087077500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 678087077500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.086680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.086680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78911.822068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78911.822068                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.978424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           175669229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9124593                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.252281                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.978424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         360463051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        360463051                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    76534433                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    99178834                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        187297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        210211                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    535015429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        535015429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    535015429                       # number of overall hits
system.cpu.icache.overall_hits::total       535015429                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       942952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         942952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       942952                       # number of overall misses
system.cpu.icache.overall_misses::total        942952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12419912500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12419912500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12419912500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12419912500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    535958381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    535958381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    535958381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    535958381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001759                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001759                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13171.309356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13171.309356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13171.309356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13171.309356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       942441                       # number of writebacks
system.cpu.icache.writebacks::total            942441                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       942952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       942952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       942952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       942952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11476960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11476960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11476960500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11476960500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001759                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001759                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001759                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001759                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12171.309356                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12171.309356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12171.309356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12171.309356                       # average overall mshr miss latency
system.cpu.icache.replacements                 942441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    535015429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       535015429                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       942952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        942952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12419912500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12419912500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    535958381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    535958381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13171.309356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13171.309356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       942952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       942952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11476960500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11476960500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12171.309356                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12171.309356                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.028862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           535958381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            942952                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            568.383524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.028862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1072859714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1072859714                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   535958435                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1414311408500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               940849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               743671                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1684520                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              940849                       # number of overall hits
system.l2.overall_hits::.cpu.data              743671                       # number of overall hits
system.l2.overall_hits::total                 1684520                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8380922                       # number of demand (read+write) misses
system.l2.demand_misses::total                8383025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2103                       # number of overall misses
system.l2.overall_misses::.cpu.data           8380922                       # number of overall misses
system.l2.overall_misses::total               8383025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    169754500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 669687427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     669857182000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    169754500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 669687427500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    669857182000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           942952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          9124593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10067545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          942952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         9124593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10067545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.918498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.832678                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.918498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.832678                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80720.161674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79906.175896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79906.380095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80720.161674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79906.175896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79906.380095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8337775                       # number of writebacks
system.l2.writebacks::total                   8337775                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8380922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8383025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8380922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8383025                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    148724500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 585878207500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 586026932000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    148724500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 585878207500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 586026932000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.918498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.832678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.918498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.832678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70720.161674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69906.175896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69906.380095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70720.161674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69906.175896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69906.380095                       # average overall mshr miss latency
system.l2.replacements                        8351252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8847435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8847435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8847435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8847435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       942441                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           942441                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       942441                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       942441                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            297751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                297751                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8295221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8295221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662068315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662068315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8592972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8592972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.965349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79813.221974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79813.221974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8295221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8295221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579116105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579116105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.965349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69813.221974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69813.221974                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         940849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             940849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    169754500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169754500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       942952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         942952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80720.161674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80720.161674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    148724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70720.161674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70720.161674                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        445920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            445920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        85701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7619112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7619112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       531621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        531621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.161207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.161207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88903.425864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88903.425864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        85701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6762102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6762102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.161207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.161207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78903.425864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78903.425864                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32697.407837                       # Cycle average of tags in use
system.l2.tags.total_refs                    20134064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8384020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.401481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     113.864172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       187.050284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32396.493381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997846                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31236                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 169456548                       # Number of tag accesses
system.l2.tags.data_accesses                169456548                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8337775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8380912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005025888500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       520573                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       520573                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24936896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7831684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8383025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8337775                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8383025                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8337775                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8383025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8337775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8383014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 517992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 523268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       520573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.103432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.033383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.735166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       520570    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520573                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.183502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516349     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.01%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4030      0.77%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520573                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               536513600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            533617600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    379.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    377.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1414311239500                       # Total gap between requests
system.mem_ctrls.avgGap                      84583.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    536378368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    533616448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 95164.331696048830                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 379250541.837087929249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 377297704.588232517242                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8380922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8337775                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62617000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 244271603000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34200095640750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29775.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29146.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4101825.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    536379008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     536513600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    533617600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    533617600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8380922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8383025                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8337775                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8337775                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        95164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    379250994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        379346159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        95164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        95164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    377298519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       377298519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    377298519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        95164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    379250994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       756644678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8383015                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8337757                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       523696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       523527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       524025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       523825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       523882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       524172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       524280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       523975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       524168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       524412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       524127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       523972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       524024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       523750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       523779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       523401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       520804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       520770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       521081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       520921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       521025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       521268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       521477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       521261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       521480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       521569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       521220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       521225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       521193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       520939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       520874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       520650                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             87152688750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           41915075000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       244334220000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10396.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29146.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7653326                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673654                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1393791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   767.783221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   558.745615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   379.194125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       220062     15.79%     15.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38778      2.78%     18.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48396      3.47%     22.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47306      3.39%     25.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34428      2.47%     27.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55463      3.98%     31.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      2.26%     34.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71816      5.15%     39.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     60.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1393791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             536512960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          533616448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              379.345706                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              377.297705                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4980899700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2647410975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    29926467480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21760128540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 111644438880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 263212917360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 321442597920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  755614860855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   534.263428                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 828986247750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  47226920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 538098240750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4970775180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2642025870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    29928259620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21762963000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 111644438880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 262593595830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 321964131840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  755506190220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   534.186591                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 830350217000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  47226920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 536734271500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              87804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8337775                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8295221                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8295221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25116082                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25116082                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25116082                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1070131200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1070131200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1070131200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8383025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8383025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8383025                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50092218500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44087159750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1474573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17185210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       942441                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          290123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8592972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8592972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        942952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       531621                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2828345                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     27373267                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              30201612                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    120665152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1150209792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1270874944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8351252                       # Total snoops (count)
system.tol2bus.snoopTraffic                 533617600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18418797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000066                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008148                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18417574     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1223      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18418797                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1414311408500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        19856909500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1414428000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13686889500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
