// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sound_operation_dataflow_in_loop_sound_operation_label1 (
        opeout,
        m_axi_ram_AWVALID,
        m_axi_ram_AWREADY,
        m_axi_ram_AWADDR,
        m_axi_ram_AWID,
        m_axi_ram_AWLEN,
        m_axi_ram_AWSIZE,
        m_axi_ram_AWBURST,
        m_axi_ram_AWLOCK,
        m_axi_ram_AWCACHE,
        m_axi_ram_AWPROT,
        m_axi_ram_AWQOS,
        m_axi_ram_AWREGION,
        m_axi_ram_AWUSER,
        m_axi_ram_WVALID,
        m_axi_ram_WREADY,
        m_axi_ram_WDATA,
        m_axi_ram_WSTRB,
        m_axi_ram_WLAST,
        m_axi_ram_WID,
        m_axi_ram_WUSER,
        m_axi_ram_ARVALID,
        m_axi_ram_ARREADY,
        m_axi_ram_ARADDR,
        m_axi_ram_ARID,
        m_axi_ram_ARLEN,
        m_axi_ram_ARSIZE,
        m_axi_ram_ARBURST,
        m_axi_ram_ARLOCK,
        m_axi_ram_ARCACHE,
        m_axi_ram_ARPROT,
        m_axi_ram_ARQOS,
        m_axi_ram_ARREGION,
        m_axi_ram_ARUSER,
        m_axi_ram_RVALID,
        m_axi_ram_RREADY,
        m_axi_ram_RDATA,
        m_axi_ram_RLAST,
        m_axi_ram_RID,
        m_axi_ram_RUSER,
        m_axi_ram_RRESP,
        m_axi_ram_BVALID,
        m_axi_ram_BREADY,
        m_axi_ram_BRESP,
        m_axi_ram_BID,
        m_axi_ram_BUSER,
        ramadr,
        sdata,
        ap_clk,
        ap_rst,
        ramadr_ap_vld,
        ap_start,
        opeout_ap_vld,
        ap_done,
        sdata_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [31:0] opeout;
output   m_axi_ram_AWVALID;
input   m_axi_ram_AWREADY;
output  [63:0] m_axi_ram_AWADDR;
output  [0:0] m_axi_ram_AWID;
output  [31:0] m_axi_ram_AWLEN;
output  [2:0] m_axi_ram_AWSIZE;
output  [1:0] m_axi_ram_AWBURST;
output  [1:0] m_axi_ram_AWLOCK;
output  [3:0] m_axi_ram_AWCACHE;
output  [2:0] m_axi_ram_AWPROT;
output  [3:0] m_axi_ram_AWQOS;
output  [3:0] m_axi_ram_AWREGION;
output  [0:0] m_axi_ram_AWUSER;
output   m_axi_ram_WVALID;
input   m_axi_ram_WREADY;
output  [31:0] m_axi_ram_WDATA;
output  [3:0] m_axi_ram_WSTRB;
output   m_axi_ram_WLAST;
output  [0:0] m_axi_ram_WID;
output  [0:0] m_axi_ram_WUSER;
output   m_axi_ram_ARVALID;
input   m_axi_ram_ARREADY;
output  [63:0] m_axi_ram_ARADDR;
output  [0:0] m_axi_ram_ARID;
output  [31:0] m_axi_ram_ARLEN;
output  [2:0] m_axi_ram_ARSIZE;
output  [1:0] m_axi_ram_ARBURST;
output  [1:0] m_axi_ram_ARLOCK;
output  [3:0] m_axi_ram_ARCACHE;
output  [2:0] m_axi_ram_ARPROT;
output  [3:0] m_axi_ram_ARQOS;
output  [3:0] m_axi_ram_ARREGION;
output  [0:0] m_axi_ram_ARUSER;
input   m_axi_ram_RVALID;
output   m_axi_ram_RREADY;
input  [31:0] m_axi_ram_RDATA;
input   m_axi_ram_RLAST;
input  [0:0] m_axi_ram_RID;
input  [0:0] m_axi_ram_RUSER;
input  [1:0] m_axi_ram_RRESP;
input   m_axi_ram_BVALID;
output   m_axi_ram_BREADY;
input  [1:0] m_axi_ram_BRESP;
input  [0:0] m_axi_ram_BID;
input  [0:0] m_axi_ram_BUSER;
input  [63:0] ramadr;
output  [31:0] sdata;
input   ap_clk;
input   ap_rst;
input   ramadr_ap_vld;
input   ap_start;
output   opeout_ap_vld;
output   ap_done;
output   sdata_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    dataflow_in_loop_sound_operation_label1_entry3_U0_ap_start;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_ap_done;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_ap_continue;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_ap_idle;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_start_out;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_start_write;
wire   [63:0] dataflow_in_loop_sound_operation_label1_entry3_U0_ramadr_out_din;
wire    dataflow_in_loop_sound_operation_label1_entry3_U0_ramadr_out_write;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ap_start;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ap_done;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ap_continue;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ap_idle;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ap_ready;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_read;
wire   [63:0] dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_out_din;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_out_write;
wire    Block_entry_proc_proc_U0_ap_start;
wire    Block_entry_proc_proc_U0_ap_done;
wire    Block_entry_proc_proc_U0_ap_continue;
wire    Block_entry_proc_proc_U0_ap_idle;
wire    Block_entry_proc_proc_U0_ap_ready;
wire   [31:0] Block_entry_proc_proc_U0_opeout;
wire    Block_entry_proc_proc_U0_opeout_ap_vld;
wire    ap_sync_continue;
wire    Block_entry_proc_proc3_U0_ap_start;
wire    Block_entry_proc_proc3_U0_ap_done;
wire    Block_entry_proc_proc3_U0_ap_continue;
wire    Block_entry_proc_proc3_U0_ap_idle;
wire    Block_entry_proc_proc3_U0_ap_ready;
wire    Block_entry_proc_proc3_U0_m_axi_ram_AWVALID;
wire   [63:0] Block_entry_proc_proc3_U0_m_axi_ram_AWADDR;
wire   [0:0] Block_entry_proc_proc3_U0_m_axi_ram_AWID;
wire   [31:0] Block_entry_proc_proc3_U0_m_axi_ram_AWLEN;
wire   [2:0] Block_entry_proc_proc3_U0_m_axi_ram_AWSIZE;
wire   [1:0] Block_entry_proc_proc3_U0_m_axi_ram_AWBURST;
wire   [1:0] Block_entry_proc_proc3_U0_m_axi_ram_AWLOCK;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_AWCACHE;
wire   [2:0] Block_entry_proc_proc3_U0_m_axi_ram_AWPROT;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_AWQOS;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_AWREGION;
wire   [0:0] Block_entry_proc_proc3_U0_m_axi_ram_AWUSER;
wire    Block_entry_proc_proc3_U0_m_axi_ram_WVALID;
wire   [31:0] Block_entry_proc_proc3_U0_m_axi_ram_WDATA;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_WSTRB;
wire    Block_entry_proc_proc3_U0_m_axi_ram_WLAST;
wire   [0:0] Block_entry_proc_proc3_U0_m_axi_ram_WID;
wire   [0:0] Block_entry_proc_proc3_U0_m_axi_ram_WUSER;
wire    Block_entry_proc_proc3_U0_m_axi_ram_ARVALID;
wire   [63:0] Block_entry_proc_proc3_U0_m_axi_ram_ARADDR;
wire   [0:0] Block_entry_proc_proc3_U0_m_axi_ram_ARID;
wire   [31:0] Block_entry_proc_proc3_U0_m_axi_ram_ARLEN;
wire   [2:0] Block_entry_proc_proc3_U0_m_axi_ram_ARSIZE;
wire   [1:0] Block_entry_proc_proc3_U0_m_axi_ram_ARBURST;
wire   [1:0] Block_entry_proc_proc3_U0_m_axi_ram_ARLOCK;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_ARCACHE;
wire   [2:0] Block_entry_proc_proc3_U0_m_axi_ram_ARPROT;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_ARQOS;
wire   [3:0] Block_entry_proc_proc3_U0_m_axi_ram_ARREGION;
wire   [0:0] Block_entry_proc_proc3_U0_m_axi_ram_ARUSER;
wire    Block_entry_proc_proc3_U0_m_axi_ram_RREADY;
wire    Block_entry_proc_proc3_U0_m_axi_ram_BREADY;
wire    Block_entry_proc_proc3_U0_ramadr_read;
wire   [31:0] Block_entry_proc_proc3_U0_sdata;
wire    Block_entry_proc_proc3_U0_sdata_ap_vld;
wire    ramadr_c1_full_n;
wire   [63:0] ramadr_c1_dout;
wire    ramadr_c1_empty_n;
wire    ramadr_c_full_n;
wire   [63:0] ramadr_c_dout;
wire    ramadr_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready;
wire    ap_sync_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready;
reg    ap_sync_reg_Block_entry_proc_proc_U0_ap_ready;
wire    ap_sync_Block_entry_proc_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready;
wire    ap_sync_Block_entry_proc_proc3_U0_ap_ready;
wire   [0:0] start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_din;
wire    start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_full_n;
wire   [0:0] start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_dout;
wire    start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_empty_n;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_start_full_n;
wire    dataflow_in_loop_sound_operation_label1_entry4_U0_start_write;
wire    Block_entry_proc_proc_U0_start_full_n;
wire    Block_entry_proc_proc_U0_start_write;
wire    Block_entry_proc_proc3_U0_start_full_n;
wire    Block_entry_proc_proc3_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_proc_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready = 1'b0;
end

sound_operation_dataflow_in_loop_sound_operation_label1_entry3 dataflow_in_loop_sound_operation_label1_entry3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_sound_operation_label1_entry3_U0_ap_start),
    .start_full_n(start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_full_n),
    .ap_done(dataflow_in_loop_sound_operation_label1_entry3_U0_ap_done),
    .ap_continue(dataflow_in_loop_sound_operation_label1_entry3_U0_ap_continue),
    .ap_idle(dataflow_in_loop_sound_operation_label1_entry3_U0_ap_idle),
    .ap_ready(dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready),
    .start_out(dataflow_in_loop_sound_operation_label1_entry3_U0_start_out),
    .start_write(dataflow_in_loop_sound_operation_label1_entry3_U0_start_write),
    .ramadr(ramadr),
    .ramadr_out_din(dataflow_in_loop_sound_operation_label1_entry3_U0_ramadr_out_din),
    .ramadr_out_full_n(ramadr_c1_full_n),
    .ramadr_out_write(dataflow_in_loop_sound_operation_label1_entry3_U0_ramadr_out_write)
);

sound_operation_dataflow_in_loop_sound_operation_label1_entry4 dataflow_in_loop_sound_operation_label1_entry4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_sound_operation_label1_entry4_U0_ap_start),
    .ap_done(dataflow_in_loop_sound_operation_label1_entry4_U0_ap_done),
    .ap_continue(dataflow_in_loop_sound_operation_label1_entry4_U0_ap_continue),
    .ap_idle(dataflow_in_loop_sound_operation_label1_entry4_U0_ap_idle),
    .ap_ready(dataflow_in_loop_sound_operation_label1_entry4_U0_ap_ready),
    .ramadr_dout(ramadr_c1_dout),
    .ramadr_empty_n(ramadr_c1_empty_n),
    .ramadr_read(dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_read),
    .ramadr_out_din(dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_out_din),
    .ramadr_out_full_n(ramadr_c_full_n),
    .ramadr_out_write(dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_out_write)
);

sound_operation_Block_entry_proc_proc Block_entry_proc_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_entry_proc_proc_U0_ap_start),
    .ap_done(Block_entry_proc_proc_U0_ap_done),
    .ap_continue(Block_entry_proc_proc_U0_ap_continue),
    .ap_idle(Block_entry_proc_proc_U0_ap_idle),
    .ap_ready(Block_entry_proc_proc_U0_ap_ready),
    .opeout(Block_entry_proc_proc_U0_opeout),
    .opeout_ap_vld(Block_entry_proc_proc_U0_opeout_ap_vld)
);

sound_operation_Block_entry_proc_proc3 Block_entry_proc_proc3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_entry_proc_proc3_U0_ap_start),
    .ap_done(Block_entry_proc_proc3_U0_ap_done),
    .ap_continue(Block_entry_proc_proc3_U0_ap_continue),
    .ap_idle(Block_entry_proc_proc3_U0_ap_idle),
    .ap_ready(Block_entry_proc_proc3_U0_ap_ready),
    .m_axi_ram_AWVALID(Block_entry_proc_proc3_U0_m_axi_ram_AWVALID),
    .m_axi_ram_AWREADY(1'b0),
    .m_axi_ram_AWADDR(Block_entry_proc_proc3_U0_m_axi_ram_AWADDR),
    .m_axi_ram_AWID(Block_entry_proc_proc3_U0_m_axi_ram_AWID),
    .m_axi_ram_AWLEN(Block_entry_proc_proc3_U0_m_axi_ram_AWLEN),
    .m_axi_ram_AWSIZE(Block_entry_proc_proc3_U0_m_axi_ram_AWSIZE),
    .m_axi_ram_AWBURST(Block_entry_proc_proc3_U0_m_axi_ram_AWBURST),
    .m_axi_ram_AWLOCK(Block_entry_proc_proc3_U0_m_axi_ram_AWLOCK),
    .m_axi_ram_AWCACHE(Block_entry_proc_proc3_U0_m_axi_ram_AWCACHE),
    .m_axi_ram_AWPROT(Block_entry_proc_proc3_U0_m_axi_ram_AWPROT),
    .m_axi_ram_AWQOS(Block_entry_proc_proc3_U0_m_axi_ram_AWQOS),
    .m_axi_ram_AWREGION(Block_entry_proc_proc3_U0_m_axi_ram_AWREGION),
    .m_axi_ram_AWUSER(Block_entry_proc_proc3_U0_m_axi_ram_AWUSER),
    .m_axi_ram_WVALID(Block_entry_proc_proc3_U0_m_axi_ram_WVALID),
    .m_axi_ram_WREADY(1'b0),
    .m_axi_ram_WDATA(Block_entry_proc_proc3_U0_m_axi_ram_WDATA),
    .m_axi_ram_WSTRB(Block_entry_proc_proc3_U0_m_axi_ram_WSTRB),
    .m_axi_ram_WLAST(Block_entry_proc_proc3_U0_m_axi_ram_WLAST),
    .m_axi_ram_WID(Block_entry_proc_proc3_U0_m_axi_ram_WID),
    .m_axi_ram_WUSER(Block_entry_proc_proc3_U0_m_axi_ram_WUSER),
    .m_axi_ram_ARVALID(Block_entry_proc_proc3_U0_m_axi_ram_ARVALID),
    .m_axi_ram_ARREADY(m_axi_ram_ARREADY),
    .m_axi_ram_ARADDR(Block_entry_proc_proc3_U0_m_axi_ram_ARADDR),
    .m_axi_ram_ARID(Block_entry_proc_proc3_U0_m_axi_ram_ARID),
    .m_axi_ram_ARLEN(Block_entry_proc_proc3_U0_m_axi_ram_ARLEN),
    .m_axi_ram_ARSIZE(Block_entry_proc_proc3_U0_m_axi_ram_ARSIZE),
    .m_axi_ram_ARBURST(Block_entry_proc_proc3_U0_m_axi_ram_ARBURST),
    .m_axi_ram_ARLOCK(Block_entry_proc_proc3_U0_m_axi_ram_ARLOCK),
    .m_axi_ram_ARCACHE(Block_entry_proc_proc3_U0_m_axi_ram_ARCACHE),
    .m_axi_ram_ARPROT(Block_entry_proc_proc3_U0_m_axi_ram_ARPROT),
    .m_axi_ram_ARQOS(Block_entry_proc_proc3_U0_m_axi_ram_ARQOS),
    .m_axi_ram_ARREGION(Block_entry_proc_proc3_U0_m_axi_ram_ARREGION),
    .m_axi_ram_ARUSER(Block_entry_proc_proc3_U0_m_axi_ram_ARUSER),
    .m_axi_ram_RVALID(m_axi_ram_RVALID),
    .m_axi_ram_RREADY(Block_entry_proc_proc3_U0_m_axi_ram_RREADY),
    .m_axi_ram_RDATA(m_axi_ram_RDATA),
    .m_axi_ram_RLAST(m_axi_ram_RLAST),
    .m_axi_ram_RID(m_axi_ram_RID),
    .m_axi_ram_RUSER(m_axi_ram_RUSER),
    .m_axi_ram_RRESP(m_axi_ram_RRESP),
    .m_axi_ram_BVALID(1'b0),
    .m_axi_ram_BREADY(Block_entry_proc_proc3_U0_m_axi_ram_BREADY),
    .m_axi_ram_BRESP(2'd0),
    .m_axi_ram_BID(1'd0),
    .m_axi_ram_BUSER(1'd0),
    .ramadr_dout(ramadr_c_dout),
    .ramadr_empty_n(ramadr_c_empty_n),
    .ramadr_read(Block_entry_proc_proc3_U0_ramadr_read),
    .sdata(Block_entry_proc_proc3_U0_sdata),
    .sdata_ap_vld(Block_entry_proc_proc3_U0_sdata_ap_vld)
);

sound_operation_fifo_w64_d2_S ramadr_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_sound_operation_label1_entry3_U0_ramadr_out_din),
    .if_full_n(ramadr_c1_full_n),
    .if_write(dataflow_in_loop_sound_operation_label1_entry3_U0_ramadr_out_write),
    .if_dout(ramadr_c1_dout),
    .if_empty_n(ramadr_c1_empty_n),
    .if_read(dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_read)
);

sound_operation_fifo_w64_d2_S ramadr_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_out_din),
    .if_full_n(ramadr_c_full_n),
    .if_write(dataflow_in_loop_sound_operation_label1_entry4_U0_ramadr_out_write),
    .if_dout(ramadr_c_dout),
    .if_empty_n(ramadr_c_empty_n),
    .if_read(Block_entry_proc_proc3_U0_ramadr_read)
);

sound_operation_start_for_dataflow_in_loop_sound_operation_label1_entry4_U0 start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_din),
    .if_full_n(start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_full_n),
    .if_write(dataflow_in_loop_sound_operation_label1_entry3_U0_start_write),
    .if_dout(start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_dout),
    .if_empty_n(start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_empty_n),
    .if_read(dataflow_in_loop_sound_operation_label1_entry4_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready <= ap_sync_Block_entry_proc_proc3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_entry_proc_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_proc_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_proc_proc_U0_ap_ready <= ap_sync_Block_entry_proc_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready <= ap_sync_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready;
        end
    end
end

assign Block_entry_proc_proc3_U0_ap_continue = ap_sync_continue;

assign Block_entry_proc_proc3_U0_ap_start = ((ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_entry_proc_proc3_U0_start_full_n = 1'b1;

assign Block_entry_proc_proc3_U0_start_write = 1'b0;

assign Block_entry_proc_proc_U0_ap_continue = ap_sync_continue;

assign Block_entry_proc_proc_U0_ap_start = ((ap_sync_reg_Block_entry_proc_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_entry_proc_proc_U0_start_full_n = 1'b1;

assign Block_entry_proc_proc_U0_start_write = 1'b0;

assign ap_done = ap_sync_done;

assign ap_idle = (dataflow_in_loop_sound_operation_label1_entry4_U0_ap_idle & dataflow_in_loop_sound_operation_label1_entry3_U0_ap_idle & Block_entry_proc_proc_U0_ap_idle & Block_entry_proc_proc3_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_entry_proc_proc3_U0_ap_ready = (ap_sync_reg_Block_entry_proc_proc3_U0_ap_ready | Block_entry_proc_proc3_U0_ap_ready);

assign ap_sync_Block_entry_proc_proc_U0_ap_ready = (ap_sync_reg_Block_entry_proc_proc_U0_ap_ready | Block_entry_proc_proc_U0_ap_ready);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready = (dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready | ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready);

assign ap_sync_done = (Block_entry_proc_proc_U0_ap_done & Block_entry_proc_proc3_U0_ap_done);

assign ap_sync_ready = (ap_sync_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready & ap_sync_Block_entry_proc_proc_U0_ap_ready & ap_sync_Block_entry_proc_proc3_U0_ap_ready);

assign dataflow_in_loop_sound_operation_label1_entry3_U0_ap_continue = 1'b1;

assign dataflow_in_loop_sound_operation_label1_entry3_U0_ap_start = ((ap_sync_reg_dataflow_in_loop_sound_operation_label1_entry3_U0_ap_ready ^ 1'b1) & ap_start);

assign dataflow_in_loop_sound_operation_label1_entry4_U0_ap_continue = 1'b1;

assign dataflow_in_loop_sound_operation_label1_entry4_U0_ap_start = start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_empty_n;

assign dataflow_in_loop_sound_operation_label1_entry4_U0_start_full_n = 1'b1;

assign dataflow_in_loop_sound_operation_label1_entry4_U0_start_write = 1'b0;

assign m_axi_ram_ARADDR = Block_entry_proc_proc3_U0_m_axi_ram_ARADDR;

assign m_axi_ram_ARBURST = Block_entry_proc_proc3_U0_m_axi_ram_ARBURST;

assign m_axi_ram_ARCACHE = Block_entry_proc_proc3_U0_m_axi_ram_ARCACHE;

assign m_axi_ram_ARID = Block_entry_proc_proc3_U0_m_axi_ram_ARID;

assign m_axi_ram_ARLEN = Block_entry_proc_proc3_U0_m_axi_ram_ARLEN;

assign m_axi_ram_ARLOCK = Block_entry_proc_proc3_U0_m_axi_ram_ARLOCK;

assign m_axi_ram_ARPROT = Block_entry_proc_proc3_U0_m_axi_ram_ARPROT;

assign m_axi_ram_ARQOS = Block_entry_proc_proc3_U0_m_axi_ram_ARQOS;

assign m_axi_ram_ARREGION = Block_entry_proc_proc3_U0_m_axi_ram_ARREGION;

assign m_axi_ram_ARSIZE = Block_entry_proc_proc3_U0_m_axi_ram_ARSIZE;

assign m_axi_ram_ARUSER = Block_entry_proc_proc3_U0_m_axi_ram_ARUSER;

assign m_axi_ram_ARVALID = Block_entry_proc_proc3_U0_m_axi_ram_ARVALID;

assign m_axi_ram_AWADDR = 64'd0;

assign m_axi_ram_AWBURST = 2'd0;

assign m_axi_ram_AWCACHE = 4'd0;

assign m_axi_ram_AWID = 1'd0;

assign m_axi_ram_AWLEN = 32'd0;

assign m_axi_ram_AWLOCK = 2'd0;

assign m_axi_ram_AWPROT = 3'd0;

assign m_axi_ram_AWQOS = 4'd0;

assign m_axi_ram_AWREGION = 4'd0;

assign m_axi_ram_AWSIZE = 3'd0;

assign m_axi_ram_AWUSER = 1'd0;

assign m_axi_ram_AWVALID = 1'b0;

assign m_axi_ram_BREADY = 1'b0;

assign m_axi_ram_RREADY = Block_entry_proc_proc3_U0_m_axi_ram_RREADY;

assign m_axi_ram_WDATA = 32'd0;

assign m_axi_ram_WID = 1'd0;

assign m_axi_ram_WLAST = 1'b0;

assign m_axi_ram_WSTRB = 4'd0;

assign m_axi_ram_WUSER = 1'd0;

assign m_axi_ram_WVALID = 1'b0;

assign opeout = Block_entry_proc_proc_U0_opeout;

assign opeout_ap_vld = Block_entry_proc_proc_U0_opeout_ap_vld;

assign sdata = Block_entry_proc_proc3_U0_sdata;

assign sdata_ap_vld = Block_entry_proc_proc3_U0_sdata_ap_vld;

assign start_for_dataflow_in_loop_sound_operation_label1_entry4_U0_din = 1'b1;

endmodule //sound_operation_dataflow_in_loop_sound_operation_label1
