[{"DBLP title": "An Optimized Hardware Architecture of a Multivariate Gaussian Random Number Generator.", "DBLP authors": ["Chalermpol Saiprasert", "Christos-Savvas Bouganis", "George A. Constantinides"], "year": 2010, "MAG papers": [{"PaperId": 1976797375, "PaperTitle": "an optimized hardware architecture of a multivariate gaussian random number generator", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods.", "DBLP authors": ["Asma Kahoul", "Alastair M. Smith", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2010, "MAG papers": [{"PaperId": 1986707531, "PaperTitle": "efficient heterogeneous architecture floorplan optimization using analytical methods", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems.", "DBLP authors": ["Krzysztof Kepa", "Fearghal Morgan", "Krzysztof Kosciuszkiewicz", "Lars Braun", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2010, "MAG papers": [{"PaperId": 2024402038, "PaperTitle": "design assurance strategy and toolset for partially reconfigurable fpga systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national university of ireland", "karlsruhe institute of technology", "national university of ireland", "karlsruhe institute of technology", "national university of ireland", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A Variable-Grain Logic Cell and Routing Architecture for a Reconfigurable IP Core.", "DBLP authors": ["Kazuki Inoue", "Qian Zhao", "Yasuhiro Okamoto", "Hiroki Yosho", "Motoki Amagasaki", "Masahiro Iida", "Toshinori Sueyoshi"], "year": 2010, "MAG papers": [{"PaperId": 2067228559, "PaperTitle": "a variable grain logic cell and routing architecture for a reconfigurable ip core", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kumamoto university", "kumamoto university", "kumamoto university", "kumamoto university", "kumamoto university", "kumamoto university", "kumamoto university"]}], "source": "ES"}, {"DBLP title": "Optimized System-on-Chip Integration of a Programmable ECC Coprocessor.", "DBLP authors": ["Xu Guo", "Patrick Schaumont"], "year": 2010, "MAG papers": [{"PaperId": 2093198099, "PaperTitle": "optimized system on chip integration of a programmable ecc coprocessor", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "A New Timing Driven Placement Algorithm for Dependable Circuits on SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone"], "year": 2010, "MAG papers": [{"PaperId": 2121314934, "PaperTitle": "a new timing driven placement algorithm for dependable circuits on sram based fpgas", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications.", "DBLP authors": ["Marco Lanuzza", "Paolo Zicari", "Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello"], "year": 2010, "MAG papers": [{"PaperId": 2085589133, "PaperTitle": "exploiting self reconfiguration capability to improve sram based fpga robustness in space and avionics applications", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of calabria", "university of calabria", "university of calabria", "university of calabria", "university of calabria"]}], "source": "ES"}, {"DBLP title": "Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems.", "DBLP authors": ["Pao-Ann Hsiung", "Chun-Hsian Huang", "Jih-Sheng Shen", "Cheng-Chi Chiang"], "year": 2010, "MAG papers": [{"PaperId": 2084112981, "PaperTitle": "scheduling and placement of hardware software real time relocatable tasks in dynamically partially reconfigurable systems", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "An Approach for Solving Large SAT Problems on FPGA.", "DBLP authors": ["Kenji Kanazawa", "Tsutomu Maruyama"], "year": 2010, "MAG papers": [{"PaperId": 2085156669, "PaperTitle": "an approach for solving large sat problems on fpga", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of tsukuba", "university of tsukuba"]}], "source": "ES"}, {"DBLP title": "Evaluation of Random Delay Insertion against DPA on FPGAs.", "DBLP authors": ["Yingxi Lu", "M\u00e1ire O'Neill", "John V. McCanny"], "year": 2010, "MAG papers": [{"PaperId": 1965436647, "PaperTitle": "evaluation of random delay insertion against dpa on fpgas", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["queen s university belfast", "queen s university belfast", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices.", "DBLP authors": ["Antonio Roldao Lopes", "George A. Constantinides"], "year": 2010, "MAG papers": [{"PaperId": 2077428505, "PaperTitle": "a high throughput fpga based floating point conjugate gradient implementation for dense matrices", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer with Application.", "DBLP authors": ["David DuBois", "Andrew DuBois", "Thomas Boorman", "Carolyn Connor Davenport", "Steve Poole"], "year": 2010, "MAG papers": [{"PaperId": 2007606233, "PaperTitle": "sparse matrix vector multiplication on a reconfigurable supercomputer with application", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "DSPs, BRAMs, and a Pinch of Logic: Extended Recipes for AES on FPGAs.", "DBLP authors": ["Saar Drimer", "Tim G\u00fcneysu", "Christof Paar"], "year": 2010, "MAG papers": [{"PaperId": 2061908058, "PaperTitle": "dsps brams and a pinch of logic extended recipes for aes on fpgas", "Year": 2010, "CitationCount": 48, "EstimatedCitation": 50, "Affiliations": ["university of cambridge", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "Configuration Merging in Point-to-Point Networks for Module-Based FPGA Reconfiguration.", "DBLP authors": ["Shannon Koh", "Oliver Diessel"], "year": 2010, "MAG papers": [{"PaperId": 2043268824, "PaperTitle": "configuration merging in point to point networks for module based fpga reconfiguration", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing.", "DBLP authors": ["John Curreri", "Seth Koehler", "Alan D. George", "Brian Holland", "Rafael Garc\u00eda"], "year": 2010, "MAG papers": [{"PaperId": 2054414374, "PaperTitle": "performance analysis framework for high level language applications in reconfigurable computing", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "A Comparison Study on Implementing Optical Flow and Digital Communications on FPGAs and GPUs.", "DBLP authors": ["John Bodily", "Brent E. Nelson", "Zhaoyi Wei", "Dah-Jye Lee", "Jeff Chase"], "year": 2010, "MAG papers": [{"PaperId": 2024447729, "PaperTitle": "a comparison study on implementing optical flow and digital communications on fpgas and gpus", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["brigham young university", "brigham young university", "brigham young university", "brigham young university", "brigham young university"]}], "source": "ES"}, {"DBLP title": "Titan-R: A Multigigabit Reconfigurable Combined Compression/Decompression Unit.", "DBLP authors": ["Konstantinos Papadopoulos", "Ioannis Papaefstathiou"], "year": 2010, "MAG papers": [{"PaperId": 2005477835, "PaperTitle": "titan r a multigigabit reconfigurable combined compression decompression unit", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technical university of crete", "technical university of crete"]}], "source": "ES"}, {"DBLP title": "SARFUM: Security Architecture for Remote FPGA Update and Monitoring.", "DBLP authors": ["Beno\u00eet Badrignans", "David Champagne", "Reouven Elbaz", "Catherine H. Gebotys", "Lionel Torres"], "year": 2010, "MAG papers": [{"PaperId": 1989678405, "PaperTitle": "sarfum security architecture for remote fpga update and monitoring", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of waterloo", "university of montpellier", "intel", "princeton university", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Improving the Robustness of Ring Oscillator TRNGs.", "DBLP authors": ["Sang-Kyung Yoo", "Deniz Karakoyunlu", "Berk Birand", "Berk Sunar"], "year": 2010, "MAG papers": [{"PaperId": 2073766244, "PaperTitle": "improving the robustness of ring oscillator trngs", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["worcester polytechnic institute", "worcester polytechnic institute", "worcester polytechnic institute", "electronics and telecommunications research institute"]}], "source": "ES"}, {"DBLP title": "Security Primitives for Reconfigurable Hardware-Based Systems.", "DBLP authors": ["Ted Huffmire", "Timothy E. Levin", "Thuy D. Nguyen", "Cynthia E. Irvine", "Brett Brotherton", "Gang Wang", "Timothy Sherwood", "Ryan Kastner"], "year": 2010, "MAG papers": [{"PaperId": 2002826523, "PaperTitle": "security primitives for reconfigurable hardware based systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california san diego", "university of california santa barbara", "naval postgraduate school", "naval postgraduate school", "naval postgraduate school", "naval postgraduate school", null, "intuit"]}], "source": "ES"}, {"DBLP title": "Fast, Efficient Floating-Point Adders and Multipliers for FPGAs.", "DBLP authors": ["K. Scott Hemmert", "Keith D. Underwood"], "year": 2010, "MAG papers": [{"PaperId": 2087898301, "PaperTitle": "fast efficient floating point adders and multipliers for fpgas", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["intel", "sandia national laboratories"]}], "source": "ES"}, {"DBLP title": "Implementation Approaches Trade-Offs for WiMax OFDM Functions on Reconfigurable Platforms.", "DBLP authors": ["Ahmad Sghaier", "Shawki Areibi", "Robert D. Dony"], "year": 2010, "MAG papers": [{"PaperId": 2031152040, "PaperTitle": "implementation approaches trade offs for wimax ofdm functions on reconfigurable platforms", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of guelph", "university of guelph", "university of guelph"]}], "source": "ES"}, {"DBLP title": "An Automated Flow for Arithmetic Component Generation in Field-Programmable Gate Arrays.", "DBLP authors": ["Alastair M. Smith", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2010, "MAG papers": [{"PaperId": 2141915750, "PaperTitle": "an automated flow for arithmetic component generation in field programmable gate arrays", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Hardware-Accelerated RNA Secondary-Structure Alignment.", "DBLP authors": ["James Moscola", "Ron K. Cytron", "Young H. Cho"], "year": 2010, "MAG papers": [{"PaperId": 2054926865, "PaperTitle": "hardware accelerated rna secondary structure alignment", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of washington", "university of southern california", "university of washington"]}], "source": "ES"}, {"DBLP title": "Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs.", "DBLP authors": ["Yosi Ben-Asher", "Danny Meisler", "Nadav Rotem"], "year": 2010, "MAG papers": [{"PaperId": 2075198393, "PaperTitle": "reducing memory constraints in modulo scheduling synthesis for fpgas", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of haifa", "university of haifa", "university of haifa"]}], "source": "ES"}, {"DBLP title": "VFloat: A Variable Precision Fixed- and Floating-Point Library for Reconfigurable Hardware.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2010, "MAG papers": [{"PaperId": 2032195315, "PaperTitle": "vfloat a variable precision fixed and floating point library for reconfigurable hardware", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 55, "Affiliations": ["northeastern university", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Runtime Reconfiguration of Multiprocessors Based on Compile-Time Analysis.", "DBLP authors": ["Madhura Purnaprajna", "Mario Porrmann", "Ulrich R\u00fcckert", "Michael Hussmann", "Michael Thies", "Uwe Kastens"], "year": 2010, "MAG papers": [{"PaperId": 2019654652, "PaperTitle": "runtime reconfiguration of multiprocessors based on compile time analysis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of paderborn", null, "university of paderborn", null, "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures.", "DBLP authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Juanjo Noguera", "Nikil D. Dutt"], "year": 2010, "MAG papers": [{"PaperId": 1990231588, "PaperTitle": "bandwidth management in application mapping for dynamically reconfigurable architectures", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "polytechnic university of catalonia", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Characterization of Fixed and Reconfigurable Multi-Core Devices for Application Acceleration.", "DBLP authors": ["Jason Williams", "Chris Massie", "Alan D. George", "Justin Richardson", "Kunal Gosrani", "Herman Lam"], "year": 2010, "MAG papers": [{"PaperId": 2076186064, "PaperTitle": "characterization of fixed and reconfigurable multi core devices for application acceleration", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 62, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Reconfiguration and Communication-Aware Task Scheduling for High-Performance Reconfigurable Computing.", "DBLP authors": ["Miaoqing Huang", "Vikram K. Narayana", "Harald Simmler", "Olivier Serres", "Tarek A. El-Ghazawi"], "year": 2010, "MAG papers": [{"PaperId": 2058480247, "PaperTitle": "reconfiguration and communication aware task scheduling for high performance reconfigurable computing", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["george washington university", "george washington university", "george washington university", "george washington university", "george washington university"]}], "source": "ES"}, {"DBLP title": "FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods.", "DBLP authors": ["Kentaro Sano", "Luzhou Wang", "Yoshiaki Hatsuda", "Takanori Iizuka", "Satoru Yamamoto"], "year": 2010, "MAG papers": [{"PaperId": 1989336131, "PaperTitle": "fpga array with bandwidth reduction mechanism for scalable and power efficient numerical simulations based on finite difference methods", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["tohoku university", "tohoku university", "tohoku university", "tohoku university", "tohoku university"]}], "source": "ES"}, {"DBLP title": "MPI as a Programming Model for High-Performance Reconfigurable Computers.", "DBLP authors": ["Manuel Salda\u00f1a", "Arun Patel", "Christopher A. Madill", "Daniel Nunes", "Danyao Wang", "Paul Chow", "Ralph Wittig", "Henry Styles", "Andrew Putnam"], "year": 2010, "MAG papers": [{"PaperId": 1982516565, "PaperTitle": "mpi as a programming model for high performance reconfigurable computers", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["xilinx", "university of toronto", null, null, "xilinx", "xilinx", "university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Molecular Dynamics Simulations on High-Performance Reconfigurable Computing Systems.", "DBLP authors": ["Matt Chiu", "Martin C. Herbordt"], "year": 2010, "MAG papers": [{"PaperId": 2086364561, "PaperTitle": "molecular dynamics simulations on high performance reconfigurable computing systems", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Placement and Floorplanning in Dynamically Reconfigurable FPGAs.", "DBLP authors": ["Alessio Montone", "Marco D. Santambrogio", "Donatella Sciuto", "Seda Ogrenci Memik"], "year": 2010, "MAG papers": [{"PaperId": 2070215512, "PaperTitle": "placement and floorplanning in dynamically reconfigurable fpgas", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": [null, "northwestern university", "massachusetts institute of technology", null]}], "source": "ES"}, {"DBLP title": "A Simulation Framework for Rapid Analysis of Reconfigurable Computing Systems.", "DBLP authors": ["Casey Reardon", "Eric Grobelny", "Alan D. George", "Gongyu Wang"], "year": 2010, "MAG papers": [{"PaperId": 2049644798, "PaperTitle": "a simulation framework for rapid analysis of reconfigurable computing systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "High-Performance Quasi-Monte Carlo Financial Simulation: FPGA vs. GPP vs. GPU.", "DBLP authors": ["Xiang Tian", "Khaled Benkrid"], "year": 2010, "MAG papers": [{"PaperId": 2030005191, "PaperTitle": "high performance quasi monte carlo financial simulation fpga vs gpp vs gpu", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}]