library IEEE;

--Code for xor4.vhd

use ieee.std_logic_1164.all;

entity or_4 is
port(
or4_ina1: in std_logic;
or4_ina2: in std_logic;
or4_ina3: in std_logic;
or4_ina4: in std_logic;
or4_inb1: in std_logic;
or4_inb2: in std_logic;
or4_inb3: in std_logic;
or4_inb4: in std_logic;
or4_out1: out std_logic;
or4_out2: out std_logic;
or4_out3: out std_logic;
or4_out4: out std_logic);
end or_4;

architecture df of or_4 is
begin
or4_out1 <= or4_ina1 or or4_inb1; 
or4_out2 <= or4_ina2 or or4_inb2; 
or4_out3 <= or4_ina3 or or4_inb3;
or4_out4 <= or4_ina4 or or4_inb4; 
end df;

