verilog work "clockdivider.v"
verilog work "counter.v"
