<design_size title="Design Size Report">
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Performance/Pipeline" col5="Optimizations"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:6" col2="4620" col3="100843" col3_note="*" col4="14741" col5="14500">
                    <row id="11" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense.h:36" col2="668" col3="" col4="" col5="">
                        <row id="3" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="666" col3="" col4="" col5="">
                            <row id="12" col0="product" col1="nnet_mult.h:70" col2="155" col3="" col4="" col5=""/>
                            <row id="4" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5=""/>
                        </row>
                    </row>
                    <row id="1" col0="normalize&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_batchnorm.h:31" col2="456" col3="821" col4="170" col5="171">
                        <row id="12" col0="product" col1="nnet_mult.h:70" col2="151" col3="" col4="" col5=""/>
                    </row>
                    <row id="7" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config5&gt;" col1="nnet_activation.h:39" col2="774" col3="1081" col4="481" col5="482"/>
                    <row id="15" col0="dense&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense.h:36" col2="668" col3="" col4="" col5="">
                        <row id="6" col0="dense_latency&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense_latency.h:13" col2="666" col3="" col4="" col5="">
                            <row id="12" col0="product" col1="nnet_mult.h:70" col2="155" col3="" col4="" col5=""/>
                            <row id="2" col0="cast&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5=""/>
                        </row>
                    </row>
                    <row id="8" col0="normalize&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_batchnorm.h:31" col2="456" col3="413" col4="86" col5="87">
                        <row id="12" col0="product" col1="nnet_mult.h:70" col2="151" col3="" col4="" col5=""/>
                    </row>
                    <row id="9" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config9&gt;" col1="nnet_activation.h:39" col2="774" col3="541" col4="241" col5="242"/>
                    <row id="14" col0="dense&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config10&gt;" col1="nnet_dense.h:36" col2="668" col3="" col4="" col5="">
                        <row id="5" col0="dense_latency&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config10&gt;" col1="nnet_dense_latency.h:13" col2="666" col3="" col4="" col5="">
                            <row id="12" col0="product" col1="nnet_mult.h:70" col2="155" col3="" col4="" col5=""/>
                            <row id="10" col0="cast&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config10&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5=""/>
                        </row>
                    </row>
                    <row id="3" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="" col3="79114" col4="10713" col5="10714">
                        <row id="4" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="" col3="72" col3_disp="     72 (24 calls)" col4="" col5=""/>
                    </row>
                    <row id="6" col0="dense_latency&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense_latency.h:13" col2="" col3="17958" col4="2462" col5="2463">
                        <row id="2" col0="cast&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_mult.h:110" col2="" col3="36" col3_disp="     36 (12 calls)" col4="" col5=""/>
                    </row>
                    <row id="5" col0="dense_latency&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config10&gt;" col1="nnet_dense_latency.h:13" col2="" col3="842" col4="113" col5="114">
                        <row id="10" col0="cast&lt;ap_ufixed&lt;10, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config10&gt;" col1="nnet_mult.h:110" col2="" col3="3" col4="" col5=""/>
                    </row>
                </row>
            </rows>
            <notes>
                <note name="*" desc="Exceeded design size warning message threshold"/>
            </notes>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

