#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec  1 17:09:56 2024
# Process ID: 29868
# Current directory: D:/Verilog/DigitalProject/DigitalProject.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: D:/Verilog/DigitalProject/DigitalProject.runs/synth_1/top_module.vds
# Journal file: D:/Verilog/DigitalProject/DigitalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 330.945 ; gain = 100.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider.v:23]
	Parameter period bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_enable' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
	Parameter period bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_enable' (2#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:43]
INFO: [Synth 8-256] done synthesizing module 'timer' (3#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:43]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
WARNING: [Synth 8-3848] Net an in module/entity seven_segment_display does not have driver. [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:6]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (4#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter wait_period_S3 bound to: 4'b0110 
	Parameter wait_period_clean bound to: 4'b0100 
	Parameter DEBOUNCE_THRESHOLD bound to: 4'b0001 
WARNING: [Synth 8-5788] Register time_count_menu_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:155]
WARNING: [Synth 8-5788] Register time_count_S2_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:156]
WARNING: [Synth 8-5788] Register time_count_clean_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:161]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (5#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
INFO: [Synth 8-638] synthesizing module 'lighting_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lighting_function' (6#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
INFO: [Synth 8-638] synthesizing module 'search_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
	Parameter show_current_time bound to: 2'b00 
	Parameter show_work_time bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'search_function' (7#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_module' (8#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[5]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[4]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 382.934 ; gain = 152.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 382.934 ; gain = 152.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 712.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 712.496 ; gain = 482.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 712.496 ; gain = 482.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 712.496 ; gain = 482.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'state_machine'
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:77]
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:78]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:79]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:80]
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hour" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                            00001 |                              000
                      S3 |                            00010 |                              011
                      S2 |                            00100 |                              010
                      S1 |                            01000 |                              001
                      S4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 712.496 ; gain = 482.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 9     
	   8 Input      6 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider_enable 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module search_function 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div_inst/clk_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_en_inst/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_dut/state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:79]
WARNING: [Synth 8-6014] Unused sequential element state_dut/state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:80]
WARNING: [Synth 8-6014] Unused sequential element state_dut/state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:78]
WARNING: [Synth 8-6014] Unused sequential element state_dut/state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:77]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_inst/seg2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_inst/seg1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (display_inst/seg1_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (display_inst/seg2_reg[0]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 712.496 ; gain = 482.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 719.668 ; gain = 489.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 720.113 ; gain = 489.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    21|
|3     |LUT1   |    10|
|4     |LUT2   |    51|
|5     |LUT3   |    14|
|6     |LUT4   |    79|
|7     |LUT5   |    42|
|8     |LUT6   |   112|
|9     |MUXF7  |     1|
|10    |FDCE   |   159|
|11    |FDPE   |     2|
|12    |FDRE   |    14|
|13    |LD     |    14|
|14    |IBUF   |    11|
|15    |OBUF   |    29|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   561|
|2     |  clk_div_inst |clock_divider         |    72|
|3     |  clk_en_inst  |clock_divider_enable  |    65|
|4     |  display_inst |seven_segment_display |    18|
|5     |  state_dut    |state_machine         |   162|
|6     |  timer_inst   |timer                 |    91|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 746.973 ; gain = 187.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 746.973 ; gain = 516.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 746.973 ; gain = 521.219
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/DigitalProject/DigitalProject.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 746.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 17:10:20 2024...
