File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.39253e-08	18	64	74	62	62	82	82	8365	26740	33	99	335.34	1785.34	4.08303e-09	6.75356e-09	5.20048e-09	7.9477e-09	9.28351	14.7013	
	4.47064e-05	106	144	28	30	480	2
	4.44279e-05	128	61	0	0	480	1
	4.44279e-05	163	152	0	0	480	1
	4.44279e-05	93	186	0	0	480	1
	4.44279e-05	35	232	0	0	480	1
	4.44836e-05	48	192	1	1	480	2
	4.44279e-05	120	73	0	0	480	1
	4.44279e-05	111	201	0	0	480	1
	4.44279e-05	12	179	0	0	480	1
	4.44279e-05	27	167	0	0	480	1
	4.44836e-05	103	242	2	2	480	2
	4.44279e-05	189	123	0	0	480	1
	4.44279e-05	45	253	0	0	480	1
	4.44279e-05	148	119	0	0	480	1
	4.44279e-05	19	245	0	0	480	1
	4.44279e-05	168	170	0	0	480	1
	4.44279e-05	36	300	0	0	480	1
	2.96279e-05	94	201	0	0	221	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.37674e-09	13	42	50	29	29	106	106	6042	20159	1463	4389	112.89	548.98	2.0921e-09	3.00141e-09	4.15906e-09	6.59134e-09	6.25116	9.59275	
	4.47751e-05	220	229	112	128	480	7
	4.46625e-05	271	264	117	140	480	4
	4.45688e-05	187	292	116	114	480	7
	4.47001e-05	134	179	79	70	480	2
	4.46813e-05	122	141	86	73	480	2
	4.45875e-05	144	150	87	115	480	6
	4.46063e-05	119	156	88	124	480	4
	4.46063e-05	101	169	69	144	480	6
	4.4625e-05	108	149	79	128	480	6
	4.45688e-05	176	241	110	112	480	6
	4.4625e-05	147	151	73	86	480	3
	4.45688e-05	170	201	99	115	480	6
	4.45313e-05	134	240	33	114	336	7
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.78809e-09	14	44	46	38	38	304	304	6177	20534	1260	3780	128.46	1024.24	2.01143e-09	2.51052e-09	3.18063e-09	5.99034e-09	5.19206	8.54329	
	4.47427e-05	198	252	129	166	480	6
	4.46181e-05	161	208	84	104	480	4
	4.47115e-05	163	182	78	99	480	5
	4.46804e-05	140	195	69	82	480	5
	4.46959e-05	136	184	65	87	480	8
	4.46648e-05	186	121	87	138	480	8
	4.48361e-05	146	170	101	112	480	6
	4.4509e-05	87	214	60	68	480	3
	4.44935e-05	99	182	61	64	480	3
	4.45713e-05	160	317	70	77	480	3
	4.46648e-05	163	324	91	114	480	13
	4.45402e-05	172	317	105	108	480	3
	4.45246e-05	174	260	20	35	480	4
	1.48779e-05	18	43	4	6	41	5
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	8.41785e-09	10	58	74	10	10	10	10	4598	15212	0	0	146.73	448.41	3.10945e-09	4.8269e-09	2.50245e-09	4.22895e-09	5.6119	9.05585	
	4.44168e-05	336	13	0	0	480	1
	4.44168e-05	334	43	0	0	480	1
	4.44168e-05	233	265	0	0	480	1
	4.44168e-05	208	397	0	0	480	1
	4.44168e-05	131	489	0	0	480	1
	4.44168e-05	82	640	0	0	480	1
	4.44168e-05	50	698	0	0	480	1
	4.44168e-05	24	738	0	0	480	1
	4.44168e-05	9	739	0	0	480	1
	2.96168e-05	11	542	0	0	278	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.01788e-08	10	66	84	16	16	40	40	4575	14700	0	0	141.83	2006.43	3.93399e-09	5.36976e-09	2.85189e-09	4.22205e-09	6.78588	9.59181	
	4.44204e-05	173	23	0	0	480	1
	4.44204e-05	116	103	0	0	480	1
	4.44204e-05	145	175	0	0	480	1
	4.44204e-05	93	236	0	0	480	1
	4.44204e-05	52	205	0	0	480	1
	4.44204e-05	93	301	0	0	480	1
	4.44204e-05	155	309	0	0	480	1
	4.44204e-05	97	393	0	0	480	1
	4.44204e-05	38	468	0	0	480	1
	2.96204e-05	13	318	0	0	255	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.17231e-08	8	48	56	131	131	114	114	3602	12282	1122	3366	69.7	689.43	2.29311e-09	4.09943e-09	5.52232e-09	8.31094e-09	7.81543	12.4104	
	4.46345e-05	204	210	195	194	480	2
	4.45641e-05	226	262	129	139	480	3
	4.45876e-05	185	279	146	144	480	2
	4.45876e-05	202	292	145	144	480	2
	4.46814e-05	192	293	148	146	480	2
	4.46579e-05	182	315	141	139	480	2
	4.45876e-05	193	296	143	142	480	2
	2.97876e-05	92	193	76	74	242	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.6515e-08	8	54	58	20	20	116	116	3539	11955	886	2658	106.35	1022.76	2.71973e-09	3.4841e-09	8.29024e-09	1.2764e-08	11.01	16.2481	
	4.48955e-05	264	329	131	150	480	4
	4.47633e-05	196	287	128	125	480	3
	4.47303e-05	167	313	137	133	480	3
	4.47964e-05	156	303	139	132	480	2
	4.48294e-05	160	316	136	129	480	2
	4.48294e-05	200	359	136	133	480	4
	4.45982e-05	173	388	68	70	480	2
	2.97652e-05	22	176	14	14	179	5
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	8.591e-09	8	56	74	16	16	46	46	3690	11784	0	0	124.26	418.2	2.89614e-09	4.89117e-09	2.83119e-09	3.53697e-09	5.72733	8.42814	
	4.44172e-05	153	24	0	0	480	1
	4.44172e-05	120	101	0	0	480	1
	4.44172e-05	98	144	0	0	480	1
	4.44172e-05	101	203	0	0	480	1
	4.44172e-05	112	251	0	0	480	1
	4.44172e-05	49	309	0	0	480	1
	4.44172e-05	62	304	0	0	480	1
	4.44172e-05	19	292	0	0	330	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.47996e-09	4	46	38	229	229	197	197	1699	5468	224	672	31.81	89.02	1.03375e-09	1.25116e-09	1.32865e-09	2.03443e-09	2.31997	3.24316	
	4.44278e-05	105	219	95	64	480	2
	4.44278e-05	104	219	94	63	480	2
	4.44278e-05	103	220	95	63	480	2
	2.96278e-05	59	133	51	34	267	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.24575e-08	5	30	38	4	4	6	6	1930	5896	8	24	28.84	99.82	2.7758e-09	4.43718e-09	5.52922e-09	8.26915e-09	8.30502	12.6639	
	4.48485e-05	34	79	12	8	480	2
	4.44249e-05	17	40	0	0	480	1
	4.44249e-05	26	35	0	0	480	1
	4.44249e-05	24	37	0	0	480	1
	1.48249e-05	5	15	0	0	10	1
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	6.21366e-09	4	40	40	256	256	245	245	1591	5252	0	0	31.51	95.15	2.00323e-09	2.57069e-09	2.13921e-09	3.20133e-09	4.14244	5.77202	
	4.44124e-05	203	147	0	0	480	1
	4.44124e-05	132	311	0	0	480	1
	4.44124e-05	103	332	0	0	480	1
	1.48124e-05	41	106	0	0	151	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.3939e-09	3	46	44	229	229	197	197	1362	4794	224	672	20.86	100.78	9.6948e-10	1.24706e-09	1.33555e-09	2.37007e-09	2.2626	3.5747	
	4.70812e-05	112	348	48	110	480	20
	4.50584e-05	281	466	0	98	480	83
	4.45358e-05	315	142	6	16	410	20
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.00647e-08	4	36	40	64	64	39	39	1494	5071	377	1131	19.87	74.86	1.53694e-09	3.07388e-09	5.17288e-09	7.9684e-09	6.70982	11.0423	
	4.45812e-05	225	238	144	146	480	3
	4.4561e-05	174	235	126	126	480	2
	4.4561e-05	165	266	98	96	480	2
	1.48805e-05	25	40	8	9	54	4
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.18719e-09	4	50	62	38	38	3	3	1878	5991	0	0	24.45	173.9	2.28901e-09	3.59214e-09	2.50245e-09	3.53697e-09	4.79146	7.12911	
	4.44144e-05	184	43	0	0	480	1
	4.44144e-05	142	169	0	0	480	1
	4.44144e-05	24	213	0	0	480	1
	4.44144e-05	7	202	0	0	438	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.94805e-09	4	46	60	41	41	35	35	1750	5635	0	0	37.16	249.28	2.48592e-09	3.79315e-09	2.14611e-09	3.18753e-09	4.63203	6.98068	
	4.44139e-05	178	46	0	0	480	1
	4.44139e-05	126	174	0	0	480	1
	4.44139e-05	64	229	0	0	480	1
	2.96139e-05	17	282	0	0	310	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	9.00515e-09	3	32	34	52	52	122	122	1046	3750	385	1155	12.75	89.19	1.18689e-09	1.88699e-09	4.81654e-09	7.24192e-09	6.00343	9.12891	
	4.47062e-05	256	244	153	153	480	3
	4.45621e-05	292	330	189	190	480	2
	1.4854e-05	64	72	42	42	86	3
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	6.93258e-09	4	36	50	14	14	8	8	1522	4788	0	0	20.2	106.66	2.13997e-09	3.03698e-09	2.48175e-09	2.83809e-09	4.62172	5.87507	
	4.44139e-05	152	20	0	0	480	1
	4.44139e-05	48	129	0	0	480	1
	4.44139e-05	12	171	0	0	480	1
	1.48139e-05	10	48	0	0	82	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.43527e-09	3	48	72	9	9	19	19	1262	4177	0	0	15.1	71.99	2.14407e-09	3.10945e-09	2.14611e-09	3.18753e-09	4.29018	6.29698	
	4.44129e-05	268	16	0	0	480	1
	4.44129e-05	106	256	0	0	480	1
	2.96129e-05	17	271	0	0	302	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	6.12761e-09	3	44	54	14	14	14	14	1397	4434	0	0	18.54	124.58	1.93896e-09	3.78495e-09	2.14611e-09	2.48865e-09	4.08507	6.2736	
	4.44123e-05	111	16	0	0	480	1
	4.44123e-05	122	112	0	0	480	1
	4.44123e-05	10	197	0	0	437	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.44536e-09	3	48	66	8	8	63	63	1064	3641	0	0	13.86	89.08	2.48182e-09	3.92169e-09	2.48175e-09	2.83119e-09	4.96357	6.75288	
	4.44149e-05	351	15	0	0	480	1
	4.44149e-05	84	330	0	0	480	1
	1.48149e-05	14	187	0	0	104	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '5477', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
