// Seed: 2785524988
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    input wire id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wire id_12,
    input wand id_13
);
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    output wand id_5,
    inout  wor  id_6,
    output wand id_7
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  wire id_22;
  module_0(
      id_0, id_5, id_3, id_7, id_5, id_0, id_2, id_3, id_6, id_4, id_3, id_7, id_2, id_4
  );
  assign id_5 = 1'b0;
endmodule
