[[1, 2, "AST"], [1, 14, "AST"], [2, 11, "CDG"], [2, 7, "CDG"], [2, 12, "CDG"], [2, 7, "CFG"], [2, 7, "DOMINATE"], [2, 14, "CFG"], [2, 14, "DOMINATE"], [2, 0, "REF"], [2, 7, "AST"], [2, 11, "AST"], [2, 12, "AST"], [7, 11, "CFG"], [7, 11, "DOMINATE"], [7, 0, "REACHING_DEF"], [11, 12, "CFG"], [11, 12, "DOMINATE"], [11, 0, "REACHING_DEF"], [11, 7, "POST_DOMINATE"], [12, 14, "CFG"], [12, 0, "REACHING_DEF"], [12, 11, "POST_DOMINATE"], [14, 15, "CDG"], [14, 15, "CFG"], [14, 15, "DOMINATE"], [14, 16, "CDG"], [14, 0, "CFG"], [14, 0, "DOMINATE"], [14, 2, "POST_DOMINATE"], [14, 12, "POST_DOMINATE"], [14, 15, "AST"], [14, 16, "AST"], [15, 16, "CFG"], [15, 16, "DOMINATE"], [15, 0, "REACHING_DEF"], [16, 0, "CFG"], [16, 0, "REACHING_DEF"], [16, 15, "POST_DOMINATE"], [0, 14, "POST_DOMINATE"], [0, 16, "POST_DOMINATE"]]