{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685964340538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685964340538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 08:25:40 2023 " "Processing started: Mon Jun  5 08:25:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685964340538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685964340538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685964340538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1685964340745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685964340745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../hdl/processor.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_combined " "Found entity 1: fsm_combined" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR memory_management.v(5) " "Verilog HDL Declaration information at memory_management.v(5): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1685964346496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory_management.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_management " "Found entity 1: memory_management" {  } { { "../hdl/memory_management.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory_management.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../hdl/DataFlow/program_counter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/logic_operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/dataflow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/dataflow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_load_store.v(18) " "Verilog HDL Declaration information at fsm_load_store.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1685964346518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_branch_jump.v(18) " "Verilog HDL Declaration information at fsm_branch_jump.v(18): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1685964346520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fsm_alu.v(17) " "Verilog HDL Declaration information at fsm_alu.v(17): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1685964346521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/fsm/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/rv64f_processor/hdl/control_unit/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/rv64f_processor/hdl/control_unit/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "../hdl/Control_Unit/clock_gen.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346525 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/cpu.v " "Can't analyze file -- file ../hdl/cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1685964346526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685964346527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685964346527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1685964346550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "../hdl/processor.v" "CU" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346559 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(69) " "Verilog HDL Case Statement information at control_unit.v(69): all case item expressions in this case statement are onehot" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1685964346560 "|processor|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_combined control_unit:CU\|fsm_combined:FSM_COMBINED " "Elaborating entity \"fsm_combined\" for hierarchy \"control_unit:CU\|fsm_combined:FSM_COMBINED\"" {  } { { "../hdl/Control_Unit/control_unit.v" "FSM_COMBINED" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346566 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm_combined.v(40) " "Verilog HDL Case Statement information at fsm_combined.v(40): all case item expressions in this case statement are onehot" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685964346566 "|fsm_combined"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sel_alu_32b_array\[1\] 0 fsm_combined.v(22) " "Net \"sel_alu_32b_array\[1\]\" at fsm_combined.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685964346567 "|fsm_combined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_alu control_unit:CU\|fsm_combined:FSM_COMBINED\|fsm_alu:FSM_ALU " "Elaborating entity \"fsm_alu\" for hierarchy \"control_unit:CU\|fsm_combined:FSM_COMBINED\|fsm_alu:FSM_ALU\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "FSM_ALU" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346567 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm_alu.v(58) " "Verilog HDL Case Statement information at fsm_alu.v(58): all case item expressions in this case statement are onehot" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685964346568 "|fsm_combined|fsm_alu:FSM_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_branch_jump control_unit:CU\|fsm_combined:FSM_COMBINED\|fsm_branch_jump:FSM_BRANCH_JUMP " "Elaborating entity \"fsm_branch_jump\" for hierarchy \"control_unit:CU\|fsm_combined:FSM_COMBINED\|fsm_branch_jump:FSM_BRANCH_JUMP\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "FSM_BRANCH_JUMP" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346568 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm_branch_jump.v(62) " "Verilog HDL Case Statement information at fsm_branch_jump.v(62): all case item expressions in this case statement are onehot" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685964346569 "|fsm_combined|fsm_branch_jump:FSM_BRANCH_JUMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_load_store control_unit:CU\|fsm_combined:FSM_COMBINED\|fsm_load_store:FSM_LOAD_STORE " "Elaborating entity \"fsm_load_store\" for hierarchy \"control_unit:CU\|fsm_combined:FSM_COMBINED\|fsm_load_store:FSM_LOAD_STORE\"" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "FSM_LOAD_STORE" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346569 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm_load_store.v(64) " "Verilog HDL Case Statement information at fsm_load_store.v(64): all case item expressions in this case statement are onehot" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685964346570 "|fsm_combined|fsm_load_store:FSM_LOAD_STORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opdecoder control_unit:CU\|opdecoder:OPDEC " "Elaborating entity \"opdecoder\" for hierarchy \"control_unit:CU\|opdecoder:OPDEC\"" {  } { { "../hdl/Control_Unit/control_unit.v" "OPDEC" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder control_unit:CU\|opdecoder:OPDEC\|decoder:dec2to5 " "Elaborating entity \"decoder\" for hierarchy \"control_unit:CU\|opdecoder:OPDEC\|decoder:dec2to5\"" {  } { { "../hdl/Control_Unit/opdecoder.v" "dec2to5" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder control_unit:CU\|opdecoder:OPDEC\|decoder:dec3to8 " "Elaborating entity \"decoder\" for hierarchy \"control_unit:CU\|opdecoder:OPDEC\|decoder:dec3to8\"" {  } { { "../hdl/Control_Unit/opdecoder.v" "dec3to8" { Text "D:/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow dataflow:DP " "Elaborating entity \"dataflow\" for hierarchy \"dataflow:DP\"" {  } { { "../hdl/processor.v" "DP" { Text "D:/Verilog/RV64F_Processor/hdl/processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_extension dataflow:DP\|mem_extension:mem_ex " "Elaborating entity \"mem_extension\" for hierarchy \"dataflow:DP\|mem_extension:mem_ex\"" {  } { { "../hdl/DataFlow/dataflow.v" "mem_ex" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen dataflow:DP\|imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"dataflow:DP\|imm_gen:imm_gen\"" {  } { { "../hdl/DataFlow/dataflow.v" "imm_gen" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dataflow:DP\|register:reg_data_mem " "Elaborating entity \"register\" for hierarchy \"dataflow:DP\|register:reg_data_mem\"" {  } { { "../hdl/DataFlow/dataflow.v" "reg_data_mem" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter dataflow:DP\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"dataflow:DP\|program_counter:PC\"" {  } { { "../hdl/DataFlow/dataflow.v" "PC" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_async_reset dataflow:DP\|program_counter:PC\|reg_async_reset:pc " "Elaborating entity \"reg_async_reset\" for hierarchy \"dataflow:DP\|program_counter:PC\|reg_async_reset:pc\"" {  } { { "../hdl/DataFlow/program_counter.v" "pc" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 dataflow:DP\|program_counter:PC\|mux_2to1:mux_pc_increment " "Elaborating entity \"mux_2to1\" for hierarchy \"dataflow:DP\|program_counter:PC\|mux_2to1:mux_pc_increment\"" {  } { { "../hdl/DataFlow/program_counter.v" "mux_pc_increment" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64b dataflow:DP\|program_counter:PC\|adder64b:pc_jump_increment_adder " "Elaborating entity \"adder64b\" for hierarchy \"dataflow:DP\|program_counter:PC\|adder64b:pc_jump_increment_adder\"" {  } { { "../hdl/DataFlow/program_counter.v" "pc_jump_increment_adder" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder8b dataflow:DP\|program_counter:PC\|adder64b:pc_jump_increment_adder\|cla_adder8b:u7_0 " "Elaborating entity \"cla_adder8b\" for hierarchy \"dataflow:DP\|program_counter:PC\|adder64b:pc_jump_increment_adder\|cla_adder8b:u7_0\"" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "u7_0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partial_full_adder1b dataflow:DP\|program_counter:PC\|adder64b:pc_jump_increment_adder\|cla_adder8b:u7_0\|partial_full_adder1b:u0 " "Elaborating entity \"partial_full_adder1b\" for hierarchy \"dataflow:DP\|program_counter:PC\|adder64b:pc_jump_increment_adder\|cla_adder8b:u7_0\|partial_full_adder1b:u0\"" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "u0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dataflow:DP\|register:ir " "Elaborating entity \"register\" for hierarchy \"dataflow:DP\|register:ir\"" {  } { { "../hdl/DataFlow/dataflow.v" "ir" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dataflow:DP\|register:reg_flags " "Elaborating entity \"register\" for hierarchy \"dataflow:DP\|register:reg_flags\"" {  } { { "../hdl/DataFlow/dataflow.v" "reg_flags" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile dataflow:DP\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"dataflow:DP\|regfile:regfile\"" {  } { { "../hdl/DataFlow/dataflow.v" "regfile" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder dataflow:DP\|regfile:regfile\|decoder:dec5to32 " "Elaborating entity \"decoder\" for hierarchy \"dataflow:DP\|regfile:regfile\|decoder:dec5to32\"" {  } { { "../hdl/DataFlow/regfile.v" "dec5to32" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 dataflow:DP\|mux_4to1:mux_rd " "Elaborating entity \"mux_4to1\" for hierarchy \"dataflow:DP\|mux_4to1:mux_rd\"" {  } { { "../hdl/DataFlow/dataflow.v" "mux_rd" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dataflow:DP\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"dataflow:DP\|alu:alu\"" {  } { { "../hdl/DataFlow/dataflow.v" "alu" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64b dataflow:DP\|alu:alu\|and64b:band0 " "Elaborating entity \"and64b\" for hierarchy \"dataflow:DP\|alu:alu\|and64b:band0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "band0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64b dataflow:DP\|alu:alu\|or64b:bor0 " "Elaborating entity \"or64b\" for hierarchy \"dataflow:DP\|alu:alu\|or64b:bor0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "bor0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64b dataflow:DP\|alu:alu\|xor64b:bxor0 " "Elaborating entity \"xor64b\" for hierarchy \"dataflow:DP\|alu:alu\|xor64b:bxor0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "bxor0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_lshifter dataflow:DP\|alu:alu\|left_lshifter:lefts0 " "Elaborating entity \"left_lshifter\" for hierarchy \"dataflow:DP\|alu:alu\|left_lshifter:lefts0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "lefts0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shifter dataflow:DP\|alu:alu\|right_shifter:rights0 " "Elaborating entity \"right_shifter\" for hierarchy \"dataflow:DP\|alu:alu\|right_shifter:rights0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "rights0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator dataflow:DP\|alu:alu\|comparator:c0 " "Elaborating entity \"comparator\" for hierarchy \"dataflow:DP\|alu:alu\|comparator:c0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "c0" { Text "D:/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685964346714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1685964347018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg " "Generated suppressed messages file D:/Verilog/RV64F_Processor/synthesis/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1685964347042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685964347053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 08:25:47 2023 " "Processing ended: Mon Jun  5 08:25:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685964347053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685964347053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685964347053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685964347053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685964348223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685964348224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 08:25:48 2023 " "Processing started: Mon Jun  5 08:25:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685964348224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1685964348224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cpu -c cpu --netlist_type=sgate " "Command: quartus_npp cpu -c cpu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1685964348224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1685964348325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685964348532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 08:25:48 2023 " "Processing ended: Mon Jun  5 08:25:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685964348532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685964348532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685964348532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1685964348532 ""}
