// Seed: 3599935432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri id_11,
    input wor id_12,
    output tri0 id_13
);
  tri0 id_15;
  wor  id_16;
  wire id_17;
  wire id_18;
  tri1 id_19;
  assign id_16 = id_19 & 1;
  assign id_6  = 1;
  assign id_11 = id_15;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_17,
      id_16,
      id_17
  );
  assign id_5 = 1'b0 ^ 1;
  wire id_20;
  wire id_21, id_22;
  assign id_13 = id_2;
  assign id_5  = id_18;
  wire id_23;
endmodule
