-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                oh1015@EEWS104A-005                                 
-- Generated date:              Wed Apr 27 17:59:28 +0100 2016                      

Solution Settings: cdt.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/cdt.cpp
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /cdt/core                          14       1          1            0  1          
    Design Total:                      14       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,7,1,10)                        11.000     11.000 1.307          1           1 
    mgc_add(6,0,4,1,7)                           7.000      7.000 0.858          1           1 
    mgc_add(8,0,8,1,9)                           9.000      9.000 1.001          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_not(9)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,1,0,0,0,0,0)                   0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(2,10)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(4,10)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,10)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,10)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              28.460     28.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     27.0          28.5            28.5        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             27.0 (100%)   28.5 (100%)     28.5 (100%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:               27.0 (100%)   27.0  (95%)     27.0  (95%) 
      LOGIC:               0.0           1.5   (5%)      1.5   (5%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(G_OUT:rsc:mgc_out_stdreg.d).reg          1                            reg(G_OUT:rsc:mgc_out_stdreg.d).reg                   
                                                                                                                                    
    Total:                                       1              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  1.831973
      Slack:      18.168027
      
      Path                                         Startpoint                      Endpoint                                 Delay  Slack   
      -------------------------------------------- ------------------------------- ---------------------------------------- ------ -------
      1                                            cdt:core/H_IN:rsc:mgc_in_wire.d cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d) 1.8320 18.1680 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/H_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(H_IN:rsc:mgc_in_wire.d)                                                                                0.0000 0.0000  
        cdt:core/slc(H_IN:rsc:mgc_in_wire.d).itm                                                                            0.0000 0.0000  
        cdt:core/oelse:not#1                       mgc_not_9                                                                0.0000 0.0000  
        cdt:core/oelse:not#1.itm                                                                                            0.0000 0.0000  
        cdt:core/conc                                                                                                       0.0000 0.0000  
        cdt:core/conc.itm                                                                                                   0.0000 0.0000  
        cdt:core/oelse:acc                         mgc_add_10_0_7_1_10                                                      1.3070 1.3070  
        cdt:core/oelse:acc.itm                                                                                              0.0000 1.3070  
        cdt:core/oelse:slc                                                                                                  0.0000 1.3070  
        cdt:core/oelse:slc.itm                                                                                              0.0000 1.3070  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 1.5695  
        cdt:core/and.itm                                                                                                    0.0000 1.5695  
        cdt:core/nor                               mgc_nor_1_2                                                              0.2625 1.8320  
        cdt:core/nor.itm                                                                                                    0.0000 1.8320  
        cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 1.8320  
                                                                                                                                           
      2                                            cdt:core/H_IN:rsc:mgc_in_wire.d cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d) 1.5257 18.4743 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/H_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(H_IN:rsc:mgc_in_wire.d)#1                                                                              0.0000 0.0000  
        cdt:core/slc(H_IN:rsc:mgc_in_wire.d)#1.itm                                                                          0.0000 0.0000  
        cdt:core/if:acc#1                          mgc_add_8_0_8_1_9                                                        1.0006 1.0006  
        cdt:core/if:acc#1.itm                                                                                               0.0000 1.0006  
        cdt:core/slc                                                                                                        0.0000 1.0006  
        cdt:core/slc.itm                                                                                                    0.0000 1.0006  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 1.2631  
        cdt:core/and.itm                                                                                                    0.0000 1.2631  
        cdt:core/nor                               mgc_nor_1_2                                                              0.2625 1.5257  
        cdt:core/nor.itm                                                                                                    0.0000 1.5257  
        cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 1.5257  
                                                                                                                                           
      3                                            cdt:core/S_IN:rsc:mgc_in_wire.d cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d) 1.1209 18.8791 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/S_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/S_IN:slc                                                                                                   0.0000 0.0000  
        cdt:core/S_IN:slc.itm                                                                                               0.0000 0.0000  
        cdt:core/if:if:acc                         mgc_add_6_0_4_1_7                                                        0.8584 0.8584  
        cdt:core/if:if:acc.itm                                                                                              0.0000 0.8584  
        cdt:core/if:slc                                                                                                     0.0000 0.8584  
        cdt:core/if:slc.itm                                                                                                 0.0000 0.8584  
        cdt:core/nor                               mgc_nor_1_2                                                              0.2625 1.1209  
        cdt:core/nor.itm                                                                                                    0.0000 1.1209  
        cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 1.1209  
                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                 Port          Slack (Delay) Messages 
      ---------------------------------------- ----------- ------- ------- --------
      cdt:core/reg(G_OUT:rsc:mgc_out_stdreg.d) nor.itm     18.1680  1.8320          
      cdt                                      R_OUT:rsc.z 20.0000  0.0000          
      cdt                                      G_OUT:rsc.z 20.0000  0.0000          
      cdt                                      B_OUT:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   10     1 
    -                    9     1 
    -                    7     1 
    and                          
    -                    2     1 
    nor                          
    -                    2     1 
    not                          
    -                    9     1 
    read_port                    
    -                   10     2 
    reg                          
    -                    1     1 
    write_port                   
    -                   10     3 
    
  End of Report
