
MasterNode_Rev0-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b64  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405b64  00405b64  00015b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00405b6c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00007248  204009d8  00406548  000209d8  2**3
                  ALLOC
  4 .stack        00002000  20407c20  0040d790  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20409c20  0040f790  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   00023b65  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004531  00000000  00000000  000445c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008d0e  00000000  00000000  00048af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ce0  00000000  00000000  00051803  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000df0  00000000  00000000  000524e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000af11  00000000  00000000  000532d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001149c  00000000  00000000  0005e1e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00097826  00000000  00000000  0006f680  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002abc  00000000  00000000  00106ea8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	20 9c 40 20 8d 20 40 00 89 20 40 00 89 20 40 00      .@ . @.. @.. @.
  400010:	89 20 40 00 89 20 40 00 89 20 40 00 00 00 00 00     . @.. @.. @.....
	...
  40002c:	89 20 40 00 89 20 40 00 00 00 00 00 89 20 40 00     . @.. @...... @.
  40003c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40004c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40005c:	89 20 40 00 89 20 40 00 00 00 00 00 e5 1e 40 00     . @.. @.......@.
  40006c:	f9 1e 40 00 0d 1f 40 00 89 20 40 00 89 20 40 00     ..@...@.. @.. @.
  40007c:	89 20 40 00 21 1f 40 00 35 1f 40 00 89 20 40 00     . @.!.@.5.@.. @.
  40008c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40009c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  4000ac:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  4000bc:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  4000cc:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  4000dc:	05 0c 40 00 89 20 40 00 89 20 40 00 89 20 40 00     ..@.. @.. @.. @.
  4000ec:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  4000fc:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40010c:	89 20 40 00 89 20 40 00 00 00 00 00 00 00 00 00     . @.. @.........
  40011c:	00 00 00 00 89 20 40 00 89 20 40 00 89 20 40 00     ..... @.. @.. @.
  40012c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40013c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40014c:	89 20 40 00 89 20 40 00 89 20 40 00 89 20 40 00     . @.. @.. @.. @.
  40015c:	89 20 40 00 89 20 40 00 89 20 40 00                 . @.. @.. @.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009d8 	.word	0x204009d8
  400184:	00000000 	.word	0x00000000
  400188:	00405b6c 	.word	0x00405b6c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00405b6c 	.word	0x00405b6c
  4001c8:	204009dc 	.word	0x204009dc
  4001cc:	00405b6c 	.word	0x00405b6c
  4001d0:	00000000 	.word	0x00000000

004001d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001d8:	b980      	cbnz	r0, 4001fc <_read+0x28>
  4001da:	460c      	mov	r4, r1
  4001dc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001de:	2a00      	cmp	r2, #0
  4001e0:	dd0f      	ble.n	400202 <_read+0x2e>
  4001e2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001e4:	4e08      	ldr	r6, [pc, #32]	; (400208 <_read+0x34>)
  4001e6:	4d09      	ldr	r5, [pc, #36]	; (40020c <_read+0x38>)
  4001e8:	6830      	ldr	r0, [r6, #0]
  4001ea:	4621      	mov	r1, r4
  4001ec:	682b      	ldr	r3, [r5, #0]
  4001ee:	4798      	blx	r3
		ptr++;
  4001f0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001f2:	42bc      	cmp	r4, r7
  4001f4:	d1f8      	bne.n	4001e8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001f6:	4640      	mov	r0, r8
  4001f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001fc:	f04f 38ff 	mov.w	r8, #4294967295
  400200:	e7f9      	b.n	4001f6 <_read+0x22>
	for (; len > 0; --len) {
  400202:	4680      	mov	r8, r0
  400204:	e7f7      	b.n	4001f6 <_read+0x22>
  400206:	bf00      	nop
  400208:	20407bf4 	.word	0x20407bf4
  40020c:	204072d8 	.word	0x204072d8

00400210 <circ_inc>:
#endif

/** Increment head or tail */
static void circ_inc(uint16_t *headortail, uint32_t size)
{
        (*headortail)++;
  400210:	8803      	ldrh	r3, [r0, #0]
  400212:	3301      	adds	r3, #1
  400214:	b29b      	uxth	r3, r3
        if((*headortail) >= size) {
            (*headortail) = 0;
  400216:	428b      	cmp	r3, r1
  400218:	bf28      	it	cs
  40021a:	2300      	movcs	r3, #0
  40021c:	8003      	strh	r3, [r0, #0]
  40021e:	4770      	bx	lr

00400220 <gmac_reset_tx_mem>:
 *
 * \param p_dev Pointer to GMAC driver instance.
 *
 */
static void gmac_reset_tx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400220:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400222:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_tx_buff = p_dev->gmac_queue_list[queue_idx].p_tx_buffer;
  400226:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40022a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  40022e:	685a      	ldr	r2, [r3, #4]
	gmac_tx_descriptor_t *p_td = p_dev->gmac_queue_list[queue_idx].p_tx_dscr;
  400230:	691e      	ldr	r6, [r3, #16]
static inline void gmac_enable_transmit(Gmac* p_gmac, uint8_t uc_enable)
{
	if (uc_enable) {
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
	} else {
		p_gmac->GMAC_NCR &= ~GMAC_NCR_TXEN;
  400232:	f8de 4000 	ldr.w	r4, [lr]
  400236:	f024 0408 	bic.w	r4, r4, #8
  40023a:	f8ce 4000 	str.w	r4, [lr]

	/* Disable TX */
	gmac_enable_transmit(p_hw, 0);

	/* Set up the TX descriptors */
	CIRC_CLEAR(p_dev->gmac_queue_list[queue_idx].us_tx_head, p_dev->gmac_queue_list[queue_idx].us_tx_tail);
  40023e:	2400      	movs	r4, #0
  400240:	851c      	strh	r4, [r3, #40]	; 0x28
  400242:	84dc      	strh	r4, [r3, #38]	; 0x26
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400244:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  400246:	b1fb      	cbz	r3, 400288 <gmac_reset_tx_mem+0x68>
  400248:	4634      	mov	r4, r6
  40024a:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_tx_buff[ul_index * GMAC_TX_UNITSIZE]));
		p_td[ul_index].addr = ul_address;
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40024c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400250:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  400254:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		p_td[ul_index].addr = ul_address;
  400258:	f846 2033 	str.w	r2, [r6, r3, lsl #3]
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40025c:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  40025e:	3301      	adds	r3, #1
  400260:	8c85      	ldrh	r5, [r0, #36]	; 0x24
  400262:	f202 52ee 	addw	r2, r2, #1518	; 0x5ee
  400266:	3408      	adds	r4, #8
  400268:	429d      	cmp	r5, r3
  40026a:	d8f5      	bhi.n	400258 <gmac_reset_tx_mem+0x38>
	}
	p_td[p_dev->gmac_queue_list[queue_idx].us_tx_list_size - 1].status.val =
  40026c:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
  400270:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
  400274:	f845 3c04 	str.w	r3, [r5, #-4]
			GMAC_TXD_USED | GMAC_TXD_WRAP;

	/* Set transmit buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  400278:	b141      	cbz	r1, 40028c <gmac_reset_tx_mem+0x6c>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_tx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40027a:	f026 0603 	bic.w	r6, r6, #3
  40027e:	f201 110f 	addw	r1, r1, #271	; 0x10f
  400282:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400286:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400288:	2500      	movs	r5, #0
  40028a:	e7ef      	b.n	40026c <gmac_reset_tx_mem+0x4c>
	p_gmac->GMAC_TBQB = GMAC_TBQB_ADDR_Msk & ul_addr;
  40028c:	f026 0603 	bic.w	r6, r6, #3
  400290:	f8ce 601c 	str.w	r6, [lr, #28]
  400294:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400296 <gmac_reset_rx_mem>:
 * \brief Disable receiver, reset registers and descriptor list.
 *
 * \param p_dev Pointer to GMAC Driver instance.
 */
static void gmac_reset_rx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400296:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400298:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_rx_buff = p_dev->gmac_queue_list[queue_idx].p_rx_buffer;
  40029c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4002a0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4002a4:	689a      	ldr	r2, [r3, #8]
	gmac_rx_descriptor_t *pRd = p_dev->gmac_queue_list[queue_idx].p_rx_dscr;
  4002a6:	68de      	ldr	r6, [r3, #12]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_RXEN;
  4002a8:	f8de 4000 	ldr.w	r4, [lr]
  4002ac:	f024 0404 	bic.w	r4, r4, #4
  4002b0:	f8ce 4000 	str.w	r4, [lr]

	/* Disable RX */
	gmac_enable_receive(p_hw, 0);

	/* Set up the RX descriptors */
	p_dev->gmac_queue_list[queue_idx].us_rx_idx = 0;
  4002b4:	2400      	movs	r4, #0
  4002b6:	845c      	strh	r4, [r3, #34]	; 0x22
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002b8:	8c1b      	ldrh	r3, [r3, #32]
  4002ba:	b313      	cbz	r3, 400302 <gmac_reset_rx_mem+0x6c>
  4002bc:	4634      	mov	r4, r6
  4002be:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_rx_buff[ul_index * GMAC_RX_UNITSIZE]));
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
		pRd[ul_index].status.val = 0;
  4002c0:	461f      	mov	r7, r3
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002c2:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  4002c6:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
  4002ca:	f022 0503 	bic.w	r5, r2, #3
  4002ce:	f846 5033 	str.w	r5, [r6, r3, lsl #3]
		pRd[ul_index].status.val = 0;
  4002d2:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002d4:	3301      	adds	r3, #1
  4002d6:	8c05      	ldrh	r5, [r0, #32]
  4002d8:	3280      	adds	r2, #128	; 0x80
  4002da:	3408      	adds	r4, #8
  4002dc:	429d      	cmp	r5, r3
  4002de:	d8f4      	bhi.n	4002ca <gmac_reset_rx_mem+0x34>
	}
	pRd[p_dev->gmac_queue_list[queue_idx].us_rx_list_size - 1].addr.val |= GMAC_RXD_WRAP;
  4002e0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
  4002e4:	442b      	add	r3, r5
  4002e6:	f856 2033 	ldr.w	r2, [r6, r3, lsl #3]
  4002ea:	f042 0202 	orr.w	r2, r2, #2
  4002ee:	f846 2033 	str.w	r2, [r6, r3, lsl #3]

	/* Set receive buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  4002f2:	b141      	cbz	r1, 400306 <gmac_reset_rx_mem+0x70>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_rx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  4002f4:	f026 0603 	bic.w	r6, r6, #3
  4002f8:	f201 111f 	addw	r1, r1, #287	; 0x11f
  4002fc:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400300:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  400302:	2500      	movs	r5, #0
  400304:	e7ec      	b.n	4002e0 <gmac_reset_rx_mem+0x4a>
	p_gmac->GMAC_RBQB = GMAC_RBQB_ADDR_Msk & ul_addr;
  400306:	f026 0603 	bic.w	r6, r6, #3
  40030a:	f8ce 6018 	str.w	r6, [lr, #24]
  40030e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400310 <gmac_dev_init>:
 * \param p_gmac_dev Pointer to the GMAC device instance.
 * \param p_opt GMAC configure options.
 */
void gmac_dev_init(Gmac* p_gmac, gmac_device_t* p_gmac_dev,
		gmac_options_t* p_opt)
{
  400310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400312:	4604      	mov	r4, r0
  400314:	460e      	mov	r6, r1
  400316:	4615      	mov	r5, r2
	p_gmac->GMAC_NCR = ul_ncr;
  400318:	2300      	movs	r3, #0
  40031a:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_IDR = ul_source;
  40031c:	f04f 33ff 	mov.w	r3, #4294967295
  400320:	62c3      	str	r3, [r0, #44]	; 0x2c
	p_gmac->GMAC_NCR |= GMAC_NCR_CLRSTAT;
  400322:	6803      	ldr	r3, [r0, #0]
  400324:	f043 0320 	orr.w	r3, r3, #32
  400328:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_RSR = ul_status;
  40032a:	230f      	movs	r3, #15
  40032c:	6203      	str	r3, [r0, #32]
	p_gmac->GMAC_TSR = ul_status;
  40032e:	f240 133f 	movw	r3, #319	; 0x13f
  400332:	6143      	str	r3, [r0, #20]
	return p_gmac->GMAC_NCFGR;
  400334:	6842      	ldr	r2, [r0, #4]
	gmac_clear_tx_status(p_gmac, GMAC_TSR_UBR | GMAC_TSR_COL | GMAC_TSR_RLE
            | GMAC_TSR_TXGO | GMAC_TSR_TFC | GMAC_TSR_TXCOMP | GMAC_TSR_HRESP );

	/* Enable the copy of data into the buffers
	   ignore broadcasts, and not copy FCS. */
	gmac_set_config(p_gmac, gmac_get_config(p_gmac) |
  400336:	4b45      	ldr	r3, [pc, #276]	; (40044c <gmac_dev_init+0x13c>)
  400338:	4313      	orrs	r3, r2
	p_gmac->GMAC_NCFGR = ul_cfg;
  40033a:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40033c:	782b      	ldrb	r3, [r5, #0]
  40033e:	2b00      	cmp	r3, #0
  400340:	d079      	beq.n	400436 <gmac_dev_init+0x126>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_CAF;
  400342:	6843      	ldr	r3, [r0, #4]
  400344:	f043 0310 	orr.w	r3, r3, #16
  400348:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40034a:	786b      	ldrb	r3, [r5, #1]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d177      	bne.n	400440 <gmac_dev_init+0x130>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_NBC;
  400350:	6863      	ldr	r3, [r4, #4]
  400352:	f023 0320 	bic.w	r3, r3, #32
  400356:	6063      	str	r3, [r4, #4]
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  400358:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
  40035c:	f8d4 3404 	ldr.w	r3, [r4, #1028]	; 0x404
  400360:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
  400364:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
  400368:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
	gs_tx_desc_null.addr = (uint32_t)0xFFFFFFFF;
  40036c:	4b38      	ldr	r3, [pc, #224]	; (400450 <gmac_dev_init+0x140>)
  40036e:	f04f 32ff 	mov.w	r2, #4294967295
  400372:	601a      	str	r2, [r3, #0]
	gs_tx_desc_null.status.val = GMAC_TXD_WRAP | GMAC_TXD_USED;
  400374:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
  400378:	605a      	str	r2, [r3, #4]
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40037a:	f023 0303 	bic.w	r3, r3, #3
  40037e:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  400382:	f8c4 3444 	str.w	r3, [r4, #1092]	; 0x444
  400386:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
  40038a:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  40038e:	f8c4 3450 	str.w	r3, [r4, #1104]	; 0x450
	gs_rx_desc_null.addr.val |= GMAC_RXD_WRAP;
  400392:	4b30      	ldr	r3, [pc, #192]	; (400454 <gmac_dev_init+0x144>)
  400394:	f06f 0201 	mvn.w	r2, #1
  400398:	601a      	str	r2, [r3, #0]
	gs_rx_desc_null.status.val = 0;
  40039a:	2700      	movs	r7, #0
  40039c:	605f      	str	r7, [r3, #4]
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  40039e:	f023 0303 	bic.w	r3, r3, #3
  4003a2:	f8c4 3480 	str.w	r3, [r4, #1152]	; 0x480
  4003a6:	f8c4 3484 	str.w	r3, [r4, #1156]	; 0x484
  4003aa:	f8c4 3488 	str.w	r3, [r4, #1160]	; 0x488
  4003ae:	f8c4 348c 	str.w	r3, [r4, #1164]	; 0x48c
  4003b2:	f8c4 3490 	str.w	r3, [r4, #1168]	; 0x490
	return p_gmac->GMAC_ISR;
  4003b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
	if (((uint32_t) p_dev_mm->p_rx_buffer & 0x7)
  4003b8:	4b27      	ldr	r3, [pc, #156]	; (400458 <gmac_dev_init+0x148>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_rx_buffer & 0xFFFFFFF8);
  4003ba:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_buffer =
  4003be:	60b3      	str	r3, [r6, #8]
			(gmac_rx_descriptor_t *) ((uint32_t) p_dev_mm->p_rx_dscr
  4003c0:	4b26      	ldr	r3, [pc, #152]	; (40045c <gmac_dev_init+0x14c>)
			& 0xFFFFFFF8);
  4003c2:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_dscr =
  4003c6:	60f3      	str	r3, [r6, #12]
	p_gmac_queue->us_rx_list_size = p_dev_mm->us_rx_size;
  4003c8:	2210      	movs	r2, #16
  4003ca:	8432      	strh	r2, [r6, #32]
	if (((uint32_t) p_dev_mm->p_tx_buffer & 0x7)
  4003cc:	4b24      	ldr	r3, [pc, #144]	; (400460 <gmac_dev_init+0x150>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_tx_buffer & 0xFFFFFFF8);
  4003ce:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_buffer =
  4003d2:	6073      	str	r3, [r6, #4]
			(gmac_tx_descriptor_t *) ((uint32_t) p_dev_mm->p_tx_dscr
  4003d4:	4b23      	ldr	r3, [pc, #140]	; (400464 <gmac_dev_init+0x154>)
			& 0xFFFFFFF8);
  4003d6:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_dscr =
  4003da:	6133      	str	r3, [r6, #16]
	p_gmac_queue->us_tx_list_size = p_dev_mm->us_tx_size;
  4003dc:	84b2      	strh	r2, [r6, #36]	; 0x24
	p_gmac_queue->func_tx_cb_list = p_tx_cb;
  4003de:	4b22      	ldr	r3, [pc, #136]	; (400468 <gmac_dev_init+0x158>)
  4003e0:	61f3      	str	r3, [r6, #28]
	gmac_reset_rx_mem(p_gmac_dev, queue_idx);
  4003e2:	4639      	mov	r1, r7
  4003e4:	4630      	mov	r0, r6
  4003e6:	4b21      	ldr	r3, [pc, #132]	; (40046c <gmac_dev_init+0x15c>)
  4003e8:	4798      	blx	r3
	gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4003ea:	4639      	mov	r1, r7
  4003ec:	4630      	mov	r0, r6
  4003ee:	4b20      	ldr	r3, [pc, #128]	; (400470 <gmac_dev_init+0x160>)
  4003f0:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4003f2:	6823      	ldr	r3, [r4, #0]
  4003f4:	f043 0308 	orr.w	r3, r3, #8
  4003f8:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  4003fa:	6823      	ldr	r3, [r4, #0]
  4003fc:	f043 0304 	orr.w	r3, r3, #4
  400400:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_WESTAT;
  400402:	6823      	ldr	r3, [r4, #0]
  400404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400408:	6023      	str	r3, [r4, #0]
	p_gmac->GMAC_IER = ul_source;
  40040a:	f643 43f6 	movw	r3, #15606	; 0x3cf6
  40040e:	62a3      	str	r3, [r4, #40]	; 0x28
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400410:	796a      	ldrb	r2, [r5, #5]
			| (p_mac_addr[2] << 16)
  400412:	792b      	ldrb	r3, [r5, #4]
  400414:	041b      	lsls	r3, r3, #16
  400416:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
			| (p_mac_addr[0]);
  40041a:	78aa      	ldrb	r2, [r5, #2]
  40041c:	4313      	orrs	r3, r2
			| (p_mac_addr[1] << 8)
  40041e:	78ea      	ldrb	r2, [r5, #3]
			| (p_mac_addr[0]);
  400420:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400424:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400428:	79ea      	ldrb	r2, [r5, #7]
			| (p_mac_addr[4]);
  40042a:	79ab      	ldrb	r3, [r5, #6]
  40042c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400430:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  400434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CAF;
  400436:	6843      	ldr	r3, [r0, #4]
  400438:	f023 0310 	bic.w	r3, r3, #16
  40043c:	6043      	str	r3, [r0, #4]
  40043e:	e784      	b.n	40034a <gmac_dev_init+0x3a>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_NBC;
  400440:	6863      	ldr	r3, [r4, #4]
  400442:	f043 0320 	orr.w	r3, r3, #32
  400446:	6063      	str	r3, [r4, #4]
  400448:	e786      	b.n	400358 <gmac_dev_init+0x48>
  40044a:	bf00      	nop
  40044c:	00022102 	.word	0x00022102
  400450:	20400b40 	.word	0x20400b40
  400454:	20400a78 	.word	0x20400a78
  400458:	20400b48 	.word	0x20400b48
  40045c:	204009f8 	.word	0x204009f8
  400460:	20401348 	.word	0x20401348
  400464:	20400ac0 	.word	0x20400ac0
  400468:	20400a80 	.word	0x20400a80
  40046c:	00400297 	.word	0x00400297
  400470:	00400221 	.word	0x00400221

00400474 <gmac_dev_read>:
 *
 * \return GMAC_OK if receiving frame successfully, otherwise failed.
 */
uint32_t gmac_dev_read(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx, uint8_t* p_frame,
		uint32_t ul_frame_size, uint32_t* p_rcv_size)
{
  400474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400478:	b087      	sub	sp, #28
	uint16_t us_buffer_length;
	uint32_t tmp_ul_frame_size = 0;
	uint8_t *p_tmp_frame = 0;

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  40047a:	9102      	str	r1, [sp, #8]
	uint16_t us_tmp_idx = p_gmac_queue->us_rx_idx;
  40047c:	eb01 0481 	add.w	r4, r1, r1, lsl #2
  400480:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
  400484:	8c66      	ldrh	r6, [r4, #34]	; 0x22
  400486:	f8ad 6016 	strh.w	r6, [sp, #22]
	gmac_rx_descriptor_t *p_rx_td =
			&p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
	int8_t c_is_frame = 0;

	if (p_frame == NULL)
  40048a:	2a00      	cmp	r2, #0
  40048c:	f000 80cb 	beq.w	400626 <gmac_dev_read+0x1b2>
  400490:	468e      	mov	lr, r1
  400492:	4615      	mov	r5, r2
	gmac_rx_descriptor_t *p_rx_td =
  400494:	68e2      	ldr	r2, [r4, #12]
  400496:	eb02 04c6 	add.w	r4, r2, r6, lsl #3
		return GMAC_PARAM;

	/* Set the default return value */
	*p_rcv_size = 0;
  40049a:	f04f 0c00 	mov.w	ip, #0
  40049e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  4004a0:	f8c7 c000 	str.w	ip, [r7]

	/* Process received RX descriptor */
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  4004a4:	f852 2036 	ldr.w	r2, [r2, r6, lsl #3]
  4004a8:	f012 0f01 	tst.w	r2, #1
  4004ac:	f000 80bd 	beq.w	40062a <gmac_dev_read+0x1b6>
  4004b0:	9501      	str	r5, [sp, #4]
  4004b2:	469b      	mov	fp, r3
  4004b4:	9103      	str	r1, [sp, #12]
  4004b6:	4605      	mov	r5, r0
			/* Skip previous fragment */
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);

				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4004b8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4004bc:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4004c0:	3322      	adds	r3, #34	; 0x22
  4004c2:	9300      	str	r3, [sp, #0]
  4004c4:	46e0      	mov	r8, ip
  4004c6:	46e1      	mov	r9, ip
  4004c8:	4667      	mov	r7, ip
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);

		/* Copy data in the frame buffer */
		if (c_is_frame) {
			/* A complete turn has been made but no EOF found */
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  4004ca:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  4004ce:	00f6      	lsls	r6, r6, #3
  4004d0:	e01c      	b.n	40050c <gmac_dev_read+0x98>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  4004d2:	19ab      	adds	r3, r5, r6
  4004d4:	8c19      	ldrh	r1, [r3, #32]
  4004d6:	f10d 0016 	add.w	r0, sp, #22
  4004da:	4b55      	ldr	r3, [pc, #340]	; (400630 <gmac_dev_read+0x1bc>)
  4004dc:	4798      	blx	r3
		if (c_is_frame) {
  4004de:	f1b8 0f00 	cmp.w	r8, #0
  4004e2:	d13a      	bne.n	40055a <gmac_dev_read+0xe6>
				return GMAC_OK;
			}
		}
		/* SOF has not been detected, skip the fragment */
		else {
			p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4004e4:	6823      	ldr	r3, [r4, #0]
  4004e6:	f023 0301 	bic.w	r3, r3, #1
  4004ea:	6023      	str	r3, [r4, #0]
			p_gmac_queue->us_rx_idx = us_tmp_idx;
  4004ec:	19ab      	adds	r3, r5, r6
  4004ee:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004f2:	845a      	strh	r2, [r3, #34]	; 0x22
		}

		/* Process the next buffer */
		p_rx_td = &p_gmac_queue->p_rx_dscr[us_tmp_idx];
  4004f4:	19ab      	adds	r3, r5, r6
  4004f6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004fa:	68db      	ldr	r3, [r3, #12]
  4004fc:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  400500:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  400504:	f013 0f01 	tst.w	r3, #1
  400508:	f000 8089 	beq.w	40061e <gmac_dev_read+0x1aa>
		if ((p_rx_td->status.val & GMAC_RXD_SOF) == GMAC_RXD_SOF) {
  40050c:	6863      	ldr	r3, [r4, #4]
  40050e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400512:	d0de      	beq.n	4004d2 <gmac_dev_read+0x5e>
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  400514:	19ab      	adds	r3, r5, r6
  400516:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400518:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40051c:	429a      	cmp	r2, r3
  40051e:	d013      	beq.n	400548 <gmac_dev_read+0xd4>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400520:	19af      	adds	r7, r5, r6
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400522:	f8df 810c 	ldr.w	r8, [pc, #268]	; 400630 <gmac_dev_read+0x1bc>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400526:	68fa      	ldr	r2, [r7, #12]
  400528:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40052c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
  400530:	f021 0101 	bic.w	r1, r1, #1
  400534:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400538:	8c39      	ldrh	r1, [r7, #32]
  40053a:	9800      	ldr	r0, [sp, #0]
  40053c:	47c0      	blx	r8
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  40053e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
  400540:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400544:	429a      	cmp	r2, r3
  400546:	d1ee      	bne.n	400526 <gmac_dev_read+0xb2>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  400548:	19ab      	adds	r3, r5, r6
  40054a:	8c19      	ldrh	r1, [r3, #32]
  40054c:	f10d 0016 	add.w	r0, sp, #22
  400550:	4b37      	ldr	r3, [pc, #220]	; (400630 <gmac_dev_read+0x1bc>)
  400552:	4798      	blx	r3
  400554:	f8dd 9004 	ldr.w	r9, [sp, #4]
  400558:	2700      	movs	r7, #0
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  40055a:	f8bd a016 	ldrh.w	sl, [sp, #22]
  40055e:	19ab      	adds	r3, r5, r6
  400560:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400562:	4553      	cmp	r3, sl
  400564:	d008      	beq.n	400578 <gmac_dev_read+0x104>
			if ((tmp_ul_frame_size + us_buffer_length) > ul_frame_size) {
  400566:	f107 0380 	add.w	r3, r7, #128	; 0x80
  40056a:	455b      	cmp	r3, fp
  40056c:	d91d      	bls.n	4005aa <gmac_dev_read+0x136>
				us_buffer_length = ul_frame_size - tmp_ul_frame_size;
  40056e:	ebab 0807 	sub.w	r8, fp, r7
  400572:	fa1f f888 	uxth.w	r8, r8
  400576:	e01a      	b.n	4005ae <gmac_dev_read+0x13a>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400578:	9b02      	ldr	r3, [sp, #8]
  40057a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40057e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400582:	4c2b      	ldr	r4, [pc, #172]	; (400630 <gmac_dev_read+0x1bc>)
  400584:	9e00      	ldr	r6, [sp, #0]
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400586:	8c69      	ldrh	r1, [r5, #34]	; 0x22
  400588:	68ea      	ldr	r2, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40058a:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
  40058e:	f023 0301 	bic.w	r3, r3, #1
  400592:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400596:	8c29      	ldrh	r1, [r5, #32]
  400598:	4630      	mov	r0, r6
  40059a:	47a0      	blx	r4
				} while (us_tmp_idx != p_gmac_queue->us_rx_idx);
  40059c:	8c6a      	ldrh	r2, [r5, #34]	; 0x22
  40059e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4005a2:	429a      	cmp	r2, r3
  4005a4:	d1ef      	bne.n	400586 <gmac_dev_read+0x112>
				return GMAC_RX_ERROR;
  4005a6:	2003      	movs	r0, #3
  4005a8:	e03a      	b.n	400620 <gmac_dev_read+0x1ac>
			us_buffer_length = GMAC_RX_UNITSIZE;
  4005aa:	f04f 0880 	mov.w	r8, #128	; 0x80
					(void *)(p_rx_td->addr.val & GMAC_RXD_ADDR_MASK),
  4005ae:	6821      	ldr	r1, [r4, #0]
			memcpy(p_tmp_frame,
  4005b0:	4642      	mov	r2, r8
  4005b2:	f021 0103 	bic.w	r1, r1, #3
  4005b6:	4648      	mov	r0, r9
  4005b8:	4b1e      	ldr	r3, [pc, #120]	; (400634 <gmac_dev_read+0x1c0>)
  4005ba:	4798      	blx	r3
			p_tmp_frame += us_buffer_length;
  4005bc:	44c1      	add	r9, r8
			tmp_ul_frame_size += us_buffer_length;
  4005be:	4447      	add	r7, r8
			if ((p_rx_td->status.val & GMAC_RXD_EOF) == GMAC_RXD_EOF) {
  4005c0:	6863      	ldr	r3, [r4, #4]
  4005c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4005c6:	d102      	bne.n	4005ce <gmac_dev_read+0x15a>
  4005c8:	f04f 0801 	mov.w	r8, #1
  4005cc:	e792      	b.n	4004f4 <gmac_dev_read+0x80>
				*p_rcv_size = (p_rx_td->status.val & GMAC_RXD_LEN_MASK);
  4005ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4005d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4005d4:	6013      	str	r3, [r2, #0]
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  4005d6:	9b03      	ldr	r3, [sp, #12]
  4005d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4005dc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4005e0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  4005e2:	459a      	cmp	sl, r3
  4005e4:	d014      	beq.n	400610 <gmac_dev_read+0x19c>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005e6:	9a02      	ldr	r2, [sp, #8]
  4005e8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4005ec:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4005f0:	4c0f      	ldr	r4, [pc, #60]	; (400630 <gmac_dev_read+0x1bc>)
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005f2:	68e9      	ldr	r1, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4005f4:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
  4005f8:	f022 0201 	bic.w	r2, r2, #1
  4005fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400600:	8c29      	ldrh	r1, [r5, #32]
  400602:	9800      	ldr	r0, [sp, #0]
  400604:	47a0      	blx	r4
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  400606:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
  400608:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40060c:	429a      	cmp	r2, r3
  40060e:	d1f0      	bne.n	4005f2 <gmac_dev_read+0x17e>
				if (tmp_ul_frame_size < *p_rcv_size) {
  400610:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400612:	6818      	ldr	r0, [r3, #0]
				return GMAC_OK;
  400614:	4287      	cmp	r7, r0
  400616:	bf34      	ite	cc
  400618:	2005      	movcc	r0, #5
  40061a:	2000      	movcs	r0, #0
  40061c:	e000      	b.n	400620 <gmac_dev_read+0x1ac>
	}

	return GMAC_RX_NO_DATA;
  40061e:	2004      	movs	r0, #4
}
  400620:	b007      	add	sp, #28
  400622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return GMAC_PARAM;
  400626:	2006      	movs	r0, #6
  400628:	e7fa      	b.n	400620 <gmac_dev_read+0x1ac>
	return GMAC_RX_NO_DATA;
  40062a:	2004      	movs	r0, #4
  40062c:	e7f8      	b.n	400620 <gmac_dev_read+0x1ac>
  40062e:	bf00      	nop
  400630:	00400211 	.word	0x00400211
  400634:	004029d5 	.word	0x004029d5

00400638 <gmac_dev_write>:
 *
 * \return Length sent.
 */
uint32_t gmac_dev_write(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx, void *p_buffer,
		uint32_t ul_size, gmac_dev_tx_cb_t func_tx_cb)
{
  400638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	Gmac *p_hw = p_gmac_dev->p_hw;
	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];

	/* Check parameter */
	if (ul_size > GMAC_TX_UNITSIZE) {
  40063c:	f240 56ee 	movw	r6, #1518	; 0x5ee
  400640:	42b3      	cmp	r3, r6
  400642:	d902      	bls.n	40064a <gmac_dev_write+0x12>
		return GMAC_PARAM;
  400644:	2006      	movs	r0, #6
  400646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}

	/* Pointers to the current transmit descriptor */
	p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_head];
  40064a:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  40064e:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
  400652:	8cef      	ldrh	r7, [r5, #38]	; 0x26
  400654:	00fe      	lsls	r6, r7, #3
  400656:	f8d5 e010 	ldr.w	lr, [r5, #16]
  40065a:	eb0e 0806 	add.w	r8, lr, r6

	/* If no free TxTd, buffer can't be sent, schedule the wakeup callback */
	if (CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  40065e:	8d2c      	ldrh	r4, [r5, #40]	; 0x28
  400660:	f107 0c01 	add.w	ip, r7, #1
  400664:	eba4 040c 	sub.w	r4, r4, ip
  400668:	f8b5 c024 	ldrh.w	ip, [r5, #36]	; 0x24
  40066c:	fb94 f5fc 	sdiv	r5, r4, ip
  400670:	fb0c 4415 	mls	r4, ip, r5, r4
  400674:	b91c      	cbnz	r4, 40067e <gmac_dev_write+0x46>
					p_gmac_queue->us_tx_list_size) == 0) {
		if (p_tx_td[p_gmac_queue->us_tx_head].status.val & GMAC_TXD_USED)
  400676:	4446      	add	r6, r8
  400678:	6874      	ldr	r4, [r6, #4]
  40067a:	2c00      	cmp	r4, #0
  40067c:	db41      	blt.n	400702 <gmac_dev_write+0xca>
  40067e:	461e      	mov	r6, r3
  400680:	4694      	mov	ip, r2
  400682:	460c      	mov	r4, r1
  400684:	4605      	mov	r5, r0
	Gmac *p_hw = p_gmac_dev->p_hw;
  400686:	f8d0 9000 	ldr.w	r9, [r0]
			return GMAC_TX_BUSY;
	}

	/* Pointers to the current Tx callback */
	p_func_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_head];
  40068a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40068e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  400692:	f8d3 a01c 	ldr.w	sl, [r3, #28]

	/* Set up/copy data to transmission buffer */
	if (p_buffer && ul_size) {
  400696:	b102      	cbz	r2, 40069a <gmac_dev_write+0x62>
  400698:	bb2e      	cbnz	r6, 4006e6 <gmac_dev_write+0xae>
		/* Driver manages the ring buffer */
		memcpy((void *)p_tx_td->addr, p_buffer, ul_size);
	}

	/* Tx callback */
	*p_func_tx_cb = func_tx_cb;
  40069a:	9b08      	ldr	r3, [sp, #32]
  40069c:	f84a 3027 	str.w	r3, [sl, r7, lsl #2]

	/* Update transmit descriptor status */

	/* The buffer size defined is the length of ethernet frame,
	   so it's always the last buffer of the frame. */
	if (p_gmac_queue->us_tx_head == p_gmac_queue->us_tx_list_size - 1) {
  4006a0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4006a4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4006a8:	8cda      	ldrh	r2, [r3, #38]	; 0x26
  4006aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  4006ac:	3b01      	subs	r3, #1
  4006ae:	429a      	cmp	r2, r3
  4006b0:	d020      	beq.n	4006f4 <gmac_dev_write+0xbc>
		p_tx_td->status.val =
				(ul_size & GMAC_TXD_LEN_MASK) | GMAC_TXD_LAST
				| GMAC_TXD_WRAP;
	} else {
		p_tx_td->status.val =
				(ul_size & GMAC_TXD_LEN_MASK) | GMAC_TXD_LAST;
  4006b2:	f3c6 030c 	ubfx	r3, r6, #0, #13
  4006b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
		p_tx_td->status.val =
  4006ba:	f8c8 3004 	str.w	r3, [r8, #4]
	}

	circ_inc(&p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_list_size);
  4006be:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4006c2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4006c6:	8c99      	ldrh	r1, [r3, #36]	; 0x24
  4006c8:	f103 0026 	add.w	r0, r3, #38	; 0x26
  4006cc:	4b0e      	ldr	r3, [pc, #56]	; (400708 <gmac_dev_write+0xd0>)
  4006ce:	4798      	blx	r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4006d0:	f3bf 8f4f 	dsb	sy
	p_gmac->GMAC_NCR |= GMAC_NCR_TSTART;
  4006d4:	f8d9 3000 	ldr.w	r3, [r9]
  4006d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  4006dc:	f8c9 3000 	str.w	r3, [r9]

	/* Now start to transmit if it is still not done */
	gmac_start_transmission(p_hw);

	return GMAC_OK;
  4006e0:	2000      	movs	r0, #0
  4006e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		memcpy((void *)p_tx_td->addr, p_buffer, ul_size);
  4006e6:	f85e 0037 	ldr.w	r0, [lr, r7, lsl #3]
  4006ea:	4632      	mov	r2, r6
  4006ec:	4661      	mov	r1, ip
  4006ee:	4b07      	ldr	r3, [pc, #28]	; (40070c <gmac_dev_write+0xd4>)
  4006f0:	4798      	blx	r3
  4006f2:	e7d2      	b.n	40069a <gmac_dev_write+0x62>
				(ul_size & GMAC_TXD_LEN_MASK) | GMAC_TXD_LAST
  4006f4:	f3c6 030c 	ubfx	r3, r6, #0, #13
				| GMAC_TXD_WRAP;
  4006f8:	4a05      	ldr	r2, [pc, #20]	; (400710 <gmac_dev_write+0xd8>)
  4006fa:	431a      	orrs	r2, r3
		p_tx_td->status.val =
  4006fc:	f8c8 2004 	str.w	r2, [r8, #4]
  400700:	e7dd      	b.n	4006be <gmac_dev_write+0x86>
			return GMAC_TX_BUSY;
  400702:	2002      	movs	r0, #2
}
  400704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400708:	00400211 	.word	0x00400211
  40070c:	004029d5 	.word	0x004029d5
  400710:	40008000 	.word	0x40008000

00400714 <gmac_handler>:
 * \brief GMAC Interrupt handler.
 *
 * \param p_gmac_dev   Pointer to GMAC device instance.
 */
void gmac_handler(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx)
{
  400714:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400718:	b085      	sub	sp, #20
  40071a:	4607      	mov	r7, r0
  40071c:	460d      	mov	r5, r1
	Gmac *p_hw = p_gmac_dev->p_hw;
  40071e:	6806      	ldr	r6, [r0, #0]
	uint32_t ul_tx_status_flag;
#ifdef FREERTOS_USED
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
#endif

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  400720:	460c      	mov	r4, r1

	if(queue_idx == GMAC_QUE_0) {
  400722:	2900      	cmp	r1, #0
  400724:	d153      	bne.n	4007ce <gmac_handler+0xba>
	return p_gmac->GMAC_ISR;
  400726:	6a73      	ldr	r3, [r6, #36]	; 0x24
		ul_isr = gmac_get_interrupt_status(p_hw);
  400728:	9303      	str	r3, [sp, #12]
	return p_gmac->GMAC_RSR;
  40072a:	6a33      	ldr	r3, [r6, #32]
	} else {
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
	}
	ul_rsr = gmac_get_rx_status(p_hw);
  40072c:	9302      	str	r3, [sp, #8]
	return p_gmac->GMAC_TSR;
  40072e:	6973      	ldr	r3, [r6, #20]
	ul_tsr = gmac_get_tx_status(p_hw);
  400730:	9301      	str	r3, [sp, #4]
	return p_gmac->GMAC_IMR;
  400732:	6b31      	ldr	r1, [r6, #48]	; 0x30

	ul_isr &= ~(gmac_get_interrupt_mask(p_hw) | 0xF8030300);
  400734:	9b03      	ldr	r3, [sp, #12]
  400736:	4a49      	ldr	r2, [pc, #292]	; (40085c <gmac_handler+0x148>)
  400738:	430a      	orrs	r2, r1
  40073a:	ea23 0302 	bic.w	r3, r3, r2
  40073e:	9303      	str	r3, [sp, #12]

	/* RX packet */
	if ((ul_isr & GMAC_ISR_RCOMP) || (ul_rsr & GMAC_RSR_REC)) {
  400740:	9b03      	ldr	r3, [sp, #12]
  400742:	f013 0f02 	tst.w	r3, #2
  400746:	d103      	bne.n	400750 <gmac_handler+0x3c>
  400748:	9b02      	ldr	r3, [sp, #8]
  40074a:	f013 0f02 	tst.w	r3, #2
  40074e:	d014      	beq.n	40077a <gmac_handler+0x66>
		ul_rx_status_flag = GMAC_RSR_REC;

		/* Check OVR */
		if (ul_rsr & GMAC_RSR_RXOVR) {
  400750:	9b02      	ldr	r3, [sp, #8]
  400752:	f003 0304 	and.w	r3, r3, #4
			ul_rx_status_flag |= GMAC_RSR_RXOVR;
  400756:	2b00      	cmp	r3, #0
  400758:	bf0c      	ite	eq
  40075a:	2002      	moveq	r0, #2
  40075c:	2006      	movne	r0, #6
		}
		/* Check BNA */
		if (ul_rsr & GMAC_RSR_BNA) {
  40075e:	9b02      	ldr	r3, [sp, #8]
  400760:	f013 0f01 	tst.w	r3, #1
			ul_rx_status_flag |= GMAC_RSR_BNA;
  400764:	bf18      	it	ne
  400766:	f040 0001 	orrne.w	r0, r0, #1
	p_gmac->GMAC_RSR = ul_status;
  40076a:	6230      	str	r0, [r6, #32]
		}
		/* Clear status */
		gmac_clear_rx_status(p_hw, ul_rx_status_flag);

		/* Invoke callbacks */
		if (p_gmac_queue->func_rx_cb) {
  40076c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  400770:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  400774:	695b      	ldr	r3, [r3, #20]
  400776:	b103      	cbz	r3, 40077a <gmac_handler+0x66>
			p_gmac_queue->func_rx_cb(ul_rx_status_flag);
  400778:	4798      	blx	r3
		}
	}

	/* TX packet */
	if ((ul_isr & GMAC_ISR_TCOMP) || (ul_tsr & GMAC_TSR_TXCOMP)) {
  40077a:	9b03      	ldr	r3, [sp, #12]
  40077c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400780:	d103      	bne.n	40078a <gmac_handler+0x76>
  400782:	9b01      	ldr	r3, [sp, #4]
  400784:	f013 0f20 	tst.w	r3, #32
  400788:	d065      	beq.n	400856 <gmac_handler+0x142>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;

		/* Check RLE */
		if (ul_tsr & GMAC_TSR_RLE) {
  40078a:	9b01      	ldr	r3, [sp, #4]
  40078c:	f013 0f04 	tst.w	r3, #4
  400790:	d123      	bne.n	4007da <gmac_handler+0xc6>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;
  400792:	f04f 0920 	mov.w	r9, #32
			p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
			gmac_enable_transmit(p_hw, 1);
		}
		/* Check COL */
		if (ul_tsr & GMAC_TSR_COL) {
  400796:	9b01      	ldr	r3, [sp, #4]
  400798:	f013 0f02 	tst.w	r3, #2
			ul_tx_status_flag |= GMAC_TSR_COL;
  40079c:	bf18      	it	ne
  40079e:	f049 0902 	orrne.w	r9, r9, #2
	p_gmac->GMAC_TSR = ul_status;
  4007a2:	f8c6 9014 	str.w	r9, [r6, #20]
		}

		/* Clear status */
		gmac_clear_tx_status(p_hw, ul_tx_status_flag);

		if (!CIRC_EMPTY(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail)) {
  4007a6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  4007aa:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  4007ae:	8cda      	ldrh	r2, [r3, #38]	; 0x26
  4007b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  4007b2:	429a      	cmp	r2, r3
  4007b4:	d037      	beq.n	400826 <gmac_handler+0x112>
				/* Notify upper layer that a packet has been sent */
				if (*p_tx_cb) {
					(*p_tx_cb) (ul_tx_status_flag);
				}

				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4007b6:	1c6e      	adds	r6, r5, #1
  4007b8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4007bc:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  4007c0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4007c4:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4007c8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 400864 <gmac_handler+0x150>
  4007cc:	e01c      	b.n	400808 <gmac_handler+0xf4>
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  4007ce:	f101 03ff 	add.w	r3, r1, #255	; 0xff
  4007d2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
  4007d6:	9303      	str	r3, [sp, #12]
  4007d8:	e7a7      	b.n	40072a <gmac_handler+0x16>
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4007da:	4629      	mov	r1, r5
  4007dc:	4638      	mov	r0, r7
  4007de:	4b20      	ldr	r3, [pc, #128]	; (400860 <gmac_handler+0x14c>)
  4007e0:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4007e2:	6833      	ldr	r3, [r6, #0]
  4007e4:	f043 0308 	orr.w	r3, r3, #8
  4007e8:	6033      	str	r3, [r6, #0]
			ul_tx_status_flag = GMAC_TSR_RLE;
  4007ea:	f04f 0904 	mov.w	r9, #4
  4007ee:	e7d2      	b.n	400796 <gmac_handler+0x82>
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4007f0:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  4007f2:	4630      	mov	r0, r6
  4007f4:	47c0      	blx	r8
			} while (CIRC_CNT(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  4007f6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
  4007f8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  4007fa:	1a9b      	subs	r3, r3, r2
  4007fc:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  4007fe:	fb93 f2f1 	sdiv	r2, r3, r1
  400802:	fb01 3312 	mls	r3, r1, r2, r3
  400806:	b173      	cbz	r3, 400826 <gmac_handler+0x112>
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  400808:	8d22      	ldrh	r2, [r4, #40]	; 0x28
				p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
  40080a:	69e1      	ldr	r1, [r4, #28]
				if ((p_tx_td->status.val & GMAC_TXD_USED) == 0) {
  40080c:	6923      	ldr	r3, [r4, #16]
  40080e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  400812:	685b      	ldr	r3, [r3, #4]
  400814:	2b00      	cmp	r3, #0
  400816:	da06      	bge.n	400826 <gmac_handler+0x112>
				if (*p_tx_cb) {
  400818:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  40081c:	2b00      	cmp	r3, #0
  40081e:	d0e7      	beq.n	4007f0 <gmac_handler+0xdc>
					(*p_tx_cb) (ul_tx_status_flag);
  400820:	4648      	mov	r0, r9
  400822:	4798      	blx	r3
  400824:	e7e4      	b.n	4007f0 <gmac_handler+0xdc>
							p_gmac_queue->us_tx_list_size));
		}

		/* If a wakeup has been scheduled, notify upper layer that it can
		   send other packets, and the sending will be successful. */
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  400826:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  40082a:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  40082e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  400830:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
  400832:	3101      	adds	r1, #1
  400834:	1a52      	subs	r2, r2, r1
  400836:	8c98      	ldrh	r0, [r3, #36]	; 0x24
  400838:	fb92 f1f0 	sdiv	r1, r2, r0
  40083c:	fb00 2211 	mls	r2, r0, r1, r2
				p_gmac_queue->us_tx_list_size) >= p_gmac_queue->uc_wakeup_threshold)
  400840:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  400844:	429a      	cmp	r2, r3
  400846:	db06      	blt.n	400856 <gmac_handler+0x142>
				&& p_gmac_queue->func_wakeup_cb) {
  400848:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40084c:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  400850:	69ab      	ldr	r3, [r5, #24]
  400852:	b103      	cbz	r3, 400856 <gmac_handler+0x142>
			p_gmac_queue->func_wakeup_cb();
  400854:	4798      	blx	r3
		/* the complete IP stack. */
		xSemaphoreGiveFromISR(netif_notification_semaphore,
				&xHigherPriorityTaskWoken);
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
#endif
}
  400856:	b005      	add	sp, #20
  400858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40085c:	f8030300 	.word	0xf8030300
  400860:	00400221 	.word	0x00400221
  400864:	00400211 	.word	0x00400211

00400868 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400868:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40086a:	4b07      	ldr	r3, [pc, #28]	; (400888 <spi_enable_clock+0x20>)
  40086c:	4298      	cmp	r0, r3
  40086e:	d003      	beq.n	400878 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400870:	4b06      	ldr	r3, [pc, #24]	; (40088c <spi_enable_clock+0x24>)
  400872:	4298      	cmp	r0, r3
  400874:	d004      	beq.n	400880 <spi_enable_clock+0x18>
  400876:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400878:	2015      	movs	r0, #21
  40087a:	4b05      	ldr	r3, [pc, #20]	; (400890 <spi_enable_clock+0x28>)
  40087c:	4798      	blx	r3
  40087e:	bd08      	pop	{r3, pc}
  400880:	202a      	movs	r0, #42	; 0x2a
  400882:	4b03      	ldr	r3, [pc, #12]	; (400890 <spi_enable_clock+0x28>)
  400884:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400886:	e7f6      	b.n	400876 <spi_enable_clock+0xe>
  400888:	40008000 	.word	0x40008000
  40088c:	40058000 	.word	0x40058000
  400890:	00402069 	.word	0x00402069

00400894 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400894:	6843      	ldr	r3, [r0, #4]
  400896:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40089a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40089c:	6843      	ldr	r3, [r0, #4]
  40089e:	0409      	lsls	r1, r1, #16
  4008a0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4008a4:	4319      	orrs	r1, r3
  4008a6:	6041      	str	r1, [r0, #4]
  4008a8:	4770      	bx	lr

004008aa <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4008aa:	6843      	ldr	r3, [r0, #4]
  4008ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4008b0:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4008b2:	6843      	ldr	r3, [r0, #4]
  4008b4:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4008b8:	6041      	str	r1, [r0, #4]
  4008ba:	4770      	bx	lr

004008bc <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  4008bc:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4008be:	f643 2399 	movw	r3, #15001	; 0x3a99
  4008c2:	6904      	ldr	r4, [r0, #16]
  4008c4:	f014 0f01 	tst.w	r4, #1
  4008c8:	d103      	bne.n	4008d2 <spi_read+0x16>
		if (!timeout--) {
  4008ca:	3b01      	subs	r3, #1
  4008cc:	d1f9      	bne.n	4008c2 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  4008ce:	2001      	movs	r0, #1
  4008d0:	e009      	b.n	4008e6 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  4008d2:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4008d4:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4008d6:	f010 0f02 	tst.w	r0, #2
  4008da:	d002      	beq.n	4008e2 <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  4008dc:	f3c3 4003 	ubfx	r0, r3, #16, #4
  4008e0:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  4008e2:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  4008e4:	2000      	movs	r0, #0
}
  4008e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008ea:	4770      	bx	lr

004008ec <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4008ec:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4008ee:	f643 2499 	movw	r4, #15001	; 0x3a99
  4008f2:	6905      	ldr	r5, [r0, #16]
  4008f4:	f015 0f02 	tst.w	r5, #2
  4008f8:	d103      	bne.n	400902 <spi_write+0x16>
		if (!timeout--) {
  4008fa:	3c01      	subs	r4, #1
  4008fc:	d1f9      	bne.n	4008f2 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4008fe:	2001      	movs	r0, #1
  400900:	e00c      	b.n	40091c <spi_write+0x30>
  400902:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400904:	f014 0f02 	tst.w	r4, #2
  400908:	d006      	beq.n	400918 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40090a:	0412      	lsls	r2, r2, #16
  40090c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400910:	4311      	orrs	r1, r2
		if (uc_last) {
  400912:	b10b      	cbz	r3, 400918 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400914:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400918:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40091a:	2000      	movs	r0, #0
}
  40091c:	bc30      	pop	{r4, r5}
  40091e:	4770      	bx	lr

00400920 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400920:	b932      	cbnz	r2, 400930 <spi_set_clock_polarity+0x10>
  400922:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400926:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400928:	f023 0301 	bic.w	r3, r3, #1
  40092c:	6303      	str	r3, [r0, #48]	; 0x30
  40092e:	4770      	bx	lr
  400930:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400934:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400936:	f043 0301 	orr.w	r3, r3, #1
  40093a:	6303      	str	r3, [r0, #48]	; 0x30
  40093c:	4770      	bx	lr

0040093e <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40093e:	b932      	cbnz	r2, 40094e <spi_set_clock_phase+0x10>
  400940:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400944:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400946:	f023 0302 	bic.w	r3, r3, #2
  40094a:	6303      	str	r3, [r0, #48]	; 0x30
  40094c:	4770      	bx	lr
  40094e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400952:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400954:	f043 0302 	orr.w	r3, r3, #2
  400958:	6303      	str	r3, [r0, #48]	; 0x30
  40095a:	4770      	bx	lr

0040095c <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40095c:	2a04      	cmp	r2, #4
  40095e:	d003      	beq.n	400968 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400960:	b16a      	cbz	r2, 40097e <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400962:	2a08      	cmp	r2, #8
  400964:	d016      	beq.n	400994 <spi_configure_cs_behavior+0x38>
  400966:	4770      	bx	lr
  400968:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40096c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40096e:	f023 0308 	bic.w	r3, r3, #8
  400972:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400974:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400976:	f043 0304 	orr.w	r3, r3, #4
  40097a:	6303      	str	r3, [r0, #48]	; 0x30
  40097c:	4770      	bx	lr
  40097e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400982:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400984:	f023 0308 	bic.w	r3, r3, #8
  400988:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40098a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40098c:	f023 0304 	bic.w	r3, r3, #4
  400990:	6303      	str	r3, [r0, #48]	; 0x30
  400992:	4770      	bx	lr
  400994:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400998:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40099a:	f043 0308 	orr.w	r3, r3, #8
  40099e:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4009a0:	e7e1      	b.n	400966 <spi_configure_cs_behavior+0xa>

004009a2 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4009a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4009a6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4009a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4009ac:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4009ae:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4009b0:	431a      	orrs	r2, r3
  4009b2:	630a      	str	r2, [r1, #48]	; 0x30
  4009b4:	4770      	bx	lr

004009b6 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4009b6:	b17a      	cbz	r2, 4009d8 <spi_set_baudrate_div+0x22>
{
  4009b8:	b410      	push	{r4}
  4009ba:	4614      	mov	r4, r2
  4009bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4009c0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4009c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4009c6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4009c8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4009ca:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4009ce:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4009d0:	2000      	movs	r0, #0
}
  4009d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009d6:	4770      	bx	lr
        return -1;
  4009d8:	f04f 30ff 	mov.w	r0, #4294967295
  4009dc:	4770      	bx	lr

004009de <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4009de:	b410      	push	{r4}
  4009e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4009e4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4009e6:	b280      	uxth	r0, r0
  4009e8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4009ea:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4009ec:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4009f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4009f4:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4009f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009fa:	4770      	bx	lr

004009fc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4009fc:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4009fe:	010b      	lsls	r3, r1, #4
  400a00:	4293      	cmp	r3, r2
  400a02:	d914      	bls.n	400a2e <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a04:	00c9      	lsls	r1, r1, #3
  400a06:	084b      	lsrs	r3, r1, #1
  400a08:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400a0c:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400a10:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a12:	1e5c      	subs	r4, r3, #1
  400a14:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400a18:	428c      	cmp	r4, r1
  400a1a:	d901      	bls.n	400a20 <usart_set_async_baudrate+0x24>
		return 1;
  400a1c:	2001      	movs	r0, #1
  400a1e:	e017      	b.n	400a50 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400a20:	6841      	ldr	r1, [r0, #4]
  400a22:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400a26:	6041      	str	r1, [r0, #4]
  400a28:	e00c      	b.n	400a44 <usart_set_async_baudrate+0x48>
		return 1;
  400a2a:	2001      	movs	r0, #1
  400a2c:	e010      	b.n	400a50 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a2e:	0859      	lsrs	r1, r3, #1
  400a30:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400a34:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400a38:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a3a:	1e5c      	subs	r4, r3, #1
  400a3c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400a40:	428c      	cmp	r4, r1
  400a42:	d8f2      	bhi.n	400a2a <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400a44:	0412      	lsls	r2, r2, #16
  400a46:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400a4a:	431a      	orrs	r2, r3
  400a4c:	6202      	str	r2, [r0, #32]

	return 0;
  400a4e:	2000      	movs	r0, #0
}
  400a50:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a54:	4770      	bx	lr
	...

00400a58 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400a58:	4b08      	ldr	r3, [pc, #32]	; (400a7c <usart_reset+0x24>)
  400a5a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400a5e:	2300      	movs	r3, #0
  400a60:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400a62:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400a64:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400a66:	2388      	movs	r3, #136	; 0x88
  400a68:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400a6a:	2324      	movs	r3, #36	; 0x24
  400a6c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400a6e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a72:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400a74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400a78:	6003      	str	r3, [r0, #0]
  400a7a:	4770      	bx	lr
  400a7c:	55534100 	.word	0x55534100

00400a80 <usart_init_rs232>:
{
  400a80:	b570      	push	{r4, r5, r6, lr}
  400a82:	4605      	mov	r5, r0
  400a84:	460c      	mov	r4, r1
  400a86:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400a88:	4b0f      	ldr	r3, [pc, #60]	; (400ac8 <usart_init_rs232+0x48>)
  400a8a:	4798      	blx	r3
	ul_reg_val = 0;
  400a8c:	2200      	movs	r2, #0
  400a8e:	4b0f      	ldr	r3, [pc, #60]	; (400acc <usart_init_rs232+0x4c>)
  400a90:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400a92:	b1a4      	cbz	r4, 400abe <usart_init_rs232+0x3e>
  400a94:	4632      	mov	r2, r6
  400a96:	6821      	ldr	r1, [r4, #0]
  400a98:	4628      	mov	r0, r5
  400a9a:	4b0d      	ldr	r3, [pc, #52]	; (400ad0 <usart_init_rs232+0x50>)
  400a9c:	4798      	blx	r3
  400a9e:	4602      	mov	r2, r0
  400aa0:	b978      	cbnz	r0, 400ac2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400aa2:	6863      	ldr	r3, [r4, #4]
  400aa4:	68a1      	ldr	r1, [r4, #8]
  400aa6:	430b      	orrs	r3, r1
  400aa8:	6921      	ldr	r1, [r4, #16]
  400aaa:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400aac:	68e1      	ldr	r1, [r4, #12]
  400aae:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ab0:	4906      	ldr	r1, [pc, #24]	; (400acc <usart_init_rs232+0x4c>)
  400ab2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400ab4:	6869      	ldr	r1, [r5, #4]
  400ab6:	430b      	orrs	r3, r1
  400ab8:	606b      	str	r3, [r5, #4]
}
  400aba:	4610      	mov	r0, r2
  400abc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400abe:	2201      	movs	r2, #1
  400ac0:	e7fb      	b.n	400aba <usart_init_rs232+0x3a>
  400ac2:	2201      	movs	r2, #1
  400ac4:	e7f9      	b.n	400aba <usart_init_rs232+0x3a>
  400ac6:	bf00      	nop
  400ac8:	00400a59 	.word	0x00400a59
  400acc:	20407228 	.word	0x20407228
  400ad0:	004009fd 	.word	0x004009fd

00400ad4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400ad4:	2340      	movs	r3, #64	; 0x40
  400ad6:	6003      	str	r3, [r0, #0]
  400ad8:	4770      	bx	lr

00400ada <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400ada:	2310      	movs	r3, #16
  400adc:	6003      	str	r3, [r0, #0]
  400ade:	4770      	bx	lr

00400ae0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400ae0:	6943      	ldr	r3, [r0, #20]
  400ae2:	f013 0f02 	tst.w	r3, #2
  400ae6:	d004      	beq.n	400af2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400ae8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400aec:	61c1      	str	r1, [r0, #28]
	return 0;
  400aee:	2000      	movs	r0, #0
  400af0:	4770      	bx	lr
		return 1;
  400af2:	2001      	movs	r0, #1
}
  400af4:	4770      	bx	lr

00400af6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400af6:	6943      	ldr	r3, [r0, #20]
  400af8:	f013 0f01 	tst.w	r3, #1
  400afc:	d005      	beq.n	400b0a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400afe:	6983      	ldr	r3, [r0, #24]
  400b00:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b04:	600b      	str	r3, [r1, #0]
	return 0;
  400b06:	2000      	movs	r0, #0
  400b08:	4770      	bx	lr
		return 1;
  400b0a:	2001      	movs	r0, #1
}
  400b0c:	4770      	bx	lr
	...

00400b10 <read_dev_gmac>:
 */ 

#include "GMAC_Artnet.h"

uint32_t read_dev_gmac(void)
{
  400b10:	b510      	push	{r4, lr}
  400b12:	b082      	sub	sp, #8
	return gmac_dev_read(&gs_gmac_dev, GMAC_QUE_0, (uint8_t *) gs_uc_eth_buffer, sizeof(gs_uc_eth_buffer), &ul_frm_size);
  400b14:	4b05      	ldr	r3, [pc, #20]	; (400b2c <read_dev_gmac+0x1c>)
  400b16:	9300      	str	r3, [sp, #0]
  400b18:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  400b1c:	4a04      	ldr	r2, [pc, #16]	; (400b30 <read_dev_gmac+0x20>)
  400b1e:	2100      	movs	r1, #0
  400b20:	4804      	ldr	r0, [pc, #16]	; (400b34 <read_dev_gmac+0x24>)
  400b22:	4c05      	ldr	r4, [pc, #20]	; (400b38 <read_dev_gmac+0x28>)
  400b24:	47a0      	blx	r4
}
  400b26:	b002      	add	sp, #8
  400b28:	bd10      	pop	{r4, pc}
  400b2a:	bf00      	nop
  400b2c:	204078dc 	.word	0x204078dc
  400b30:	204072dc 	.word	0x204072dc
  400b34:	20407ae0 	.word	0x20407ae0
  400b38:	00400475 	.word	0x00400475

00400b3c <init_gmac_ethernet>:
uint32_t ul_frm_size;
volatile uint32_t ul_delay;
gmac_options_t gmac_option;

bool init_gmac_ethernet(void)
{
  400b3c:	b538      	push	{r3, r4, r5, lr}
	at24mac_get_mac_address();
	#endif


	// Wait for PHY to be ready (CAT811: Max400ms)
	ul_delay = sysclk_get_cpu_hz() / 1000 / 3 * 400;
  400b3e:	4a20      	ldr	r2, [pc, #128]	; (400bc0 <init_gmac_ethernet+0x84>)
  400b40:	4b20      	ldr	r3, [pc, #128]	; (400bc4 <init_gmac_ethernet+0x88>)
  400b42:	601a      	str	r2, [r3, #0]
	while (ul_delay--);
  400b44:	461a      	mov	r2, r3
  400b46:	6813      	ldr	r3, [r2, #0]
  400b48:	1e59      	subs	r1, r3, #1
  400b4a:	6011      	str	r1, [r2, #0]
  400b4c:	2b00      	cmp	r3, #0
  400b4e:	d1fa      	bne.n	400b46 <init_gmac_ethernet+0xa>

	// Enable GMAC clock
	pmc_enable_periph_clk(ID_GMAC);
  400b50:	2027      	movs	r0, #39	; 0x27
  400b52:	4b1d      	ldr	r3, [pc, #116]	; (400bc8 <init_gmac_ethernet+0x8c>)
  400b54:	4798      	blx	r3

	// Fill in GMAC options
	gmac_option.uc_copy_all_frame = 0;
  400b56:	4a1d      	ldr	r2, [pc, #116]	; (400bcc <init_gmac_ethernet+0x90>)
  400b58:	2500      	movs	r5, #0
  400b5a:	7015      	strb	r5, [r2, #0]
	gmac_option.uc_no_boardcast = 0;
  400b5c:	7055      	strb	r5, [r2, #1]

	memcpy(gmac_option.uc_mac_addr, gs_uc_mac_address, sizeof(gs_uc_mac_address));
  400b5e:	4b1c      	ldr	r3, [pc, #112]	; (400bd0 <init_gmac_ethernet+0x94>)
  400b60:	6818      	ldr	r0, [r3, #0]
  400b62:	f8c2 0002 	str.w	r0, [r2, #2]
  400b66:	889b      	ldrh	r3, [r3, #4]
  400b68:	80d3      	strh	r3, [r2, #6]

	gs_gmac_dev.p_hw = GMAC;
  400b6a:	491a      	ldr	r1, [pc, #104]	; (400bd4 <init_gmac_ethernet+0x98>)
  400b6c:	4c1a      	ldr	r4, [pc, #104]	; (400bd8 <init_gmac_ethernet+0x9c>)
  400b6e:	600c      	str	r4, [r1, #0]

	// Init GMAC driver structure
	gmac_dev_init(GMAC, &gs_gmac_dev, &gmac_option);
  400b70:	4620      	mov	r0, r4
  400b72:	4b1a      	ldr	r3, [pc, #104]	; (400bdc <init_gmac_ethernet+0xa0>)
  400b74:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b76:	2280      	movs	r2, #128	; 0x80
  400b78:	4b19      	ldr	r3, [pc, #100]	; (400be0 <init_gmac_ethernet+0xa4>)
  400b7a:	605a      	str	r2, [r3, #4]

	// Enable Interrupt
	NVIC_EnableIRQ(GMAC_IRQn);

	// Init MAC PHY driver
	if (ethernet_phy_init(GMAC, BOARD_GMAC_PHY_ADDR, sysclk_get_cpu_hz())
  400b7c:	4a19      	ldr	r2, [pc, #100]	; (400be4 <init_gmac_ethernet+0xa8>)
  400b7e:	4629      	mov	r1, r5
  400b80:	4620      	mov	r0, r4
  400b82:	4b19      	ldr	r3, [pc, #100]	; (400be8 <init_gmac_ethernet+0xac>)
  400b84:	4798      	blx	r3
  400b86:	b960      	cbnz	r0, 400ba2 <init_gmac_ethernet+0x66>
		puts("PHY Initialize ERROR!\r");
		return 0;
	}

	// Auto Negotiate, work in RMII mode
	if (ethernet_phy_auto_negotiate(GMAC, BOARD_GMAC_PHY_ADDR) != GMAC_OK) {
  400b88:	2100      	movs	r1, #0
  400b8a:	4813      	ldr	r0, [pc, #76]	; (400bd8 <init_gmac_ethernet+0x9c>)
  400b8c:	4b17      	ldr	r3, [pc, #92]	; (400bec <init_gmac_ethernet+0xb0>)
  400b8e:	4798      	blx	r3
  400b90:	b960      	cbnz	r0, 400bac <init_gmac_ethernet+0x70>
		puts("Auto Negotiate ERROR!\r");
		return 0;
	}

	// Establish ethernet link
	while (ethernet_phy_set_link(GMAC, BOARD_GMAC_PHY_ADDR, 1) != GMAC_OK) {
  400b92:	2201      	movs	r2, #1
  400b94:	2100      	movs	r1, #0
  400b96:	4810      	ldr	r0, [pc, #64]	; (400bd8 <init_gmac_ethernet+0x9c>)
  400b98:	4b15      	ldr	r3, [pc, #84]	; (400bf0 <init_gmac_ethernet+0xb4>)
  400b9a:	4798      	blx	r3
  400b9c:	b958      	cbnz	r0, 400bb6 <init_gmac_ethernet+0x7a>
		puts("Set link ERROR!\r");
		return 0;
	}
	return 1;
  400b9e:	2001      	movs	r0, #1
}
  400ba0:	bd38      	pop	{r3, r4, r5, pc}
		puts("PHY Initialize ERROR!\r");
  400ba2:	4814      	ldr	r0, [pc, #80]	; (400bf4 <init_gmac_ethernet+0xb8>)
  400ba4:	4b14      	ldr	r3, [pc, #80]	; (400bf8 <init_gmac_ethernet+0xbc>)
  400ba6:	4798      	blx	r3
		return 0;
  400ba8:	4628      	mov	r0, r5
  400baa:	bd38      	pop	{r3, r4, r5, pc}
		puts("Auto Negotiate ERROR!\r");
  400bac:	4813      	ldr	r0, [pc, #76]	; (400bfc <init_gmac_ethernet+0xc0>)
  400bae:	4b12      	ldr	r3, [pc, #72]	; (400bf8 <init_gmac_ethernet+0xbc>)
  400bb0:	4798      	blx	r3
		return 0;
  400bb2:	2000      	movs	r0, #0
  400bb4:	bd38      	pop	{r3, r4, r5, pc}
		puts("Set link ERROR!\r");
  400bb6:	4812      	ldr	r0, [pc, #72]	; (400c00 <init_gmac_ethernet+0xc4>)
  400bb8:	4b0f      	ldr	r3, [pc, #60]	; (400bf8 <init_gmac_ethernet+0xbc>)
  400bba:	4798      	blx	r3
		return 0;
  400bbc:	2000      	movs	r0, #0
  400bbe:	bd38      	pop	{r3, r4, r5, pc}
  400bc0:	02625a00 	.word	0x02625a00
  400bc4:	20407bd4 	.word	0x20407bd4
  400bc8:	00402069 	.word	0x00402069
  400bcc:	20407bd8 	.word	0x20407bd8
  400bd0:	20400018 	.word	0x20400018
  400bd4:	20407ae0 	.word	0x20407ae0
  400bd8:	40050000 	.word	0x40050000
  400bdc:	00400311 	.word	0x00400311
  400be0:	e000e100 	.word	0xe000e100
  400be4:	11e1a300 	.word	0x11e1a300
  400be8:	00401915 	.word	0x00401915
  400bec:	00401719 	.word	0x00401719
  400bf0:	00401625 	.word	0x00401625
  400bf4:	00405704 	.word	0x00405704
  400bf8:	00402c41 	.word	0x00402c41
  400bfc:	0040571c 	.word	0x0040571c
  400c00:	00405734 	.word	0x00405734

00400c04 <GMAC_Handler>:

/**
 * \brief GMAC interrupt handler.
 */
void GMAC_Handler(void)
{
  400c04:	b508      	push	{r3, lr}
	gmac_handler(&gs_gmac_dev, GMAC_QUE_0);
  400c06:	2100      	movs	r1, #0
  400c08:	4801      	ldr	r0, [pc, #4]	; (400c10 <GMAC_Handler+0xc>)
  400c0a:	4b02      	ldr	r3, [pc, #8]	; (400c14 <GMAC_Handler+0x10>)
  400c0c:	4798      	blx	r3
  400c0e:	bd08      	pop	{r3, pc}
  400c10:	20407ae0 	.word	0x20407ae0
  400c14:	00400715 	.word	0x00400715

00400c18 <compareArray>:
}

char compareArray(uint8_t a[],uint8_t b[],uint8_t size)	
{
	int i;
	for(i=0;i<size;i++){
  400c18:	b1a2      	cbz	r2, 400c44 <compareArray+0x2c>
{
  400c1a:	b430      	push	{r4, r5}
  400c1c:	4614      	mov	r4, r2
		if(a[i]!=b[i])
  400c1e:	7802      	ldrb	r2, [r0, #0]
  400c20:	780b      	ldrb	r3, [r1, #0]
  400c22:	429a      	cmp	r2, r3
  400c24:	d110      	bne.n	400c48 <compareArray+0x30>
  400c26:	1c43      	adds	r3, r0, #1
  400c28:	4420      	add	r0, r4
	for(i=0;i<size;i++){
  400c2a:	4283      	cmp	r3, r0
  400c2c:	d007      	beq.n	400c3e <compareArray+0x26>
		if(a[i]!=b[i])
  400c2e:	f813 4b01 	ldrb.w	r4, [r3], #1
  400c32:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  400c36:	42a5      	cmp	r5, r4
  400c38:	d0f7      	beq.n	400c2a <compareArray+0x12>
		return 1;
  400c3a:	2001      	movs	r0, #1
  400c3c:	e000      	b.n	400c40 <compareArray+0x28>
	}
	return 0;
  400c3e:	2000      	movs	r0, #0
  400c40:	bc30      	pop	{r4, r5}
  400c42:	4770      	bx	lr
	return 0;
  400c44:	2000      	movs	r0, #0
  400c46:	4770      	bx	lr
		return 1;
  400c48:	2001      	movs	r0, #1
  400c4a:	e7f9      	b.n	400c40 <compareArray+0x28>

00400c4c <gmac_process_eth_packet>:
{
  400c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c4e:	b087      	sub	sp, #28
  400c50:	4604      	mov	r4, r0
  400c52:	460d      	mov	r5, r1
	us_pkt_format = SWAP16(p_eth->et_protlen);
  400c54:	8983      	ldrh	r3, [r0, #12]
  400c56:	0a19      	lsrs	r1, r3, #8
  400c58:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
  400c5c:	b209      	sxth	r1, r1
	switch (us_pkt_format) {
  400c5e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  400c62:	d054      	beq.n	400d0e <gmac_process_eth_packet+0xc2>
  400c64:	f640 0306 	movw	r3, #2054	; 0x806
  400c68:	4299      	cmp	r1, r3
  400c6a:	f040 80db 	bne.w	400e24 <gmac_process_eth_packet+0x1d8>
	if (SWAP16(p_arp->ar_op) == ARP_REQUEST) {
  400c6e:	8a82      	ldrh	r2, [r0, #20]
  400c70:	0213      	lsls	r3, r2, #8
  400c72:	b29b      	uxth	r3, r3
  400c74:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
  400c78:	2b01      	cmp	r3, #1
  400c7a:	f040 80d7 	bne.w	400e2c <gmac_process_eth_packet+0x1e0>
		printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  400c7e:	7883      	ldrb	r3, [r0, #2]
  400c80:	7842      	ldrb	r2, [r0, #1]
  400c82:	7801      	ldrb	r1, [r0, #0]
  400c84:	4f6a      	ldr	r7, [pc, #424]	; (400e30 <gmac_process_eth_packet+0x1e4>)
  400c86:	7940      	ldrb	r0, [r0, #5]
  400c88:	9002      	str	r0, [sp, #8]
  400c8a:	7920      	ldrb	r0, [r4, #4]
  400c8c:	9001      	str	r0, [sp, #4]
  400c8e:	78e0      	ldrb	r0, [r4, #3]
  400c90:	9000      	str	r0, [sp, #0]
  400c92:	4638      	mov	r0, r7
  400c94:	4e67      	ldr	r6, [pc, #412]	; (400e34 <gmac_process_eth_packet+0x1e8>)
  400c96:	47b0      	blx	r6
		printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  400c98:	7a23      	ldrb	r3, [r4, #8]
  400c9a:	79e2      	ldrb	r2, [r4, #7]
  400c9c:	79a1      	ldrb	r1, [r4, #6]
  400c9e:	7ae0      	ldrb	r0, [r4, #11]
  400ca0:	9002      	str	r0, [sp, #8]
  400ca2:	7aa0      	ldrb	r0, [r4, #10]
  400ca4:	9001      	str	r0, [sp, #4]
  400ca6:	7a60      	ldrb	r0, [r4, #9]
  400ca8:	9000      	str	r0, [sp, #0]
  400caa:	4638      	mov	r0, r7
  400cac:	47b0      	blx	r6
		p_arp->ar_op = SWAP16(ARP_REPLY);
  400cae:	2300      	movs	r3, #0
  400cb0:	7523      	strb	r3, [r4, #20]
  400cb2:	2302      	movs	r3, #2
  400cb4:	7563      	strb	r3, [r4, #21]
  400cb6:	1e63      	subs	r3, r4, #1
  400cb8:	495f      	ldr	r1, [pc, #380]	; (400e38 <gmac_process_eth_packet+0x1ec>)
  400cba:	1d66      	adds	r6, r4, #5
			p_eth->et_dest[i] = p_eth->et_src[i];
  400cbc:	79da      	ldrb	r2, [r3, #7]
  400cbe:	f803 2f01 	strb.w	r2, [r3, #1]!
			p_eth->et_src[i] = gs_uc_mac_address[i];
  400cc2:	f811 2b01 	ldrb.w	r2, [r1], #1
  400cc6:	719a      	strb	r2, [r3, #6]
			p_arp->ar_tha[i] = p_arp->ar_sha[i];
  400cc8:	7d98      	ldrb	r0, [r3, #22]
  400cca:	f883 0020 	strb.w	r0, [r3, #32]
			p_arp->ar_sha[i] = gs_uc_mac_address[i];
  400cce:	759a      	strb	r2, [r3, #22]
		for (i = 0; i < 6; i++) {
  400cd0:	42b3      	cmp	r3, r6
  400cd2:	d1f3      	bne.n	400cbc <gmac_process_eth_packet+0x70>
  400cd4:	f104 031b 	add.w	r3, r4, #27
  400cd8:	4a58      	ldr	r2, [pc, #352]	; (400e3c <gmac_process_eth_packet+0x1f0>)
  400cda:	f104 001f 	add.w	r0, r4, #31
			p_arp->ar_tpa[i] = p_arp->ar_spa[i];
  400cde:	7859      	ldrb	r1, [r3, #1]
  400ce0:	72d9      	strb	r1, [r3, #11]
			p_arp->ar_spa[i] = gs_uc_ip_address[i];
  400ce2:	f812 1b01 	ldrb.w	r1, [r2], #1
  400ce6:	f803 1f01 	strb.w	r1, [r3, #1]!
		for (i = 0; i < 4; i++) {
  400cea:	4283      	cmp	r3, r0
  400cec:	d1f7      	bne.n	400cde <gmac_process_eth_packet+0x92>
		ul_rc = gmac_dev_write(&gs_gmac_dev, GMAC_QUE_0, p_uc_data, ul_size, NULL);
  400cee:	2100      	movs	r1, #0
  400cf0:	9100      	str	r1, [sp, #0]
  400cf2:	462b      	mov	r3, r5
  400cf4:	4622      	mov	r2, r4
  400cf6:	4852      	ldr	r0, [pc, #328]	; (400e40 <gmac_process_eth_packet+0x1f4>)
  400cf8:	4c52      	ldr	r4, [pc, #328]	; (400e44 <gmac_process_eth_packet+0x1f8>)
  400cfa:	47a0      	blx	r4
		if (ul_rc != GMAC_OK) {
  400cfc:	f010 0fff 	tst.w	r0, #255	; 0xff
  400d00:	f000 8094 	beq.w	400e2c <gmac_process_eth_packet+0x1e0>
			printf("E: ARP Send - 0x%x\n\r", ul_rc);
  400d04:	b2c1      	uxtb	r1, r0
  400d06:	4850      	ldr	r0, [pc, #320]	; (400e48 <gmac_process_eth_packet+0x1fc>)
  400d08:	4b4a      	ldr	r3, [pc, #296]	; (400e34 <gmac_process_eth_packet+0x1e8>)
  400d0a:	4798      	blx	r3
  400d0c:	e08e      	b.n	400e2c <gmac_process_eth_packet+0x1e0>
	if (ul_size > hdr_len)
  400d0e:	2d2a      	cmp	r5, #42	; 0x2a
  400d10:	d911      	bls.n	400d36 <gmac_process_eth_packet+0xea>
  400d12:	f100 0329 	add.w	r3, r0, #41	; 0x29
  400d16:	f10d 020f 	add.w	r2, sp, #15
  400d1a:	3031      	adds	r0, #49	; 0x31
			controle[i] = p_uc_data[hdr_len+i];
  400d1c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  400d20:	f802 1f01 	strb.w	r1, [r2, #1]!
		for (i = 0; i < 8; i++)
  400d24:	4283      	cmp	r3, r0
  400d26:	d1f9      	bne.n	400d1c <gmac_process_eth_packet+0xd0>
		if (!compareArray(controle, artnet_id, 8))
  400d28:	2208      	movs	r2, #8
  400d2a:	4948      	ldr	r1, [pc, #288]	; (400e4c <gmac_process_eth_packet+0x200>)
  400d2c:	a804      	add	r0, sp, #16
  400d2e:	4b48      	ldr	r3, [pc, #288]	; (400e50 <gmac_process_eth_packet+0x204>)
  400d30:	4798      	blx	r3
  400d32:	2800      	cmp	r0, #0
  400d34:	d062      	beq.n	400dfc <gmac_process_eth_packet+0x1b0>
	switch (p_ip_header->ip_p) {
  400d36:	7de3      	ldrb	r3, [r4, #23]
  400d38:	2b01      	cmp	r3, #1
  400d3a:	d177      	bne.n	400e2c <gmac_process_eth_packet+0x1e0>
		if (p_icmp_echo->type == ICMP_ECHO_REQUEST) {
  400d3c:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
  400d40:	2b08      	cmp	r3, #8
  400d42:	d173      	bne.n	400e2c <gmac_process_eth_packet+0x1e0>
	p_icmp_echo_header_t p_icmp_echo =
  400d44:	f104 0522 	add.w	r5, r4, #34	; 0x22
			p_icmp_echo->type = ICMP_ECHO_REPLY;
  400d48:	2300      	movs	r3, #0
  400d4a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
			p_icmp_echo->code = 0;
  400d4e:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
			p_icmp_echo->cksum = 0;
  400d52:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  400d56:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
			ul_icmp_len = (SWAP16(p_ip_header->ip_len) - ETH_IP_HEADER_SIZE);
  400d5a:	8a22      	ldrh	r2, [r4, #16]
  400d5c:	0213      	lsls	r3, r2, #8
  400d5e:	b29b      	uxth	r3, r3
  400d60:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
  400d64:	f1a3 0614 	sub.w	r6, r3, #20
			if (ul_icmp_len % 2) {
  400d68:	f016 0f01 	tst.w	r6, #1
  400d6c:	d003      	beq.n	400d76 <gmac_process_eth_packet+0x12a>
				*((uint8_t *) p_icmp_echo + ul_icmp_len) = 0;
  400d6e:	2200      	movs	r2, #0
  400d70:	55aa      	strb	r2, [r5, r6]
				ul_icmp_len++;
  400d72:	f1a3 0613 	sub.w	r6, r3, #19
	for (i = 0, ul_tmp = 0; i < ul_len; i++, p_buff++) {
  400d76:	0876      	lsrs	r6, r6, #1
  400d78:	d052      	beq.n	400e20 <gmac_process_eth_packet+0x1d4>
  400d7a:	2200      	movs	r2, #0
  400d7c:	4610      	mov	r0, r2
		ul_tmp += SWAP16(*p_buff);
  400d7e:	f835 1b02 	ldrh.w	r1, [r5], #2
  400d82:	020b      	lsls	r3, r1, #8
  400d84:	b29b      	uxth	r3, r3
  400d86:	ea43 2311 	orr.w	r3, r3, r1, lsr #8
  400d8a:	4418      	add	r0, r3
	for (i = 0, ul_tmp = 0; i < ul_len; i++, p_buff++) {
  400d8c:	3201      	adds	r2, #1
  400d8e:	4296      	cmp	r6, r2
  400d90:	d1f5      	bne.n	400d7e <gmac_process_eth_packet+0x132>
	ul_tmp = (ul_tmp & 0xffff) + (ul_tmp >> 16);
  400d92:	0c03      	lsrs	r3, r0, #16
  400d94:	fa13 f380 	uxtah	r3, r3, r0
	return (uint16_t) (~ul_tmp);
  400d98:	43db      	mvns	r3, r3
  400d9a:	b29b      	uxth	r3, r3
			p_icmp_echo->cksum = SWAP16(
  400d9c:	0a1a      	lsrs	r2, r3, #8
  400d9e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  400da2:	84a3      	strh	r3, [r4, #36]	; 0x24
  400da4:	f104 0319 	add.w	r3, r4, #25
  400da8:	4a24      	ldr	r2, [pc, #144]	; (400e3c <gmac_process_eth_packet+0x1f0>)
  400daa:	f104 001d 	add.w	r0, r4, #29
				p_ip_header->ip_dst[i] =
  400dae:	7859      	ldrb	r1, [r3, #1]
  400db0:	7159      	strb	r1, [r3, #5]
				p_ip_header->ip_src[i] = gs_uc_ip_address[i];
  400db2:	f812 1b01 	ldrb.w	r1, [r2], #1
  400db6:	f803 1f01 	strb.w	r1, [r3, #1]!
			for (i = 0; i < 4; i++) {
  400dba:	4283      	cmp	r3, r0
  400dbc:	d1f7      	bne.n	400dae <gmac_process_eth_packet+0x162>
  400dbe:	1e62      	subs	r2, r4, #1
  400dc0:	491d      	ldr	r1, [pc, #116]	; (400e38 <gmac_process_eth_packet+0x1ec>)
  400dc2:	1d65      	adds	r5, r4, #5
  400dc4:	462b      	mov	r3, r5
				p_eth->et_dest[i] = p_eth->et_src[i];
  400dc6:	7858      	ldrb	r0, [r3, #1]
  400dc8:	f802 0f01 	strb.w	r0, [r2, #1]!
				p_eth->et_src[i] = gs_uc_mac_address[i];
  400dcc:	f811 0b01 	ldrb.w	r0, [r1], #1
  400dd0:	f803 0f01 	strb.w	r0, [r3, #1]!
			for (i = 0; i < 6; i++) {
  400dd4:	42aa      	cmp	r2, r5
  400dd6:	d1f6      	bne.n	400dc6 <gmac_process_eth_packet+0x17a>
					SWAP16(p_ip_header->ip_len) + 14, NULL);
  400dd8:	8a22      	ldrh	r2, [r4, #16]
  400dda:	0213      	lsls	r3, r2, #8
  400ddc:	b29b      	uxth	r3, r3
  400dde:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
			ul_rc = gmac_dev_write(&gs_gmac_dev, GMAC_QUE_0, p_uc_data,
  400de2:	2100      	movs	r1, #0
  400de4:	9100      	str	r1, [sp, #0]
  400de6:	330e      	adds	r3, #14
  400de8:	4622      	mov	r2, r4
  400dea:	4815      	ldr	r0, [pc, #84]	; (400e40 <gmac_process_eth_packet+0x1f4>)
  400dec:	4c15      	ldr	r4, [pc, #84]	; (400e44 <gmac_process_eth_packet+0x1f8>)
  400dee:	47a0      	blx	r4
			if (ul_rc != GMAC_OK) {
  400df0:	4601      	mov	r1, r0
  400df2:	b1d8      	cbz	r0, 400e2c <gmac_process_eth_packet+0x1e0>
				printf("E: ICMP Send - 0x%x\n\r", ul_rc);
  400df4:	4817      	ldr	r0, [pc, #92]	; (400e54 <gmac_process_eth_packet+0x208>)
  400df6:	4b0f      	ldr	r3, [pc, #60]	; (400e34 <gmac_process_eth_packet+0x1e8>)
  400df8:	4798      	blx	r3
  400dfa:	e017      	b.n	400e2c <gmac_process_eth_packet+0x1e0>
			puts("Art-Net detected");
  400dfc:	4816      	ldr	r0, [pc, #88]	; (400e58 <gmac_process_eth_packet+0x20c>)
  400dfe:	4b17      	ldr	r3, [pc, #92]	; (400e5c <gmac_process_eth_packet+0x210>)
  400e00:	4798      	blx	r3
	if(p_art_packet->art_OpCode == 0x5000)
  400e02:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  400e04:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
  400e08:	d195      	bne.n	400d36 <gmac_process_eth_packet+0xea>
		memcpy(artnet_data_buffer, p_art_packet->art_data, sizeof(artnet_data_buffer));
  400e0a:	f44f 7200 	mov.w	r2, #512	; 0x200
  400e0e:	f104 013c 	add.w	r1, r4, #60	; 0x3c
  400e12:	4813      	ldr	r0, [pc, #76]	; (400e60 <gmac_process_eth_packet+0x214>)
  400e14:	4b13      	ldr	r3, [pc, #76]	; (400e64 <gmac_process_eth_packet+0x218>)
  400e16:	4798      	blx	r3
		puts("DMX saved");
  400e18:	4813      	ldr	r0, [pc, #76]	; (400e68 <gmac_process_eth_packet+0x21c>)
  400e1a:	4b10      	ldr	r3, [pc, #64]	; (400e5c <gmac_process_eth_packet+0x210>)
  400e1c:	4798      	blx	r3
  400e1e:	e78a      	b.n	400d36 <gmac_process_eth_packet+0xea>
	for (i = 0, ul_tmp = 0; i < ul_len; i++, p_buff++) {
  400e20:	4630      	mov	r0, r6
  400e22:	e7b6      	b.n	400d92 <gmac_process_eth_packet+0x146>
		printf("=== Default w_pkt_format= 0x%X===\n\r", us_pkt_format);
  400e24:	b289      	uxth	r1, r1
  400e26:	4811      	ldr	r0, [pc, #68]	; (400e6c <gmac_process_eth_packet+0x220>)
  400e28:	4b02      	ldr	r3, [pc, #8]	; (400e34 <gmac_process_eth_packet+0x1e8>)
  400e2a:	4798      	blx	r3
}
  400e2c:	b007      	add	sp, #28
  400e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400e30:	00405674 	.word	0x00405674
  400e34:	004029ad 	.word	0x004029ad
  400e38:	20400018 	.word	0x20400018
  400e3c:	20400014 	.word	0x20400014
  400e40:	20407ae0 	.word	0x20407ae0
  400e44:	00400639 	.word	0x00400639
  400e48:	00405690 	.word	0x00405690
  400e4c:	2040000c 	.word	0x2040000c
  400e50:	00400c19 	.word	0x00400c19
  400e54:	004056c8 	.word	0x004056c8
  400e58:	004056a8 	.word	0x004056a8
  400e5c:	00402c41 	.word	0x00402c41
  400e60:	204078e0 	.word	0x204078e0
  400e64:	004029d5 	.word	0x004029d5
  400e68:	004056bc 	.word	0x004056bc
  400e6c:	004056e0 	.word	0x004056e0

00400e70 <print_address_register>:
{
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
}

static void print_address_register(const char* name, uint8_t reg, uint8_t qty)
{
  400e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e74:	b083      	sub	sp, #12
  400e76:	af00      	add	r7, sp, #0
  400e78:	460e      	mov	r6, r1
  400e7a:	4614      	mov	r4, r2
	printf("%s\t", name);
  400e7c:	4601      	mov	r1, r0
  400e7e:	4829      	ldr	r0, [pc, #164]	; (400f24 <print_address_register+0xb4>)
  400e80:	4b29      	ldr	r3, [pc, #164]	; (400f28 <print_address_register+0xb8>)
  400e82:	4798      	blx	r3
	while(qty--){
  400e84:	2c00      	cmp	r4, #0
  400e86:	d045      	beq.n	400f14 <print_address_register+0xa4>
  400e88:	4434      	add	r4, r6
  400e8a:	fa5f fa84 	uxtb.w	sl, r4
		uint8_t buffer[addr_width];
  400e8e:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 400f38 <print_address_register+0xc8>
	while(qty--){
  400e92:	f8c7 d004 	str.w	sp, [r7, #4]
		uint8_t buffer[addr_width];
  400e96:	f89b 4000 	ldrb.w	r4, [fp]
  400e9a:	1de3      	adds	r3, r4, #7
  400e9c:	f023 0307 	bic.w	r3, r3, #7
  400ea0:	ebad 0d03 	sub.w	sp, sp, r3
  400ea4:	466d      	mov	r5, sp
		read_register(reg++, buffer, sizeof(buffer));
  400ea6:	f106 0901 	add.w	r9, r6, #1
  400eaa:	fa5f f989 	uxtb.w	r9, r9
{
  400eae:	f8c7 d000 	str.w	sp, [r7]
	uint8_t status[len+1];
  400eb2:	f104 0308 	add.w	r3, r4, #8
  400eb6:	f023 0307 	bic.w	r3, r3, #7
  400eba:	ebad 0d03 	sub.w	sp, sp, r3
	status[0] = R_REGISTER | (REGISTER_MASK & reg);
  400ebe:	f006 061f 	and.w	r6, r6, #31
  400ec2:	f88d 6000 	strb.w	r6, [sp]
	spi_master_transfer(&status, sizeof(status));
  400ec6:	1c61      	adds	r1, r4, #1
  400ec8:	4668      	mov	r0, sp
  400eca:	4b18      	ldr	r3, [pc, #96]	; (400f2c <print_address_register+0xbc>)
  400ecc:	4798      	blx	r3
	for (uint8_t i = 0; i< len; i++)
  400ece:	b15c      	cbz	r4, 400ee8 <print_address_register+0x78>
  400ed0:	f10d 0801 	add.w	r8, sp, #1
  400ed4:	1e6b      	subs	r3, r5, #1
  400ed6:	1e61      	subs	r1, r4, #1
  400ed8:	fa55 f181 	uxtab	r1, r5, r1
		buf[i] = status[i+1];
  400edc:	f818 2b01 	ldrb.w	r2, [r8], #1
  400ee0:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint8_t i = 0; i< len; i++)
  400ee4:	428b      	cmp	r3, r1
  400ee6:	d1f9      	bne.n	400edc <print_address_register+0x6c>
  400ee8:	f8d7 d000 	ldr.w	sp, [r7]
		
		printf(" 0x");
  400eec:	4810      	ldr	r0, [pc, #64]	; (400f30 <print_address_register+0xc0>)
  400eee:	4b0e      	ldr	r3, [pc, #56]	; (400f28 <print_address_register+0xb8>)
  400ef0:	4798      	blx	r3
		uint8_t* bufptr = buffer + sizeof(buffer);
		while(--bufptr >= buffer){
  400ef2:	3c01      	subs	r4, #1
  400ef4:	192c      	adds	r4, r5, r4
  400ef6:	d208      	bcs.n	400f0a <print_address_register+0x9a>
			printf("%02x", *bufptr);
  400ef8:	f8df 8040 	ldr.w	r8, [pc, #64]	; 400f3c <print_address_register+0xcc>
  400efc:	4e0a      	ldr	r6, [pc, #40]	; (400f28 <print_address_register+0xb8>)
  400efe:	f814 1901 	ldrb.w	r1, [r4], #-1
  400f02:	4640      	mov	r0, r8
  400f04:	47b0      	blx	r6
		while(--bufptr >= buffer){
  400f06:	42a5      	cmp	r5, r4
  400f08:	d9f9      	bls.n	400efe <print_address_register+0x8e>
  400f0a:	f8d7 d004 	ldr.w	sp, [r7, #4]
		read_register(reg++, buffer, sizeof(buffer));
  400f0e:	464e      	mov	r6, r9
	while(qty--){
  400f10:	45d1      	cmp	r9, sl
  400f12:	d1be      	bne.n	400e92 <print_address_register+0x22>
		}
	}
	printf("\r\n");
  400f14:	4807      	ldr	r0, [pc, #28]	; (400f34 <print_address_register+0xc4>)
  400f16:	4b04      	ldr	r3, [pc, #16]	; (400f28 <print_address_register+0xb8>)
  400f18:	4798      	blx	r3
}
  400f1a:	370c      	adds	r7, #12
  400f1c:	46bd      	mov	sp, r7
  400f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400f22:	bf00      	nop
  400f24:	0040587c 	.word	0x0040587c
  400f28:	004029ad 	.word	0x004029ad
  400f2c:	00401575 	.word	0x00401575
  400f30:	00405880 	.word	0x00405880
  400f34:	00405850 	.word	0x00405850
  400f38:	20407be0 	.word	0x20407be0
  400f3c:	00405884 	.word	0x00405884

00400f40 <nRF24_readRegister>:
{
  400f40:	b500      	push	{lr}
  400f42:	b083      	sub	sp, #12
	uint8_t cmd[2] = {R_REGISTER | (REGISTER_MASK & reg), 0xFF};
  400f44:	f000 001f 	and.w	r0, r0, #31
  400f48:	f88d 0004 	strb.w	r0, [sp, #4]
  400f4c:	23ff      	movs	r3, #255	; 0xff
  400f4e:	f88d 3005 	strb.w	r3, [sp, #5]
	spi_master_transfer(&cmd, sizeof(cmd));
  400f52:	2102      	movs	r1, #2
  400f54:	a801      	add	r0, sp, #4
  400f56:	4b03      	ldr	r3, [pc, #12]	; (400f64 <nRF24_readRegister+0x24>)
  400f58:	4798      	blx	r3
}
  400f5a:	f89d 0005 	ldrb.w	r0, [sp, #5]
  400f5e:	b003      	add	sp, #12
  400f60:	f85d fb04 	ldr.w	pc, [sp], #4
  400f64:	00401575 	.word	0x00401575

00400f68 <print_byte_register>:

static void print_byte_register(const char* name, uint8_t reg, uint8_t qty)
{
  400f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400f6c:	460d      	mov	r5, r1
  400f6e:	4616      	mov	r6, r2
	printf("%s\t", name);
  400f70:	4601      	mov	r1, r0
  400f72:	480d      	ldr	r0, [pc, #52]	; (400fa8 <print_byte_register+0x40>)
  400f74:	4b0d      	ldr	r3, [pc, #52]	; (400fac <print_byte_register+0x44>)
  400f76:	4798      	blx	r3
	while (qty--)
  400f78:	b186      	cbz	r6, 400f9c <print_byte_register+0x34>
  400f7a:	442e      	add	r6, r5
  400f7c:	b2f6      	uxtb	r6, r6
	{
		printf(" 0x%02x", nRF24_readRegister(reg++));
  400f7e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400fb4 <print_byte_register+0x4c>
  400f82:	f8df 8034 	ldr.w	r8, [pc, #52]	; 400fb8 <print_byte_register+0x50>
  400f86:	4f09      	ldr	r7, [pc, #36]	; (400fac <print_byte_register+0x44>)
  400f88:	1c6c      	adds	r4, r5, #1
  400f8a:	b2e4      	uxtb	r4, r4
  400f8c:	4628      	mov	r0, r5
  400f8e:	47c8      	blx	r9
  400f90:	4601      	mov	r1, r0
  400f92:	4640      	mov	r0, r8
  400f94:	47b8      	blx	r7
  400f96:	4625      	mov	r5, r4
	while (qty--)
  400f98:	42a6      	cmp	r6, r4
  400f9a:	d1f5      	bne.n	400f88 <print_byte_register+0x20>
	}
	printf("\r\n");
  400f9c:	4804      	ldr	r0, [pc, #16]	; (400fb0 <print_byte_register+0x48>)
  400f9e:	4b03      	ldr	r3, [pc, #12]	; (400fac <print_byte_register+0x44>)
  400fa0:	4798      	blx	r3
  400fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400fa6:	bf00      	nop
  400fa8:	0040587c 	.word	0x0040587c
  400fac:	004029ad 	.word	0x004029ad
  400fb0:	00405850 	.word	0x00405850
  400fb4:	00400f41 	.word	0x00400f41
  400fb8:	0040588c 	.word	0x0040588c

00400fbc <nRF24_writeRegister>:
{
  400fbc:	b500      	push	{lr}
  400fbe:	b083      	sub	sp, #12
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400fc0:	f000 001f 	and.w	r0, r0, #31
  400fc4:	f040 0020 	orr.w	r0, r0, #32
  400fc8:	f88d 0004 	strb.w	r0, [sp, #4]
	p_buf[1] = val;
  400fcc:	f88d 1005 	strb.w	r1, [sp, #5]
	spi_master_transfer(p_buf, sizeof(p_buf));
  400fd0:	2102      	movs	r1, #2
  400fd2:	a801      	add	r0, sp, #4
  400fd4:	4b03      	ldr	r3, [pc, #12]	; (400fe4 <nRF24_writeRegister+0x28>)
  400fd6:	4798      	blx	r3
}
  400fd8:	f89d 0004 	ldrb.w	r0, [sp, #4]
  400fdc:	b003      	add	sp, #12
  400fde:	f85d fb04 	ldr.w	pc, [sp], #4
  400fe2:	bf00      	nop
  400fe4:	00401575 	.word	0x00401575

00400fe8 <nRF24_FlushRx>:
{
  400fe8:	b500      	push	{lr}
  400fea:	b083      	sub	sp, #12
	cmd = FLUSH_RX;
  400fec:	a802      	add	r0, sp, #8
  400fee:	23e2      	movs	r3, #226	; 0xe2
  400ff0:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400ff4:	2101      	movs	r1, #1
  400ff6:	4b03      	ldr	r3, [pc, #12]	; (401004 <nRF24_FlushRx+0x1c>)
  400ff8:	4798      	blx	r3
}
  400ffa:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400ffe:	b003      	add	sp, #12
  401000:	f85d fb04 	ldr.w	pc, [sp], #4
  401004:	00401575 	.word	0x00401575

00401008 <nRF24_FlushTx>:
{
  401008:	b500      	push	{lr}
  40100a:	b083      	sub	sp, #12
	cmd = FLUSH_TX;
  40100c:	a802      	add	r0, sp, #8
  40100e:	23e1      	movs	r3, #225	; 0xe1
  401010:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  401014:	2101      	movs	r1, #1
  401016:	4b03      	ldr	r3, [pc, #12]	; (401024 <nRF24_FlushTx+0x1c>)
  401018:	4798      	blx	r3
}
  40101a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  40101e:	b003      	add	sp, #12
  401020:	f85d fb04 	ldr.w	pc, [sp], #4
  401024:	00401575 	.word	0x00401575

00401028 <nRF24_getStatus>:
{
  401028:	b500      	push	{lr}
  40102a:	b083      	sub	sp, #12
	cmd = RF24_NOP;
  40102c:	a802      	add	r0, sp, #8
  40102e:	23ff      	movs	r3, #255	; 0xff
  401030:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  401034:	2101      	movs	r1, #1
  401036:	4b03      	ldr	r3, [pc, #12]	; (401044 <nRF24_getStatus+0x1c>)
  401038:	4798      	blx	r3
}
  40103a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  40103e:	b003      	add	sp, #12
  401040:	f85d fb04 	ldr.w	pc, [sp], #4
  401044:	00401575 	.word	0x00401575

00401048 <nRF24_setDataRate>:
{
  401048:	b538      	push	{r3, r4, r5, lr}
  40104a:	4605      	mov	r5, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP);
  40104c:	2006      	movs	r0, #6
  40104e:	4b0c      	ldr	r3, [pc, #48]	; (401080 <nRF24_setDataRate+0x38>)
  401050:	4798      	blx	r3
	setup &= ~((1<<RF_DR));
  401052:	f000 04f7 	and.w	r4, r0, #247	; 0xf7
	if (speed == RF24_2MBPS) {
  401056:	2d01      	cmp	r5, #1
  401058:	d00b      	beq.n	401072 <nRF24_setDataRate+0x2a>
	nRF24_writeRegister(RF_SETUP, setup);
  40105a:	4621      	mov	r1, r4
  40105c:	2006      	movs	r0, #6
  40105e:	4b09      	ldr	r3, [pc, #36]	; (401084 <nRF24_setDataRate+0x3c>)
  401060:	4798      	blx	r3
	if(nRF24_readRegister(RF_SETUP) == setup)
  401062:	2006      	movs	r0, #6
  401064:	4b06      	ldr	r3, [pc, #24]	; (401080 <nRF24_setDataRate+0x38>)
  401066:	4798      	blx	r3
}
  401068:	4284      	cmp	r4, r0
  40106a:	bf14      	ite	ne
  40106c:	2000      	movne	r0, #0
  40106e:	2001      	moveq	r0, #1
  401070:	bd38      	pop	{r3, r4, r5, pc}
		setup |= (1<<RF_DR);
  401072:	f044 0408 	orr.w	r4, r4, #8
		txDelay = 65;
  401076:	2241      	movs	r2, #65	; 0x41
  401078:	4b03      	ldr	r3, [pc, #12]	; (401088 <nRF24_setDataRate+0x40>)
  40107a:	601a      	str	r2, [r3, #0]
  40107c:	e7ed      	b.n	40105a <nRF24_setDataRate+0x12>
  40107e:	bf00      	nop
  401080:	00400f41 	.word	0x00400f41
  401084:	00400fbd 	.word	0x00400fbd
  401088:	20407bec 	.word	0x20407bec

0040108c <getDataRate>:
{
  40108c:	b508      	push	{r3, lr}
	uint8_t dr = nRF24_readRegister(RF_SETUP) & ((1<<RF_DR_LOW) | (1<<RF_DR_HIGH));
  40108e:	2006      	movs	r0, #6
  401090:	4b04      	ldr	r3, [pc, #16]	; (4010a4 <getDataRate+0x18>)
  401092:	4798      	blx	r3
	if (dr == (1<<RF_DR_HIGH)) {
  401094:	f000 0028 	and.w	r0, r0, #40	; 0x28
}
  401098:	2808      	cmp	r0, #8
  40109a:	bf14      	ite	ne
  40109c:	2000      	movne	r0, #0
  40109e:	2001      	moveq	r0, #1
  4010a0:	bd08      	pop	{r3, pc}
  4010a2:	bf00      	nop
  4010a4:	00400f41 	.word	0x00400f41

004010a8 <nRF24_setCRCLength>:
{
  4010a8:	b510      	push	{r4, lr}
  4010aa:	4604      	mov	r4, r0
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ~((1<<CRCO) | (1<<EN_CRC));
  4010ac:	2000      	movs	r0, #0
  4010ae:	4b07      	ldr	r3, [pc, #28]	; (4010cc <nRF24_setCRCLength+0x24>)
  4010b0:	4798      	blx	r3
  4010b2:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
	if (length == RF24_CRC_DISABLED){
  4010b6:	b12c      	cbz	r4, 4010c4 <nRF24_setCRCLength+0x1c>
	else if (length == RF24_CRC_8){
  4010b8:	2c01      	cmp	r4, #1
		config |= (1<<EN_CRC);
  4010ba:	bf0c      	ite	eq
  4010bc:	f041 0108 	orreq.w	r1, r1, #8
		config |= (1<<CRCO);
  4010c0:	f041 010c 	orrne.w	r1, r1, #12
	nRF24_writeRegister(NRF_CONFIG, config);
  4010c4:	2000      	movs	r0, #0
  4010c6:	4b02      	ldr	r3, [pc, #8]	; (4010d0 <nRF24_setCRCLength+0x28>)
  4010c8:	4798      	blx	r3
  4010ca:	bd10      	pop	{r4, pc}
  4010cc:	00400f41 	.word	0x00400f41
  4010d0:	00400fbd 	.word	0x00400fbd

004010d4 <getCRCLength>:
{
  4010d4:	b538      	push	{r3, r4, r5, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ((1<<CRCO) | (1<<EN_CRC));
  4010d6:	2000      	movs	r0, #0
  4010d8:	4d08      	ldr	r5, [pc, #32]	; (4010fc <getCRCLength+0x28>)
  4010da:	47a8      	blx	r5
  4010dc:	4604      	mov	r4, r0
	uint8_t AA = nRF24_readRegister(EN_AA);
  4010de:	2001      	movs	r0, #1
  4010e0:	47a8      	blx	r5
    if (config & (1<<EN_CRC) || AA) {
  4010e2:	f014 0f08 	tst.w	r4, #8
  4010e6:	d102      	bne.n	4010ee <getCRCLength+0x1a>
  4010e8:	b908      	cbnz	r0, 4010ee <getCRCLength+0x1a>
	rf24_crclength_e result = RF24_CRC_DISABLED;
  4010ea:	2000      	movs	r0, #0
}
  4010ec:	bd38      	pop	{r3, r4, r5, pc}
	    if (config & (1<<CRCO)) {
  4010ee:	f004 0404 	and.w	r4, r4, #4
		    result = RF24_CRC_8;
  4010f2:	2c00      	cmp	r4, #0
  4010f4:	bf14      	ite	ne
  4010f6:	2002      	movne	r0, #2
  4010f8:	2001      	moveq	r0, #1
  4010fa:	bd38      	pop	{r3, r4, r5, pc}
  4010fc:	00400f41 	.word	0x00400f41

00401100 <nRF24_setPALevel>:
{
  401100:	b510      	push	{r4, lr}
  401102:	4604      	mov	r4, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP) & 0xF8;
  401104:	2006      	movs	r0, #6
  401106:	4b08      	ldr	r3, [pc, #32]	; (401128 <nRF24_setPALevel+0x28>)
  401108:	4798      	blx	r3
  40110a:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	if (level > 3) {
  40110e:	2c03      	cmp	r4, #3
  401110:	d808      	bhi.n	401124 <nRF24_setPALevel+0x24>
		level = (level << 1) + 1;
  401112:	0064      	lsls	r4, r4, #1
  401114:	3401      	adds	r4, #1
  401116:	f004 04ff 	and.w	r4, r4, #255	; 0xff
	nRF24_writeRegister(RF_SETUP, setup |= level);
  40111a:	4321      	orrs	r1, r4
  40111c:	2006      	movs	r0, #6
  40111e:	4b03      	ldr	r3, [pc, #12]	; (40112c <nRF24_setPALevel+0x2c>)
  401120:	4798      	blx	r3
  401122:	bd10      	pop	{r4, pc}
		level = (RF_PA_MAX << 1) + 1;
  401124:	2407      	movs	r4, #7
  401126:	e7f8      	b.n	40111a <nRF24_setPALevel+0x1a>
  401128:	00400f41 	.word	0x00400f41
  40112c:	00400fbd 	.word	0x00400fbd

00401130 <nRF24_getPALevel>:
{
  401130:	b508      	push	{r3, lr}
	return (nRF24_readRegister(RF_SETUP) & (1<<(RF_PWR_LOW) | (1<<RF_PWR_HIGH))) >> 1;
  401132:	2006      	movs	r0, #6
  401134:	4b02      	ldr	r3, [pc, #8]	; (401140 <nRF24_getPALevel+0x10>)
  401136:	4798      	blx	r3
}
  401138:	f3c0 0041 	ubfx	r0, r0, #1, #2
  40113c:	bd08      	pop	{r3, pc}
  40113e:	bf00      	nop
  401140:	00400f41 	.word	0x00400f41

00401144 <printDetails>:
}

void printDetails(void)
{
  401144:	b570      	push	{r4, r5, r6, lr}
  401146:	b084      	sub	sp, #16
	printf("SPI Speed\t = %ld MHz\r\n",gs_ul_spi_clock/1000000);
  401148:	4b31      	ldr	r3, [pc, #196]	; (401210 <printDetails+0xcc>)
  40114a:	6819      	ldr	r1, [r3, #0]
  40114c:	4b31      	ldr	r3, [pc, #196]	; (401214 <printDetails+0xd0>)
  40114e:	fba3 3101 	umull	r3, r1, r3, r1
  401152:	0c89      	lsrs	r1, r1, #18
  401154:	4830      	ldr	r0, [pc, #192]	; (401218 <printDetails+0xd4>)
  401156:	4d31      	ldr	r5, [pc, #196]	; (40121c <printDetails+0xd8>)
  401158:	47a8      	blx	r5
	print_status(nRF24_getStatus());
  40115a:	4b31      	ldr	r3, [pc, #196]	; (401220 <printDetails+0xdc>)
  40115c:	4798      	blx	r3
  40115e:	4601      	mov	r1, r0
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
  401160:	f000 0301 	and.w	r3, r0, #1
  401164:	9302      	str	r3, [sp, #8]
  401166:	f3c0 0340 	ubfx	r3, r0, #1, #1
  40116a:	9301      	str	r3, [sp, #4]
  40116c:	f3c0 1300 	ubfx	r3, r0, #4, #1
  401170:	9300      	str	r3, [sp, #0]
  401172:	f3c0 1340 	ubfx	r3, r0, #5, #1
  401176:	f3c0 1280 	ubfx	r2, r0, #6, #1
  40117a:	482a      	ldr	r0, [pc, #168]	; (401224 <printDetails+0xe0>)
  40117c:	47a8      	blx	r5
	print_address_register("RX_ADDR_P0-1", RX_ADDR_P0, 2);
  40117e:	2202      	movs	r2, #2
  401180:	210a      	movs	r1, #10
  401182:	4829      	ldr	r0, [pc, #164]	; (401228 <printDetails+0xe4>)
  401184:	4e29      	ldr	r6, [pc, #164]	; (40122c <printDetails+0xe8>)
  401186:	47b0      	blx	r6
	print_byte_register("RX_ADDR_P2-5", RX_ADDR_P2, 4);
  401188:	2204      	movs	r2, #4
  40118a:	210c      	movs	r1, #12
  40118c:	4828      	ldr	r0, [pc, #160]	; (401230 <printDetails+0xec>)
  40118e:	4c29      	ldr	r4, [pc, #164]	; (401234 <printDetails+0xf0>)
  401190:	47a0      	blx	r4
	print_address_register("TX_ADDR\t", TX_ADDR, 1);
  401192:	2201      	movs	r2, #1
  401194:	2110      	movs	r1, #16
  401196:	4828      	ldr	r0, [pc, #160]	; (401238 <printDetails+0xf4>)
  401198:	47b0      	blx	r6

	print_byte_register("RX_PW_P0-5", RX_PW_P0, 6);
  40119a:	2206      	movs	r2, #6
  40119c:	2111      	movs	r1, #17
  40119e:	4827      	ldr	r0, [pc, #156]	; (40123c <printDetails+0xf8>)
  4011a0:	47a0      	blx	r4
	print_byte_register("SETUP_AW", SETUP_AW, 1);
  4011a2:	2201      	movs	r2, #1
  4011a4:	2103      	movs	r1, #3
  4011a6:	4826      	ldr	r0, [pc, #152]	; (401240 <printDetails+0xfc>)
  4011a8:	47a0      	blx	r4
	print_byte_register("EN_AA\t", EN_AA, 1);
  4011aa:	2201      	movs	r2, #1
  4011ac:	4611      	mov	r1, r2
  4011ae:	4825      	ldr	r0, [pc, #148]	; (401244 <printDetails+0x100>)
  4011b0:	47a0      	blx	r4
	print_byte_register("EN_RXADDR", EN_RXADDR, 1);
  4011b2:	2201      	movs	r2, #1
  4011b4:	2102      	movs	r1, #2
  4011b6:	4824      	ldr	r0, [pc, #144]	; (401248 <printDetails+0x104>)
  4011b8:	47a0      	blx	r4
	print_byte_register("RF_CH\t", RF_CH, 1);
  4011ba:	2201      	movs	r2, #1
  4011bc:	2105      	movs	r1, #5
  4011be:	4823      	ldr	r0, [pc, #140]	; (40124c <printDetails+0x108>)
  4011c0:	47a0      	blx	r4
	print_byte_register("RF_SETUP", RF_SETUP, 1);
  4011c2:	2201      	movs	r2, #1
  4011c4:	2106      	movs	r1, #6
  4011c6:	4822      	ldr	r0, [pc, #136]	; (401250 <printDetails+0x10c>)
  4011c8:	47a0      	blx	r4
	print_byte_register("CONFIG\t", NRF_CONFIG, 1);
  4011ca:	2201      	movs	r2, #1
  4011cc:	2100      	movs	r1, #0
  4011ce:	4821      	ldr	r0, [pc, #132]	; (401254 <printDetails+0x110>)
  4011d0:	47a0      	blx	r4
	print_byte_register("DYNPD/FEATURE", DYNPD, 2);
  4011d2:	2202      	movs	r2, #2
  4011d4:	211c      	movs	r1, #28
  4011d6:	4820      	ldr	r0, [pc, #128]	; (401258 <printDetails+0x114>)
  4011d8:	47a0      	blx	r4
	
	printf("Data Rate\t = %s\r\n", rf24_datarate_e_str_P[getDataRate()]);
  4011da:	4b20      	ldr	r3, [pc, #128]	; (40125c <printDetails+0x118>)
  4011dc:	4798      	blx	r3
  4011de:	4b20      	ldr	r3, [pc, #128]	; (401260 <printDetails+0x11c>)
  4011e0:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4011e4:	481f      	ldr	r0, [pc, #124]	; (401264 <printDetails+0x120>)
  4011e6:	47a8      	blx	r5
	printf("Model\t\t = %s\r\n", rf24_model_e_str_P[isPVariant()]);
  4011e8:	491f      	ldr	r1, [pc, #124]	; (401268 <printDetails+0x124>)
  4011ea:	4820      	ldr	r0, [pc, #128]	; (40126c <printDetails+0x128>)
  4011ec:	47a8      	blx	r5
	printf("CRC Length\t = %s\r\n", rf24_crclength_e_str_P[getCRCLength()]);
  4011ee:	4b20      	ldr	r3, [pc, #128]	; (401270 <printDetails+0x12c>)
  4011f0:	4798      	blx	r3
  4011f2:	4b20      	ldr	r3, [pc, #128]	; (401274 <printDetails+0x130>)
  4011f4:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4011f8:	481f      	ldr	r0, [pc, #124]	; (401278 <printDetails+0x134>)
  4011fa:	47a8      	blx	r5
	printf("PA Power\t = %s\r\n", rf24_pa_dbm_e_str_P[nRF24_getPALevel()]);
  4011fc:	4b1f      	ldr	r3, [pc, #124]	; (40127c <printDetails+0x138>)
  4011fe:	4798      	blx	r3
  401200:	4b1f      	ldr	r3, [pc, #124]	; (401280 <printDetails+0x13c>)
  401202:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  401206:	481f      	ldr	r0, [pc, #124]	; (401284 <printDetails+0x140>)
  401208:	47a8      	blx	r5
}
  40120a:	b004      	add	sp, #16
  40120c:	bd70      	pop	{r4, r5, r6, pc}
  40120e:	bf00      	nop
  401210:	20400020 	.word	0x20400020
  401214:	431bde83 	.word	0x431bde83
  401218:	0040574c 	.word	0x0040574c
  40121c:	004029ad 	.word	0x004029ad
  401220:	00401029 	.word	0x00401029
  401224:	00405764 	.word	0x00405764
  401228:	004057ac 	.word	0x004057ac
  40122c:	00400e71 	.word	0x00400e71
  401230:	004057bc 	.word	0x004057bc
  401234:	00400f69 	.word	0x00400f69
  401238:	004057cc 	.word	0x004057cc
  40123c:	004057d8 	.word	0x004057d8
  401240:	004057e4 	.word	0x004057e4
  401244:	004057f0 	.word	0x004057f0
  401248:	004057f8 	.word	0x004057f8
  40124c:	00405804 	.word	0x00405804
  401250:	0040580c 	.word	0x0040580c
  401254:	00405818 	.word	0x00405818
  401258:	00405820 	.word	0x00405820
  40125c:	0040108d 	.word	0x0040108d
  401260:	004058d4 	.word	0x004058d4
  401264:	00405830 	.word	0x00405830
  401268:	004058e0 	.word	0x004058e0
  40126c:	00405844 	.word	0x00405844
  401270:	004010d5 	.word	0x004010d5
  401274:	004058b0 	.word	0x004058b0
  401278:	00405854 	.word	0x00405854
  40127c:	00401131 	.word	0x00401131
  401280:	0040590c 	.word	0x0040590c
  401284:	00405868 	.word	0x00405868

00401288 <nRF24_setAddressWidth>:
 * 
 * \param width address width
 *
 */
void nRF24_setAddressWidth(uint8_t width)
{
  401288:	b510      	push	{r4, lr}
	if (width -= 2){
  40128a:	3802      	subs	r0, #2
  40128c:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
  401290:	d107      	bne.n	4012a2 <nRF24_setAddressWidth+0x1a>
		nRF24_writeRegister(SETUP_AW, width % 4);
		addr_width = (width % 4) + 2;
		} else {
		nRF24_writeRegister(SETUP_AW, 0);
  401292:	2100      	movs	r1, #0
  401294:	2003      	movs	r0, #3
  401296:	4b08      	ldr	r3, [pc, #32]	; (4012b8 <nRF24_setAddressWidth+0x30>)
  401298:	4798      	blx	r3
		addr_width = 2;
  40129a:	2202      	movs	r2, #2
  40129c:	4b07      	ldr	r3, [pc, #28]	; (4012bc <nRF24_setAddressWidth+0x34>)
  40129e:	701a      	strb	r2, [r3, #0]
  4012a0:	bd10      	pop	{r4, pc}
		nRF24_writeRegister(SETUP_AW, width % 4);
  4012a2:	f000 0403 	and.w	r4, r0, #3
  4012a6:	4621      	mov	r1, r4
  4012a8:	2003      	movs	r0, #3
  4012aa:	4b03      	ldr	r3, [pc, #12]	; (4012b8 <nRF24_setAddressWidth+0x30>)
  4012ac:	4798      	blx	r3
		addr_width = (width % 4) + 2;
  4012ae:	1ca0      	adds	r0, r4, #2
  4012b0:	4b02      	ldr	r3, [pc, #8]	; (4012bc <nRF24_setAddressWidth+0x34>)
  4012b2:	7018      	strb	r0, [r3, #0]
  4012b4:	bd10      	pop	{r4, pc}
  4012b6:	bf00      	nop
  4012b8:	00400fbd 	.word	0x00400fbd
  4012bc:	20407be0 	.word	0x20407be0

004012c0 <toggle_features>:
/**
 * \brief toggels ACK features
 *
 */
void toggle_features(void)
{
  4012c0:	b500      	push	{lr}
  4012c2:	b083      	sub	sp, #12
	uint8_t config[2] = {ACTIVATE, 0x73};
  4012c4:	4b05      	ldr	r3, [pc, #20]	; (4012dc <toggle_features+0x1c>)
  4012c6:	881b      	ldrh	r3, [r3, #0]
  4012c8:	a802      	add	r0, sp, #8
  4012ca:	f820 3d04 	strh.w	r3, [r0, #-4]!
	
	spi_master_transfer(config, sizeof(config));
  4012ce:	2102      	movs	r1, #2
  4012d0:	4b03      	ldr	r3, [pc, #12]	; (4012e0 <toggle_features+0x20>)
  4012d2:	4798      	blx	r3
}
  4012d4:	b003      	add	sp, #12
  4012d6:	f85d fb04 	ldr.w	pc, [sp], #4
  4012da:	bf00      	nop
  4012dc:	00405748 	.word	0x00405748
  4012e0:	00401575 	.word	0x00401575

004012e4 <nRF24_setChannel>:
 * 
 * \param channel ferquency channel used
 *
 */
void nRF24_setChannel(uint8_t channel)
{
  4012e4:	b508      	push	{r3, lr}
	const uint8_t max_channel = 125;
	if (channel > max_channel)
  4012e6:	287d      	cmp	r0, #125	; 0x7d
		nRF24_writeRegister(RF_CH, max_channel);
  4012e8:	bf8c      	ite	hi
  4012ea:	217d      	movhi	r1, #125	; 0x7d
	else
		nRF24_writeRegister(RF_CH, channel);
  4012ec:	4601      	movls	r1, r0
  4012ee:	2005      	movs	r0, #5
  4012f0:	4b01      	ldr	r3, [pc, #4]	; (4012f8 <nRF24_setChannel+0x14>)
  4012f2:	4798      	blx	r3
  4012f4:	bd08      	pop	{r3, pc}
  4012f6:	bf00      	nop
  4012f8:	00400fbd 	.word	0x00400fbd

004012fc <nRF24_powerUp>:
/**
 * \brief power up the internal logic of the nRF24 chip
 * 
 */
void nRF24_powerUp(void)
{
  4012fc:	b508      	push	{r3, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG);
  4012fe:	2000      	movs	r0, #0
  401300:	4b07      	ldr	r3, [pc, #28]	; (401320 <nRF24_powerUp+0x24>)
  401302:	4798      	blx	r3
	
	if (!(config & (1<<PWR_UP))){
  401304:	f010 0f02 	tst.w	r0, #2
  401308:	d000      	beq.n	40130c <nRF24_powerUp+0x10>
  40130a:	bd08      	pop	{r3, pc}
		nRF24_writeRegister(NRF_CONFIG, config | (1<<PWR_UP));
  40130c:	f040 0102 	orr.w	r1, r0, #2
  401310:	b2c9      	uxtb	r1, r1
  401312:	2000      	movs	r0, #0
  401314:	4b03      	ldr	r3, [pc, #12]	; (401324 <nRF24_powerUp+0x28>)
  401316:	4798      	blx	r3
		delay_ms(5);
  401318:	4803      	ldr	r0, [pc, #12]	; (401328 <nRF24_powerUp+0x2c>)
  40131a:	4b04      	ldr	r3, [pc, #16]	; (40132c <nRF24_powerUp+0x30>)
  40131c:	4798      	blx	r3
	}
}
  40131e:	e7f4      	b.n	40130a <nRF24_powerUp+0xe>
  401320:	00400f41 	.word	0x00400f41
  401324:	00400fbd 	.word	0x00400fbd
  401328:	0003dbc2 	.word	0x0003dbc2
  40132c:	20400001 	.word	0x20400001

00401330 <nRF24_stopListening>:
/**
 * \brief use the nRF24 module as transmitter
 *
 */
void nRF24_stopListening(void)
{
  401330:	b538      	push	{r3, r4, r5, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401332:	f44f 7200 	mov.w	r2, #512	; 0x200
  401336:	4b21      	ldr	r3, [pc, #132]	; (4013bc <nRF24_stopListening+0x8c>)
  401338:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CE, 0);
	
	delay_us(txDelay);
  40133a:	4b21      	ldr	r3, [pc, #132]	; (4013c0 <nRF24_stopListening+0x90>)
  40133c:	6819      	ldr	r1, [r3, #0]
  40133e:	2900      	cmp	r1, #0
  401340:	d034      	beq.n	4013ac <nRF24_stopListening+0x7c>
  401342:	4a20      	ldr	r2, [pc, #128]	; (4013c4 <nRF24_stopListening+0x94>)
  401344:	2300      	movs	r3, #0
  401346:	4c20      	ldr	r4, [pc, #128]	; (4013c8 <nRF24_stopListening+0x98>)
  401348:	2500      	movs	r5, #0
  40134a:	4820      	ldr	r0, [pc, #128]	; (4013cc <nRF24_stopListening+0x9c>)
  40134c:	fbe0 4501 	umlal	r4, r5, r0, r1
  401350:	4620      	mov	r0, r4
  401352:	4629      	mov	r1, r5
  401354:	4c1e      	ldr	r4, [pc, #120]	; (4013d0 <nRF24_stopListening+0xa0>)
  401356:	47a0      	blx	r4
  401358:	4b1e      	ldr	r3, [pc, #120]	; (4013d4 <nRF24_stopListening+0xa4>)
  40135a:	4798      	blx	r3
	if (nRF24_readRegister(FEATURE) & 1<<(EN_ACK_PAY))
  40135c:	201d      	movs	r0, #29
  40135e:	4b1e      	ldr	r3, [pc, #120]	; (4013d8 <nRF24_stopListening+0xa8>)
  401360:	4798      	blx	r3
  401362:	f010 0f02 	tst.w	r0, #2
  401366:	d011      	beq.n	40138c <nRF24_stopListening+0x5c>
	{
		delay_us(txDelay);
  401368:	4b15      	ldr	r3, [pc, #84]	; (4013c0 <nRF24_stopListening+0x90>)
  40136a:	6819      	ldr	r1, [r3, #0]
  40136c:	b311      	cbz	r1, 4013b4 <nRF24_stopListening+0x84>
  40136e:	4a15      	ldr	r2, [pc, #84]	; (4013c4 <nRF24_stopListening+0x94>)
  401370:	2300      	movs	r3, #0
  401372:	4c15      	ldr	r4, [pc, #84]	; (4013c8 <nRF24_stopListening+0x98>)
  401374:	2500      	movs	r5, #0
  401376:	4815      	ldr	r0, [pc, #84]	; (4013cc <nRF24_stopListening+0x9c>)
  401378:	fbe0 4501 	umlal	r4, r5, r0, r1
  40137c:	4620      	mov	r0, r4
  40137e:	4629      	mov	r1, r5
  401380:	4c13      	ldr	r4, [pc, #76]	; (4013d0 <nRF24_stopListening+0xa0>)
  401382:	47a0      	blx	r4
  401384:	4b13      	ldr	r3, [pc, #76]	; (4013d4 <nRF24_stopListening+0xa4>)
  401386:	4798      	blx	r3
		nRF24_FlushTx();
  401388:	4b14      	ldr	r3, [pc, #80]	; (4013dc <nRF24_stopListening+0xac>)
  40138a:	4798      	blx	r3
	}
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  40138c:	2000      	movs	r0, #0
  40138e:	4d12      	ldr	r5, [pc, #72]	; (4013d8 <nRF24_stopListening+0xa8>)
  401390:	47a8      	blx	r5
  401392:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  401396:	2000      	movs	r0, #0
  401398:	4c11      	ldr	r4, [pc, #68]	; (4013e0 <nRF24_stopListening+0xb0>)
  40139a:	47a0      	blx	r4
	nRF24_writeRegister(EN_RXADDR, nRF24_readRegister(EN_RXADDR) | (1<< pipe_enable_s[0])); 
  40139c:	2002      	movs	r0, #2
  40139e:	47a8      	blx	r5
  4013a0:	f040 0101 	orr.w	r1, r0, #1
  4013a4:	b2c9      	uxtb	r1, r1
  4013a6:	2002      	movs	r0, #2
  4013a8:	47a0      	blx	r4
  4013aa:	bd38      	pop	{r3, r4, r5, pc}
	delay_us(txDelay);
  4013ac:	2033      	movs	r0, #51	; 0x33
  4013ae:	4b09      	ldr	r3, [pc, #36]	; (4013d4 <nRF24_stopListening+0xa4>)
  4013b0:	4798      	blx	r3
  4013b2:	e7d3      	b.n	40135c <nRF24_stopListening+0x2c>
		delay_us(txDelay);
  4013b4:	2033      	movs	r0, #51	; 0x33
  4013b6:	4b07      	ldr	r3, [pc, #28]	; (4013d4 <nRF24_stopListening+0xa4>)
  4013b8:	4798      	blx	r3
  4013ba:	e7e5      	b.n	401388 <nRF24_stopListening+0x58>
  4013bc:	400e1200 	.word	0x400e1200
  4013c0:	20407bec 	.word	0x20407bec
  4013c4:	005a83e0 	.word	0x005a83e0
  4013c8:	005a83df 	.word	0x005a83df
  4013cc:	11e1a300 	.word	0x11e1a300
  4013d0:	0040264d 	.word	0x0040264d
  4013d4:	20400001 	.word	0x20400001
  4013d8:	00400f41 	.word	0x00400f41
  4013dc:	00401009 	.word	0x00401009
  4013e0:	00400fbd 	.word	0x00400fbd

004013e4 <nRF24_begin>:
 * address width: 32 bit / 4 bytes
 * 
 * \return 1 if nRF24 module reacts to data
 */
bool nRF24_begin(void)
{
  4013e4:	b538      	push	{r3, r4, r5, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013e6:	4b1a      	ldr	r3, [pc, #104]	; (401450 <nRF24_begin+0x6c>)
  4013e8:	f44f 7200 	mov.w	r2, #512	; 0x200
  4013ec:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013ee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4013f2:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t setup = 0;
	ioport_set_pin_dir(CE, IOPORT_DIR_OUTPUT);//ce_pin PC9
	ioport_set_pin_level(CE, 0);
	
	nRF24_writeRegister(NRF_CONFIG, 0x0C);
  4013f4:	210c      	movs	r1, #12
  4013f6:	2000      	movs	r0, #0
  4013f8:	4c16      	ldr	r4, [pc, #88]	; (401454 <nRF24_begin+0x70>)
  4013fa:	47a0      	blx	r4
	nRF24_writeRegister(SETUP_RETR, (delay & 0xF) << ARD | (count & 0xF) <<ARC );
  4013fc:	215f      	movs	r1, #95	; 0x5f
  4013fe:	2004      	movs	r0, #4
  401400:	47a0      	blx	r4
	nRF24_setRetries(5, 15);
	
	nRF24_setDataRate(RF24_1MBPS);
  401402:	2000      	movs	r0, #0
  401404:	4b14      	ldr	r3, [pc, #80]	; (401458 <nRF24_begin+0x74>)
  401406:	4798      	blx	r3
	nRF24_setCRCLength(RF24_CRC_16);
  401408:	2002      	movs	r0, #2
  40140a:	4b14      	ldr	r3, [pc, #80]	; (40145c <nRF24_begin+0x78>)
  40140c:	4798      	blx	r3
	toggle_features();
  40140e:	4b14      	ldr	r3, [pc, #80]	; (401460 <nRF24_begin+0x7c>)
  401410:	4798      	blx	r3
	
	//reset current status
	nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  401412:	2170      	movs	r1, #112	; 0x70
  401414:	2007      	movs	r0, #7
  401416:	47a0      	blx	r4
	
	nRF24_setChannel(76);
  401418:	204c      	movs	r0, #76	; 0x4c
  40141a:	4b12      	ldr	r3, [pc, #72]	; (401464 <nRF24_begin+0x80>)
  40141c:	4798      	blx	r3
	nRF24_setAddressWidth(ADDR_4bytes);
  40141e:	2004      	movs	r0, #4
  401420:	4b11      	ldr	r3, [pc, #68]	; (401468 <nRF24_begin+0x84>)
  401422:	4798      	blx	r3
	
	nRF24_FlushRx();
  401424:	4b11      	ldr	r3, [pc, #68]	; (40146c <nRF24_begin+0x88>)
  401426:	4798      	blx	r3
	nRF24_FlushTx();
  401428:	4b11      	ldr	r3, [pc, #68]	; (401470 <nRF24_begin+0x8c>)
  40142a:	4798      	blx	r3
	
	nRF24_powerUp();
  40142c:	4b11      	ldr	r3, [pc, #68]	; (401474 <nRF24_begin+0x90>)
  40142e:	4798      	blx	r3
	
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  401430:	2000      	movs	r0, #0
  401432:	4d11      	ldr	r5, [pc, #68]	; (401478 <nRF24_begin+0x94>)
  401434:	47a8      	blx	r5
  401436:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  40143a:	2000      	movs	r0, #0
  40143c:	47a0      	blx	r4
	setup = nRF24_readRegister(RF_SETUP);
  40143e:	2006      	movs	r0, #6
  401440:	47a8      	blx	r5
	
	return (setup != 0 && setup != 0xFF);
  401442:	3801      	subs	r0, #1
  401444:	b2c0      	uxtb	r0, r0
}
  401446:	28fd      	cmp	r0, #253	; 0xfd
  401448:	bf8c      	ite	hi
  40144a:	2000      	movhi	r0, #0
  40144c:	2001      	movls	r0, #1
  40144e:	bd38      	pop	{r3, r4, r5, pc}
  401450:	400e1200 	.word	0x400e1200
  401454:	00400fbd 	.word	0x00400fbd
  401458:	00401049 	.word	0x00401049
  40145c:	004010a9 	.word	0x004010a9
  401460:	004012c1 	.word	0x004012c1
  401464:	004012e5 	.word	0x004012e5
  401468:	00401289 	.word	0x00401289
  40146c:	00400fe9 	.word	0x00400fe9
  401470:	00401009 	.word	0x00401009
  401474:	004012fd 	.word	0x004012fd
  401478:	00400f41 	.word	0x00400f41

0040147c <spi_master_initialize>:

/**
 * \brief Initialize SPI as master.
 */
void spi_master_initialize(void)
{	
  40147c:	b570      	push	{r4, r5, r6, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40147e:	4b2c      	ldr	r3, [pc, #176]	; (401530 <spi_master_initialize+0xb4>)
  401480:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401484:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401488:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40148c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401490:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401494:	2500      	movs	r5, #0
  401496:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40149a:	601a      	str	r2, [r3, #0]
	printf("Setting SPI clock #%lu ... \n\r", (unsigned long)gs_ul_spi_clock);
  40149c:	4e25      	ldr	r6, [pc, #148]	; (401534 <spi_master_initialize+0xb8>)
  40149e:	6831      	ldr	r1, [r6, #0]
  4014a0:	4825      	ldr	r0, [pc, #148]	; (401538 <spi_master_initialize+0xbc>)
  4014a2:	4b26      	ldr	r3, [pc, #152]	; (40153c <spi_master_initialize+0xc0>)
  4014a4:	4798      	blx	r3
	spi_set_clock_configuration(gs_ul_spi_clock);
	puts("-I- Initialize SPI as master\r");
  4014a6:	4826      	ldr	r0, [pc, #152]	; (401540 <spi_master_initialize+0xc4>)
  4014a8:	4b26      	ldr	r3, [pc, #152]	; (401544 <spi_master_initialize+0xc8>)
  4014aa:	4798      	blx	r3
	
	/* Configure an SPI peripheral. */
	spi_enable_clock(SPI0);
  4014ac:	4c26      	ldr	r4, [pc, #152]	; (401548 <spi_master_initialize+0xcc>)
  4014ae:	4620      	mov	r0, r4
  4014b0:	4b26      	ldr	r3, [pc, #152]	; (40154c <spi_master_initialize+0xd0>)
  4014b2:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4014b4:	2302      	movs	r3, #2
  4014b6:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4014b8:	2380      	movs	r3, #128	; 0x80
  4014ba:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4014bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4014c0:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4014c2:	6863      	ldr	r3, [r4, #4]
  4014c4:	f043 0301 	orr.w	r3, r3, #1
  4014c8:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4014ca:	6863      	ldr	r3, [r4, #4]
  4014cc:	f043 0310 	orr.w	r3, r3, #16
  4014d0:	6063      	str	r3, [r4, #4]
	spi_disable(SPI0);
	spi_reset(SPI0);
	spi_set_lastxfer(SPI0);
	spi_set_master_mode(SPI0);
	spi_disable_mode_fault_detect(SPI0);
	spi_set_peripheral_chip_select_value(SPI0, SPI_CHIP_PCS);
  4014d2:	210d      	movs	r1, #13
  4014d4:	4620      	mov	r0, r4
  4014d6:	4b1e      	ldr	r3, [pc, #120]	; (401550 <spi_master_initialize+0xd4>)
  4014d8:	4798      	blx	r3
	spi_configure_cs_behavior(SPI0, SPI_CHIP_SEL, SPI_CS_RISE_NO_TX);
  4014da:	462a      	mov	r2, r5
  4014dc:	2101      	movs	r1, #1
  4014de:	4620      	mov	r0, r4
  4014e0:	4b1c      	ldr	r3, [pc, #112]	; (401554 <spi_master_initialize+0xd8>)
  4014e2:	4798      	blx	r3
	spi_set_delay_between_chip_select(SPI0, SPI_DLYBCS);
  4014e4:	2105      	movs	r1, #5
  4014e6:	4620      	mov	r0, r4
  4014e8:	4b1b      	ldr	r3, [pc, #108]	; (401558 <spi_master_initialize+0xdc>)
  4014ea:	4798      	blx	r3
	spi_set_clock_polarity(SPI0, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  4014ec:	462a      	mov	r2, r5
  4014ee:	2101      	movs	r1, #1
  4014f0:	4620      	mov	r0, r4
  4014f2:	4b1a      	ldr	r3, [pc, #104]	; (40155c <spi_master_initialize+0xe0>)
  4014f4:	4798      	blx	r3
	spi_set_clock_phase(SPI0, SPI_CHIP_SEL, SPI_CLK_PHASE);
  4014f6:	2201      	movs	r2, #1
  4014f8:	4611      	mov	r1, r2
  4014fa:	4620      	mov	r0, r4
  4014fc:	4b18      	ldr	r3, [pc, #96]	; (401560 <spi_master_initialize+0xe4>)
  4014fe:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI0, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  401500:	462a      	mov	r2, r5
  401502:	2101      	movs	r1, #1
  401504:	4620      	mov	r0, r4
  401506:	4b17      	ldr	r3, [pc, #92]	; (401564 <spi_master_initialize+0xe8>)
  401508:	4798      	blx	r3
	spi_set_baudrate_div(SPI0, SPI_CHIP_SEL, (sysclk_get_peripheral_hz() / gs_ul_spi_clock));
  40150a:	6833      	ldr	r3, [r6, #0]
  40150c:	4a16      	ldr	r2, [pc, #88]	; (401568 <spi_master_initialize+0xec>)
  40150e:	fbb2 f2f3 	udiv	r2, r2, r3
  401512:	b2d2      	uxtb	r2, r2
  401514:	2101      	movs	r1, #1
  401516:	4620      	mov	r0, r4
  401518:	4b14      	ldr	r3, [pc, #80]	; (40156c <spi_master_initialize+0xf0>)
  40151a:	4798      	blx	r3
	spi_set_transfer_delay(SPI0, SPI_CHIP_SEL, SPI_DLYBS, SPI_DLYBCT);
  40151c:	2308      	movs	r3, #8
  40151e:	2220      	movs	r2, #32
  401520:	2101      	movs	r1, #1
  401522:	4620      	mov	r0, r4
  401524:	4d12      	ldr	r5, [pc, #72]	; (401570 <spi_master_initialize+0xf4>)
  401526:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401528:	2301      	movs	r3, #1
  40152a:	6023      	str	r3, [r4, #0]
  40152c:	bd70      	pop	{r4, r5, r6, pc}
  40152e:	bf00      	nop
  401530:	e000e100 	.word	0xe000e100
  401534:	20400020 	.word	0x20400020
  401538:	0040591c 	.word	0x0040591c
  40153c:	004029ad 	.word	0x004029ad
  401540:	0040593c 	.word	0x0040593c
  401544:	00402c41 	.word	0x00402c41
  401548:	40008000 	.word	0x40008000
  40154c:	00400869 	.word	0x00400869
  401550:	00400895 	.word	0x00400895
  401554:	0040095d 	.word	0x0040095d
  401558:	004008ab 	.word	0x004008ab
  40155c:	00400921 	.word	0x00400921
  401560:	0040093f 	.word	0x0040093f
  401564:	004009a3 	.word	0x004009a3
  401568:	08f0d180 	.word	0x08f0d180
  40156c:	004009b7 	.word	0x004009b7
  401570:	004009df 	.word	0x004009df

00401574 <spi_master_transfer>:
 * \param size Size of the buffer.
 * 
 * \brief after function p_buf will contain the received SPI data  
 */
void spi_master_transfer(void *p_buf, uint32_t size)
{
  401574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401578:	b083      	sub	sp, #12

	uint8_t *p_buffer;

	p_buffer = p_buf;

	for (i = 0; i < size; i++) {
  40157a:	b1d9      	cbz	r1, 4015b4 <spi_master_transfer+0x40>
  40157c:	4688      	mov	r8, r1
  40157e:	4605      	mov	r5, r0
  401580:	4480      	add	r8, r0
		if (i != size)
		{
			spi_write(SPI0, p_buffer[i], 0, 0);
  401582:	4c0f      	ldr	r4, [pc, #60]	; (4015c0 <spi_master_transfer+0x4c>)
  401584:	f8df 9048 	ldr.w	r9, [pc, #72]	; 4015d0 <spi_master_transfer+0x5c>
		{
			spi_write(SPI0, p_buffer[i], 0, 1);
		}
		/* Wait transfer done. */
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
		spi_read(SPI0, &data, &uc_pcs);
  401588:	4e0e      	ldr	r6, [pc, #56]	; (4015c4 <spi_master_transfer+0x50>)
  40158a:	462f      	mov	r7, r5
			spi_write(SPI0, p_buffer[i], 0, 0);
  40158c:	2300      	movs	r3, #0
  40158e:	461a      	mov	r2, r3
  401590:	7829      	ldrb	r1, [r5, #0]
  401592:	4620      	mov	r0, r4
  401594:	47c8      	blx	r9
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  401596:	6923      	ldr	r3, [r4, #16]
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
  401598:	f013 0f01 	tst.w	r3, #1
  40159c:	d0fb      	beq.n	401596 <spi_master_transfer+0x22>
		spi_read(SPI0, &data, &uc_pcs);
  40159e:	f10d 0207 	add.w	r2, sp, #7
  4015a2:	4631      	mov	r1, r6
  4015a4:	4620      	mov	r0, r4
  4015a6:	4b08      	ldr	r3, [pc, #32]	; (4015c8 <spi_master_transfer+0x54>)
  4015a8:	4798      	blx	r3
		p_buffer[i] = data;
  4015aa:	8833      	ldrh	r3, [r6, #0]
  4015ac:	703b      	strb	r3, [r7, #0]
  4015ae:	3501      	adds	r5, #1
	for (i = 0; i < size; i++) {
  4015b0:	4545      	cmp	r5, r8
  4015b2:	d1ea      	bne.n	40158a <spi_master_transfer+0x16>
	}
	delay_us(2);
  4015b4:	2066      	movs	r0, #102	; 0x66
  4015b6:	4b05      	ldr	r3, [pc, #20]	; (4015cc <spi_master_transfer+0x58>)
  4015b8:	4798      	blx	r3
  4015ba:	b003      	add	sp, #12
  4015bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015c0:	40008000 	.word	0x40008000
  4015c4:	2040722c 	.word	0x2040722c
  4015c8:	004008bd 	.word	0x004008bd
  4015cc:	20400001 	.word	0x20400001
  4015d0:	004008ed 	.word	0x004008ed

004015d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4015d4:	3801      	subs	r0, #1
  4015d6:	2802      	cmp	r0, #2
  4015d8:	d815      	bhi.n	401606 <_write+0x32>
{
  4015da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4015de:	460e      	mov	r6, r1
  4015e0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4015e2:	b19a      	cbz	r2, 40160c <_write+0x38>
  4015e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4015e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 401620 <_write+0x4c>
  4015ea:	4f0c      	ldr	r7, [pc, #48]	; (40161c <_write+0x48>)
  4015ec:	f8d8 0000 	ldr.w	r0, [r8]
  4015f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4015f4:	683b      	ldr	r3, [r7, #0]
  4015f6:	4798      	blx	r3
  4015f8:	2800      	cmp	r0, #0
  4015fa:	db0a      	blt.n	401612 <_write+0x3e>
  4015fc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4015fe:	3c01      	subs	r4, #1
  401600:	d1f4      	bne.n	4015ec <_write+0x18>
  401602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401606:	f04f 30ff 	mov.w	r0, #4294967295
  40160a:	4770      	bx	lr
	for (; len != 0; --len) {
  40160c:	4610      	mov	r0, r2
  40160e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  401612:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  401616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40161a:	bf00      	nop
  40161c:	20407bf0 	.word	0x20407bf0
  401620:	20407bf4 	.word	0x20407bf4

00401624 <ethernet_phy_set_link>:
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_set_link(Gmac *p_gmac, uint8_t uc_phy_addr,
		uint8_t uc_apply_setting_flag)
{
  401624:	b5f0      	push	{r4, r5, r6, r7, lr}
  401626:	b083      	sub	sp, #12
  401628:	4604      	mov	r4, r0
  40162a:	460f      	mov	r7, r1
  40162c:	4616      	mov	r6, r2
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  40162e:	6803      	ldr	r3, [r0, #0]
  401630:	f043 0310 	orr.w	r3, r3, #16
  401634:	6003      	str	r3, [r0, #0]

	gmac_enable_management(p_gmac, true);

	uc_phy_address = uc_phy_addr;

	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_stat1);
  401636:	ab01      	add	r3, sp, #4
  401638:	2201      	movs	r2, #1
  40163a:	4d36      	ldr	r5, [pc, #216]	; (401714 <ethernet_phy_set_link+0xf0>)
  40163c:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  40163e:	b958      	cbnz	r0, 401658 <ethernet_phy_set_link+0x34>
		gmac_enable_management(p_gmac, false);

		return uc_rc;
	}

	if ((ul_stat1 & GMII_LINK_STATUS) == 0) {
  401640:	9b01      	ldr	r3, [sp, #4]
  401642:	f013 0f04 	tst.w	r3, #4
  401646:	d10d      	bne.n	401664 <ethernet_phy_set_link+0x40>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401648:	6823      	ldr	r3, [r4, #0]
  40164a:	f023 0310 	bic.w	r3, r3, #16
  40164e:	6023      	str	r3, [r4, #0]
		/* Disable PHY management and start the GMAC transfer */
		gmac_enable_management(p_gmac, false);

		return GMAC_INVALID;
  401650:	23ff      	movs	r3, #255	; 0xff
	gmac_enable_full_duplex(p_gmac, uc_fd);

	/* Start the GMAC transfers */
	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  401652:	4618      	mov	r0, r3
  401654:	b003      	add	sp, #12
  401656:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401658:	4603      	mov	r3, r0
  40165a:	6822      	ldr	r2, [r4, #0]
  40165c:	f022 0210 	bic.w	r2, r2, #16
  401660:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401662:	e7f6      	b.n	401652 <ethernet_phy_set_link+0x2e>
	if (uc_apply_setting_flag == 0) {
  401664:	b92e      	cbnz	r6, 401672 <ethernet_phy_set_link+0x4e>
  401666:	6823      	ldr	r3, [r4, #0]
  401668:	f023 0310 	bic.w	r3, r3, #16
  40166c:	6023      	str	r3, [r4, #0]
		return uc_rc;
  40166e:	4633      	mov	r3, r6
  401670:	e7ef      	b.n	401652 <ethernet_phy_set_link+0x2e>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_PCR1, &ul_stat2);
  401672:	466b      	mov	r3, sp
  401674:	221e      	movs	r2, #30
  401676:	4639      	mov	r1, r7
  401678:	4620      	mov	r0, r4
  40167a:	4d26      	ldr	r5, [pc, #152]	; (401714 <ethernet_phy_set_link+0xf0>)
  40167c:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  40167e:	4603      	mov	r3, r0
  401680:	b950      	cbnz	r0, 401698 <ethernet_phy_set_link+0x74>
	if ((ul_stat1 & GMII_100BASE_TX_FD) && (ul_stat2 & GMII_OMI_100BASE_TX_FD)) {
  401682:	9a01      	ldr	r2, [sp, #4]
	if ((ul_stat1 & GMII_10BASE_T_FD) && (ul_stat2 & GMII_OMI_10BASE_T_FD)) {
  401684:	f412 5f80 	tst.w	r2, #4096	; 0x1000
  401688:	d00b      	beq.n	4016a2 <ethernet_phy_set_link+0x7e>
  40168a:	9900      	ldr	r1, [sp, #0]
  40168c:	f011 0f05 	tst.w	r1, #5
  401690:	bf0c      	ite	eq
  401692:	2101      	moveq	r1, #1
  401694:	2100      	movne	r1, #0
  401696:	e005      	b.n	4016a4 <ethernet_phy_set_link+0x80>
  401698:	6822      	ldr	r2, [r4, #0]
  40169a:	f022 0210 	bic.w	r2, r2, #16
  40169e:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4016a0:	e7d7      	b.n	401652 <ethernet_phy_set_link+0x2e>
  4016a2:	2101      	movs	r1, #1
	if ((ul_stat1 & GMII_100BASE_TX_HD) && (ul_stat2 & GMII_OMI_100BASE_TX_HD)) {
  4016a4:	f412 5f00 	tst.w	r2, #8192	; 0x2000
  4016a8:	d003      	beq.n	4016b2 <ethernet_phy_set_link+0x8e>
  4016aa:	9800      	ldr	r0, [sp, #0]
  4016ac:	f010 0f02 	tst.w	r0, #2
  4016b0:	d127      	bne.n	401702 <ethernet_phy_set_link+0xde>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  4016b2:	f412 6f00 	tst.w	r2, #2048	; 0x800
  4016b6:	d003      	beq.n	4016c0 <ethernet_phy_set_link+0x9c>
  4016b8:	9a00      	ldr	r2, [sp, #0]
  4016ba:	f012 0f01 	tst.w	r2, #1
  4016be:	d111      	bne.n	4016e4 <ethernet_phy_set_link+0xc0>
	if (uc_speed) {
  4016c0:	b191      	cbz	r1, 4016e8 <ethernet_phy_set_link+0xc4>
  4016c2:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  4016c4:	6861      	ldr	r1, [r4, #4]
  4016c6:	f041 0101 	orr.w	r1, r1, #1
  4016ca:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  4016cc:	b1a2      	cbz	r2, 4016f8 <ethernet_phy_set_link+0xd4>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  4016ce:	6862      	ldr	r2, [r4, #4]
  4016d0:	f042 0202 	orr.w	r2, r2, #2
  4016d4:	6062      	str	r2, [r4, #4]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4016d6:	6822      	ldr	r2, [r4, #0]
  4016d8:	f022 0210 	bic.w	r2, r2, #16
  4016dc:	6022      	str	r2, [r4, #0]
	return uc_rc;
  4016de:	e7b8      	b.n	401652 <ethernet_phy_set_link+0x2e>
		uc_fd = false;
  4016e0:	461a      	mov	r2, r3
  4016e2:	e7ef      	b.n	4016c4 <ethernet_phy_set_link+0xa0>
		uc_fd = false;
  4016e4:	461a      	mov	r2, r3
  4016e6:	e000      	b.n	4016ea <ethernet_phy_set_link+0xc6>
	if (uc_speed) {
  4016e8:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  4016ea:	6861      	ldr	r1, [r4, #4]
  4016ec:	f021 0101 	bic.w	r1, r1, #1
  4016f0:	6061      	str	r1, [r4, #4]
  4016f2:	e7eb      	b.n	4016cc <ethernet_phy_set_link+0xa8>
  4016f4:	461a      	mov	r2, r3
  4016f6:	e7f8      	b.n	4016ea <ethernet_phy_set_link+0xc6>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  4016f8:	6862      	ldr	r2, [r4, #4]
  4016fa:	f022 0202 	bic.w	r2, r2, #2
  4016fe:	6062      	str	r2, [r4, #4]
  401700:	e7e9      	b.n	4016d6 <ethernet_phy_set_link+0xb2>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  401702:	f412 6f00 	tst.w	r2, #2048	; 0x800
  401706:	d0eb      	beq.n	4016e0 <ethernet_phy_set_link+0xbc>
  401708:	9a00      	ldr	r2, [sp, #0]
  40170a:	f012 0f01 	tst.w	r2, #1
  40170e:	d1f1      	bne.n	4016f4 <ethernet_phy_set_link+0xd0>
		uc_fd = false;
  401710:	461a      	mov	r2, r3
  401712:	e7d7      	b.n	4016c4 <ethernet_phy_set_link+0xa0>
  401714:	00401aa1 	.word	0x00401aa1

00401718 <ethernet_phy_auto_negotiate>:
 * \param uc_phy_addr PHY address.
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_auto_negotiate(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  401718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40171c:	b082      	sub	sp, #8
  40171e:	4604      	mov	r4, r0
  401720:	460d      	mov	r5, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401722:	6803      	ldr	r3, [r0, #0]
  401724:	f043 0310 	orr.w	r3, r3, #16
  401728:	6003      	str	r3, [r0, #0]
	uint8_t uc_rc;

	gmac_enable_management(p_gmac, true);

	/* Set up control register */
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  40172a:	ab01      	add	r3, sp, #4
  40172c:	2200      	movs	r2, #0
  40172e:	4e5d      	ldr	r6, [pc, #372]	; (4018a4 <ethernet_phy_auto_negotiate+0x18c>)
  401730:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401732:	b140      	cbz	r0, 401746 <ethernet_phy_auto_negotiate+0x2e>
  401734:	4603      	mov	r3, r0
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401736:	6822      	ldr	r2, [r4, #0]
  401738:	f022 0210 	bic.w	r2, r2, #16
  40173c:	6022      	str	r2, [r4, #0]
	gmac_enable_transmit(GMAC, true);
	gmac_enable_receive(GMAC, true);

	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  40173e:	4618      	mov	r0, r3
  401740:	b002      	add	sp, #8
  401742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ul_value &= ~(uint32_t)(GMII_LOOPBACK | GMII_POWER_DOWN);
  401746:	9b01      	ldr	r3, [sp, #4]
  401748:	f423 43b0 	bic.w	r3, r3, #22528	; 0x5800
	ul_value |= (uint32_t)GMII_ISOLATE; /* Electrically isolate PHY */
  40174c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401750:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  401752:	2200      	movs	r2, #0
  401754:	4629      	mov	r1, r5
  401756:	4620      	mov	r0, r4
  401758:	4e53      	ldr	r6, [pc, #332]	; (4018a8 <ethernet_phy_auto_negotiate+0x190>)
  40175a:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  40175c:	4603      	mov	r3, r0
  40175e:	b120      	cbz	r0, 40176a <ethernet_phy_auto_negotiate+0x52>
  401760:	6822      	ldr	r2, [r4, #0]
  401762:	f022 0210 	bic.w	r2, r2, #16
  401766:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401768:	e7e9      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_ANAR, ul_phy_anar);
  40176a:	f240 13e1 	movw	r3, #481	; 0x1e1
  40176e:	2204      	movs	r2, #4
  401770:	4629      	mov	r1, r5
  401772:	4620      	mov	r0, r4
  401774:	4e4c      	ldr	r6, [pc, #304]	; (4018a8 <ethernet_phy_auto_negotiate+0x190>)
  401776:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401778:	4603      	mov	r3, r0
  40177a:	b120      	cbz	r0, 401786 <ethernet_phy_auto_negotiate+0x6e>
  40177c:	6822      	ldr	r2, [r4, #0]
  40177e:	f022 0210 	bic.w	r2, r2, #16
  401782:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401784:	e7db      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  401786:	ab01      	add	r3, sp, #4
  401788:	2200      	movs	r2, #0
  40178a:	4629      	mov	r1, r5
  40178c:	4620      	mov	r0, r4
  40178e:	4e45      	ldr	r6, [pc, #276]	; (4018a4 <ethernet_phy_auto_negotiate+0x18c>)
  401790:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401792:	4603      	mov	r3, r0
  401794:	b120      	cbz	r0, 4017a0 <ethernet_phy_auto_negotiate+0x88>
  401796:	6822      	ldr	r2, [r4, #0]
  401798:	f022 0210 	bic.w	r2, r2, #16
  40179c:	6022      	str	r2, [r4, #0]
		return uc_rc;
  40179e:	e7ce      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
	ul_value |= GMII_SPEED_SELECT | GMII_AUTONEG | GMII_DUPLEX_MODE;
  4017a0:	9b01      	ldr	r3, [sp, #4]
  4017a2:	f443 5344 	orr.w	r3, r3, #12544	; 0x3100
  4017a6:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  4017a8:	2200      	movs	r2, #0
  4017aa:	4629      	mov	r1, r5
  4017ac:	4620      	mov	r0, r4
  4017ae:	4e3e      	ldr	r6, [pc, #248]	; (4018a8 <ethernet_phy_auto_negotiate+0x190>)
  4017b0:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017b2:	4603      	mov	r3, r0
  4017b4:	b120      	cbz	r0, 4017c0 <ethernet_phy_auto_negotiate+0xa8>
  4017b6:	6822      	ldr	r2, [r4, #0]
  4017b8:	f022 0210 	bic.w	r2, r2, #16
  4017bc:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4017be:	e7be      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
	ul_value &= ~(uint32_t)GMII_ISOLATE;
  4017c0:	9b01      	ldr	r3, [sp, #4]
  4017c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  4017c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  4017ca:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  4017cc:	2200      	movs	r2, #0
  4017ce:	4629      	mov	r1, r5
  4017d0:	4620      	mov	r0, r4
  4017d2:	4e35      	ldr	r6, [pc, #212]	; (4018a8 <ethernet_phy_auto_negotiate+0x190>)
  4017d4:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017d6:	4603      	mov	r3, r0
  4017d8:	b9b0      	cbnz	r0, 401808 <ethernet_phy_auto_negotiate+0xf0>
  4017da:	4e34      	ldr	r6, [pc, #208]	; (4018ac <ethernet_phy_auto_negotiate+0x194>)
		uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMSR, &ul_value);
  4017dc:	f04f 0801 	mov.w	r8, #1
  4017e0:	4f30      	ldr	r7, [pc, #192]	; (4018a4 <ethernet_phy_auto_negotiate+0x18c>)
  4017e2:	ab01      	add	r3, sp, #4
  4017e4:	4642      	mov	r2, r8
  4017e6:	4629      	mov	r1, r5
  4017e8:	4620      	mov	r0, r4
  4017ea:	47b8      	blx	r7
		if (uc_rc != GMAC_OK) {
  4017ec:	4603      	mov	r3, r0
  4017ee:	b980      	cbnz	r0, 401812 <ethernet_phy_auto_negotiate+0xfa>
		if (ul_value & GMII_AUTONEG_COMP) {
  4017f0:	9b01      	ldr	r3, [sp, #4]
  4017f2:	f013 0f20 	tst.w	r3, #32
  4017f6:	d111      	bne.n	40181c <ethernet_phy_auto_negotiate+0x104>
			if (++ul_retry_count >= ul_retry_max) {
  4017f8:	3e01      	subs	r6, #1
  4017fa:	d1f2      	bne.n	4017e2 <ethernet_phy_auto_negotiate+0xca>
  4017fc:	6823      	ldr	r3, [r4, #0]
  4017fe:	f023 0310 	bic.w	r3, r3, #16
  401802:	6023      	str	r3, [r4, #0]
				return GMAC_TIMEOUT;
  401804:	2301      	movs	r3, #1
  401806:	e79a      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
  401808:	6822      	ldr	r2, [r4, #0]
  40180a:	f022 0210 	bic.w	r2, r2, #16
  40180e:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401810:	e795      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
  401812:	6822      	ldr	r2, [r4, #0]
  401814:	f022 0210 	bic.w	r2, r2, #16
  401818:	6022      	str	r2, [r4, #0]
			return uc_rc;
  40181a:	e790      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_ANLPAR, &ul_phy_analpar);
  40181c:	466b      	mov	r3, sp
  40181e:	2205      	movs	r2, #5
  401820:	4629      	mov	r1, r5
  401822:	4620      	mov	r0, r4
  401824:	4d1f      	ldr	r5, [pc, #124]	; (4018a4 <ethernet_phy_auto_negotiate+0x18c>)
  401826:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  401828:	4603      	mov	r3, r0
  40182a:	b980      	cbnz	r0, 40184e <ethernet_phy_auto_negotiate+0x136>
	if ((ul_phy_anar & ul_phy_analpar) & GMII_100TX_FDX) {
  40182c:	9a00      	ldr	r2, [sp, #0]
  40182e:	f412 7f80 	tst.w	r2, #256	; 0x100
  401832:	d113      	bne.n	40185c <ethernet_phy_auto_negotiate+0x144>
	} else if ((ul_phy_anar & ul_phy_analpar) & GMII_10_FDX) {
  401834:	f012 0f40 	tst.w	r2, #64	; 0x40
  401838:	d12c      	bne.n	401894 <ethernet_phy_auto_negotiate+0x17c>
	if (uc_speed) {
  40183a:	f012 0f80 	tst.w	r2, #128	; 0x80
		uc_fd = false;
  40183e:	bf08      	it	eq
  401840:	4602      	moveq	r2, r0
  401842:	d109      	bne.n	401858 <ethernet_phy_auto_negotiate+0x140>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  401844:	6861      	ldr	r1, [r4, #4]
  401846:	f021 0101 	bic.w	r1, r1, #1
  40184a:	6061      	str	r1, [r4, #4]
  40184c:	e00b      	b.n	401866 <ethernet_phy_auto_negotiate+0x14e>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40184e:	6822      	ldr	r2, [r4, #0]
  401850:	f022 0210 	bic.w	r2, r2, #16
  401854:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401856:	e772      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
		uc_fd = false;
  401858:	4602      	mov	r2, r0
  40185a:	e000      	b.n	40185e <ethernet_phy_auto_negotiate+0x146>
		uc_fd = true;
  40185c:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  40185e:	6861      	ldr	r1, [r4, #4]
  401860:	f041 0101 	orr.w	r1, r1, #1
  401864:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  401866:	b1ba      	cbz	r2, 401898 <ethernet_phy_auto_negotiate+0x180>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  401868:	6862      	ldr	r2, [r4, #4]
  40186a:	f042 0202 	orr.w	r2, r2, #2
  40186e:	6062      	str	r2, [r4, #4]
			p_gmac->GMAC_UR &= ~GMAC_UR_RMII;
  401870:	68e2      	ldr	r2, [r4, #12]
  401872:	f022 0201 	bic.w	r2, r2, #1
  401876:	60e2      	str	r2, [r4, #12]
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  401878:	4a0d      	ldr	r2, [pc, #52]	; (4018b0 <ethernet_phy_auto_negotiate+0x198>)
  40187a:	6811      	ldr	r1, [r2, #0]
  40187c:	f041 0108 	orr.w	r1, r1, #8
  401880:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  401882:	6811      	ldr	r1, [r2, #0]
  401884:	f041 0104 	orr.w	r1, r1, #4
  401888:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40188a:	6822      	ldr	r2, [r4, #0]
  40188c:	f022 0210 	bic.w	r2, r2, #16
  401890:	6022      	str	r2, [r4, #0]
	return uc_rc;
  401892:	e754      	b.n	40173e <ethernet_phy_auto_negotiate+0x26>
		uc_fd = true;
  401894:	2201      	movs	r2, #1
  401896:	e7d5      	b.n	401844 <ethernet_phy_auto_negotiate+0x12c>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  401898:	6862      	ldr	r2, [r4, #4]
  40189a:	f022 0202 	bic.w	r2, r2, #2
  40189e:	6062      	str	r2, [r4, #4]
  4018a0:	e7e6      	b.n	401870 <ethernet_phy_auto_negotiate+0x158>
  4018a2:	bf00      	nop
  4018a4:	00401aa1 	.word	0x00401aa1
  4018a8:	00401b01 	.word	0x00401b01
  4018ac:	000f4240 	.word	0x000f4240
  4018b0:	40050000 	.word	0x40050000

004018b4 <ethernet_phy_reset>:
 * \param uc_phy_addr PHY address.
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_reset(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  4018b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018b8:	b083      	sub	sp, #12
  4018ba:	4605      	mov	r5, r0
  4018bc:	4689      	mov	r9, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  4018be:	6803      	ldr	r3, [r0, #0]
  4018c0:	f043 0310 	orr.w	r3, r3, #16
  4018c4:	6003      	str	r3, [r0, #0]
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
	uint8_t uc_rc = GMAC_TIMEOUT;

	gmac_enable_management(p_gmac, true);

	ul_bmcr = GMII_RESET;
  4018c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018ca:	ae02      	add	r6, sp, #8
  4018cc:	f846 3d04 	str.w	r3, [r6, #-4]!
	gmac_phy_write(p_gmac, uc_phy_address, GMII_BMCR, ul_bmcr);
  4018d0:	2200      	movs	r2, #0
  4018d2:	4c0e      	ldr	r4, [pc, #56]	; (40190c <ethernet_phy_reset+0x58>)
  4018d4:	47a0      	blx	r4
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
  4018d6:	240a      	movs	r4, #10

	do {
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMCR, &ul_bmcr);
  4018d8:	f04f 0800 	mov.w	r8, #0
  4018dc:	4f0c      	ldr	r7, [pc, #48]	; (401910 <ethernet_phy_reset+0x5c>)
  4018de:	4633      	mov	r3, r6
  4018e0:	4642      	mov	r2, r8
  4018e2:	4649      	mov	r1, r9
  4018e4:	4628      	mov	r0, r5
  4018e6:	47b8      	blx	r7
		ul_timeout--;
  4018e8:	3c01      	subs	r4, #1
	} while ((ul_bmcr & GMII_RESET) && ul_timeout);
  4018ea:	9b01      	ldr	r3, [sp, #4]
  4018ec:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4018f0:	d001      	beq.n	4018f6 <ethernet_phy_reset+0x42>
  4018f2:	2c00      	cmp	r4, #0
  4018f4:	d1f3      	bne.n	4018de <ethernet_phy_reset+0x2a>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4018f6:	682b      	ldr	r3, [r5, #0]
  4018f8:	f023 0310 	bic.w	r3, r3, #16
  4018fc:	602b      	str	r3, [r5, #0]
	if (ul_timeout) {
		uc_rc = GMAC_OK;
	}

	return (uc_rc);
}
  4018fe:	fab4 f084 	clz	r0, r4
  401902:	0940      	lsrs	r0, r0, #5
  401904:	b003      	add	sp, #12
  401906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40190a:	bf00      	nop
  40190c:	00401b01 	.word	0x00401b01
  401910:	00401aa1 	.word	0x00401aa1

00401914 <ethernet_phy_init>:
{
  401914:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401918:	b085      	sub	sp, #20
  40191a:	4606      	mov	r6, r0
  40191c:	4688      	mov	r8, r1
  40191e:	4615      	mov	r5, r2
	pio_set_output(PIN_GMAC_RESET_PIO, PIN_GMAC_RESET_MASK, 1,  false, true);
  401920:	2401      	movs	r4, #1
  401922:	9400      	str	r4, [sp, #0]
  401924:	2300      	movs	r3, #0
  401926:	4622      	mov	r2, r4
  401928:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40192c:	4843      	ldr	r0, [pc, #268]	; (401a3c <ethernet_phy_init+0x128>)
  40192e:	4f44      	ldr	r7, [pc, #272]	; (401a40 <ethernet_phy_init+0x12c>)
  401930:	47b8      	blx	r7
	pio_set_input(PIN_GMAC_INT_PIO, PIN_GMAC_INT_MASK, PIO_PULLUP);
  401932:	4622      	mov	r2, r4
  401934:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401938:	4842      	ldr	r0, [pc, #264]	; (401a44 <ethernet_phy_init+0x130>)
  40193a:	4b43      	ldr	r3, [pc, #268]	; (401a48 <ethernet_phy_init+0x134>)
  40193c:	4798      	blx	r3
	pio_set_peripheral(PIN_GMAC_PIO, PIN_GMAC_PERIPH, PIN_GMAC_MASK);
  40193e:	f240 32ff 	movw	r2, #1023	; 0x3ff
  401942:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401946:	4841      	ldr	r0, [pc, #260]	; (401a4c <ethernet_phy_init+0x138>)
  401948:	4b41      	ldr	r3, [pc, #260]	; (401a50 <ethernet_phy_init+0x13c>)
  40194a:	4798      	blx	r3
	ethernet_phy_reset(GMAC,uc_phy_addr);
  40194c:	4641      	mov	r1, r8
  40194e:	4841      	ldr	r0, [pc, #260]	; (401a54 <ethernet_phy_init+0x140>)
  401950:	4b41      	ldr	r3, [pc, #260]	; (401a58 <ethernet_phy_init+0x144>)
  401952:	4798      	blx	r3
	if (ul_mck > GMAC_MCK_SPEED_240MHZ) {
  401954:	4b41      	ldr	r3, [pc, #260]	; (401a5c <ethernet_phy_init+0x148>)
  401956:	429d      	cmp	r5, r3
  401958:	d85d      	bhi.n	401a16 <ethernet_phy_init+0x102>
	} else if (ul_mck > GMAC_MCK_SPEED_160MHZ) {
  40195a:	4b41      	ldr	r3, [pc, #260]	; (401a60 <ethernet_phy_init+0x14c>)
  40195c:	429d      	cmp	r5, r3
  40195e:	d80f      	bhi.n	401980 <ethernet_phy_init+0x6c>
	} else if (ul_mck > GMAC_MCK_SPEED_120MHZ) {
  401960:	4b40      	ldr	r3, [pc, #256]	; (401a64 <ethernet_phy_init+0x150>)
  401962:	429d      	cmp	r5, r3
  401964:	d83e      	bhi.n	4019e4 <ethernet_phy_init+0xd0>
	} else if (ul_mck > GMAC_MCK_SPEED_80MHZ) {
  401966:	4b40      	ldr	r3, [pc, #256]	; (401a68 <ethernet_phy_init+0x154>)
  401968:	429d      	cmp	r5, r3
  40196a:	d83e      	bhi.n	4019ea <ethernet_phy_init+0xd6>
	} else if (ul_mck > GMAC_MCK_SPEED_40MHZ) {
  40196c:	4b3f      	ldr	r3, [pc, #252]	; (401a6c <ethernet_phy_init+0x158>)
  40196e:	429d      	cmp	r5, r3
  401970:	d83e      	bhi.n	4019f0 <ethernet_phy_init+0xdc>
		ul_clk = GMAC_NCFGR_CLK_MCK_8;
  401972:	4b3f      	ldr	r3, [pc, #252]	; (401a70 <ethernet_phy_init+0x15c>)
  401974:	429d      	cmp	r5, r3
  401976:	bf8c      	ite	hi
  401978:	f44f 2380 	movhi.w	r3, #262144	; 0x40000
  40197c:	2300      	movls	r3, #0
  40197e:	e001      	b.n	401984 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_96;
  401980:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
	p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CLK_Msk;
  401984:	6872      	ldr	r2, [r6, #4]
  401986:	f422 12e0 	bic.w	r2, r2, #1835008	; 0x1c0000
  40198a:	6072      	str	r2, [r6, #4]
	p_gmac->GMAC_NCFGR |= ul_clk;
  40198c:	6875      	ldr	r5, [r6, #4]
  40198e:	431d      	orrs	r5, r3
  401990:	6075      	str	r5, [r6, #4]
	uint32_t ul_value = 0;
  401992:	ab04      	add	r3, sp, #16
  401994:	2200      	movs	r2, #0
  401996:	f843 2d04 	str.w	r2, [r3, #-4]!
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  40199a:	6832      	ldr	r2, [r6, #0]
  40199c:	f042 0210 	orr.w	r2, r2, #16
  4019a0:	6032      	str	r2, [r6, #0]
	gmac_phy_read(p_gmac, uc_phy_addr, GMII_PHYID1, &ul_value);
  4019a2:	2202      	movs	r2, #2
  4019a4:	4641      	mov	r1, r8
  4019a6:	4630      	mov	r0, r6
  4019a8:	4c32      	ldr	r4, [pc, #200]	; (401a74 <ethernet_phy_init+0x160>)
  4019aa:	47a0      	blx	r4
	if (ul_value != GMII_OUI_MSB) {
  4019ac:	9b03      	ldr	r3, [sp, #12]
  4019ae:	2b22      	cmp	r3, #34	; 0x22
  4019b0:	d035      	beq.n	401a1e <ethernet_phy_init+0x10a>
  4019b2:	4644      	mov	r4, r8
  4019b4:	2520      	movs	r5, #32
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  4019b6:	f04f 0902 	mov.w	r9, #2
  4019ba:	4f2e      	ldr	r7, [pc, #184]	; (401a74 <ethernet_phy_init+0x160>)
			uc_phy_address = (uc_phy_address + 1) & 0x1F;
  4019bc:	3401      	adds	r4, #1
  4019be:	f004 041f 	and.w	r4, r4, #31
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  4019c2:	ab03      	add	r3, sp, #12
  4019c4:	464a      	mov	r2, r9
  4019c6:	4621      	mov	r1, r4
  4019c8:	4630      	mov	r0, r6
  4019ca:	47b8      	blx	r7
			if (ul_value == GMII_OUI_MSB) {
  4019cc:	9b03      	ldr	r3, [sp, #12]
  4019ce:	2b22      	cmp	r3, #34	; 0x22
  4019d0:	d011      	beq.n	4019f6 <ethernet_phy_init+0xe2>
  4019d2:	1e6b      	subs	r3, r5, #1
		for (uc_cnt = uc_start_addr; uc_cnt <= ETH_PHY_MAX_ADDR; uc_cnt++) {
  4019d4:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
  4019d8:	d1f0      	bne.n	4019bc <ethernet_phy_init+0xa8>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4019da:	6833      	ldr	r3, [r6, #0]
  4019dc:	f023 0310 	bic.w	r3, r3, #16
  4019e0:	6033      	str	r3, [r6, #0]
  4019e2:	e018      	b.n	401a16 <ethernet_phy_init+0x102>
		ul_clk = GMAC_NCFGR_CLK_MCK_64;
  4019e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  4019e8:	e7cc      	b.n	401984 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_48;
  4019ea:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
  4019ee:	e7c9      	b.n	401984 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_32;
  4019f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4019f4:	e7c6      	b.n	401984 <ethernet_phy_init+0x70>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4019f6:	6833      	ldr	r3, [r6, #0]
  4019f8:	f023 0310 	bic.w	r3, r3, #16
  4019fc:	6033      	str	r3, [r6, #0]
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  4019fe:	ab03      	add	r3, sp, #12
  401a00:	2201      	movs	r2, #1
  401a02:	4621      	mov	r1, r4
  401a04:	4630      	mov	r0, r6
  401a06:	4d1b      	ldr	r5, [pc, #108]	; (401a74 <ethernet_phy_init+0x160>)
  401a08:	47a8      	blx	r5
	if (uc_phy != uc_phy_addr) {
  401a0a:	45a0      	cmp	r8, r4
  401a0c:	d003      	beq.n	401a16 <ethernet_phy_init+0x102>
		ethernet_phy_reset(p_gmac, uc_phy_addr);
  401a0e:	4641      	mov	r1, r8
  401a10:	4630      	mov	r0, r6
  401a12:	4b11      	ldr	r3, [pc, #68]	; (401a58 <ethernet_phy_init+0x144>)
  401a14:	4798      	blx	r3
}
  401a16:	2000      	movs	r0, #0
  401a18:	b005      	add	sp, #20
  401a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401a1e:	6833      	ldr	r3, [r6, #0]
  401a20:	f023 0310 	bic.w	r3, r3, #16
  401a24:	6033      	str	r3, [r6, #0]
	if (uc_rc != 0xFF) {
  401a26:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
  401a2a:	d0f4      	beq.n	401a16 <ethernet_phy_init+0x102>
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  401a2c:	ab03      	add	r3, sp, #12
  401a2e:	2201      	movs	r2, #1
  401a30:	4641      	mov	r1, r8
  401a32:	4630      	mov	r0, r6
  401a34:	4c0f      	ldr	r4, [pc, #60]	; (401a74 <ethernet_phy_init+0x160>)
  401a36:	47a0      	blx	r4
  401a38:	e7ed      	b.n	401a16 <ethernet_phy_init+0x102>
  401a3a:	bf00      	nop
  401a3c:	400e1200 	.word	0x400e1200
  401a40:	00401e65 	.word	0x00401e65
  401a44:	400e0e00 	.word	0x400e0e00
  401a48:	00401e2f 	.word	0x00401e2f
  401a4c:	400e1400 	.word	0x400e1400
  401a50:	00401d9d 	.word	0x00401d9d
  401a54:	40050000 	.word	0x40050000
  401a58:	004018b5 	.word	0x004018b5
  401a5c:	0e4e1c00 	.word	0x0e4e1c00
  401a60:	09896800 	.word	0x09896800
  401a64:	07270e00 	.word	0x07270e00
  401a68:	04c4b400 	.word	0x04c4b400
  401a6c:	02625a00 	.word	0x02625a00
  401a70:	01312d00 	.word	0x01312d00
  401a74:	00401aa1 	.word	0x00401aa1

00401a78 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401a78:	6943      	ldr	r3, [r0, #20]
  401a7a:	f013 0f02 	tst.w	r3, #2
  401a7e:	d002      	beq.n	401a86 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401a80:	61c1      	str	r1, [r0, #28]
	return 0;
  401a82:	2000      	movs	r0, #0
  401a84:	4770      	bx	lr
		return 1;
  401a86:	2001      	movs	r0, #1
}
  401a88:	4770      	bx	lr

00401a8a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401a8a:	6943      	ldr	r3, [r0, #20]
  401a8c:	f013 0f01 	tst.w	r3, #1
  401a90:	d003      	beq.n	401a9a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401a92:	6983      	ldr	r3, [r0, #24]
  401a94:	700b      	strb	r3, [r1, #0]
	return 0;
  401a96:	2000      	movs	r0, #0
  401a98:	4770      	bx	lr
		return 1;
  401a9a:	2001      	movs	r0, #1
}
  401a9c:	4770      	bx	lr
	...

00401aa0 <gmac_phy_read>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_read(Gmac* p_gmac, uint8_t uc_phy_address, uint8_t uc_address,
		uint32_t* p_value)
{
  401aa0:	b410      	push	{r4}
  401aa2:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401aa4:	6884      	ldr	r4, [r0, #8]
  401aa6:	f014 0f04 	tst.w	r4, #4
  401aaa:	d0fb      	beq.n	401aa4 <gmac_phy_read+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401aac:	0492      	lsls	r2, r2, #18
  401aae:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401ab2:	4a11      	ldr	r2, [pc, #68]	; (401af8 <gmac_phy_read+0x58>)
  401ab4:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401ab6:	05c9      	lsls	r1, r1, #23
  401ab8:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401abc:	430a      	orrs	r2, r1
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401abe:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401ac0:	2200      	movs	r2, #0
  401ac2:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401ac4:	490d      	ldr	r1, [pc, #52]	; (401afc <gmac_phy_read+0x5c>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401ac6:	6882      	ldr	r2, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401ac8:	f012 0f04 	tst.w	r2, #4
  401acc:	d107      	bne.n	401ade <gmac_phy_read+0x3e>
		ul_retry_count++;
  401ace:	9a01      	ldr	r2, [sp, #4]
  401ad0:	3201      	adds	r2, #1
  401ad2:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401ad4:	9a01      	ldr	r2, [sp, #4]
  401ad6:	428a      	cmp	r2, r1
  401ad8:	d9f5      	bls.n	401ac6 <gmac_phy_read+0x26>
	gmac_maintain_phy(p_gmac, uc_phy_address, uc_address, 1, 0);

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
  401ada:	2001      	movs	r0, #1
  401adc:	e007      	b.n	401aee <gmac_phy_read+0x4e>
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401ade:	6882      	ldr	r2, [r0, #8]
  401ae0:	f012 0f04 	tst.w	r2, #4
  401ae4:	d0fb      	beq.n	401ade <gmac_phy_read+0x3e>
	return (uint16_t) (p_gmac->GMAC_MAN & GMAC_MAN_DATA_Msk);
  401ae6:	6b42      	ldr	r2, [r0, #52]	; 0x34
	}
	*p_value = gmac_get_phy_data(p_gmac);
  401ae8:	b292      	uxth	r2, r2
  401aea:	601a      	str	r2, [r3, #0]
	return GMAC_OK;
  401aec:	2000      	movs	r0, #0
}
  401aee:	b003      	add	sp, #12
  401af0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401af4:	4770      	bx	lr
  401af6:	bf00      	nop
  401af8:	60020000 	.word	0x60020000
  401afc:	000f423f 	.word	0x000f423f

00401b00 <gmac_phy_write>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_write(Gmac* p_gmac, uint8_t uc_phy_address,
		uint8_t uc_address, uint32_t ul_value)
{
  401b00:	b410      	push	{r4}
  401b02:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401b04:	6884      	ldr	r4, [r0, #8]
  401b06:	f014 0f04 	tst.w	r4, #4
  401b0a:	d0fb      	beq.n	401b04 <gmac_phy_write+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401b0c:	0492      	lsls	r2, r2, #18
  401b0e:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401b12:	4a0e      	ldr	r2, [pc, #56]	; (401b4c <gmac_phy_write+0x4c>)
  401b14:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401b16:	05c9      	lsls	r1, r1, #23
  401b18:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401b1c:	430a      	orrs	r2, r1
  401b1e:	b29b      	uxth	r3, r3
  401b20:	431a      	orrs	r2, r3
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401b22:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401b24:	2300      	movs	r3, #0
  401b26:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401b28:	4a09      	ldr	r2, [pc, #36]	; (401b50 <gmac_phy_write+0x50>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401b2a:	6883      	ldr	r3, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401b2c:	f013 0f04 	tst.w	r3, #4
  401b30:	d107      	bne.n	401b42 <gmac_phy_write+0x42>
		ul_retry_count++;
  401b32:	9b01      	ldr	r3, [sp, #4]
  401b34:	3301      	adds	r3, #1
  401b36:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401b38:	9b01      	ldr	r3, [sp, #4]
  401b3a:	4293      	cmp	r3, r2
  401b3c:	d9f5      	bls.n	401b2a <gmac_phy_write+0x2a>
			return GMAC_TIMEOUT;
  401b3e:	2001      	movs	r0, #1
  401b40:	e000      	b.n	401b44 <gmac_phy_write+0x44>
	return GMAC_OK;
  401b42:	2000      	movs	r0, #0

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
	}
	return GMAC_OK;
}
  401b44:	b003      	add	sp, #12
  401b46:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b4a:	4770      	bx	lr
  401b4c:	50020000 	.word	0x50020000
  401b50:	000f423f 	.word	0x000f423f

00401b54 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401b54:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  401b56:	4810      	ldr	r0, [pc, #64]	; (401b98 <sysclk_init+0x44>)
  401b58:	4b10      	ldr	r3, [pc, #64]	; (401b9c <sysclk_init+0x48>)
  401b5a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401b5c:	213e      	movs	r1, #62	; 0x3e
  401b5e:	2000      	movs	r0, #0
  401b60:	4b0f      	ldr	r3, [pc, #60]	; (401ba0 <sysclk_init+0x4c>)
  401b62:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401b64:	4c0f      	ldr	r4, [pc, #60]	; (401ba4 <sysclk_init+0x50>)
  401b66:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401b68:	2800      	cmp	r0, #0
  401b6a:	d0fc      	beq.n	401b66 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401b6c:	4b0e      	ldr	r3, [pc, #56]	; (401ba8 <sysclk_init+0x54>)
  401b6e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401b70:	4a0e      	ldr	r2, [pc, #56]	; (401bac <sysclk_init+0x58>)
  401b72:	4b0f      	ldr	r3, [pc, #60]	; (401bb0 <sysclk_init+0x5c>)
  401b74:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  401b76:	4c0f      	ldr	r4, [pc, #60]	; (401bb4 <sysclk_init+0x60>)
  401b78:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401b7a:	2800      	cmp	r0, #0
  401b7c:	d0fc      	beq.n	401b78 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401b7e:	2002      	movs	r0, #2
  401b80:	4b0d      	ldr	r3, [pc, #52]	; (401bb8 <sysclk_init+0x64>)
  401b82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401b84:	2000      	movs	r0, #0
  401b86:	4b0d      	ldr	r3, [pc, #52]	; (401bbc <sysclk_init+0x68>)
  401b88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401b8a:	4b0d      	ldr	r3, [pc, #52]	; (401bc0 <sysclk_init+0x6c>)
  401b8c:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  401b8e:	4802      	ldr	r0, [pc, #8]	; (401b98 <sysclk_init+0x44>)
  401b90:	4b02      	ldr	r3, [pc, #8]	; (401b9c <sysclk_init+0x48>)
  401b92:	4798      	blx	r3
  401b94:	bd10      	pop	{r4, pc}
  401b96:	bf00      	nop
  401b98:	08f0d180 	.word	0x08f0d180
  401b9c:	00402261 	.word	0x00402261
  401ba0:	00401fe5 	.word	0x00401fe5
  401ba4:	00402039 	.word	0x00402039
  401ba8:	00402049 	.word	0x00402049
  401bac:	20183f01 	.word	0x20183f01
  401bb0:	400e0600 	.word	0x400e0600
  401bb4:	00402059 	.word	0x00402059
  401bb8:	00401f49 	.word	0x00401f49
  401bbc:	00401f81 	.word	0x00401f81
  401bc0:	00402155 	.word	0x00402155

00401bc4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401bc4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401bc6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401bca:	4b6e      	ldr	r3, [pc, #440]	; (401d84 <board_init+0x1c0>)
  401bcc:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401bce:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  401bd2:	4a6d      	ldr	r2, [pc, #436]	; (401d88 <board_init+0x1c4>)
  401bd4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401bd6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  401bda:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
  401bdc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401be0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401be4:	4b69      	ldr	r3, [pc, #420]	; (401d8c <board_init+0x1c8>)
  401be6:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401bea:	f022 0201 	bic.w	r2, r2, #1
  401bee:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401bf2:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401bf6:	f022 0201 	bic.w	r2, r2, #1
  401bfa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  401bfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401c02:	f3bf 8f6f 	isb	sy
  401c06:	200a      	movs	r0, #10
  401c08:	4c61      	ldr	r4, [pc, #388]	; (401d90 <board_init+0x1cc>)
  401c0a:	47a0      	blx	r4
  401c0c:	200b      	movs	r0, #11
  401c0e:	47a0      	blx	r4
  401c10:	200c      	movs	r0, #12
  401c12:	47a0      	blx	r4
  401c14:	2010      	movs	r0, #16
  401c16:	47a0      	blx	r4
  401c18:	2011      	movs	r0, #17
  401c1a:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c1c:	4b5d      	ldr	r3, [pc, #372]	; (401d94 <board_init+0x1d0>)
  401c1e:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c22:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c24:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c28:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c2a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401c2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c32:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c34:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  401c38:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401c3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401c3e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401c40:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  401c42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401c46:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401c48:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401c4c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401c4e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401c50:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401c54:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401c56:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401c5a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401c5e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401c62:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401c66:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401c68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401c6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401c6e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401c70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401c74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401c76:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401c7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401c7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401c7e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401c82:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401c84:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401c86:	4844      	ldr	r0, [pc, #272]	; (401d98 <board_init+0x1d4>)
  401c88:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  401c8c:	f041 0110 	orr.w	r1, r1, #16
  401c90:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  401c94:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  401c98:	2110      	movs	r1, #16
  401c9a:	6601      	str	r1, [r0, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401c9c:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
		base->PIO_MDDR = mask;
  401ca0:	6541      	str	r1, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401ca2:	6241      	str	r1, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401ca4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401ca8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401caa:	430c      	orrs	r4, r1
  401cac:	6704      	str	r4, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401cae:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401cb0:	430c      	orrs	r4, r1
  401cb2:	6744      	str	r4, [r0, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401cb4:	6041      	str	r1, [r0, #4]
		base->PIO_PUDR = mask;
  401cb6:	2008      	movs	r0, #8
  401cb8:	6618      	str	r0, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401cba:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401cbe:	6558      	str	r0, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401cc0:	6258      	str	r0, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401cc2:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401cc6:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401cc8:	f024 0408 	bic.w	r4, r4, #8
  401ccc:	671c      	str	r4, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401cce:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  401cd0:	f024 0408 	bic.w	r4, r4, #8
  401cd4:	675c      	str	r4, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401cd6:	6058      	str	r0, [r3, #4]
		base->PIO_PUDR = mask;
  401cd8:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401cda:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401cde:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401ce0:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401ce2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401ce6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401ce8:	f020 0010 	bic.w	r0, r0, #16
  401cec:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401cee:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401cf0:	f020 0010 	bic.w	r0, r0, #16
  401cf4:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401cf6:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401cf8:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401cfc:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401d00:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d02:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d06:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d08:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d0a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d0e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401d10:	4308      	orrs	r0, r1
  401d12:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d14:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401d16:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  401d1a:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d1c:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401d1e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d24:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d26:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d2c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d2e:	4311      	orrs	r1, r2
  401d30:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d32:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d34:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401d38:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d3a:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401d3c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401d40:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d46:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d48:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d4e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d50:	4311      	orrs	r1, r2
  401d52:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d54:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d56:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
  401d5a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d5c:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401d5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401d62:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d64:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d68:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d6a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d70:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d72:	4311      	orrs	r1, r2
  401d74:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d76:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d78:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
  401d7c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d7e:	605a      	str	r2, [r3, #4]
  401d80:	bd10      	pop	{r4, pc}
  401d82:	bf00      	nop
  401d84:	400e1850 	.word	0x400e1850
  401d88:	5a00080c 	.word	0x5a00080c
  401d8c:	e000ed00 	.word	0xe000ed00
  401d90:	00402069 	.word	0x00402069
  401d94:	400e1200 	.word	0x400e1200
  401d98:	40088000 	.word	0x40088000

00401d9c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401d9c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401d9e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401da2:	d03a      	beq.n	401e1a <pio_set_peripheral+0x7e>
  401da4:	d813      	bhi.n	401dce <pio_set_peripheral+0x32>
  401da6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401daa:	d025      	beq.n	401df8 <pio_set_peripheral+0x5c>
  401dac:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401db0:	d10a      	bne.n	401dc8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401db2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401db4:	4313      	orrs	r3, r2
  401db6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401db8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401dba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401dbc:	400b      	ands	r3, r1
  401dbe:	ea23 0302 	bic.w	r3, r3, r2
  401dc2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401dc4:	6042      	str	r2, [r0, #4]
  401dc6:	4770      	bx	lr
	switch (ul_type) {
  401dc8:	2900      	cmp	r1, #0
  401dca:	d1fb      	bne.n	401dc4 <pio_set_peripheral+0x28>
  401dcc:	4770      	bx	lr
  401dce:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401dd2:	d021      	beq.n	401e18 <pio_set_peripheral+0x7c>
  401dd4:	d809      	bhi.n	401dea <pio_set_peripheral+0x4e>
  401dd6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401dda:	d1f3      	bne.n	401dc4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ddc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401dde:	4313      	orrs	r3, r2
  401de0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401de2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401de4:	4313      	orrs	r3, r2
  401de6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401de8:	e7ec      	b.n	401dc4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  401dea:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401dee:	d013      	beq.n	401e18 <pio_set_peripheral+0x7c>
  401df0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401df4:	d010      	beq.n	401e18 <pio_set_peripheral+0x7c>
  401df6:	e7e5      	b.n	401dc4 <pio_set_peripheral+0x28>
{
  401df8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401dfa:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401dfc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401dfe:	43d3      	mvns	r3, r2
  401e00:	4021      	ands	r1, r4
  401e02:	461c      	mov	r4, r3
  401e04:	4019      	ands	r1, r3
  401e06:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e08:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401e0a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401e0c:	400b      	ands	r3, r1
  401e0e:	4023      	ands	r3, r4
  401e10:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401e12:	6042      	str	r2, [r0, #4]
}
  401e14:	f85d 4b04 	ldr.w	r4, [sp], #4
  401e18:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e1a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401e1c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401e1e:	400b      	ands	r3, r1
  401e20:	ea23 0302 	bic.w	r3, r3, r2
  401e24:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e26:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e28:	4313      	orrs	r3, r2
  401e2a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401e2c:	e7ca      	b.n	401dc4 <pio_set_peripheral+0x28>

00401e2e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401e2e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401e30:	f012 0f01 	tst.w	r2, #1
  401e34:	d10d      	bne.n	401e52 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401e36:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401e38:	f012 0f0a 	tst.w	r2, #10
  401e3c:	d00b      	beq.n	401e56 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401e3e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401e40:	f012 0f02 	tst.w	r2, #2
  401e44:	d109      	bne.n	401e5a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401e46:	f012 0f08 	tst.w	r2, #8
  401e4a:	d008      	beq.n	401e5e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401e4c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401e50:	e005      	b.n	401e5e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401e52:	6641      	str	r1, [r0, #100]	; 0x64
  401e54:	e7f0      	b.n	401e38 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401e56:	6241      	str	r1, [r0, #36]	; 0x24
  401e58:	e7f2      	b.n	401e40 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401e5a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401e5e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401e60:	6001      	str	r1, [r0, #0]
  401e62:	4770      	bx	lr

00401e64 <pio_set_output>:
{
  401e64:	b410      	push	{r4}
  401e66:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401e68:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401e6a:	b94c      	cbnz	r4, 401e80 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401e6c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401e6e:	b14b      	cbz	r3, 401e84 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401e70:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401e72:	b94a      	cbnz	r2, 401e88 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401e74:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401e76:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401e78:	6001      	str	r1, [r0, #0]
}
  401e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
  401e7e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401e80:	6641      	str	r1, [r0, #100]	; 0x64
  401e82:	e7f4      	b.n	401e6e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401e84:	6541      	str	r1, [r0, #84]	; 0x54
  401e86:	e7f4      	b.n	401e72 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401e88:	6301      	str	r1, [r0, #48]	; 0x30
  401e8a:	e7f4      	b.n	401e76 <pio_set_output+0x12>

00401e8c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401e8c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401e8e:	4770      	bx	lr

00401e90 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401e90:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401e92:	4770      	bx	lr

00401e94 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e98:	4604      	mov	r4, r0
  401e9a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e9c:	4b0e      	ldr	r3, [pc, #56]	; (401ed8 <pio_handler_process+0x44>)
  401e9e:	4798      	blx	r3
  401ea0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401ea2:	4620      	mov	r0, r4
  401ea4:	4b0d      	ldr	r3, [pc, #52]	; (401edc <pio_handler_process+0x48>)
  401ea6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401ea8:	4005      	ands	r5, r0
  401eaa:	d013      	beq.n	401ed4 <pio_handler_process+0x40>
  401eac:	4c0c      	ldr	r4, [pc, #48]	; (401ee0 <pio_handler_process+0x4c>)
  401eae:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401eb2:	e003      	b.n	401ebc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401eb4:	42b4      	cmp	r4, r6
  401eb6:	d00d      	beq.n	401ed4 <pio_handler_process+0x40>
  401eb8:	3410      	adds	r4, #16
		while (status != 0) {
  401eba:	b15d      	cbz	r5, 401ed4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401ebc:	6820      	ldr	r0, [r4, #0]
  401ebe:	4540      	cmp	r0, r8
  401ec0:	d1f8      	bne.n	401eb4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ec2:	6861      	ldr	r1, [r4, #4]
  401ec4:	4229      	tst	r1, r5
  401ec6:	d0f5      	beq.n	401eb4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ec8:	68e3      	ldr	r3, [r4, #12]
  401eca:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ecc:	6863      	ldr	r3, [r4, #4]
  401ece:	ea25 0503 	bic.w	r5, r5, r3
  401ed2:	e7ef      	b.n	401eb4 <pio_handler_process+0x20>
  401ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ed8:	00401e8d 	.word	0x00401e8d
  401edc:	00401e91 	.word	0x00401e91
  401ee0:	20407230 	.word	0x20407230

00401ee4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401ee4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401ee6:	210a      	movs	r1, #10
  401ee8:	4801      	ldr	r0, [pc, #4]	; (401ef0 <PIOA_Handler+0xc>)
  401eea:	4b02      	ldr	r3, [pc, #8]	; (401ef4 <PIOA_Handler+0x10>)
  401eec:	4798      	blx	r3
  401eee:	bd08      	pop	{r3, pc}
  401ef0:	400e0e00 	.word	0x400e0e00
  401ef4:	00401e95 	.word	0x00401e95

00401ef8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401ef8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401efa:	210b      	movs	r1, #11
  401efc:	4801      	ldr	r0, [pc, #4]	; (401f04 <PIOB_Handler+0xc>)
  401efe:	4b02      	ldr	r3, [pc, #8]	; (401f08 <PIOB_Handler+0x10>)
  401f00:	4798      	blx	r3
  401f02:	bd08      	pop	{r3, pc}
  401f04:	400e1000 	.word	0x400e1000
  401f08:	00401e95 	.word	0x00401e95

00401f0c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401f0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401f0e:	210c      	movs	r1, #12
  401f10:	4801      	ldr	r0, [pc, #4]	; (401f18 <PIOC_Handler+0xc>)
  401f12:	4b02      	ldr	r3, [pc, #8]	; (401f1c <PIOC_Handler+0x10>)
  401f14:	4798      	blx	r3
  401f16:	bd08      	pop	{r3, pc}
  401f18:	400e1200 	.word	0x400e1200
  401f1c:	00401e95 	.word	0x00401e95

00401f20 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f20:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401f22:	2110      	movs	r1, #16
  401f24:	4801      	ldr	r0, [pc, #4]	; (401f2c <PIOD_Handler+0xc>)
  401f26:	4b02      	ldr	r3, [pc, #8]	; (401f30 <PIOD_Handler+0x10>)
  401f28:	4798      	blx	r3
  401f2a:	bd08      	pop	{r3, pc}
  401f2c:	400e1400 	.word	0x400e1400
  401f30:	00401e95 	.word	0x00401e95

00401f34 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401f34:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401f36:	2111      	movs	r1, #17
  401f38:	4801      	ldr	r0, [pc, #4]	; (401f40 <PIOE_Handler+0xc>)
  401f3a:	4b02      	ldr	r3, [pc, #8]	; (401f44 <PIOE_Handler+0x10>)
  401f3c:	4798      	blx	r3
  401f3e:	bd08      	pop	{r3, pc}
  401f40:	400e1600 	.word	0x400e1600
  401f44:	00401e95 	.word	0x00401e95

00401f48 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401f48:	2803      	cmp	r0, #3
  401f4a:	d011      	beq.n	401f70 <pmc_mck_set_division+0x28>
  401f4c:	2804      	cmp	r0, #4
  401f4e:	d012      	beq.n	401f76 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401f50:	2802      	cmp	r0, #2
  401f52:	bf0c      	ite	eq
  401f54:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401f58:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401f5a:	4a08      	ldr	r2, [pc, #32]	; (401f7c <pmc_mck_set_division+0x34>)
  401f5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401f62:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401f64:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401f66:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401f68:	f013 0f08 	tst.w	r3, #8
  401f6c:	d0fb      	beq.n	401f66 <pmc_mck_set_division+0x1e>
}
  401f6e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401f70:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401f74:	e7f1      	b.n	401f5a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401f76:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401f7a:	e7ee      	b.n	401f5a <pmc_mck_set_division+0x12>
  401f7c:	400e0600 	.word	0x400e0600

00401f80 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401f80:	4a17      	ldr	r2, [pc, #92]	; (401fe0 <pmc_switch_mck_to_pllack+0x60>)
  401f82:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401f88:	4318      	orrs	r0, r3
  401f8a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f8c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401f8e:	f013 0f08 	tst.w	r3, #8
  401f92:	d10a      	bne.n	401faa <pmc_switch_mck_to_pllack+0x2a>
  401f94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401f98:	4911      	ldr	r1, [pc, #68]	; (401fe0 <pmc_switch_mck_to_pllack+0x60>)
  401f9a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401f9c:	f012 0f08 	tst.w	r2, #8
  401fa0:	d103      	bne.n	401faa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fa2:	3b01      	subs	r3, #1
  401fa4:	d1f9      	bne.n	401f9a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401fa6:	2001      	movs	r0, #1
  401fa8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401faa:	4a0d      	ldr	r2, [pc, #52]	; (401fe0 <pmc_switch_mck_to_pllack+0x60>)
  401fac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401fae:	f023 0303 	bic.w	r3, r3, #3
  401fb2:	f043 0302 	orr.w	r3, r3, #2
  401fb6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fb8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401fba:	f013 0f08 	tst.w	r3, #8
  401fbe:	d10a      	bne.n	401fd6 <pmc_switch_mck_to_pllack+0x56>
  401fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401fc4:	4906      	ldr	r1, [pc, #24]	; (401fe0 <pmc_switch_mck_to_pllack+0x60>)
  401fc6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401fc8:	f012 0f08 	tst.w	r2, #8
  401fcc:	d105      	bne.n	401fda <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fce:	3b01      	subs	r3, #1
  401fd0:	d1f9      	bne.n	401fc6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401fd2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401fd4:	4770      	bx	lr
	return 0;
  401fd6:	2000      	movs	r0, #0
  401fd8:	4770      	bx	lr
  401fda:	2000      	movs	r0, #0
  401fdc:	4770      	bx	lr
  401fde:	bf00      	nop
  401fe0:	400e0600 	.word	0x400e0600

00401fe4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401fe4:	b9a0      	cbnz	r0, 402010 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401fe6:	480e      	ldr	r0, [pc, #56]	; (402020 <pmc_switch_mainck_to_xtal+0x3c>)
  401fe8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401fea:	0209      	lsls	r1, r1, #8
  401fec:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401fee:	4a0d      	ldr	r2, [pc, #52]	; (402024 <pmc_switch_mainck_to_xtal+0x40>)
  401ff0:	401a      	ands	r2, r3
  401ff2:	4b0d      	ldr	r3, [pc, #52]	; (402028 <pmc_switch_mainck_to_xtal+0x44>)
  401ff4:	4313      	orrs	r3, r2
  401ff6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ff8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401ffa:	4602      	mov	r2, r0
  401ffc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401ffe:	f013 0f01 	tst.w	r3, #1
  402002:	d0fb      	beq.n	401ffc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402004:	4a06      	ldr	r2, [pc, #24]	; (402020 <pmc_switch_mainck_to_xtal+0x3c>)
  402006:	6a11      	ldr	r1, [r2, #32]
  402008:	4b08      	ldr	r3, [pc, #32]	; (40202c <pmc_switch_mainck_to_xtal+0x48>)
  40200a:	430b      	orrs	r3, r1
  40200c:	6213      	str	r3, [r2, #32]
  40200e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402010:	4903      	ldr	r1, [pc, #12]	; (402020 <pmc_switch_mainck_to_xtal+0x3c>)
  402012:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402014:	4a06      	ldr	r2, [pc, #24]	; (402030 <pmc_switch_mainck_to_xtal+0x4c>)
  402016:	401a      	ands	r2, r3
  402018:	4b06      	ldr	r3, [pc, #24]	; (402034 <pmc_switch_mainck_to_xtal+0x50>)
  40201a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40201c:	620b      	str	r3, [r1, #32]
  40201e:	4770      	bx	lr
  402020:	400e0600 	.word	0x400e0600
  402024:	ffc8fffc 	.word	0xffc8fffc
  402028:	00370001 	.word	0x00370001
  40202c:	01370000 	.word	0x01370000
  402030:	fec8fffc 	.word	0xfec8fffc
  402034:	01370002 	.word	0x01370002

00402038 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402038:	4b02      	ldr	r3, [pc, #8]	; (402044 <pmc_osc_is_ready_mainck+0xc>)
  40203a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40203c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402040:	4770      	bx	lr
  402042:	bf00      	nop
  402044:	400e0600 	.word	0x400e0600

00402048 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402048:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40204c:	4b01      	ldr	r3, [pc, #4]	; (402054 <pmc_disable_pllack+0xc>)
  40204e:	629a      	str	r2, [r3, #40]	; 0x28
  402050:	4770      	bx	lr
  402052:	bf00      	nop
  402054:	400e0600 	.word	0x400e0600

00402058 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402058:	4b02      	ldr	r3, [pc, #8]	; (402064 <pmc_is_locked_pllack+0xc>)
  40205a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40205c:	f000 0002 	and.w	r0, r0, #2
  402060:	4770      	bx	lr
  402062:	bf00      	nop
  402064:	400e0600 	.word	0x400e0600

00402068 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  402068:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40206c:	4b05      	ldr	r3, [pc, #20]	; (402084 <pmc_enable_periph_clk+0x1c>)
  40206e:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  402072:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  402076:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  40207a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40207e:	2000      	movs	r0, #0
  402080:	4770      	bx	lr
  402082:	bf00      	nop
  402084:	400e0600 	.word	0x400e0600

00402088 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402088:	e7fe      	b.n	402088 <Dummy_Handler>
	...

0040208c <Reset_Handler>:
{
  40208c:	b500      	push	{lr}
  40208e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402090:	4b25      	ldr	r3, [pc, #148]	; (402128 <Reset_Handler+0x9c>)
  402092:	4a26      	ldr	r2, [pc, #152]	; (40212c <Reset_Handler+0xa0>)
  402094:	429a      	cmp	r2, r3
  402096:	d010      	beq.n	4020ba <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  402098:	4b25      	ldr	r3, [pc, #148]	; (402130 <Reset_Handler+0xa4>)
  40209a:	4a23      	ldr	r2, [pc, #140]	; (402128 <Reset_Handler+0x9c>)
  40209c:	429a      	cmp	r2, r3
  40209e:	d20c      	bcs.n	4020ba <Reset_Handler+0x2e>
  4020a0:	3b01      	subs	r3, #1
  4020a2:	1a9b      	subs	r3, r3, r2
  4020a4:	f023 0303 	bic.w	r3, r3, #3
  4020a8:	3304      	adds	r3, #4
  4020aa:	4413      	add	r3, r2
  4020ac:	491f      	ldr	r1, [pc, #124]	; (40212c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4020ae:	f851 0b04 	ldr.w	r0, [r1], #4
  4020b2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4020b6:	429a      	cmp	r2, r3
  4020b8:	d1f9      	bne.n	4020ae <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4020ba:	4b1e      	ldr	r3, [pc, #120]	; (402134 <Reset_Handler+0xa8>)
  4020bc:	4a1e      	ldr	r2, [pc, #120]	; (402138 <Reset_Handler+0xac>)
  4020be:	429a      	cmp	r2, r3
  4020c0:	d20a      	bcs.n	4020d8 <Reset_Handler+0x4c>
  4020c2:	3b01      	subs	r3, #1
  4020c4:	1a9b      	subs	r3, r3, r2
  4020c6:	f023 0303 	bic.w	r3, r3, #3
  4020ca:	3304      	adds	r3, #4
  4020cc:	4413      	add	r3, r2
                *pDest++ = 0;
  4020ce:	2100      	movs	r1, #0
  4020d0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4020d4:	4293      	cmp	r3, r2
  4020d6:	d1fb      	bne.n	4020d0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4020d8:	4a18      	ldr	r2, [pc, #96]	; (40213c <Reset_Handler+0xb0>)
  4020da:	4b19      	ldr	r3, [pc, #100]	; (402140 <Reset_Handler+0xb4>)
  4020dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4020e0:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4020e2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4020e6:	fab3 f383 	clz	r3, r3
  4020ea:	095b      	lsrs	r3, r3, #5
  4020ec:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4020ee:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4020f0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4020f4:	2200      	movs	r2, #0
  4020f6:	4b13      	ldr	r3, [pc, #76]	; (402144 <Reset_Handler+0xb8>)
  4020f8:	701a      	strb	r2, [r3, #0]
	return flags;
  4020fa:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4020fc:	4a12      	ldr	r2, [pc, #72]	; (402148 <Reset_Handler+0xbc>)
  4020fe:	6813      	ldr	r3, [r2, #0]
  402100:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402104:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  402106:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40210a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40210e:	b129      	cbz	r1, 40211c <Reset_Handler+0x90>
		cpu_irq_enable();
  402110:	2201      	movs	r2, #1
  402112:	4b0c      	ldr	r3, [pc, #48]	; (402144 <Reset_Handler+0xb8>)
  402114:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  402116:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40211a:	b662      	cpsie	i
        __libc_init_array();
  40211c:	4b0b      	ldr	r3, [pc, #44]	; (40214c <Reset_Handler+0xc0>)
  40211e:	4798      	blx	r3
        main();
  402120:	4b0b      	ldr	r3, [pc, #44]	; (402150 <Reset_Handler+0xc4>)
  402122:	4798      	blx	r3
  402124:	e7fe      	b.n	402124 <Reset_Handler+0x98>
  402126:	bf00      	nop
  402128:	20400000 	.word	0x20400000
  40212c:	00405b6c 	.word	0x00405b6c
  402130:	204009d8 	.word	0x204009d8
  402134:	20407c20 	.word	0x20407c20
  402138:	204009d8 	.word	0x204009d8
  40213c:	e000ed00 	.word	0xe000ed00
  402140:	00400000 	.word	0x00400000
  402144:	20400024 	.word	0x20400024
  402148:	e000ed88 	.word	0xe000ed88
  40214c:	0040295d 	.word	0x0040295d
  402150:	004024ed 	.word	0x004024ed

00402154 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402154:	4b3b      	ldr	r3, [pc, #236]	; (402244 <SystemCoreClockUpdate+0xf0>)
  402156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402158:	f003 0303 	and.w	r3, r3, #3
  40215c:	2b01      	cmp	r3, #1
  40215e:	d01d      	beq.n	40219c <SystemCoreClockUpdate+0x48>
  402160:	b183      	cbz	r3, 402184 <SystemCoreClockUpdate+0x30>
  402162:	2b02      	cmp	r3, #2
  402164:	d036      	beq.n	4021d4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402166:	4b37      	ldr	r3, [pc, #220]	; (402244 <SystemCoreClockUpdate+0xf0>)
  402168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40216a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40216e:	2b70      	cmp	r3, #112	; 0x70
  402170:	d05f      	beq.n	402232 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402172:	4b34      	ldr	r3, [pc, #208]	; (402244 <SystemCoreClockUpdate+0xf0>)
  402174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402176:	4934      	ldr	r1, [pc, #208]	; (402248 <SystemCoreClockUpdate+0xf4>)
  402178:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40217c:	680b      	ldr	r3, [r1, #0]
  40217e:	40d3      	lsrs	r3, r2
  402180:	600b      	str	r3, [r1, #0]
  402182:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402184:	4b31      	ldr	r3, [pc, #196]	; (40224c <SystemCoreClockUpdate+0xf8>)
  402186:	695b      	ldr	r3, [r3, #20]
  402188:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40218c:	bf14      	ite	ne
  40218e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402192:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402196:	4b2c      	ldr	r3, [pc, #176]	; (402248 <SystemCoreClockUpdate+0xf4>)
  402198:	601a      	str	r2, [r3, #0]
  40219a:	e7e4      	b.n	402166 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40219c:	4b29      	ldr	r3, [pc, #164]	; (402244 <SystemCoreClockUpdate+0xf0>)
  40219e:	6a1b      	ldr	r3, [r3, #32]
  4021a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4021a4:	d003      	beq.n	4021ae <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4021a6:	4a2a      	ldr	r2, [pc, #168]	; (402250 <SystemCoreClockUpdate+0xfc>)
  4021a8:	4b27      	ldr	r3, [pc, #156]	; (402248 <SystemCoreClockUpdate+0xf4>)
  4021aa:	601a      	str	r2, [r3, #0]
  4021ac:	e7db      	b.n	402166 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021ae:	4a29      	ldr	r2, [pc, #164]	; (402254 <SystemCoreClockUpdate+0x100>)
  4021b0:	4b25      	ldr	r3, [pc, #148]	; (402248 <SystemCoreClockUpdate+0xf4>)
  4021b2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4021b4:	4b23      	ldr	r3, [pc, #140]	; (402244 <SystemCoreClockUpdate+0xf0>)
  4021b6:	6a1b      	ldr	r3, [r3, #32]
  4021b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021bc:	2b10      	cmp	r3, #16
  4021be:	d005      	beq.n	4021cc <SystemCoreClockUpdate+0x78>
  4021c0:	2b20      	cmp	r3, #32
  4021c2:	d1d0      	bne.n	402166 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4021c4:	4a22      	ldr	r2, [pc, #136]	; (402250 <SystemCoreClockUpdate+0xfc>)
  4021c6:	4b20      	ldr	r3, [pc, #128]	; (402248 <SystemCoreClockUpdate+0xf4>)
  4021c8:	601a      	str	r2, [r3, #0]
          break;
  4021ca:	e7cc      	b.n	402166 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4021cc:	4a22      	ldr	r2, [pc, #136]	; (402258 <SystemCoreClockUpdate+0x104>)
  4021ce:	4b1e      	ldr	r3, [pc, #120]	; (402248 <SystemCoreClockUpdate+0xf4>)
  4021d0:	601a      	str	r2, [r3, #0]
          break;
  4021d2:	e7c8      	b.n	402166 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4021d4:	4b1b      	ldr	r3, [pc, #108]	; (402244 <SystemCoreClockUpdate+0xf0>)
  4021d6:	6a1b      	ldr	r3, [r3, #32]
  4021d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4021dc:	d016      	beq.n	40220c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4021de:	4a1c      	ldr	r2, [pc, #112]	; (402250 <SystemCoreClockUpdate+0xfc>)
  4021e0:	4b19      	ldr	r3, [pc, #100]	; (402248 <SystemCoreClockUpdate+0xf4>)
  4021e2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4021e4:	4b17      	ldr	r3, [pc, #92]	; (402244 <SystemCoreClockUpdate+0xf0>)
  4021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021e8:	f003 0303 	and.w	r3, r3, #3
  4021ec:	2b02      	cmp	r3, #2
  4021ee:	d1ba      	bne.n	402166 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021f0:	4a14      	ldr	r2, [pc, #80]	; (402244 <SystemCoreClockUpdate+0xf0>)
  4021f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4021f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4021f6:	4814      	ldr	r0, [pc, #80]	; (402248 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021f8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4021fc:	6803      	ldr	r3, [r0, #0]
  4021fe:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402202:	b2d2      	uxtb	r2, r2
  402204:	fbb3 f3f2 	udiv	r3, r3, r2
  402208:	6003      	str	r3, [r0, #0]
  40220a:	e7ac      	b.n	402166 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40220c:	4a11      	ldr	r2, [pc, #68]	; (402254 <SystemCoreClockUpdate+0x100>)
  40220e:	4b0e      	ldr	r3, [pc, #56]	; (402248 <SystemCoreClockUpdate+0xf4>)
  402210:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402212:	4b0c      	ldr	r3, [pc, #48]	; (402244 <SystemCoreClockUpdate+0xf0>)
  402214:	6a1b      	ldr	r3, [r3, #32]
  402216:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40221a:	2b10      	cmp	r3, #16
  40221c:	d005      	beq.n	40222a <SystemCoreClockUpdate+0xd6>
  40221e:	2b20      	cmp	r3, #32
  402220:	d1e0      	bne.n	4021e4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  402222:	4a0b      	ldr	r2, [pc, #44]	; (402250 <SystemCoreClockUpdate+0xfc>)
  402224:	4b08      	ldr	r3, [pc, #32]	; (402248 <SystemCoreClockUpdate+0xf4>)
  402226:	601a      	str	r2, [r3, #0]
          break;
  402228:	e7dc      	b.n	4021e4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40222a:	4a0b      	ldr	r2, [pc, #44]	; (402258 <SystemCoreClockUpdate+0x104>)
  40222c:	4b06      	ldr	r3, [pc, #24]	; (402248 <SystemCoreClockUpdate+0xf4>)
  40222e:	601a      	str	r2, [r3, #0]
          break;
  402230:	e7d8      	b.n	4021e4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  402232:	4a05      	ldr	r2, [pc, #20]	; (402248 <SystemCoreClockUpdate+0xf4>)
  402234:	6813      	ldr	r3, [r2, #0]
  402236:	4909      	ldr	r1, [pc, #36]	; (40225c <SystemCoreClockUpdate+0x108>)
  402238:	fba1 1303 	umull	r1, r3, r1, r3
  40223c:	085b      	lsrs	r3, r3, #1
  40223e:	6013      	str	r3, [r2, #0]
  402240:	4770      	bx	lr
  402242:	bf00      	nop
  402244:	400e0600 	.word	0x400e0600
  402248:	20400028 	.word	0x20400028
  40224c:	400e1810 	.word	0x400e1810
  402250:	00b71b00 	.word	0x00b71b00
  402254:	003d0900 	.word	0x003d0900
  402258:	007a1200 	.word	0x007a1200
  40225c:	aaaaaaab 	.word	0xaaaaaaab

00402260 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402260:	4b16      	ldr	r3, [pc, #88]	; (4022bc <system_init_flash+0x5c>)
  402262:	4298      	cmp	r0, r3
  402264:	d913      	bls.n	40228e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402266:	4b16      	ldr	r3, [pc, #88]	; (4022c0 <system_init_flash+0x60>)
  402268:	4298      	cmp	r0, r3
  40226a:	d915      	bls.n	402298 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40226c:	4b15      	ldr	r3, [pc, #84]	; (4022c4 <system_init_flash+0x64>)
  40226e:	4298      	cmp	r0, r3
  402270:	d916      	bls.n	4022a0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402272:	4b15      	ldr	r3, [pc, #84]	; (4022c8 <system_init_flash+0x68>)
  402274:	4298      	cmp	r0, r3
  402276:	d917      	bls.n	4022a8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402278:	4b14      	ldr	r3, [pc, #80]	; (4022cc <system_init_flash+0x6c>)
  40227a:	4298      	cmp	r0, r3
  40227c:	d918      	bls.n	4022b0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40227e:	4b14      	ldr	r3, [pc, #80]	; (4022d0 <system_init_flash+0x70>)
  402280:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402282:	bf94      	ite	ls
  402284:	4a13      	ldrls	r2, [pc, #76]	; (4022d4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402286:	4a14      	ldrhi	r2, [pc, #80]	; (4022d8 <system_init_flash+0x78>)
  402288:	4b14      	ldr	r3, [pc, #80]	; (4022dc <system_init_flash+0x7c>)
  40228a:	601a      	str	r2, [r3, #0]
  40228c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40228e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402292:	4b12      	ldr	r3, [pc, #72]	; (4022dc <system_init_flash+0x7c>)
  402294:	601a      	str	r2, [r3, #0]
  402296:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402298:	4a11      	ldr	r2, [pc, #68]	; (4022e0 <system_init_flash+0x80>)
  40229a:	4b10      	ldr	r3, [pc, #64]	; (4022dc <system_init_flash+0x7c>)
  40229c:	601a      	str	r2, [r3, #0]
  40229e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4022a0:	4a10      	ldr	r2, [pc, #64]	; (4022e4 <system_init_flash+0x84>)
  4022a2:	4b0e      	ldr	r3, [pc, #56]	; (4022dc <system_init_flash+0x7c>)
  4022a4:	601a      	str	r2, [r3, #0]
  4022a6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4022a8:	4a0f      	ldr	r2, [pc, #60]	; (4022e8 <system_init_flash+0x88>)
  4022aa:	4b0c      	ldr	r3, [pc, #48]	; (4022dc <system_init_flash+0x7c>)
  4022ac:	601a      	str	r2, [r3, #0]
  4022ae:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4022b0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4022b4:	4b09      	ldr	r3, [pc, #36]	; (4022dc <system_init_flash+0x7c>)
  4022b6:	601a      	str	r2, [r3, #0]
  4022b8:	4770      	bx	lr
  4022ba:	bf00      	nop
  4022bc:	015ef3bf 	.word	0x015ef3bf
  4022c0:	02bde77f 	.word	0x02bde77f
  4022c4:	041cdb3f 	.word	0x041cdb3f
  4022c8:	057bceff 	.word	0x057bceff
  4022cc:	06dac2bf 	.word	0x06dac2bf
  4022d0:	0839b67f 	.word	0x0839b67f
  4022d4:	04000500 	.word	0x04000500
  4022d8:	04000600 	.word	0x04000600
  4022dc:	400e0c00 	.word	0x400e0c00
  4022e0:	04000100 	.word	0x04000100
  4022e4:	04000200 	.word	0x04000200
  4022e8:	04000300 	.word	0x04000300

004022ec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4022ec:	4b0a      	ldr	r3, [pc, #40]	; (402318 <_sbrk+0x2c>)
  4022ee:	681b      	ldr	r3, [r3, #0]
  4022f0:	b153      	cbz	r3, 402308 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4022f2:	4b09      	ldr	r3, [pc, #36]	; (402318 <_sbrk+0x2c>)
  4022f4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4022f6:	181a      	adds	r2, r3, r0
  4022f8:	4908      	ldr	r1, [pc, #32]	; (40231c <_sbrk+0x30>)
  4022fa:	4291      	cmp	r1, r2
  4022fc:	db08      	blt.n	402310 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4022fe:	4610      	mov	r0, r2
  402300:	4a05      	ldr	r2, [pc, #20]	; (402318 <_sbrk+0x2c>)
  402302:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402304:	4618      	mov	r0, r3
  402306:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402308:	4a05      	ldr	r2, [pc, #20]	; (402320 <_sbrk+0x34>)
  40230a:	4b03      	ldr	r3, [pc, #12]	; (402318 <_sbrk+0x2c>)
  40230c:	601a      	str	r2, [r3, #0]
  40230e:	e7f0      	b.n	4022f2 <_sbrk+0x6>
		return (caddr_t) -1;	
  402310:	f04f 30ff 	mov.w	r0, #4294967295
}
  402314:	4770      	bx	lr
  402316:	bf00      	nop
  402318:	204072a0 	.word	0x204072a0
  40231c:	2045fffc 	.word	0x2045fffc
  402320:	20409e20 	.word	0x20409e20

00402324 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402324:	f04f 30ff 	mov.w	r0, #4294967295
  402328:	4770      	bx	lr

0040232a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40232a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40232e:	604b      	str	r3, [r1, #4]

	return 0;
}
  402330:	2000      	movs	r0, #0
  402332:	4770      	bx	lr

00402334 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402334:	2001      	movs	r0, #1
  402336:	4770      	bx	lr

00402338 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402338:	2000      	movs	r0, #0
  40233a:	4770      	bx	lr

0040233c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40233c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40233e:	b083      	sub	sp, #12
  402340:	4605      	mov	r5, r0
  402342:	460c      	mov	r4, r1
	uint32_t val = 0;
  402344:	2300      	movs	r3, #0
  402346:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402348:	4b2a      	ldr	r3, [pc, #168]	; (4023f4 <usart_serial_getchar+0xb8>)
  40234a:	4298      	cmp	r0, r3
  40234c:	d013      	beq.n	402376 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40234e:	4b2a      	ldr	r3, [pc, #168]	; (4023f8 <usart_serial_getchar+0xbc>)
  402350:	4298      	cmp	r0, r3
  402352:	d018      	beq.n	402386 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402354:	4b29      	ldr	r3, [pc, #164]	; (4023fc <usart_serial_getchar+0xc0>)
  402356:	4298      	cmp	r0, r3
  402358:	d01d      	beq.n	402396 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40235a:	4b29      	ldr	r3, [pc, #164]	; (402400 <usart_serial_getchar+0xc4>)
  40235c:	429d      	cmp	r5, r3
  40235e:	d022      	beq.n	4023a6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402360:	4b28      	ldr	r3, [pc, #160]	; (402404 <usart_serial_getchar+0xc8>)
  402362:	429d      	cmp	r5, r3
  402364:	d027      	beq.n	4023b6 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402366:	4b28      	ldr	r3, [pc, #160]	; (402408 <usart_serial_getchar+0xcc>)
  402368:	429d      	cmp	r5, r3
  40236a:	d02e      	beq.n	4023ca <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40236c:	4b27      	ldr	r3, [pc, #156]	; (40240c <usart_serial_getchar+0xd0>)
  40236e:	429d      	cmp	r5, r3
  402370:	d035      	beq.n	4023de <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402372:	b003      	add	sp, #12
  402374:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402376:	461f      	mov	r7, r3
  402378:	4e25      	ldr	r6, [pc, #148]	; (402410 <usart_serial_getchar+0xd4>)
  40237a:	4621      	mov	r1, r4
  40237c:	4638      	mov	r0, r7
  40237e:	47b0      	blx	r6
  402380:	2800      	cmp	r0, #0
  402382:	d1fa      	bne.n	40237a <usart_serial_getchar+0x3e>
  402384:	e7e9      	b.n	40235a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402386:	461f      	mov	r7, r3
  402388:	4e21      	ldr	r6, [pc, #132]	; (402410 <usart_serial_getchar+0xd4>)
  40238a:	4621      	mov	r1, r4
  40238c:	4638      	mov	r0, r7
  40238e:	47b0      	blx	r6
  402390:	2800      	cmp	r0, #0
  402392:	d1fa      	bne.n	40238a <usart_serial_getchar+0x4e>
  402394:	e7e4      	b.n	402360 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  402396:	461f      	mov	r7, r3
  402398:	4e1d      	ldr	r6, [pc, #116]	; (402410 <usart_serial_getchar+0xd4>)
  40239a:	4621      	mov	r1, r4
  40239c:	4638      	mov	r0, r7
  40239e:	47b0      	blx	r6
  4023a0:	2800      	cmp	r0, #0
  4023a2:	d1fa      	bne.n	40239a <usart_serial_getchar+0x5e>
  4023a4:	e7df      	b.n	402366 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4023a6:	461f      	mov	r7, r3
  4023a8:	4e19      	ldr	r6, [pc, #100]	; (402410 <usart_serial_getchar+0xd4>)
  4023aa:	4621      	mov	r1, r4
  4023ac:	4638      	mov	r0, r7
  4023ae:	47b0      	blx	r6
  4023b0:	2800      	cmp	r0, #0
  4023b2:	d1fa      	bne.n	4023aa <usart_serial_getchar+0x6e>
  4023b4:	e7da      	b.n	40236c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4023b6:	461e      	mov	r6, r3
  4023b8:	4d16      	ldr	r5, [pc, #88]	; (402414 <usart_serial_getchar+0xd8>)
  4023ba:	a901      	add	r1, sp, #4
  4023bc:	4630      	mov	r0, r6
  4023be:	47a8      	blx	r5
  4023c0:	2800      	cmp	r0, #0
  4023c2:	d1fa      	bne.n	4023ba <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  4023c4:	9b01      	ldr	r3, [sp, #4]
  4023c6:	7023      	strb	r3, [r4, #0]
  4023c8:	e7d3      	b.n	402372 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4023ca:	461e      	mov	r6, r3
  4023cc:	4d11      	ldr	r5, [pc, #68]	; (402414 <usart_serial_getchar+0xd8>)
  4023ce:	a901      	add	r1, sp, #4
  4023d0:	4630      	mov	r0, r6
  4023d2:	47a8      	blx	r5
  4023d4:	2800      	cmp	r0, #0
  4023d6:	d1fa      	bne.n	4023ce <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4023d8:	9b01      	ldr	r3, [sp, #4]
  4023da:	7023      	strb	r3, [r4, #0]
  4023dc:	e7c9      	b.n	402372 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4023de:	461e      	mov	r6, r3
  4023e0:	4d0c      	ldr	r5, [pc, #48]	; (402414 <usart_serial_getchar+0xd8>)
  4023e2:	a901      	add	r1, sp, #4
  4023e4:	4630      	mov	r0, r6
  4023e6:	47a8      	blx	r5
  4023e8:	2800      	cmp	r0, #0
  4023ea:	d1fa      	bne.n	4023e2 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4023ec:	9b01      	ldr	r3, [sp, #4]
  4023ee:	7023      	strb	r3, [r4, #0]
}
  4023f0:	e7bf      	b.n	402372 <usart_serial_getchar+0x36>
  4023f2:	bf00      	nop
  4023f4:	400e0800 	.word	0x400e0800
  4023f8:	400e0a00 	.word	0x400e0a00
  4023fc:	400e1a00 	.word	0x400e1a00
  402400:	400e1c00 	.word	0x400e1c00
  402404:	40024000 	.word	0x40024000
  402408:	40028000 	.word	0x40028000
  40240c:	4002c000 	.word	0x4002c000
  402410:	00401a8b 	.word	0x00401a8b
  402414:	00400af7 	.word	0x00400af7

00402418 <usart_serial_putchar>:
{
  402418:	b570      	push	{r4, r5, r6, lr}
  40241a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  40241c:	4b2a      	ldr	r3, [pc, #168]	; (4024c8 <usart_serial_putchar+0xb0>)
  40241e:	4298      	cmp	r0, r3
  402420:	d013      	beq.n	40244a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  402422:	4b2a      	ldr	r3, [pc, #168]	; (4024cc <usart_serial_putchar+0xb4>)
  402424:	4298      	cmp	r0, r3
  402426:	d019      	beq.n	40245c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402428:	4b29      	ldr	r3, [pc, #164]	; (4024d0 <usart_serial_putchar+0xb8>)
  40242a:	4298      	cmp	r0, r3
  40242c:	d01f      	beq.n	40246e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40242e:	4b29      	ldr	r3, [pc, #164]	; (4024d4 <usart_serial_putchar+0xbc>)
  402430:	4298      	cmp	r0, r3
  402432:	d025      	beq.n	402480 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402434:	4b28      	ldr	r3, [pc, #160]	; (4024d8 <usart_serial_putchar+0xc0>)
  402436:	4298      	cmp	r0, r3
  402438:	d02b      	beq.n	402492 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40243a:	4b28      	ldr	r3, [pc, #160]	; (4024dc <usart_serial_putchar+0xc4>)
  40243c:	4298      	cmp	r0, r3
  40243e:	d031      	beq.n	4024a4 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402440:	4b27      	ldr	r3, [pc, #156]	; (4024e0 <usart_serial_putchar+0xc8>)
  402442:	4298      	cmp	r0, r3
  402444:	d037      	beq.n	4024b6 <usart_serial_putchar+0x9e>
	return 0;
  402446:	2000      	movs	r0, #0
}
  402448:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40244a:	461e      	mov	r6, r3
  40244c:	4d25      	ldr	r5, [pc, #148]	; (4024e4 <usart_serial_putchar+0xcc>)
  40244e:	4621      	mov	r1, r4
  402450:	4630      	mov	r0, r6
  402452:	47a8      	blx	r5
  402454:	2800      	cmp	r0, #0
  402456:	d1fa      	bne.n	40244e <usart_serial_putchar+0x36>
		return 1;
  402458:	2001      	movs	r0, #1
  40245a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40245c:	461e      	mov	r6, r3
  40245e:	4d21      	ldr	r5, [pc, #132]	; (4024e4 <usart_serial_putchar+0xcc>)
  402460:	4621      	mov	r1, r4
  402462:	4630      	mov	r0, r6
  402464:	47a8      	blx	r5
  402466:	2800      	cmp	r0, #0
  402468:	d1fa      	bne.n	402460 <usart_serial_putchar+0x48>
		return 1;
  40246a:	2001      	movs	r0, #1
  40246c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40246e:	461e      	mov	r6, r3
  402470:	4d1c      	ldr	r5, [pc, #112]	; (4024e4 <usart_serial_putchar+0xcc>)
  402472:	4621      	mov	r1, r4
  402474:	4630      	mov	r0, r6
  402476:	47a8      	blx	r5
  402478:	2800      	cmp	r0, #0
  40247a:	d1fa      	bne.n	402472 <usart_serial_putchar+0x5a>
		return 1;
  40247c:	2001      	movs	r0, #1
  40247e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402480:	461e      	mov	r6, r3
  402482:	4d18      	ldr	r5, [pc, #96]	; (4024e4 <usart_serial_putchar+0xcc>)
  402484:	4621      	mov	r1, r4
  402486:	4630      	mov	r0, r6
  402488:	47a8      	blx	r5
  40248a:	2800      	cmp	r0, #0
  40248c:	d1fa      	bne.n	402484 <usart_serial_putchar+0x6c>
		return 1;
  40248e:	2001      	movs	r0, #1
  402490:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402492:	461e      	mov	r6, r3
  402494:	4d14      	ldr	r5, [pc, #80]	; (4024e8 <usart_serial_putchar+0xd0>)
  402496:	4621      	mov	r1, r4
  402498:	4630      	mov	r0, r6
  40249a:	47a8      	blx	r5
  40249c:	2800      	cmp	r0, #0
  40249e:	d1fa      	bne.n	402496 <usart_serial_putchar+0x7e>
		return 1;
  4024a0:	2001      	movs	r0, #1
  4024a2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4024a4:	461e      	mov	r6, r3
  4024a6:	4d10      	ldr	r5, [pc, #64]	; (4024e8 <usart_serial_putchar+0xd0>)
  4024a8:	4621      	mov	r1, r4
  4024aa:	4630      	mov	r0, r6
  4024ac:	47a8      	blx	r5
  4024ae:	2800      	cmp	r0, #0
  4024b0:	d1fa      	bne.n	4024a8 <usart_serial_putchar+0x90>
		return 1;
  4024b2:	2001      	movs	r0, #1
  4024b4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4024b6:	461e      	mov	r6, r3
  4024b8:	4d0b      	ldr	r5, [pc, #44]	; (4024e8 <usart_serial_putchar+0xd0>)
  4024ba:	4621      	mov	r1, r4
  4024bc:	4630      	mov	r0, r6
  4024be:	47a8      	blx	r5
  4024c0:	2800      	cmp	r0, #0
  4024c2:	d1fa      	bne.n	4024ba <usart_serial_putchar+0xa2>
		return 1;
  4024c4:	2001      	movs	r0, #1
  4024c6:	bd70      	pop	{r4, r5, r6, pc}
  4024c8:	400e0800 	.word	0x400e0800
  4024cc:	400e0a00 	.word	0x400e0a00
  4024d0:	400e1a00 	.word	0x400e1a00
  4024d4:	400e1c00 	.word	0x400e1c00
  4024d8:	40024000 	.word	0x40024000
  4024dc:	40028000 	.word	0x40028000
  4024e0:	4002c000 	.word	0x4002c000
  4024e4:	00401a79 	.word	0x00401a79
  4024e8:	00400ae1 	.word	0x00400ae1

004024ec <main>:
	stdio_serial_init(CONF_UART, &uart_serial_options);
}


int main (void)
{
  4024ec:	b570      	push	{r4, r5, r6, lr}
  4024ee:	b08a      	sub	sp, #40	; 0x28
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  4024f0:	4b35      	ldr	r3, [pc, #212]	; (4025c8 <main+0xdc>)
  4024f2:	4798      	blx	r3
	board_init();
  4024f4:	4b35      	ldr	r3, [pc, #212]	; (4025cc <main+0xe0>)
  4024f6:	4798      	blx	r3
  4024f8:	200e      	movs	r0, #14
  4024fa:	4e35      	ldr	r6, [pc, #212]	; (4025d0 <main+0xe4>)
  4024fc:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4024fe:	4d35      	ldr	r5, [pc, #212]	; (4025d4 <main+0xe8>)
  402500:	4b35      	ldr	r3, [pc, #212]	; (4025d8 <main+0xec>)
  402502:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402504:	4a35      	ldr	r2, [pc, #212]	; (4025dc <main+0xf0>)
  402506:	4b36      	ldr	r3, [pc, #216]	; (4025e0 <main+0xf4>)
  402508:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40250a:	4a36      	ldr	r2, [pc, #216]	; (4025e4 <main+0xf8>)
  40250c:	4b36      	ldr	r3, [pc, #216]	; (4025e8 <main+0xfc>)
  40250e:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  402510:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402514:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  402516:	23c0      	movs	r3, #192	; 0xc0
  402518:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  40251a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40251e:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  402520:	2400      	movs	r4, #0
  402522:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402524:	9408      	str	r4, [sp, #32]
  402526:	200e      	movs	r0, #14
  402528:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  40252a:	4a30      	ldr	r2, [pc, #192]	; (4025ec <main+0x100>)
  40252c:	a904      	add	r1, sp, #16
  40252e:	4628      	mov	r0, r5
  402530:	4b2f      	ldr	r3, [pc, #188]	; (4025f0 <main+0x104>)
  402532:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402534:	4628      	mov	r0, r5
  402536:	4b2f      	ldr	r3, [pc, #188]	; (4025f4 <main+0x108>)
  402538:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40253a:	4628      	mov	r0, r5
  40253c:	4b2e      	ldr	r3, [pc, #184]	; (4025f8 <main+0x10c>)
  40253e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402540:	4e2e      	ldr	r6, [pc, #184]	; (4025fc <main+0x110>)
  402542:	6833      	ldr	r3, [r6, #0]
  402544:	4621      	mov	r1, r4
  402546:	6898      	ldr	r0, [r3, #8]
  402548:	4d2d      	ldr	r5, [pc, #180]	; (402600 <main+0x114>)
  40254a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40254c:	6833      	ldr	r3, [r6, #0]
  40254e:	4621      	mov	r1, r4
  402550:	6858      	ldr	r0, [r3, #4]
  402552:	47a8      	blx	r5
	
	/* Initialize the console UART. */
	configure_console();

	puts(STRING_HEADER);
  402554:	482b      	ldr	r0, [pc, #172]	; (402604 <main+0x118>)
  402556:	4b2c      	ldr	r3, [pc, #176]	; (402608 <main+0x11c>)
  402558:	4798      	blx	r3
	
	if (!init_gmac_ethernet())
  40255a:	4b2c      	ldr	r3, [pc, #176]	; (40260c <main+0x120>)
  40255c:	4798      	blx	r3
  40255e:	b918      	cbnz	r0, 402568 <main+0x7c>
			// Handle input frame
			gmac_process_eth_packet((uint8_t *) gs_uc_eth_buffer, ul_frm_size);
			//artnetToCommand();
		}//end of process
	}//end of loop
}//end of program
  402560:	f04f 30ff 	mov.w	r0, #4294967295
  402564:	b00a      	add	sp, #40	; 0x28
  402566:	bd70      	pop	{r4, r5, r6, pc}
	gs_uc_mac_address[0], gs_uc_mac_address[1], gs_uc_mac_address[2],
  402568:	4829      	ldr	r0, [pc, #164]	; (402610 <main+0x124>)
	printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  40256a:	7883      	ldrb	r3, [r0, #2]
  40256c:	7842      	ldrb	r2, [r0, #1]
  40256e:	7801      	ldrb	r1, [r0, #0]
  402570:	7944      	ldrb	r4, [r0, #5]
  402572:	9402      	str	r4, [sp, #8]
  402574:	7904      	ldrb	r4, [r0, #4]
  402576:	9401      	str	r4, [sp, #4]
  402578:	78c0      	ldrb	r0, [r0, #3]
  40257a:	9000      	str	r0, [sp, #0]
  40257c:	4825      	ldr	r0, [pc, #148]	; (402614 <main+0x128>)
  40257e:	4c26      	ldr	r4, [pc, #152]	; (402618 <main+0x12c>)
  402580:	47a0      	blx	r4
	gs_uc_ip_address[2], gs_uc_ip_address[3]);
  402582:	4826      	ldr	r0, [pc, #152]	; (40261c <main+0x130>)
	printf("-- IP  %d.%d.%d.%d\n\r", gs_uc_ip_address[0], gs_uc_ip_address[1],
  402584:	7883      	ldrb	r3, [r0, #2]
  402586:	7842      	ldrb	r2, [r0, #1]
  402588:	7801      	ldrb	r1, [r0, #0]
  40258a:	78c0      	ldrb	r0, [r0, #3]
  40258c:	9000      	str	r0, [sp, #0]
  40258e:	4824      	ldr	r0, [pc, #144]	; (402620 <main+0x134>)
  402590:	47a0      	blx	r4
	puts("link detected\r");
  402592:	4824      	ldr	r0, [pc, #144]	; (402624 <main+0x138>)
  402594:	4b1c      	ldr	r3, [pc, #112]	; (402608 <main+0x11c>)
  402596:	4798      	blx	r3
	spi_master_initialize();
  402598:	4b23      	ldr	r3, [pc, #140]	; (402628 <main+0x13c>)
  40259a:	4798      	blx	r3
	nRF24_begin();
  40259c:	4b23      	ldr	r3, [pc, #140]	; (40262c <main+0x140>)
  40259e:	4798      	blx	r3
	nRF24_setPALevel(RF_PA_MIN);
  4025a0:	2000      	movs	r0, #0
  4025a2:	4b23      	ldr	r3, [pc, #140]	; (402630 <main+0x144>)
  4025a4:	4798      	blx	r3
	nRF24_stopListening();
  4025a6:	4b23      	ldr	r3, [pc, #140]	; (402634 <main+0x148>)
  4025a8:	4798      	blx	r3
	printDetails();	
  4025aa:	4b23      	ldr	r3, [pc, #140]	; (402638 <main+0x14c>)
  4025ac:	4798      	blx	r3
		if (GMAC_OK != read_dev_gmac()) {
  4025ae:	4c23      	ldr	r4, [pc, #140]	; (40263c <main+0x150>)
		if (ul_frm_size > 0) {
  4025b0:	4d23      	ldr	r5, [pc, #140]	; (402640 <main+0x154>)
			gmac_process_eth_packet((uint8_t *) gs_uc_eth_buffer, ul_frm_size);
  4025b2:	4e24      	ldr	r6, [pc, #144]	; (402644 <main+0x158>)
		if (GMAC_OK != read_dev_gmac()) {
  4025b4:	47a0      	blx	r4
  4025b6:	2800      	cmp	r0, #0
  4025b8:	d1fc      	bne.n	4025b4 <main+0xc8>
		if (ul_frm_size > 0) {
  4025ba:	6829      	ldr	r1, [r5, #0]
  4025bc:	2900      	cmp	r1, #0
  4025be:	d0f9      	beq.n	4025b4 <main+0xc8>
			gmac_process_eth_packet((uint8_t *) gs_uc_eth_buffer, ul_frm_size);
  4025c0:	4630      	mov	r0, r6
  4025c2:	4b21      	ldr	r3, [pc, #132]	; (402648 <main+0x15c>)
  4025c4:	4798      	blx	r3
  4025c6:	e7f5      	b.n	4025b4 <main+0xc8>
  4025c8:	00401b55 	.word	0x00401b55
  4025cc:	00401bc5 	.word	0x00401bc5
  4025d0:	00402069 	.word	0x00402069
  4025d4:	40028000 	.word	0x40028000
  4025d8:	20407bf4 	.word	0x20407bf4
  4025dc:	00402419 	.word	0x00402419
  4025e0:	20407bf0 	.word	0x20407bf0
  4025e4:	0040233d 	.word	0x0040233d
  4025e8:	204072d8 	.word	0x204072d8
  4025ec:	08f0d180 	.word	0x08f0d180
  4025f0:	00400a81 	.word	0x00400a81
  4025f4:	00400ad5 	.word	0x00400ad5
  4025f8:	00400adb 	.word	0x00400adb
  4025fc:	2040002c 	.word	0x2040002c
  402600:	00402c51 	.word	0x00402c51
  402604:	0040595c 	.word	0x0040595c
  402608:	00402c41 	.word	0x00402c41
  40260c:	00400b3d 	.word	0x00400b3d
  402610:	20400018 	.word	0x20400018
  402614:	00405674 	.word	0x00405674
  402618:	004029ad 	.word	0x004029ad
  40261c:	20400014 	.word	0x20400014
  402620:	004059b0 	.word	0x004059b0
  402624:	004059c8 	.word	0x004059c8
  402628:	0040147d 	.word	0x0040147d
  40262c:	004013e5 	.word	0x004013e5
  402630:	00401101 	.word	0x00401101
  402634:	00401331 	.word	0x00401331
  402638:	00401145 	.word	0x00401145
  40263c:	00400b11 	.word	0x00400b11
  402640:	204078dc 	.word	0x204078dc
  402644:	204072dc 	.word	0x204072dc
  402648:	00400c4d 	.word	0x00400c4d

0040264c <__aeabi_uldivmod>:
  40264c:	b953      	cbnz	r3, 402664 <__aeabi_uldivmod+0x18>
  40264e:	b94a      	cbnz	r2, 402664 <__aeabi_uldivmod+0x18>
  402650:	2900      	cmp	r1, #0
  402652:	bf08      	it	eq
  402654:	2800      	cmpeq	r0, #0
  402656:	bf1c      	itt	ne
  402658:	f04f 31ff 	movne.w	r1, #4294967295
  40265c:	f04f 30ff 	movne.w	r0, #4294967295
  402660:	f000 b97a 	b.w	402958 <__aeabi_idiv0>
  402664:	f1ad 0c08 	sub.w	ip, sp, #8
  402668:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40266c:	f000 f806 	bl	40267c <__udivmoddi4>
  402670:	f8dd e004 	ldr.w	lr, [sp, #4]
  402674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402678:	b004      	add	sp, #16
  40267a:	4770      	bx	lr

0040267c <__udivmoddi4>:
  40267c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402680:	468c      	mov	ip, r1
  402682:	460d      	mov	r5, r1
  402684:	4604      	mov	r4, r0
  402686:	9e08      	ldr	r6, [sp, #32]
  402688:	2b00      	cmp	r3, #0
  40268a:	d151      	bne.n	402730 <__udivmoddi4+0xb4>
  40268c:	428a      	cmp	r2, r1
  40268e:	4617      	mov	r7, r2
  402690:	d96d      	bls.n	40276e <__udivmoddi4+0xf2>
  402692:	fab2 fe82 	clz	lr, r2
  402696:	f1be 0f00 	cmp.w	lr, #0
  40269a:	d00b      	beq.n	4026b4 <__udivmoddi4+0x38>
  40269c:	f1ce 0c20 	rsb	ip, lr, #32
  4026a0:	fa01 f50e 	lsl.w	r5, r1, lr
  4026a4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4026a8:	fa02 f70e 	lsl.w	r7, r2, lr
  4026ac:	ea4c 0c05 	orr.w	ip, ip, r5
  4026b0:	fa00 f40e 	lsl.w	r4, r0, lr
  4026b4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4026b8:	0c25      	lsrs	r5, r4, #16
  4026ba:	fbbc f8fa 	udiv	r8, ip, sl
  4026be:	fa1f f987 	uxth.w	r9, r7
  4026c2:	fb0a cc18 	mls	ip, sl, r8, ip
  4026c6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4026ca:	fb08 f309 	mul.w	r3, r8, r9
  4026ce:	42ab      	cmp	r3, r5
  4026d0:	d90a      	bls.n	4026e8 <__udivmoddi4+0x6c>
  4026d2:	19ed      	adds	r5, r5, r7
  4026d4:	f108 32ff 	add.w	r2, r8, #4294967295
  4026d8:	f080 8123 	bcs.w	402922 <__udivmoddi4+0x2a6>
  4026dc:	42ab      	cmp	r3, r5
  4026de:	f240 8120 	bls.w	402922 <__udivmoddi4+0x2a6>
  4026e2:	f1a8 0802 	sub.w	r8, r8, #2
  4026e6:	443d      	add	r5, r7
  4026e8:	1aed      	subs	r5, r5, r3
  4026ea:	b2a4      	uxth	r4, r4
  4026ec:	fbb5 f0fa 	udiv	r0, r5, sl
  4026f0:	fb0a 5510 	mls	r5, sl, r0, r5
  4026f4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4026f8:	fb00 f909 	mul.w	r9, r0, r9
  4026fc:	45a1      	cmp	r9, r4
  4026fe:	d909      	bls.n	402714 <__udivmoddi4+0x98>
  402700:	19e4      	adds	r4, r4, r7
  402702:	f100 33ff 	add.w	r3, r0, #4294967295
  402706:	f080 810a 	bcs.w	40291e <__udivmoddi4+0x2a2>
  40270a:	45a1      	cmp	r9, r4
  40270c:	f240 8107 	bls.w	40291e <__udivmoddi4+0x2a2>
  402710:	3802      	subs	r0, #2
  402712:	443c      	add	r4, r7
  402714:	eba4 0409 	sub.w	r4, r4, r9
  402718:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40271c:	2100      	movs	r1, #0
  40271e:	2e00      	cmp	r6, #0
  402720:	d061      	beq.n	4027e6 <__udivmoddi4+0x16a>
  402722:	fa24 f40e 	lsr.w	r4, r4, lr
  402726:	2300      	movs	r3, #0
  402728:	6034      	str	r4, [r6, #0]
  40272a:	6073      	str	r3, [r6, #4]
  40272c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402730:	428b      	cmp	r3, r1
  402732:	d907      	bls.n	402744 <__udivmoddi4+0xc8>
  402734:	2e00      	cmp	r6, #0
  402736:	d054      	beq.n	4027e2 <__udivmoddi4+0x166>
  402738:	2100      	movs	r1, #0
  40273a:	e886 0021 	stmia.w	r6, {r0, r5}
  40273e:	4608      	mov	r0, r1
  402740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402744:	fab3 f183 	clz	r1, r3
  402748:	2900      	cmp	r1, #0
  40274a:	f040 808e 	bne.w	40286a <__udivmoddi4+0x1ee>
  40274e:	42ab      	cmp	r3, r5
  402750:	d302      	bcc.n	402758 <__udivmoddi4+0xdc>
  402752:	4282      	cmp	r2, r0
  402754:	f200 80fa 	bhi.w	40294c <__udivmoddi4+0x2d0>
  402758:	1a84      	subs	r4, r0, r2
  40275a:	eb65 0503 	sbc.w	r5, r5, r3
  40275e:	2001      	movs	r0, #1
  402760:	46ac      	mov	ip, r5
  402762:	2e00      	cmp	r6, #0
  402764:	d03f      	beq.n	4027e6 <__udivmoddi4+0x16a>
  402766:	e886 1010 	stmia.w	r6, {r4, ip}
  40276a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40276e:	b912      	cbnz	r2, 402776 <__udivmoddi4+0xfa>
  402770:	2701      	movs	r7, #1
  402772:	fbb7 f7f2 	udiv	r7, r7, r2
  402776:	fab7 fe87 	clz	lr, r7
  40277a:	f1be 0f00 	cmp.w	lr, #0
  40277e:	d134      	bne.n	4027ea <__udivmoddi4+0x16e>
  402780:	1beb      	subs	r3, r5, r7
  402782:	0c3a      	lsrs	r2, r7, #16
  402784:	fa1f fc87 	uxth.w	ip, r7
  402788:	2101      	movs	r1, #1
  40278a:	fbb3 f8f2 	udiv	r8, r3, r2
  40278e:	0c25      	lsrs	r5, r4, #16
  402790:	fb02 3318 	mls	r3, r2, r8, r3
  402794:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402798:	fb0c f308 	mul.w	r3, ip, r8
  40279c:	42ab      	cmp	r3, r5
  40279e:	d907      	bls.n	4027b0 <__udivmoddi4+0x134>
  4027a0:	19ed      	adds	r5, r5, r7
  4027a2:	f108 30ff 	add.w	r0, r8, #4294967295
  4027a6:	d202      	bcs.n	4027ae <__udivmoddi4+0x132>
  4027a8:	42ab      	cmp	r3, r5
  4027aa:	f200 80d1 	bhi.w	402950 <__udivmoddi4+0x2d4>
  4027ae:	4680      	mov	r8, r0
  4027b0:	1aed      	subs	r5, r5, r3
  4027b2:	b2a3      	uxth	r3, r4
  4027b4:	fbb5 f0f2 	udiv	r0, r5, r2
  4027b8:	fb02 5510 	mls	r5, r2, r0, r5
  4027bc:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4027c0:	fb0c fc00 	mul.w	ip, ip, r0
  4027c4:	45a4      	cmp	ip, r4
  4027c6:	d907      	bls.n	4027d8 <__udivmoddi4+0x15c>
  4027c8:	19e4      	adds	r4, r4, r7
  4027ca:	f100 33ff 	add.w	r3, r0, #4294967295
  4027ce:	d202      	bcs.n	4027d6 <__udivmoddi4+0x15a>
  4027d0:	45a4      	cmp	ip, r4
  4027d2:	f200 80b8 	bhi.w	402946 <__udivmoddi4+0x2ca>
  4027d6:	4618      	mov	r0, r3
  4027d8:	eba4 040c 	sub.w	r4, r4, ip
  4027dc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4027e0:	e79d      	b.n	40271e <__udivmoddi4+0xa2>
  4027e2:	4631      	mov	r1, r6
  4027e4:	4630      	mov	r0, r6
  4027e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027ea:	f1ce 0420 	rsb	r4, lr, #32
  4027ee:	fa05 f30e 	lsl.w	r3, r5, lr
  4027f2:	fa07 f70e 	lsl.w	r7, r7, lr
  4027f6:	fa20 f804 	lsr.w	r8, r0, r4
  4027fa:	0c3a      	lsrs	r2, r7, #16
  4027fc:	fa25 f404 	lsr.w	r4, r5, r4
  402800:	ea48 0803 	orr.w	r8, r8, r3
  402804:	fbb4 f1f2 	udiv	r1, r4, r2
  402808:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40280c:	fb02 4411 	mls	r4, r2, r1, r4
  402810:	fa1f fc87 	uxth.w	ip, r7
  402814:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402818:	fb01 f30c 	mul.w	r3, r1, ip
  40281c:	42ab      	cmp	r3, r5
  40281e:	fa00 f40e 	lsl.w	r4, r0, lr
  402822:	d909      	bls.n	402838 <__udivmoddi4+0x1bc>
  402824:	19ed      	adds	r5, r5, r7
  402826:	f101 30ff 	add.w	r0, r1, #4294967295
  40282a:	f080 808a 	bcs.w	402942 <__udivmoddi4+0x2c6>
  40282e:	42ab      	cmp	r3, r5
  402830:	f240 8087 	bls.w	402942 <__udivmoddi4+0x2c6>
  402834:	3902      	subs	r1, #2
  402836:	443d      	add	r5, r7
  402838:	1aeb      	subs	r3, r5, r3
  40283a:	fa1f f588 	uxth.w	r5, r8
  40283e:	fbb3 f0f2 	udiv	r0, r3, r2
  402842:	fb02 3310 	mls	r3, r2, r0, r3
  402846:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40284a:	fb00 f30c 	mul.w	r3, r0, ip
  40284e:	42ab      	cmp	r3, r5
  402850:	d907      	bls.n	402862 <__udivmoddi4+0x1e6>
  402852:	19ed      	adds	r5, r5, r7
  402854:	f100 38ff 	add.w	r8, r0, #4294967295
  402858:	d26f      	bcs.n	40293a <__udivmoddi4+0x2be>
  40285a:	42ab      	cmp	r3, r5
  40285c:	d96d      	bls.n	40293a <__udivmoddi4+0x2be>
  40285e:	3802      	subs	r0, #2
  402860:	443d      	add	r5, r7
  402862:	1aeb      	subs	r3, r5, r3
  402864:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402868:	e78f      	b.n	40278a <__udivmoddi4+0x10e>
  40286a:	f1c1 0720 	rsb	r7, r1, #32
  40286e:	fa22 f807 	lsr.w	r8, r2, r7
  402872:	408b      	lsls	r3, r1
  402874:	fa05 f401 	lsl.w	r4, r5, r1
  402878:	ea48 0303 	orr.w	r3, r8, r3
  40287c:	fa20 fe07 	lsr.w	lr, r0, r7
  402880:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402884:	40fd      	lsrs	r5, r7
  402886:	ea4e 0e04 	orr.w	lr, lr, r4
  40288a:	fbb5 f9fc 	udiv	r9, r5, ip
  40288e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402892:	fb0c 5519 	mls	r5, ip, r9, r5
  402896:	fa1f f883 	uxth.w	r8, r3
  40289a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40289e:	fb09 f408 	mul.w	r4, r9, r8
  4028a2:	42ac      	cmp	r4, r5
  4028a4:	fa02 f201 	lsl.w	r2, r2, r1
  4028a8:	fa00 fa01 	lsl.w	sl, r0, r1
  4028ac:	d908      	bls.n	4028c0 <__udivmoddi4+0x244>
  4028ae:	18ed      	adds	r5, r5, r3
  4028b0:	f109 30ff 	add.w	r0, r9, #4294967295
  4028b4:	d243      	bcs.n	40293e <__udivmoddi4+0x2c2>
  4028b6:	42ac      	cmp	r4, r5
  4028b8:	d941      	bls.n	40293e <__udivmoddi4+0x2c2>
  4028ba:	f1a9 0902 	sub.w	r9, r9, #2
  4028be:	441d      	add	r5, r3
  4028c0:	1b2d      	subs	r5, r5, r4
  4028c2:	fa1f fe8e 	uxth.w	lr, lr
  4028c6:	fbb5 f0fc 	udiv	r0, r5, ip
  4028ca:	fb0c 5510 	mls	r5, ip, r0, r5
  4028ce:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4028d2:	fb00 f808 	mul.w	r8, r0, r8
  4028d6:	45a0      	cmp	r8, r4
  4028d8:	d907      	bls.n	4028ea <__udivmoddi4+0x26e>
  4028da:	18e4      	adds	r4, r4, r3
  4028dc:	f100 35ff 	add.w	r5, r0, #4294967295
  4028e0:	d229      	bcs.n	402936 <__udivmoddi4+0x2ba>
  4028e2:	45a0      	cmp	r8, r4
  4028e4:	d927      	bls.n	402936 <__udivmoddi4+0x2ba>
  4028e6:	3802      	subs	r0, #2
  4028e8:	441c      	add	r4, r3
  4028ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4028ee:	eba4 0408 	sub.w	r4, r4, r8
  4028f2:	fba0 8902 	umull	r8, r9, r0, r2
  4028f6:	454c      	cmp	r4, r9
  4028f8:	46c6      	mov	lr, r8
  4028fa:	464d      	mov	r5, r9
  4028fc:	d315      	bcc.n	40292a <__udivmoddi4+0x2ae>
  4028fe:	d012      	beq.n	402926 <__udivmoddi4+0x2aa>
  402900:	b156      	cbz	r6, 402918 <__udivmoddi4+0x29c>
  402902:	ebba 030e 	subs.w	r3, sl, lr
  402906:	eb64 0405 	sbc.w	r4, r4, r5
  40290a:	fa04 f707 	lsl.w	r7, r4, r7
  40290e:	40cb      	lsrs	r3, r1
  402910:	431f      	orrs	r7, r3
  402912:	40cc      	lsrs	r4, r1
  402914:	6037      	str	r7, [r6, #0]
  402916:	6074      	str	r4, [r6, #4]
  402918:	2100      	movs	r1, #0
  40291a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40291e:	4618      	mov	r0, r3
  402920:	e6f8      	b.n	402714 <__udivmoddi4+0x98>
  402922:	4690      	mov	r8, r2
  402924:	e6e0      	b.n	4026e8 <__udivmoddi4+0x6c>
  402926:	45c2      	cmp	sl, r8
  402928:	d2ea      	bcs.n	402900 <__udivmoddi4+0x284>
  40292a:	ebb8 0e02 	subs.w	lr, r8, r2
  40292e:	eb69 0503 	sbc.w	r5, r9, r3
  402932:	3801      	subs	r0, #1
  402934:	e7e4      	b.n	402900 <__udivmoddi4+0x284>
  402936:	4628      	mov	r0, r5
  402938:	e7d7      	b.n	4028ea <__udivmoddi4+0x26e>
  40293a:	4640      	mov	r0, r8
  40293c:	e791      	b.n	402862 <__udivmoddi4+0x1e6>
  40293e:	4681      	mov	r9, r0
  402940:	e7be      	b.n	4028c0 <__udivmoddi4+0x244>
  402942:	4601      	mov	r1, r0
  402944:	e778      	b.n	402838 <__udivmoddi4+0x1bc>
  402946:	3802      	subs	r0, #2
  402948:	443c      	add	r4, r7
  40294a:	e745      	b.n	4027d8 <__udivmoddi4+0x15c>
  40294c:	4608      	mov	r0, r1
  40294e:	e708      	b.n	402762 <__udivmoddi4+0xe6>
  402950:	f1a8 0802 	sub.w	r8, r8, #2
  402954:	443d      	add	r5, r7
  402956:	e72b      	b.n	4027b0 <__udivmoddi4+0x134>

00402958 <__aeabi_idiv0>:
  402958:	4770      	bx	lr
  40295a:	bf00      	nop

0040295c <__libc_init_array>:
  40295c:	b570      	push	{r4, r5, r6, lr}
  40295e:	4e0f      	ldr	r6, [pc, #60]	; (40299c <__libc_init_array+0x40>)
  402960:	4d0f      	ldr	r5, [pc, #60]	; (4029a0 <__libc_init_array+0x44>)
  402962:	1b76      	subs	r6, r6, r5
  402964:	10b6      	asrs	r6, r6, #2
  402966:	bf18      	it	ne
  402968:	2400      	movne	r4, #0
  40296a:	d005      	beq.n	402978 <__libc_init_array+0x1c>
  40296c:	3401      	adds	r4, #1
  40296e:	f855 3b04 	ldr.w	r3, [r5], #4
  402972:	4798      	blx	r3
  402974:	42a6      	cmp	r6, r4
  402976:	d1f9      	bne.n	40296c <__libc_init_array+0x10>
  402978:	4e0a      	ldr	r6, [pc, #40]	; (4029a4 <__libc_init_array+0x48>)
  40297a:	4d0b      	ldr	r5, [pc, #44]	; (4029a8 <__libc_init_array+0x4c>)
  40297c:	1b76      	subs	r6, r6, r5
  40297e:	f003 f8df 	bl	405b40 <_init>
  402982:	10b6      	asrs	r6, r6, #2
  402984:	bf18      	it	ne
  402986:	2400      	movne	r4, #0
  402988:	d006      	beq.n	402998 <__libc_init_array+0x3c>
  40298a:	3401      	adds	r4, #1
  40298c:	f855 3b04 	ldr.w	r3, [r5], #4
  402990:	4798      	blx	r3
  402992:	42a6      	cmp	r6, r4
  402994:	d1f9      	bne.n	40298a <__libc_init_array+0x2e>
  402996:	bd70      	pop	{r4, r5, r6, pc}
  402998:	bd70      	pop	{r4, r5, r6, pc}
  40299a:	bf00      	nop
  40299c:	00405b4c 	.word	0x00405b4c
  4029a0:	00405b4c 	.word	0x00405b4c
  4029a4:	00405b54 	.word	0x00405b54
  4029a8:	00405b4c 	.word	0x00405b4c

004029ac <iprintf>:
  4029ac:	b40f      	push	{r0, r1, r2, r3}
  4029ae:	b500      	push	{lr}
  4029b0:	4907      	ldr	r1, [pc, #28]	; (4029d0 <iprintf+0x24>)
  4029b2:	b083      	sub	sp, #12
  4029b4:	ab04      	add	r3, sp, #16
  4029b6:	6808      	ldr	r0, [r1, #0]
  4029b8:	f853 2b04 	ldr.w	r2, [r3], #4
  4029bc:	6881      	ldr	r1, [r0, #8]
  4029be:	9301      	str	r3, [sp, #4]
  4029c0:	f000 facc 	bl	402f5c <_vfiprintf_r>
  4029c4:	b003      	add	sp, #12
  4029c6:	f85d eb04 	ldr.w	lr, [sp], #4
  4029ca:	b004      	add	sp, #16
  4029cc:	4770      	bx	lr
  4029ce:	bf00      	nop
  4029d0:	2040002c 	.word	0x2040002c

004029d4 <memcpy>:
  4029d4:	4684      	mov	ip, r0
  4029d6:	ea41 0300 	orr.w	r3, r1, r0
  4029da:	f013 0303 	ands.w	r3, r3, #3
  4029de:	d16d      	bne.n	402abc <memcpy+0xe8>
  4029e0:	3a40      	subs	r2, #64	; 0x40
  4029e2:	d341      	bcc.n	402a68 <memcpy+0x94>
  4029e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4029e8:	f840 3b04 	str.w	r3, [r0], #4
  4029ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4029f0:	f840 3b04 	str.w	r3, [r0], #4
  4029f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4029f8:	f840 3b04 	str.w	r3, [r0], #4
  4029fc:	f851 3b04 	ldr.w	r3, [r1], #4
  402a00:	f840 3b04 	str.w	r3, [r0], #4
  402a04:	f851 3b04 	ldr.w	r3, [r1], #4
  402a08:	f840 3b04 	str.w	r3, [r0], #4
  402a0c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a10:	f840 3b04 	str.w	r3, [r0], #4
  402a14:	f851 3b04 	ldr.w	r3, [r1], #4
  402a18:	f840 3b04 	str.w	r3, [r0], #4
  402a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a20:	f840 3b04 	str.w	r3, [r0], #4
  402a24:	f851 3b04 	ldr.w	r3, [r1], #4
  402a28:	f840 3b04 	str.w	r3, [r0], #4
  402a2c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a30:	f840 3b04 	str.w	r3, [r0], #4
  402a34:	f851 3b04 	ldr.w	r3, [r1], #4
  402a38:	f840 3b04 	str.w	r3, [r0], #4
  402a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a40:	f840 3b04 	str.w	r3, [r0], #4
  402a44:	f851 3b04 	ldr.w	r3, [r1], #4
  402a48:	f840 3b04 	str.w	r3, [r0], #4
  402a4c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a50:	f840 3b04 	str.w	r3, [r0], #4
  402a54:	f851 3b04 	ldr.w	r3, [r1], #4
  402a58:	f840 3b04 	str.w	r3, [r0], #4
  402a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a60:	f840 3b04 	str.w	r3, [r0], #4
  402a64:	3a40      	subs	r2, #64	; 0x40
  402a66:	d2bd      	bcs.n	4029e4 <memcpy+0x10>
  402a68:	3230      	adds	r2, #48	; 0x30
  402a6a:	d311      	bcc.n	402a90 <memcpy+0xbc>
  402a6c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a70:	f840 3b04 	str.w	r3, [r0], #4
  402a74:	f851 3b04 	ldr.w	r3, [r1], #4
  402a78:	f840 3b04 	str.w	r3, [r0], #4
  402a7c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a80:	f840 3b04 	str.w	r3, [r0], #4
  402a84:	f851 3b04 	ldr.w	r3, [r1], #4
  402a88:	f840 3b04 	str.w	r3, [r0], #4
  402a8c:	3a10      	subs	r2, #16
  402a8e:	d2ed      	bcs.n	402a6c <memcpy+0x98>
  402a90:	320c      	adds	r2, #12
  402a92:	d305      	bcc.n	402aa0 <memcpy+0xcc>
  402a94:	f851 3b04 	ldr.w	r3, [r1], #4
  402a98:	f840 3b04 	str.w	r3, [r0], #4
  402a9c:	3a04      	subs	r2, #4
  402a9e:	d2f9      	bcs.n	402a94 <memcpy+0xc0>
  402aa0:	3204      	adds	r2, #4
  402aa2:	d008      	beq.n	402ab6 <memcpy+0xe2>
  402aa4:	07d2      	lsls	r2, r2, #31
  402aa6:	bf1c      	itt	ne
  402aa8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402aac:	f800 3b01 	strbne.w	r3, [r0], #1
  402ab0:	d301      	bcc.n	402ab6 <memcpy+0xe2>
  402ab2:	880b      	ldrh	r3, [r1, #0]
  402ab4:	8003      	strh	r3, [r0, #0]
  402ab6:	4660      	mov	r0, ip
  402ab8:	4770      	bx	lr
  402aba:	bf00      	nop
  402abc:	2a08      	cmp	r2, #8
  402abe:	d313      	bcc.n	402ae8 <memcpy+0x114>
  402ac0:	078b      	lsls	r3, r1, #30
  402ac2:	d08d      	beq.n	4029e0 <memcpy+0xc>
  402ac4:	f010 0303 	ands.w	r3, r0, #3
  402ac8:	d08a      	beq.n	4029e0 <memcpy+0xc>
  402aca:	f1c3 0304 	rsb	r3, r3, #4
  402ace:	1ad2      	subs	r2, r2, r3
  402ad0:	07db      	lsls	r3, r3, #31
  402ad2:	bf1c      	itt	ne
  402ad4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402ad8:	f800 3b01 	strbne.w	r3, [r0], #1
  402adc:	d380      	bcc.n	4029e0 <memcpy+0xc>
  402ade:	f831 3b02 	ldrh.w	r3, [r1], #2
  402ae2:	f820 3b02 	strh.w	r3, [r0], #2
  402ae6:	e77b      	b.n	4029e0 <memcpy+0xc>
  402ae8:	3a04      	subs	r2, #4
  402aea:	d3d9      	bcc.n	402aa0 <memcpy+0xcc>
  402aec:	3a01      	subs	r2, #1
  402aee:	f811 3b01 	ldrb.w	r3, [r1], #1
  402af2:	f800 3b01 	strb.w	r3, [r0], #1
  402af6:	d2f9      	bcs.n	402aec <memcpy+0x118>
  402af8:	780b      	ldrb	r3, [r1, #0]
  402afa:	7003      	strb	r3, [r0, #0]
  402afc:	784b      	ldrb	r3, [r1, #1]
  402afe:	7043      	strb	r3, [r0, #1]
  402b00:	788b      	ldrb	r3, [r1, #2]
  402b02:	7083      	strb	r3, [r0, #2]
  402b04:	4660      	mov	r0, ip
  402b06:	4770      	bx	lr

00402b08 <memset>:
  402b08:	b470      	push	{r4, r5, r6}
  402b0a:	0786      	lsls	r6, r0, #30
  402b0c:	d046      	beq.n	402b9c <memset+0x94>
  402b0e:	1e54      	subs	r4, r2, #1
  402b10:	2a00      	cmp	r2, #0
  402b12:	d041      	beq.n	402b98 <memset+0x90>
  402b14:	b2ca      	uxtb	r2, r1
  402b16:	4603      	mov	r3, r0
  402b18:	e002      	b.n	402b20 <memset+0x18>
  402b1a:	f114 34ff 	adds.w	r4, r4, #4294967295
  402b1e:	d33b      	bcc.n	402b98 <memset+0x90>
  402b20:	f803 2b01 	strb.w	r2, [r3], #1
  402b24:	079d      	lsls	r5, r3, #30
  402b26:	d1f8      	bne.n	402b1a <memset+0x12>
  402b28:	2c03      	cmp	r4, #3
  402b2a:	d92e      	bls.n	402b8a <memset+0x82>
  402b2c:	b2cd      	uxtb	r5, r1
  402b2e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402b32:	2c0f      	cmp	r4, #15
  402b34:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402b38:	d919      	bls.n	402b6e <memset+0x66>
  402b3a:	f103 0210 	add.w	r2, r3, #16
  402b3e:	4626      	mov	r6, r4
  402b40:	3e10      	subs	r6, #16
  402b42:	2e0f      	cmp	r6, #15
  402b44:	f842 5c10 	str.w	r5, [r2, #-16]
  402b48:	f842 5c0c 	str.w	r5, [r2, #-12]
  402b4c:	f842 5c08 	str.w	r5, [r2, #-8]
  402b50:	f842 5c04 	str.w	r5, [r2, #-4]
  402b54:	f102 0210 	add.w	r2, r2, #16
  402b58:	d8f2      	bhi.n	402b40 <memset+0x38>
  402b5a:	f1a4 0210 	sub.w	r2, r4, #16
  402b5e:	f022 020f 	bic.w	r2, r2, #15
  402b62:	f004 040f 	and.w	r4, r4, #15
  402b66:	3210      	adds	r2, #16
  402b68:	2c03      	cmp	r4, #3
  402b6a:	4413      	add	r3, r2
  402b6c:	d90d      	bls.n	402b8a <memset+0x82>
  402b6e:	461e      	mov	r6, r3
  402b70:	4622      	mov	r2, r4
  402b72:	3a04      	subs	r2, #4
  402b74:	2a03      	cmp	r2, #3
  402b76:	f846 5b04 	str.w	r5, [r6], #4
  402b7a:	d8fa      	bhi.n	402b72 <memset+0x6a>
  402b7c:	1f22      	subs	r2, r4, #4
  402b7e:	f022 0203 	bic.w	r2, r2, #3
  402b82:	3204      	adds	r2, #4
  402b84:	4413      	add	r3, r2
  402b86:	f004 0403 	and.w	r4, r4, #3
  402b8a:	b12c      	cbz	r4, 402b98 <memset+0x90>
  402b8c:	b2c9      	uxtb	r1, r1
  402b8e:	441c      	add	r4, r3
  402b90:	f803 1b01 	strb.w	r1, [r3], #1
  402b94:	429c      	cmp	r4, r3
  402b96:	d1fb      	bne.n	402b90 <memset+0x88>
  402b98:	bc70      	pop	{r4, r5, r6}
  402b9a:	4770      	bx	lr
  402b9c:	4614      	mov	r4, r2
  402b9e:	4603      	mov	r3, r0
  402ba0:	e7c2      	b.n	402b28 <memset+0x20>
  402ba2:	bf00      	nop

00402ba4 <_puts_r>:
  402ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ba6:	4605      	mov	r5, r0
  402ba8:	b089      	sub	sp, #36	; 0x24
  402baa:	4608      	mov	r0, r1
  402bac:	460c      	mov	r4, r1
  402bae:	f000 f927 	bl	402e00 <strlen>
  402bb2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402bb4:	4f21      	ldr	r7, [pc, #132]	; (402c3c <_puts_r+0x98>)
  402bb6:	9404      	str	r4, [sp, #16]
  402bb8:	2601      	movs	r6, #1
  402bba:	1c44      	adds	r4, r0, #1
  402bbc:	a904      	add	r1, sp, #16
  402bbe:	2202      	movs	r2, #2
  402bc0:	9403      	str	r4, [sp, #12]
  402bc2:	9005      	str	r0, [sp, #20]
  402bc4:	68ac      	ldr	r4, [r5, #8]
  402bc6:	9706      	str	r7, [sp, #24]
  402bc8:	9607      	str	r6, [sp, #28]
  402bca:	9101      	str	r1, [sp, #4]
  402bcc:	9202      	str	r2, [sp, #8]
  402bce:	b353      	cbz	r3, 402c26 <_puts_r+0x82>
  402bd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402bd2:	f013 0f01 	tst.w	r3, #1
  402bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bda:	b29a      	uxth	r2, r3
  402bdc:	d101      	bne.n	402be2 <_puts_r+0x3e>
  402bde:	0590      	lsls	r0, r2, #22
  402be0:	d525      	bpl.n	402c2e <_puts_r+0x8a>
  402be2:	0491      	lsls	r1, r2, #18
  402be4:	d406      	bmi.n	402bf4 <_puts_r+0x50>
  402be6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402be8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402bec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402bf0:	81a3      	strh	r3, [r4, #12]
  402bf2:	6662      	str	r2, [r4, #100]	; 0x64
  402bf4:	4628      	mov	r0, r5
  402bf6:	aa01      	add	r2, sp, #4
  402bf8:	4621      	mov	r1, r4
  402bfa:	f001 fbb1 	bl	404360 <__sfvwrite_r>
  402bfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c00:	2800      	cmp	r0, #0
  402c02:	bf0c      	ite	eq
  402c04:	250a      	moveq	r5, #10
  402c06:	f04f 35ff 	movne.w	r5, #4294967295
  402c0a:	07da      	lsls	r2, r3, #31
  402c0c:	d402      	bmi.n	402c14 <_puts_r+0x70>
  402c0e:	89a3      	ldrh	r3, [r4, #12]
  402c10:	059b      	lsls	r3, r3, #22
  402c12:	d502      	bpl.n	402c1a <_puts_r+0x76>
  402c14:	4628      	mov	r0, r5
  402c16:	b009      	add	sp, #36	; 0x24
  402c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402c1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402c1c:	f001 fd56 	bl	4046cc <__retarget_lock_release_recursive>
  402c20:	4628      	mov	r0, r5
  402c22:	b009      	add	sp, #36	; 0x24
  402c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402c26:	4628      	mov	r0, r5
  402c28:	f001 f98e 	bl	403f48 <__sinit>
  402c2c:	e7d0      	b.n	402bd0 <_puts_r+0x2c>
  402c2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402c30:	f001 fd4a 	bl	4046c8 <__retarget_lock_acquire_recursive>
  402c34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c38:	b29a      	uxth	r2, r3
  402c3a:	e7d2      	b.n	402be2 <_puts_r+0x3e>
  402c3c:	00405840 	.word	0x00405840

00402c40 <puts>:
  402c40:	4b02      	ldr	r3, [pc, #8]	; (402c4c <puts+0xc>)
  402c42:	4601      	mov	r1, r0
  402c44:	6818      	ldr	r0, [r3, #0]
  402c46:	f7ff bfad 	b.w	402ba4 <_puts_r>
  402c4a:	bf00      	nop
  402c4c:	2040002c 	.word	0x2040002c

00402c50 <setbuf>:
  402c50:	2900      	cmp	r1, #0
  402c52:	bf0c      	ite	eq
  402c54:	2202      	moveq	r2, #2
  402c56:	2200      	movne	r2, #0
  402c58:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402c5c:	f000 b800 	b.w	402c60 <setvbuf>

00402c60 <setvbuf>:
  402c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402c64:	4c61      	ldr	r4, [pc, #388]	; (402dec <setvbuf+0x18c>)
  402c66:	6825      	ldr	r5, [r4, #0]
  402c68:	b083      	sub	sp, #12
  402c6a:	4604      	mov	r4, r0
  402c6c:	460f      	mov	r7, r1
  402c6e:	4690      	mov	r8, r2
  402c70:	461e      	mov	r6, r3
  402c72:	b115      	cbz	r5, 402c7a <setvbuf+0x1a>
  402c74:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402c76:	2b00      	cmp	r3, #0
  402c78:	d064      	beq.n	402d44 <setvbuf+0xe4>
  402c7a:	f1b8 0f02 	cmp.w	r8, #2
  402c7e:	d006      	beq.n	402c8e <setvbuf+0x2e>
  402c80:	f1b8 0f01 	cmp.w	r8, #1
  402c84:	f200 809f 	bhi.w	402dc6 <setvbuf+0x166>
  402c88:	2e00      	cmp	r6, #0
  402c8a:	f2c0 809c 	blt.w	402dc6 <setvbuf+0x166>
  402c8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c90:	07d8      	lsls	r0, r3, #31
  402c92:	d534      	bpl.n	402cfe <setvbuf+0x9e>
  402c94:	4621      	mov	r1, r4
  402c96:	4628      	mov	r0, r5
  402c98:	f001 f8fe 	bl	403e98 <_fflush_r>
  402c9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402c9e:	b141      	cbz	r1, 402cb2 <setvbuf+0x52>
  402ca0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402ca4:	4299      	cmp	r1, r3
  402ca6:	d002      	beq.n	402cae <setvbuf+0x4e>
  402ca8:	4628      	mov	r0, r5
  402caa:	f001 fa73 	bl	404194 <_free_r>
  402cae:	2300      	movs	r3, #0
  402cb0:	6323      	str	r3, [r4, #48]	; 0x30
  402cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402cb6:	2200      	movs	r2, #0
  402cb8:	61a2      	str	r2, [r4, #24]
  402cba:	6062      	str	r2, [r4, #4]
  402cbc:	061a      	lsls	r2, r3, #24
  402cbe:	d43a      	bmi.n	402d36 <setvbuf+0xd6>
  402cc0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402cc4:	f023 0303 	bic.w	r3, r3, #3
  402cc8:	f1b8 0f02 	cmp.w	r8, #2
  402ccc:	81a3      	strh	r3, [r4, #12]
  402cce:	d01d      	beq.n	402d0c <setvbuf+0xac>
  402cd0:	ab01      	add	r3, sp, #4
  402cd2:	466a      	mov	r2, sp
  402cd4:	4621      	mov	r1, r4
  402cd6:	4628      	mov	r0, r5
  402cd8:	f001 fcfa 	bl	4046d0 <__swhatbuf_r>
  402cdc:	89a3      	ldrh	r3, [r4, #12]
  402cde:	4318      	orrs	r0, r3
  402ce0:	81a0      	strh	r0, [r4, #12]
  402ce2:	2e00      	cmp	r6, #0
  402ce4:	d132      	bne.n	402d4c <setvbuf+0xec>
  402ce6:	9e00      	ldr	r6, [sp, #0]
  402ce8:	4630      	mov	r0, r6
  402cea:	f001 fd69 	bl	4047c0 <malloc>
  402cee:	4607      	mov	r7, r0
  402cf0:	2800      	cmp	r0, #0
  402cf2:	d06b      	beq.n	402dcc <setvbuf+0x16c>
  402cf4:	89a3      	ldrh	r3, [r4, #12]
  402cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402cfa:	81a3      	strh	r3, [r4, #12]
  402cfc:	e028      	b.n	402d50 <setvbuf+0xf0>
  402cfe:	89a3      	ldrh	r3, [r4, #12]
  402d00:	0599      	lsls	r1, r3, #22
  402d02:	d4c7      	bmi.n	402c94 <setvbuf+0x34>
  402d04:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d06:	f001 fcdf 	bl	4046c8 <__retarget_lock_acquire_recursive>
  402d0a:	e7c3      	b.n	402c94 <setvbuf+0x34>
  402d0c:	2500      	movs	r5, #0
  402d0e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402d10:	2600      	movs	r6, #0
  402d12:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402d16:	f043 0302 	orr.w	r3, r3, #2
  402d1a:	2001      	movs	r0, #1
  402d1c:	60a6      	str	r6, [r4, #8]
  402d1e:	07ce      	lsls	r6, r1, #31
  402d20:	81a3      	strh	r3, [r4, #12]
  402d22:	6022      	str	r2, [r4, #0]
  402d24:	6122      	str	r2, [r4, #16]
  402d26:	6160      	str	r0, [r4, #20]
  402d28:	d401      	bmi.n	402d2e <setvbuf+0xce>
  402d2a:	0598      	lsls	r0, r3, #22
  402d2c:	d53e      	bpl.n	402dac <setvbuf+0x14c>
  402d2e:	4628      	mov	r0, r5
  402d30:	b003      	add	sp, #12
  402d32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d36:	6921      	ldr	r1, [r4, #16]
  402d38:	4628      	mov	r0, r5
  402d3a:	f001 fa2b 	bl	404194 <_free_r>
  402d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d42:	e7bd      	b.n	402cc0 <setvbuf+0x60>
  402d44:	4628      	mov	r0, r5
  402d46:	f001 f8ff 	bl	403f48 <__sinit>
  402d4a:	e796      	b.n	402c7a <setvbuf+0x1a>
  402d4c:	2f00      	cmp	r7, #0
  402d4e:	d0cb      	beq.n	402ce8 <setvbuf+0x88>
  402d50:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402d52:	2b00      	cmp	r3, #0
  402d54:	d033      	beq.n	402dbe <setvbuf+0x15e>
  402d56:	9b00      	ldr	r3, [sp, #0]
  402d58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402d5c:	6027      	str	r7, [r4, #0]
  402d5e:	429e      	cmp	r6, r3
  402d60:	bf1c      	itt	ne
  402d62:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402d66:	81a2      	strhne	r2, [r4, #12]
  402d68:	f1b8 0f01 	cmp.w	r8, #1
  402d6c:	bf04      	itt	eq
  402d6e:	f042 0201 	orreq.w	r2, r2, #1
  402d72:	81a2      	strheq	r2, [r4, #12]
  402d74:	b292      	uxth	r2, r2
  402d76:	f012 0308 	ands.w	r3, r2, #8
  402d7a:	6127      	str	r7, [r4, #16]
  402d7c:	6166      	str	r6, [r4, #20]
  402d7e:	d00e      	beq.n	402d9e <setvbuf+0x13e>
  402d80:	07d1      	lsls	r1, r2, #31
  402d82:	d51a      	bpl.n	402dba <setvbuf+0x15a>
  402d84:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402d86:	4276      	negs	r6, r6
  402d88:	2300      	movs	r3, #0
  402d8a:	f015 0501 	ands.w	r5, r5, #1
  402d8e:	61a6      	str	r6, [r4, #24]
  402d90:	60a3      	str	r3, [r4, #8]
  402d92:	d009      	beq.n	402da8 <setvbuf+0x148>
  402d94:	2500      	movs	r5, #0
  402d96:	4628      	mov	r0, r5
  402d98:	b003      	add	sp, #12
  402d9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d9e:	60a3      	str	r3, [r4, #8]
  402da0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402da2:	f015 0501 	ands.w	r5, r5, #1
  402da6:	d1f5      	bne.n	402d94 <setvbuf+0x134>
  402da8:	0593      	lsls	r3, r2, #22
  402daa:	d4c0      	bmi.n	402d2e <setvbuf+0xce>
  402dac:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402dae:	f001 fc8d 	bl	4046cc <__retarget_lock_release_recursive>
  402db2:	4628      	mov	r0, r5
  402db4:	b003      	add	sp, #12
  402db6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402dba:	60a6      	str	r6, [r4, #8]
  402dbc:	e7f0      	b.n	402da0 <setvbuf+0x140>
  402dbe:	4628      	mov	r0, r5
  402dc0:	f001 f8c2 	bl	403f48 <__sinit>
  402dc4:	e7c7      	b.n	402d56 <setvbuf+0xf6>
  402dc6:	f04f 35ff 	mov.w	r5, #4294967295
  402dca:	e7b0      	b.n	402d2e <setvbuf+0xce>
  402dcc:	f8dd 9000 	ldr.w	r9, [sp]
  402dd0:	45b1      	cmp	r9, r6
  402dd2:	d004      	beq.n	402dde <setvbuf+0x17e>
  402dd4:	4648      	mov	r0, r9
  402dd6:	f001 fcf3 	bl	4047c0 <malloc>
  402dda:	4607      	mov	r7, r0
  402ddc:	b920      	cbnz	r0, 402de8 <setvbuf+0x188>
  402dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402de2:	f04f 35ff 	mov.w	r5, #4294967295
  402de6:	e792      	b.n	402d0e <setvbuf+0xae>
  402de8:	464e      	mov	r6, r9
  402dea:	e783      	b.n	402cf4 <setvbuf+0x94>
  402dec:	2040002c 	.word	0x2040002c
	...

00402e00 <strlen>:
  402e00:	f890 f000 	pld	[r0]
  402e04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402e08:	f020 0107 	bic.w	r1, r0, #7
  402e0c:	f06f 0c00 	mvn.w	ip, #0
  402e10:	f010 0407 	ands.w	r4, r0, #7
  402e14:	f891 f020 	pld	[r1, #32]
  402e18:	f040 8049 	bne.w	402eae <strlen+0xae>
  402e1c:	f04f 0400 	mov.w	r4, #0
  402e20:	f06f 0007 	mvn.w	r0, #7
  402e24:	e9d1 2300 	ldrd	r2, r3, [r1]
  402e28:	f891 f040 	pld	[r1, #64]	; 0x40
  402e2c:	f100 0008 	add.w	r0, r0, #8
  402e30:	fa82 f24c 	uadd8	r2, r2, ip
  402e34:	faa4 f28c 	sel	r2, r4, ip
  402e38:	fa83 f34c 	uadd8	r3, r3, ip
  402e3c:	faa2 f38c 	sel	r3, r2, ip
  402e40:	bb4b      	cbnz	r3, 402e96 <strlen+0x96>
  402e42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402e46:	fa82 f24c 	uadd8	r2, r2, ip
  402e4a:	f100 0008 	add.w	r0, r0, #8
  402e4e:	faa4 f28c 	sel	r2, r4, ip
  402e52:	fa83 f34c 	uadd8	r3, r3, ip
  402e56:	faa2 f38c 	sel	r3, r2, ip
  402e5a:	b9e3      	cbnz	r3, 402e96 <strlen+0x96>
  402e5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402e60:	fa82 f24c 	uadd8	r2, r2, ip
  402e64:	f100 0008 	add.w	r0, r0, #8
  402e68:	faa4 f28c 	sel	r2, r4, ip
  402e6c:	fa83 f34c 	uadd8	r3, r3, ip
  402e70:	faa2 f38c 	sel	r3, r2, ip
  402e74:	b97b      	cbnz	r3, 402e96 <strlen+0x96>
  402e76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  402e7a:	f101 0120 	add.w	r1, r1, #32
  402e7e:	fa82 f24c 	uadd8	r2, r2, ip
  402e82:	f100 0008 	add.w	r0, r0, #8
  402e86:	faa4 f28c 	sel	r2, r4, ip
  402e8a:	fa83 f34c 	uadd8	r3, r3, ip
  402e8e:	faa2 f38c 	sel	r3, r2, ip
  402e92:	2b00      	cmp	r3, #0
  402e94:	d0c6      	beq.n	402e24 <strlen+0x24>
  402e96:	2a00      	cmp	r2, #0
  402e98:	bf04      	itt	eq
  402e9a:	3004      	addeq	r0, #4
  402e9c:	461a      	moveq	r2, r3
  402e9e:	ba12      	rev	r2, r2
  402ea0:	fab2 f282 	clz	r2, r2
  402ea4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402ea8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402eac:	4770      	bx	lr
  402eae:	e9d1 2300 	ldrd	r2, r3, [r1]
  402eb2:	f004 0503 	and.w	r5, r4, #3
  402eb6:	f1c4 0000 	rsb	r0, r4, #0
  402eba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  402ebe:	f014 0f04 	tst.w	r4, #4
  402ec2:	f891 f040 	pld	[r1, #64]	; 0x40
  402ec6:	fa0c f505 	lsl.w	r5, ip, r5
  402eca:	ea62 0205 	orn	r2, r2, r5
  402ece:	bf1c      	itt	ne
  402ed0:	ea63 0305 	ornne	r3, r3, r5
  402ed4:	4662      	movne	r2, ip
  402ed6:	f04f 0400 	mov.w	r4, #0
  402eda:	e7a9      	b.n	402e30 <strlen+0x30>

00402edc <__sprint_r.part.0>:
  402edc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ee0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402ee2:	049c      	lsls	r4, r3, #18
  402ee4:	4693      	mov	fp, r2
  402ee6:	d52f      	bpl.n	402f48 <__sprint_r.part.0+0x6c>
  402ee8:	6893      	ldr	r3, [r2, #8]
  402eea:	6812      	ldr	r2, [r2, #0]
  402eec:	b353      	cbz	r3, 402f44 <__sprint_r.part.0+0x68>
  402eee:	460e      	mov	r6, r1
  402ef0:	4607      	mov	r7, r0
  402ef2:	f102 0908 	add.w	r9, r2, #8
  402ef6:	e919 0420 	ldmdb	r9, {r5, sl}
  402efa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402efe:	d017      	beq.n	402f30 <__sprint_r.part.0+0x54>
  402f00:	3d04      	subs	r5, #4
  402f02:	2400      	movs	r4, #0
  402f04:	e001      	b.n	402f0a <__sprint_r.part.0+0x2e>
  402f06:	45a0      	cmp	r8, r4
  402f08:	d010      	beq.n	402f2c <__sprint_r.part.0+0x50>
  402f0a:	4632      	mov	r2, r6
  402f0c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402f10:	4638      	mov	r0, r7
  402f12:	f001 f8bb 	bl	40408c <_fputwc_r>
  402f16:	1c43      	adds	r3, r0, #1
  402f18:	f104 0401 	add.w	r4, r4, #1
  402f1c:	d1f3      	bne.n	402f06 <__sprint_r.part.0+0x2a>
  402f1e:	2300      	movs	r3, #0
  402f20:	f8cb 3008 	str.w	r3, [fp, #8]
  402f24:	f8cb 3004 	str.w	r3, [fp, #4]
  402f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f2c:	f8db 3008 	ldr.w	r3, [fp, #8]
  402f30:	f02a 0a03 	bic.w	sl, sl, #3
  402f34:	eba3 030a 	sub.w	r3, r3, sl
  402f38:	f8cb 3008 	str.w	r3, [fp, #8]
  402f3c:	f109 0908 	add.w	r9, r9, #8
  402f40:	2b00      	cmp	r3, #0
  402f42:	d1d8      	bne.n	402ef6 <__sprint_r.part.0+0x1a>
  402f44:	2000      	movs	r0, #0
  402f46:	e7ea      	b.n	402f1e <__sprint_r.part.0+0x42>
  402f48:	f001 fa0a 	bl	404360 <__sfvwrite_r>
  402f4c:	2300      	movs	r3, #0
  402f4e:	f8cb 3008 	str.w	r3, [fp, #8]
  402f52:	f8cb 3004 	str.w	r3, [fp, #4]
  402f56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f5a:	bf00      	nop

00402f5c <_vfiprintf_r>:
  402f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f60:	b0ad      	sub	sp, #180	; 0xb4
  402f62:	461d      	mov	r5, r3
  402f64:	468b      	mov	fp, r1
  402f66:	4690      	mov	r8, r2
  402f68:	9307      	str	r3, [sp, #28]
  402f6a:	9006      	str	r0, [sp, #24]
  402f6c:	b118      	cbz	r0, 402f76 <_vfiprintf_r+0x1a>
  402f6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402f70:	2b00      	cmp	r3, #0
  402f72:	f000 80f3 	beq.w	40315c <_vfiprintf_r+0x200>
  402f76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f7a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402f7e:	07df      	lsls	r7, r3, #31
  402f80:	b281      	uxth	r1, r0
  402f82:	d402      	bmi.n	402f8a <_vfiprintf_r+0x2e>
  402f84:	058e      	lsls	r6, r1, #22
  402f86:	f140 80fc 	bpl.w	403182 <_vfiprintf_r+0x226>
  402f8a:	048c      	lsls	r4, r1, #18
  402f8c:	d40a      	bmi.n	402fa4 <_vfiprintf_r+0x48>
  402f8e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f92:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402f96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402f9a:	f8ab 100c 	strh.w	r1, [fp, #12]
  402f9e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402fa2:	b289      	uxth	r1, r1
  402fa4:	0708      	lsls	r0, r1, #28
  402fa6:	f140 80b3 	bpl.w	403110 <_vfiprintf_r+0x1b4>
  402faa:	f8db 3010 	ldr.w	r3, [fp, #16]
  402fae:	2b00      	cmp	r3, #0
  402fb0:	f000 80ae 	beq.w	403110 <_vfiprintf_r+0x1b4>
  402fb4:	f001 031a 	and.w	r3, r1, #26
  402fb8:	2b0a      	cmp	r3, #10
  402fba:	f000 80b5 	beq.w	403128 <_vfiprintf_r+0x1cc>
  402fbe:	2300      	movs	r3, #0
  402fc0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402fc4:	930b      	str	r3, [sp, #44]	; 0x2c
  402fc6:	9311      	str	r3, [sp, #68]	; 0x44
  402fc8:	9310      	str	r3, [sp, #64]	; 0x40
  402fca:	9303      	str	r3, [sp, #12]
  402fcc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402fd0:	46ca      	mov	sl, r9
  402fd2:	f8cd b010 	str.w	fp, [sp, #16]
  402fd6:	f898 3000 	ldrb.w	r3, [r8]
  402fda:	4644      	mov	r4, r8
  402fdc:	b1fb      	cbz	r3, 40301e <_vfiprintf_r+0xc2>
  402fde:	2b25      	cmp	r3, #37	; 0x25
  402fe0:	d102      	bne.n	402fe8 <_vfiprintf_r+0x8c>
  402fe2:	e01c      	b.n	40301e <_vfiprintf_r+0xc2>
  402fe4:	2b25      	cmp	r3, #37	; 0x25
  402fe6:	d003      	beq.n	402ff0 <_vfiprintf_r+0x94>
  402fe8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402fec:	2b00      	cmp	r3, #0
  402fee:	d1f9      	bne.n	402fe4 <_vfiprintf_r+0x88>
  402ff0:	eba4 0508 	sub.w	r5, r4, r8
  402ff4:	b19d      	cbz	r5, 40301e <_vfiprintf_r+0xc2>
  402ff6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402ff8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ffa:	f8ca 8000 	str.w	r8, [sl]
  402ffe:	3301      	adds	r3, #1
  403000:	442a      	add	r2, r5
  403002:	2b07      	cmp	r3, #7
  403004:	f8ca 5004 	str.w	r5, [sl, #4]
  403008:	9211      	str	r2, [sp, #68]	; 0x44
  40300a:	9310      	str	r3, [sp, #64]	; 0x40
  40300c:	dd7a      	ble.n	403104 <_vfiprintf_r+0x1a8>
  40300e:	2a00      	cmp	r2, #0
  403010:	f040 84b0 	bne.w	403974 <_vfiprintf_r+0xa18>
  403014:	9b03      	ldr	r3, [sp, #12]
  403016:	9210      	str	r2, [sp, #64]	; 0x40
  403018:	442b      	add	r3, r5
  40301a:	46ca      	mov	sl, r9
  40301c:	9303      	str	r3, [sp, #12]
  40301e:	7823      	ldrb	r3, [r4, #0]
  403020:	2b00      	cmp	r3, #0
  403022:	f000 83e0 	beq.w	4037e6 <_vfiprintf_r+0x88a>
  403026:	2000      	movs	r0, #0
  403028:	f04f 0300 	mov.w	r3, #0
  40302c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403030:	f104 0801 	add.w	r8, r4, #1
  403034:	7862      	ldrb	r2, [r4, #1]
  403036:	4605      	mov	r5, r0
  403038:	4606      	mov	r6, r0
  40303a:	4603      	mov	r3, r0
  40303c:	f04f 34ff 	mov.w	r4, #4294967295
  403040:	f108 0801 	add.w	r8, r8, #1
  403044:	f1a2 0120 	sub.w	r1, r2, #32
  403048:	2958      	cmp	r1, #88	; 0x58
  40304a:	f200 82de 	bhi.w	40360a <_vfiprintf_r+0x6ae>
  40304e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403052:	0221      	.short	0x0221
  403054:	02dc02dc 	.word	0x02dc02dc
  403058:	02dc0229 	.word	0x02dc0229
  40305c:	02dc02dc 	.word	0x02dc02dc
  403060:	02dc02dc 	.word	0x02dc02dc
  403064:	028902dc 	.word	0x028902dc
  403068:	02dc0295 	.word	0x02dc0295
  40306c:	02bd00a2 	.word	0x02bd00a2
  403070:	019f02dc 	.word	0x019f02dc
  403074:	01a401a4 	.word	0x01a401a4
  403078:	01a401a4 	.word	0x01a401a4
  40307c:	01a401a4 	.word	0x01a401a4
  403080:	01a401a4 	.word	0x01a401a4
  403084:	02dc01a4 	.word	0x02dc01a4
  403088:	02dc02dc 	.word	0x02dc02dc
  40308c:	02dc02dc 	.word	0x02dc02dc
  403090:	02dc02dc 	.word	0x02dc02dc
  403094:	02dc02dc 	.word	0x02dc02dc
  403098:	01b202dc 	.word	0x01b202dc
  40309c:	02dc02dc 	.word	0x02dc02dc
  4030a0:	02dc02dc 	.word	0x02dc02dc
  4030a4:	02dc02dc 	.word	0x02dc02dc
  4030a8:	02dc02dc 	.word	0x02dc02dc
  4030ac:	02dc02dc 	.word	0x02dc02dc
  4030b0:	02dc0197 	.word	0x02dc0197
  4030b4:	02dc02dc 	.word	0x02dc02dc
  4030b8:	02dc02dc 	.word	0x02dc02dc
  4030bc:	02dc019b 	.word	0x02dc019b
  4030c0:	025302dc 	.word	0x025302dc
  4030c4:	02dc02dc 	.word	0x02dc02dc
  4030c8:	02dc02dc 	.word	0x02dc02dc
  4030cc:	02dc02dc 	.word	0x02dc02dc
  4030d0:	02dc02dc 	.word	0x02dc02dc
  4030d4:	02dc02dc 	.word	0x02dc02dc
  4030d8:	021b025a 	.word	0x021b025a
  4030dc:	02dc02dc 	.word	0x02dc02dc
  4030e0:	026e02dc 	.word	0x026e02dc
  4030e4:	02dc021b 	.word	0x02dc021b
  4030e8:	027302dc 	.word	0x027302dc
  4030ec:	01f502dc 	.word	0x01f502dc
  4030f0:	02090182 	.word	0x02090182
  4030f4:	02dc02d7 	.word	0x02dc02d7
  4030f8:	02dc029a 	.word	0x02dc029a
  4030fc:	02dc00a7 	.word	0x02dc00a7
  403100:	022e02dc 	.word	0x022e02dc
  403104:	f10a 0a08 	add.w	sl, sl, #8
  403108:	9b03      	ldr	r3, [sp, #12]
  40310a:	442b      	add	r3, r5
  40310c:	9303      	str	r3, [sp, #12]
  40310e:	e786      	b.n	40301e <_vfiprintf_r+0xc2>
  403110:	4659      	mov	r1, fp
  403112:	9806      	ldr	r0, [sp, #24]
  403114:	f000 fdac 	bl	403c70 <__swsetup_r>
  403118:	bb18      	cbnz	r0, 403162 <_vfiprintf_r+0x206>
  40311a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40311e:	f001 031a 	and.w	r3, r1, #26
  403122:	2b0a      	cmp	r3, #10
  403124:	f47f af4b 	bne.w	402fbe <_vfiprintf_r+0x62>
  403128:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40312c:	2b00      	cmp	r3, #0
  40312e:	f6ff af46 	blt.w	402fbe <_vfiprintf_r+0x62>
  403132:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403136:	07db      	lsls	r3, r3, #31
  403138:	d405      	bmi.n	403146 <_vfiprintf_r+0x1ea>
  40313a:	058f      	lsls	r7, r1, #22
  40313c:	d403      	bmi.n	403146 <_vfiprintf_r+0x1ea>
  40313e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403142:	f001 fac3 	bl	4046cc <__retarget_lock_release_recursive>
  403146:	462b      	mov	r3, r5
  403148:	4642      	mov	r2, r8
  40314a:	4659      	mov	r1, fp
  40314c:	9806      	ldr	r0, [sp, #24]
  40314e:	f000 fd4d 	bl	403bec <__sbprintf>
  403152:	9003      	str	r0, [sp, #12]
  403154:	9803      	ldr	r0, [sp, #12]
  403156:	b02d      	add	sp, #180	; 0xb4
  403158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40315c:	f000 fef4 	bl	403f48 <__sinit>
  403160:	e709      	b.n	402f76 <_vfiprintf_r+0x1a>
  403162:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403166:	07d9      	lsls	r1, r3, #31
  403168:	d404      	bmi.n	403174 <_vfiprintf_r+0x218>
  40316a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40316e:	059a      	lsls	r2, r3, #22
  403170:	f140 84aa 	bpl.w	403ac8 <_vfiprintf_r+0xb6c>
  403174:	f04f 33ff 	mov.w	r3, #4294967295
  403178:	9303      	str	r3, [sp, #12]
  40317a:	9803      	ldr	r0, [sp, #12]
  40317c:	b02d      	add	sp, #180	; 0xb4
  40317e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403182:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403186:	f001 fa9f 	bl	4046c8 <__retarget_lock_acquire_recursive>
  40318a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40318e:	b281      	uxth	r1, r0
  403190:	e6fb      	b.n	402f8a <_vfiprintf_r+0x2e>
  403192:	4276      	negs	r6, r6
  403194:	9207      	str	r2, [sp, #28]
  403196:	f043 0304 	orr.w	r3, r3, #4
  40319a:	f898 2000 	ldrb.w	r2, [r8]
  40319e:	e74f      	b.n	403040 <_vfiprintf_r+0xe4>
  4031a0:	9608      	str	r6, [sp, #32]
  4031a2:	069e      	lsls	r6, r3, #26
  4031a4:	f100 8450 	bmi.w	403a48 <_vfiprintf_r+0xaec>
  4031a8:	9907      	ldr	r1, [sp, #28]
  4031aa:	06dd      	lsls	r5, r3, #27
  4031ac:	460a      	mov	r2, r1
  4031ae:	f100 83ef 	bmi.w	403990 <_vfiprintf_r+0xa34>
  4031b2:	0658      	lsls	r0, r3, #25
  4031b4:	f140 83ec 	bpl.w	403990 <_vfiprintf_r+0xa34>
  4031b8:	880e      	ldrh	r6, [r1, #0]
  4031ba:	3104      	adds	r1, #4
  4031bc:	2700      	movs	r7, #0
  4031be:	2201      	movs	r2, #1
  4031c0:	9107      	str	r1, [sp, #28]
  4031c2:	f04f 0100 	mov.w	r1, #0
  4031c6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4031ca:	2500      	movs	r5, #0
  4031cc:	1c61      	adds	r1, r4, #1
  4031ce:	f000 8116 	beq.w	4033fe <_vfiprintf_r+0x4a2>
  4031d2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4031d6:	9102      	str	r1, [sp, #8]
  4031d8:	ea56 0107 	orrs.w	r1, r6, r7
  4031dc:	f040 8114 	bne.w	403408 <_vfiprintf_r+0x4ac>
  4031e0:	2c00      	cmp	r4, #0
  4031e2:	f040 835c 	bne.w	40389e <_vfiprintf_r+0x942>
  4031e6:	2a00      	cmp	r2, #0
  4031e8:	f040 83b7 	bne.w	40395a <_vfiprintf_r+0x9fe>
  4031ec:	f013 0301 	ands.w	r3, r3, #1
  4031f0:	9305      	str	r3, [sp, #20]
  4031f2:	f000 8457 	beq.w	403aa4 <_vfiprintf_r+0xb48>
  4031f6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4031fa:	2330      	movs	r3, #48	; 0x30
  4031fc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403200:	9b05      	ldr	r3, [sp, #20]
  403202:	42a3      	cmp	r3, r4
  403204:	bfb8      	it	lt
  403206:	4623      	movlt	r3, r4
  403208:	9301      	str	r3, [sp, #4]
  40320a:	b10d      	cbz	r5, 403210 <_vfiprintf_r+0x2b4>
  40320c:	3301      	adds	r3, #1
  40320e:	9301      	str	r3, [sp, #4]
  403210:	9b02      	ldr	r3, [sp, #8]
  403212:	f013 0302 	ands.w	r3, r3, #2
  403216:	9309      	str	r3, [sp, #36]	; 0x24
  403218:	d002      	beq.n	403220 <_vfiprintf_r+0x2c4>
  40321a:	9b01      	ldr	r3, [sp, #4]
  40321c:	3302      	adds	r3, #2
  40321e:	9301      	str	r3, [sp, #4]
  403220:	9b02      	ldr	r3, [sp, #8]
  403222:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403226:	930a      	str	r3, [sp, #40]	; 0x28
  403228:	f040 8217 	bne.w	40365a <_vfiprintf_r+0x6fe>
  40322c:	9b08      	ldr	r3, [sp, #32]
  40322e:	9a01      	ldr	r2, [sp, #4]
  403230:	1a9d      	subs	r5, r3, r2
  403232:	2d00      	cmp	r5, #0
  403234:	f340 8211 	ble.w	40365a <_vfiprintf_r+0x6fe>
  403238:	2d10      	cmp	r5, #16
  40323a:	f340 8490 	ble.w	403b5e <_vfiprintf_r+0xc02>
  40323e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403240:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403242:	4ec4      	ldr	r6, [pc, #784]	; (403554 <_vfiprintf_r+0x5f8>)
  403244:	46d6      	mov	lr, sl
  403246:	2710      	movs	r7, #16
  403248:	46a2      	mov	sl, r4
  40324a:	4619      	mov	r1, r3
  40324c:	9c06      	ldr	r4, [sp, #24]
  40324e:	e007      	b.n	403260 <_vfiprintf_r+0x304>
  403250:	f101 0c02 	add.w	ip, r1, #2
  403254:	f10e 0e08 	add.w	lr, lr, #8
  403258:	4601      	mov	r1, r0
  40325a:	3d10      	subs	r5, #16
  40325c:	2d10      	cmp	r5, #16
  40325e:	dd11      	ble.n	403284 <_vfiprintf_r+0x328>
  403260:	1c48      	adds	r0, r1, #1
  403262:	3210      	adds	r2, #16
  403264:	2807      	cmp	r0, #7
  403266:	9211      	str	r2, [sp, #68]	; 0x44
  403268:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40326c:	9010      	str	r0, [sp, #64]	; 0x40
  40326e:	ddef      	ble.n	403250 <_vfiprintf_r+0x2f4>
  403270:	2a00      	cmp	r2, #0
  403272:	f040 81e4 	bne.w	40363e <_vfiprintf_r+0x6e2>
  403276:	3d10      	subs	r5, #16
  403278:	2d10      	cmp	r5, #16
  40327a:	4611      	mov	r1, r2
  40327c:	f04f 0c01 	mov.w	ip, #1
  403280:	46ce      	mov	lr, r9
  403282:	dced      	bgt.n	403260 <_vfiprintf_r+0x304>
  403284:	4654      	mov	r4, sl
  403286:	4661      	mov	r1, ip
  403288:	46f2      	mov	sl, lr
  40328a:	442a      	add	r2, r5
  40328c:	2907      	cmp	r1, #7
  40328e:	9211      	str	r2, [sp, #68]	; 0x44
  403290:	f8ca 6000 	str.w	r6, [sl]
  403294:	f8ca 5004 	str.w	r5, [sl, #4]
  403298:	9110      	str	r1, [sp, #64]	; 0x40
  40329a:	f300 82ec 	bgt.w	403876 <_vfiprintf_r+0x91a>
  40329e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4032a2:	f10a 0a08 	add.w	sl, sl, #8
  4032a6:	1c48      	adds	r0, r1, #1
  4032a8:	2d00      	cmp	r5, #0
  4032aa:	f040 81de 	bne.w	40366a <_vfiprintf_r+0x70e>
  4032ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032b0:	2b00      	cmp	r3, #0
  4032b2:	f000 81f8 	beq.w	4036a6 <_vfiprintf_r+0x74a>
  4032b6:	3202      	adds	r2, #2
  4032b8:	a90e      	add	r1, sp, #56	; 0x38
  4032ba:	2302      	movs	r3, #2
  4032bc:	2807      	cmp	r0, #7
  4032be:	9211      	str	r2, [sp, #68]	; 0x44
  4032c0:	9010      	str	r0, [sp, #64]	; 0x40
  4032c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4032c6:	f340 81ea 	ble.w	40369e <_vfiprintf_r+0x742>
  4032ca:	2a00      	cmp	r2, #0
  4032cc:	f040 838c 	bne.w	4039e8 <_vfiprintf_r+0xa8c>
  4032d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032d2:	2b80      	cmp	r3, #128	; 0x80
  4032d4:	f04f 0001 	mov.w	r0, #1
  4032d8:	4611      	mov	r1, r2
  4032da:	46ca      	mov	sl, r9
  4032dc:	f040 81e7 	bne.w	4036ae <_vfiprintf_r+0x752>
  4032e0:	9b08      	ldr	r3, [sp, #32]
  4032e2:	9d01      	ldr	r5, [sp, #4]
  4032e4:	1b5e      	subs	r6, r3, r5
  4032e6:	2e00      	cmp	r6, #0
  4032e8:	f340 81e1 	ble.w	4036ae <_vfiprintf_r+0x752>
  4032ec:	2e10      	cmp	r6, #16
  4032ee:	4d9a      	ldr	r5, [pc, #616]	; (403558 <_vfiprintf_r+0x5fc>)
  4032f0:	f340 8450 	ble.w	403b94 <_vfiprintf_r+0xc38>
  4032f4:	46d4      	mov	ip, sl
  4032f6:	2710      	movs	r7, #16
  4032f8:	46a2      	mov	sl, r4
  4032fa:	9c06      	ldr	r4, [sp, #24]
  4032fc:	e007      	b.n	40330e <_vfiprintf_r+0x3b2>
  4032fe:	f101 0e02 	add.w	lr, r1, #2
  403302:	f10c 0c08 	add.w	ip, ip, #8
  403306:	4601      	mov	r1, r0
  403308:	3e10      	subs	r6, #16
  40330a:	2e10      	cmp	r6, #16
  40330c:	dd11      	ble.n	403332 <_vfiprintf_r+0x3d6>
  40330e:	1c48      	adds	r0, r1, #1
  403310:	3210      	adds	r2, #16
  403312:	2807      	cmp	r0, #7
  403314:	9211      	str	r2, [sp, #68]	; 0x44
  403316:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40331a:	9010      	str	r0, [sp, #64]	; 0x40
  40331c:	ddef      	ble.n	4032fe <_vfiprintf_r+0x3a2>
  40331e:	2a00      	cmp	r2, #0
  403320:	f040 829d 	bne.w	40385e <_vfiprintf_r+0x902>
  403324:	3e10      	subs	r6, #16
  403326:	2e10      	cmp	r6, #16
  403328:	f04f 0e01 	mov.w	lr, #1
  40332c:	4611      	mov	r1, r2
  40332e:	46cc      	mov	ip, r9
  403330:	dced      	bgt.n	40330e <_vfiprintf_r+0x3b2>
  403332:	4654      	mov	r4, sl
  403334:	46e2      	mov	sl, ip
  403336:	4432      	add	r2, r6
  403338:	f1be 0f07 	cmp.w	lr, #7
  40333c:	9211      	str	r2, [sp, #68]	; 0x44
  40333e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403342:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403346:	f300 8369 	bgt.w	403a1c <_vfiprintf_r+0xac0>
  40334a:	f10a 0a08 	add.w	sl, sl, #8
  40334e:	f10e 0001 	add.w	r0, lr, #1
  403352:	4671      	mov	r1, lr
  403354:	e1ab      	b.n	4036ae <_vfiprintf_r+0x752>
  403356:	9608      	str	r6, [sp, #32]
  403358:	f013 0220 	ands.w	r2, r3, #32
  40335c:	f040 838c 	bne.w	403a78 <_vfiprintf_r+0xb1c>
  403360:	f013 0110 	ands.w	r1, r3, #16
  403364:	f040 831a 	bne.w	40399c <_vfiprintf_r+0xa40>
  403368:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40336c:	f000 8316 	beq.w	40399c <_vfiprintf_r+0xa40>
  403370:	9807      	ldr	r0, [sp, #28]
  403372:	460a      	mov	r2, r1
  403374:	4601      	mov	r1, r0
  403376:	3104      	adds	r1, #4
  403378:	8806      	ldrh	r6, [r0, #0]
  40337a:	9107      	str	r1, [sp, #28]
  40337c:	2700      	movs	r7, #0
  40337e:	e720      	b.n	4031c2 <_vfiprintf_r+0x266>
  403380:	9608      	str	r6, [sp, #32]
  403382:	f043 0310 	orr.w	r3, r3, #16
  403386:	e7e7      	b.n	403358 <_vfiprintf_r+0x3fc>
  403388:	9608      	str	r6, [sp, #32]
  40338a:	f043 0310 	orr.w	r3, r3, #16
  40338e:	e708      	b.n	4031a2 <_vfiprintf_r+0x246>
  403390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403394:	f898 2000 	ldrb.w	r2, [r8]
  403398:	e652      	b.n	403040 <_vfiprintf_r+0xe4>
  40339a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40339e:	2600      	movs	r6, #0
  4033a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4033a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4033a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4033ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4033b0:	2909      	cmp	r1, #9
  4033b2:	d9f5      	bls.n	4033a0 <_vfiprintf_r+0x444>
  4033b4:	e646      	b.n	403044 <_vfiprintf_r+0xe8>
  4033b6:	9608      	str	r6, [sp, #32]
  4033b8:	2800      	cmp	r0, #0
  4033ba:	f040 8408 	bne.w	403bce <_vfiprintf_r+0xc72>
  4033be:	f043 0310 	orr.w	r3, r3, #16
  4033c2:	069e      	lsls	r6, r3, #26
  4033c4:	f100 834c 	bmi.w	403a60 <_vfiprintf_r+0xb04>
  4033c8:	06dd      	lsls	r5, r3, #27
  4033ca:	f100 82f3 	bmi.w	4039b4 <_vfiprintf_r+0xa58>
  4033ce:	0658      	lsls	r0, r3, #25
  4033d0:	f140 82f0 	bpl.w	4039b4 <_vfiprintf_r+0xa58>
  4033d4:	9d07      	ldr	r5, [sp, #28]
  4033d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4033da:	462a      	mov	r2, r5
  4033dc:	17f7      	asrs	r7, r6, #31
  4033de:	3204      	adds	r2, #4
  4033e0:	4630      	mov	r0, r6
  4033e2:	4639      	mov	r1, r7
  4033e4:	9207      	str	r2, [sp, #28]
  4033e6:	2800      	cmp	r0, #0
  4033e8:	f171 0200 	sbcs.w	r2, r1, #0
  4033ec:	f2c0 835d 	blt.w	403aaa <_vfiprintf_r+0xb4e>
  4033f0:	1c61      	adds	r1, r4, #1
  4033f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4033f6:	f04f 0201 	mov.w	r2, #1
  4033fa:	f47f aeea 	bne.w	4031d2 <_vfiprintf_r+0x276>
  4033fe:	ea56 0107 	orrs.w	r1, r6, r7
  403402:	f000 824d 	beq.w	4038a0 <_vfiprintf_r+0x944>
  403406:	9302      	str	r3, [sp, #8]
  403408:	2a01      	cmp	r2, #1
  40340a:	f000 828c 	beq.w	403926 <_vfiprintf_r+0x9ca>
  40340e:	2a02      	cmp	r2, #2
  403410:	f040 825c 	bne.w	4038cc <_vfiprintf_r+0x970>
  403414:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403416:	46cb      	mov	fp, r9
  403418:	0933      	lsrs	r3, r6, #4
  40341a:	f006 010f 	and.w	r1, r6, #15
  40341e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403422:	093a      	lsrs	r2, r7, #4
  403424:	461e      	mov	r6, r3
  403426:	4617      	mov	r7, r2
  403428:	5c43      	ldrb	r3, [r0, r1]
  40342a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40342e:	ea56 0307 	orrs.w	r3, r6, r7
  403432:	d1f1      	bne.n	403418 <_vfiprintf_r+0x4bc>
  403434:	eba9 030b 	sub.w	r3, r9, fp
  403438:	9305      	str	r3, [sp, #20]
  40343a:	e6e1      	b.n	403200 <_vfiprintf_r+0x2a4>
  40343c:	2800      	cmp	r0, #0
  40343e:	f040 83c0 	bne.w	403bc2 <_vfiprintf_r+0xc66>
  403442:	0699      	lsls	r1, r3, #26
  403444:	f100 8367 	bmi.w	403b16 <_vfiprintf_r+0xbba>
  403448:	06da      	lsls	r2, r3, #27
  40344a:	f100 80f1 	bmi.w	403630 <_vfiprintf_r+0x6d4>
  40344e:	065b      	lsls	r3, r3, #25
  403450:	f140 80ee 	bpl.w	403630 <_vfiprintf_r+0x6d4>
  403454:	9a07      	ldr	r2, [sp, #28]
  403456:	6813      	ldr	r3, [r2, #0]
  403458:	3204      	adds	r2, #4
  40345a:	9207      	str	r2, [sp, #28]
  40345c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403460:	801a      	strh	r2, [r3, #0]
  403462:	e5b8      	b.n	402fd6 <_vfiprintf_r+0x7a>
  403464:	9807      	ldr	r0, [sp, #28]
  403466:	4a3d      	ldr	r2, [pc, #244]	; (40355c <_vfiprintf_r+0x600>)
  403468:	9608      	str	r6, [sp, #32]
  40346a:	920b      	str	r2, [sp, #44]	; 0x2c
  40346c:	6806      	ldr	r6, [r0, #0]
  40346e:	2278      	movs	r2, #120	; 0x78
  403470:	2130      	movs	r1, #48	; 0x30
  403472:	3004      	adds	r0, #4
  403474:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403478:	f043 0302 	orr.w	r3, r3, #2
  40347c:	9007      	str	r0, [sp, #28]
  40347e:	2700      	movs	r7, #0
  403480:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403484:	2202      	movs	r2, #2
  403486:	e69c      	b.n	4031c2 <_vfiprintf_r+0x266>
  403488:	9608      	str	r6, [sp, #32]
  40348a:	2800      	cmp	r0, #0
  40348c:	d099      	beq.n	4033c2 <_vfiprintf_r+0x466>
  40348e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403492:	e796      	b.n	4033c2 <_vfiprintf_r+0x466>
  403494:	f898 2000 	ldrb.w	r2, [r8]
  403498:	2d00      	cmp	r5, #0
  40349a:	f47f add1 	bne.w	403040 <_vfiprintf_r+0xe4>
  40349e:	2001      	movs	r0, #1
  4034a0:	2520      	movs	r5, #32
  4034a2:	e5cd      	b.n	403040 <_vfiprintf_r+0xe4>
  4034a4:	f043 0301 	orr.w	r3, r3, #1
  4034a8:	f898 2000 	ldrb.w	r2, [r8]
  4034ac:	e5c8      	b.n	403040 <_vfiprintf_r+0xe4>
  4034ae:	9608      	str	r6, [sp, #32]
  4034b0:	2800      	cmp	r0, #0
  4034b2:	f040 8393 	bne.w	403bdc <_vfiprintf_r+0xc80>
  4034b6:	4929      	ldr	r1, [pc, #164]	; (40355c <_vfiprintf_r+0x600>)
  4034b8:	910b      	str	r1, [sp, #44]	; 0x2c
  4034ba:	069f      	lsls	r7, r3, #26
  4034bc:	f100 82e8 	bmi.w	403a90 <_vfiprintf_r+0xb34>
  4034c0:	9807      	ldr	r0, [sp, #28]
  4034c2:	06de      	lsls	r6, r3, #27
  4034c4:	4601      	mov	r1, r0
  4034c6:	f100 8270 	bmi.w	4039aa <_vfiprintf_r+0xa4e>
  4034ca:	065d      	lsls	r5, r3, #25
  4034cc:	f140 826d 	bpl.w	4039aa <_vfiprintf_r+0xa4e>
  4034d0:	3104      	adds	r1, #4
  4034d2:	8806      	ldrh	r6, [r0, #0]
  4034d4:	9107      	str	r1, [sp, #28]
  4034d6:	2700      	movs	r7, #0
  4034d8:	07d8      	lsls	r0, r3, #31
  4034da:	f140 8222 	bpl.w	403922 <_vfiprintf_r+0x9c6>
  4034de:	ea56 0107 	orrs.w	r1, r6, r7
  4034e2:	f000 821e 	beq.w	403922 <_vfiprintf_r+0x9c6>
  4034e6:	2130      	movs	r1, #48	; 0x30
  4034e8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4034ec:	f043 0302 	orr.w	r3, r3, #2
  4034f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4034f4:	2202      	movs	r2, #2
  4034f6:	e664      	b.n	4031c2 <_vfiprintf_r+0x266>
  4034f8:	9608      	str	r6, [sp, #32]
  4034fa:	2800      	cmp	r0, #0
  4034fc:	f040 836b 	bne.w	403bd6 <_vfiprintf_r+0xc7a>
  403500:	4917      	ldr	r1, [pc, #92]	; (403560 <_vfiprintf_r+0x604>)
  403502:	910b      	str	r1, [sp, #44]	; 0x2c
  403504:	e7d9      	b.n	4034ba <_vfiprintf_r+0x55e>
  403506:	9907      	ldr	r1, [sp, #28]
  403508:	9608      	str	r6, [sp, #32]
  40350a:	680a      	ldr	r2, [r1, #0]
  40350c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403510:	f04f 0000 	mov.w	r0, #0
  403514:	460a      	mov	r2, r1
  403516:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40351a:	3204      	adds	r2, #4
  40351c:	2001      	movs	r0, #1
  40351e:	9001      	str	r0, [sp, #4]
  403520:	9207      	str	r2, [sp, #28]
  403522:	9005      	str	r0, [sp, #20]
  403524:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403528:	9302      	str	r3, [sp, #8]
  40352a:	2400      	movs	r4, #0
  40352c:	e670      	b.n	403210 <_vfiprintf_r+0x2b4>
  40352e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403532:	f898 2000 	ldrb.w	r2, [r8]
  403536:	e583      	b.n	403040 <_vfiprintf_r+0xe4>
  403538:	f898 2000 	ldrb.w	r2, [r8]
  40353c:	2a6c      	cmp	r2, #108	; 0x6c
  40353e:	bf03      	ittte	eq
  403540:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403544:	f043 0320 	orreq.w	r3, r3, #32
  403548:	f108 0801 	addeq.w	r8, r8, #1
  40354c:	f043 0310 	orrne.w	r3, r3, #16
  403550:	e576      	b.n	403040 <_vfiprintf_r+0xe4>
  403552:	bf00      	nop
  403554:	00405a0c 	.word	0x00405a0c
  403558:	00405a1c 	.word	0x00405a1c
  40355c:	004059f0 	.word	0x004059f0
  403560:	004059dc 	.word	0x004059dc
  403564:	9907      	ldr	r1, [sp, #28]
  403566:	680e      	ldr	r6, [r1, #0]
  403568:	460a      	mov	r2, r1
  40356a:	2e00      	cmp	r6, #0
  40356c:	f102 0204 	add.w	r2, r2, #4
  403570:	f6ff ae0f 	blt.w	403192 <_vfiprintf_r+0x236>
  403574:	9207      	str	r2, [sp, #28]
  403576:	f898 2000 	ldrb.w	r2, [r8]
  40357a:	e561      	b.n	403040 <_vfiprintf_r+0xe4>
  40357c:	f898 2000 	ldrb.w	r2, [r8]
  403580:	2001      	movs	r0, #1
  403582:	252b      	movs	r5, #43	; 0x2b
  403584:	e55c      	b.n	403040 <_vfiprintf_r+0xe4>
  403586:	9907      	ldr	r1, [sp, #28]
  403588:	9608      	str	r6, [sp, #32]
  40358a:	f8d1 b000 	ldr.w	fp, [r1]
  40358e:	f04f 0200 	mov.w	r2, #0
  403592:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403596:	1d0e      	adds	r6, r1, #4
  403598:	f1bb 0f00 	cmp.w	fp, #0
  40359c:	f000 82e5 	beq.w	403b6a <_vfiprintf_r+0xc0e>
  4035a0:	1c67      	adds	r7, r4, #1
  4035a2:	f000 82c4 	beq.w	403b2e <_vfiprintf_r+0xbd2>
  4035a6:	4622      	mov	r2, r4
  4035a8:	2100      	movs	r1, #0
  4035aa:	4658      	mov	r0, fp
  4035ac:	9301      	str	r3, [sp, #4]
  4035ae:	f001 fbd7 	bl	404d60 <memchr>
  4035b2:	9b01      	ldr	r3, [sp, #4]
  4035b4:	2800      	cmp	r0, #0
  4035b6:	f000 82e5 	beq.w	403b84 <_vfiprintf_r+0xc28>
  4035ba:	eba0 020b 	sub.w	r2, r0, fp
  4035be:	9205      	str	r2, [sp, #20]
  4035c0:	9607      	str	r6, [sp, #28]
  4035c2:	9302      	str	r3, [sp, #8]
  4035c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4035c8:	2400      	movs	r4, #0
  4035ca:	e619      	b.n	403200 <_vfiprintf_r+0x2a4>
  4035cc:	f898 2000 	ldrb.w	r2, [r8]
  4035d0:	2a2a      	cmp	r2, #42	; 0x2a
  4035d2:	f108 0701 	add.w	r7, r8, #1
  4035d6:	f000 82e9 	beq.w	403bac <_vfiprintf_r+0xc50>
  4035da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4035de:	2909      	cmp	r1, #9
  4035e0:	46b8      	mov	r8, r7
  4035e2:	f04f 0400 	mov.w	r4, #0
  4035e6:	f63f ad2d 	bhi.w	403044 <_vfiprintf_r+0xe8>
  4035ea:	f818 2b01 	ldrb.w	r2, [r8], #1
  4035ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4035f2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4035f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4035fa:	2909      	cmp	r1, #9
  4035fc:	d9f5      	bls.n	4035ea <_vfiprintf_r+0x68e>
  4035fe:	e521      	b.n	403044 <_vfiprintf_r+0xe8>
  403600:	f043 0320 	orr.w	r3, r3, #32
  403604:	f898 2000 	ldrb.w	r2, [r8]
  403608:	e51a      	b.n	403040 <_vfiprintf_r+0xe4>
  40360a:	9608      	str	r6, [sp, #32]
  40360c:	2800      	cmp	r0, #0
  40360e:	f040 82db 	bne.w	403bc8 <_vfiprintf_r+0xc6c>
  403612:	2a00      	cmp	r2, #0
  403614:	f000 80e7 	beq.w	4037e6 <_vfiprintf_r+0x88a>
  403618:	2101      	movs	r1, #1
  40361a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40361e:	f04f 0200 	mov.w	r2, #0
  403622:	9101      	str	r1, [sp, #4]
  403624:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403628:	9105      	str	r1, [sp, #20]
  40362a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40362e:	e77b      	b.n	403528 <_vfiprintf_r+0x5cc>
  403630:	9a07      	ldr	r2, [sp, #28]
  403632:	6813      	ldr	r3, [r2, #0]
  403634:	3204      	adds	r2, #4
  403636:	9207      	str	r2, [sp, #28]
  403638:	9a03      	ldr	r2, [sp, #12]
  40363a:	601a      	str	r2, [r3, #0]
  40363c:	e4cb      	b.n	402fd6 <_vfiprintf_r+0x7a>
  40363e:	aa0f      	add	r2, sp, #60	; 0x3c
  403640:	9904      	ldr	r1, [sp, #16]
  403642:	4620      	mov	r0, r4
  403644:	f7ff fc4a 	bl	402edc <__sprint_r.part.0>
  403648:	2800      	cmp	r0, #0
  40364a:	f040 8139 	bne.w	4038c0 <_vfiprintf_r+0x964>
  40364e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403650:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403652:	f101 0c01 	add.w	ip, r1, #1
  403656:	46ce      	mov	lr, r9
  403658:	e5ff      	b.n	40325a <_vfiprintf_r+0x2fe>
  40365a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40365c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40365e:	1c48      	adds	r0, r1, #1
  403660:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403664:	2d00      	cmp	r5, #0
  403666:	f43f ae22 	beq.w	4032ae <_vfiprintf_r+0x352>
  40366a:	3201      	adds	r2, #1
  40366c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403670:	2101      	movs	r1, #1
  403672:	2807      	cmp	r0, #7
  403674:	9211      	str	r2, [sp, #68]	; 0x44
  403676:	9010      	str	r0, [sp, #64]	; 0x40
  403678:	f8ca 5000 	str.w	r5, [sl]
  40367c:	f8ca 1004 	str.w	r1, [sl, #4]
  403680:	f340 8108 	ble.w	403894 <_vfiprintf_r+0x938>
  403684:	2a00      	cmp	r2, #0
  403686:	f040 81bc 	bne.w	403a02 <_vfiprintf_r+0xaa6>
  40368a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40368c:	2b00      	cmp	r3, #0
  40368e:	f43f ae1f 	beq.w	4032d0 <_vfiprintf_r+0x374>
  403692:	ab0e      	add	r3, sp, #56	; 0x38
  403694:	2202      	movs	r2, #2
  403696:	4608      	mov	r0, r1
  403698:	931c      	str	r3, [sp, #112]	; 0x70
  40369a:	921d      	str	r2, [sp, #116]	; 0x74
  40369c:	46ca      	mov	sl, r9
  40369e:	4601      	mov	r1, r0
  4036a0:	f10a 0a08 	add.w	sl, sl, #8
  4036a4:	3001      	adds	r0, #1
  4036a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036a8:	2b80      	cmp	r3, #128	; 0x80
  4036aa:	f43f ae19 	beq.w	4032e0 <_vfiprintf_r+0x384>
  4036ae:	9b05      	ldr	r3, [sp, #20]
  4036b0:	1ae4      	subs	r4, r4, r3
  4036b2:	2c00      	cmp	r4, #0
  4036b4:	dd2e      	ble.n	403714 <_vfiprintf_r+0x7b8>
  4036b6:	2c10      	cmp	r4, #16
  4036b8:	4db3      	ldr	r5, [pc, #716]	; (403988 <_vfiprintf_r+0xa2c>)
  4036ba:	dd1e      	ble.n	4036fa <_vfiprintf_r+0x79e>
  4036bc:	46d6      	mov	lr, sl
  4036be:	2610      	movs	r6, #16
  4036c0:	9f06      	ldr	r7, [sp, #24]
  4036c2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4036c6:	e006      	b.n	4036d6 <_vfiprintf_r+0x77a>
  4036c8:	1c88      	adds	r0, r1, #2
  4036ca:	f10e 0e08 	add.w	lr, lr, #8
  4036ce:	4619      	mov	r1, r3
  4036d0:	3c10      	subs	r4, #16
  4036d2:	2c10      	cmp	r4, #16
  4036d4:	dd10      	ble.n	4036f8 <_vfiprintf_r+0x79c>
  4036d6:	1c4b      	adds	r3, r1, #1
  4036d8:	3210      	adds	r2, #16
  4036da:	2b07      	cmp	r3, #7
  4036dc:	9211      	str	r2, [sp, #68]	; 0x44
  4036de:	e88e 0060 	stmia.w	lr, {r5, r6}
  4036e2:	9310      	str	r3, [sp, #64]	; 0x40
  4036e4:	ddf0      	ble.n	4036c8 <_vfiprintf_r+0x76c>
  4036e6:	2a00      	cmp	r2, #0
  4036e8:	d165      	bne.n	4037b6 <_vfiprintf_r+0x85a>
  4036ea:	3c10      	subs	r4, #16
  4036ec:	2c10      	cmp	r4, #16
  4036ee:	f04f 0001 	mov.w	r0, #1
  4036f2:	4611      	mov	r1, r2
  4036f4:	46ce      	mov	lr, r9
  4036f6:	dcee      	bgt.n	4036d6 <_vfiprintf_r+0x77a>
  4036f8:	46f2      	mov	sl, lr
  4036fa:	4422      	add	r2, r4
  4036fc:	2807      	cmp	r0, #7
  4036fe:	9211      	str	r2, [sp, #68]	; 0x44
  403700:	f8ca 5000 	str.w	r5, [sl]
  403704:	f8ca 4004 	str.w	r4, [sl, #4]
  403708:	9010      	str	r0, [sp, #64]	; 0x40
  40370a:	f300 8085 	bgt.w	403818 <_vfiprintf_r+0x8bc>
  40370e:	f10a 0a08 	add.w	sl, sl, #8
  403712:	3001      	adds	r0, #1
  403714:	9905      	ldr	r1, [sp, #20]
  403716:	f8ca b000 	str.w	fp, [sl]
  40371a:	440a      	add	r2, r1
  40371c:	2807      	cmp	r0, #7
  40371e:	9211      	str	r2, [sp, #68]	; 0x44
  403720:	f8ca 1004 	str.w	r1, [sl, #4]
  403724:	9010      	str	r0, [sp, #64]	; 0x40
  403726:	f340 8082 	ble.w	40382e <_vfiprintf_r+0x8d2>
  40372a:	2a00      	cmp	r2, #0
  40372c:	f040 8118 	bne.w	403960 <_vfiprintf_r+0xa04>
  403730:	9b02      	ldr	r3, [sp, #8]
  403732:	9210      	str	r2, [sp, #64]	; 0x40
  403734:	0758      	lsls	r0, r3, #29
  403736:	d535      	bpl.n	4037a4 <_vfiprintf_r+0x848>
  403738:	9b08      	ldr	r3, [sp, #32]
  40373a:	9901      	ldr	r1, [sp, #4]
  40373c:	1a5c      	subs	r4, r3, r1
  40373e:	2c00      	cmp	r4, #0
  403740:	f340 80e7 	ble.w	403912 <_vfiprintf_r+0x9b6>
  403744:	46ca      	mov	sl, r9
  403746:	2c10      	cmp	r4, #16
  403748:	f340 8218 	ble.w	403b7c <_vfiprintf_r+0xc20>
  40374c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40374e:	4e8f      	ldr	r6, [pc, #572]	; (40398c <_vfiprintf_r+0xa30>)
  403750:	9f06      	ldr	r7, [sp, #24]
  403752:	f8dd b010 	ldr.w	fp, [sp, #16]
  403756:	2510      	movs	r5, #16
  403758:	e006      	b.n	403768 <_vfiprintf_r+0x80c>
  40375a:	1c88      	adds	r0, r1, #2
  40375c:	f10a 0a08 	add.w	sl, sl, #8
  403760:	4619      	mov	r1, r3
  403762:	3c10      	subs	r4, #16
  403764:	2c10      	cmp	r4, #16
  403766:	dd11      	ble.n	40378c <_vfiprintf_r+0x830>
  403768:	1c4b      	adds	r3, r1, #1
  40376a:	3210      	adds	r2, #16
  40376c:	2b07      	cmp	r3, #7
  40376e:	9211      	str	r2, [sp, #68]	; 0x44
  403770:	f8ca 6000 	str.w	r6, [sl]
  403774:	f8ca 5004 	str.w	r5, [sl, #4]
  403778:	9310      	str	r3, [sp, #64]	; 0x40
  40377a:	ddee      	ble.n	40375a <_vfiprintf_r+0x7fe>
  40377c:	bb42      	cbnz	r2, 4037d0 <_vfiprintf_r+0x874>
  40377e:	3c10      	subs	r4, #16
  403780:	2c10      	cmp	r4, #16
  403782:	f04f 0001 	mov.w	r0, #1
  403786:	4611      	mov	r1, r2
  403788:	46ca      	mov	sl, r9
  40378a:	dced      	bgt.n	403768 <_vfiprintf_r+0x80c>
  40378c:	4422      	add	r2, r4
  40378e:	2807      	cmp	r0, #7
  403790:	9211      	str	r2, [sp, #68]	; 0x44
  403792:	f8ca 6000 	str.w	r6, [sl]
  403796:	f8ca 4004 	str.w	r4, [sl, #4]
  40379a:	9010      	str	r0, [sp, #64]	; 0x40
  40379c:	dd51      	ble.n	403842 <_vfiprintf_r+0x8e6>
  40379e:	2a00      	cmp	r2, #0
  4037a0:	f040 819b 	bne.w	403ada <_vfiprintf_r+0xb7e>
  4037a4:	9b03      	ldr	r3, [sp, #12]
  4037a6:	9a08      	ldr	r2, [sp, #32]
  4037a8:	9901      	ldr	r1, [sp, #4]
  4037aa:	428a      	cmp	r2, r1
  4037ac:	bfac      	ite	ge
  4037ae:	189b      	addge	r3, r3, r2
  4037b0:	185b      	addlt	r3, r3, r1
  4037b2:	9303      	str	r3, [sp, #12]
  4037b4:	e04e      	b.n	403854 <_vfiprintf_r+0x8f8>
  4037b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4037b8:	4651      	mov	r1, sl
  4037ba:	4638      	mov	r0, r7
  4037bc:	f7ff fb8e 	bl	402edc <__sprint_r.part.0>
  4037c0:	2800      	cmp	r0, #0
  4037c2:	f040 813f 	bne.w	403a44 <_vfiprintf_r+0xae8>
  4037c6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037ca:	1c48      	adds	r0, r1, #1
  4037cc:	46ce      	mov	lr, r9
  4037ce:	e77f      	b.n	4036d0 <_vfiprintf_r+0x774>
  4037d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4037d2:	4659      	mov	r1, fp
  4037d4:	4638      	mov	r0, r7
  4037d6:	f7ff fb81 	bl	402edc <__sprint_r.part.0>
  4037da:	b960      	cbnz	r0, 4037f6 <_vfiprintf_r+0x89a>
  4037dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037e0:	1c48      	adds	r0, r1, #1
  4037e2:	46ca      	mov	sl, r9
  4037e4:	e7bd      	b.n	403762 <_vfiprintf_r+0x806>
  4037e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037e8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4037ec:	2b00      	cmp	r3, #0
  4037ee:	f040 81d4 	bne.w	403b9a <_vfiprintf_r+0xc3e>
  4037f2:	2300      	movs	r3, #0
  4037f4:	9310      	str	r3, [sp, #64]	; 0x40
  4037f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4037fa:	f013 0f01 	tst.w	r3, #1
  4037fe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403802:	d102      	bne.n	40380a <_vfiprintf_r+0x8ae>
  403804:	059a      	lsls	r2, r3, #22
  403806:	f140 80de 	bpl.w	4039c6 <_vfiprintf_r+0xa6a>
  40380a:	065b      	lsls	r3, r3, #25
  40380c:	f53f acb2 	bmi.w	403174 <_vfiprintf_r+0x218>
  403810:	9803      	ldr	r0, [sp, #12]
  403812:	b02d      	add	sp, #180	; 0xb4
  403814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403818:	2a00      	cmp	r2, #0
  40381a:	f040 8106 	bne.w	403a2a <_vfiprintf_r+0xace>
  40381e:	9a05      	ldr	r2, [sp, #20]
  403820:	921d      	str	r2, [sp, #116]	; 0x74
  403822:	2301      	movs	r3, #1
  403824:	9211      	str	r2, [sp, #68]	; 0x44
  403826:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40382a:	9310      	str	r3, [sp, #64]	; 0x40
  40382c:	46ca      	mov	sl, r9
  40382e:	f10a 0a08 	add.w	sl, sl, #8
  403832:	9b02      	ldr	r3, [sp, #8]
  403834:	0759      	lsls	r1, r3, #29
  403836:	d504      	bpl.n	403842 <_vfiprintf_r+0x8e6>
  403838:	9b08      	ldr	r3, [sp, #32]
  40383a:	9901      	ldr	r1, [sp, #4]
  40383c:	1a5c      	subs	r4, r3, r1
  40383e:	2c00      	cmp	r4, #0
  403840:	dc81      	bgt.n	403746 <_vfiprintf_r+0x7ea>
  403842:	9b03      	ldr	r3, [sp, #12]
  403844:	9908      	ldr	r1, [sp, #32]
  403846:	9801      	ldr	r0, [sp, #4]
  403848:	4281      	cmp	r1, r0
  40384a:	bfac      	ite	ge
  40384c:	185b      	addge	r3, r3, r1
  40384e:	181b      	addlt	r3, r3, r0
  403850:	9303      	str	r3, [sp, #12]
  403852:	bb72      	cbnz	r2, 4038b2 <_vfiprintf_r+0x956>
  403854:	2300      	movs	r3, #0
  403856:	9310      	str	r3, [sp, #64]	; 0x40
  403858:	46ca      	mov	sl, r9
  40385a:	f7ff bbbc 	b.w	402fd6 <_vfiprintf_r+0x7a>
  40385e:	aa0f      	add	r2, sp, #60	; 0x3c
  403860:	9904      	ldr	r1, [sp, #16]
  403862:	4620      	mov	r0, r4
  403864:	f7ff fb3a 	bl	402edc <__sprint_r.part.0>
  403868:	bb50      	cbnz	r0, 4038c0 <_vfiprintf_r+0x964>
  40386a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40386c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40386e:	f101 0e01 	add.w	lr, r1, #1
  403872:	46cc      	mov	ip, r9
  403874:	e548      	b.n	403308 <_vfiprintf_r+0x3ac>
  403876:	2a00      	cmp	r2, #0
  403878:	f040 8140 	bne.w	403afc <_vfiprintf_r+0xba0>
  40387c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403880:	2900      	cmp	r1, #0
  403882:	f000 811b 	beq.w	403abc <_vfiprintf_r+0xb60>
  403886:	2201      	movs	r2, #1
  403888:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40388c:	4610      	mov	r0, r2
  40388e:	921d      	str	r2, [sp, #116]	; 0x74
  403890:	911c      	str	r1, [sp, #112]	; 0x70
  403892:	46ca      	mov	sl, r9
  403894:	4601      	mov	r1, r0
  403896:	f10a 0a08 	add.w	sl, sl, #8
  40389a:	3001      	adds	r0, #1
  40389c:	e507      	b.n	4032ae <_vfiprintf_r+0x352>
  40389e:	9b02      	ldr	r3, [sp, #8]
  4038a0:	2a01      	cmp	r2, #1
  4038a2:	f000 8098 	beq.w	4039d6 <_vfiprintf_r+0xa7a>
  4038a6:	2a02      	cmp	r2, #2
  4038a8:	d10d      	bne.n	4038c6 <_vfiprintf_r+0x96a>
  4038aa:	9302      	str	r3, [sp, #8]
  4038ac:	2600      	movs	r6, #0
  4038ae:	2700      	movs	r7, #0
  4038b0:	e5b0      	b.n	403414 <_vfiprintf_r+0x4b8>
  4038b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4038b4:	9904      	ldr	r1, [sp, #16]
  4038b6:	9806      	ldr	r0, [sp, #24]
  4038b8:	f7ff fb10 	bl	402edc <__sprint_r.part.0>
  4038bc:	2800      	cmp	r0, #0
  4038be:	d0c9      	beq.n	403854 <_vfiprintf_r+0x8f8>
  4038c0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4038c4:	e797      	b.n	4037f6 <_vfiprintf_r+0x89a>
  4038c6:	9302      	str	r3, [sp, #8]
  4038c8:	2600      	movs	r6, #0
  4038ca:	2700      	movs	r7, #0
  4038cc:	4649      	mov	r1, r9
  4038ce:	e000      	b.n	4038d2 <_vfiprintf_r+0x976>
  4038d0:	4659      	mov	r1, fp
  4038d2:	08f2      	lsrs	r2, r6, #3
  4038d4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4038d8:	08f8      	lsrs	r0, r7, #3
  4038da:	f006 0307 	and.w	r3, r6, #7
  4038de:	4607      	mov	r7, r0
  4038e0:	4616      	mov	r6, r2
  4038e2:	3330      	adds	r3, #48	; 0x30
  4038e4:	ea56 0207 	orrs.w	r2, r6, r7
  4038e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4038ec:	f101 3bff 	add.w	fp, r1, #4294967295
  4038f0:	d1ee      	bne.n	4038d0 <_vfiprintf_r+0x974>
  4038f2:	9a02      	ldr	r2, [sp, #8]
  4038f4:	07d6      	lsls	r6, r2, #31
  4038f6:	f57f ad9d 	bpl.w	403434 <_vfiprintf_r+0x4d8>
  4038fa:	2b30      	cmp	r3, #48	; 0x30
  4038fc:	f43f ad9a 	beq.w	403434 <_vfiprintf_r+0x4d8>
  403900:	3902      	subs	r1, #2
  403902:	2330      	movs	r3, #48	; 0x30
  403904:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403908:	eba9 0301 	sub.w	r3, r9, r1
  40390c:	9305      	str	r3, [sp, #20]
  40390e:	468b      	mov	fp, r1
  403910:	e476      	b.n	403200 <_vfiprintf_r+0x2a4>
  403912:	9b03      	ldr	r3, [sp, #12]
  403914:	9a08      	ldr	r2, [sp, #32]
  403916:	428a      	cmp	r2, r1
  403918:	bfac      	ite	ge
  40391a:	189b      	addge	r3, r3, r2
  40391c:	185b      	addlt	r3, r3, r1
  40391e:	9303      	str	r3, [sp, #12]
  403920:	e798      	b.n	403854 <_vfiprintf_r+0x8f8>
  403922:	2202      	movs	r2, #2
  403924:	e44d      	b.n	4031c2 <_vfiprintf_r+0x266>
  403926:	2f00      	cmp	r7, #0
  403928:	bf08      	it	eq
  40392a:	2e0a      	cmpeq	r6, #10
  40392c:	d352      	bcc.n	4039d4 <_vfiprintf_r+0xa78>
  40392e:	46cb      	mov	fp, r9
  403930:	4630      	mov	r0, r6
  403932:	4639      	mov	r1, r7
  403934:	220a      	movs	r2, #10
  403936:	2300      	movs	r3, #0
  403938:	f7fe fe88 	bl	40264c <__aeabi_uldivmod>
  40393c:	3230      	adds	r2, #48	; 0x30
  40393e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403942:	4630      	mov	r0, r6
  403944:	4639      	mov	r1, r7
  403946:	2300      	movs	r3, #0
  403948:	220a      	movs	r2, #10
  40394a:	f7fe fe7f 	bl	40264c <__aeabi_uldivmod>
  40394e:	4606      	mov	r6, r0
  403950:	460f      	mov	r7, r1
  403952:	ea56 0307 	orrs.w	r3, r6, r7
  403956:	d1eb      	bne.n	403930 <_vfiprintf_r+0x9d4>
  403958:	e56c      	b.n	403434 <_vfiprintf_r+0x4d8>
  40395a:	9405      	str	r4, [sp, #20]
  40395c:	46cb      	mov	fp, r9
  40395e:	e44f      	b.n	403200 <_vfiprintf_r+0x2a4>
  403960:	aa0f      	add	r2, sp, #60	; 0x3c
  403962:	9904      	ldr	r1, [sp, #16]
  403964:	9806      	ldr	r0, [sp, #24]
  403966:	f7ff fab9 	bl	402edc <__sprint_r.part.0>
  40396a:	2800      	cmp	r0, #0
  40396c:	d1a8      	bne.n	4038c0 <_vfiprintf_r+0x964>
  40396e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403970:	46ca      	mov	sl, r9
  403972:	e75e      	b.n	403832 <_vfiprintf_r+0x8d6>
  403974:	aa0f      	add	r2, sp, #60	; 0x3c
  403976:	9904      	ldr	r1, [sp, #16]
  403978:	9806      	ldr	r0, [sp, #24]
  40397a:	f7ff faaf 	bl	402edc <__sprint_r.part.0>
  40397e:	2800      	cmp	r0, #0
  403980:	d19e      	bne.n	4038c0 <_vfiprintf_r+0x964>
  403982:	46ca      	mov	sl, r9
  403984:	f7ff bbc0 	b.w	403108 <_vfiprintf_r+0x1ac>
  403988:	00405a1c 	.word	0x00405a1c
  40398c:	00405a0c 	.word	0x00405a0c
  403990:	3104      	adds	r1, #4
  403992:	6816      	ldr	r6, [r2, #0]
  403994:	9107      	str	r1, [sp, #28]
  403996:	2201      	movs	r2, #1
  403998:	2700      	movs	r7, #0
  40399a:	e412      	b.n	4031c2 <_vfiprintf_r+0x266>
  40399c:	9807      	ldr	r0, [sp, #28]
  40399e:	4601      	mov	r1, r0
  4039a0:	3104      	adds	r1, #4
  4039a2:	6806      	ldr	r6, [r0, #0]
  4039a4:	9107      	str	r1, [sp, #28]
  4039a6:	2700      	movs	r7, #0
  4039a8:	e40b      	b.n	4031c2 <_vfiprintf_r+0x266>
  4039aa:	680e      	ldr	r6, [r1, #0]
  4039ac:	3104      	adds	r1, #4
  4039ae:	9107      	str	r1, [sp, #28]
  4039b0:	2700      	movs	r7, #0
  4039b2:	e591      	b.n	4034d8 <_vfiprintf_r+0x57c>
  4039b4:	9907      	ldr	r1, [sp, #28]
  4039b6:	680e      	ldr	r6, [r1, #0]
  4039b8:	460a      	mov	r2, r1
  4039ba:	17f7      	asrs	r7, r6, #31
  4039bc:	3204      	adds	r2, #4
  4039be:	9207      	str	r2, [sp, #28]
  4039c0:	4630      	mov	r0, r6
  4039c2:	4639      	mov	r1, r7
  4039c4:	e50f      	b.n	4033e6 <_vfiprintf_r+0x48a>
  4039c6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4039ca:	f000 fe7f 	bl	4046cc <__retarget_lock_release_recursive>
  4039ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4039d2:	e71a      	b.n	40380a <_vfiprintf_r+0x8ae>
  4039d4:	9b02      	ldr	r3, [sp, #8]
  4039d6:	9302      	str	r3, [sp, #8]
  4039d8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4039dc:	3630      	adds	r6, #48	; 0x30
  4039de:	2301      	movs	r3, #1
  4039e0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4039e4:	9305      	str	r3, [sp, #20]
  4039e6:	e40b      	b.n	403200 <_vfiprintf_r+0x2a4>
  4039e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4039ea:	9904      	ldr	r1, [sp, #16]
  4039ec:	9806      	ldr	r0, [sp, #24]
  4039ee:	f7ff fa75 	bl	402edc <__sprint_r.part.0>
  4039f2:	2800      	cmp	r0, #0
  4039f4:	f47f af64 	bne.w	4038c0 <_vfiprintf_r+0x964>
  4039f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4039fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4039fc:	1c48      	adds	r0, r1, #1
  4039fe:	46ca      	mov	sl, r9
  403a00:	e651      	b.n	4036a6 <_vfiprintf_r+0x74a>
  403a02:	aa0f      	add	r2, sp, #60	; 0x3c
  403a04:	9904      	ldr	r1, [sp, #16]
  403a06:	9806      	ldr	r0, [sp, #24]
  403a08:	f7ff fa68 	bl	402edc <__sprint_r.part.0>
  403a0c:	2800      	cmp	r0, #0
  403a0e:	f47f af57 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403a12:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a14:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a16:	1c48      	adds	r0, r1, #1
  403a18:	46ca      	mov	sl, r9
  403a1a:	e448      	b.n	4032ae <_vfiprintf_r+0x352>
  403a1c:	2a00      	cmp	r2, #0
  403a1e:	f040 8091 	bne.w	403b44 <_vfiprintf_r+0xbe8>
  403a22:	2001      	movs	r0, #1
  403a24:	4611      	mov	r1, r2
  403a26:	46ca      	mov	sl, r9
  403a28:	e641      	b.n	4036ae <_vfiprintf_r+0x752>
  403a2a:	aa0f      	add	r2, sp, #60	; 0x3c
  403a2c:	9904      	ldr	r1, [sp, #16]
  403a2e:	9806      	ldr	r0, [sp, #24]
  403a30:	f7ff fa54 	bl	402edc <__sprint_r.part.0>
  403a34:	2800      	cmp	r0, #0
  403a36:	f47f af43 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403a3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  403a3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a3e:	3001      	adds	r0, #1
  403a40:	46ca      	mov	sl, r9
  403a42:	e667      	b.n	403714 <_vfiprintf_r+0x7b8>
  403a44:	46d3      	mov	fp, sl
  403a46:	e6d6      	b.n	4037f6 <_vfiprintf_r+0x89a>
  403a48:	9e07      	ldr	r6, [sp, #28]
  403a4a:	3607      	adds	r6, #7
  403a4c:	f026 0207 	bic.w	r2, r6, #7
  403a50:	f102 0108 	add.w	r1, r2, #8
  403a54:	e9d2 6700 	ldrd	r6, r7, [r2]
  403a58:	9107      	str	r1, [sp, #28]
  403a5a:	2201      	movs	r2, #1
  403a5c:	f7ff bbb1 	b.w	4031c2 <_vfiprintf_r+0x266>
  403a60:	9e07      	ldr	r6, [sp, #28]
  403a62:	3607      	adds	r6, #7
  403a64:	f026 0607 	bic.w	r6, r6, #7
  403a68:	e9d6 0100 	ldrd	r0, r1, [r6]
  403a6c:	f106 0208 	add.w	r2, r6, #8
  403a70:	9207      	str	r2, [sp, #28]
  403a72:	4606      	mov	r6, r0
  403a74:	460f      	mov	r7, r1
  403a76:	e4b6      	b.n	4033e6 <_vfiprintf_r+0x48a>
  403a78:	9e07      	ldr	r6, [sp, #28]
  403a7a:	3607      	adds	r6, #7
  403a7c:	f026 0207 	bic.w	r2, r6, #7
  403a80:	f102 0108 	add.w	r1, r2, #8
  403a84:	e9d2 6700 	ldrd	r6, r7, [r2]
  403a88:	9107      	str	r1, [sp, #28]
  403a8a:	2200      	movs	r2, #0
  403a8c:	f7ff bb99 	b.w	4031c2 <_vfiprintf_r+0x266>
  403a90:	9e07      	ldr	r6, [sp, #28]
  403a92:	3607      	adds	r6, #7
  403a94:	f026 0107 	bic.w	r1, r6, #7
  403a98:	f101 0008 	add.w	r0, r1, #8
  403a9c:	9007      	str	r0, [sp, #28]
  403a9e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403aa2:	e519      	b.n	4034d8 <_vfiprintf_r+0x57c>
  403aa4:	46cb      	mov	fp, r9
  403aa6:	f7ff bbab 	b.w	403200 <_vfiprintf_r+0x2a4>
  403aaa:	252d      	movs	r5, #45	; 0x2d
  403aac:	4276      	negs	r6, r6
  403aae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403ab2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ab6:	2201      	movs	r2, #1
  403ab8:	f7ff bb88 	b.w	4031cc <_vfiprintf_r+0x270>
  403abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403abe:	b9b3      	cbnz	r3, 403aee <_vfiprintf_r+0xb92>
  403ac0:	4611      	mov	r1, r2
  403ac2:	2001      	movs	r0, #1
  403ac4:	46ca      	mov	sl, r9
  403ac6:	e5f2      	b.n	4036ae <_vfiprintf_r+0x752>
  403ac8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403acc:	f000 fdfe 	bl	4046cc <__retarget_lock_release_recursive>
  403ad0:	f04f 33ff 	mov.w	r3, #4294967295
  403ad4:	9303      	str	r3, [sp, #12]
  403ad6:	f7ff bb50 	b.w	40317a <_vfiprintf_r+0x21e>
  403ada:	aa0f      	add	r2, sp, #60	; 0x3c
  403adc:	9904      	ldr	r1, [sp, #16]
  403ade:	9806      	ldr	r0, [sp, #24]
  403ae0:	f7ff f9fc 	bl	402edc <__sprint_r.part.0>
  403ae4:	2800      	cmp	r0, #0
  403ae6:	f47f aeeb 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403aea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403aec:	e6a9      	b.n	403842 <_vfiprintf_r+0x8e6>
  403aee:	ab0e      	add	r3, sp, #56	; 0x38
  403af0:	2202      	movs	r2, #2
  403af2:	931c      	str	r3, [sp, #112]	; 0x70
  403af4:	921d      	str	r2, [sp, #116]	; 0x74
  403af6:	2001      	movs	r0, #1
  403af8:	46ca      	mov	sl, r9
  403afa:	e5d0      	b.n	40369e <_vfiprintf_r+0x742>
  403afc:	aa0f      	add	r2, sp, #60	; 0x3c
  403afe:	9904      	ldr	r1, [sp, #16]
  403b00:	9806      	ldr	r0, [sp, #24]
  403b02:	f7ff f9eb 	bl	402edc <__sprint_r.part.0>
  403b06:	2800      	cmp	r0, #0
  403b08:	f47f aeda 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403b0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b10:	1c48      	adds	r0, r1, #1
  403b12:	46ca      	mov	sl, r9
  403b14:	e5a4      	b.n	403660 <_vfiprintf_r+0x704>
  403b16:	9a07      	ldr	r2, [sp, #28]
  403b18:	9903      	ldr	r1, [sp, #12]
  403b1a:	6813      	ldr	r3, [r2, #0]
  403b1c:	17cd      	asrs	r5, r1, #31
  403b1e:	4608      	mov	r0, r1
  403b20:	3204      	adds	r2, #4
  403b22:	4629      	mov	r1, r5
  403b24:	9207      	str	r2, [sp, #28]
  403b26:	e9c3 0100 	strd	r0, r1, [r3]
  403b2a:	f7ff ba54 	b.w	402fd6 <_vfiprintf_r+0x7a>
  403b2e:	4658      	mov	r0, fp
  403b30:	9607      	str	r6, [sp, #28]
  403b32:	9302      	str	r3, [sp, #8]
  403b34:	f7ff f964 	bl	402e00 <strlen>
  403b38:	2400      	movs	r4, #0
  403b3a:	9005      	str	r0, [sp, #20]
  403b3c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403b40:	f7ff bb5e 	b.w	403200 <_vfiprintf_r+0x2a4>
  403b44:	aa0f      	add	r2, sp, #60	; 0x3c
  403b46:	9904      	ldr	r1, [sp, #16]
  403b48:	9806      	ldr	r0, [sp, #24]
  403b4a:	f7ff f9c7 	bl	402edc <__sprint_r.part.0>
  403b4e:	2800      	cmp	r0, #0
  403b50:	f47f aeb6 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403b54:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b56:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b58:	1c48      	adds	r0, r1, #1
  403b5a:	46ca      	mov	sl, r9
  403b5c:	e5a7      	b.n	4036ae <_vfiprintf_r+0x752>
  403b5e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b60:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b62:	4e20      	ldr	r6, [pc, #128]	; (403be4 <_vfiprintf_r+0xc88>)
  403b64:	3101      	adds	r1, #1
  403b66:	f7ff bb90 	b.w	40328a <_vfiprintf_r+0x32e>
  403b6a:	2c06      	cmp	r4, #6
  403b6c:	bf28      	it	cs
  403b6e:	2406      	movcs	r4, #6
  403b70:	9405      	str	r4, [sp, #20]
  403b72:	9607      	str	r6, [sp, #28]
  403b74:	9401      	str	r4, [sp, #4]
  403b76:	f8df b070 	ldr.w	fp, [pc, #112]	; 403be8 <_vfiprintf_r+0xc8c>
  403b7a:	e4d5      	b.n	403528 <_vfiprintf_r+0x5cc>
  403b7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  403b7e:	4e19      	ldr	r6, [pc, #100]	; (403be4 <_vfiprintf_r+0xc88>)
  403b80:	3001      	adds	r0, #1
  403b82:	e603      	b.n	40378c <_vfiprintf_r+0x830>
  403b84:	9405      	str	r4, [sp, #20]
  403b86:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403b8a:	9607      	str	r6, [sp, #28]
  403b8c:	9302      	str	r3, [sp, #8]
  403b8e:	4604      	mov	r4, r0
  403b90:	f7ff bb36 	b.w	403200 <_vfiprintf_r+0x2a4>
  403b94:	4686      	mov	lr, r0
  403b96:	f7ff bbce 	b.w	403336 <_vfiprintf_r+0x3da>
  403b9a:	9806      	ldr	r0, [sp, #24]
  403b9c:	aa0f      	add	r2, sp, #60	; 0x3c
  403b9e:	4659      	mov	r1, fp
  403ba0:	f7ff f99c 	bl	402edc <__sprint_r.part.0>
  403ba4:	2800      	cmp	r0, #0
  403ba6:	f43f ae24 	beq.w	4037f2 <_vfiprintf_r+0x896>
  403baa:	e624      	b.n	4037f6 <_vfiprintf_r+0x89a>
  403bac:	9907      	ldr	r1, [sp, #28]
  403bae:	f898 2001 	ldrb.w	r2, [r8, #1]
  403bb2:	680c      	ldr	r4, [r1, #0]
  403bb4:	3104      	adds	r1, #4
  403bb6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403bba:	46b8      	mov	r8, r7
  403bbc:	9107      	str	r1, [sp, #28]
  403bbe:	f7ff ba3f 	b.w	403040 <_vfiprintf_r+0xe4>
  403bc2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bc6:	e43c      	b.n	403442 <_vfiprintf_r+0x4e6>
  403bc8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bcc:	e521      	b.n	403612 <_vfiprintf_r+0x6b6>
  403bce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bd2:	f7ff bbf4 	b.w	4033be <_vfiprintf_r+0x462>
  403bd6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bda:	e491      	b.n	403500 <_vfiprintf_r+0x5a4>
  403bdc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403be0:	e469      	b.n	4034b6 <_vfiprintf_r+0x55a>
  403be2:	bf00      	nop
  403be4:	00405a0c 	.word	0x00405a0c
  403be8:	00405a04 	.word	0x00405a04

00403bec <__sbprintf>:
  403bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403bf0:	460c      	mov	r4, r1
  403bf2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403bf6:	8989      	ldrh	r1, [r1, #12]
  403bf8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403bfa:	89e5      	ldrh	r5, [r4, #14]
  403bfc:	9619      	str	r6, [sp, #100]	; 0x64
  403bfe:	f021 0102 	bic.w	r1, r1, #2
  403c02:	4606      	mov	r6, r0
  403c04:	69e0      	ldr	r0, [r4, #28]
  403c06:	f8ad 100c 	strh.w	r1, [sp, #12]
  403c0a:	4617      	mov	r7, r2
  403c0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403c10:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403c12:	f8ad 500e 	strh.w	r5, [sp, #14]
  403c16:	4698      	mov	r8, r3
  403c18:	ad1a      	add	r5, sp, #104	; 0x68
  403c1a:	2300      	movs	r3, #0
  403c1c:	9007      	str	r0, [sp, #28]
  403c1e:	a816      	add	r0, sp, #88	; 0x58
  403c20:	9209      	str	r2, [sp, #36]	; 0x24
  403c22:	9306      	str	r3, [sp, #24]
  403c24:	9500      	str	r5, [sp, #0]
  403c26:	9504      	str	r5, [sp, #16]
  403c28:	9102      	str	r1, [sp, #8]
  403c2a:	9105      	str	r1, [sp, #20]
  403c2c:	f000 fd48 	bl	4046c0 <__retarget_lock_init_recursive>
  403c30:	4643      	mov	r3, r8
  403c32:	463a      	mov	r2, r7
  403c34:	4669      	mov	r1, sp
  403c36:	4630      	mov	r0, r6
  403c38:	f7ff f990 	bl	402f5c <_vfiprintf_r>
  403c3c:	1e05      	subs	r5, r0, #0
  403c3e:	db07      	blt.n	403c50 <__sbprintf+0x64>
  403c40:	4630      	mov	r0, r6
  403c42:	4669      	mov	r1, sp
  403c44:	f000 f928 	bl	403e98 <_fflush_r>
  403c48:	2800      	cmp	r0, #0
  403c4a:	bf18      	it	ne
  403c4c:	f04f 35ff 	movne.w	r5, #4294967295
  403c50:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403c54:	065b      	lsls	r3, r3, #25
  403c56:	d503      	bpl.n	403c60 <__sbprintf+0x74>
  403c58:	89a3      	ldrh	r3, [r4, #12]
  403c5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403c5e:	81a3      	strh	r3, [r4, #12]
  403c60:	9816      	ldr	r0, [sp, #88]	; 0x58
  403c62:	f000 fd2f 	bl	4046c4 <__retarget_lock_close_recursive>
  403c66:	4628      	mov	r0, r5
  403c68:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403c70 <__swsetup_r>:
  403c70:	b538      	push	{r3, r4, r5, lr}
  403c72:	4b30      	ldr	r3, [pc, #192]	; (403d34 <__swsetup_r+0xc4>)
  403c74:	681b      	ldr	r3, [r3, #0]
  403c76:	4605      	mov	r5, r0
  403c78:	460c      	mov	r4, r1
  403c7a:	b113      	cbz	r3, 403c82 <__swsetup_r+0x12>
  403c7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403c7e:	2a00      	cmp	r2, #0
  403c80:	d038      	beq.n	403cf4 <__swsetup_r+0x84>
  403c82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c86:	b293      	uxth	r3, r2
  403c88:	0718      	lsls	r0, r3, #28
  403c8a:	d50c      	bpl.n	403ca6 <__swsetup_r+0x36>
  403c8c:	6920      	ldr	r0, [r4, #16]
  403c8e:	b1a8      	cbz	r0, 403cbc <__swsetup_r+0x4c>
  403c90:	f013 0201 	ands.w	r2, r3, #1
  403c94:	d01e      	beq.n	403cd4 <__swsetup_r+0x64>
  403c96:	6963      	ldr	r3, [r4, #20]
  403c98:	2200      	movs	r2, #0
  403c9a:	425b      	negs	r3, r3
  403c9c:	61a3      	str	r3, [r4, #24]
  403c9e:	60a2      	str	r2, [r4, #8]
  403ca0:	b1f0      	cbz	r0, 403ce0 <__swsetup_r+0x70>
  403ca2:	2000      	movs	r0, #0
  403ca4:	bd38      	pop	{r3, r4, r5, pc}
  403ca6:	06d9      	lsls	r1, r3, #27
  403ca8:	d53c      	bpl.n	403d24 <__swsetup_r+0xb4>
  403caa:	0758      	lsls	r0, r3, #29
  403cac:	d426      	bmi.n	403cfc <__swsetup_r+0x8c>
  403cae:	6920      	ldr	r0, [r4, #16]
  403cb0:	f042 0308 	orr.w	r3, r2, #8
  403cb4:	81a3      	strh	r3, [r4, #12]
  403cb6:	b29b      	uxth	r3, r3
  403cb8:	2800      	cmp	r0, #0
  403cba:	d1e9      	bne.n	403c90 <__swsetup_r+0x20>
  403cbc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403cc0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403cc4:	d0e4      	beq.n	403c90 <__swsetup_r+0x20>
  403cc6:	4628      	mov	r0, r5
  403cc8:	4621      	mov	r1, r4
  403cca:	f000 fd2f 	bl	40472c <__smakebuf_r>
  403cce:	89a3      	ldrh	r3, [r4, #12]
  403cd0:	6920      	ldr	r0, [r4, #16]
  403cd2:	e7dd      	b.n	403c90 <__swsetup_r+0x20>
  403cd4:	0799      	lsls	r1, r3, #30
  403cd6:	bf58      	it	pl
  403cd8:	6962      	ldrpl	r2, [r4, #20]
  403cda:	60a2      	str	r2, [r4, #8]
  403cdc:	2800      	cmp	r0, #0
  403cde:	d1e0      	bne.n	403ca2 <__swsetup_r+0x32>
  403ce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ce4:	061a      	lsls	r2, r3, #24
  403ce6:	d5dd      	bpl.n	403ca4 <__swsetup_r+0x34>
  403ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403cec:	81a3      	strh	r3, [r4, #12]
  403cee:	f04f 30ff 	mov.w	r0, #4294967295
  403cf2:	bd38      	pop	{r3, r4, r5, pc}
  403cf4:	4618      	mov	r0, r3
  403cf6:	f000 f927 	bl	403f48 <__sinit>
  403cfa:	e7c2      	b.n	403c82 <__swsetup_r+0x12>
  403cfc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403cfe:	b151      	cbz	r1, 403d16 <__swsetup_r+0xa6>
  403d00:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d04:	4299      	cmp	r1, r3
  403d06:	d004      	beq.n	403d12 <__swsetup_r+0xa2>
  403d08:	4628      	mov	r0, r5
  403d0a:	f000 fa43 	bl	404194 <_free_r>
  403d0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d12:	2300      	movs	r3, #0
  403d14:	6323      	str	r3, [r4, #48]	; 0x30
  403d16:	2300      	movs	r3, #0
  403d18:	6920      	ldr	r0, [r4, #16]
  403d1a:	6063      	str	r3, [r4, #4]
  403d1c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403d20:	6020      	str	r0, [r4, #0]
  403d22:	e7c5      	b.n	403cb0 <__swsetup_r+0x40>
  403d24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403d28:	2309      	movs	r3, #9
  403d2a:	602b      	str	r3, [r5, #0]
  403d2c:	f04f 30ff 	mov.w	r0, #4294967295
  403d30:	81a2      	strh	r2, [r4, #12]
  403d32:	bd38      	pop	{r3, r4, r5, pc}
  403d34:	2040002c 	.word	0x2040002c

00403d38 <register_fini>:
  403d38:	4b02      	ldr	r3, [pc, #8]	; (403d44 <register_fini+0xc>)
  403d3a:	b113      	cbz	r3, 403d42 <register_fini+0xa>
  403d3c:	4802      	ldr	r0, [pc, #8]	; (403d48 <register_fini+0x10>)
  403d3e:	f000 b805 	b.w	403d4c <atexit>
  403d42:	4770      	bx	lr
  403d44:	00000000 	.word	0x00000000
  403d48:	00403fb9 	.word	0x00403fb9

00403d4c <atexit>:
  403d4c:	2300      	movs	r3, #0
  403d4e:	4601      	mov	r1, r0
  403d50:	461a      	mov	r2, r3
  403d52:	4618      	mov	r0, r3
  403d54:	f001 bb66 	b.w	405424 <__register_exitproc>

00403d58 <__sflush_r>:
  403d58:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403d5c:	b29a      	uxth	r2, r3
  403d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d62:	460d      	mov	r5, r1
  403d64:	0711      	lsls	r1, r2, #28
  403d66:	4680      	mov	r8, r0
  403d68:	d43a      	bmi.n	403de0 <__sflush_r+0x88>
  403d6a:	686a      	ldr	r2, [r5, #4]
  403d6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403d70:	2a00      	cmp	r2, #0
  403d72:	81ab      	strh	r3, [r5, #12]
  403d74:	dd6f      	ble.n	403e56 <__sflush_r+0xfe>
  403d76:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403d78:	2c00      	cmp	r4, #0
  403d7a:	d049      	beq.n	403e10 <__sflush_r+0xb8>
  403d7c:	2200      	movs	r2, #0
  403d7e:	b29b      	uxth	r3, r3
  403d80:	f8d8 6000 	ldr.w	r6, [r8]
  403d84:	f8c8 2000 	str.w	r2, [r8]
  403d88:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403d8c:	d067      	beq.n	403e5e <__sflush_r+0x106>
  403d8e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403d90:	075f      	lsls	r7, r3, #29
  403d92:	d505      	bpl.n	403da0 <__sflush_r+0x48>
  403d94:	6869      	ldr	r1, [r5, #4]
  403d96:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403d98:	1a52      	subs	r2, r2, r1
  403d9a:	b10b      	cbz	r3, 403da0 <__sflush_r+0x48>
  403d9c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403d9e:	1ad2      	subs	r2, r2, r3
  403da0:	2300      	movs	r3, #0
  403da2:	69e9      	ldr	r1, [r5, #28]
  403da4:	4640      	mov	r0, r8
  403da6:	47a0      	blx	r4
  403da8:	1c44      	adds	r4, r0, #1
  403daa:	d03c      	beq.n	403e26 <__sflush_r+0xce>
  403dac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403db0:	692a      	ldr	r2, [r5, #16]
  403db2:	602a      	str	r2, [r5, #0]
  403db4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403db8:	2200      	movs	r2, #0
  403dba:	81ab      	strh	r3, [r5, #12]
  403dbc:	04db      	lsls	r3, r3, #19
  403dbe:	606a      	str	r2, [r5, #4]
  403dc0:	d447      	bmi.n	403e52 <__sflush_r+0xfa>
  403dc2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403dc4:	f8c8 6000 	str.w	r6, [r8]
  403dc8:	b311      	cbz	r1, 403e10 <__sflush_r+0xb8>
  403dca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403dce:	4299      	cmp	r1, r3
  403dd0:	d002      	beq.n	403dd8 <__sflush_r+0x80>
  403dd2:	4640      	mov	r0, r8
  403dd4:	f000 f9de 	bl	404194 <_free_r>
  403dd8:	2000      	movs	r0, #0
  403dda:	6328      	str	r0, [r5, #48]	; 0x30
  403ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403de0:	692e      	ldr	r6, [r5, #16]
  403de2:	b1ae      	cbz	r6, 403e10 <__sflush_r+0xb8>
  403de4:	682c      	ldr	r4, [r5, #0]
  403de6:	602e      	str	r6, [r5, #0]
  403de8:	0791      	lsls	r1, r2, #30
  403dea:	bf0c      	ite	eq
  403dec:	696b      	ldreq	r3, [r5, #20]
  403dee:	2300      	movne	r3, #0
  403df0:	1ba4      	subs	r4, r4, r6
  403df2:	60ab      	str	r3, [r5, #8]
  403df4:	e00a      	b.n	403e0c <__sflush_r+0xb4>
  403df6:	4623      	mov	r3, r4
  403df8:	4632      	mov	r2, r6
  403dfa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403dfc:	69e9      	ldr	r1, [r5, #28]
  403dfe:	4640      	mov	r0, r8
  403e00:	47b8      	blx	r7
  403e02:	2800      	cmp	r0, #0
  403e04:	eba4 0400 	sub.w	r4, r4, r0
  403e08:	4406      	add	r6, r0
  403e0a:	dd04      	ble.n	403e16 <__sflush_r+0xbe>
  403e0c:	2c00      	cmp	r4, #0
  403e0e:	dcf2      	bgt.n	403df6 <__sflush_r+0x9e>
  403e10:	2000      	movs	r0, #0
  403e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e16:	89ab      	ldrh	r3, [r5, #12]
  403e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e1c:	81ab      	strh	r3, [r5, #12]
  403e1e:	f04f 30ff 	mov.w	r0, #4294967295
  403e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e26:	f8d8 4000 	ldr.w	r4, [r8]
  403e2a:	2c1d      	cmp	r4, #29
  403e2c:	d8f3      	bhi.n	403e16 <__sflush_r+0xbe>
  403e2e:	4b19      	ldr	r3, [pc, #100]	; (403e94 <__sflush_r+0x13c>)
  403e30:	40e3      	lsrs	r3, r4
  403e32:	43db      	mvns	r3, r3
  403e34:	f013 0301 	ands.w	r3, r3, #1
  403e38:	d1ed      	bne.n	403e16 <__sflush_r+0xbe>
  403e3a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403e3e:	606b      	str	r3, [r5, #4]
  403e40:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403e44:	6929      	ldr	r1, [r5, #16]
  403e46:	81ab      	strh	r3, [r5, #12]
  403e48:	04da      	lsls	r2, r3, #19
  403e4a:	6029      	str	r1, [r5, #0]
  403e4c:	d5b9      	bpl.n	403dc2 <__sflush_r+0x6a>
  403e4e:	2c00      	cmp	r4, #0
  403e50:	d1b7      	bne.n	403dc2 <__sflush_r+0x6a>
  403e52:	6528      	str	r0, [r5, #80]	; 0x50
  403e54:	e7b5      	b.n	403dc2 <__sflush_r+0x6a>
  403e56:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403e58:	2a00      	cmp	r2, #0
  403e5a:	dc8c      	bgt.n	403d76 <__sflush_r+0x1e>
  403e5c:	e7d8      	b.n	403e10 <__sflush_r+0xb8>
  403e5e:	2301      	movs	r3, #1
  403e60:	69e9      	ldr	r1, [r5, #28]
  403e62:	4640      	mov	r0, r8
  403e64:	47a0      	blx	r4
  403e66:	1c43      	adds	r3, r0, #1
  403e68:	4602      	mov	r2, r0
  403e6a:	d002      	beq.n	403e72 <__sflush_r+0x11a>
  403e6c:	89ab      	ldrh	r3, [r5, #12]
  403e6e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403e70:	e78e      	b.n	403d90 <__sflush_r+0x38>
  403e72:	f8d8 3000 	ldr.w	r3, [r8]
  403e76:	2b00      	cmp	r3, #0
  403e78:	d0f8      	beq.n	403e6c <__sflush_r+0x114>
  403e7a:	2b1d      	cmp	r3, #29
  403e7c:	d001      	beq.n	403e82 <__sflush_r+0x12a>
  403e7e:	2b16      	cmp	r3, #22
  403e80:	d102      	bne.n	403e88 <__sflush_r+0x130>
  403e82:	f8c8 6000 	str.w	r6, [r8]
  403e86:	e7c3      	b.n	403e10 <__sflush_r+0xb8>
  403e88:	89ab      	ldrh	r3, [r5, #12]
  403e8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e8e:	81ab      	strh	r3, [r5, #12]
  403e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e94:	20400001 	.word	0x20400001

00403e98 <_fflush_r>:
  403e98:	b538      	push	{r3, r4, r5, lr}
  403e9a:	460d      	mov	r5, r1
  403e9c:	4604      	mov	r4, r0
  403e9e:	b108      	cbz	r0, 403ea4 <_fflush_r+0xc>
  403ea0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ea2:	b1bb      	cbz	r3, 403ed4 <_fflush_r+0x3c>
  403ea4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403ea8:	b188      	cbz	r0, 403ece <_fflush_r+0x36>
  403eaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403eac:	07db      	lsls	r3, r3, #31
  403eae:	d401      	bmi.n	403eb4 <_fflush_r+0x1c>
  403eb0:	0581      	lsls	r1, r0, #22
  403eb2:	d517      	bpl.n	403ee4 <_fflush_r+0x4c>
  403eb4:	4620      	mov	r0, r4
  403eb6:	4629      	mov	r1, r5
  403eb8:	f7ff ff4e 	bl	403d58 <__sflush_r>
  403ebc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403ebe:	07da      	lsls	r2, r3, #31
  403ec0:	4604      	mov	r4, r0
  403ec2:	d402      	bmi.n	403eca <_fflush_r+0x32>
  403ec4:	89ab      	ldrh	r3, [r5, #12]
  403ec6:	059b      	lsls	r3, r3, #22
  403ec8:	d507      	bpl.n	403eda <_fflush_r+0x42>
  403eca:	4620      	mov	r0, r4
  403ecc:	bd38      	pop	{r3, r4, r5, pc}
  403ece:	4604      	mov	r4, r0
  403ed0:	4620      	mov	r0, r4
  403ed2:	bd38      	pop	{r3, r4, r5, pc}
  403ed4:	f000 f838 	bl	403f48 <__sinit>
  403ed8:	e7e4      	b.n	403ea4 <_fflush_r+0xc>
  403eda:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403edc:	f000 fbf6 	bl	4046cc <__retarget_lock_release_recursive>
  403ee0:	4620      	mov	r0, r4
  403ee2:	bd38      	pop	{r3, r4, r5, pc}
  403ee4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403ee6:	f000 fbef 	bl	4046c8 <__retarget_lock_acquire_recursive>
  403eea:	e7e3      	b.n	403eb4 <_fflush_r+0x1c>

00403eec <_cleanup_r>:
  403eec:	4901      	ldr	r1, [pc, #4]	; (403ef4 <_cleanup_r+0x8>)
  403eee:	f000 bbaf 	b.w	404650 <_fwalk_reent>
  403ef2:	bf00      	nop
  403ef4:	0040550d 	.word	0x0040550d

00403ef8 <std.isra.0>:
  403ef8:	b510      	push	{r4, lr}
  403efa:	2300      	movs	r3, #0
  403efc:	4604      	mov	r4, r0
  403efe:	8181      	strh	r1, [r0, #12]
  403f00:	81c2      	strh	r2, [r0, #14]
  403f02:	6003      	str	r3, [r0, #0]
  403f04:	6043      	str	r3, [r0, #4]
  403f06:	6083      	str	r3, [r0, #8]
  403f08:	6643      	str	r3, [r0, #100]	; 0x64
  403f0a:	6103      	str	r3, [r0, #16]
  403f0c:	6143      	str	r3, [r0, #20]
  403f0e:	6183      	str	r3, [r0, #24]
  403f10:	4619      	mov	r1, r3
  403f12:	2208      	movs	r2, #8
  403f14:	305c      	adds	r0, #92	; 0x5c
  403f16:	f7fe fdf7 	bl	402b08 <memset>
  403f1a:	4807      	ldr	r0, [pc, #28]	; (403f38 <std.isra.0+0x40>)
  403f1c:	4907      	ldr	r1, [pc, #28]	; (403f3c <std.isra.0+0x44>)
  403f1e:	4a08      	ldr	r2, [pc, #32]	; (403f40 <std.isra.0+0x48>)
  403f20:	4b08      	ldr	r3, [pc, #32]	; (403f44 <std.isra.0+0x4c>)
  403f22:	6220      	str	r0, [r4, #32]
  403f24:	61e4      	str	r4, [r4, #28]
  403f26:	6261      	str	r1, [r4, #36]	; 0x24
  403f28:	62a2      	str	r2, [r4, #40]	; 0x28
  403f2a:	62e3      	str	r3, [r4, #44]	; 0x2c
  403f2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403f34:	f000 bbc4 	b.w	4046c0 <__retarget_lock_init_recursive>
  403f38:	00405251 	.word	0x00405251
  403f3c:	00405275 	.word	0x00405275
  403f40:	004052b1 	.word	0x004052b1
  403f44:	004052d1 	.word	0x004052d1

00403f48 <__sinit>:
  403f48:	b510      	push	{r4, lr}
  403f4a:	4604      	mov	r4, r0
  403f4c:	4812      	ldr	r0, [pc, #72]	; (403f98 <__sinit+0x50>)
  403f4e:	f000 fbbb 	bl	4046c8 <__retarget_lock_acquire_recursive>
  403f52:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403f54:	b9d2      	cbnz	r2, 403f8c <__sinit+0x44>
  403f56:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  403f5a:	4810      	ldr	r0, [pc, #64]	; (403f9c <__sinit+0x54>)
  403f5c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403f60:	2103      	movs	r1, #3
  403f62:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  403f66:	63e0      	str	r0, [r4, #60]	; 0x3c
  403f68:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403f6c:	6860      	ldr	r0, [r4, #4]
  403f6e:	2104      	movs	r1, #4
  403f70:	f7ff ffc2 	bl	403ef8 <std.isra.0>
  403f74:	2201      	movs	r2, #1
  403f76:	2109      	movs	r1, #9
  403f78:	68a0      	ldr	r0, [r4, #8]
  403f7a:	f7ff ffbd 	bl	403ef8 <std.isra.0>
  403f7e:	2202      	movs	r2, #2
  403f80:	2112      	movs	r1, #18
  403f82:	68e0      	ldr	r0, [r4, #12]
  403f84:	f7ff ffb8 	bl	403ef8 <std.isra.0>
  403f88:	2301      	movs	r3, #1
  403f8a:	63a3      	str	r3, [r4, #56]	; 0x38
  403f8c:	4802      	ldr	r0, [pc, #8]	; (403f98 <__sinit+0x50>)
  403f8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403f92:	f000 bb9b 	b.w	4046cc <__retarget_lock_release_recursive>
  403f96:	bf00      	nop
  403f98:	20407c04 	.word	0x20407c04
  403f9c:	00403eed 	.word	0x00403eed

00403fa0 <__sfp_lock_acquire>:
  403fa0:	4801      	ldr	r0, [pc, #4]	; (403fa8 <__sfp_lock_acquire+0x8>)
  403fa2:	f000 bb91 	b.w	4046c8 <__retarget_lock_acquire_recursive>
  403fa6:	bf00      	nop
  403fa8:	20407c18 	.word	0x20407c18

00403fac <__sfp_lock_release>:
  403fac:	4801      	ldr	r0, [pc, #4]	; (403fb4 <__sfp_lock_release+0x8>)
  403fae:	f000 bb8d 	b.w	4046cc <__retarget_lock_release_recursive>
  403fb2:	bf00      	nop
  403fb4:	20407c18 	.word	0x20407c18

00403fb8 <__libc_fini_array>:
  403fb8:	b538      	push	{r3, r4, r5, lr}
  403fba:	4c0a      	ldr	r4, [pc, #40]	; (403fe4 <__libc_fini_array+0x2c>)
  403fbc:	4d0a      	ldr	r5, [pc, #40]	; (403fe8 <__libc_fini_array+0x30>)
  403fbe:	1b64      	subs	r4, r4, r5
  403fc0:	10a4      	asrs	r4, r4, #2
  403fc2:	d00a      	beq.n	403fda <__libc_fini_array+0x22>
  403fc4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403fc8:	3b01      	subs	r3, #1
  403fca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403fce:	3c01      	subs	r4, #1
  403fd0:	f855 3904 	ldr.w	r3, [r5], #-4
  403fd4:	4798      	blx	r3
  403fd6:	2c00      	cmp	r4, #0
  403fd8:	d1f9      	bne.n	403fce <__libc_fini_array+0x16>
  403fda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403fde:	f001 bdb9 	b.w	405b54 <_fini>
  403fe2:	bf00      	nop
  403fe4:	00405b64 	.word	0x00405b64
  403fe8:	00405b60 	.word	0x00405b60

00403fec <__fputwc>:
  403fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403ff0:	b082      	sub	sp, #8
  403ff2:	4680      	mov	r8, r0
  403ff4:	4689      	mov	r9, r1
  403ff6:	4614      	mov	r4, r2
  403ff8:	f000 fb54 	bl	4046a4 <__locale_mb_cur_max>
  403ffc:	2801      	cmp	r0, #1
  403ffe:	d036      	beq.n	40406e <__fputwc+0x82>
  404000:	464a      	mov	r2, r9
  404002:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404006:	a901      	add	r1, sp, #4
  404008:	4640      	mov	r0, r8
  40400a:	f001 f9bd 	bl	405388 <_wcrtomb_r>
  40400e:	1c42      	adds	r2, r0, #1
  404010:	4606      	mov	r6, r0
  404012:	d025      	beq.n	404060 <__fputwc+0x74>
  404014:	b3a8      	cbz	r0, 404082 <__fputwc+0x96>
  404016:	f89d e004 	ldrb.w	lr, [sp, #4]
  40401a:	2500      	movs	r5, #0
  40401c:	f10d 0a04 	add.w	sl, sp, #4
  404020:	e009      	b.n	404036 <__fputwc+0x4a>
  404022:	6823      	ldr	r3, [r4, #0]
  404024:	1c5a      	adds	r2, r3, #1
  404026:	6022      	str	r2, [r4, #0]
  404028:	f883 e000 	strb.w	lr, [r3]
  40402c:	3501      	adds	r5, #1
  40402e:	42b5      	cmp	r5, r6
  404030:	d227      	bcs.n	404082 <__fputwc+0x96>
  404032:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404036:	68a3      	ldr	r3, [r4, #8]
  404038:	3b01      	subs	r3, #1
  40403a:	2b00      	cmp	r3, #0
  40403c:	60a3      	str	r3, [r4, #8]
  40403e:	daf0      	bge.n	404022 <__fputwc+0x36>
  404040:	69a7      	ldr	r7, [r4, #24]
  404042:	42bb      	cmp	r3, r7
  404044:	4671      	mov	r1, lr
  404046:	4622      	mov	r2, r4
  404048:	4640      	mov	r0, r8
  40404a:	db02      	blt.n	404052 <__fputwc+0x66>
  40404c:	f1be 0f0a 	cmp.w	lr, #10
  404050:	d1e7      	bne.n	404022 <__fputwc+0x36>
  404052:	f001 f941 	bl	4052d8 <__swbuf_r>
  404056:	1c43      	adds	r3, r0, #1
  404058:	d1e8      	bne.n	40402c <__fputwc+0x40>
  40405a:	b002      	add	sp, #8
  40405c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404060:	89a3      	ldrh	r3, [r4, #12]
  404062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404066:	81a3      	strh	r3, [r4, #12]
  404068:	b002      	add	sp, #8
  40406a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40406e:	f109 33ff 	add.w	r3, r9, #4294967295
  404072:	2bfe      	cmp	r3, #254	; 0xfe
  404074:	d8c4      	bhi.n	404000 <__fputwc+0x14>
  404076:	fa5f fe89 	uxtb.w	lr, r9
  40407a:	4606      	mov	r6, r0
  40407c:	f88d e004 	strb.w	lr, [sp, #4]
  404080:	e7cb      	b.n	40401a <__fputwc+0x2e>
  404082:	4648      	mov	r0, r9
  404084:	b002      	add	sp, #8
  404086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40408a:	bf00      	nop

0040408c <_fputwc_r>:
  40408c:	b530      	push	{r4, r5, lr}
  40408e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404090:	f013 0f01 	tst.w	r3, #1
  404094:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404098:	4614      	mov	r4, r2
  40409a:	b083      	sub	sp, #12
  40409c:	4605      	mov	r5, r0
  40409e:	b29a      	uxth	r2, r3
  4040a0:	d101      	bne.n	4040a6 <_fputwc_r+0x1a>
  4040a2:	0590      	lsls	r0, r2, #22
  4040a4:	d51c      	bpl.n	4040e0 <_fputwc_r+0x54>
  4040a6:	0490      	lsls	r0, r2, #18
  4040a8:	d406      	bmi.n	4040b8 <_fputwc_r+0x2c>
  4040aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4040ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4040b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4040b4:	81a3      	strh	r3, [r4, #12]
  4040b6:	6662      	str	r2, [r4, #100]	; 0x64
  4040b8:	4628      	mov	r0, r5
  4040ba:	4622      	mov	r2, r4
  4040bc:	f7ff ff96 	bl	403fec <__fputwc>
  4040c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4040c2:	07da      	lsls	r2, r3, #31
  4040c4:	4605      	mov	r5, r0
  4040c6:	d402      	bmi.n	4040ce <_fputwc_r+0x42>
  4040c8:	89a3      	ldrh	r3, [r4, #12]
  4040ca:	059b      	lsls	r3, r3, #22
  4040cc:	d502      	bpl.n	4040d4 <_fputwc_r+0x48>
  4040ce:	4628      	mov	r0, r5
  4040d0:	b003      	add	sp, #12
  4040d2:	bd30      	pop	{r4, r5, pc}
  4040d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4040d6:	f000 faf9 	bl	4046cc <__retarget_lock_release_recursive>
  4040da:	4628      	mov	r0, r5
  4040dc:	b003      	add	sp, #12
  4040de:	bd30      	pop	{r4, r5, pc}
  4040e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4040e2:	9101      	str	r1, [sp, #4]
  4040e4:	f000 faf0 	bl	4046c8 <__retarget_lock_acquire_recursive>
  4040e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040ec:	9901      	ldr	r1, [sp, #4]
  4040ee:	b29a      	uxth	r2, r3
  4040f0:	e7d9      	b.n	4040a6 <_fputwc_r+0x1a>
  4040f2:	bf00      	nop

004040f4 <_malloc_trim_r>:
  4040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4040f6:	4f24      	ldr	r7, [pc, #144]	; (404188 <_malloc_trim_r+0x94>)
  4040f8:	460c      	mov	r4, r1
  4040fa:	4606      	mov	r6, r0
  4040fc:	f000 fee4 	bl	404ec8 <__malloc_lock>
  404100:	68bb      	ldr	r3, [r7, #8]
  404102:	685d      	ldr	r5, [r3, #4]
  404104:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404108:	310f      	adds	r1, #15
  40410a:	f025 0503 	bic.w	r5, r5, #3
  40410e:	4429      	add	r1, r5
  404110:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404114:	f021 010f 	bic.w	r1, r1, #15
  404118:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40411c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404120:	db07      	blt.n	404132 <_malloc_trim_r+0x3e>
  404122:	2100      	movs	r1, #0
  404124:	4630      	mov	r0, r6
  404126:	f001 f881 	bl	40522c <_sbrk_r>
  40412a:	68bb      	ldr	r3, [r7, #8]
  40412c:	442b      	add	r3, r5
  40412e:	4298      	cmp	r0, r3
  404130:	d004      	beq.n	40413c <_malloc_trim_r+0x48>
  404132:	4630      	mov	r0, r6
  404134:	f000 fece 	bl	404ed4 <__malloc_unlock>
  404138:	2000      	movs	r0, #0
  40413a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40413c:	4261      	negs	r1, r4
  40413e:	4630      	mov	r0, r6
  404140:	f001 f874 	bl	40522c <_sbrk_r>
  404144:	3001      	adds	r0, #1
  404146:	d00d      	beq.n	404164 <_malloc_trim_r+0x70>
  404148:	4b10      	ldr	r3, [pc, #64]	; (40418c <_malloc_trim_r+0x98>)
  40414a:	68ba      	ldr	r2, [r7, #8]
  40414c:	6819      	ldr	r1, [r3, #0]
  40414e:	1b2d      	subs	r5, r5, r4
  404150:	f045 0501 	orr.w	r5, r5, #1
  404154:	4630      	mov	r0, r6
  404156:	1b09      	subs	r1, r1, r4
  404158:	6055      	str	r5, [r2, #4]
  40415a:	6019      	str	r1, [r3, #0]
  40415c:	f000 feba 	bl	404ed4 <__malloc_unlock>
  404160:	2001      	movs	r0, #1
  404162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404164:	2100      	movs	r1, #0
  404166:	4630      	mov	r0, r6
  404168:	f001 f860 	bl	40522c <_sbrk_r>
  40416c:	68ba      	ldr	r2, [r7, #8]
  40416e:	1a83      	subs	r3, r0, r2
  404170:	2b0f      	cmp	r3, #15
  404172:	ddde      	ble.n	404132 <_malloc_trim_r+0x3e>
  404174:	4c06      	ldr	r4, [pc, #24]	; (404190 <_malloc_trim_r+0x9c>)
  404176:	4905      	ldr	r1, [pc, #20]	; (40418c <_malloc_trim_r+0x98>)
  404178:	6824      	ldr	r4, [r4, #0]
  40417a:	f043 0301 	orr.w	r3, r3, #1
  40417e:	1b00      	subs	r0, r0, r4
  404180:	6053      	str	r3, [r2, #4]
  404182:	6008      	str	r0, [r1, #0]
  404184:	e7d5      	b.n	404132 <_malloc_trim_r+0x3e>
  404186:	bf00      	nop
  404188:	204005c8 	.word	0x204005c8
  40418c:	204072a4 	.word	0x204072a4
  404190:	204009d0 	.word	0x204009d0

00404194 <_free_r>:
  404194:	2900      	cmp	r1, #0
  404196:	d044      	beq.n	404222 <_free_r+0x8e>
  404198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40419c:	460d      	mov	r5, r1
  40419e:	4680      	mov	r8, r0
  4041a0:	f000 fe92 	bl	404ec8 <__malloc_lock>
  4041a4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4041a8:	4969      	ldr	r1, [pc, #420]	; (404350 <_free_r+0x1bc>)
  4041aa:	f027 0301 	bic.w	r3, r7, #1
  4041ae:	f1a5 0408 	sub.w	r4, r5, #8
  4041b2:	18e2      	adds	r2, r4, r3
  4041b4:	688e      	ldr	r6, [r1, #8]
  4041b6:	6850      	ldr	r0, [r2, #4]
  4041b8:	42b2      	cmp	r2, r6
  4041ba:	f020 0003 	bic.w	r0, r0, #3
  4041be:	d05e      	beq.n	40427e <_free_r+0xea>
  4041c0:	07fe      	lsls	r6, r7, #31
  4041c2:	6050      	str	r0, [r2, #4]
  4041c4:	d40b      	bmi.n	4041de <_free_r+0x4a>
  4041c6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4041ca:	1be4      	subs	r4, r4, r7
  4041cc:	f101 0e08 	add.w	lr, r1, #8
  4041d0:	68a5      	ldr	r5, [r4, #8]
  4041d2:	4575      	cmp	r5, lr
  4041d4:	443b      	add	r3, r7
  4041d6:	d06d      	beq.n	4042b4 <_free_r+0x120>
  4041d8:	68e7      	ldr	r7, [r4, #12]
  4041da:	60ef      	str	r7, [r5, #12]
  4041dc:	60bd      	str	r5, [r7, #8]
  4041de:	1815      	adds	r5, r2, r0
  4041e0:	686d      	ldr	r5, [r5, #4]
  4041e2:	07ed      	lsls	r5, r5, #31
  4041e4:	d53e      	bpl.n	404264 <_free_r+0xd0>
  4041e6:	f043 0201 	orr.w	r2, r3, #1
  4041ea:	6062      	str	r2, [r4, #4]
  4041ec:	50e3      	str	r3, [r4, r3]
  4041ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4041f2:	d217      	bcs.n	404224 <_free_r+0x90>
  4041f4:	08db      	lsrs	r3, r3, #3
  4041f6:	1c58      	adds	r0, r3, #1
  4041f8:	109a      	asrs	r2, r3, #2
  4041fa:	684d      	ldr	r5, [r1, #4]
  4041fc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404200:	60a7      	str	r7, [r4, #8]
  404202:	2301      	movs	r3, #1
  404204:	4093      	lsls	r3, r2
  404206:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40420a:	432b      	orrs	r3, r5
  40420c:	3a08      	subs	r2, #8
  40420e:	60e2      	str	r2, [r4, #12]
  404210:	604b      	str	r3, [r1, #4]
  404212:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404216:	60fc      	str	r4, [r7, #12]
  404218:	4640      	mov	r0, r8
  40421a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40421e:	f000 be59 	b.w	404ed4 <__malloc_unlock>
  404222:	4770      	bx	lr
  404224:	0a5a      	lsrs	r2, r3, #9
  404226:	2a04      	cmp	r2, #4
  404228:	d852      	bhi.n	4042d0 <_free_r+0x13c>
  40422a:	099a      	lsrs	r2, r3, #6
  40422c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404230:	00ff      	lsls	r7, r7, #3
  404232:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404236:	19c8      	adds	r0, r1, r7
  404238:	59ca      	ldr	r2, [r1, r7]
  40423a:	3808      	subs	r0, #8
  40423c:	4290      	cmp	r0, r2
  40423e:	d04f      	beq.n	4042e0 <_free_r+0x14c>
  404240:	6851      	ldr	r1, [r2, #4]
  404242:	f021 0103 	bic.w	r1, r1, #3
  404246:	428b      	cmp	r3, r1
  404248:	d232      	bcs.n	4042b0 <_free_r+0x11c>
  40424a:	6892      	ldr	r2, [r2, #8]
  40424c:	4290      	cmp	r0, r2
  40424e:	d1f7      	bne.n	404240 <_free_r+0xac>
  404250:	68c3      	ldr	r3, [r0, #12]
  404252:	60a0      	str	r0, [r4, #8]
  404254:	60e3      	str	r3, [r4, #12]
  404256:	609c      	str	r4, [r3, #8]
  404258:	60c4      	str	r4, [r0, #12]
  40425a:	4640      	mov	r0, r8
  40425c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404260:	f000 be38 	b.w	404ed4 <__malloc_unlock>
  404264:	6895      	ldr	r5, [r2, #8]
  404266:	4f3b      	ldr	r7, [pc, #236]	; (404354 <_free_r+0x1c0>)
  404268:	42bd      	cmp	r5, r7
  40426a:	4403      	add	r3, r0
  40426c:	d040      	beq.n	4042f0 <_free_r+0x15c>
  40426e:	68d0      	ldr	r0, [r2, #12]
  404270:	60e8      	str	r0, [r5, #12]
  404272:	f043 0201 	orr.w	r2, r3, #1
  404276:	6085      	str	r5, [r0, #8]
  404278:	6062      	str	r2, [r4, #4]
  40427a:	50e3      	str	r3, [r4, r3]
  40427c:	e7b7      	b.n	4041ee <_free_r+0x5a>
  40427e:	07ff      	lsls	r7, r7, #31
  404280:	4403      	add	r3, r0
  404282:	d407      	bmi.n	404294 <_free_r+0x100>
  404284:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404288:	1aa4      	subs	r4, r4, r2
  40428a:	4413      	add	r3, r2
  40428c:	68a0      	ldr	r0, [r4, #8]
  40428e:	68e2      	ldr	r2, [r4, #12]
  404290:	60c2      	str	r2, [r0, #12]
  404292:	6090      	str	r0, [r2, #8]
  404294:	4a30      	ldr	r2, [pc, #192]	; (404358 <_free_r+0x1c4>)
  404296:	6812      	ldr	r2, [r2, #0]
  404298:	f043 0001 	orr.w	r0, r3, #1
  40429c:	4293      	cmp	r3, r2
  40429e:	6060      	str	r0, [r4, #4]
  4042a0:	608c      	str	r4, [r1, #8]
  4042a2:	d3b9      	bcc.n	404218 <_free_r+0x84>
  4042a4:	4b2d      	ldr	r3, [pc, #180]	; (40435c <_free_r+0x1c8>)
  4042a6:	4640      	mov	r0, r8
  4042a8:	6819      	ldr	r1, [r3, #0]
  4042aa:	f7ff ff23 	bl	4040f4 <_malloc_trim_r>
  4042ae:	e7b3      	b.n	404218 <_free_r+0x84>
  4042b0:	4610      	mov	r0, r2
  4042b2:	e7cd      	b.n	404250 <_free_r+0xbc>
  4042b4:	1811      	adds	r1, r2, r0
  4042b6:	6849      	ldr	r1, [r1, #4]
  4042b8:	07c9      	lsls	r1, r1, #31
  4042ba:	d444      	bmi.n	404346 <_free_r+0x1b2>
  4042bc:	6891      	ldr	r1, [r2, #8]
  4042be:	68d2      	ldr	r2, [r2, #12]
  4042c0:	60ca      	str	r2, [r1, #12]
  4042c2:	4403      	add	r3, r0
  4042c4:	f043 0001 	orr.w	r0, r3, #1
  4042c8:	6091      	str	r1, [r2, #8]
  4042ca:	6060      	str	r0, [r4, #4]
  4042cc:	50e3      	str	r3, [r4, r3]
  4042ce:	e7a3      	b.n	404218 <_free_r+0x84>
  4042d0:	2a14      	cmp	r2, #20
  4042d2:	d816      	bhi.n	404302 <_free_r+0x16e>
  4042d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4042d8:	00ff      	lsls	r7, r7, #3
  4042da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4042de:	e7aa      	b.n	404236 <_free_r+0xa2>
  4042e0:	10aa      	asrs	r2, r5, #2
  4042e2:	2301      	movs	r3, #1
  4042e4:	684d      	ldr	r5, [r1, #4]
  4042e6:	4093      	lsls	r3, r2
  4042e8:	432b      	orrs	r3, r5
  4042ea:	604b      	str	r3, [r1, #4]
  4042ec:	4603      	mov	r3, r0
  4042ee:	e7b0      	b.n	404252 <_free_r+0xbe>
  4042f0:	f043 0201 	orr.w	r2, r3, #1
  4042f4:	614c      	str	r4, [r1, #20]
  4042f6:	610c      	str	r4, [r1, #16]
  4042f8:	60e5      	str	r5, [r4, #12]
  4042fa:	60a5      	str	r5, [r4, #8]
  4042fc:	6062      	str	r2, [r4, #4]
  4042fe:	50e3      	str	r3, [r4, r3]
  404300:	e78a      	b.n	404218 <_free_r+0x84>
  404302:	2a54      	cmp	r2, #84	; 0x54
  404304:	d806      	bhi.n	404314 <_free_r+0x180>
  404306:	0b1a      	lsrs	r2, r3, #12
  404308:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40430c:	00ff      	lsls	r7, r7, #3
  40430e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404312:	e790      	b.n	404236 <_free_r+0xa2>
  404314:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404318:	d806      	bhi.n	404328 <_free_r+0x194>
  40431a:	0bda      	lsrs	r2, r3, #15
  40431c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404320:	00ff      	lsls	r7, r7, #3
  404322:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404326:	e786      	b.n	404236 <_free_r+0xa2>
  404328:	f240 5054 	movw	r0, #1364	; 0x554
  40432c:	4282      	cmp	r2, r0
  40432e:	d806      	bhi.n	40433e <_free_r+0x1aa>
  404330:	0c9a      	lsrs	r2, r3, #18
  404332:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404336:	00ff      	lsls	r7, r7, #3
  404338:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40433c:	e77b      	b.n	404236 <_free_r+0xa2>
  40433e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404342:	257e      	movs	r5, #126	; 0x7e
  404344:	e777      	b.n	404236 <_free_r+0xa2>
  404346:	f043 0101 	orr.w	r1, r3, #1
  40434a:	6061      	str	r1, [r4, #4]
  40434c:	6013      	str	r3, [r2, #0]
  40434e:	e763      	b.n	404218 <_free_r+0x84>
  404350:	204005c8 	.word	0x204005c8
  404354:	204005d0 	.word	0x204005d0
  404358:	204009d4 	.word	0x204009d4
  40435c:	204072d4 	.word	0x204072d4

00404360 <__sfvwrite_r>:
  404360:	6893      	ldr	r3, [r2, #8]
  404362:	2b00      	cmp	r3, #0
  404364:	d073      	beq.n	40444e <__sfvwrite_r+0xee>
  404366:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40436a:	898b      	ldrh	r3, [r1, #12]
  40436c:	b083      	sub	sp, #12
  40436e:	460c      	mov	r4, r1
  404370:	0719      	lsls	r1, r3, #28
  404372:	9000      	str	r0, [sp, #0]
  404374:	4616      	mov	r6, r2
  404376:	d526      	bpl.n	4043c6 <__sfvwrite_r+0x66>
  404378:	6922      	ldr	r2, [r4, #16]
  40437a:	b322      	cbz	r2, 4043c6 <__sfvwrite_r+0x66>
  40437c:	f013 0002 	ands.w	r0, r3, #2
  404380:	6835      	ldr	r5, [r6, #0]
  404382:	d02c      	beq.n	4043de <__sfvwrite_r+0x7e>
  404384:	f04f 0900 	mov.w	r9, #0
  404388:	4fb0      	ldr	r7, [pc, #704]	; (40464c <__sfvwrite_r+0x2ec>)
  40438a:	46c8      	mov	r8, r9
  40438c:	46b2      	mov	sl, r6
  40438e:	45b8      	cmp	r8, r7
  404390:	4643      	mov	r3, r8
  404392:	464a      	mov	r2, r9
  404394:	bf28      	it	cs
  404396:	463b      	movcs	r3, r7
  404398:	9800      	ldr	r0, [sp, #0]
  40439a:	f1b8 0f00 	cmp.w	r8, #0
  40439e:	d050      	beq.n	404442 <__sfvwrite_r+0xe2>
  4043a0:	69e1      	ldr	r1, [r4, #28]
  4043a2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4043a4:	47b0      	blx	r6
  4043a6:	2800      	cmp	r0, #0
  4043a8:	dd58      	ble.n	40445c <__sfvwrite_r+0xfc>
  4043aa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4043ae:	1a1b      	subs	r3, r3, r0
  4043b0:	4481      	add	r9, r0
  4043b2:	eba8 0800 	sub.w	r8, r8, r0
  4043b6:	f8ca 3008 	str.w	r3, [sl, #8]
  4043ba:	2b00      	cmp	r3, #0
  4043bc:	d1e7      	bne.n	40438e <__sfvwrite_r+0x2e>
  4043be:	2000      	movs	r0, #0
  4043c0:	b003      	add	sp, #12
  4043c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043c6:	4621      	mov	r1, r4
  4043c8:	9800      	ldr	r0, [sp, #0]
  4043ca:	f7ff fc51 	bl	403c70 <__swsetup_r>
  4043ce:	2800      	cmp	r0, #0
  4043d0:	f040 8133 	bne.w	40463a <__sfvwrite_r+0x2da>
  4043d4:	89a3      	ldrh	r3, [r4, #12]
  4043d6:	6835      	ldr	r5, [r6, #0]
  4043d8:	f013 0002 	ands.w	r0, r3, #2
  4043dc:	d1d2      	bne.n	404384 <__sfvwrite_r+0x24>
  4043de:	f013 0901 	ands.w	r9, r3, #1
  4043e2:	d145      	bne.n	404470 <__sfvwrite_r+0x110>
  4043e4:	464f      	mov	r7, r9
  4043e6:	9601      	str	r6, [sp, #4]
  4043e8:	b337      	cbz	r7, 404438 <__sfvwrite_r+0xd8>
  4043ea:	059a      	lsls	r2, r3, #22
  4043ec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4043f0:	f140 8083 	bpl.w	4044fa <__sfvwrite_r+0x19a>
  4043f4:	4547      	cmp	r7, r8
  4043f6:	46c3      	mov	fp, r8
  4043f8:	f0c0 80ab 	bcc.w	404552 <__sfvwrite_r+0x1f2>
  4043fc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404400:	f040 80ac 	bne.w	40455c <__sfvwrite_r+0x1fc>
  404404:	6820      	ldr	r0, [r4, #0]
  404406:	46ba      	mov	sl, r7
  404408:	465a      	mov	r2, fp
  40440a:	4649      	mov	r1, r9
  40440c:	f000 fcf8 	bl	404e00 <memmove>
  404410:	68a2      	ldr	r2, [r4, #8]
  404412:	6823      	ldr	r3, [r4, #0]
  404414:	eba2 0208 	sub.w	r2, r2, r8
  404418:	445b      	add	r3, fp
  40441a:	60a2      	str	r2, [r4, #8]
  40441c:	6023      	str	r3, [r4, #0]
  40441e:	9a01      	ldr	r2, [sp, #4]
  404420:	6893      	ldr	r3, [r2, #8]
  404422:	eba3 030a 	sub.w	r3, r3, sl
  404426:	44d1      	add	r9, sl
  404428:	eba7 070a 	sub.w	r7, r7, sl
  40442c:	6093      	str	r3, [r2, #8]
  40442e:	2b00      	cmp	r3, #0
  404430:	d0c5      	beq.n	4043be <__sfvwrite_r+0x5e>
  404432:	89a3      	ldrh	r3, [r4, #12]
  404434:	2f00      	cmp	r7, #0
  404436:	d1d8      	bne.n	4043ea <__sfvwrite_r+0x8a>
  404438:	f8d5 9000 	ldr.w	r9, [r5]
  40443c:	686f      	ldr	r7, [r5, #4]
  40443e:	3508      	adds	r5, #8
  404440:	e7d2      	b.n	4043e8 <__sfvwrite_r+0x88>
  404442:	f8d5 9000 	ldr.w	r9, [r5]
  404446:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40444a:	3508      	adds	r5, #8
  40444c:	e79f      	b.n	40438e <__sfvwrite_r+0x2e>
  40444e:	2000      	movs	r0, #0
  404450:	4770      	bx	lr
  404452:	4621      	mov	r1, r4
  404454:	9800      	ldr	r0, [sp, #0]
  404456:	f7ff fd1f 	bl	403e98 <_fflush_r>
  40445a:	b370      	cbz	r0, 4044ba <__sfvwrite_r+0x15a>
  40445c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404464:	f04f 30ff 	mov.w	r0, #4294967295
  404468:	81a3      	strh	r3, [r4, #12]
  40446a:	b003      	add	sp, #12
  40446c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404470:	4681      	mov	r9, r0
  404472:	4633      	mov	r3, r6
  404474:	464e      	mov	r6, r9
  404476:	46a8      	mov	r8, r5
  404478:	469a      	mov	sl, r3
  40447a:	464d      	mov	r5, r9
  40447c:	b34e      	cbz	r6, 4044d2 <__sfvwrite_r+0x172>
  40447e:	b380      	cbz	r0, 4044e2 <__sfvwrite_r+0x182>
  404480:	6820      	ldr	r0, [r4, #0]
  404482:	6923      	ldr	r3, [r4, #16]
  404484:	6962      	ldr	r2, [r4, #20]
  404486:	45b1      	cmp	r9, r6
  404488:	46cb      	mov	fp, r9
  40448a:	bf28      	it	cs
  40448c:	46b3      	movcs	fp, r6
  40448e:	4298      	cmp	r0, r3
  404490:	465f      	mov	r7, fp
  404492:	d904      	bls.n	40449e <__sfvwrite_r+0x13e>
  404494:	68a3      	ldr	r3, [r4, #8]
  404496:	4413      	add	r3, r2
  404498:	459b      	cmp	fp, r3
  40449a:	f300 80a6 	bgt.w	4045ea <__sfvwrite_r+0x28a>
  40449e:	4593      	cmp	fp, r2
  4044a0:	db4b      	blt.n	40453a <__sfvwrite_r+0x1da>
  4044a2:	4613      	mov	r3, r2
  4044a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4044a6:	69e1      	ldr	r1, [r4, #28]
  4044a8:	9800      	ldr	r0, [sp, #0]
  4044aa:	462a      	mov	r2, r5
  4044ac:	47b8      	blx	r7
  4044ae:	1e07      	subs	r7, r0, #0
  4044b0:	ddd4      	ble.n	40445c <__sfvwrite_r+0xfc>
  4044b2:	ebb9 0907 	subs.w	r9, r9, r7
  4044b6:	d0cc      	beq.n	404452 <__sfvwrite_r+0xf2>
  4044b8:	2001      	movs	r0, #1
  4044ba:	f8da 3008 	ldr.w	r3, [sl, #8]
  4044be:	1bdb      	subs	r3, r3, r7
  4044c0:	443d      	add	r5, r7
  4044c2:	1bf6      	subs	r6, r6, r7
  4044c4:	f8ca 3008 	str.w	r3, [sl, #8]
  4044c8:	2b00      	cmp	r3, #0
  4044ca:	f43f af78 	beq.w	4043be <__sfvwrite_r+0x5e>
  4044ce:	2e00      	cmp	r6, #0
  4044d0:	d1d5      	bne.n	40447e <__sfvwrite_r+0x11e>
  4044d2:	f108 0308 	add.w	r3, r8, #8
  4044d6:	e913 0060 	ldmdb	r3, {r5, r6}
  4044da:	4698      	mov	r8, r3
  4044dc:	3308      	adds	r3, #8
  4044de:	2e00      	cmp	r6, #0
  4044e0:	d0f9      	beq.n	4044d6 <__sfvwrite_r+0x176>
  4044e2:	4632      	mov	r2, r6
  4044e4:	210a      	movs	r1, #10
  4044e6:	4628      	mov	r0, r5
  4044e8:	f000 fc3a 	bl	404d60 <memchr>
  4044ec:	2800      	cmp	r0, #0
  4044ee:	f000 80a1 	beq.w	404634 <__sfvwrite_r+0x2d4>
  4044f2:	3001      	adds	r0, #1
  4044f4:	eba0 0905 	sub.w	r9, r0, r5
  4044f8:	e7c2      	b.n	404480 <__sfvwrite_r+0x120>
  4044fa:	6820      	ldr	r0, [r4, #0]
  4044fc:	6923      	ldr	r3, [r4, #16]
  4044fe:	4298      	cmp	r0, r3
  404500:	d802      	bhi.n	404508 <__sfvwrite_r+0x1a8>
  404502:	6963      	ldr	r3, [r4, #20]
  404504:	429f      	cmp	r7, r3
  404506:	d25d      	bcs.n	4045c4 <__sfvwrite_r+0x264>
  404508:	45b8      	cmp	r8, r7
  40450a:	bf28      	it	cs
  40450c:	46b8      	movcs	r8, r7
  40450e:	4642      	mov	r2, r8
  404510:	4649      	mov	r1, r9
  404512:	f000 fc75 	bl	404e00 <memmove>
  404516:	68a3      	ldr	r3, [r4, #8]
  404518:	6822      	ldr	r2, [r4, #0]
  40451a:	eba3 0308 	sub.w	r3, r3, r8
  40451e:	4442      	add	r2, r8
  404520:	60a3      	str	r3, [r4, #8]
  404522:	6022      	str	r2, [r4, #0]
  404524:	b10b      	cbz	r3, 40452a <__sfvwrite_r+0x1ca>
  404526:	46c2      	mov	sl, r8
  404528:	e779      	b.n	40441e <__sfvwrite_r+0xbe>
  40452a:	4621      	mov	r1, r4
  40452c:	9800      	ldr	r0, [sp, #0]
  40452e:	f7ff fcb3 	bl	403e98 <_fflush_r>
  404532:	2800      	cmp	r0, #0
  404534:	d192      	bne.n	40445c <__sfvwrite_r+0xfc>
  404536:	46c2      	mov	sl, r8
  404538:	e771      	b.n	40441e <__sfvwrite_r+0xbe>
  40453a:	465a      	mov	r2, fp
  40453c:	4629      	mov	r1, r5
  40453e:	f000 fc5f 	bl	404e00 <memmove>
  404542:	68a2      	ldr	r2, [r4, #8]
  404544:	6823      	ldr	r3, [r4, #0]
  404546:	eba2 020b 	sub.w	r2, r2, fp
  40454a:	445b      	add	r3, fp
  40454c:	60a2      	str	r2, [r4, #8]
  40454e:	6023      	str	r3, [r4, #0]
  404550:	e7af      	b.n	4044b2 <__sfvwrite_r+0x152>
  404552:	6820      	ldr	r0, [r4, #0]
  404554:	46b8      	mov	r8, r7
  404556:	46ba      	mov	sl, r7
  404558:	46bb      	mov	fp, r7
  40455a:	e755      	b.n	404408 <__sfvwrite_r+0xa8>
  40455c:	6962      	ldr	r2, [r4, #20]
  40455e:	6820      	ldr	r0, [r4, #0]
  404560:	6921      	ldr	r1, [r4, #16]
  404562:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404566:	eba0 0a01 	sub.w	sl, r0, r1
  40456a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40456e:	f10a 0001 	add.w	r0, sl, #1
  404572:	ea4f 0868 	mov.w	r8, r8, asr #1
  404576:	4438      	add	r0, r7
  404578:	4540      	cmp	r0, r8
  40457a:	4642      	mov	r2, r8
  40457c:	bf84      	itt	hi
  40457e:	4680      	movhi	r8, r0
  404580:	4642      	movhi	r2, r8
  404582:	055b      	lsls	r3, r3, #21
  404584:	d544      	bpl.n	404610 <__sfvwrite_r+0x2b0>
  404586:	4611      	mov	r1, r2
  404588:	9800      	ldr	r0, [sp, #0]
  40458a:	f000 f921 	bl	4047d0 <_malloc_r>
  40458e:	4683      	mov	fp, r0
  404590:	2800      	cmp	r0, #0
  404592:	d055      	beq.n	404640 <__sfvwrite_r+0x2e0>
  404594:	4652      	mov	r2, sl
  404596:	6921      	ldr	r1, [r4, #16]
  404598:	f7fe fa1c 	bl	4029d4 <memcpy>
  40459c:	89a3      	ldrh	r3, [r4, #12]
  40459e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4045a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4045a6:	81a3      	strh	r3, [r4, #12]
  4045a8:	eb0b 000a 	add.w	r0, fp, sl
  4045ac:	eba8 030a 	sub.w	r3, r8, sl
  4045b0:	f8c4 b010 	str.w	fp, [r4, #16]
  4045b4:	f8c4 8014 	str.w	r8, [r4, #20]
  4045b8:	6020      	str	r0, [r4, #0]
  4045ba:	60a3      	str	r3, [r4, #8]
  4045bc:	46b8      	mov	r8, r7
  4045be:	46ba      	mov	sl, r7
  4045c0:	46bb      	mov	fp, r7
  4045c2:	e721      	b.n	404408 <__sfvwrite_r+0xa8>
  4045c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4045c8:	42b9      	cmp	r1, r7
  4045ca:	bf28      	it	cs
  4045cc:	4639      	movcs	r1, r7
  4045ce:	464a      	mov	r2, r9
  4045d0:	fb91 f1f3 	sdiv	r1, r1, r3
  4045d4:	9800      	ldr	r0, [sp, #0]
  4045d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4045d8:	fb03 f301 	mul.w	r3, r3, r1
  4045dc:	69e1      	ldr	r1, [r4, #28]
  4045de:	47b0      	blx	r6
  4045e0:	f1b0 0a00 	subs.w	sl, r0, #0
  4045e4:	f73f af1b 	bgt.w	40441e <__sfvwrite_r+0xbe>
  4045e8:	e738      	b.n	40445c <__sfvwrite_r+0xfc>
  4045ea:	461a      	mov	r2, r3
  4045ec:	4629      	mov	r1, r5
  4045ee:	9301      	str	r3, [sp, #4]
  4045f0:	f000 fc06 	bl	404e00 <memmove>
  4045f4:	6822      	ldr	r2, [r4, #0]
  4045f6:	9b01      	ldr	r3, [sp, #4]
  4045f8:	9800      	ldr	r0, [sp, #0]
  4045fa:	441a      	add	r2, r3
  4045fc:	6022      	str	r2, [r4, #0]
  4045fe:	4621      	mov	r1, r4
  404600:	f7ff fc4a 	bl	403e98 <_fflush_r>
  404604:	9b01      	ldr	r3, [sp, #4]
  404606:	2800      	cmp	r0, #0
  404608:	f47f af28 	bne.w	40445c <__sfvwrite_r+0xfc>
  40460c:	461f      	mov	r7, r3
  40460e:	e750      	b.n	4044b2 <__sfvwrite_r+0x152>
  404610:	9800      	ldr	r0, [sp, #0]
  404612:	f000 fc65 	bl	404ee0 <_realloc_r>
  404616:	4683      	mov	fp, r0
  404618:	2800      	cmp	r0, #0
  40461a:	d1c5      	bne.n	4045a8 <__sfvwrite_r+0x248>
  40461c:	9d00      	ldr	r5, [sp, #0]
  40461e:	6921      	ldr	r1, [r4, #16]
  404620:	4628      	mov	r0, r5
  404622:	f7ff fdb7 	bl	404194 <_free_r>
  404626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40462a:	220c      	movs	r2, #12
  40462c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404630:	602a      	str	r2, [r5, #0]
  404632:	e715      	b.n	404460 <__sfvwrite_r+0x100>
  404634:	f106 0901 	add.w	r9, r6, #1
  404638:	e722      	b.n	404480 <__sfvwrite_r+0x120>
  40463a:	f04f 30ff 	mov.w	r0, #4294967295
  40463e:	e6bf      	b.n	4043c0 <__sfvwrite_r+0x60>
  404640:	9a00      	ldr	r2, [sp, #0]
  404642:	230c      	movs	r3, #12
  404644:	6013      	str	r3, [r2, #0]
  404646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40464a:	e709      	b.n	404460 <__sfvwrite_r+0x100>
  40464c:	7ffffc00 	.word	0x7ffffc00

00404650 <_fwalk_reent>:
  404650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404654:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404658:	d01f      	beq.n	40469a <_fwalk_reent+0x4a>
  40465a:	4688      	mov	r8, r1
  40465c:	4606      	mov	r6, r0
  40465e:	f04f 0900 	mov.w	r9, #0
  404662:	687d      	ldr	r5, [r7, #4]
  404664:	68bc      	ldr	r4, [r7, #8]
  404666:	3d01      	subs	r5, #1
  404668:	d411      	bmi.n	40468e <_fwalk_reent+0x3e>
  40466a:	89a3      	ldrh	r3, [r4, #12]
  40466c:	2b01      	cmp	r3, #1
  40466e:	f105 35ff 	add.w	r5, r5, #4294967295
  404672:	d908      	bls.n	404686 <_fwalk_reent+0x36>
  404674:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404678:	3301      	adds	r3, #1
  40467a:	4621      	mov	r1, r4
  40467c:	4630      	mov	r0, r6
  40467e:	d002      	beq.n	404686 <_fwalk_reent+0x36>
  404680:	47c0      	blx	r8
  404682:	ea49 0900 	orr.w	r9, r9, r0
  404686:	1c6b      	adds	r3, r5, #1
  404688:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40468c:	d1ed      	bne.n	40466a <_fwalk_reent+0x1a>
  40468e:	683f      	ldr	r7, [r7, #0]
  404690:	2f00      	cmp	r7, #0
  404692:	d1e6      	bne.n	404662 <_fwalk_reent+0x12>
  404694:	4648      	mov	r0, r9
  404696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40469a:	46b9      	mov	r9, r7
  40469c:	4648      	mov	r0, r9
  40469e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4046a2:	bf00      	nop

004046a4 <__locale_mb_cur_max>:
  4046a4:	4b04      	ldr	r3, [pc, #16]	; (4046b8 <__locale_mb_cur_max+0x14>)
  4046a6:	4a05      	ldr	r2, [pc, #20]	; (4046bc <__locale_mb_cur_max+0x18>)
  4046a8:	681b      	ldr	r3, [r3, #0]
  4046aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4046ac:	2b00      	cmp	r3, #0
  4046ae:	bf08      	it	eq
  4046b0:	4613      	moveq	r3, r2
  4046b2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4046b6:	4770      	bx	lr
  4046b8:	2040002c 	.word	0x2040002c
  4046bc:	2040045c 	.word	0x2040045c

004046c0 <__retarget_lock_init_recursive>:
  4046c0:	4770      	bx	lr
  4046c2:	bf00      	nop

004046c4 <__retarget_lock_close_recursive>:
  4046c4:	4770      	bx	lr
  4046c6:	bf00      	nop

004046c8 <__retarget_lock_acquire_recursive>:
  4046c8:	4770      	bx	lr
  4046ca:	bf00      	nop

004046cc <__retarget_lock_release_recursive>:
  4046cc:	4770      	bx	lr
  4046ce:	bf00      	nop

004046d0 <__swhatbuf_r>:
  4046d0:	b570      	push	{r4, r5, r6, lr}
  4046d2:	460c      	mov	r4, r1
  4046d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4046d8:	2900      	cmp	r1, #0
  4046da:	b090      	sub	sp, #64	; 0x40
  4046dc:	4615      	mov	r5, r2
  4046de:	461e      	mov	r6, r3
  4046e0:	db14      	blt.n	40470c <__swhatbuf_r+0x3c>
  4046e2:	aa01      	add	r2, sp, #4
  4046e4:	f000 ff74 	bl	4055d0 <_fstat_r>
  4046e8:	2800      	cmp	r0, #0
  4046ea:	db0f      	blt.n	40470c <__swhatbuf_r+0x3c>
  4046ec:	9a02      	ldr	r2, [sp, #8]
  4046ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4046f2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4046f6:	fab2 f282 	clz	r2, r2
  4046fa:	0952      	lsrs	r2, r2, #5
  4046fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404700:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404704:	6032      	str	r2, [r6, #0]
  404706:	602b      	str	r3, [r5, #0]
  404708:	b010      	add	sp, #64	; 0x40
  40470a:	bd70      	pop	{r4, r5, r6, pc}
  40470c:	89a2      	ldrh	r2, [r4, #12]
  40470e:	2300      	movs	r3, #0
  404710:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404714:	6033      	str	r3, [r6, #0]
  404716:	d004      	beq.n	404722 <__swhatbuf_r+0x52>
  404718:	2240      	movs	r2, #64	; 0x40
  40471a:	4618      	mov	r0, r3
  40471c:	602a      	str	r2, [r5, #0]
  40471e:	b010      	add	sp, #64	; 0x40
  404720:	bd70      	pop	{r4, r5, r6, pc}
  404722:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404726:	602b      	str	r3, [r5, #0]
  404728:	b010      	add	sp, #64	; 0x40
  40472a:	bd70      	pop	{r4, r5, r6, pc}

0040472c <__smakebuf_r>:
  40472c:	898a      	ldrh	r2, [r1, #12]
  40472e:	0792      	lsls	r2, r2, #30
  404730:	460b      	mov	r3, r1
  404732:	d506      	bpl.n	404742 <__smakebuf_r+0x16>
  404734:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404738:	2101      	movs	r1, #1
  40473a:	601a      	str	r2, [r3, #0]
  40473c:	611a      	str	r2, [r3, #16]
  40473e:	6159      	str	r1, [r3, #20]
  404740:	4770      	bx	lr
  404742:	b5f0      	push	{r4, r5, r6, r7, lr}
  404744:	b083      	sub	sp, #12
  404746:	ab01      	add	r3, sp, #4
  404748:	466a      	mov	r2, sp
  40474a:	460c      	mov	r4, r1
  40474c:	4606      	mov	r6, r0
  40474e:	f7ff ffbf 	bl	4046d0 <__swhatbuf_r>
  404752:	9900      	ldr	r1, [sp, #0]
  404754:	4605      	mov	r5, r0
  404756:	4630      	mov	r0, r6
  404758:	f000 f83a 	bl	4047d0 <_malloc_r>
  40475c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404760:	b1d8      	cbz	r0, 40479a <__smakebuf_r+0x6e>
  404762:	9a01      	ldr	r2, [sp, #4]
  404764:	4f15      	ldr	r7, [pc, #84]	; (4047bc <__smakebuf_r+0x90>)
  404766:	9900      	ldr	r1, [sp, #0]
  404768:	63f7      	str	r7, [r6, #60]	; 0x3c
  40476a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40476e:	81a3      	strh	r3, [r4, #12]
  404770:	6020      	str	r0, [r4, #0]
  404772:	6120      	str	r0, [r4, #16]
  404774:	6161      	str	r1, [r4, #20]
  404776:	b91a      	cbnz	r2, 404780 <__smakebuf_r+0x54>
  404778:	432b      	orrs	r3, r5
  40477a:	81a3      	strh	r3, [r4, #12]
  40477c:	b003      	add	sp, #12
  40477e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404780:	4630      	mov	r0, r6
  404782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404786:	f000 ff37 	bl	4055f8 <_isatty_r>
  40478a:	b1a0      	cbz	r0, 4047b6 <__smakebuf_r+0x8a>
  40478c:	89a3      	ldrh	r3, [r4, #12]
  40478e:	f023 0303 	bic.w	r3, r3, #3
  404792:	f043 0301 	orr.w	r3, r3, #1
  404796:	b21b      	sxth	r3, r3
  404798:	e7ee      	b.n	404778 <__smakebuf_r+0x4c>
  40479a:	059a      	lsls	r2, r3, #22
  40479c:	d4ee      	bmi.n	40477c <__smakebuf_r+0x50>
  40479e:	f023 0303 	bic.w	r3, r3, #3
  4047a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4047a6:	f043 0302 	orr.w	r3, r3, #2
  4047aa:	2101      	movs	r1, #1
  4047ac:	81a3      	strh	r3, [r4, #12]
  4047ae:	6022      	str	r2, [r4, #0]
  4047b0:	6122      	str	r2, [r4, #16]
  4047b2:	6161      	str	r1, [r4, #20]
  4047b4:	e7e2      	b.n	40477c <__smakebuf_r+0x50>
  4047b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4047ba:	e7dd      	b.n	404778 <__smakebuf_r+0x4c>
  4047bc:	00403eed 	.word	0x00403eed

004047c0 <malloc>:
  4047c0:	4b02      	ldr	r3, [pc, #8]	; (4047cc <malloc+0xc>)
  4047c2:	4601      	mov	r1, r0
  4047c4:	6818      	ldr	r0, [r3, #0]
  4047c6:	f000 b803 	b.w	4047d0 <_malloc_r>
  4047ca:	bf00      	nop
  4047cc:	2040002c 	.word	0x2040002c

004047d0 <_malloc_r>:
  4047d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047d4:	f101 060b 	add.w	r6, r1, #11
  4047d8:	2e16      	cmp	r6, #22
  4047da:	b083      	sub	sp, #12
  4047dc:	4605      	mov	r5, r0
  4047de:	f240 809e 	bls.w	40491e <_malloc_r+0x14e>
  4047e2:	f036 0607 	bics.w	r6, r6, #7
  4047e6:	f100 80bd 	bmi.w	404964 <_malloc_r+0x194>
  4047ea:	42b1      	cmp	r1, r6
  4047ec:	f200 80ba 	bhi.w	404964 <_malloc_r+0x194>
  4047f0:	f000 fb6a 	bl	404ec8 <__malloc_lock>
  4047f4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4047f8:	f0c0 8293 	bcc.w	404d22 <_malloc_r+0x552>
  4047fc:	0a73      	lsrs	r3, r6, #9
  4047fe:	f000 80b8 	beq.w	404972 <_malloc_r+0x1a2>
  404802:	2b04      	cmp	r3, #4
  404804:	f200 8179 	bhi.w	404afa <_malloc_r+0x32a>
  404808:	09b3      	lsrs	r3, r6, #6
  40480a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40480e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404812:	00c3      	lsls	r3, r0, #3
  404814:	4fbf      	ldr	r7, [pc, #764]	; (404b14 <_malloc_r+0x344>)
  404816:	443b      	add	r3, r7
  404818:	f1a3 0108 	sub.w	r1, r3, #8
  40481c:	685c      	ldr	r4, [r3, #4]
  40481e:	42a1      	cmp	r1, r4
  404820:	d106      	bne.n	404830 <_malloc_r+0x60>
  404822:	e00c      	b.n	40483e <_malloc_r+0x6e>
  404824:	2a00      	cmp	r2, #0
  404826:	f280 80aa 	bge.w	40497e <_malloc_r+0x1ae>
  40482a:	68e4      	ldr	r4, [r4, #12]
  40482c:	42a1      	cmp	r1, r4
  40482e:	d006      	beq.n	40483e <_malloc_r+0x6e>
  404830:	6863      	ldr	r3, [r4, #4]
  404832:	f023 0303 	bic.w	r3, r3, #3
  404836:	1b9a      	subs	r2, r3, r6
  404838:	2a0f      	cmp	r2, #15
  40483a:	ddf3      	ble.n	404824 <_malloc_r+0x54>
  40483c:	4670      	mov	r0, lr
  40483e:	693c      	ldr	r4, [r7, #16]
  404840:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404b28 <_malloc_r+0x358>
  404844:	4574      	cmp	r4, lr
  404846:	f000 81ab 	beq.w	404ba0 <_malloc_r+0x3d0>
  40484a:	6863      	ldr	r3, [r4, #4]
  40484c:	f023 0303 	bic.w	r3, r3, #3
  404850:	1b9a      	subs	r2, r3, r6
  404852:	2a0f      	cmp	r2, #15
  404854:	f300 8190 	bgt.w	404b78 <_malloc_r+0x3a8>
  404858:	2a00      	cmp	r2, #0
  40485a:	f8c7 e014 	str.w	lr, [r7, #20]
  40485e:	f8c7 e010 	str.w	lr, [r7, #16]
  404862:	f280 809d 	bge.w	4049a0 <_malloc_r+0x1d0>
  404866:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40486a:	f080 8161 	bcs.w	404b30 <_malloc_r+0x360>
  40486e:	08db      	lsrs	r3, r3, #3
  404870:	f103 0c01 	add.w	ip, r3, #1
  404874:	1099      	asrs	r1, r3, #2
  404876:	687a      	ldr	r2, [r7, #4]
  404878:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40487c:	f8c4 8008 	str.w	r8, [r4, #8]
  404880:	2301      	movs	r3, #1
  404882:	408b      	lsls	r3, r1
  404884:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404888:	4313      	orrs	r3, r2
  40488a:	3908      	subs	r1, #8
  40488c:	60e1      	str	r1, [r4, #12]
  40488e:	607b      	str	r3, [r7, #4]
  404890:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404894:	f8c8 400c 	str.w	r4, [r8, #12]
  404898:	1082      	asrs	r2, r0, #2
  40489a:	2401      	movs	r4, #1
  40489c:	4094      	lsls	r4, r2
  40489e:	429c      	cmp	r4, r3
  4048a0:	f200 808b 	bhi.w	4049ba <_malloc_r+0x1ea>
  4048a4:	421c      	tst	r4, r3
  4048a6:	d106      	bne.n	4048b6 <_malloc_r+0xe6>
  4048a8:	f020 0003 	bic.w	r0, r0, #3
  4048ac:	0064      	lsls	r4, r4, #1
  4048ae:	421c      	tst	r4, r3
  4048b0:	f100 0004 	add.w	r0, r0, #4
  4048b4:	d0fa      	beq.n	4048ac <_malloc_r+0xdc>
  4048b6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4048ba:	46cc      	mov	ip, r9
  4048bc:	4680      	mov	r8, r0
  4048be:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4048c2:	459c      	cmp	ip, r3
  4048c4:	d107      	bne.n	4048d6 <_malloc_r+0x106>
  4048c6:	e16d      	b.n	404ba4 <_malloc_r+0x3d4>
  4048c8:	2a00      	cmp	r2, #0
  4048ca:	f280 817b 	bge.w	404bc4 <_malloc_r+0x3f4>
  4048ce:	68db      	ldr	r3, [r3, #12]
  4048d0:	459c      	cmp	ip, r3
  4048d2:	f000 8167 	beq.w	404ba4 <_malloc_r+0x3d4>
  4048d6:	6859      	ldr	r1, [r3, #4]
  4048d8:	f021 0103 	bic.w	r1, r1, #3
  4048dc:	1b8a      	subs	r2, r1, r6
  4048de:	2a0f      	cmp	r2, #15
  4048e0:	ddf2      	ble.n	4048c8 <_malloc_r+0xf8>
  4048e2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4048e6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4048ea:	9300      	str	r3, [sp, #0]
  4048ec:	199c      	adds	r4, r3, r6
  4048ee:	4628      	mov	r0, r5
  4048f0:	f046 0601 	orr.w	r6, r6, #1
  4048f4:	f042 0501 	orr.w	r5, r2, #1
  4048f8:	605e      	str	r6, [r3, #4]
  4048fa:	f8c8 c00c 	str.w	ip, [r8, #12]
  4048fe:	f8cc 8008 	str.w	r8, [ip, #8]
  404902:	617c      	str	r4, [r7, #20]
  404904:	613c      	str	r4, [r7, #16]
  404906:	f8c4 e00c 	str.w	lr, [r4, #12]
  40490a:	f8c4 e008 	str.w	lr, [r4, #8]
  40490e:	6065      	str	r5, [r4, #4]
  404910:	505a      	str	r2, [r3, r1]
  404912:	f000 fadf 	bl	404ed4 <__malloc_unlock>
  404916:	9b00      	ldr	r3, [sp, #0]
  404918:	f103 0408 	add.w	r4, r3, #8
  40491c:	e01e      	b.n	40495c <_malloc_r+0x18c>
  40491e:	2910      	cmp	r1, #16
  404920:	d820      	bhi.n	404964 <_malloc_r+0x194>
  404922:	f000 fad1 	bl	404ec8 <__malloc_lock>
  404926:	2610      	movs	r6, #16
  404928:	2318      	movs	r3, #24
  40492a:	2002      	movs	r0, #2
  40492c:	4f79      	ldr	r7, [pc, #484]	; (404b14 <_malloc_r+0x344>)
  40492e:	443b      	add	r3, r7
  404930:	f1a3 0208 	sub.w	r2, r3, #8
  404934:	685c      	ldr	r4, [r3, #4]
  404936:	4294      	cmp	r4, r2
  404938:	f000 813d 	beq.w	404bb6 <_malloc_r+0x3e6>
  40493c:	6863      	ldr	r3, [r4, #4]
  40493e:	68e1      	ldr	r1, [r4, #12]
  404940:	68a6      	ldr	r6, [r4, #8]
  404942:	f023 0303 	bic.w	r3, r3, #3
  404946:	4423      	add	r3, r4
  404948:	4628      	mov	r0, r5
  40494a:	685a      	ldr	r2, [r3, #4]
  40494c:	60f1      	str	r1, [r6, #12]
  40494e:	f042 0201 	orr.w	r2, r2, #1
  404952:	608e      	str	r6, [r1, #8]
  404954:	605a      	str	r2, [r3, #4]
  404956:	f000 fabd 	bl	404ed4 <__malloc_unlock>
  40495a:	3408      	adds	r4, #8
  40495c:	4620      	mov	r0, r4
  40495e:	b003      	add	sp, #12
  404960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404964:	2400      	movs	r4, #0
  404966:	230c      	movs	r3, #12
  404968:	4620      	mov	r0, r4
  40496a:	602b      	str	r3, [r5, #0]
  40496c:	b003      	add	sp, #12
  40496e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404972:	2040      	movs	r0, #64	; 0x40
  404974:	f44f 7300 	mov.w	r3, #512	; 0x200
  404978:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40497c:	e74a      	b.n	404814 <_malloc_r+0x44>
  40497e:	4423      	add	r3, r4
  404980:	68e1      	ldr	r1, [r4, #12]
  404982:	685a      	ldr	r2, [r3, #4]
  404984:	68a6      	ldr	r6, [r4, #8]
  404986:	f042 0201 	orr.w	r2, r2, #1
  40498a:	60f1      	str	r1, [r6, #12]
  40498c:	4628      	mov	r0, r5
  40498e:	608e      	str	r6, [r1, #8]
  404990:	605a      	str	r2, [r3, #4]
  404992:	f000 fa9f 	bl	404ed4 <__malloc_unlock>
  404996:	3408      	adds	r4, #8
  404998:	4620      	mov	r0, r4
  40499a:	b003      	add	sp, #12
  40499c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049a0:	4423      	add	r3, r4
  4049a2:	4628      	mov	r0, r5
  4049a4:	685a      	ldr	r2, [r3, #4]
  4049a6:	f042 0201 	orr.w	r2, r2, #1
  4049aa:	605a      	str	r2, [r3, #4]
  4049ac:	f000 fa92 	bl	404ed4 <__malloc_unlock>
  4049b0:	3408      	adds	r4, #8
  4049b2:	4620      	mov	r0, r4
  4049b4:	b003      	add	sp, #12
  4049b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049ba:	68bc      	ldr	r4, [r7, #8]
  4049bc:	6863      	ldr	r3, [r4, #4]
  4049be:	f023 0803 	bic.w	r8, r3, #3
  4049c2:	45b0      	cmp	r8, r6
  4049c4:	d304      	bcc.n	4049d0 <_malloc_r+0x200>
  4049c6:	eba8 0306 	sub.w	r3, r8, r6
  4049ca:	2b0f      	cmp	r3, #15
  4049cc:	f300 8085 	bgt.w	404ada <_malloc_r+0x30a>
  4049d0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404b2c <_malloc_r+0x35c>
  4049d4:	4b50      	ldr	r3, [pc, #320]	; (404b18 <_malloc_r+0x348>)
  4049d6:	f8d9 2000 	ldr.w	r2, [r9]
  4049da:	681b      	ldr	r3, [r3, #0]
  4049dc:	3201      	adds	r2, #1
  4049de:	4433      	add	r3, r6
  4049e0:	eb04 0a08 	add.w	sl, r4, r8
  4049e4:	f000 8155 	beq.w	404c92 <_malloc_r+0x4c2>
  4049e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4049ec:	330f      	adds	r3, #15
  4049ee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4049f2:	f02b 0b0f 	bic.w	fp, fp, #15
  4049f6:	4659      	mov	r1, fp
  4049f8:	4628      	mov	r0, r5
  4049fa:	f000 fc17 	bl	40522c <_sbrk_r>
  4049fe:	1c41      	adds	r1, r0, #1
  404a00:	4602      	mov	r2, r0
  404a02:	f000 80fc 	beq.w	404bfe <_malloc_r+0x42e>
  404a06:	4582      	cmp	sl, r0
  404a08:	f200 80f7 	bhi.w	404bfa <_malloc_r+0x42a>
  404a0c:	4b43      	ldr	r3, [pc, #268]	; (404b1c <_malloc_r+0x34c>)
  404a0e:	6819      	ldr	r1, [r3, #0]
  404a10:	4459      	add	r1, fp
  404a12:	6019      	str	r1, [r3, #0]
  404a14:	f000 814d 	beq.w	404cb2 <_malloc_r+0x4e2>
  404a18:	f8d9 0000 	ldr.w	r0, [r9]
  404a1c:	3001      	adds	r0, #1
  404a1e:	bf1b      	ittet	ne
  404a20:	eba2 0a0a 	subne.w	sl, r2, sl
  404a24:	4451      	addne	r1, sl
  404a26:	f8c9 2000 	streq.w	r2, [r9]
  404a2a:	6019      	strne	r1, [r3, #0]
  404a2c:	f012 0107 	ands.w	r1, r2, #7
  404a30:	f000 8115 	beq.w	404c5e <_malloc_r+0x48e>
  404a34:	f1c1 0008 	rsb	r0, r1, #8
  404a38:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a3c:	4402      	add	r2, r0
  404a3e:	3108      	adds	r1, #8
  404a40:	eb02 090b 	add.w	r9, r2, fp
  404a44:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404a48:	eba1 0909 	sub.w	r9, r1, r9
  404a4c:	4649      	mov	r1, r9
  404a4e:	4628      	mov	r0, r5
  404a50:	9301      	str	r3, [sp, #4]
  404a52:	9200      	str	r2, [sp, #0]
  404a54:	f000 fbea 	bl	40522c <_sbrk_r>
  404a58:	1c43      	adds	r3, r0, #1
  404a5a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404a5e:	f000 8143 	beq.w	404ce8 <_malloc_r+0x518>
  404a62:	1a80      	subs	r0, r0, r2
  404a64:	4448      	add	r0, r9
  404a66:	f040 0001 	orr.w	r0, r0, #1
  404a6a:	6819      	ldr	r1, [r3, #0]
  404a6c:	60ba      	str	r2, [r7, #8]
  404a6e:	4449      	add	r1, r9
  404a70:	42bc      	cmp	r4, r7
  404a72:	6050      	str	r0, [r2, #4]
  404a74:	6019      	str	r1, [r3, #0]
  404a76:	d017      	beq.n	404aa8 <_malloc_r+0x2d8>
  404a78:	f1b8 0f0f 	cmp.w	r8, #15
  404a7c:	f240 80fb 	bls.w	404c76 <_malloc_r+0x4a6>
  404a80:	6860      	ldr	r0, [r4, #4]
  404a82:	f1a8 020c 	sub.w	r2, r8, #12
  404a86:	f022 0207 	bic.w	r2, r2, #7
  404a8a:	eb04 0e02 	add.w	lr, r4, r2
  404a8e:	f000 0001 	and.w	r0, r0, #1
  404a92:	f04f 0c05 	mov.w	ip, #5
  404a96:	4310      	orrs	r0, r2
  404a98:	2a0f      	cmp	r2, #15
  404a9a:	6060      	str	r0, [r4, #4]
  404a9c:	f8ce c004 	str.w	ip, [lr, #4]
  404aa0:	f8ce c008 	str.w	ip, [lr, #8]
  404aa4:	f200 8117 	bhi.w	404cd6 <_malloc_r+0x506>
  404aa8:	4b1d      	ldr	r3, [pc, #116]	; (404b20 <_malloc_r+0x350>)
  404aaa:	68bc      	ldr	r4, [r7, #8]
  404aac:	681a      	ldr	r2, [r3, #0]
  404aae:	4291      	cmp	r1, r2
  404ab0:	bf88      	it	hi
  404ab2:	6019      	strhi	r1, [r3, #0]
  404ab4:	4b1b      	ldr	r3, [pc, #108]	; (404b24 <_malloc_r+0x354>)
  404ab6:	681a      	ldr	r2, [r3, #0]
  404ab8:	4291      	cmp	r1, r2
  404aba:	6862      	ldr	r2, [r4, #4]
  404abc:	bf88      	it	hi
  404abe:	6019      	strhi	r1, [r3, #0]
  404ac0:	f022 0203 	bic.w	r2, r2, #3
  404ac4:	4296      	cmp	r6, r2
  404ac6:	eba2 0306 	sub.w	r3, r2, r6
  404aca:	d801      	bhi.n	404ad0 <_malloc_r+0x300>
  404acc:	2b0f      	cmp	r3, #15
  404ace:	dc04      	bgt.n	404ada <_malloc_r+0x30a>
  404ad0:	4628      	mov	r0, r5
  404ad2:	f000 f9ff 	bl	404ed4 <__malloc_unlock>
  404ad6:	2400      	movs	r4, #0
  404ad8:	e740      	b.n	40495c <_malloc_r+0x18c>
  404ada:	19a2      	adds	r2, r4, r6
  404adc:	f043 0301 	orr.w	r3, r3, #1
  404ae0:	f046 0601 	orr.w	r6, r6, #1
  404ae4:	6066      	str	r6, [r4, #4]
  404ae6:	4628      	mov	r0, r5
  404ae8:	60ba      	str	r2, [r7, #8]
  404aea:	6053      	str	r3, [r2, #4]
  404aec:	f000 f9f2 	bl	404ed4 <__malloc_unlock>
  404af0:	3408      	adds	r4, #8
  404af2:	4620      	mov	r0, r4
  404af4:	b003      	add	sp, #12
  404af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404afa:	2b14      	cmp	r3, #20
  404afc:	d971      	bls.n	404be2 <_malloc_r+0x412>
  404afe:	2b54      	cmp	r3, #84	; 0x54
  404b00:	f200 80a3 	bhi.w	404c4a <_malloc_r+0x47a>
  404b04:	0b33      	lsrs	r3, r6, #12
  404b06:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b0a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b0e:	00c3      	lsls	r3, r0, #3
  404b10:	e680      	b.n	404814 <_malloc_r+0x44>
  404b12:	bf00      	nop
  404b14:	204005c8 	.word	0x204005c8
  404b18:	204072d4 	.word	0x204072d4
  404b1c:	204072a4 	.word	0x204072a4
  404b20:	204072cc 	.word	0x204072cc
  404b24:	204072d0 	.word	0x204072d0
  404b28:	204005d0 	.word	0x204005d0
  404b2c:	204009d0 	.word	0x204009d0
  404b30:	0a5a      	lsrs	r2, r3, #9
  404b32:	2a04      	cmp	r2, #4
  404b34:	d95b      	bls.n	404bee <_malloc_r+0x41e>
  404b36:	2a14      	cmp	r2, #20
  404b38:	f200 80ae 	bhi.w	404c98 <_malloc_r+0x4c8>
  404b3c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404b40:	00c9      	lsls	r1, r1, #3
  404b42:	325b      	adds	r2, #91	; 0x5b
  404b44:	eb07 0c01 	add.w	ip, r7, r1
  404b48:	5879      	ldr	r1, [r7, r1]
  404b4a:	f1ac 0c08 	sub.w	ip, ip, #8
  404b4e:	458c      	cmp	ip, r1
  404b50:	f000 8088 	beq.w	404c64 <_malloc_r+0x494>
  404b54:	684a      	ldr	r2, [r1, #4]
  404b56:	f022 0203 	bic.w	r2, r2, #3
  404b5a:	4293      	cmp	r3, r2
  404b5c:	d273      	bcs.n	404c46 <_malloc_r+0x476>
  404b5e:	6889      	ldr	r1, [r1, #8]
  404b60:	458c      	cmp	ip, r1
  404b62:	d1f7      	bne.n	404b54 <_malloc_r+0x384>
  404b64:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404b68:	687b      	ldr	r3, [r7, #4]
  404b6a:	60e2      	str	r2, [r4, #12]
  404b6c:	f8c4 c008 	str.w	ip, [r4, #8]
  404b70:	6094      	str	r4, [r2, #8]
  404b72:	f8cc 400c 	str.w	r4, [ip, #12]
  404b76:	e68f      	b.n	404898 <_malloc_r+0xc8>
  404b78:	19a1      	adds	r1, r4, r6
  404b7a:	f046 0c01 	orr.w	ip, r6, #1
  404b7e:	f042 0601 	orr.w	r6, r2, #1
  404b82:	f8c4 c004 	str.w	ip, [r4, #4]
  404b86:	4628      	mov	r0, r5
  404b88:	6179      	str	r1, [r7, #20]
  404b8a:	6139      	str	r1, [r7, #16]
  404b8c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404b90:	f8c1 e008 	str.w	lr, [r1, #8]
  404b94:	604e      	str	r6, [r1, #4]
  404b96:	50e2      	str	r2, [r4, r3]
  404b98:	f000 f99c 	bl	404ed4 <__malloc_unlock>
  404b9c:	3408      	adds	r4, #8
  404b9e:	e6dd      	b.n	40495c <_malloc_r+0x18c>
  404ba0:	687b      	ldr	r3, [r7, #4]
  404ba2:	e679      	b.n	404898 <_malloc_r+0xc8>
  404ba4:	f108 0801 	add.w	r8, r8, #1
  404ba8:	f018 0f03 	tst.w	r8, #3
  404bac:	f10c 0c08 	add.w	ip, ip, #8
  404bb0:	f47f ae85 	bne.w	4048be <_malloc_r+0xee>
  404bb4:	e02d      	b.n	404c12 <_malloc_r+0x442>
  404bb6:	68dc      	ldr	r4, [r3, #12]
  404bb8:	42a3      	cmp	r3, r4
  404bba:	bf08      	it	eq
  404bbc:	3002      	addeq	r0, #2
  404bbe:	f43f ae3e 	beq.w	40483e <_malloc_r+0x6e>
  404bc2:	e6bb      	b.n	40493c <_malloc_r+0x16c>
  404bc4:	4419      	add	r1, r3
  404bc6:	461c      	mov	r4, r3
  404bc8:	684a      	ldr	r2, [r1, #4]
  404bca:	68db      	ldr	r3, [r3, #12]
  404bcc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404bd0:	f042 0201 	orr.w	r2, r2, #1
  404bd4:	604a      	str	r2, [r1, #4]
  404bd6:	4628      	mov	r0, r5
  404bd8:	60f3      	str	r3, [r6, #12]
  404bda:	609e      	str	r6, [r3, #8]
  404bdc:	f000 f97a 	bl	404ed4 <__malloc_unlock>
  404be0:	e6bc      	b.n	40495c <_malloc_r+0x18c>
  404be2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404be6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404bea:	00c3      	lsls	r3, r0, #3
  404bec:	e612      	b.n	404814 <_malloc_r+0x44>
  404bee:	099a      	lsrs	r2, r3, #6
  404bf0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404bf4:	00c9      	lsls	r1, r1, #3
  404bf6:	3238      	adds	r2, #56	; 0x38
  404bf8:	e7a4      	b.n	404b44 <_malloc_r+0x374>
  404bfa:	42bc      	cmp	r4, r7
  404bfc:	d054      	beq.n	404ca8 <_malloc_r+0x4d8>
  404bfe:	68bc      	ldr	r4, [r7, #8]
  404c00:	6862      	ldr	r2, [r4, #4]
  404c02:	f022 0203 	bic.w	r2, r2, #3
  404c06:	e75d      	b.n	404ac4 <_malloc_r+0x2f4>
  404c08:	f859 3908 	ldr.w	r3, [r9], #-8
  404c0c:	4599      	cmp	r9, r3
  404c0e:	f040 8086 	bne.w	404d1e <_malloc_r+0x54e>
  404c12:	f010 0f03 	tst.w	r0, #3
  404c16:	f100 30ff 	add.w	r0, r0, #4294967295
  404c1a:	d1f5      	bne.n	404c08 <_malloc_r+0x438>
  404c1c:	687b      	ldr	r3, [r7, #4]
  404c1e:	ea23 0304 	bic.w	r3, r3, r4
  404c22:	607b      	str	r3, [r7, #4]
  404c24:	0064      	lsls	r4, r4, #1
  404c26:	429c      	cmp	r4, r3
  404c28:	f63f aec7 	bhi.w	4049ba <_malloc_r+0x1ea>
  404c2c:	2c00      	cmp	r4, #0
  404c2e:	f43f aec4 	beq.w	4049ba <_malloc_r+0x1ea>
  404c32:	421c      	tst	r4, r3
  404c34:	4640      	mov	r0, r8
  404c36:	f47f ae3e 	bne.w	4048b6 <_malloc_r+0xe6>
  404c3a:	0064      	lsls	r4, r4, #1
  404c3c:	421c      	tst	r4, r3
  404c3e:	f100 0004 	add.w	r0, r0, #4
  404c42:	d0fa      	beq.n	404c3a <_malloc_r+0x46a>
  404c44:	e637      	b.n	4048b6 <_malloc_r+0xe6>
  404c46:	468c      	mov	ip, r1
  404c48:	e78c      	b.n	404b64 <_malloc_r+0x394>
  404c4a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404c4e:	d815      	bhi.n	404c7c <_malloc_r+0x4ac>
  404c50:	0bf3      	lsrs	r3, r6, #15
  404c52:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404c56:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404c5a:	00c3      	lsls	r3, r0, #3
  404c5c:	e5da      	b.n	404814 <_malloc_r+0x44>
  404c5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404c62:	e6ed      	b.n	404a40 <_malloc_r+0x270>
  404c64:	687b      	ldr	r3, [r7, #4]
  404c66:	1092      	asrs	r2, r2, #2
  404c68:	2101      	movs	r1, #1
  404c6a:	fa01 f202 	lsl.w	r2, r1, r2
  404c6e:	4313      	orrs	r3, r2
  404c70:	607b      	str	r3, [r7, #4]
  404c72:	4662      	mov	r2, ip
  404c74:	e779      	b.n	404b6a <_malloc_r+0x39a>
  404c76:	2301      	movs	r3, #1
  404c78:	6053      	str	r3, [r2, #4]
  404c7a:	e729      	b.n	404ad0 <_malloc_r+0x300>
  404c7c:	f240 5254 	movw	r2, #1364	; 0x554
  404c80:	4293      	cmp	r3, r2
  404c82:	d822      	bhi.n	404cca <_malloc_r+0x4fa>
  404c84:	0cb3      	lsrs	r3, r6, #18
  404c86:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404c8a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404c8e:	00c3      	lsls	r3, r0, #3
  404c90:	e5c0      	b.n	404814 <_malloc_r+0x44>
  404c92:	f103 0b10 	add.w	fp, r3, #16
  404c96:	e6ae      	b.n	4049f6 <_malloc_r+0x226>
  404c98:	2a54      	cmp	r2, #84	; 0x54
  404c9a:	d829      	bhi.n	404cf0 <_malloc_r+0x520>
  404c9c:	0b1a      	lsrs	r2, r3, #12
  404c9e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404ca2:	00c9      	lsls	r1, r1, #3
  404ca4:	326e      	adds	r2, #110	; 0x6e
  404ca6:	e74d      	b.n	404b44 <_malloc_r+0x374>
  404ca8:	4b20      	ldr	r3, [pc, #128]	; (404d2c <_malloc_r+0x55c>)
  404caa:	6819      	ldr	r1, [r3, #0]
  404cac:	4459      	add	r1, fp
  404cae:	6019      	str	r1, [r3, #0]
  404cb0:	e6b2      	b.n	404a18 <_malloc_r+0x248>
  404cb2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404cb6:	2800      	cmp	r0, #0
  404cb8:	f47f aeae 	bne.w	404a18 <_malloc_r+0x248>
  404cbc:	eb08 030b 	add.w	r3, r8, fp
  404cc0:	68ba      	ldr	r2, [r7, #8]
  404cc2:	f043 0301 	orr.w	r3, r3, #1
  404cc6:	6053      	str	r3, [r2, #4]
  404cc8:	e6ee      	b.n	404aa8 <_malloc_r+0x2d8>
  404cca:	207f      	movs	r0, #127	; 0x7f
  404ccc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404cd0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404cd4:	e59e      	b.n	404814 <_malloc_r+0x44>
  404cd6:	f104 0108 	add.w	r1, r4, #8
  404cda:	4628      	mov	r0, r5
  404cdc:	9300      	str	r3, [sp, #0]
  404cde:	f7ff fa59 	bl	404194 <_free_r>
  404ce2:	9b00      	ldr	r3, [sp, #0]
  404ce4:	6819      	ldr	r1, [r3, #0]
  404ce6:	e6df      	b.n	404aa8 <_malloc_r+0x2d8>
  404ce8:	2001      	movs	r0, #1
  404cea:	f04f 0900 	mov.w	r9, #0
  404cee:	e6bc      	b.n	404a6a <_malloc_r+0x29a>
  404cf0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404cf4:	d805      	bhi.n	404d02 <_malloc_r+0x532>
  404cf6:	0bda      	lsrs	r2, r3, #15
  404cf8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404cfc:	00c9      	lsls	r1, r1, #3
  404cfe:	3277      	adds	r2, #119	; 0x77
  404d00:	e720      	b.n	404b44 <_malloc_r+0x374>
  404d02:	f240 5154 	movw	r1, #1364	; 0x554
  404d06:	428a      	cmp	r2, r1
  404d08:	d805      	bhi.n	404d16 <_malloc_r+0x546>
  404d0a:	0c9a      	lsrs	r2, r3, #18
  404d0c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d10:	00c9      	lsls	r1, r1, #3
  404d12:	327c      	adds	r2, #124	; 0x7c
  404d14:	e716      	b.n	404b44 <_malloc_r+0x374>
  404d16:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d1a:	227e      	movs	r2, #126	; 0x7e
  404d1c:	e712      	b.n	404b44 <_malloc_r+0x374>
  404d1e:	687b      	ldr	r3, [r7, #4]
  404d20:	e780      	b.n	404c24 <_malloc_r+0x454>
  404d22:	08f0      	lsrs	r0, r6, #3
  404d24:	f106 0308 	add.w	r3, r6, #8
  404d28:	e600      	b.n	40492c <_malloc_r+0x15c>
  404d2a:	bf00      	nop
  404d2c:	204072a4 	.word	0x204072a4

00404d30 <__ascii_mbtowc>:
  404d30:	b082      	sub	sp, #8
  404d32:	b149      	cbz	r1, 404d48 <__ascii_mbtowc+0x18>
  404d34:	b15a      	cbz	r2, 404d4e <__ascii_mbtowc+0x1e>
  404d36:	b16b      	cbz	r3, 404d54 <__ascii_mbtowc+0x24>
  404d38:	7813      	ldrb	r3, [r2, #0]
  404d3a:	600b      	str	r3, [r1, #0]
  404d3c:	7812      	ldrb	r2, [r2, #0]
  404d3e:	1c10      	adds	r0, r2, #0
  404d40:	bf18      	it	ne
  404d42:	2001      	movne	r0, #1
  404d44:	b002      	add	sp, #8
  404d46:	4770      	bx	lr
  404d48:	a901      	add	r1, sp, #4
  404d4a:	2a00      	cmp	r2, #0
  404d4c:	d1f3      	bne.n	404d36 <__ascii_mbtowc+0x6>
  404d4e:	4610      	mov	r0, r2
  404d50:	b002      	add	sp, #8
  404d52:	4770      	bx	lr
  404d54:	f06f 0001 	mvn.w	r0, #1
  404d58:	e7f4      	b.n	404d44 <__ascii_mbtowc+0x14>
  404d5a:	bf00      	nop
  404d5c:	0000      	movs	r0, r0
	...

00404d60 <memchr>:
  404d60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404d64:	2a10      	cmp	r2, #16
  404d66:	db2b      	blt.n	404dc0 <memchr+0x60>
  404d68:	f010 0f07 	tst.w	r0, #7
  404d6c:	d008      	beq.n	404d80 <memchr+0x20>
  404d6e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404d72:	3a01      	subs	r2, #1
  404d74:	428b      	cmp	r3, r1
  404d76:	d02d      	beq.n	404dd4 <memchr+0x74>
  404d78:	f010 0f07 	tst.w	r0, #7
  404d7c:	b342      	cbz	r2, 404dd0 <memchr+0x70>
  404d7e:	d1f6      	bne.n	404d6e <memchr+0xe>
  404d80:	b4f0      	push	{r4, r5, r6, r7}
  404d82:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404d86:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404d8a:	f022 0407 	bic.w	r4, r2, #7
  404d8e:	f07f 0700 	mvns.w	r7, #0
  404d92:	2300      	movs	r3, #0
  404d94:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404d98:	3c08      	subs	r4, #8
  404d9a:	ea85 0501 	eor.w	r5, r5, r1
  404d9e:	ea86 0601 	eor.w	r6, r6, r1
  404da2:	fa85 f547 	uadd8	r5, r5, r7
  404da6:	faa3 f587 	sel	r5, r3, r7
  404daa:	fa86 f647 	uadd8	r6, r6, r7
  404dae:	faa5 f687 	sel	r6, r5, r7
  404db2:	b98e      	cbnz	r6, 404dd8 <memchr+0x78>
  404db4:	d1ee      	bne.n	404d94 <memchr+0x34>
  404db6:	bcf0      	pop	{r4, r5, r6, r7}
  404db8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404dbc:	f002 0207 	and.w	r2, r2, #7
  404dc0:	b132      	cbz	r2, 404dd0 <memchr+0x70>
  404dc2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404dc6:	3a01      	subs	r2, #1
  404dc8:	ea83 0301 	eor.w	r3, r3, r1
  404dcc:	b113      	cbz	r3, 404dd4 <memchr+0x74>
  404dce:	d1f8      	bne.n	404dc2 <memchr+0x62>
  404dd0:	2000      	movs	r0, #0
  404dd2:	4770      	bx	lr
  404dd4:	3801      	subs	r0, #1
  404dd6:	4770      	bx	lr
  404dd8:	2d00      	cmp	r5, #0
  404dda:	bf06      	itte	eq
  404ddc:	4635      	moveq	r5, r6
  404dde:	3803      	subeq	r0, #3
  404de0:	3807      	subne	r0, #7
  404de2:	f015 0f01 	tst.w	r5, #1
  404de6:	d107      	bne.n	404df8 <memchr+0x98>
  404de8:	3001      	adds	r0, #1
  404dea:	f415 7f80 	tst.w	r5, #256	; 0x100
  404dee:	bf02      	ittt	eq
  404df0:	3001      	addeq	r0, #1
  404df2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404df6:	3001      	addeq	r0, #1
  404df8:	bcf0      	pop	{r4, r5, r6, r7}
  404dfa:	3801      	subs	r0, #1
  404dfc:	4770      	bx	lr
  404dfe:	bf00      	nop

00404e00 <memmove>:
  404e00:	4288      	cmp	r0, r1
  404e02:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e04:	d90d      	bls.n	404e22 <memmove+0x22>
  404e06:	188b      	adds	r3, r1, r2
  404e08:	4298      	cmp	r0, r3
  404e0a:	d20a      	bcs.n	404e22 <memmove+0x22>
  404e0c:	1884      	adds	r4, r0, r2
  404e0e:	2a00      	cmp	r2, #0
  404e10:	d051      	beq.n	404eb6 <memmove+0xb6>
  404e12:	4622      	mov	r2, r4
  404e14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404e18:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404e1c:	4299      	cmp	r1, r3
  404e1e:	d1f9      	bne.n	404e14 <memmove+0x14>
  404e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e22:	2a0f      	cmp	r2, #15
  404e24:	d948      	bls.n	404eb8 <memmove+0xb8>
  404e26:	ea41 0300 	orr.w	r3, r1, r0
  404e2a:	079b      	lsls	r3, r3, #30
  404e2c:	d146      	bne.n	404ebc <memmove+0xbc>
  404e2e:	f100 0410 	add.w	r4, r0, #16
  404e32:	f101 0310 	add.w	r3, r1, #16
  404e36:	4615      	mov	r5, r2
  404e38:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404e3c:	f844 6c10 	str.w	r6, [r4, #-16]
  404e40:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404e44:	f844 6c0c 	str.w	r6, [r4, #-12]
  404e48:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404e4c:	f844 6c08 	str.w	r6, [r4, #-8]
  404e50:	3d10      	subs	r5, #16
  404e52:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404e56:	f844 6c04 	str.w	r6, [r4, #-4]
  404e5a:	2d0f      	cmp	r5, #15
  404e5c:	f103 0310 	add.w	r3, r3, #16
  404e60:	f104 0410 	add.w	r4, r4, #16
  404e64:	d8e8      	bhi.n	404e38 <memmove+0x38>
  404e66:	f1a2 0310 	sub.w	r3, r2, #16
  404e6a:	f023 030f 	bic.w	r3, r3, #15
  404e6e:	f002 0e0f 	and.w	lr, r2, #15
  404e72:	3310      	adds	r3, #16
  404e74:	f1be 0f03 	cmp.w	lr, #3
  404e78:	4419      	add	r1, r3
  404e7a:	4403      	add	r3, r0
  404e7c:	d921      	bls.n	404ec2 <memmove+0xc2>
  404e7e:	1f1e      	subs	r6, r3, #4
  404e80:	460d      	mov	r5, r1
  404e82:	4674      	mov	r4, lr
  404e84:	3c04      	subs	r4, #4
  404e86:	f855 7b04 	ldr.w	r7, [r5], #4
  404e8a:	f846 7f04 	str.w	r7, [r6, #4]!
  404e8e:	2c03      	cmp	r4, #3
  404e90:	d8f8      	bhi.n	404e84 <memmove+0x84>
  404e92:	f1ae 0404 	sub.w	r4, lr, #4
  404e96:	f024 0403 	bic.w	r4, r4, #3
  404e9a:	3404      	adds	r4, #4
  404e9c:	4421      	add	r1, r4
  404e9e:	4423      	add	r3, r4
  404ea0:	f002 0203 	and.w	r2, r2, #3
  404ea4:	b162      	cbz	r2, 404ec0 <memmove+0xc0>
  404ea6:	3b01      	subs	r3, #1
  404ea8:	440a      	add	r2, r1
  404eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
  404eae:	f803 4f01 	strb.w	r4, [r3, #1]!
  404eb2:	428a      	cmp	r2, r1
  404eb4:	d1f9      	bne.n	404eaa <memmove+0xaa>
  404eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404eb8:	4603      	mov	r3, r0
  404eba:	e7f3      	b.n	404ea4 <memmove+0xa4>
  404ebc:	4603      	mov	r3, r0
  404ebe:	e7f2      	b.n	404ea6 <memmove+0xa6>
  404ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ec2:	4672      	mov	r2, lr
  404ec4:	e7ee      	b.n	404ea4 <memmove+0xa4>
  404ec6:	bf00      	nop

00404ec8 <__malloc_lock>:
  404ec8:	4801      	ldr	r0, [pc, #4]	; (404ed0 <__malloc_lock+0x8>)
  404eca:	f7ff bbfd 	b.w	4046c8 <__retarget_lock_acquire_recursive>
  404ece:	bf00      	nop
  404ed0:	20407c08 	.word	0x20407c08

00404ed4 <__malloc_unlock>:
  404ed4:	4801      	ldr	r0, [pc, #4]	; (404edc <__malloc_unlock+0x8>)
  404ed6:	f7ff bbf9 	b.w	4046cc <__retarget_lock_release_recursive>
  404eda:	bf00      	nop
  404edc:	20407c08 	.word	0x20407c08

00404ee0 <_realloc_r>:
  404ee0:	2900      	cmp	r1, #0
  404ee2:	f000 8095 	beq.w	405010 <_realloc_r+0x130>
  404ee6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404eea:	460d      	mov	r5, r1
  404eec:	4616      	mov	r6, r2
  404eee:	b083      	sub	sp, #12
  404ef0:	4680      	mov	r8, r0
  404ef2:	f106 070b 	add.w	r7, r6, #11
  404ef6:	f7ff ffe7 	bl	404ec8 <__malloc_lock>
  404efa:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404efe:	2f16      	cmp	r7, #22
  404f00:	f02e 0403 	bic.w	r4, lr, #3
  404f04:	f1a5 0908 	sub.w	r9, r5, #8
  404f08:	d83c      	bhi.n	404f84 <_realloc_r+0xa4>
  404f0a:	2210      	movs	r2, #16
  404f0c:	4617      	mov	r7, r2
  404f0e:	42be      	cmp	r6, r7
  404f10:	d83d      	bhi.n	404f8e <_realloc_r+0xae>
  404f12:	4294      	cmp	r4, r2
  404f14:	da43      	bge.n	404f9e <_realloc_r+0xbe>
  404f16:	4bc4      	ldr	r3, [pc, #784]	; (405228 <_realloc_r+0x348>)
  404f18:	6899      	ldr	r1, [r3, #8]
  404f1a:	eb09 0004 	add.w	r0, r9, r4
  404f1e:	4288      	cmp	r0, r1
  404f20:	f000 80b4 	beq.w	40508c <_realloc_r+0x1ac>
  404f24:	6843      	ldr	r3, [r0, #4]
  404f26:	f023 0101 	bic.w	r1, r3, #1
  404f2a:	4401      	add	r1, r0
  404f2c:	6849      	ldr	r1, [r1, #4]
  404f2e:	07c9      	lsls	r1, r1, #31
  404f30:	d54c      	bpl.n	404fcc <_realloc_r+0xec>
  404f32:	f01e 0f01 	tst.w	lr, #1
  404f36:	f000 809b 	beq.w	405070 <_realloc_r+0x190>
  404f3a:	4631      	mov	r1, r6
  404f3c:	4640      	mov	r0, r8
  404f3e:	f7ff fc47 	bl	4047d0 <_malloc_r>
  404f42:	4606      	mov	r6, r0
  404f44:	2800      	cmp	r0, #0
  404f46:	d03a      	beq.n	404fbe <_realloc_r+0xde>
  404f48:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404f4c:	f023 0301 	bic.w	r3, r3, #1
  404f50:	444b      	add	r3, r9
  404f52:	f1a0 0208 	sub.w	r2, r0, #8
  404f56:	429a      	cmp	r2, r3
  404f58:	f000 8121 	beq.w	40519e <_realloc_r+0x2be>
  404f5c:	1f22      	subs	r2, r4, #4
  404f5e:	2a24      	cmp	r2, #36	; 0x24
  404f60:	f200 8107 	bhi.w	405172 <_realloc_r+0x292>
  404f64:	2a13      	cmp	r2, #19
  404f66:	f200 80db 	bhi.w	405120 <_realloc_r+0x240>
  404f6a:	4603      	mov	r3, r0
  404f6c:	462a      	mov	r2, r5
  404f6e:	6811      	ldr	r1, [r2, #0]
  404f70:	6019      	str	r1, [r3, #0]
  404f72:	6851      	ldr	r1, [r2, #4]
  404f74:	6059      	str	r1, [r3, #4]
  404f76:	6892      	ldr	r2, [r2, #8]
  404f78:	609a      	str	r2, [r3, #8]
  404f7a:	4629      	mov	r1, r5
  404f7c:	4640      	mov	r0, r8
  404f7e:	f7ff f909 	bl	404194 <_free_r>
  404f82:	e01c      	b.n	404fbe <_realloc_r+0xde>
  404f84:	f027 0707 	bic.w	r7, r7, #7
  404f88:	2f00      	cmp	r7, #0
  404f8a:	463a      	mov	r2, r7
  404f8c:	dabf      	bge.n	404f0e <_realloc_r+0x2e>
  404f8e:	2600      	movs	r6, #0
  404f90:	230c      	movs	r3, #12
  404f92:	4630      	mov	r0, r6
  404f94:	f8c8 3000 	str.w	r3, [r8]
  404f98:	b003      	add	sp, #12
  404f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f9e:	462e      	mov	r6, r5
  404fa0:	1be3      	subs	r3, r4, r7
  404fa2:	2b0f      	cmp	r3, #15
  404fa4:	d81e      	bhi.n	404fe4 <_realloc_r+0x104>
  404fa6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404faa:	f003 0301 	and.w	r3, r3, #1
  404fae:	4323      	orrs	r3, r4
  404fb0:	444c      	add	r4, r9
  404fb2:	f8c9 3004 	str.w	r3, [r9, #4]
  404fb6:	6863      	ldr	r3, [r4, #4]
  404fb8:	f043 0301 	orr.w	r3, r3, #1
  404fbc:	6063      	str	r3, [r4, #4]
  404fbe:	4640      	mov	r0, r8
  404fc0:	f7ff ff88 	bl	404ed4 <__malloc_unlock>
  404fc4:	4630      	mov	r0, r6
  404fc6:	b003      	add	sp, #12
  404fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fcc:	f023 0303 	bic.w	r3, r3, #3
  404fd0:	18e1      	adds	r1, r4, r3
  404fd2:	4291      	cmp	r1, r2
  404fd4:	db1f      	blt.n	405016 <_realloc_r+0x136>
  404fd6:	68c3      	ldr	r3, [r0, #12]
  404fd8:	6882      	ldr	r2, [r0, #8]
  404fda:	462e      	mov	r6, r5
  404fdc:	60d3      	str	r3, [r2, #12]
  404fde:	460c      	mov	r4, r1
  404fe0:	609a      	str	r2, [r3, #8]
  404fe2:	e7dd      	b.n	404fa0 <_realloc_r+0xc0>
  404fe4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404fe8:	eb09 0107 	add.w	r1, r9, r7
  404fec:	f002 0201 	and.w	r2, r2, #1
  404ff0:	444c      	add	r4, r9
  404ff2:	f043 0301 	orr.w	r3, r3, #1
  404ff6:	4317      	orrs	r7, r2
  404ff8:	f8c9 7004 	str.w	r7, [r9, #4]
  404ffc:	604b      	str	r3, [r1, #4]
  404ffe:	6863      	ldr	r3, [r4, #4]
  405000:	f043 0301 	orr.w	r3, r3, #1
  405004:	3108      	adds	r1, #8
  405006:	6063      	str	r3, [r4, #4]
  405008:	4640      	mov	r0, r8
  40500a:	f7ff f8c3 	bl	404194 <_free_r>
  40500e:	e7d6      	b.n	404fbe <_realloc_r+0xde>
  405010:	4611      	mov	r1, r2
  405012:	f7ff bbdd 	b.w	4047d0 <_malloc_r>
  405016:	f01e 0f01 	tst.w	lr, #1
  40501a:	d18e      	bne.n	404f3a <_realloc_r+0x5a>
  40501c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405020:	eba9 0a01 	sub.w	sl, r9, r1
  405024:	f8da 1004 	ldr.w	r1, [sl, #4]
  405028:	f021 0103 	bic.w	r1, r1, #3
  40502c:	440b      	add	r3, r1
  40502e:	4423      	add	r3, r4
  405030:	4293      	cmp	r3, r2
  405032:	db25      	blt.n	405080 <_realloc_r+0x1a0>
  405034:	68c2      	ldr	r2, [r0, #12]
  405036:	6881      	ldr	r1, [r0, #8]
  405038:	4656      	mov	r6, sl
  40503a:	60ca      	str	r2, [r1, #12]
  40503c:	6091      	str	r1, [r2, #8]
  40503e:	f8da 100c 	ldr.w	r1, [sl, #12]
  405042:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405046:	1f22      	subs	r2, r4, #4
  405048:	2a24      	cmp	r2, #36	; 0x24
  40504a:	60c1      	str	r1, [r0, #12]
  40504c:	6088      	str	r0, [r1, #8]
  40504e:	f200 8094 	bhi.w	40517a <_realloc_r+0x29a>
  405052:	2a13      	cmp	r2, #19
  405054:	d96f      	bls.n	405136 <_realloc_r+0x256>
  405056:	6829      	ldr	r1, [r5, #0]
  405058:	f8ca 1008 	str.w	r1, [sl, #8]
  40505c:	6869      	ldr	r1, [r5, #4]
  40505e:	f8ca 100c 	str.w	r1, [sl, #12]
  405062:	2a1b      	cmp	r2, #27
  405064:	f200 80a2 	bhi.w	4051ac <_realloc_r+0x2cc>
  405068:	3508      	adds	r5, #8
  40506a:	f10a 0210 	add.w	r2, sl, #16
  40506e:	e063      	b.n	405138 <_realloc_r+0x258>
  405070:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405074:	eba9 0a03 	sub.w	sl, r9, r3
  405078:	f8da 1004 	ldr.w	r1, [sl, #4]
  40507c:	f021 0103 	bic.w	r1, r1, #3
  405080:	1863      	adds	r3, r4, r1
  405082:	4293      	cmp	r3, r2
  405084:	f6ff af59 	blt.w	404f3a <_realloc_r+0x5a>
  405088:	4656      	mov	r6, sl
  40508a:	e7d8      	b.n	40503e <_realloc_r+0x15e>
  40508c:	6841      	ldr	r1, [r0, #4]
  40508e:	f021 0b03 	bic.w	fp, r1, #3
  405092:	44a3      	add	fp, r4
  405094:	f107 0010 	add.w	r0, r7, #16
  405098:	4583      	cmp	fp, r0
  40509a:	da56      	bge.n	40514a <_realloc_r+0x26a>
  40509c:	f01e 0f01 	tst.w	lr, #1
  4050a0:	f47f af4b 	bne.w	404f3a <_realloc_r+0x5a>
  4050a4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4050a8:	eba9 0a01 	sub.w	sl, r9, r1
  4050ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  4050b0:	f021 0103 	bic.w	r1, r1, #3
  4050b4:	448b      	add	fp, r1
  4050b6:	4558      	cmp	r0, fp
  4050b8:	dce2      	bgt.n	405080 <_realloc_r+0x1a0>
  4050ba:	4656      	mov	r6, sl
  4050bc:	f8da 100c 	ldr.w	r1, [sl, #12]
  4050c0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4050c4:	1f22      	subs	r2, r4, #4
  4050c6:	2a24      	cmp	r2, #36	; 0x24
  4050c8:	60c1      	str	r1, [r0, #12]
  4050ca:	6088      	str	r0, [r1, #8]
  4050cc:	f200 808f 	bhi.w	4051ee <_realloc_r+0x30e>
  4050d0:	2a13      	cmp	r2, #19
  4050d2:	f240 808a 	bls.w	4051ea <_realloc_r+0x30a>
  4050d6:	6829      	ldr	r1, [r5, #0]
  4050d8:	f8ca 1008 	str.w	r1, [sl, #8]
  4050dc:	6869      	ldr	r1, [r5, #4]
  4050de:	f8ca 100c 	str.w	r1, [sl, #12]
  4050e2:	2a1b      	cmp	r2, #27
  4050e4:	f200 808a 	bhi.w	4051fc <_realloc_r+0x31c>
  4050e8:	3508      	adds	r5, #8
  4050ea:	f10a 0210 	add.w	r2, sl, #16
  4050ee:	6829      	ldr	r1, [r5, #0]
  4050f0:	6011      	str	r1, [r2, #0]
  4050f2:	6869      	ldr	r1, [r5, #4]
  4050f4:	6051      	str	r1, [r2, #4]
  4050f6:	68a9      	ldr	r1, [r5, #8]
  4050f8:	6091      	str	r1, [r2, #8]
  4050fa:	eb0a 0107 	add.w	r1, sl, r7
  4050fe:	ebab 0207 	sub.w	r2, fp, r7
  405102:	f042 0201 	orr.w	r2, r2, #1
  405106:	6099      	str	r1, [r3, #8]
  405108:	604a      	str	r2, [r1, #4]
  40510a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40510e:	f003 0301 	and.w	r3, r3, #1
  405112:	431f      	orrs	r7, r3
  405114:	4640      	mov	r0, r8
  405116:	f8ca 7004 	str.w	r7, [sl, #4]
  40511a:	f7ff fedb 	bl	404ed4 <__malloc_unlock>
  40511e:	e751      	b.n	404fc4 <_realloc_r+0xe4>
  405120:	682b      	ldr	r3, [r5, #0]
  405122:	6003      	str	r3, [r0, #0]
  405124:	686b      	ldr	r3, [r5, #4]
  405126:	6043      	str	r3, [r0, #4]
  405128:	2a1b      	cmp	r2, #27
  40512a:	d82d      	bhi.n	405188 <_realloc_r+0x2a8>
  40512c:	f100 0308 	add.w	r3, r0, #8
  405130:	f105 0208 	add.w	r2, r5, #8
  405134:	e71b      	b.n	404f6e <_realloc_r+0x8e>
  405136:	4632      	mov	r2, r6
  405138:	6829      	ldr	r1, [r5, #0]
  40513a:	6011      	str	r1, [r2, #0]
  40513c:	6869      	ldr	r1, [r5, #4]
  40513e:	6051      	str	r1, [r2, #4]
  405140:	68a9      	ldr	r1, [r5, #8]
  405142:	6091      	str	r1, [r2, #8]
  405144:	461c      	mov	r4, r3
  405146:	46d1      	mov	r9, sl
  405148:	e72a      	b.n	404fa0 <_realloc_r+0xc0>
  40514a:	eb09 0107 	add.w	r1, r9, r7
  40514e:	ebab 0b07 	sub.w	fp, fp, r7
  405152:	f04b 0201 	orr.w	r2, fp, #1
  405156:	6099      	str	r1, [r3, #8]
  405158:	604a      	str	r2, [r1, #4]
  40515a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40515e:	f003 0301 	and.w	r3, r3, #1
  405162:	431f      	orrs	r7, r3
  405164:	4640      	mov	r0, r8
  405166:	f845 7c04 	str.w	r7, [r5, #-4]
  40516a:	f7ff feb3 	bl	404ed4 <__malloc_unlock>
  40516e:	462e      	mov	r6, r5
  405170:	e728      	b.n	404fc4 <_realloc_r+0xe4>
  405172:	4629      	mov	r1, r5
  405174:	f7ff fe44 	bl	404e00 <memmove>
  405178:	e6ff      	b.n	404f7a <_realloc_r+0x9a>
  40517a:	4629      	mov	r1, r5
  40517c:	4630      	mov	r0, r6
  40517e:	461c      	mov	r4, r3
  405180:	46d1      	mov	r9, sl
  405182:	f7ff fe3d 	bl	404e00 <memmove>
  405186:	e70b      	b.n	404fa0 <_realloc_r+0xc0>
  405188:	68ab      	ldr	r3, [r5, #8]
  40518a:	6083      	str	r3, [r0, #8]
  40518c:	68eb      	ldr	r3, [r5, #12]
  40518e:	60c3      	str	r3, [r0, #12]
  405190:	2a24      	cmp	r2, #36	; 0x24
  405192:	d017      	beq.n	4051c4 <_realloc_r+0x2e4>
  405194:	f100 0310 	add.w	r3, r0, #16
  405198:	f105 0210 	add.w	r2, r5, #16
  40519c:	e6e7      	b.n	404f6e <_realloc_r+0x8e>
  40519e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4051a2:	f023 0303 	bic.w	r3, r3, #3
  4051a6:	441c      	add	r4, r3
  4051a8:	462e      	mov	r6, r5
  4051aa:	e6f9      	b.n	404fa0 <_realloc_r+0xc0>
  4051ac:	68a9      	ldr	r1, [r5, #8]
  4051ae:	f8ca 1010 	str.w	r1, [sl, #16]
  4051b2:	68e9      	ldr	r1, [r5, #12]
  4051b4:	f8ca 1014 	str.w	r1, [sl, #20]
  4051b8:	2a24      	cmp	r2, #36	; 0x24
  4051ba:	d00c      	beq.n	4051d6 <_realloc_r+0x2f6>
  4051bc:	3510      	adds	r5, #16
  4051be:	f10a 0218 	add.w	r2, sl, #24
  4051c2:	e7b9      	b.n	405138 <_realloc_r+0x258>
  4051c4:	692b      	ldr	r3, [r5, #16]
  4051c6:	6103      	str	r3, [r0, #16]
  4051c8:	696b      	ldr	r3, [r5, #20]
  4051ca:	6143      	str	r3, [r0, #20]
  4051cc:	f105 0218 	add.w	r2, r5, #24
  4051d0:	f100 0318 	add.w	r3, r0, #24
  4051d4:	e6cb      	b.n	404f6e <_realloc_r+0x8e>
  4051d6:	692a      	ldr	r2, [r5, #16]
  4051d8:	f8ca 2018 	str.w	r2, [sl, #24]
  4051dc:	696a      	ldr	r2, [r5, #20]
  4051de:	f8ca 201c 	str.w	r2, [sl, #28]
  4051e2:	3518      	adds	r5, #24
  4051e4:	f10a 0220 	add.w	r2, sl, #32
  4051e8:	e7a6      	b.n	405138 <_realloc_r+0x258>
  4051ea:	4632      	mov	r2, r6
  4051ec:	e77f      	b.n	4050ee <_realloc_r+0x20e>
  4051ee:	4629      	mov	r1, r5
  4051f0:	4630      	mov	r0, r6
  4051f2:	9301      	str	r3, [sp, #4]
  4051f4:	f7ff fe04 	bl	404e00 <memmove>
  4051f8:	9b01      	ldr	r3, [sp, #4]
  4051fa:	e77e      	b.n	4050fa <_realloc_r+0x21a>
  4051fc:	68a9      	ldr	r1, [r5, #8]
  4051fe:	f8ca 1010 	str.w	r1, [sl, #16]
  405202:	68e9      	ldr	r1, [r5, #12]
  405204:	f8ca 1014 	str.w	r1, [sl, #20]
  405208:	2a24      	cmp	r2, #36	; 0x24
  40520a:	d003      	beq.n	405214 <_realloc_r+0x334>
  40520c:	3510      	adds	r5, #16
  40520e:	f10a 0218 	add.w	r2, sl, #24
  405212:	e76c      	b.n	4050ee <_realloc_r+0x20e>
  405214:	692a      	ldr	r2, [r5, #16]
  405216:	f8ca 2018 	str.w	r2, [sl, #24]
  40521a:	696a      	ldr	r2, [r5, #20]
  40521c:	f8ca 201c 	str.w	r2, [sl, #28]
  405220:	3518      	adds	r5, #24
  405222:	f10a 0220 	add.w	r2, sl, #32
  405226:	e762      	b.n	4050ee <_realloc_r+0x20e>
  405228:	204005c8 	.word	0x204005c8

0040522c <_sbrk_r>:
  40522c:	b538      	push	{r3, r4, r5, lr}
  40522e:	4c07      	ldr	r4, [pc, #28]	; (40524c <_sbrk_r+0x20>)
  405230:	2300      	movs	r3, #0
  405232:	4605      	mov	r5, r0
  405234:	4608      	mov	r0, r1
  405236:	6023      	str	r3, [r4, #0]
  405238:	f7fd f858 	bl	4022ec <_sbrk>
  40523c:	1c43      	adds	r3, r0, #1
  40523e:	d000      	beq.n	405242 <_sbrk_r+0x16>
  405240:	bd38      	pop	{r3, r4, r5, pc}
  405242:	6823      	ldr	r3, [r4, #0]
  405244:	2b00      	cmp	r3, #0
  405246:	d0fb      	beq.n	405240 <_sbrk_r+0x14>
  405248:	602b      	str	r3, [r5, #0]
  40524a:	bd38      	pop	{r3, r4, r5, pc}
  40524c:	20407c1c 	.word	0x20407c1c

00405250 <__sread>:
  405250:	b510      	push	{r4, lr}
  405252:	460c      	mov	r4, r1
  405254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405258:	f000 f9f6 	bl	405648 <_read_r>
  40525c:	2800      	cmp	r0, #0
  40525e:	db03      	blt.n	405268 <__sread+0x18>
  405260:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405262:	4403      	add	r3, r0
  405264:	6523      	str	r3, [r4, #80]	; 0x50
  405266:	bd10      	pop	{r4, pc}
  405268:	89a3      	ldrh	r3, [r4, #12]
  40526a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40526e:	81a3      	strh	r3, [r4, #12]
  405270:	bd10      	pop	{r4, pc}
  405272:	bf00      	nop

00405274 <__swrite>:
  405274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405278:	4616      	mov	r6, r2
  40527a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40527e:	461f      	mov	r7, r3
  405280:	05d3      	lsls	r3, r2, #23
  405282:	460c      	mov	r4, r1
  405284:	4605      	mov	r5, r0
  405286:	d507      	bpl.n	405298 <__swrite+0x24>
  405288:	2200      	movs	r2, #0
  40528a:	2302      	movs	r3, #2
  40528c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405290:	f000 f9c4 	bl	40561c <_lseek_r>
  405294:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405298:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40529c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4052a0:	81a2      	strh	r2, [r4, #12]
  4052a2:	463b      	mov	r3, r7
  4052a4:	4632      	mov	r2, r6
  4052a6:	4628      	mov	r0, r5
  4052a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4052ac:	f000 b8a4 	b.w	4053f8 <_write_r>

004052b0 <__sseek>:
  4052b0:	b510      	push	{r4, lr}
  4052b2:	460c      	mov	r4, r1
  4052b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4052b8:	f000 f9b0 	bl	40561c <_lseek_r>
  4052bc:	89a3      	ldrh	r3, [r4, #12]
  4052be:	1c42      	adds	r2, r0, #1
  4052c0:	bf0e      	itee	eq
  4052c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4052c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4052ca:	6520      	strne	r0, [r4, #80]	; 0x50
  4052cc:	81a3      	strh	r3, [r4, #12]
  4052ce:	bd10      	pop	{r4, pc}

004052d0 <__sclose>:
  4052d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4052d4:	f000 b908 	b.w	4054e8 <_close_r>

004052d8 <__swbuf_r>:
  4052d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4052da:	460d      	mov	r5, r1
  4052dc:	4614      	mov	r4, r2
  4052de:	4606      	mov	r6, r0
  4052e0:	b110      	cbz	r0, 4052e8 <__swbuf_r+0x10>
  4052e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4052e4:	2b00      	cmp	r3, #0
  4052e6:	d04b      	beq.n	405380 <__swbuf_r+0xa8>
  4052e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4052ec:	69a3      	ldr	r3, [r4, #24]
  4052ee:	60a3      	str	r3, [r4, #8]
  4052f0:	b291      	uxth	r1, r2
  4052f2:	0708      	lsls	r0, r1, #28
  4052f4:	d539      	bpl.n	40536a <__swbuf_r+0x92>
  4052f6:	6923      	ldr	r3, [r4, #16]
  4052f8:	2b00      	cmp	r3, #0
  4052fa:	d036      	beq.n	40536a <__swbuf_r+0x92>
  4052fc:	b2ed      	uxtb	r5, r5
  4052fe:	0489      	lsls	r1, r1, #18
  405300:	462f      	mov	r7, r5
  405302:	d515      	bpl.n	405330 <__swbuf_r+0x58>
  405304:	6822      	ldr	r2, [r4, #0]
  405306:	6961      	ldr	r1, [r4, #20]
  405308:	1ad3      	subs	r3, r2, r3
  40530a:	428b      	cmp	r3, r1
  40530c:	da1c      	bge.n	405348 <__swbuf_r+0x70>
  40530e:	3301      	adds	r3, #1
  405310:	68a1      	ldr	r1, [r4, #8]
  405312:	1c50      	adds	r0, r2, #1
  405314:	3901      	subs	r1, #1
  405316:	60a1      	str	r1, [r4, #8]
  405318:	6020      	str	r0, [r4, #0]
  40531a:	7015      	strb	r5, [r2, #0]
  40531c:	6962      	ldr	r2, [r4, #20]
  40531e:	429a      	cmp	r2, r3
  405320:	d01a      	beq.n	405358 <__swbuf_r+0x80>
  405322:	89a3      	ldrh	r3, [r4, #12]
  405324:	07db      	lsls	r3, r3, #31
  405326:	d501      	bpl.n	40532c <__swbuf_r+0x54>
  405328:	2d0a      	cmp	r5, #10
  40532a:	d015      	beq.n	405358 <__swbuf_r+0x80>
  40532c:	4638      	mov	r0, r7
  40532e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405330:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405332:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405336:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40533a:	81a2      	strh	r2, [r4, #12]
  40533c:	6822      	ldr	r2, [r4, #0]
  40533e:	6661      	str	r1, [r4, #100]	; 0x64
  405340:	6961      	ldr	r1, [r4, #20]
  405342:	1ad3      	subs	r3, r2, r3
  405344:	428b      	cmp	r3, r1
  405346:	dbe2      	blt.n	40530e <__swbuf_r+0x36>
  405348:	4621      	mov	r1, r4
  40534a:	4630      	mov	r0, r6
  40534c:	f7fe fda4 	bl	403e98 <_fflush_r>
  405350:	b940      	cbnz	r0, 405364 <__swbuf_r+0x8c>
  405352:	6822      	ldr	r2, [r4, #0]
  405354:	2301      	movs	r3, #1
  405356:	e7db      	b.n	405310 <__swbuf_r+0x38>
  405358:	4621      	mov	r1, r4
  40535a:	4630      	mov	r0, r6
  40535c:	f7fe fd9c 	bl	403e98 <_fflush_r>
  405360:	2800      	cmp	r0, #0
  405362:	d0e3      	beq.n	40532c <__swbuf_r+0x54>
  405364:	f04f 37ff 	mov.w	r7, #4294967295
  405368:	e7e0      	b.n	40532c <__swbuf_r+0x54>
  40536a:	4621      	mov	r1, r4
  40536c:	4630      	mov	r0, r6
  40536e:	f7fe fc7f 	bl	403c70 <__swsetup_r>
  405372:	2800      	cmp	r0, #0
  405374:	d1f6      	bne.n	405364 <__swbuf_r+0x8c>
  405376:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40537a:	6923      	ldr	r3, [r4, #16]
  40537c:	b291      	uxth	r1, r2
  40537e:	e7bd      	b.n	4052fc <__swbuf_r+0x24>
  405380:	f7fe fde2 	bl	403f48 <__sinit>
  405384:	e7b0      	b.n	4052e8 <__swbuf_r+0x10>
  405386:	bf00      	nop

00405388 <_wcrtomb_r>:
  405388:	b5f0      	push	{r4, r5, r6, r7, lr}
  40538a:	4606      	mov	r6, r0
  40538c:	b085      	sub	sp, #20
  40538e:	461f      	mov	r7, r3
  405390:	b189      	cbz	r1, 4053b6 <_wcrtomb_r+0x2e>
  405392:	4c10      	ldr	r4, [pc, #64]	; (4053d4 <_wcrtomb_r+0x4c>)
  405394:	4d10      	ldr	r5, [pc, #64]	; (4053d8 <_wcrtomb_r+0x50>)
  405396:	6824      	ldr	r4, [r4, #0]
  405398:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40539a:	2c00      	cmp	r4, #0
  40539c:	bf08      	it	eq
  40539e:	462c      	moveq	r4, r5
  4053a0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4053a4:	47a0      	blx	r4
  4053a6:	1c43      	adds	r3, r0, #1
  4053a8:	d103      	bne.n	4053b2 <_wcrtomb_r+0x2a>
  4053aa:	2200      	movs	r2, #0
  4053ac:	238a      	movs	r3, #138	; 0x8a
  4053ae:	603a      	str	r2, [r7, #0]
  4053b0:	6033      	str	r3, [r6, #0]
  4053b2:	b005      	add	sp, #20
  4053b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053b6:	460c      	mov	r4, r1
  4053b8:	4906      	ldr	r1, [pc, #24]	; (4053d4 <_wcrtomb_r+0x4c>)
  4053ba:	4a07      	ldr	r2, [pc, #28]	; (4053d8 <_wcrtomb_r+0x50>)
  4053bc:	6809      	ldr	r1, [r1, #0]
  4053be:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4053c0:	2900      	cmp	r1, #0
  4053c2:	bf08      	it	eq
  4053c4:	4611      	moveq	r1, r2
  4053c6:	4622      	mov	r2, r4
  4053c8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4053cc:	a901      	add	r1, sp, #4
  4053ce:	47a0      	blx	r4
  4053d0:	e7e9      	b.n	4053a6 <_wcrtomb_r+0x1e>
  4053d2:	bf00      	nop
  4053d4:	2040002c 	.word	0x2040002c
  4053d8:	2040045c 	.word	0x2040045c

004053dc <__ascii_wctomb>:
  4053dc:	b121      	cbz	r1, 4053e8 <__ascii_wctomb+0xc>
  4053de:	2aff      	cmp	r2, #255	; 0xff
  4053e0:	d804      	bhi.n	4053ec <__ascii_wctomb+0x10>
  4053e2:	700a      	strb	r2, [r1, #0]
  4053e4:	2001      	movs	r0, #1
  4053e6:	4770      	bx	lr
  4053e8:	4608      	mov	r0, r1
  4053ea:	4770      	bx	lr
  4053ec:	238a      	movs	r3, #138	; 0x8a
  4053ee:	6003      	str	r3, [r0, #0]
  4053f0:	f04f 30ff 	mov.w	r0, #4294967295
  4053f4:	4770      	bx	lr
  4053f6:	bf00      	nop

004053f8 <_write_r>:
  4053f8:	b570      	push	{r4, r5, r6, lr}
  4053fa:	460d      	mov	r5, r1
  4053fc:	4c08      	ldr	r4, [pc, #32]	; (405420 <_write_r+0x28>)
  4053fe:	4611      	mov	r1, r2
  405400:	4606      	mov	r6, r0
  405402:	461a      	mov	r2, r3
  405404:	4628      	mov	r0, r5
  405406:	2300      	movs	r3, #0
  405408:	6023      	str	r3, [r4, #0]
  40540a:	f7fc f8e3 	bl	4015d4 <_write>
  40540e:	1c43      	adds	r3, r0, #1
  405410:	d000      	beq.n	405414 <_write_r+0x1c>
  405412:	bd70      	pop	{r4, r5, r6, pc}
  405414:	6823      	ldr	r3, [r4, #0]
  405416:	2b00      	cmp	r3, #0
  405418:	d0fb      	beq.n	405412 <_write_r+0x1a>
  40541a:	6033      	str	r3, [r6, #0]
  40541c:	bd70      	pop	{r4, r5, r6, pc}
  40541e:	bf00      	nop
  405420:	20407c1c 	.word	0x20407c1c

00405424 <__register_exitproc>:
  405424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405428:	4d2c      	ldr	r5, [pc, #176]	; (4054dc <__register_exitproc+0xb8>)
  40542a:	4606      	mov	r6, r0
  40542c:	6828      	ldr	r0, [r5, #0]
  40542e:	4698      	mov	r8, r3
  405430:	460f      	mov	r7, r1
  405432:	4691      	mov	r9, r2
  405434:	f7ff f948 	bl	4046c8 <__retarget_lock_acquire_recursive>
  405438:	4b29      	ldr	r3, [pc, #164]	; (4054e0 <__register_exitproc+0xbc>)
  40543a:	681c      	ldr	r4, [r3, #0]
  40543c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405440:	2b00      	cmp	r3, #0
  405442:	d03e      	beq.n	4054c2 <__register_exitproc+0x9e>
  405444:	685a      	ldr	r2, [r3, #4]
  405446:	2a1f      	cmp	r2, #31
  405448:	dc1c      	bgt.n	405484 <__register_exitproc+0x60>
  40544a:	f102 0e01 	add.w	lr, r2, #1
  40544e:	b176      	cbz	r6, 40546e <__register_exitproc+0x4a>
  405450:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405454:	2401      	movs	r4, #1
  405456:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40545a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40545e:	4094      	lsls	r4, r2
  405460:	4320      	orrs	r0, r4
  405462:	2e02      	cmp	r6, #2
  405464:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405468:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40546c:	d023      	beq.n	4054b6 <__register_exitproc+0x92>
  40546e:	3202      	adds	r2, #2
  405470:	f8c3 e004 	str.w	lr, [r3, #4]
  405474:	6828      	ldr	r0, [r5, #0]
  405476:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40547a:	f7ff f927 	bl	4046cc <__retarget_lock_release_recursive>
  40547e:	2000      	movs	r0, #0
  405480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405484:	4b17      	ldr	r3, [pc, #92]	; (4054e4 <__register_exitproc+0xc0>)
  405486:	b30b      	cbz	r3, 4054cc <__register_exitproc+0xa8>
  405488:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40548c:	f7ff f998 	bl	4047c0 <malloc>
  405490:	4603      	mov	r3, r0
  405492:	b1d8      	cbz	r0, 4054cc <__register_exitproc+0xa8>
  405494:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405498:	6002      	str	r2, [r0, #0]
  40549a:	2100      	movs	r1, #0
  40549c:	6041      	str	r1, [r0, #4]
  40549e:	460a      	mov	r2, r1
  4054a0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4054a4:	f04f 0e01 	mov.w	lr, #1
  4054a8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4054ac:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4054b0:	2e00      	cmp	r6, #0
  4054b2:	d0dc      	beq.n	40546e <__register_exitproc+0x4a>
  4054b4:	e7cc      	b.n	405450 <__register_exitproc+0x2c>
  4054b6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4054ba:	430c      	orrs	r4, r1
  4054bc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4054c0:	e7d5      	b.n	40546e <__register_exitproc+0x4a>
  4054c2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4054c6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4054ca:	e7bb      	b.n	405444 <__register_exitproc+0x20>
  4054cc:	6828      	ldr	r0, [r5, #0]
  4054ce:	f7ff f8fd 	bl	4046cc <__retarget_lock_release_recursive>
  4054d2:	f04f 30ff 	mov.w	r0, #4294967295
  4054d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4054da:	bf00      	nop
  4054dc:	20400458 	.word	0x20400458
  4054e0:	004059d8 	.word	0x004059d8
  4054e4:	004047c1 	.word	0x004047c1

004054e8 <_close_r>:
  4054e8:	b538      	push	{r3, r4, r5, lr}
  4054ea:	4c07      	ldr	r4, [pc, #28]	; (405508 <_close_r+0x20>)
  4054ec:	2300      	movs	r3, #0
  4054ee:	4605      	mov	r5, r0
  4054f0:	4608      	mov	r0, r1
  4054f2:	6023      	str	r3, [r4, #0]
  4054f4:	f7fc ff16 	bl	402324 <_close>
  4054f8:	1c43      	adds	r3, r0, #1
  4054fa:	d000      	beq.n	4054fe <_close_r+0x16>
  4054fc:	bd38      	pop	{r3, r4, r5, pc}
  4054fe:	6823      	ldr	r3, [r4, #0]
  405500:	2b00      	cmp	r3, #0
  405502:	d0fb      	beq.n	4054fc <_close_r+0x14>
  405504:	602b      	str	r3, [r5, #0]
  405506:	bd38      	pop	{r3, r4, r5, pc}
  405508:	20407c1c 	.word	0x20407c1c

0040550c <_fclose_r>:
  40550c:	b570      	push	{r4, r5, r6, lr}
  40550e:	b159      	cbz	r1, 405528 <_fclose_r+0x1c>
  405510:	4605      	mov	r5, r0
  405512:	460c      	mov	r4, r1
  405514:	b110      	cbz	r0, 40551c <_fclose_r+0x10>
  405516:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405518:	2b00      	cmp	r3, #0
  40551a:	d03c      	beq.n	405596 <_fclose_r+0x8a>
  40551c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40551e:	07d8      	lsls	r0, r3, #31
  405520:	d505      	bpl.n	40552e <_fclose_r+0x22>
  405522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405526:	b92b      	cbnz	r3, 405534 <_fclose_r+0x28>
  405528:	2600      	movs	r6, #0
  40552a:	4630      	mov	r0, r6
  40552c:	bd70      	pop	{r4, r5, r6, pc}
  40552e:	89a3      	ldrh	r3, [r4, #12]
  405530:	0599      	lsls	r1, r3, #22
  405532:	d53c      	bpl.n	4055ae <_fclose_r+0xa2>
  405534:	4621      	mov	r1, r4
  405536:	4628      	mov	r0, r5
  405538:	f7fe fc0e 	bl	403d58 <__sflush_r>
  40553c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40553e:	4606      	mov	r6, r0
  405540:	b133      	cbz	r3, 405550 <_fclose_r+0x44>
  405542:	69e1      	ldr	r1, [r4, #28]
  405544:	4628      	mov	r0, r5
  405546:	4798      	blx	r3
  405548:	2800      	cmp	r0, #0
  40554a:	bfb8      	it	lt
  40554c:	f04f 36ff 	movlt.w	r6, #4294967295
  405550:	89a3      	ldrh	r3, [r4, #12]
  405552:	061a      	lsls	r2, r3, #24
  405554:	d422      	bmi.n	40559c <_fclose_r+0x90>
  405556:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405558:	b141      	cbz	r1, 40556c <_fclose_r+0x60>
  40555a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40555e:	4299      	cmp	r1, r3
  405560:	d002      	beq.n	405568 <_fclose_r+0x5c>
  405562:	4628      	mov	r0, r5
  405564:	f7fe fe16 	bl	404194 <_free_r>
  405568:	2300      	movs	r3, #0
  40556a:	6323      	str	r3, [r4, #48]	; 0x30
  40556c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40556e:	b121      	cbz	r1, 40557a <_fclose_r+0x6e>
  405570:	4628      	mov	r0, r5
  405572:	f7fe fe0f 	bl	404194 <_free_r>
  405576:	2300      	movs	r3, #0
  405578:	6463      	str	r3, [r4, #68]	; 0x44
  40557a:	f7fe fd11 	bl	403fa0 <__sfp_lock_acquire>
  40557e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405580:	2200      	movs	r2, #0
  405582:	07db      	lsls	r3, r3, #31
  405584:	81a2      	strh	r2, [r4, #12]
  405586:	d50e      	bpl.n	4055a6 <_fclose_r+0x9a>
  405588:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40558a:	f7ff f89b 	bl	4046c4 <__retarget_lock_close_recursive>
  40558e:	f7fe fd0d 	bl	403fac <__sfp_lock_release>
  405592:	4630      	mov	r0, r6
  405594:	bd70      	pop	{r4, r5, r6, pc}
  405596:	f7fe fcd7 	bl	403f48 <__sinit>
  40559a:	e7bf      	b.n	40551c <_fclose_r+0x10>
  40559c:	6921      	ldr	r1, [r4, #16]
  40559e:	4628      	mov	r0, r5
  4055a0:	f7fe fdf8 	bl	404194 <_free_r>
  4055a4:	e7d7      	b.n	405556 <_fclose_r+0x4a>
  4055a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4055a8:	f7ff f890 	bl	4046cc <__retarget_lock_release_recursive>
  4055ac:	e7ec      	b.n	405588 <_fclose_r+0x7c>
  4055ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4055b0:	f7ff f88a 	bl	4046c8 <__retarget_lock_acquire_recursive>
  4055b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4055b8:	2b00      	cmp	r3, #0
  4055ba:	d1bb      	bne.n	405534 <_fclose_r+0x28>
  4055bc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4055be:	f016 0601 	ands.w	r6, r6, #1
  4055c2:	d1b1      	bne.n	405528 <_fclose_r+0x1c>
  4055c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4055c6:	f7ff f881 	bl	4046cc <__retarget_lock_release_recursive>
  4055ca:	4630      	mov	r0, r6
  4055cc:	bd70      	pop	{r4, r5, r6, pc}
  4055ce:	bf00      	nop

004055d0 <_fstat_r>:
  4055d0:	b538      	push	{r3, r4, r5, lr}
  4055d2:	460b      	mov	r3, r1
  4055d4:	4c07      	ldr	r4, [pc, #28]	; (4055f4 <_fstat_r+0x24>)
  4055d6:	4605      	mov	r5, r0
  4055d8:	4611      	mov	r1, r2
  4055da:	4618      	mov	r0, r3
  4055dc:	2300      	movs	r3, #0
  4055de:	6023      	str	r3, [r4, #0]
  4055e0:	f7fc fea3 	bl	40232a <_fstat>
  4055e4:	1c43      	adds	r3, r0, #1
  4055e6:	d000      	beq.n	4055ea <_fstat_r+0x1a>
  4055e8:	bd38      	pop	{r3, r4, r5, pc}
  4055ea:	6823      	ldr	r3, [r4, #0]
  4055ec:	2b00      	cmp	r3, #0
  4055ee:	d0fb      	beq.n	4055e8 <_fstat_r+0x18>
  4055f0:	602b      	str	r3, [r5, #0]
  4055f2:	bd38      	pop	{r3, r4, r5, pc}
  4055f4:	20407c1c 	.word	0x20407c1c

004055f8 <_isatty_r>:
  4055f8:	b538      	push	{r3, r4, r5, lr}
  4055fa:	4c07      	ldr	r4, [pc, #28]	; (405618 <_isatty_r+0x20>)
  4055fc:	2300      	movs	r3, #0
  4055fe:	4605      	mov	r5, r0
  405600:	4608      	mov	r0, r1
  405602:	6023      	str	r3, [r4, #0]
  405604:	f7fc fe96 	bl	402334 <_isatty>
  405608:	1c43      	adds	r3, r0, #1
  40560a:	d000      	beq.n	40560e <_isatty_r+0x16>
  40560c:	bd38      	pop	{r3, r4, r5, pc}
  40560e:	6823      	ldr	r3, [r4, #0]
  405610:	2b00      	cmp	r3, #0
  405612:	d0fb      	beq.n	40560c <_isatty_r+0x14>
  405614:	602b      	str	r3, [r5, #0]
  405616:	bd38      	pop	{r3, r4, r5, pc}
  405618:	20407c1c 	.word	0x20407c1c

0040561c <_lseek_r>:
  40561c:	b570      	push	{r4, r5, r6, lr}
  40561e:	460d      	mov	r5, r1
  405620:	4c08      	ldr	r4, [pc, #32]	; (405644 <_lseek_r+0x28>)
  405622:	4611      	mov	r1, r2
  405624:	4606      	mov	r6, r0
  405626:	461a      	mov	r2, r3
  405628:	4628      	mov	r0, r5
  40562a:	2300      	movs	r3, #0
  40562c:	6023      	str	r3, [r4, #0]
  40562e:	f7fc fe83 	bl	402338 <_lseek>
  405632:	1c43      	adds	r3, r0, #1
  405634:	d000      	beq.n	405638 <_lseek_r+0x1c>
  405636:	bd70      	pop	{r4, r5, r6, pc}
  405638:	6823      	ldr	r3, [r4, #0]
  40563a:	2b00      	cmp	r3, #0
  40563c:	d0fb      	beq.n	405636 <_lseek_r+0x1a>
  40563e:	6033      	str	r3, [r6, #0]
  405640:	bd70      	pop	{r4, r5, r6, pc}
  405642:	bf00      	nop
  405644:	20407c1c 	.word	0x20407c1c

00405648 <_read_r>:
  405648:	b570      	push	{r4, r5, r6, lr}
  40564a:	460d      	mov	r5, r1
  40564c:	4c08      	ldr	r4, [pc, #32]	; (405670 <_read_r+0x28>)
  40564e:	4611      	mov	r1, r2
  405650:	4606      	mov	r6, r0
  405652:	461a      	mov	r2, r3
  405654:	4628      	mov	r0, r5
  405656:	2300      	movs	r3, #0
  405658:	6023      	str	r3, [r4, #0]
  40565a:	f7fa fdbb 	bl	4001d4 <_read>
  40565e:	1c43      	adds	r3, r0, #1
  405660:	d000      	beq.n	405664 <_read_r+0x1c>
  405662:	bd70      	pop	{r4, r5, r6, pc}
  405664:	6823      	ldr	r3, [r4, #0]
  405666:	2b00      	cmp	r3, #0
  405668:	d0fb      	beq.n	405662 <_read_r+0x1a>
  40566a:	6033      	str	r3, [r6, #0]
  40566c:	bd70      	pop	{r4, r5, r6, pc}
  40566e:	bf00      	nop
  405670:	20407c1c 	.word	0x20407c1c
  405674:	4d202d2d 	.word	0x4d202d2d
  405678:	25204341 	.word	0x25204341
  40567c:	78253a78 	.word	0x78253a78
  405680:	3a78253a 	.word	0x3a78253a
  405684:	253a7825 	.word	0x253a7825
  405688:	78253a78 	.word	0x78253a78
  40568c:	00000d0a 	.word	0x00000d0a
  405690:	41203a45 	.word	0x41203a45
  405694:	53205052 	.word	0x53205052
  405698:	20646e65 	.word	0x20646e65
  40569c:	7830202d 	.word	0x7830202d
  4056a0:	0d0a7825 	.word	0x0d0a7825
  4056a4:	00000000 	.word	0x00000000
  4056a8:	2d747241 	.word	0x2d747241
  4056ac:	2074654e 	.word	0x2074654e
  4056b0:	65746564 	.word	0x65746564
  4056b4:	64657463 	.word	0x64657463
  4056b8:	00000000 	.word	0x00000000
  4056bc:	20584d44 	.word	0x20584d44
  4056c0:	65766173 	.word	0x65766173
  4056c4:	00000064 	.word	0x00000064
  4056c8:	49203a45 	.word	0x49203a45
  4056cc:	20504d43 	.word	0x20504d43
  4056d0:	646e6553 	.word	0x646e6553
  4056d4:	30202d20 	.word	0x30202d20
  4056d8:	0a782578 	.word	0x0a782578
  4056dc:	0000000d 	.word	0x0000000d
  4056e0:	203d3d3d 	.word	0x203d3d3d
  4056e4:	61666544 	.word	0x61666544
  4056e8:	20746c75 	.word	0x20746c75
  4056ec:	6b705f77 	.word	0x6b705f77
  4056f0:	6f665f74 	.word	0x6f665f74
  4056f4:	74616d72 	.word	0x74616d72
  4056f8:	7830203d 	.word	0x7830203d
  4056fc:	3d3d5825 	.word	0x3d3d5825
  405700:	000d0a3d 	.word	0x000d0a3d
  405704:	20594850 	.word	0x20594850
  405708:	74696e49 	.word	0x74696e49
  40570c:	696c6169 	.word	0x696c6169
  405710:	4520657a 	.word	0x4520657a
  405714:	524f5252 	.word	0x524f5252
  405718:	00000d21 	.word	0x00000d21
  40571c:	6f747541 	.word	0x6f747541
  405720:	67654e20 	.word	0x67654e20
  405724:	6169746f 	.word	0x6169746f
  405728:	45206574 	.word	0x45206574
  40572c:	524f5252 	.word	0x524f5252
  405730:	00000d21 	.word	0x00000d21
  405734:	20746553 	.word	0x20746553
  405738:	6b6e696c 	.word	0x6b6e696c
  40573c:	52524520 	.word	0x52524520
  405740:	0d21524f 	.word	0x0d21524f
  405744:	00000000 	.word	0x00000000
  405748:	00007350 	.word	0x00007350
  40574c:	20495053 	.word	0x20495053
  405750:	65657053 	.word	0x65657053
  405754:	3d200964 	.word	0x3d200964
  405758:	646c2520 	.word	0x646c2520
  40575c:	7a484d20 	.word	0x7a484d20
  405760:	00000a0d 	.word	0x00000a0d
  405764:	54415453 	.word	0x54415453
  405768:	09095355 	.word	0x09095355
  40576c:	30203d20 	.word	0x30203d20
  405770:	32302578 	.word	0x32302578
  405774:	58522078 	.word	0x58522078
  405778:	3d52445f 	.word	0x3d52445f
  40577c:	54207825 	.word	0x54207825
  405780:	53445f58 	.word	0x53445f58
  405784:	2078253d 	.word	0x2078253d
  405788:	5f58414d 	.word	0x5f58414d
  40578c:	253d5452 	.word	0x253d5452
  405790:	58522078 	.word	0x58522078
  405794:	4e5f505f 	.word	0x4e5f505f
  405798:	78253d4f 	.word	0x78253d4f
  40579c:	5f585420 	.word	0x5f585420
  4057a0:	4c4c5546 	.word	0x4c4c5546
  4057a4:	0d78253d 	.word	0x0d78253d
  4057a8:	0000000a 	.word	0x0000000a
  4057ac:	415f5852 	.word	0x415f5852
  4057b0:	5f524444 	.word	0x5f524444
  4057b4:	312d3050 	.word	0x312d3050
  4057b8:	00000000 	.word	0x00000000
  4057bc:	415f5852 	.word	0x415f5852
  4057c0:	5f524444 	.word	0x5f524444
  4057c4:	352d3250 	.word	0x352d3250
  4057c8:	00000000 	.word	0x00000000
  4057cc:	415f5854 	.word	0x415f5854
  4057d0:	09524444 	.word	0x09524444
  4057d4:	00000000 	.word	0x00000000
  4057d8:	505f5852 	.word	0x505f5852
  4057dc:	30505f57 	.word	0x30505f57
  4057e0:	0000352d 	.word	0x0000352d
  4057e4:	55544553 	.word	0x55544553
  4057e8:	57415f50 	.word	0x57415f50
  4057ec:	00000000 	.word	0x00000000
  4057f0:	415f4e45 	.word	0x415f4e45
  4057f4:	00000941 	.word	0x00000941
  4057f8:	525f4e45 	.word	0x525f4e45
  4057fc:	44444158 	.word	0x44444158
  405800:	00000052 	.word	0x00000052
  405804:	435f4652 	.word	0x435f4652
  405808:	00000948 	.word	0x00000948
  40580c:	535f4652 	.word	0x535f4652
  405810:	50555445 	.word	0x50555445
  405814:	00000000 	.word	0x00000000
  405818:	464e4f43 	.word	0x464e4f43
  40581c:	00094749 	.word	0x00094749
  405820:	504e5944 	.word	0x504e5944
  405824:	45462f44 	.word	0x45462f44
  405828:	52555441 	.word	0x52555441
  40582c:	00000045 	.word	0x00000045
  405830:	61746144 	.word	0x61746144
  405834:	74615220 	.word	0x74615220
  405838:	3d200965 	.word	0x3d200965
  40583c:	0d732520 	.word	0x0d732520
  405840:	0000000a 	.word	0x0000000a
  405844:	65646f4d 	.word	0x65646f4d
  405848:	2009096c 	.word	0x2009096c
  40584c:	7325203d 	.word	0x7325203d
  405850:	00000a0d 	.word	0x00000a0d
  405854:	20435243 	.word	0x20435243
  405858:	676e654c 	.word	0x676e654c
  40585c:	20096874 	.word	0x20096874
  405860:	7325203d 	.word	0x7325203d
  405864:	00000a0d 	.word	0x00000a0d
  405868:	50204150 	.word	0x50204150
  40586c:	7265776f 	.word	0x7265776f
  405870:	203d2009 	.word	0x203d2009
  405874:	0a0d7325 	.word	0x0a0d7325
  405878:	00000000 	.word	0x00000000
  40587c:	00097325 	.word	0x00097325
  405880:	00783020 	.word	0x00783020
  405884:	78323025 	.word	0x78323025
  405888:	00000000 	.word	0x00000000
  40588c:	25783020 	.word	0x25783020
  405890:	00783230 	.word	0x00783230

00405894 <rf24_crclength_e_str_0>:
  405894:	61736944 64656c62 00000000              Disabled....

004058a0 <rf24_crclength_e_str_1>:
  4058a0:	69622038 00007374                       8 bits..

004058a8 <rf24_crclength_e_str_2>:
  4058a8:	62203631 00737469                       16 bits.

004058b0 <rf24_crclength_e_str_P>:
  4058b0:	00405894 004058a0 004058a8              .X@..X@..X@.

004058bc <rf24_datarate_e_str_0>:
  4058bc:	50424d31 00000053                       1MBPS...

004058c4 <rf24_datarate_e_str_1>:
  4058c4:	50424d32 00000053                       2MBPS...

004058cc <rf24_datarate_e_str_2>:
  4058cc:	4b303532 00535042                       250KBPS.

004058d4 <rf24_datarate_e_str_P>:
  4058d4:	004058bc 004058c4 004058cc              .X@..X@..X@.

004058e0 <rf24_model_e_str_1>:
  4058e0:	3246526e 31304c34 0000002b              nRF24L01+...

004058ec <rf24_pa_dbm_e_str_0>:
  4058ec:	4d5f4150 00004e49                       PA_MIN..

004058f4 <rf24_pa_dbm_e_str_1>:
  4058f4:	4c5f4150 0000574f                       PA_LOW..

004058fc <rf24_pa_dbm_e_str_2>:
  4058fc:	485f4150 00484749                       PA_HIGH.

00405904 <rf24_pa_dbm_e_str_3>:
  405904:	4d5f4150 00005841                       PA_MAX..

0040590c <rf24_pa_dbm_e_str_P>:
  40590c:	004058ec 004058f4 004058fc 00405904     .X@..X@..X@..Y@.
  40591c:	74746553 20676e69 20495053 636f6c63     Setting SPI cloc
  40592c:	2523206b 2e20756c 0a202e2e 0000000d     k #%lu ... .....
  40593c:	202d492d 74696e49 696c6169 5320657a     -I- Initialize S
  40594c:	61204950 616d2073 72657473 0000000d     PI as master....
  40595c:	4d202d2d 65747361 646f4e72 65525f65     -- MasterNode_Re
  40596c:	312d3076 0d2d2d20 202d2d0a 454d4153     v0-1 --..-- SAME
  40597c:	582d3037 20444c50 0a0d2d2d 43202d2d     70-XPLD --..-- C
  40598c:	69706d6f 3a64656c 70655320 20393220     ompiled: Sep 29 
  40599c:	30323032 3a313220 343a3235 2d2d2039     2020 21:52:49 --
  4059ac:	0000000d 49202d2d 25202050 64252e64     ....-- IP  %d.%d
  4059bc:	2e64252e 0d0a6425 00000000 6b6e696c     .%d.%d......link
  4059cc:	74656420 65746365 00000d64               detected...

004059d8 <_global_impure_ptr>:
  4059d8:	20400030 33323130 37363534 42413938     0.@ 0123456789AB
  4059e8:	46454443 00000000 33323130 37363534     CDEF....01234567
  4059f8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405a08:	0000296c                                l)..

00405a0c <blanks.7217>:
  405a0c:	20202020 20202020 20202020 20202020                     

00405a1c <zeroes.7218>:
  405a1c:	30303030 30303030 30303030 30303030     0000000000000000
  405a2c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405a3c <_ctype_>:
  405a3c:	20202000 20202020 28282020 20282828     .         ((((( 
  405a4c:	20202020 20202020 20202020 20202020                     
  405a5c:	10108820 10101010 10101010 10101010      ...............
  405a6c:	04040410 04040404 10040404 10101010     ................
  405a7c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405a8c:	01010101 01010101 01010101 10101010     ................
  405a9c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405aac:	02020202 02020202 02020202 10101010     ................
  405abc:	00000020 00000000 00000000 00000000      ...............
	...

00405b40 <_init>:
  405b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b42:	bf00      	nop
  405b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405b46:	bc08      	pop	{r3}
  405b48:	469e      	mov	lr, r3
  405b4a:	4770      	bx	lr

00405b4c <__init_array_start>:
  405b4c:	00403d39 	.word	0x00403d39

00405b50 <__frame_dummy_init_array_entry>:
  405b50:	0040018d                                ..@.

00405b54 <_fini>:
  405b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b56:	bf00      	nop
  405b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405b5a:	bc08      	pop	{r3}
  405b5c:	469e      	mov	lr, r3
  405b5e:	4770      	bx	lr

00405b60 <__fini_array_start>:
  405b60:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <artnet_id>:
2040000c:	7241 2d74 654e 0074                         Art-Net.

20400014 <gs_uc_ip_address>:
20400014:	a8c0 0200                                   ....

20400018 <gs_uc_mac_address>:
20400018:	0400 1c25 02a0 0000                         ..%.....

20400020 <gs_ul_spi_clock>:
20400020:	4b40 004c                                   @KL.

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <_impure_ptr>:
2040002c:	0030 2040                                   0.@ 

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	7bf8 2040                                   .{@ 

2040045c <__global_locale>:
2040045c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040047c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040049c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040051c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040053c:	53dd 0040 4d31 0040 0000 0000 5a3c 0040     .S@.1M@.....<Z@.
2040054c:	5a38 0040 57d4 0040 57d4 0040 57d4 0040     8Z@..W@..W@..W@.
2040055c:	57d4 0040 57d4 0040 57d4 0040 57d4 0040     .W@..W@..W@..W@.
2040056c:	57d4 0040 57d4 0040 ffff ffff ffff ffff     .W@..W@.........
2040057c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c8 <__malloc_av_>:
	...
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 

204009d0 <__malloc_sbrk_base>:
204009d0:	ffff ffff                                   ....

204009d4 <__malloc_trim_threshold>:
204009d4:	0000 0002                                   ....
