
*** Running vivado
    with args -log mux.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mux.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mux.tcl -notrace
Command: synth_design -top mux -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 267.219 ; gain = 86.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux' [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux.vhd:34]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mux_comp' declared at 'E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux_comp.vhd:6' bound to instance 'U3' of component 'mux_comp' [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mux_comp' [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux_comp.vhd:15]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux_comp.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mux_comp' (1#1) [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux_comp.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 302.512 ; gain = 121.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 302.512 ; gain = 121.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ECEC302/Basys3_Master.xdc]
Finished Parsing XDC File [E:/ECEC302/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 562.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [E:/ECEC302/mux_problem2/mux_problem2.srcs/sources_1/new/mux_comp.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_comp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mux has unconnected port s[1]
WARNING: [Synth 8-3331] design mux has unconnected port s[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[31] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[30] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[29] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[28] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[27] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[26] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[25] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[24] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[23] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[22] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[21] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[20] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[19] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[18] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[17] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[16] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[15] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[14] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[13] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[12] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[11] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[10] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[9] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[8] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[7] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[6] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[5] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[4] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[3] ) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (\U3/temp_reg[2] ) is unused and will be removed from module mux.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 562.215 ; gain = 381.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT4  |     1|
|2     |LUT5  |     1|
|3     |LUT6  |     2|
|4     |XORCY |     1|
|5     |LD    |     2|
|6     |IBUF  |     4|
|7     |OBUF  |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    12|
|2     |  U3     |mux_comp |     7|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 577.469 ; gain = 100.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 577.469 ; gain = 396.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 577.469 ; gain = 364.652
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 577.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 20 15:41:11 2015...
