{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:02:10 2013 " "Info: Processing started: Mon May 27 09:02:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock2 -c clock2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv_ms:fdiv_ms\|f2 " "Info: Detected ripple clock \"fdiv_ms:fdiv_ms\|f2\" as buffer" {  } { { "fdiv_ms.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv_ms.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv_ms:fdiv_ms\|f2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:fdiv\|f1 " "Info: Detected ripple clock \"fdiv:fdiv\|f1\" as buffer" {  } { { "fdiv.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv.v" 10 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:fdiv\|f1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ahour1\[3\] register alert~reg0 68.31 MHz 14.639 ns Internal " "Info: Clock \"clk\" has Internal fmax of 68.31 MHz between source register \"ahour1\[3\]\" and destination register \"alert~reg0\" (period= 14.639 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.864 ns + Longest register register " "Info: + Longest register to register delay is 8.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ahour1\[3\] 1 REG LC_X5_Y4_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N9; Fanout = 5; REG Node = 'ahour1\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ahour1[3] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.200 ns) 2.935 ns Equal19~1 2 COMB LC_X2_Y7_N9 1 " "Info: 2: + IC(2.735 ns) + CELL(0.200 ns) = 2.935 ns; Loc. = LC_X2_Y7_N9; Fanout = 1; COMB Node = 'Equal19~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { ahour1[3] Equal19~1 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(0.200 ns) 5.583 ns Equal19~2 3 COMB LC_X5_Y5_N0 1 " "Info: 3: + IC(2.448 ns) + CELL(0.200 ns) = 5.583 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; COMB Node = 'Equal19~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { Equal19~1 Equal19~2 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.591 ns) 8.864 ns alert~reg0 4 REG LC_X10_Y1_N2 1 " "Info: 4: + IC(2.690 ns) + CELL(0.591 ns) = 8.864 ns; Loc. = LC_X10_Y1_N2; Fanout = 1; REG Node = 'alert~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.281 ns" { Equal19~2 alert~reg0 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 251 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.991 ns ( 11.18 % ) " "Info: Total cell delay = 0.991 ns ( 11.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.873 ns ( 88.82 % ) " "Info: Total interconnect delay = 7.873 ns ( 88.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.864 ns" { ahour1[3] Equal19~1 Equal19~2 alert~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.864 ns" { ahour1[3] {} Equal19~1 {} Equal19~2 {} alert~reg0 {} } { 0.000ns 2.735ns 2.448ns 2.690ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.066 ns - Smallest " "Info: - Smallest clock skew is -5.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns alert~reg0 2 REG LC_X10_Y1_N2 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y1_N2; Fanout = 1; REG Node = 'alert~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk alert~reg0 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 251 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk alert~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} alert~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.747 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns fdiv:fdiv\|f1 2 REG LC_X9_Y4_N8 42 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N8; Fanout = 42; REG Node = 'fdiv:fdiv\|f1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk fdiv:fdiv|f1 } "NODE_NAME" } } { "fdiv.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.918 ns) 8.747 ns ahour1\[3\] 3 REG LC_X5_Y4_N9 5 " "Info: 3: + IC(3.772 ns) + CELL(0.918 ns) = 8.747 ns; Loc. = LC_X5_Y4_N9; Fanout = 5; REG Node = 'ahour1\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { fdiv:fdiv|f1 ahour1[3] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.58 % ) " "Info: Total cell delay = 3.375 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.372 ns ( 61.42 % ) " "Info: Total interconnect delay = 5.372 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 ahour1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} ahour1[3] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk alert~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} alert~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 ahour1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} ahour1[3] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 251 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.864 ns" { ahour1[3] Equal19~1 Equal19~2 alert~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.864 ns" { ahour1[3] {} Equal19~1 {} Equal19~2 {} alert~reg0 {} } { 0.000ns 2.735ns 2.448ns 2.690ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk alert~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} alert~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 ahour1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} ahour1[3] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key_press:key_press1\|key_out amin0\[2\] clk 1.502 ns " "Info: Found hold time violation between source  pin or register \"key_press:key_press1\|key_out\" and destination pin or register \"amin0\[2\]\" for clock \"clk\" (Hold time is 1.502 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.066 ns + Largest " "Info: + Largest clock skew is 5.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.747 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns fdiv:fdiv\|f1 2 REG LC_X9_Y4_N8 42 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N8; Fanout = 42; REG Node = 'fdiv:fdiv\|f1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk fdiv:fdiv|f1 } "NODE_NAME" } } { "fdiv.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.918 ns) 8.747 ns amin0\[2\] 3 REG LC_X3_Y4_N7 6 " "Info: 3: + IC(3.772 ns) + CELL(0.918 ns) = 8.747 ns; Loc. = LC_X3_Y4_N7; Fanout = 6; REG Node = 'amin0\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { fdiv:fdiv|f1 amin0[2] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.58 % ) " "Info: Total cell delay = 3.375 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.372 ns ( 61.42 % ) " "Info: Total interconnect delay = 5.372 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 amin0[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} amin0[2] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns key_press:key_press1\|key_out 2 REG LC_X8_Y7_N7 62 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y7_N7; Fanout = 62; REG Node = 'key_press:key_press1\|key_out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 amin0[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} amin0[2] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.409 ns - Shortest register register " "Info: - Shortest register to register delay is 3.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_press:key_press1\|key_out 1 REG LC_X8_Y7_N7 62 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N7; Fanout = 62; REG Node = 'key_press:key_press1\|key_out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_press:key_press1|key_out } "NODE_NAME" } } { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.818 ns) + CELL(0.591 ns) 3.409 ns amin0\[2\] 2 REG LC_X3_Y4_N7 6 " "Info: 2: + IC(2.818 ns) + CELL(0.591 ns) = 3.409 ns; Loc. = LC_X3_Y4_N7; Fanout = 6; REG Node = 'amin0\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { key_press:key_press1|key_out amin0[2] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 17.34 % ) " "Info: Total cell delay = 0.591 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 82.66 % ) " "Info: Total interconnect delay = 2.818 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { key_press:key_press1|key_out amin0[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.409 ns" { key_press:key_press1|key_out {} amin0[2] {} } { 0.000ns 2.818ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 amin0[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} amin0[2] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { key_press:key_press1|key_out amin0[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.409 ns" { key_press:key_press1|key_out {} amin0[2] {} } { 0.000ns 2.818ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_press:key_press1\|key_out clr clk 3.656 ns register " "Info: tsu for register \"key_press:key_press1\|key_out\" (data pin = \"clr\", clock pin = \"clk\") is 3.656 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.004 ns + Longest pin register " "Info: + Longest pin to register delay is 7.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clr 1 PIN PIN_5 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 33; PIN Node = 'clr'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(1.760 ns) 7.004 ns key_press:key_press1\|key_out 2 REG LC_X8_Y7_N7 62 " "Info: 2: + IC(4.112 ns) + CELL(1.760 ns) = 7.004 ns; Loc. = LC_X8_Y7_N7; Fanout = 62; REG Node = 'key_press:key_press1\|key_out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { clr key_press:key_press1|key_out } "NODE_NAME" } } { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 41.29 % ) " "Info: Total cell delay = 2.892 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 58.71 % ) " "Info: Total interconnect delay = 4.112 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { clr key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.004 ns" { clr {} clr~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 4.112ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns key_press:key_press1\|key_out 2 REG LC_X8_Y7_N7 62 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y7_N7; Fanout = 62; REG Node = 'key_press:key_press1\|key_out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "key_press.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/key_press.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { clr key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.004 ns" { clr {} clr~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 4.112ns } { 0.000ns 1.132ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk key_press:key_press1|key_out } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} key_press:key_press1|key_out {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LD_alert ahour0\[1\] 15.918 ns register " "Info: tco from clock \"clk\" to destination pin \"LD_alert\" through register \"ahour0\[1\]\" is 15.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.747 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns fdiv:fdiv\|f1 2 REG LC_X9_Y4_N8 42 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N8; Fanout = 42; REG Node = 'fdiv:fdiv\|f1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk fdiv:fdiv|f1 } "NODE_NAME" } } { "fdiv.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.918 ns) 8.747 ns ahour0\[1\] 3 REG LC_X5_Y4_N3 7 " "Info: 3: + IC(3.772 ns) + CELL(0.918 ns) = 8.747 ns; Loc. = LC_X5_Y4_N3; Fanout = 7; REG Node = 'ahour0\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { fdiv:fdiv|f1 ahour0[1] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.58 % ) " "Info: Total cell delay = 3.375 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.372 ns ( 61.42 % ) " "Info: Total interconnect delay = 5.372 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 ahour0[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} ahour0[1] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.795 ns + Longest register pin " "Info: + Longest register to pin delay is 6.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ahour0\[1\] 1 REG LC_X5_Y4_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 7; REG Node = 'ahour0\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ahour0[1] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.511 ns) 1.880 ns WideOr0~1 2 COMB LC_X4_Y4_N7 1 " "Info: 2: + IC(1.369 ns) + CELL(0.511 ns) = 1.880 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'WideOr0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { ahour0[1] WideOr0~1 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.740 ns) 3.356 ns WideOr0~2 3 COMB LC_X4_Y4_N5 1 " "Info: 3: + IC(0.736 ns) + CELL(0.740 ns) = 3.356 ns; Loc. = LC_X4_Y4_N5; Fanout = 1; COMB Node = 'WideOr0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { WideOr0~1 WideOr0~2 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.861 ns WideOr0 4 COMB LC_X4_Y4_N6 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 3.861 ns; Loc. = LC_X4_Y4_N6; Fanout = 1; COMB Node = 'WideOr0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { WideOr0~2 WideOr0 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(2.322 ns) 6.795 ns LD_alert 5 PIN PIN_44 0 " "Info: 5: + IC(0.612 ns) + CELL(2.322 ns) = 6.795 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'LD_alert'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { WideOr0 LD_alert } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 55.53 % ) " "Info: Total cell delay = 3.773 ns ( 55.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 44.47 % ) " "Info: Total interconnect delay = 3.022 ns ( 44.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.795 ns" { ahour0[1] WideOr0~1 WideOr0~2 WideOr0 LD_alert } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.795 ns" { ahour0[1] {} WideOr0~1 {} WideOr0~2 {} WideOr0 {} LD_alert {} } { 0.000ns 1.369ns 0.736ns 0.305ns 0.612ns } { 0.000ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { clk fdiv:fdiv|f1 ahour0[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { clk {} clk~combout {} fdiv:fdiv|f1 {} ahour0[1] {} } { 0.000ns 0.000ns 1.600ns 3.772ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.795 ns" { ahour0[1] WideOr0~1 WideOr0~2 WideOr0 LD_alert } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.795 ns" { ahour0[1] {} WideOr0~1 {} WideOr0~2 {} WideOr0 {} LD_alert {} } { 0.000ns 1.369ns 0.736ns 0.305ns 0.612ns } { 0.000ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mmin1\[2\] mode\[1\] clk 2.951 ns register " "Info: th for register \"mmin1\[2\]\" (data pin = \"mode\[1\]\", clock pin = \"clk\") is 2.951 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.647 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 95 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns fdiv_ms:fdiv_ms\|f2 2 REG LC_X10_Y2_N8 17 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y2_N8; Fanout = 17; REG Node = 'fdiv_ms:fdiv_ms\|f2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk fdiv_ms:fdiv_ms|f2 } "NODE_NAME" } } { "fdiv_ms.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/fdiv_ms.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.672 ns) + CELL(0.918 ns) 8.647 ns mmin1\[2\] 3 REG LC_X9_Y6_N1 4 " "Info: 3: + IC(3.672 ns) + CELL(0.918 ns) = 8.647 ns; Loc. = LC_X9_Y6_N1; Fanout = 4; REG Node = 'mmin1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.590 ns" { fdiv_ms:fdiv_ms|f2 mmin1[2] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.03 % ) " "Info: Total cell delay = 3.375 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.272 ns ( 60.97 % ) " "Info: Total interconnect delay = 5.272 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { clk fdiv_ms:fdiv_ms|f2 mmin1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { clk {} clk~combout {} fdiv_ms:fdiv_ms|f2 {} mmin1[2] {} } { 0.000ns 0.000ns 1.600ns 3.672ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 198 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.917 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[1\] 1 PIN PIN_61 25 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 25; PIN Node = 'mode\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.740 ns) 4.257 ns mmin1~24 2 COMB LC_X9_Y6_N0 18 " "Info: 2: + IC(2.385 ns) + CELL(0.740 ns) = 4.257 ns; Loc. = LC_X9_Y6_N0; Fanout = 18; COMB Node = 'mmin1~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { mode[1] mmin1~24 } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.804 ns) 5.917 ns mmin1\[2\] 3 REG LC_X9_Y6_N1 4 " "Info: 3: + IC(0.856 ns) + CELL(0.804 ns) = 5.917 ns; Loc. = LC_X9_Y6_N1; Fanout = 4; REG Node = 'mmin1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { mmin1~24 mmin1[2] } "NODE_NAME" } } { "clock2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock2/clock2.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 45.23 % ) " "Info: Total cell delay = 2.676 ns ( 45.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 54.77 % ) " "Info: Total interconnect delay = 3.241 ns ( 54.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { mode[1] mmin1~24 mmin1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { mode[1] {} mode[1]~combout {} mmin1~24 {} mmin1[2] {} } { 0.000ns 0.000ns 2.385ns 0.856ns } { 0.000ns 1.132ns 0.740ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.647 ns" { clk fdiv_ms:fdiv_ms|f2 mmin1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.647 ns" { clk {} clk~combout {} fdiv_ms:fdiv_ms|f2 {} mmin1[2] {} } { 0.000ns 0.000ns 1.600ns 3.672ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { mode[1] mmin1~24 mmin1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { mode[1] {} mode[1]~combout {} mmin1~24 {} mmin1[2] {} } { 0.000ns 0.000ns 2.385ns 0.856ns } { 0.000ns 1.132ns 0.740ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 09:02:13 2013 " "Info: Processing ended: Mon May 27 09:02:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
