`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 02:46:20 CST (May  4 2021 18:46:20 UTC)

module DC_Filter_Add_4U_21_4(in1, out1);
  input [3:0] in1;
  output [3:0] out1;
  wire [3:0] in1;
  wire [3:0] out1;
  wire add_21_2_n_1;
  assign out1[0] = in1[0];
  INVX1 g7(.A (in1[1]), .Y (out1[1]));
  XNOR2X1 add_21_2_g56(.A (in1[3]), .B (add_21_2_n_1), .Y (out1[3]));
  XOR2XL add_21_2_g57(.A (in1[2]), .B (in1[1]), .Y (out1[2]));
  NAND2X1 add_21_2_g58(.A (in1[2]), .B (in1[1]), .Y (add_21_2_n_1));
endmodule


