module IIC_slave_module(
input SDA,
input	SCL,
output reg incycle
);
wire SDA_shadow;/*synthesis keep=1*/
wire start_or_stop;/*synthesis keep=1*/
assign SDA_shadow=(~SCL|start_or_stop)?SDA:SDA_shadow;
assign start_or_stop=~SCL ? 1'b0 : (SDA ^ SDA_shadow);
always @(negedge SCL or posedge start_or_stop)
	if(start_or_stop) incycle<=1'b0; 
	else if(~SDA) incycle<=1'b1;
endmodule
