============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sun Nov 12 00:01:57 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.353396s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (39.3%)

RUN-1004 : used memory is 242 MB, reserved memory is 217 MB, peak memory is 246 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing ultra"
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |    high    |      medium      |   *    
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   ultra    |      medium      |   *    
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 32 thread(s) with high effort.
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1124 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 156 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 6583 instances
RUN-0007 : 2904 luts, 2440 seqs, 779 mslices, 401 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 9695 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 7750 nets have 2 pins
RUN-1001 : 1401 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 244 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     75      
RUN-1001 :   No   |  No   |  Yes  |     570     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |     57      
RUN-1001 :   Yes  |  No   |  Yes  |    1729     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  65   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 73
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6579 instances, 2904 luts, 2440 seqs, 1180 slices, 169 macros(1180 instances: 779 mslices 401 lslices)
PHY-3001 : Huge net u_ahb_foc_controller/u_foc_controller/mux1_syn_2[0] with 1633 pins
PHY-0007 : Cell area utilization is 90%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.28317e+06
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 822150, overlap = 256.656
PHY-3002 : Step(2): len = 750382, overlap = 297.531
PHY-3002 : Step(3): len = 528846, overlap = 369.906
PHY-3002 : Step(4): len = 523933, overlap = 383.531
PHY-3002 : Step(5): len = 374029, overlap = 395.594
PHY-3002 : Step(6): len = 357161, overlap = 403
PHY-3002 : Step(7): len = 332699, overlap = 410.125
PHY-3002 : Step(8): len = 303084, overlap = 425.5
PHY-3002 : Step(9): len = 265212, overlap = 458.656
PHY-3002 : Step(10): len = 230235, overlap = 482.438
PHY-3002 : Step(11): len = 212271, overlap = 493.969
PHY-3002 : Step(12): len = 202632, overlap = 502.094
PHY-3002 : Step(13): len = 192823, overlap = 513.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.84871e-06
PHY-3002 : Step(14): len = 186044, overlap = 504.156
PHY-3002 : Step(15): len = 193304, overlap = 491.625
PHY-3002 : Step(16): len = 204689, overlap = 478.281
PHY-3002 : Step(17): len = 198274, overlap = 471.688
PHY-3002 : Step(18): len = 197485, overlap = 444.906
PHY-3002 : Step(19): len = 195169, overlap = 445.062
PHY-3002 : Step(20): len = 188330, overlap = 428.062
PHY-3002 : Step(21): len = 189323, overlap = 412.25
PHY-3002 : Step(22): len = 187707, overlap = 399.062
PHY-3002 : Step(23): len = 180996, overlap = 383
PHY-3002 : Step(24): len = 178540, overlap = 368.594
PHY-3002 : Step(25): len = 175329, overlap = 376.406
PHY-3002 : Step(26): len = 167966, overlap = 383.656
PHY-3002 : Step(27): len = 165607, overlap = 383.344
PHY-3002 : Step(28): len = 165338, overlap = 385.375
PHY-3002 : Step(29): len = 161929, overlap = 383.469
PHY-3002 : Step(30): len = 158949, overlap = 385.594
PHY-3002 : Step(31): len = 158904, overlap = 393.906
PHY-3002 : Step(32): len = 156695, overlap = 386.25
PHY-3002 : Step(33): len = 156508, overlap = 387
PHY-3002 : Step(34): len = 154301, overlap = 375.125
PHY-3002 : Step(35): len = 154891, overlap = 358.656
PHY-3002 : Step(36): len = 153006, overlap = 360.125
PHY-3002 : Step(37): len = 151337, overlap = 350.844
PHY-3002 : Step(38): len = 151209, overlap = 348.344
PHY-3002 : Step(39): len = 150013, overlap = 344.094
PHY-3002 : Step(40): len = 146793, overlap = 350.625
PHY-3002 : Step(41): len = 146503, overlap = 344.469
PHY-3002 : Step(42): len = 146054, overlap = 336.688
PHY-3002 : Step(43): len = 146072, overlap = 334.844
PHY-3002 : Step(44): len = 143256, overlap = 339.156
PHY-3002 : Step(45): len = 142744, overlap = 342.312
PHY-3002 : Step(46): len = 141519, overlap = 343.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.16974e-05
PHY-3002 : Step(47): len = 142020, overlap = 336.156
PHY-3002 : Step(48): len = 142349, overlap = 338.344
PHY-3002 : Step(49): len = 142733, overlap = 338.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.89264e-05
PHY-3002 : Step(50): len = 143728, overlap = 335.25
PHY-3002 : Step(51): len = 144246, overlap = 331.719
PHY-3002 : Step(52): len = 148022, overlap = 314.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.0623e-05
PHY-3002 : Step(53): len = 147629, overlap = 320.594
PHY-3002 : Step(54): len = 149168, overlap = 315.875
PHY-3002 : Step(55): len = 150969, overlap = 314.594
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Detailed place not supported.
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9695.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 209872, over cnt = 1046(9%), over = 7161, worst = 55
PHY-1001 : End global iterations;  0.533297s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (32.2%)

PHY-1001 : Congestion index: top1 = 113.47, top5 = 93.59, top10 = 81.64, top15 = 74.15.
PHY-3001 : End congestion estimation;  0.643732s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05266e-06
PHY-3002 : Step(56): len = 181589, overlap = 310.875
PHY-3002 : Step(57): len = 182118, overlap = 314.438
PHY-3002 : Step(58): len = 176218, overlap = 324.594
PHY-3002 : Step(59): len = 175980, overlap = 335.719
PHY-3002 : Step(60): len = 165324, overlap = 362.312
PHY-3002 : Step(61): len = 160104, overlap = 389.812
PHY-3002 : Step(62): len = 154201, overlap = 424.781
PHY-3002 : Step(63): len = 148201, overlap = 453.219
PHY-3002 : Step(64): len = 145601, overlap = 472.094
PHY-3002 : Step(65): len = 141218, overlap = 490.531
PHY-3002 : Step(66): len = 138570, overlap = 484.281
PHY-3002 : Step(67): len = 137415, overlap = 492.375
PHY-3002 : Step(68): len = 136323, overlap = 497.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.10531e-06
PHY-3002 : Step(69): len = 135913, overlap = 475.969
PHY-3002 : Step(70): len = 135913, overlap = 475.969
PHY-3002 : Step(71): len = 135421, overlap = 474.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.4064e-06
PHY-3002 : Step(72): len = 146915, overlap = 449.594
PHY-3002 : Step(73): len = 153587, overlap = 441.594
PHY-3002 : Step(74): len = 153734, overlap = 433.562
PHY-3002 : Step(75): len = 157518, overlap = 393.5
PHY-3002 : Step(76): len = 153984, overlap = 382.875
PHY-3002 : Step(77): len = 153351, overlap = 362.594
PHY-3002 : Step(78): len = 154582, overlap = 366.344
PHY-3002 : Step(79): len = 154119, overlap = 364.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.81279e-06
PHY-3002 : Step(80): len = 153618, overlap = 362
PHY-3002 : Step(81): len = 154800, overlap = 348.531
PHY-3002 : Step(82): len = 160367, overlap = 316
PHY-3002 : Step(83): len = 160367, overlap = 316
PHY-3002 : Step(84): len = 156902, overlap = 315
PHY-3002 : Step(85): len = 156793, overlap = 308.625
PHY-3002 : Step(86): len = 155355, overlap = 302.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.26948e-05
PHY-3002 : Step(87): len = 163080, overlap = 286.062
PHY-3002 : Step(88): len = 169170, overlap = 279.469
PHY-3002 : Step(89): len = 174645, overlap = 283.031
PHY-3002 : Step(90): len = 180282, overlap = 264.969
PHY-3002 : Step(91): len = 176383, overlap = 254.875
PHY-3002 : Step(92): len = 172963, overlap = 264.719
PHY-3002 : Step(93): len = 173461, overlap = 263.031
PHY-3002 : Step(94): len = 173158, overlap = 244.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.53895e-05
PHY-3002 : Step(95): len = 172542, overlap = 235.406
PHY-3002 : Step(96): len = 176173, overlap = 241.031
PHY-3002 : Step(97): len = 178504, overlap = 236.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.0779e-05
PHY-3002 : Step(98): len = 182135, overlap = 230.969
PHY-3002 : Step(99): len = 188313, overlap = 223.688
PHY-3002 : Step(100): len = 189664, overlap = 210.156
PHY-3002 : Step(101): len = 189705, overlap = 206.312
PHY-3002 : Step(102): len = 188424, overlap = 203.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000101558
PHY-3002 : Step(103): len = 191177, overlap = 195
PHY-3002 : Step(104): len = 192176, overlap = 193.25
PHY-3002 : Step(105): len = 193541, overlap = 184.406
PHY-3002 : Step(106): len = 194070, overlap = 180.938
PHY-3002 : Step(107): len = 195032, overlap = 176.906
PHY-3002 : Step(108): len = 196115, overlap = 181.375
PHY-3002 : Step(109): len = 198508, overlap = 181.906
PHY-3002 : Step(110): len = 199333, overlap = 176.094
PHY-3002 : Step(111): len = 199553, overlap = 170.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000203116
PHY-3002 : Step(112): len = 201182, overlap = 165.938
PHY-3002 : Step(113): len = 204157, overlap = 163.406
PHY-3002 : Step(114): len = 209627, overlap = 156.938
PHY-3002 : Step(115): len = 211957, overlap = 155.312
PHY-3002 : Step(116): len = 213243, overlap = 142.812
PHY-3002 : Step(117): len = 213683, overlap = 135.781
PHY-3002 : Step(118): len = 212402, overlap = 136.781
PHY-3002 : Step(119): len = 211149, overlap = 135.531
PHY-3002 : Step(120): len = 209955, overlap = 130.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000378444
PHY-3002 : Step(121): len = 211374, overlap = 133.875
PHY-3002 : Step(122): len = 213945, overlap = 131.219
PHY-3002 : Step(123): len = 215237, overlap = 130.531
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000669318
PHY-3002 : Step(124): len = 216395, overlap = 132.188
PHY-3002 : Step(125): len = 219209, overlap = 124.594
PHY-3002 : Step(126): len = 222522, overlap = 121.125
PHY-3002 : Step(127): len = 223073, overlap = 119.781
PHY-3002 : Step(128): len = 223505, overlap = 118.969
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/9695.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 254984, over cnt = 1236(11%), over = 7801, worst = 47
PHY-1001 : End global iterations;  0.568170s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 119.86, top5 = 93.14, top10 = 80.64, top15 = 72.56.
PHY-3001 : End congestion estimation;  0.683902s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (22.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18928e-05
PHY-3002 : Step(129): len = 222745, overlap = 294.438
PHY-3002 : Step(130): len = 217634, overlap = 268.75
PHY-3002 : Step(131): len = 212181, overlap = 276.125
PHY-3002 : Step(132): len = 210848, overlap = 281.656
PHY-3002 : Step(133): len = 208921, overlap = 249
PHY-3002 : Step(134): len = 204247, overlap = 256.281
PHY-3002 : Step(135): len = 199027, overlap = 249.969
PHY-3002 : Step(136): len = 194692, overlap = 271.406
PHY-3002 : Step(137): len = 190535, overlap = 276.562
PHY-3002 : Step(138): len = 188122, overlap = 274.344
PHY-3002 : Step(139): len = 185902, overlap = 285.188
PHY-3002 : Step(140): len = 185021, overlap = 274.531
PHY-3002 : Step(141): len = 183522, overlap = 276.375
PHY-3002 : Step(142): len = 183064, overlap = 275.406
PHY-3002 : Step(143): len = 181526, overlap = 275.781
PHY-3002 : Step(144): len = 180356, overlap = 274.219
PHY-3002 : Step(145): len = 179847, overlap = 277.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.37855e-05
PHY-3002 : Step(146): len = 182006, overlap = 263.719
PHY-3002 : Step(147): len = 183767, overlap = 257.5
PHY-3002 : Step(148): len = 185500, overlap = 243.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149096
PHY-3002 : Step(149): len = 186681, overlap = 243.062
PHY-3002 : Step(150): len = 188305, overlap = 243.75
PHY-3002 : Step(151): len = 191046, overlap = 234.094
PHY-3002 : Step(152): len = 194504, overlap = 221.062
PHY-3002 : Step(153): len = 196131, overlap = 228.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000298191
PHY-3002 : Step(154): len = 196973, overlap = 221.875
PHY-3002 : Step(155): len = 198602, overlap = 215.094
PHY-3002 : Step(156): len = 201037, overlap = 218.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482473
PHY-3002 : Step(157): len = 201831, overlap = 211.688
PHY-3002 : Step(158): len = 202598, overlap = 213.094
PHY-3002 : Step(159): len = 204028, overlap = 210.062
PHY-3002 : Step(160): len = 207174, overlap = 196.531
PHY-3002 : Step(161): len = 209585, overlap = 180.062
PHY-3002 : Step(162): len = 209786, overlap = 174.531
PHY-3002 : Step(163): len = 209714, overlap = 169.156
PHY-3002 : Step(164): len = 209969, overlap = 169.219
PHY-3002 : Step(165): len = 210122, overlap = 167.625
PHY-3002 : Step(166): len = 210006, overlap = 165.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000828553
PHY-3002 : Step(167): len = 210565, overlap = 165.531
PHY-3002 : Step(168): len = 211698, overlap = 162.281
PHY-3001 : Detailed place not supported.
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 162.28 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 411/9695.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 253888, over cnt = 1486(13%), over = 6892, worst = 28
PHY-1001 : End global iterations;  0.541929s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (46.1%)

PHY-1001 : Congestion index: top1 = 90.00, top5 = 76.77, top10 = 69.66, top15 = 64.88.
PHY-1001 : End incremental global routing;  0.646962s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (45.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 35159, tnet num: 9691, tinst num: 6579, tnode num: 44801, tedge num: 63508.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.718908s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (30.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.538432s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (39.6%)

OPT-1001 : Current memory(MB): used = 374, reserve = 351, peak = 374.
OPT-1001 : End physical optimization;  1.617062s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (37.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2904 LUT to BLE ...
SYN-4008 : Packed 2904 LUT and 720 SEQ to BLE.
SYN-4003 : Packing 1720 remaining SEQ's ...
SYN-4005 : Packed 1692 SEQ with LUT/SLICE
SYN-4006 : 665 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2932/4241 primitive instances ...
PHY-3001 : End packing;  2.521130s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (30.4%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2805 instances
RUN-1001 : 1373 mslices, 1373 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 9090 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 7158 nets have 2 pins
RUN-1001 : 1398 nets have [3 - 5] pins
RUN-1001 : 171 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2801 instances, 2746 slices, 169 macros(1180 instances: 779 mslices 401 lslices)
PHY-3001 : Cell area utilization is 95%
PHY-3001 : After packing: Len = 241464, Over = 216
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4957/9090.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 290856, over cnt = 1544(13%), over = 4635, worst = 24
PHY-1002 : len = 316864, over cnt = 1292(11%), over = 2795, worst = 17
PHY-1002 : len = 356024, over cnt = 812(7%), over = 1072, worst = 9
PHY-1002 : len = 376744, over cnt = 191(1%), over = 193, worst = 2
PHY-1002 : len = 393264, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  2.279333s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (41.8%)

PHY-1001 : Congestion index: top1 = 73.06, top5 = 67.92, top10 = 64.86, top15 = 62.54.
PHY-3001 : End congestion estimation;  2.417203s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (42.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.8029e-05
PHY-3002 : Step(169): len = 223067, overlap = 224
PHY-3002 : Step(170): len = 219060, overlap = 244.75
PHY-3002 : Step(171): len = 216166, overlap = 244.75
PHY-3002 : Step(172): len = 213325, overlap = 248.75
PHY-3002 : Step(173): len = 210684, overlap = 246.75
PHY-3002 : Step(174): len = 209394, overlap = 247
PHY-3002 : Step(175): len = 207123, overlap = 248.25
PHY-3002 : Step(176): len = 206336, overlap = 251.25
PHY-3002 : Step(177): len = 204969, overlap = 256
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.6058e-05
PHY-3002 : Step(178): len = 210586, overlap = 237
PHY-3002 : Step(179): len = 214375, overlap = 228
PHY-3002 : Step(180): len = 217256, overlap = 222.25
PHY-3002 : Step(181): len = 215547, overlap = 224.75
PHY-3002 : Step(182): len = 215357, overlap = 226.25
PHY-3002 : Step(183): len = 215312, overlap = 219.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.99579e-05
PHY-3002 : Step(184): len = 221015, overlap = 208
PHY-3002 : Step(185): len = 224319, overlap = 206.75
PHY-3002 : Step(186): len = 228343, overlap = 199.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000199916
PHY-3002 : Step(187): len = 230026, overlap = 195
PHY-3002 : Step(188): len = 232363, overlap = 194.5
PHY-3002 : Step(189): len = 235682, overlap = 186.75
PHY-3002 : Step(190): len = 239986, overlap = 180.75
PHY-3002 : Step(191): len = 242033, overlap = 186.25
PHY-3002 : Step(192): len = 243133, overlap = 187.25
PHY-3002 : Step(193): len = 243270, overlap = 197.5
PHY-3002 : Step(194): len = 243031, overlap = 192
PHY-3002 : Step(195): len = 243161, overlap = 188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000323464
PHY-3002 : Step(196): len = 245139, overlap = 184
PHY-3002 : Step(197): len = 247431, overlap = 172.25
PHY-3002 : Step(198): len = 249654, overlap = 171.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000586908
PHY-3002 : Step(199): len = 250747, overlap = 164.5
PHY-3002 : Step(200): len = 253501, overlap = 168.25
PHY-3002 : Step(201): len = 257368, overlap = 164.75
PHY-3002 : Step(202): len = 260604, overlap = 165.5
PHY-3002 : Step(203): len = 262794, overlap = 166.75
PHY-3002 : Step(204): len = 265076, overlap = 162.75
PHY-3002 : Step(205): len = 266269, overlap = 166.5
PHY-3002 : Step(206): len = 266674, overlap = 158.75
PHY-3002 : Step(207): len = 266925, overlap = 157.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00096934
PHY-3002 : Step(208): len = 268009, overlap = 153.25
PHY-3002 : Step(209): len = 269867, overlap = 156.25
PHY-3002 : Step(210): len = 272372, overlap = 155.5
PHY-3002 : Step(211): len = 273415, overlap = 152.75
PHY-3002 : Step(212): len = 274152, overlap = 149.5
PHY-3002 : Step(213): len = 275490, overlap = 145
PHY-3002 : Step(214): len = 276657, overlap = 142
PHY-3002 : Step(215): len = 277521, overlap = 143
PHY-3002 : Step(216): len = 278446, overlap = 143.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.473514s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (23.1%)

PHY-3001 : Trial Legalized: Len = 352816
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 133/9090.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 415712, over cnt = 1902(17%), over = 3874, worst = 8
PHY-1002 : len = 437520, over cnt = 1490(13%), over = 2278, worst = 8
PHY-1002 : len = 465768, over cnt = 921(8%), over = 1101, worst = 5
PHY-1002 : len = 491264, over cnt = 181(1%), over = 181, worst = 1
PHY-1002 : len = 507208, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  2.901057s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (33.9%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 68.95, top10 = 66.71, top15 = 65.28.
PHY-3001 : End congestion estimation;  3.053822s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (35.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266215
PHY-3002 : Step(217): len = 328130, overlap = 86.75
PHY-3002 : Step(218): len = 306583, overlap = 122.75
PHY-3002 : Step(219): len = 299412, overlap = 124
PHY-3002 : Step(220): len = 295563, overlap = 125.5
PHY-3002 : Step(221): len = 292239, overlap = 130
PHY-3002 : Step(222): len = 289247, overlap = 130
PHY-3002 : Step(223): len = 287193, overlap = 132
PHY-3002 : Step(224): len = 286000, overlap = 130.25
PHY-3002 : Step(225): len = 285036, overlap = 130.5
PHY-3002 : Step(226): len = 284258, overlap = 126
PHY-3002 : Step(227): len = 283370, overlap = 126.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000502724
PHY-3002 : Step(228): len = 284794, overlap = 123.25
PHY-3002 : Step(229): len = 286246, overlap = 121
PHY-3002 : Step(230): len = 286715, overlap = 118.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000817002
PHY-3002 : Step(231): len = 287237, overlap = 117.25
PHY-3002 : Step(232): len = 289097, overlap = 115.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00132191
PHY-3002 : Step(233): len = 289474, overlap = 115.25
PHY-3002 : Step(234): len = 291987, overlap = 114.5
PHY-3002 : Step(235): len = 296037, overlap = 114.25
PHY-3002 : Step(236): len = 296664, overlap = 114.5
PHY-3002 : Step(237): len = 296929, overlap = 113.75
PHY-3002 : Step(238): len = 297213, overlap = 111.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00213885
PHY-3002 : Step(239): len = 297757, overlap = 110.5
PHY-3002 : Step(240): len = 299337, overlap = 113.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00346066
PHY-3002 : Step(241): len = 299461, overlap = 112.75
PHY-3002 : Step(242): len = 300070, overlap = 114
PHY-3002 : Step(243): len = 301846, overlap = 114.25
PHY-3002 : Step(244): len = 302927, overlap = 113.75
PHY-3002 : Step(245): len = 303672, overlap = 113.5
PHY-3002 : Step(246): len = 304659, overlap = 115.25
PHY-3002 : Step(247): len = 306236, overlap = 115.25
PHY-3002 : Step(248): len = 306880, overlap = 115
PHY-3002 : Step(249): len = 307316, overlap = 115.25
PHY-3002 : Step(250): len = 308558, overlap = 112.5
PHY-3002 : Step(251): len = 309246, overlap = 116
PHY-3002 : Step(252): len = 309567, overlap = 113
PHY-3002 : Step(253): len = 310180, overlap = 113
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00559934
PHY-3002 : Step(254): len = 310272, overlap = 113.5
PHY-3002 : Step(255): len = 311064, overlap = 114.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.5%)

PHY-3001 : Legalized: Len = 327088, Over = 0
PHY-3001 : Spreading special nets. 80 overflows in 930 tiles.
PHY-3001 : End spreading;  0.045807s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.2%)

PHY-3001 : 147 instances has been re-located, deltaX = 98, deltaY = 134, maxDist = 10.
PHY-3001 : Detailed place not supported.
PHY-3001 : Final: Len = 331976, Over = 0
RUN-1003 : finish command "place" in  32.878292s wall, 10.484375s user + 1.437500s system = 11.921875s CPU (36.3%)

RUN-1004 : used memory is 312 MB, reserved memory is 287 MB, peak memory is 470 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.287583s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (75.2%)

RUN-1004 : used memory is 323 MB, reserved memory is 306 MB, peak memory is 470 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1002 : start command "set_param route opt_timing high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |    high    |      medium      |   *    
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 2805 instances
RUN-1001 : 1373 mslices, 1373 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 9090 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 7158 nets have 2 pins
RUN-1001 : 1398 nets have [3 - 5] pins
RUN-1001 : 171 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31031, tnet num: 9086, tinst num: 2801, tnode num: 37810, tedge num: 57935.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1373 mslices, 1373 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9086 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3046 clock pins, and constraint 6777 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 389816, over cnt = 1868(16%), over = 3822, worst = 8
PHY-1002 : len = 413720, over cnt = 1505(13%), over = 2136, worst = 7
PHY-1002 : len = 443904, over cnt = 632(5%), over = 717, worst = 7
PHY-1002 : len = 460288, over cnt = 140(1%), over = 141, worst = 2
PHY-1002 : len = 473024, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  2.921398s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (39.6%)

PHY-1001 : Congestion index: top1 = 70.21, top5 = 66.78, top10 = 64.76, top15 = 63.40.
PHY-1001 : End global routing;  3.087350s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (41.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 453, reserve = 432, peak = 481.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_6 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 549, reserve = 530, peak = 549.
PHY-1001 : End build detailed router design. 2.323543s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (36.3%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 76064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.934198s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (35.1%)

PHY-1001 : Current memory(MB): used = 562, reserve = 543, peak = 562.
PHY-1001 : End phase 1; 0.937181s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (35.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 914704, over cnt = 1805(0%), over = 1817, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 566, reserve = 547, peak = 566.
PHY-1001 : End initial routed; 11.158199s wall, 5.046875s user + 0.187500s system = 5.234375s CPU (46.9%)

PHY-1001 : Current memory(MB): used = 566, reserve = 547, peak = 566.
PHY-1001 : End phase 2; 11.158253s wall, 5.046875s user + 0.187500s system = 5.234375s CPU (46.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 850440, over cnt = 687(0%), over = 688, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 6.281096s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (31.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 861152, over cnt = 444(0%), over = 444, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 3.325648s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (39.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 876560, over cnt = 268(0%), over = 268, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 4.973078s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (33.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 889400, over cnt = 159(0%), over = 159, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 8.725761s wall, 2.984375s user + 0.109375s system = 3.093750s CPU (35.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 895896, over cnt = 135(0%), over = 135, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 12.184804s wall, 3.625000s user + 0.109375s system = 3.734375s CPU (30.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 898640, over cnt = 118(0%), over = 118, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 13.995659s wall, 5.015625s user + 0.125000s system = 5.140625s CPU (36.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 899496, over cnt = 111(0%), over = 111, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 13.469267s wall, 4.406250s user + 0.109375s system = 4.515625s CPU (33.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 900744, over cnt = 107(0%), over = 107, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 16.765193s wall, 5.562500s user + 0.156250s system = 5.718750s CPU (34.1%)

PHY-1001 : Switch mode......
PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 900064, over cnt = 128(0%), over = 128, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.466945s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 898432, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.949016s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (37.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 900504, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 2.170258s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (36.0%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 904232, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 1.284995s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (26.8%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 904640, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 1.669784s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (35.6%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 904784, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.116936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.4%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 904024, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.289008s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.4%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 904824, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.284218s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.5%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 905192, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.442163s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (28.3%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 905720, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.294230s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.9%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 905784, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.291266s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.6%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 905872, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.085044s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.7%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 905848, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.096605s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.2%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 905872, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.127861s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.7%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 905784, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.170248s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (27.5%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 905952, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.201966s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.9%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 905952, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.184848s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.8%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 905960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.184972s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (67.6%)

PHY-1001 : ===== DR Iter 27 =====
PHY-1022 : len = 905968, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.097350s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (64.2%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 905968, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.085800s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.4%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 906128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 29; 0.076655s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 467 feed throughs used by 295 nets
PHY-1001 : End commit to database; 1.361562s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (42.5%)

PHY-1001 : Current memory(MB): used = 613, reserve = 595, peak = 613.
PHY-1001 : End phase 3; 90.750639s wall, 30.171875s user + 0.843750s system = 31.015625s CPU (34.2%)

PHY-1003 : Routed, final wirelength = 906128
PHY-1001 : Current memory(MB): used = 614, reserve = 597, peak = 614.
PHY-1001 : End export database. 0.027696s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

PHY-1001 : End detail routing;  105.438396s wall, 36.453125s user + 1.062500s system = 37.515625s CPU (35.6%)

RUN-1003 : finish command "route" in  109.844809s wall, 38.062500s user + 1.109375s system = 39.171875s CPU (35.7%)

RUN-1004 : used memory is 471 MB, reserved memory is 452 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     5279   out of   5824   90.64%
#reg                     2664   out of   5824   45.74%
#le                      5307
  #lut only              2643   out of   5307   49.80%
  #reg only                28   out of   5307    0.53%
  #lut&reg               2636   out of   5307   49.67%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     2
  #oreg                     7
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                                Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                                  772
#2        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                                  652
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_23.q1              81
#4        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk     GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_19.q0              16
#5        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/u_cartesian2polar/reg13_syn_102.q0    8
#6        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                                    1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP      IREG    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE       OREG    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE       OREG    
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE       OREG    
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE       OREG    
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE       OREG    
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE       OREG    
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE       OREG    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP      IREG    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |5307   |4099    |1180    |2673    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |5307   |4099    |1180    |2664    |11      |10      |
|    u_foc_controller      |foc_controller     |4276   |3096    |1180    |1642    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |121    |99      |22      |64      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |171    |117     |54      |79      |0       |0       |
|        u_as5600_read     |i2c_register_read  |67     |53      |14      |54      |0       |0       |
|      u_foc_top           |foc_top            |3679   |2632    |1047    |1293    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |20     |16      |4       |8       |0       |0       |
|        u_cartesian2polar |cartesian2polar    |436    |339     |97      |219     |8       |0       |
|        u_clark_tr        |clark_tr           |195    |114     |81      |122     |0       |0       |
|        u_id_pi           |pi_controller      |629    |412     |217     |247     |0       |4       |
|        u_iq_pi           |pi_controller      |626    |404     |222     |218     |0       |4       |
|        u_park_tr         |park_tr            |1048   |823     |225     |184     |2       |2       |
|          u_sincos        |sincos             |114    |105     |9       |85      |2       |0       |
|        u_svpwm           |svpwm              |605    |442     |163     |207     |1       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7135  
    #2          2       1108  
    #3          3       221   
    #4          4        68   
    #5        5-10      190   
    #6        11-50     319   
    #7       51-100      9    
    #8       101-500     4    
    #9        >500       2    
  Average     2.25            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.568932s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (67.7%)

RUN-1004 : used memory is 493 MB, reserved memory is 479 MB, peak memory is 614 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 2801
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 9090, pip num: 75163
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 467
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 1123 valid insts, and 210875 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  6.310789s wall, 50.968750s user + 0.390625s system = 51.359375s CPU (813.8%)

RUN-1004 : used memory is 498 MB, reserved memory is 480 MB, peak memory is 767 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_000157.log"
