# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Control_MUL_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control {C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/Control_MUL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:46 on Jun 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control" C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/Control_MUL.v 
# -- Compiling module Control_MUL
# 
# Top level modules:
# 	Control_MUL
# End time: 16:29:46 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control {C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/Control_MUL_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:46 on Jun 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control" C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/Control_MUL_TB.v 
# -- Compiling module Control_MUL_TB
# 
# Top level modules:
# 	Control_MUL_TB
# End time: 16:29:46 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  Control_MUL_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" Control_MUL_TB 
# Start time: 16:29:47 on Jun 24,2024
# Loading work.Control_MUL_TB
# ** Error: (vsim-3033) C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/Control_MUL_TB.v(15): Instantiation of 'Control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Control_MUL_TB File: C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/Control_MUL_TB.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cycloneiv_hssi
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cycloneiv_pcie_hip
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cycloneiv
#             C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/simulation/modelsim/rtl_work
#             C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/Multiplicador/Control/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Control_MUL_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 16:30:35 on Jun 24,2024, Elapsed time: 0:00:48
# Errors: 1, Warnings: 0
