\subsection{lpm\+\_\+mux4.\+vhd}
\label{lpm__mux4_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/lpm\+\_\+mux/lpm\+\_\+mux4.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/lpm\+\_\+mux/lpm\+\_\+mux4.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- megafunction wizard: %LPM\_MUX%}
00002 \textcolor{keyword}{-- GENERATION: STANDARD}
00003 \textcolor{keyword}{-- VERSION: WM1.0}
00004 \textcolor{keyword}{-- MODULE: LPM\_MUX }
00005 
00006 \textcolor{keyword}{-- ============================================================}
00007 \textcolor{keyword}{-- File Name: lpm\_mux4.vhd}
00008 \textcolor{keyword}{-- Megafunction Name(s):}
00009 \textcolor{keyword}{--          LPM\_MUX}
00010 \textcolor{keyword}{--}
00011 \textcolor{keyword}{-- Simulation Library Files(s):}
00012 \textcolor{keyword}{--          lpm}
00013 \textcolor{keyword}{-- ============================================================}
00014 \textcolor{keyword}{-- ************************************************************}
00015 \textcolor{keyword}{-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!}
00016 \textcolor{keyword}{--}
00017 \textcolor{keyword}{-- 15.0.0 Build 145 04/22/2015 SJ Web Edition}
00018 \textcolor{keyword}{-- ************************************************************}
00019 
00020 
00021 \textcolor{keyword}{--Copyright (C) 1991-2015 Altera Corporation. All rights reserved.}
00022 \textcolor{keyword}{--Your use of Altera Corporation's design tools, logic functions }
00023 \textcolor{keyword}{--and other software and tools, and its AMPP partner logic }
00024 \textcolor{keyword}{--functions, and any output files from any of the foregoing }
00025 \textcolor{keyword}{--(including device programming or simulation files), and any }
00026 \textcolor{keyword}{--associated documentation or information are expressly subject }
00027 \textcolor{keyword}{--to the terms and conditions of the Altera Program License }
00028 \textcolor{keyword}{--Subscription Agreement, the Altera Quartus II License Agreement,}
00029 \textcolor{keyword}{--the Altera MegaCore Function License Agreement, or other }
00030 \textcolor{keyword}{--applicable license agreement, including, without limitation, }
00031 \textcolor{keyword}{--that your use is for the sole purpose of programming logic }
00032 \textcolor{keyword}{--devices manufactured by Altera and sold by Altera or its }
00033 \textcolor{keyword}{--authorized distributors.  Please refer to the applicable }
00034 \textcolor{keyword}{--agreement for further details.}
00035 
00036 
00037 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{ieee};
00038 \textcolor{vhdlkeyword}{USE }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00039 
00040 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{lpm};
00041 \textcolor{vhdlkeyword}{USE }lpm.lpm\_components.\textcolor{keywordflow}{all};
00042 
00043 \textcolor{keywordflow}{ENTITY }lpm_mux4 \textcolor{keywordflow}{IS}
00044     \textcolor{keywordflow}{PORT}
00045     \textcolor{vhdlchar}{(}
00046         \textcolor{vhdlchar}{data0x}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00047         \textcolor{vhdlchar}{data1x}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00048         \textcolor{vhdlchar}{data2x}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00049         \textcolor{vhdlchar}{data3x}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00050         \textcolor{vhdlchar}{data4x}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00051         \textcolor{vhdlchar}{sel}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00052         \textcolor{vhdlchar}{result}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00053     \textcolor{vhdlchar}{)};
00054 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{lpm\_mux4};
00055 
00056 
00057 \textcolor{keywordflow}{ARCHITECTURE} SYN \textcolor{keywordflow}{OF} lpm_mux4 IS
00058 
00059 \textcolor{keyword}{--  type STD\_LOGIC\_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD\_LOGIC;}
00060 
00061     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire0}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00062     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire1}    \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{STD\_LOGIC\_2D} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00063     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire2}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00064     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire3}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00065     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire4}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00066     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire5}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00067     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire6}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00068 
00069 \textcolor{vhdlkeyword}{BEGIN}
00070     \textcolor{vhdlchar}{sub_wire5}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data0x}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00071     \textcolor{vhdlchar}{sub_wire4}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data1x}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00072     \textcolor{vhdlchar}{sub_wire3}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data2x}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00073     \textcolor{vhdlchar}{sub_wire2}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data3x}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00074     \textcolor{vhdlchar}{sub_wire0}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data4x}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00075     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00076     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00077     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00078     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00079     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00080     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
00081     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
00082     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
00083     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00084     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)};
00085     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00086     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)};
00087     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)};
00088     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00089     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)};
00090     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)};
00091     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00092     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)};
00093     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)};
00094     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)};
00095     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)};
00096     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)};
00097     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)};
00098     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)};
00099     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)};
00100     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)};
00101     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)};
00102     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)};
00103     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)};
00104     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)};
00105     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)};
00106     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)};
00107     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00108     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00109     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00110     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00111     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00112     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
00113     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
00114     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
00115     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00116     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)};
00117     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00118     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)};
00119     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)};
00120     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00121     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)};
00122     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)};
00123     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00124     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)};
00125     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)};
00126     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)};
00127     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)};
00128     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)};
00129     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)};
00130     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)};
00131     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)};
00132     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)};
00133     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)};
00134     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)};
00135     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)};
00136     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)};
00137     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)};
00138     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)};
00139     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00140     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00141     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00142     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00143     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00144     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
00145     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
00146     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
00147     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00148     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)};
00149     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00150     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)};
00151     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)};
00152     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00153     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)};
00154     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)};
00155     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00156     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)};
00157     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)};
00158     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)};
00159     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)};
00160     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)};
00161     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)};
00162     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)};
00163     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)};
00164     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)};
00165     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)};
00166     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)};
00167     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)};
00168     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)};
00169     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)};
00170     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)};
00171     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00172     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00173     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00174     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00175     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00176     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
00177     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
00178     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
00179     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00180     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)};
00181     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00182     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)};
00183     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)};
00184     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00185     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)};
00186     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)};
00187     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00188     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)};
00189     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)};
00190     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)};
00191     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)};
00192     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)};
00193     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)};
00194     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)};
00195     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)};
00196     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)};
00197     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)};
00198     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)};
00199     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)};
00200     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)};
00201     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)};
00202     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)};
00203     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00204     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00205     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00206     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00207     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00208     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
00209     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
00210     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
00211     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00212     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)};
00213     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00214     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)};
00215     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)};
00216     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00217     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)};
00218     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)};
00219     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00220     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)};
00221     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)};
00222     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)};
00223     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)};
00224     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)};
00225     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22}\textcolor{vhdlchar}{)};
00226     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23}\textcolor{vhdlchar}{)};
00227     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)};
00228     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)};
00229     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{26}\textcolor{vhdlchar}{)};
00230     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{27}\textcolor{vhdlchar}{)};
00231     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{28}\textcolor{vhdlchar}{)};
00232     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{29}\textcolor{vhdlchar}{)};
00233     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{30}\textcolor{vhdlchar}{)};
00234     \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31}\textcolor{vhdlchar}{)};
00235     \textcolor{vhdlchar}{result}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire6}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00236 
00237     LPM\_MUX\_component : LPM\_MUX
00238     \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
00239         lpm\_size => \textcolor{vhdllogic}{5},
00240         lpm\_type => \textcolor{keyword}{"LPM\_MUX"},
00241         lpm\_width => \textcolor{vhdllogic}{32},
00242         lpm\_widths => \textcolor{vhdllogic}{3}
00243     \textcolor{vhdlchar}{)}
00244     \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} (
00245         data => sub_wire1,
00246         sel => sel,
00247         result => sub_wire6
00248     \textcolor{vhdlchar}{)};
00249 
00250 
00251 
00252 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{SYN};
00253 
00254 \textcolor{keyword}{-- ============================================================}
00255 \textcolor{keyword}{-- CNX file retrieval info}
00256 \textcolor{keyword}{-- ============================================================}
00257 \textcolor{keyword}{-- Retrieval info: PRIVATE: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00258 \textcolor{keyword}{-- Retrieval info: PRIVATE: SYNTH\_WRAPPER\_GEN\_POSTFIX STRING "0"}
00259 \textcolor{keyword}{-- Retrieval info: PRIVATE: new\_diagram STRING "1"}
00260 \textcolor{keyword}{-- Retrieval info: LIBRARY: lpm lpm.lpm\_components.all}
00261 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_SIZE NUMERIC "5"}
00262 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_TYPE STRING "LPM\_MUX"}
00263 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTH NUMERIC "32"}
00264 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTHS NUMERIC "3"}
00265 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data0x 0 0 32 0 INPUT NODEFVAL "data0x[31..0]"}
00266 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data1x 0 0 32 0 INPUT NODEFVAL "data1x[31..0]"}
00267 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data2x 0 0 32 0 INPUT NODEFVAL "data2x[31..0]"}
00268 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data3x 0 0 32 0 INPUT NODEFVAL "data3x[31..0]"}
00269 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data4x 0 0 32 0 INPUT NODEFVAL "data4x[31..0]"}
00270 \textcolor{keyword}{-- Retrieval info: USED\_PORT: result 0 0 32 0 OUTPUT NODEFVAL "result[31..0]"}
00271 \textcolor{keyword}{-- Retrieval info: USED\_PORT: sel 0 0 3 0 INPUT NODEFVAL "sel[2..0]"}
00272 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 1 0 32 0 data0x 0 0 32 0}
00273 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 1 1 32 0 data1x 0 0 32 0}
00274 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 1 2 32 0 data2x 0 0 32 0}
00275 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 1 3 32 0 data3x 0 0 32 0}
00276 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 1 4 32 0 data4x 0 0 32 0}
00277 \textcolor{keyword}{-- Retrieval info: CONNECT: @sel 0 0 3 0 sel 0 0 3 0}
00278 \textcolor{keyword}{-- Retrieval info: CONNECT: result 0 0 32 0 @result 0 0 32 0}
00279 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL lpm\_mux4.vhd TRUE}
00280 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL lpm\_mux4.inc FALSE}
00281 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL lpm\_mux4.cmp TRUE}
00282 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL lpm\_mux4.bsf FALSE}
00283 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL lpm\_mux4\_inst.vhd TRUE}
00284 \textcolor{keyword}{-- Retrieval info: LIB\_FILE: lpm}
\end{DoxyCode}
