<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='404' ll='407' type='iterator_range&lt;def_instr_iterator&gt; llvm::MachineRegisterInfo::def_instructions(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='216' u='c' c='_ZL19isImplicitlyDefinedjRKN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='302' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='647' u='c' c='_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='346' u='c' c='_ZL12getSingleDefjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1027' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='456' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='302' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='360' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='128' u='c' c='_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPrepareForLiveIntervals.cpp' l='66' u='c' c='_ZL14hasArgumentDefjRKN4llvm19MachineRegisterInfoE'/>
