

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_237_21'
================================================================
* Date:           Wed Feb 26 23:19:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_237_21  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1731|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     199|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     199|   1776|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |k_4_fu_100_p2                       |         +|   0|  0|   38|          31|           1|
    |and_ln242_fu_159_p2                 |       and|   0|  0|  128|         128|         128|
    |icmp_ln237_fu_94_p2                 |      icmp|   0|  0|   38|          31|          31|
    |lshr_ln239_fu_122_p2                |      lshr|   0|  0|  423|         128|         128|
    |next_output_axie4_data_2_fu_165_p2  |        or|   0|  0|  128|         128|         128|
    |shl_ln241_fu_140_p2                 |       shl|   0|  0|  423|           8|         128|
    |shl_ln242_fu_148_p2                 |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |xor_ln242_fu_153_p2                 |       xor|   0|  0|  128|         128|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 1731|         711|         676|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_3            |   9|          2|   31|         62|
    |k_fu_52                         |   9|          2|   31|         62|
    |next_output_axie4_data_1_fu_48  |   9|          2|  128|        256|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  45|         10|  192|        384|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |k_fu_52                         |   31|   0|   31|          0|
    |next_output_axie4_data_1_fu_48  |  128|   0|  128|          0|
    |pixel_val_reg_204               |    8|   0|    8|          0|
    |zext_ln239_reg_198              |   29|   0|  128|         99|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  199|   0|  298|         99|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_237_21|  return value|
|next_output_axie4_data               |   in|  128|     ap_none|                    next_output_axie4_data|        scalar|
|remaining_channels                   |   in|   31|     ap_none|                        remaining_channels|        scalar|
|next_input_axie4_data                |   in|  128|     ap_none|                     next_input_axie4_data|        scalar|
|next_output_axie4_data_1_out         |  out|  128|      ap_vld|              next_output_axie4_data_1_out|       pointer|
|next_output_axie4_data_1_out_ap_vld  |  out|    1|      ap_vld|              next_output_axie4_data_1_out|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+

