library ieee;
use ieee.std_logic_1164.all;

entity clk_divider is
port( clk, rst: in std_logic; clko : out std_logic);
end clk_divider;

architecture comportamento of clk_divider is

signal count : integer range 0 to 50000000;
constant t : integer := 50000000;

begin 

process(clk, reset)
begin 

	if rst = '0' then
		count <= 0;
	elsif (rising_edge(clk)) then
	
		count <= count + 1;
		
		if(count = t) then
			count <= 0;
		end if;
	end if;
end process;

end comportamento;
	