<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('globals_defs_o.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all macros with links to the files they belong to:</div>

<h3><a id="index_o" name="index_o"></a>- o -</h3><ul>
<li>OB_BKPRAM_ECC_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_k_p_r_a_m___e_c_c.html#ga8f3457acb9b77008b31773705df4edd6">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BKPRAM_ECC_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_k_p_r_a_m___e_c_c.html#ga7ed170928163315ebeb91004be98d201">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BOOT_ENTRY_FORCED_FLASH&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93">stm32_hal_legacy.h</a></li>
<li>OB_BOOT_ENTRY_FORCED_NONE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52">stm32_hal_legacy.h</a></li>
<li>OB_BOOT_LOCK_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___b_o_o_t___l_o_c_k.html#gad2f6996fcdd02ca3fc4a13e57dd80068">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BOOT_LOCK_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___b_o_o_t___l_o_c_k.html#gabc07eecd20bb64d2e3a98fbb17980f12">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BOOT_NS&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___b_o_o_t___c_o_n_f_i_g.html#ga42cdbed395da33e026710fa39d2df21d">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BOR_LEVEL_1&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BOR_LEVEL_2&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BOR_LEVEL_3&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BORH_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r_h___e_n.html#ga529e72c5cf3306aec60585d1ba756620">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_BORH_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r_h___e_n.html#gadf3c963b2bb44949bd6097a62ede5d98">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IO_VDD_HSLV_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d___h_s_l_v.html#ga4bc7b446f3a9562b9c170ca3fdf434b7">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IO_VDD_HSLV_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d___h_s_l_v.html#gacb2bfe44a98983dcacbfbf2cbab20858">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IO_VDDIO2_HSLV_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d_i_o2___h_s_l_v.html#gac2282be028896da04de2a03347dbed96">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IO_VDDIO2_HSLV_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d_i_o2___h_s_l_v.html#ga8d91ae7db35fa2060f28fd8413e22170">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IWDG_HW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IWDG_STDBY_ACTIVE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gac371d40c19dd808bdcf77c77a07e2944">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IWDG_STDBY_FREEZE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IWDG_STOP_ACTIVE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gacbec0b12f9a0cebadcba12ed53891a2c">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IWDG_STOP_FREEZE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_IWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_CLOSED&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#ga74815ed8e2b984ebfebe6121e0b71b5a">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_IROT_PROVISIONED&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#ga2ae46a60eba2bf923689a5eb11df2b68">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_LOCKED&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#gaad3e837ab2a0dd94ce61345f935a3b9a">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_NS_REGRESSION&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#gac78924fa9c91c39f82213dbc5f598ff6">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_OPEN&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#ga3dab8aae8f0c281fa61214f44050a1c7">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_PROVISIONING&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#ga4e035ce494117504257bb097d939aa8b">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_REGRESSION&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#gac5b8cf762813f7a5c88bb549d3323fdc">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_PROD_STATE_TZ_CLOSED&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___product___state.html#ga1b1a855efff7bae1ff1214c030d0426f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_RAM_PARITY_CHECK_RESET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9">stm32_hal_legacy.h</a></li>
<li>OB_RAM_PARITY_CHECK_SET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL0&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL1&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL2&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1">stm32_hal_legacy.h</a></li>
<li>OB_SDADC12_VDD_MONITOR_RESET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11">stm32_hal_legacy.h</a></li>
<li>OB_SDADC12_VDD_MONITOR_SET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3">stm32_hal_legacy.h</a></li>
<li>OB_SRAM2_ECC_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___e_c_c.html#ga24959e492c21e2e00ffcabce59bbc790">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_SRAM2_ECC_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___e_c_c.html#ga39b25492f8f9421c420265ce3917fa22">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_SRAM2_RST_ERASE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gaf65832da6eefaa0b1430dcb650d368e5">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_SRAM2_RST_NOT_ERASE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gac206b0b8007e4442cd2887dbf328efd2">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_STANDBY_NORST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_STANDBY_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_STOP_NORST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_STOP_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_SWAP_BANK_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_w_a_p___b_a_n_k.html#ga797f3da83f8f0cf497a574dc8c430ac3">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_SWAP_BANK_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_w_a_p___b_a_n_k.html#gae297bdd2784f2dd8e9c3714b3d569e4c">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_ALL&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9232b0910914b321a97762e030c53833">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_BKPRAM_ECC&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab169db3826dd434250e48f84a0828859">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_BOR_LEV&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_BORH_EN&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9ec13921b86497665dadb5ddb7cd3b8f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_IO_VDD_HSLV&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga90b00ff2948290bf4cecd5a81c97d4a6">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_IO_VDDIO2_HSLV&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1484469c9d535ce15f70201084106dbf">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_IWDG_STDBY&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_IWDG_STOP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_IWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_NRST_STDBY&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadbfe9aa13f277d4c8d67887890d22c4f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_NRST_STOP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga4650b4e23a1f920e1a32179828bfe61a">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_SRAM1_ECC&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga2bef47344d671ac506de62ec71d6c954">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_SRAM2_ECC&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1c40ebdf7a93859b5c6bc824d438b66f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_SRAM2_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9420352b617155df9663675807d06750">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_SRAM3_ECC&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga11810da5eb8863078908e0296f95e95a">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_SWAP_BANK&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9d86c867ae3694b96a105ff40a28ac84">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_USER_WWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WDG_HW&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3">stm32_hal_legacy.h</a></li>
<li>OB_WDG_SW&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8">stm32_hal_legacy.h</a></li>
<li>OB_WRP_SECTOR_0&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#gaa9a84eab02b9e32d4d12e30eae731d0f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_1&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#ga3f57a106dc14c2b9806e5311e96031d6">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_2&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#gad8b13ac3000514a6a05ff2306c657a76">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_3&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#ga93c4703a5aa2f3348ca7f394e9b8ad7c">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_4&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#gadcb0d55662ead30d4d92dde1ff6ecc8f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_5&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#ga53c67ee41ff1cc7df79f5c73b9b7ed96">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_6&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#ga08b2867102a08b114d45598dfc7915d5">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_7&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#ga7de707c6772bb3caa72e6d87759ab57e">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRP_SECTOR_ALL&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___write___protection___sectors.html#gab83c841f7fd106536ec1dd865573b80a">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRPSTATE_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WRPSTATE_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WWDG_HW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f">stm32h5xx_hal_flash_ex.h</a></li>
<li>OB_WWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9">stm32h5xx_hal_flash_ex.h</a></li>
<li>OBEX_BOOTCONFIG&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e">stm32_hal_legacy.h</a></li>
<li>OBEX_PCROP&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c">stm32_hal_legacy.h</a></li>
<li>OCTOSPI1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc20769ae4d35de92f1fa2a1e5740429">stm32h563xx.h</a></li>
<li>OCTOSPI1_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gac22e1724d9cc667a37e182cc7dd258fb">stm32h563xx.h</a></li>
<li>OCTOSPI1_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00353ce5015e495016dbfaa27de1dd3f">stm32h563xx.h</a></li>
<li>OCTOSPI1_R_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabaab6a4378ee970452ee65c5b72e63af">stm32h563xx.h</a></li>
<li>OCTOSPI1_R_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga63edd3f28a4d8db04868872c7dc5080f">stm32h563xx.h</a></li>
<li>OCTOSPI1_R_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga389dc0e030bd4ce68c418e45b0fad24f">stm32h563xx.h</a></li>
<li>OCTOSPI1_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5f38b24864633531c0fb64de6dc53a74">stm32h563xx.h</a></li>
<li>OCTOSPI_ABR_ALTERNATE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b110a216cb0e1a328656e3ce5d5ba68">stm32h563xx.h</a></li>
<li>OCTOSPI_ABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9989e807a8577526fb4b0daba892d4b7">stm32h563xx.h</a></li>
<li>OCTOSPI_ABR_ALTERNATE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8fac259b99a4fe17f6adc2d80b12cb3f">stm32h563xx.h</a></li>
<li>OCTOSPI_AR_ADDRESS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8ea512e9ddf6e1637028d1420fcf1cc">stm32h563xx.h</a></li>
<li>OCTOSPI_AR_ADDRESS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ee85f4c500855eba10afed0f03171a2">stm32h563xx.h</a></li>
<li>OCTOSPI_AR_ADDRESS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga563ced170042d71eea71088056f767a4">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae61860b47a5a57bddff3b2b6919e7818">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3235e526d665f4a4ecc1c6f2d6c4a247">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91ac96a8f5c894122587099fae71d199">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4e4c6a8010b7258f64f2e258c8dcc12e">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga65b4821174db980dde764164800f0412">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4abd1ae3a11ca58b8ecb845912b1b0f8">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf1968aec0393960fa3b7e646d31946f">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga859d07fc3467dad81822016af81d5542">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2384aa6a245c1f99739414b1a29fb7cd">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54c0cdf625f452828fd2812f558f4aa8">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce41407213648a603f3051321f47f2c">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed2cd96cabfc762aa138bce2393edd3d">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf23d6e70a8e25f8520cfbefef0b1a782">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ABSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab76330882322e1e6cebeeab28fb76a7d">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5dc209b351de2a99d17b056b735964b4">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4102e9b0fc08684902da4a1024b05dd">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab60c9dd8fb129adc0721a9914bb8ff7f">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6f335f8dee96bccf818beb22dcaf279">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0fbfc523a3262c5705df1e896719845">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2e038c1ce79fa4498e9b5a60ec46c8c">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e0f239fb05f2067650b5061ed51ac65">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8dc8005b5d61e09546e6cf8eaf97d1d4">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa9edd9c48b30eed4586a2522454ba71">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3673d1bb40aef6ab9217b2855d383d24">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga490a9279a1b57d234edba8a50634c272">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f5a46caf8e8ea30a50a723947cc095b">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31cc20ba8da269e091f99c344bdd9698">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ADSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac453ebe4fe6c57e8a661b08082424f84">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad850eeda955b55786b03a1fd36dff4a2">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa6b5e3675aa80a8c7560bf0af94754fb">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadac2e3caf52645ecde86c7b74601017e">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga149a66389711dfbbe1df837fbec5fbac">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12195548a1ef29255aaab4def14cdf1f">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5b9e7e0c123efe34e3e79792b97d29a">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga450a0a0144d9b1de2cefedbdf42ae3be">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe8ad0daaab6c83d4b7fd33387ae6ea7">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60a4beb6280ad7ab9b67f9930eebfac3">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DQSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga08a4412d80b86a4961158d600f50ff07">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DQSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga99bbee924684ad14768f3085ae9e4f8e">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_DQSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga468abfae51bdbe44c78cf99e7914baf4">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga97718b9939c3e06ad73403e3627969ce">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3aa41a5e538cf44ba85adafa002d765e">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3949569842a6f621dacf706cf15f8af">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5054d5facdc00090ce3600a94867cb50">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0078dd23ccf0d12f45a139beb724ba39">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8f90d6730e300bdde07308fc9f0653b">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6a73e5257e4e8aa9c2c15225c9a86f9f">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94cfec8f626853378779ca8fa2035829">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_IMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae5a33faa34d0ba057395df4a8647be4d">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ISIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb1a996ce2581f12f30794a538e5a6a9">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ISIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga432b20acc52e134881ba59f0c24fa82d">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ISIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b1c3e68066e5519ffbe44e24ff9916">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ISIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaefd62310e83e05e51c218e13577e14ad">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_ISIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4046f3be67d58e79aa9404fee16052a">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_SIOO&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0e6b22b3bba501db68bd1dd682bdd18">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_SIOO_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab6cc56b608cb4073f285a84d91a2e2c3">stm32h563xx.h</a></li>
<li>OCTOSPI_CCR_SIOO_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42511ac6f2888678c92cd03210d9ed0c">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_ABORT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f9736f4765fabf6c10a4e570aa0fb0e">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_ABORT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec46d388e287e06f7712067fa67ca9e3">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_ABORT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7db9fbdd4a5d06a3c53a163c89e262aa">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_APMS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga99aff9cbd22e8f928e5c3353df6d5c7b">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_APMS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab13ae1fcc527433f1e67dacf36630543">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_APMS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb497f43b02704fe9fe0074705286c4b">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_DMAEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cff48b9d6e21bf586525ba3912f4bfb">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga98801674d0ff1976c4ea427905595409">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_DMAEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaad22196cfc1932351aad15e090d4464">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_DMM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1553277def14e277e70ab1dfc5534fae">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_DMM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad4791cdeec5320f044b5f3641af3d1e0">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_DMM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga920c115cc1e1b16ad41544d8b35261e1">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_EN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2133aa272db2f827ae21dde515eabbd2">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_EN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68dbbbd0298415c12679b6fba7ac9372">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_EN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa72e3dd59f62324453df38cf1a18b306">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02ca64a4eb7f3bd9df660af2e3379df1">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed9e95c218e9813825e542afb062c14d">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f7f864d3bd90b2e8b53f462627ca5db">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd0f7893d23f03b38be561e3785ab0f4">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga67be6b736cc5b77525c408658e8522f1">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FTHRES&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa7fb5247fc255005c55b32b598a4226">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FTHRES_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga44725fc5ff50ce5fd1c52a70ddcaa21b">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FTHRES_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9407f3d62d19441628fcb4c8aa8f3bfc">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4abea22027325ea1fc5a5db31724fde">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14ba353faacf5263ef5c974b6fcc4e2c">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_FTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6be0ffeb153f4e37cca2062977241417">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_MSEL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga03d85c9b4c57798a44828177b9e03c39">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_MSEL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22b82a621f7f4fe5198d639300b12045">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_MSEL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeba39d4a3f74f26f7bef192c7246ca44">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_PMM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga46a4f40cd7c2d25e334fc9c6caac0dfe">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_PMM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f2d31faeedf29597acb1a50a8d5ae3a">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_PMM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3111c68ef88db9f7e268dcc3ab6ab251">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_SMIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a0fede54b9d3977a040b213cd118d82">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_SMIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07af5653df4bf29d141f2b0a906504e6">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_SMIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bea7c29a7cafba67d12e6846dbdd5b6">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TCEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga812ca08802355a32b266df9057f0f13b">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TCEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb0d446ec6c66a665222a9196359918d">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TCEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4bbc57756dbda7542fb59c516edb675d">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TCIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae224d7faed1df6bf747ecf15c1488517">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TCIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga530ebd765e269aec7970c290419b4818">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TCIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7c39d0bcd91e8c2f954df74baee5466">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae994dcf7381c8fc1880198a88a8b0af5">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa710c4f04919d2fda868421a3fccacca">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee00f57749729bff3f8176726e312a32">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TOIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae82b78f39aae7360078fe1bff1a3252b">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TOIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab596c0d3ed11ce91c92931fec1c86849">stm32h563xx.h</a></li>
<li>OCTOSPI_CR_TOIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac03055a13e15a07a8f502304d4b25208">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_CKMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga720963e8569273ec86eea1eed2191976">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_CKMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafaa2fabf15e5214ff0c0d8b80f6e72a2">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_CKMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga10c844461daa59964f21cb3606c2fbdb">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_CSHT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9864b536763c3bd5a99b1b4bef85cb9e">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_CSHT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4ad93070808f6f4ad0a3101fa20e0682">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_CSHT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabdbc9993eec761c012d82a18290aea73">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_DEVSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1ca88a60121eed8b268526be823e5ca">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_DEVSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac2343c40b22ea6ba8b1d6d34c05dc194">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_DEVSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7abef04906a600f383ed769c3e4776b5">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_DLYBYP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gada9f5cb4a1c495646c0b2f5cdadc4692">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_DLYBYP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4be435ae9d1781195eb70d3e049bc14a">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_DLYBYP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab58251247ca92d532545bd9b08473a4a">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_FRCK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaddb57d67983308b98fa60989f4e0aa05">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_FRCK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e0cd407dff8e3031d440c57c6a95ac6">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_FRCK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42129ab7bccc50e4460058e015dae774">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_MTYP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa375c131acddac050ae91bf5cae1cc3d">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_MTYP_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga45ebf6de00cb7c0888b6136bec324876">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_MTYP_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab1b0231d38caa73c132050bd54d196ab">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_MTYP_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac05bb96ad6a6d764bd78780a826d4c67">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_MTYP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacc44ae1cf5b4d2c453e0285d22f5f7eb">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR1_MTYP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga276ba62676463a7e86af46e83ec8bc1b">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_PRESCALER&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga777632b1668950f6312cd1612b8d0362">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_PRESCALER_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f980f395fa094abccb7759ba7245b41">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_PRESCALER_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga049ec1ae2c40d5f371af24c029483a55">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_WRAPSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga238239ceb8b2a582df70bacaae4ddd15">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_WRAPSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff249cc7b85e74a6f7324295eae32181">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_WRAPSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78e8a8df45c245bb5df3b6a32fc0b3ec">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_WRAPSIZE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga043eac0f638e137426a78c37259bc01f">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_WRAPSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd7c6cd8755729cdec409e67447dd702">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR2_WRAPSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga675b06adb25bc9c386db852d5865dd4e">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR3_CSBOUND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0953ebb1b86b02619096c4b2680ef120">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR3_CSBOUND_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8cf850b781e54b9c66d75d8e6b5069f">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR3_CSBOUND_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9aea72b52f6f42e3824c6bfdb471cabe">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR4_REFRESH&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae64080e195bbb64a64ff9e801fed09e7">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR4_REFRESH_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0308db29f7cf43a37c70c973a27ce14c">stm32h563xx.h</a></li>
<li>OCTOSPI_DCR4_REFRESH_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e59b79118eae41bc4965123fa33bfc3">stm32h563xx.h</a></li>
<li>OCTOSPI_DLR_DL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77953edd86ed896ec176e4b860544162">stm32h563xx.h</a></li>
<li>OCTOSPI_DLR_DL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga11b4c7fbcf652e48d5e3590a124844a1">stm32h563xx.h</a></li>
<li>OCTOSPI_DLR_DL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ba1eb4146bad8dd0c2210e5997a63aa">stm32h563xx.h</a></li>
<li>OCTOSPI_DR_DATA&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2c5a166b64eb1fcf412c402c50e06b85">stm32h563xx.h</a></li>
<li>OCTOSPI_DR_DATA_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga10be8b23cd302bd147252f35b69cdbf5">stm32h563xx.h</a></li>
<li>OCTOSPI_DR_DATA_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad012fdb03b29b4987ceb54aab801b443">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CSMF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4ec3ab7b2add7c35064d1199f3536e19">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CSMF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc9373c96001d9debda8dbed943ac9fa">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CSMF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5619b0c3a2e078324e6d0e292a33857e">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga96109f03c8a7037ffd977b8b97a94061">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06abfe629a17c36471c43317faa562c9">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaab345c999ec544ee36528f6dd6d5f372">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTEF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6d39f2cb5d496a35bcd462253c5620b">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTEF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b34b01a4f3e5bcd8e5e05756ff2a369">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTEF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef70d284ef509ae3ff9ce4d12cd7f4da">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91238b7df728e3ef3824a54910f695ef">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab19001a29cf8682ddfc5cd301d5d92b8">stm32h563xx.h</a></li>
<li>OCTOSPI_FCR_CTOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5619736f9b2ee2ff4785c63cec6f9995">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_LM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadca66103b5120764ff625b57a2a42d3f">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_LM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9968cd2f8ad91fc9cee11773934f2b19">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_LM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9b9a337c5f4a9d10d689449fdfb7443">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_TACC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad79e6b88b1af944239a722678d1f542a">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_TACC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga811408620f7808fcff811df66497c929">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_TACC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga218d71224c1b837bcb477b96f12087ad">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_TRWR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0d23d70a3e7ba0117f026ac264fb5c3">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_TRWR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8dada8ea12eca497f11526f17c376847">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_TRWR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60555b0e08afa2078435d15c353fc6be">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_WZL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf63e33638606ef2d1ea73e99951dea1d">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_WZL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae54f8a5063f335ade75e5a7f17fdf2ec">stm32h563xx.h</a></li>
<li>OCTOSPI_HLCR_WZL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4b0743b541ddfadee4b2b569da52a38">stm32h563xx.h</a></li>
<li>OCTOSPI_IR_INSTRUCTION&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab92bf890269a7e8aea16556c0ab3691b">stm32h563xx.h</a></li>
<li>OCTOSPI_IR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb91f8a5e851bd8ede4dc72aa07b9c8e">stm32h563xx.h</a></li>
<li>OCTOSPI_IR_INSTRUCTION_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae96c87de7da1742256b9f4056e726b75">stm32h563xx.h</a></li>
<li>OCTOSPI_LPTR_TIMEOUT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb1e686dd3cd722568d52f424a684343">stm32h563xx.h</a></li>
<li>OCTOSPI_LPTR_TIMEOUT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga458e69ef5a185e604d82ed24211aef67">stm32h563xx.h</a></li>
<li>OCTOSPI_LPTR_TIMEOUT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab76aaf8359f65d98318ba26ffed0af12">stm32h563xx.h</a></li>
<li>OCTOSPI_PIR_INTERVAL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5e33e762bb1777f7a98e8449b8b08f62">stm32h563xx.h</a></li>
<li>OCTOSPI_PIR_INTERVAL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b0a5f1ed3ac08bba75810d2beef258b">stm32h563xx.h</a></li>
<li>OCTOSPI_PIR_INTERVAL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga847cbdb46701d333f2ba695aafe9f510">stm32h563xx.h</a></li>
<li>OCTOSPI_PSMAR_MATCH&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac77fde6af008da04e482141777ee901f">stm32h563xx.h</a></li>
<li>OCTOSPI_PSMAR_MATCH_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca4dc0119a353d9b0eda07c08da4ed8f">stm32h563xx.h</a></li>
<li>OCTOSPI_PSMAR_MATCH_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1a74a9ef06a19181feef9be097b09ed">stm32h563xx.h</a></li>
<li>OCTOSPI_PSMKR_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5f9411afa0306c1ba02b6d4992ae2d38">stm32h563xx.h</a></li>
<li>OCTOSPI_PSMKR_MASK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4d076a29314837aa51bb3d0203950e45">stm32h563xx.h</a></li>
<li>OCTOSPI_PSMKR_MASK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9cee45b4ead77c7734eb0662aa2cc46c">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_BUSY&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga82fd95e194f38935f36197397e83538b">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_BUSY_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c28b3bcc41f6ce1e849720d581c86d3">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_BUSY_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74f97429600e8bbd4fc5b7d5cfac0045">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_FLEVEL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5ec13eab0f62c0bf5a37ff12aa28600d">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_FLEVEL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga46250d56e3c4e59600dae991f620f9d7">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_FLEVEL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga226c438c52f3eaa3806db1c2c796b6a0">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_FTF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaab597e3838f62fd3507e679b980cf6c0">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_FTF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab6c507c2e6609774136237d999be51b9">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_FTF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4d0753bbe0c15a5e8b7bd1b30dfd888b">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_SMF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga056529db32d87a3e849345e485be7120">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_SMF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga03d93da5617bdb9abd3ce8959dd040cf">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_SMF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba03f3b7eb317ba15ad85d05636894f">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0a35b4065bf2c2920059c92eb4c21dc">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaafa216138694bb00baf7729921987559">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacc059057b46afc320c46803cb594b5d8">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TEF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb2612f2c3e861c0e5fe194bd5faff88">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TEF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab388dd2e39430c309db1d3577541e2d6">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TEF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga40f22d12e0b30f78419d02b45efa7a16">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2fcae418687bfd8b2c53d1a35b73e06c">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadac795d8e67041c2f38ee6daafd2e6eb">stm32h563xx.h</a></li>
<li>OCTOSPI_SR_TOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f82a5992df85b5846f70476ec89ab8c">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_DCYC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6079aecf087ded11abd15f65cbe71e5d">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaefb0c0ea220f62c0e25027414293aba0">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_DCYC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga923bb10872a92b0dd3c58db60f79a7c8">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_DHQC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5006e963b3497e6c7dfcd5cb17f81553">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_DHQC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0cf35ae9df989c2ca291db6671ed828c">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_DHQC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga96d91e63154e4a9d839899ee5d5fa6cf">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_SSHIFT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga048731714a9caac330845d2d42ed0555">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_SSHIFT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga183dc8b11178291572ca4c6259e89a47">stm32h563xx.h</a></li>
<li>OCTOSPI_TCR_SSHIFT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga37d366c5fcd5ea01b2fbc24f8590a245">stm32h563xx.h</a></li>
<li>OCTOSPI_WABR_ALTERNATE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7fe7d1c8d0bd17b277a605729b27ed78">stm32h563xx.h</a></li>
<li>OCTOSPI_WABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb266e5d16a8010e24ad005a2a9adb3d">stm32h563xx.h</a></li>
<li>OCTOSPI_WABR_ALTERNATE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7cb153ae90e8f973b98ebca89e48e2f3">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50a7692751fe7e98247f05bc978af600">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7388ed1777c26e669f184e86ced2b72e">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26a71aca85dbbf445804a0a20cf0f338">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga99f08c88c56687b74addcfa1482b033b">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4da09cca2ca28abcfd0b8acf0778b0cb">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf50acef2692d47a4bd431b13ccfc0405">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadbe0e9e7f2f5eff4637d63a63e44b718">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga100c214fcdcf6398c760ecb61db9f722">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7cd6f79740ae002ff84dc9895c7e190a">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f6bd87aae512158afe3671651d86ea7">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1cd5cdba5948f07ec8b7ac395e47a2f">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95017965f9168c20c07a88d4f33908f5">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb00fea427896e378b0acdff091855a9">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ABSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3020c1456669a785e85a993644f59237">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga951dbb706df2b0ec0715abebf89779de">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf7fb64a8b8362388580178b9cf75f48">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab669157dbdf48ed8bcee448f9ec35752">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b4b0d505b614538f0a05872cfbda1e4">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga820a53a78ea9fbb50e4ada37f05d22a1">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad60fac843b90bdc7c18f62a9959c3e56">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabfea2976a5a786e35f8e25401288882d">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ee1a8750bf6cc5e6133a81957db6602">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac5e588d60de8253de171f97e99d18b50">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab1803b599ac7372c517a0ac269a836">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab774d1d984bf2cbd2edab232a41bb032">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b4490e4afae2330aceb8c0041508b32">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga41e314011b287eae6d924128411a76ab">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ADSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae52cb15633080320f082a8bbe86301d4">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a87e7da681d744021b5d5d2443a4500">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5a5829b92809aa1b1803b7ede033d29">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb19f321bd652b647f9359a729a277c9">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13e47f94c9506e699abc7acb8353ee54">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad677951cfbc20192591bb2a095df7cdd">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf79498af2fbd0a9a89d5a795254867c1">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga41ff61de95dd2c032dd0e4d50a63e23e">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9309b176a3961e5a1b40da570094a5bf">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga66b6c7741ccddf4a1381e2ba82340fac">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DQSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9df40bf13c3700b396dd1129980290a9">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DQSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93933ebbe7cbedcc8eff864739911c02">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_DQSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43d9edf7ff8fdf89f34ef63fa6d08116">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga62b99b4628ab7a640882a7dd34bfe222">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e3eeb324992e21f9e402dc851ac9bc0">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe9ab09d0a2e22d79160027c177ba968">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9128e84b87d1f5460c6dd14de743dd21">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35ed633c2ade2cc37c941de7f3a96fec">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga259a181c550afb30183d7018c706628f">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga241da4056b9cd801d531cfbbf0ba3f45">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga879a4ddfd21ca96bcf9b2826b14040ad">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_IMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70aa10caccc4df72128f02bcfd661ac0">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ISIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e4fde2f4c4d8c16aec31d69e492f1c0">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ISIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6c6fbd26adca50badd6d920a8f752dd">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ISIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga445b9f6f88a776f23c7f0b1b476034fb">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ISIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad23da7ebf4cffd823a464e91af00dfc1">stm32h563xx.h</a></li>
<li>OCTOSPI_WCCR_ISIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf672e9223fb6dea0dad5202976962a74">stm32h563xx.h</a></li>
<li>OCTOSPI_WIR_INSTRUCTION&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb77311cbc0891c0e513d2bd7518b8c4">stm32h563xx.h</a></li>
<li>OCTOSPI_WIR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78cf9a28b363ed81a1d17ff076bee115">stm32h563xx.h</a></li>
<li>OCTOSPI_WIR_INSTRUCTION_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24c464331215463028b4c04bb6c0ebae">stm32h563xx.h</a></li>
<li>OCTOSPI_WPABR_ALTERNATE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68e4c31abc117889167ae5622982e52e">stm32h563xx.h</a></li>
<li>OCTOSPI_WPABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga569fa96455f46639f4ff5a7082e47694">stm32h563xx.h</a></li>
<li>OCTOSPI_WPABR_ALTERNATE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b30966f6b177671c0519a947bbfe7cf">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93450a9fa253a9a08773c3cd190a95c0">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a562546aaaca879628caeaacf1a2562">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga477c527009d17d80174792c022047666">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8368bd07705e10ce0f57bbe28879a754">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb1e1fc1fbd393283445ec1f2d544fbf">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaabe2649e11dd0ab617b22b6f0fecbe83">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga33aaefe2ab41c88723068de710d62608">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4214cc68e50a904f0ff624d7d389f76b">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaacb9b825bdfcef21a67154f873cec5ff">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga84ce4a751e0baf0a3bfce1d712b9a41a">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26e6d2984f7d20d8a956bf69c046d9a6">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad634db96bc492de57b57aa7a495a4351">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8cb732fabf0cd8a1ff6c7ada3e9e061d">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ABSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0bff25fac86e71100cafadde86bfbf52">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga23f95b2b8d1c86da54d1ee7ee9a58ad7">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa47d2f6e6deeda4714cf610f5d469928">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21a8b6c4b1ee9ffdef96f81ede4fa63a">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad49e812846adc8b618fc2007be4179d8">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5f3871aa9090f3addb812a3d033fa3d8">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32057150b2cfcded9e7bfeee2eea767d">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb3089218c300f1475b5f6aa62e99bb2">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b106eac1882f81e405cb39506ec0fdd">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae42b5f3ec261b2e8feff3c40682498ef">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad30bf0464895ff016dfbcdfa8fcaa268">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf82ac81d736da060c8b8eb4f0ab9546f">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6a6330242dfe7dc641e4e9005dc4a82a">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae5c1a8ee04dfaaa4ce4e27bcf4d75900">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ADSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa18a13eab666433232a8f7ed82e8df4a">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab75e49e8e975506004397bbe54bb66c1">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga65086edbc7661ca7f7e24400e45f78e9">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9cc133a984ce53d29579ac3809b5b85">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ce7c94d9d5514d25954e422512ebffc">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga03829c8fcd4eda215ef947601c190d96">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ead871f4d061ec6db92a834abb52b64">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38de68a5e0b88b53861d8b698d1e4674">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8d40107fcbc13887a31a34a96319bfe">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1cb7351f2d59ae17a25f6bd49f7c246">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DQSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga727cc9b28349934ed9afe9af8f5abd88">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DQSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaacc548ac0458c714c1216a8ac9a49528">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_DQSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d8cae7ff80ced2ba055027a324ffc56">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3720eec8fbc23f0649b2dc3d488b8504">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9a9c2138b6c58c2c255f359a11f4b836">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga30d9751dc2f197a775a973d085615beb">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5208b57d6d5f2fac6e0cf4dc9e58e020">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga155d7df2fc67177e3a1a08d499ed8e0c">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c38acae18aa3aeebc0d45ff9c111d5b">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef210e1935f36b2191b276a66dfc31cb">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f157c38aa427c8c3c6599ef7da7013">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_IMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2df68f0df2aac05bed02528adb305563">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ISIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3de3ba2d673615809eeb9c69e45d75cd">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ISIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa170f1704670b163a6e896f66d12069c">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ISIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab815ed8529cb0d4465b227781b0fa689">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ISIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb58b2cb1ebaf96753bdc9fdd43c5c33">stm32h563xx.h</a></li>
<li>OCTOSPI_WPCCR_ISIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga17a51f63f7af6ba9bc904651aeed82ba">stm32h563xx.h</a></li>
<li>OCTOSPI_WPIR_INSTRUCTION&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga169acab13e1eb72f8e19bcc89bb57490">stm32h563xx.h</a></li>
<li>OCTOSPI_WPIR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b7475130fd7754394dc6a47ff297284">stm32h563xx.h</a></li>
<li>OCTOSPI_WPIR_INSTRUCTION_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25752537d2f8ecdb64e64ed0b7b57ee2">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_DCYC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16d08a0c55e3ebe56548e749ef01dcf3">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga17842a7de2c6f6a896a446442079436f">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_DCYC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f679ce3e9bee25711d24477265defc6">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_DHQC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8099a9008c99565a43b1962684a79a50">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_DHQC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3f37330fa67682a86dc656c039af8dd5">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_DHQC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0bb9a9a9b0dcccac55d3e4c4962d6942">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_SSHIFT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2cb3eddb36dcca8fcf25ea10f83ea128">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_SSHIFT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga186517373a556e620b708e4d30248c21">stm32h563xx.h</a></li>
<li>OCTOSPI_WPTCR_SSHIFT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab3bc3eecc70ab08f523b1ce0aa5bd7d1">stm32h563xx.h</a></li>
<li>OCTOSPI_WTCR_DCYC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42a04cadb00acdc7849264af2b81833a">stm32h563xx.h</a></li>
<li>OCTOSPI_WTCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe194f5040e595c8edd8b62d41d923d4">stm32h563xx.h</a></li>
<li>OCTOSPI_WTCR_DCYC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabfae8312b33fbcbdef5ac38c2f6deccc">stm32h563xx.h</a></li>
<li>ODEN_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">stm32_hal_legacy.h</a></li>
<li>ODSWEN_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2">stm32_hal_legacy.h</a></li>
<li>OPAMP_INVERTINGINPUT_VINM&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc">stm32_hal_legacy.h</a></li>
<li>OPAMP_INVERTINGINPUT_VM0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2">stm32_hal_legacy.h</a></li>
<li>OPAMP_INVERTINGINPUT_VM1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP2&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP3&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e">stm32_hal_legacy.h</a></li>
<li>OPAMP_PGACONNECT_NO&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83">stm32_hal_legacy.h</a></li>
<li>OPAMP_PGACONNECT_VM0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921">stm32_hal_legacy.h</a></li>
<li>OPAMP_PGACONNECT_VM1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_INVERTINGINPUT_VM0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_INVERTINGINPUT_VM1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP2&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP3&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b">stm32_hal_legacy.h</a></li>
<li>OPTIONBYTE_ALL&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#ga242f762f6db284aa457287f8bd74145b">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_BOOT_LOCK&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#ga8b5635a8e16d7fb9f067c3e0b2acd88e">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_BOOTADDR&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#gaf06f5cdab2ceba8dd9c61ca305f92516">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_HDP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#ga2494b5ca226abead21fb6fda8c70b14b">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_OTP_LOCK&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#ga8dbeec0d54c7f468cd0faed416438daa">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_PROD_STATE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#gab269fdaedc96daa9318801d2ef3d81be">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_USER&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5">stm32h5xx_hal_flash_ex.h</a></li>
<li>OPTIONBYTE_WRP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___option___type.html#ga48712a166ea192ddcda0f2653679f9ec">stm32h5xx_hal_flash_ex.h</a></li>
<li>OUTER&#160;:&#160;<a class="el" href="group___c_o_r_t_e_x___exported___macros.html#ga601cfa8ff85c101613fe4d7b02432dbc">stm32h5xx_hal_cortex.h</a></li>
<li>OVR_DATA_OVERWRITTEN&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039">stm32_hal_legacy.h</a></li>
<li>OVR_DATA_PRESERVED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6">stm32_hal_legacy.h</a></li>
<li>OVR_EVENT&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f">stm32_hal_legacy.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
