# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: E:/Ubuntu_source_code_data/ECE_527_MP/mp4/dct/solution2optimize/impl/verilog/DCT.xdc

# IP: ip/DCT_ap_fadd_3_full_dsp_32/DCT_ap_fadd_3_full_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==DCT_ap_fadd_3_full_dsp_32 || ORIG_REF_NAME==DCT_ap_fadd_3_full_dsp_32}]

# IP: ip/DCT_ap_fmul_2_max_dsp_32/DCT_ap_fmul_2_max_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==DCT_ap_fmul_2_max_dsp_32 || ORIG_REF_NAME==DCT_ap_fmul_2_max_dsp_32}]

# IP: ip/DCT_ap_fdiv_14_no_dsp_32/DCT_ap_fdiv_14_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==DCT_ap_fdiv_14_no_dsp_32 || ORIG_REF_NAME==DCT_ap_fdiv_14_no_dsp_32}]
