# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (H:/D1/SystemVerilog-Programming-II/D1/FIR.mpf).  File can not be renamed.
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 11:04:55 on Nov 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end  sim:/test_fir/in
add wave -position end  sim:/test_fir/out
run -all
# Causality operation skipped due to absence of debug database file
