// Seed: 1977992882
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wand  id_4
);
  wire id_6;
  assign id_6 = id_4;
  assign id_3 = -1;
  assign module_1.id_2 = 0;
  parameter id_7 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd66,
    parameter id_4 = 32'd63
) (
    input wor id_0[id_2 : id_4  &&  id_4],
    input wire id_1,
    input wand _id_2,
    input wand id_3,
    input tri0 _id_4,
    output wand id_5
    , id_8,
    input supply0 id_6
);
  union packed {logic id_9;} id_10;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_5,
      id_3
  );
endmodule
