
STM_CLK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086fc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  080088ac  080088ac  000188ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a38  08008a38  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08008a38  08008a38  00018a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a40  08008a40  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a40  08008a40  00018a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a44  08008a44  00018a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08008a48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000b70  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000bd8  20000bd8  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001d36f  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003966  00000000  00000000  0003d44a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000019a8  00000000  00000000  00040db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000142c  00000000  00000000  00042758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000547b  00000000  00000000  00043b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f343  00000000  00000000  00048fff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fa712  00000000  00000000  00068342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000078b8  00000000  00000000  00162a54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000041  00000000  00000000  0016a30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008894 	.word	0x08008894

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08008894 	.word	0x08008894

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <I2C_Scan>:
#include "lcd.h"

void I2C_Scan() {
 800059c:	b5b0      	push	{r4, r5, r7, lr}
 800059e:	b098      	sub	sp, #96	; 0x60
 80005a0:	af00      	add	r7, sp, #0
  char info[] = "Scanning I2C bus...\r\n";
 80005a2:	4b2e      	ldr	r3, [pc, #184]	; (800065c <I2C_Scan+0xc0>)
 80005a4:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005b2:	6020      	str	r0, [r4, #0]
 80005b4:	3404      	adds	r4, #4
 80005b6:	8021      	strh	r1, [r4, #0]
  HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80005b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe17 	bl	80001f0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <I2C_Scan+0xc4>)
 80005d0:	f005 fc51 	bl	8005e76 <HAL_UART_Transmit>

  HAL_StatusTypeDef res;
  for(uint16_t i = 0; i < 128; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80005da:	e02f      	b.n	800063c <I2C_Scan+0xa0>
      res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80005dc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	b299      	uxth	r1, r3
 80005e4:	230a      	movs	r3, #10
 80005e6:	2201      	movs	r2, #1
 80005e8:	481e      	ldr	r0, [pc, #120]	; (8000664 <I2C_Scan+0xc8>)
 80005ea:	f003 f8ed 	bl	80037c8 <HAL_I2C_IsDeviceReady>
 80005ee:	4603      	mov	r3, r0
 80005f0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
      if(res == HAL_OK) {
 80005f4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d113      	bne.n	8000624 <I2C_Scan+0x88>
	  char msg[64];
	  snprintf(msg, sizeof(msg), "0x%02X", i);
 80005fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000600:	1d38      	adds	r0, r7, #4
 8000602:	4a19      	ldr	r2, [pc, #100]	; (8000668 <I2C_Scan+0xcc>)
 8000604:	2140      	movs	r1, #64	; 0x40
 8000606:	f007 f8d7 	bl	80077b8 <sniprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fdef 	bl	80001f0 <strlen>
 8000612:	4603      	mov	r3, r0
 8000614:	b29a      	uxth	r2, r3
 8000616:	1d39      	adds	r1, r7, #4
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <I2C_Scan+0xc4>)
 800061e:	f005 fc2a 	bl	8005e76 <HAL_UART_Transmit>
 8000622:	e006      	b.n	8000632 <I2C_Scan+0x96>
      } else {
	  HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	2201      	movs	r2, #1
 800062a:	4910      	ldr	r1, [pc, #64]	; (800066c <I2C_Scan+0xd0>)
 800062c:	480c      	ldr	r0, [pc, #48]	; (8000660 <I2C_Scan+0xc4>)
 800062e:	f005 fc22 	bl	8005e76 <HAL_UART_Transmit>
  for(uint16_t i = 0; i < 128; i++) {
 8000632:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000636:	3301      	adds	r3, #1
 8000638:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800063c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000640:	2b7f      	cmp	r3, #127	; 0x7f
 8000642:	d9cb      	bls.n	80005dc <I2C_Scan+0x40>
      }
  }

  HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2202      	movs	r2, #2
 800064a:	4909      	ldr	r1, [pc, #36]	; (8000670 <I2C_Scan+0xd4>)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <I2C_Scan+0xc4>)
 800064e:	f005 fc12 	bl	8005e76 <HAL_UART_Transmit>
}
 8000652:	bf00      	nop
 8000654:	3760      	adds	r7, #96	; 0x60
 8000656:	46bd      	mov	sp, r7
 8000658:	bdb0      	pop	{r4, r5, r7, pc}
 800065a:	bf00      	nop
 800065c:	080088bc 	.word	0x080088bc
 8000660:	200003f8 	.word	0x200003f8
 8000664:	200002f8 	.word	0x200002f8
 8000668:	080088ac 	.word	0x080088ac
 800066c:	080088b4 	.word	0x080088b4
 8000670:	080088b8 	.word	0x080088b8

08000674 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	460b      	mov	r3, r1
 8000680:	71bb      	strb	r3, [r7, #6]
 8000682:	4613      	mov	r3, r2
 8000684:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef res;
  for(;;) {
      res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	b299      	uxth	r1, r3
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	2201      	movs	r2, #1
 8000690:	4822      	ldr	r0, [pc, #136]	; (800071c <LCD_SendInternal+0xa8>)
 8000692:	f003 f899 	bl	80037c8 <HAL_I2C_IsDeviceReady>
 8000696:	4603      	mov	r3, r0
 8000698:	73fb      	strb	r3, [r7, #15]
      if(res == HAL_OK)
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d000      	beq.n	80006a2 <LCD_SendInternal+0x2e>
      res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80006a0:	e7f1      	b.n	8000686 <LCD_SendInternal+0x12>
	break;
 80006a2:	bf00      	nop
  }

  uint8_t up = data & 0xF0;
 80006a4:	79bb      	ldrb	r3, [r7, #6]
 80006a6:	f023 030f 	bic.w	r3, r3, #15
 80006aa:	73bb      	strb	r3, [r7, #14]
  uint8_t lo = (data << 4) & 0xF0;
 80006ac:	79bb      	ldrb	r3, [r7, #6]
 80006ae:	011b      	lsls	r3, r3, #4
 80006b0:	737b      	strb	r3, [r7, #13]

  uint8_t data_arr[4];
  data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 80006b2:	7bba      	ldrb	r2, [r7, #14]
 80006b4:	797b      	ldrb	r3, [r7, #5]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 030c 	orr.w	r3, r3, #12
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	723b      	strb	r3, [r7, #8]
  data_arr[1] = up|flags|BACKLIGHT;
 80006c2:	7bba      	ldrb	r2, [r7, #14]
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	727b      	strb	r3, [r7, #9]
  data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 80006d2:	7b7a      	ldrb	r2, [r7, #13]
 80006d4:	797b      	ldrb	r3, [r7, #5]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f043 030c 	orr.w	r3, r3, #12
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	72bb      	strb	r3, [r7, #10]
  data_arr[3] = lo|flags|BACKLIGHT;
 80006e2:	7b7a      	ldrb	r2, [r7, #13]
 80006e4:	797b      	ldrb	r3, [r7, #5]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	72fb      	strb	r3, [r7, #11]

  res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	f107 0208 	add.w	r2, r7, #8
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2304      	movs	r3, #4
 8000702:	4806      	ldr	r0, [pc, #24]	; (800071c <LCD_SendInternal+0xa8>)
 8000704:	f002 ff62 	bl	80035cc <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(LCD_DELAY_MS);
 800070c:	2005      	movs	r0, #5
 800070e:	f001 fa8d 	bl	8001c2c <HAL_Delay>
  return res;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200002f8 	.word	0x200002f8

08000720 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
  LCD_SendInternal(lcd_addr, cmd, 0);
 8000730:	79b9      	ldrb	r1, [r7, #6]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff9c 	bl	8000674 <LCD_SendInternal>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	460a      	mov	r2, r1
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
  LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000754:	79b9      	ldrb	r1, [r7, #6]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2201      	movs	r2, #1
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff ff8a 	bl	8000674 <LCD_SendInternal>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
  // 4-bit mode, 2 lines, 5x7 format
  LCD_SendCommand(lcd_addr, 0b00110000);
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2130      	movs	r1, #48	; 0x30
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff ffd2 	bl	8000720 <LCD_SendCommand>
  // display & cursor home (keep this!)
  LCD_SendCommand(lcd_addr, 0b00000010);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2102      	movs	r1, #2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffcd 	bl	8000720 <LCD_SendCommand>
  // display on, right shift, underline off, blink off
  LCD_SendCommand(lcd_addr, 0b00001100);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	210c      	movs	r1, #12
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffc8 	bl	8000720 <LCD_SendCommand>
  // clear display (optional here)
  LCD_SendCommand(lcd_addr, 0b00000001);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2101      	movs	r1, #1
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffc3 	bl	8000720 <LCD_SendCommand>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	4603      	mov	r3, r0
 80007aa:	6039      	str	r1, [r7, #0]
 80007ac:	71fb      	strb	r3, [r7, #7]
  while(*str) {
 80007ae:	e009      	b.n	80007c4 <LCD_SendString+0x22>
      LCD_SendData(lcd_addr, (uint8_t)(*str));
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	781a      	ldrb	r2, [r3, #0]
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffc3 	bl	8000744 <LCD_SendData>
      str++;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
  while(*str) {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f1      	bne.n	80007b0 <LCD_SendString+0xe>
  }
}
 80007cc:	bf00      	nop
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <init>:

void init() {
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  I2C_Scan();
 80007dc:	f7ff fede 	bl	800059c <I2C_Scan>
  LCD_Init(LCD_ADDR);
 80007e0:	204e      	movs	r0, #78	; 0x4e
 80007e2:	f7ff ffc1 	bl	8000768 <LCD_Init>

  // set address to 0x00
  LCD_SendCommand(LCD_ADDR, 0b10000000);
 80007e6:	2180      	movs	r1, #128	; 0x80
 80007e8:	204e      	movs	r0, #78	; 0x4e
 80007ea:	f7ff ff99 	bl	8000720 <LCD_SendCommand>
  LCD_SendString(LCD_ADDR, " Using 1602 LCD");
 80007ee:	4907      	ldr	r1, [pc, #28]	; (800080c <init+0x34>)
 80007f0:	204e      	movs	r0, #78	; 0x4e
 80007f2:	f7ff ffd6 	bl	80007a2 <LCD_SendString>

  // set address to 0x40
  LCD_SendCommand(LCD_ADDR, 0b11000000);
 80007f6:	21c0      	movs	r1, #192	; 0xc0
 80007f8:	204e      	movs	r0, #78	; 0x4e
 80007fa:	f7ff ff91 	bl	8000720 <LCD_SendCommand>
  LCD_SendString(LCD_ADDR, "  over I2C bus");
 80007fe:	4904      	ldr	r1, [pc, #16]	; (8000810 <init+0x38>)
 8000800:	204e      	movs	r0, #78	; 0x4e
 8000802:	f7ff ffce 	bl	80007a2 <LCD_SendString>
}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	080088d4 	.word	0x080088d4
 8000810:	080088e4 	.word	0x080088e4

08000814 <LCD_Clear>:
      LCD_SendCommand(LCD_ADDR, 0b11000000);
      LCD_SendString(LCD_ADDR, str);
    }
}
void LCD_Clear()
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000818:	2180      	movs	r1, #128	; 0x80
 800081a:	204e      	movs	r0, #78	; 0x4e
 800081c:	f7ff ff80 	bl	8000720 <LCD_SendCommand>
  LCD_SendString(LCD_ADDR, "                ");
 8000820:	4906      	ldr	r1, [pc, #24]	; (800083c <LCD_Clear+0x28>)
 8000822:	204e      	movs	r0, #78	; 0x4e
 8000824:	f7ff ffbd 	bl	80007a2 <LCD_SendString>

  // set address to 0x40
  LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000828:	21c0      	movs	r1, #192	; 0xc0
 800082a:	204e      	movs	r0, #78	; 0x4e
 800082c:	f7ff ff78 	bl	8000720 <LCD_SendCommand>
  LCD_SendString(LCD_ADDR, "                ");
 8000830:	4902      	ldr	r1, [pc, #8]	; (800083c <LCD_Clear+0x28>)
 8000832:	204e      	movs	r0, #78	; 0x4e
 8000834:	f7ff ffb5 	bl	80007a2 <LCD_SendString>
}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	080088f4 	.word	0x080088f4

08000840 <_write>:
#include <stdio.h>
#include "lcd.h"
#include "flash.h"

int _write(int file, char *ptr, int len)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, 500);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	b29a      	uxth	r2, r3
 8000850:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000854:	68b9      	ldr	r1, [r7, #8]
 8000856:	4804      	ldr	r0, [pc, #16]	; (8000868 <_write+0x28>)
 8000858:	f005 fb0d 	bl	8005e76 <HAL_UART_Transmit>
	return len;
 800085c:	687b      	ldr	r3, [r7, #4]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200003f8 	.word	0x200003f8

0800086c <set_time>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_time(uint8_t hh, uint8_t mm, uint8_t ss)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	460b      	mov	r3, r1
 8000878:	71bb      	strb	r3, [r7, #6]
 800087a:	4613      	mov	r3, r2
 800087c:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime;

	sTime.Hours = hh + 1;
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	3301      	adds	r3, #1
 8000882:	b2db      	uxtb	r3, r3
 8000884:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = mm;
 8000886:	79bb      	ldrb	r3, [r7, #6]
 8000888:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ss;
 800088a:	797b      	ldrb	r3, [r7, #5]
 800088c:	73bb      	strb	r3, [r7, #14]
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	2200      	movs	r2, #0
 8000894:	4619      	mov	r1, r3
 8000896:	4803      	ldr	r0, [pc, #12]	; (80008a4 <set_time+0x38>)
 8000898:	f004 fb34 	bl	8004f04 <HAL_RTC_SetTime>
}
 800089c:	bf00      	nop
 800089e:	3720      	adds	r7, #32
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	2000034c 	.word	0x2000034c

080008a8 <set_alarm>:
void set_alarm(uint8_t hh, uint8_t mm, uint8_t ss)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	71fb      	strb	r3, [r7, #7]
 80008b2:	460b      	mov	r3, r1
 80008b4:	71bb      	strb	r3, [r7, #6]
 80008b6:	4613      	mov	r3, r2
 80008b8:	717b      	strb	r3, [r7, #5]

	sAlarm.AlarmTime.Hours = hh;
 80008ba:	4a1d      	ldr	r2, [pc, #116]	; (8000930 <set_alarm+0x88>)
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	7013      	strb	r3, [r2, #0]
	sAlarm.AlarmTime.Minutes = mm;
 80008c0:	4a1b      	ldr	r2, [pc, #108]	; (8000930 <set_alarm+0x88>)
 80008c2:	79bb      	ldrb	r3, [r7, #6]
 80008c4:	7053      	strb	r3, [r2, #1]
	sAlarm.AlarmTime.Seconds = ss;
 80008c6:	4a1a      	ldr	r2, [pc, #104]	; (8000930 <set_alarm+0x88>)
 80008c8:	797b      	ldrb	r3, [r7, #5]
 80008ca:	7093      	strb	r3, [r2, #2]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 80008cc:	4b18      	ldr	r3, [pc, #96]	; (8000930 <set_alarm+0x88>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
	sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80008d2:	4b17      	ldr	r3, [pc, #92]	; (8000930 <set_alarm+0x88>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	70da      	strb	r2, [r3, #3]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008d8:	4b15      	ldr	r3, [pc, #84]	; (8000930 <set_alarm+0x88>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008de:	4b14      	ldr	r3, [pc, #80]	; (8000930 <set_alarm+0x88>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 80008e4:	4b12      	ldr	r3, [pc, #72]	; (8000930 <set_alarm+0x88>)
 80008e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80008ea:	615a      	str	r2, [r3, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80008ec:	4b10      	ldr	r3, [pc, #64]	; (8000930 <set_alarm+0x88>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80008f2:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <set_alarm+0x88>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	61da      	str	r2, [r3, #28]
	sAlarm.AlarmDateWeekDay = 0x1;
 80008f8:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <set_alarm+0x88>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	f883 2020 	strb.w	r2, [r3, #32]
	sAlarm.Alarm = RTC_ALARM_A;
 8000900:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <set_alarm+0x88>)
 8000902:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000906:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000908:	2201      	movs	r2, #1
 800090a:	4909      	ldr	r1, [pc, #36]	; (8000930 <set_alarm+0x88>)
 800090c:	4809      	ldr	r0, [pc, #36]	; (8000934 <set_alarm+0x8c>)
 800090e:	f004 fc17 	bl	8005140 <HAL_RTC_SetAlarm_IT>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <set_alarm+0x74>
	{
		Error_Handler();
 8000918:	f000 fd26 	bl	8001368 <Error_Handler>
	}
	HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 800091c:	2200      	movs	r2, #0
 800091e:	4904      	ldr	r1, [pc, #16]	; (8000930 <set_alarm+0x88>)
 8000920:	4804      	ldr	r0, [pc, #16]	; (8000934 <set_alarm+0x8c>)
 8000922:	f004 fc0d 	bl	8005140 <HAL_RTC_SetAlarm_IT>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000948 	.word	0x20000948
 8000934:	2000034c 	.word	0x2000034c

08000938 <set_date>:
void set_date(uint8_t ww, uint8_t mm, uint8_t dd, uint8_t yy)
{
 8000938:	b590      	push	{r4, r7, lr}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	4604      	mov	r4, r0
 8000940:	4608      	mov	r0, r1
 8000942:	4611      	mov	r1, r2
 8000944:	461a      	mov	r2, r3
 8000946:	4623      	mov	r3, r4
 8000948:	71fb      	strb	r3, [r7, #7]
 800094a:	4603      	mov	r3, r0
 800094c:	71bb      	strb	r3, [r7, #6]
 800094e:	460b      	mov	r3, r1
 8000950:	717b      	strb	r3, [r7, #5]
 8000952:	4613      	mov	r3, r2
 8000954:	713b      	strb	r3, [r7, #4]
	RTC_DateTypeDef sDate;

	sDate.WeekDay = ww;
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	733b      	strb	r3, [r7, #12]
	sDate.Month = mm;
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	737b      	strb	r3, [r7, #13]
	sDate.Date = dd;
 800095e:	797b      	ldrb	r3, [r7, #5]
 8000960:	73bb      	strb	r3, [r7, #14]
	sDate.Year = yy;
 8000962:	793b      	ldrb	r3, [r7, #4]
 8000964:	73fb      	strb	r3, [r7, #15]
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000966:	f107 030c 	add.w	r3, r7, #12
 800096a:	2200      	movs	r2, #0
 800096c:	4619      	mov	r1, r3
 800096e:	4803      	ldr	r0, [pc, #12]	; (800097c <set_date+0x44>)
 8000970:	f004 fb62 	bl	8005038 <HAL_RTC_SetDate>
}
 8000974:	bf00      	nop
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bd90      	pop	{r4, r7, pc}
 800097c:	2000034c 	.word	0x2000034c

08000980 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000984:	f001 f8e0 	bl	8001b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000988:	f000 f84a 	bl	8000a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800098c:	f000 fb34 	bl	8000ff8 <MX_GPIO_Init>
  MX_ETH_Init();
 8000990:	f000 f940 	bl	8000c14 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000994:	f000 fad8 	bl	8000f48 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000998:	f000 fb00 	bl	8000f9c <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 800099c:	f000 f988 	bl	8000cb0 <MX_I2C1_Init>
  MX_RTC_Init();
 80009a0:	f000 f9c6 	bl	8000d30 <MX_RTC_Init>
  MX_TIM2_Init();
 80009a4:	f000 fa58 	bl	8000e58 <MX_TIM2_Init>
  MX_UART4_Init();
 80009a8:	f000 faa4 	bl	8000ef4 <MX_UART4_Init>
  MX_ADC1_Init();
 80009ac:	f000 f8e0 	bl	8000b70 <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80009b0:	f000 f8a2 	bl	8000af8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_IT(&hadc1);
 80009b4:	4813      	ldr	r0, [pc, #76]	; (8000a04 <main+0x84>)
 80009b6:	f001 f9a1 	bl	8001cfc <HAL_ADC_Start_IT>
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rx3Data, sizeof(rx3Data));
 80009ba:	2201      	movs	r2, #1
 80009bc:	4912      	ldr	r1, [pc, #72]	; (8000a08 <main+0x88>)
 80009be:	4813      	ldr	r0, [pc, #76]	; (8000a0c <main+0x8c>)
 80009c0:	f005 fb30 	bl	8006024 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, (uint8_t*)&rx4Data, sizeof(rx4Data));
 80009c4:	2201      	movs	r2, #1
 80009c6:	4912      	ldr	r1, [pc, #72]	; (8000a10 <main+0x90>)
 80009c8:	4812      	ldr	r0, [pc, #72]	; (8000a14 <main+0x94>)
 80009ca:	f005 fb2b 	bl	8006024 <HAL_UART_Receive_IT>

	//unsigned int value, addr = FLASH_USER_START_ADDR, cnt = 0;
	//unsigned char buf[30];
	HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 80009ce:	2200      	movs	r2, #0
 80009d0:	4911      	ldr	r1, [pc, #68]	; (8000a18 <main+0x98>)
 80009d2:	4812      	ldr	r0, [pc, #72]	; (8000a1c <main+0x9c>)
 80009d4:	f004 fbb4 	bl	8005140 <HAL_RTC_SetAlarm_IT>
	init();
 80009d8:	f7ff fefe 	bl	80007d8 <init>
	LCD_Clear();
 80009dc:	f7ff ff1a 	bl	8000814 <LCD_Clear>
	set_date(RTC_WEEKDAY_MONDAY, 11, 8, 23);
 80009e0:	2317      	movs	r3, #23
 80009e2:	2208      	movs	r2, #8
 80009e4:	210b      	movs	r1, #11
 80009e6:	2001      	movs	r0, #1
 80009e8:	f7ff ffa6 	bl	8000938 <set_date>
	set_time(14,10,0);
 80009ec:	2200      	movs	r2, #0
 80009ee:	210a      	movs	r1, #10
 80009f0:	200e      	movs	r0, #14
 80009f2:	f7ff ff3b 	bl	800086c <set_time>
	set_alarm(0, 0, 5);
 80009f6:	2205      	movs	r2, #5
 80009f8:	2100      	movs	r1, #0
 80009fa:	2000      	movs	r0, #0
 80009fc:	f7ff ff54 	bl	80008a8 <set_alarm>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a00:	e7fe      	b.n	8000a00 <main+0x80>
 8000a02:	bf00      	nop
 8000a04:	20000200 	.word	0x20000200
 8000a08:	20000084 	.word	0x20000084
 8000a0c:	200003f8 	.word	0x200003f8
 8000a10:	20000085 	.word	0x20000085
 8000a14:	200003b4 	.word	0x200003b4
 8000a18:	20000948 	.word	0x20000948
 8000a1c:	2000034c 	.word	0x2000034c

08000a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b094      	sub	sp, #80	; 0x50
 8000a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a26:	f107 0320 	add.w	r3, r7, #32
 8000a2a:	2230      	movs	r2, #48	; 0x30
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f006 ffee 	bl	8007a10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	4b29      	ldr	r3, [pc, #164]	; (8000af0 <SystemClock_Config+0xd0>)
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4c:	4a28      	ldr	r2, [pc, #160]	; (8000af0 <SystemClock_Config+0xd0>)
 8000a4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a52:	6413      	str	r3, [r2, #64]	; 0x40
 8000a54:	4b26      	ldr	r3, [pc, #152]	; (8000af0 <SystemClock_Config+0xd0>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a60:	2300      	movs	r3, #0
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	4b23      	ldr	r3, [pc, #140]	; (8000af4 <SystemClock_Config+0xd4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a22      	ldr	r2, [pc, #136]	; (8000af4 <SystemClock_Config+0xd4>)
 8000a6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a6e:	6013      	str	r3, [r2, #0]
 8000a70:	4b20      	ldr	r3, [pc, #128]	; (8000af4 <SystemClock_Config+0xd4>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a78:	607b      	str	r3, [r7, #4]
 8000a7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000a7c:	2305      	movs	r3, #5
 8000a7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a86:	2301      	movs	r3, #1
 8000a88:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a94:	2304      	movs	r3, #4
 8000a96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a98:	23a8      	movs	r3, #168	; 0xa8
 8000a9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000aa0:	2307      	movs	r3, #7
 8000aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa4:	f107 0320 	add.w	r3, r7, #32
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f003 fb5d 	bl	8004168 <HAL_RCC_OscConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ab4:	f000 fc58 	bl	8001368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ab8:	230f      	movs	r3, #15
 8000aba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000abc:	2302      	movs	r3, #2
 8000abe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ac4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ac8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ace:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	2105      	movs	r1, #5
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f003 fdbe 	bl	8004658 <HAL_RCC_ClockConfig>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ae2:	f000 fc41 	bl	8001368 <Error_Handler>
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	3750      	adds	r7, #80	; 0x50
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40007000 	.word	0x40007000

08000af8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2100      	movs	r1, #0
 8000b00:	201c      	movs	r0, #28
 8000b02:	f001 fe1e 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b06:	201c      	movs	r0, #28
 8000b08:	f001 fe37 	bl	800277a <HAL_NVIC_EnableIRQ>
  /* RTC_Alarm_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	2029      	movs	r0, #41	; 0x29
 8000b12:	f001 fe16 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000b16:	2029      	movs	r0, #41	; 0x29
 8000b18:	f001 fe2f 	bl	800277a <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2100      	movs	r1, #0
 8000b20:	2017      	movs	r0, #23
 8000b22:	f001 fe0e 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b26:	2017      	movs	r0, #23
 8000b28:	f001 fe27 	bl	800277a <HAL_NVIC_EnableIRQ>
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2012      	movs	r0, #18
 8000b32:	f001 fe06 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b36:	2012      	movs	r0, #18
 8000b38:	f001 fe1f 	bl	800277a <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2100      	movs	r1, #0
 8000b40:	2027      	movs	r0, #39	; 0x27
 8000b42:	f001 fdfe 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000b46:	2027      	movs	r0, #39	; 0x27
 8000b48:	f001 fe17 	bl	800277a <HAL_NVIC_EnableIRQ>
  /* UART4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2100      	movs	r1, #0
 8000b50:	2034      	movs	r0, #52	; 0x34
 8000b52:	f001 fdf6 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000b56:	2034      	movs	r0, #52	; 0x34
 8000b58:	f001 fe0f 	bl	800277a <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2028      	movs	r0, #40	; 0x28
 8000b62:	f001 fdee 	bl	8002742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b66:	2028      	movs	r0, #40	; 0x28
 8000b68:	f001 fe07 	bl	800277a <HAL_NVIC_EnableIRQ>
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b76:	463b      	mov	r3, r7
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000b82:	4b21      	ldr	r3, [pc, #132]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000b84:	4a21      	ldr	r2, [pc, #132]	; (8000c0c <MX_ADC1_Init+0x9c>)
 8000b86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b88:	4b1f      	ldr	r3, [pc, #124]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000b8a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000b8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b90:	4b1d      	ldr	r3, [pc, #116]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000b96:	4b1c      	ldr	r3, [pc, #112]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ba2:	4b19      	ldr	r3, [pc, #100]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000baa:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bb0:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bb2:	4a17      	ldr	r2, [pc, #92]	; (8000c10 <MX_ADC1_Init+0xa0>)
 8000bb4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bca:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bd0:	480d      	ldr	r0, [pc, #52]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bd2:	f001 f84f 	bl	8001c74 <HAL_ADC_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000bdc:	f000 fbc4 	bl	8001368 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000be0:	2303      	movs	r3, #3
 8000be2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000be4:	2301      	movs	r3, #1
 8000be6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bec:	463b      	mov	r3, r7
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4805      	ldr	r0, [pc, #20]	; (8000c08 <MX_ADC1_Init+0x98>)
 8000bf2:	f001 fa93 	bl	800211c <HAL_ADC_ConfigChannel>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000bfc:	f000 fbb4 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c00:	bf00      	nop
 8000c02:	3710      	adds	r7, #16
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000200 	.word	0x20000200
 8000c0c:	40012000 	.word	0x40012000
 8000c10:	0f000001 	.word	0x0f000001

08000c14 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000c18:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c1a:	4a20      	ldr	r2, [pc, #128]	; (8000c9c <MX_ETH_Init+0x88>)
 8000c1c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000c1e:	4b20      	ldr	r3, [pc, #128]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000c24:	4b1e      	ldr	r3, [pc, #120]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c26:	2280      	movs	r2, #128	; 0x80
 8000c28:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000c2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c2c:	22e1      	movs	r2, #225	; 0xe1
 8000c2e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000c30:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000c36:	4b1a      	ldr	r3, [pc, #104]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000c3c:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c42:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c44:	4a16      	ldr	r2, [pc, #88]	; (8000ca0 <MX_ETH_Init+0x8c>)
 8000c46:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000c48:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c4a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000c4e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000c50:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c52:	4a14      	ldr	r2, [pc, #80]	; (8000ca4 <MX_ETH_Init+0x90>)
 8000c54:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000c56:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c58:	4a13      	ldr	r2, [pc, #76]	; (8000ca8 <MX_ETH_Init+0x94>)
 8000c5a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000c5c:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c5e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000c62:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000c64:	480c      	ldr	r0, [pc, #48]	; (8000c98 <MX_ETH_Init+0x84>)
 8000c66:	f001 fe35 	bl	80028d4 <HAL_ETH_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000c70:	f000 fb7a 	bl	8001368 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000c74:	2238      	movs	r2, #56	; 0x38
 8000c76:	2100      	movs	r1, #0
 8000c78:	480c      	ldr	r0, [pc, #48]	; (8000cac <MX_ETH_Init+0x98>)
 8000c7a:	f006 fec9 	bl	8007a10 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <MX_ETH_Init+0x98>)
 8000c80:	2221      	movs	r2, #33	; 0x21
 8000c82:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000c84:	4b09      	ldr	r3, [pc, #36]	; (8000cac <MX_ETH_Init+0x98>)
 8000c86:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000c8a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000c8c:	4b07      	ldr	r3, [pc, #28]	; (8000cac <MX_ETH_Init+0x98>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000248 	.word	0x20000248
 8000c9c:	40028000 	.word	0x40028000
 8000ca0:	20000a7c 	.word	0x20000a7c
 8000ca4:	20000160 	.word	0x20000160
 8000ca8:	200000c0 	.word	0x200000c0
 8000cac:	20000088 	.word	0x20000088

08000cb0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cb6:	4a1c      	ldr	r2, [pc, #112]	; (8000d28 <MX_I2C1_Init+0x78>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cbc:	4a1b      	ldr	r2, [pc, #108]	; (8000d2c <MX_I2C1_Init+0x7c>)
 8000cbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cc0:	4b18      	ldr	r3, [pc, #96]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ccc:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cd2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cd4:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cda:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ce0:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cec:	480d      	ldr	r0, [pc, #52]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000cee:	f002 fb29 	bl	8003344 <HAL_I2C_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000cf8:	f000 fb36 	bl	8001368 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4809      	ldr	r0, [pc, #36]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000d00:	f003 f899 	bl	8003e36 <HAL_I2CEx_ConfigAnalogFilter>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000d0a:	f000 fb2d 	bl	8001368 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4804      	ldr	r0, [pc, #16]	; (8000d24 <MX_I2C1_Init+0x74>)
 8000d12:	f003 f8cc 	bl	8003eae <HAL_I2CEx_ConfigDigitalFilter>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000d1c:	f000 fb24 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	200002f8 	.word	0x200002f8
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	000186a0 	.word	0x000186a0

08000d30 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b090      	sub	sp, #64	; 0x40
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d46:	2300      	movs	r3, #0
 8000d48:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d4a:	463b      	mov	r3, r7
 8000d4c:	2228      	movs	r2, #40	; 0x28
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f006 fe5d 	bl	8007a10 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d56:	4b3d      	ldr	r3, [pc, #244]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d58:	4a3d      	ldr	r2, [pc, #244]	; (8000e50 <MX_RTC_Init+0x120>)
 8000d5a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000d5c:	4b3b      	ldr	r3, [pc, #236]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d5e:	2240      	movs	r2, #64	; 0x40
 8000d60:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d62:	4b3a      	ldr	r3, [pc, #232]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d64:	227f      	movs	r2, #127	; 0x7f
 8000d66:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d68:	4b38      	ldr	r3, [pc, #224]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d6a:	22ff      	movs	r2, #255	; 0xff
 8000d6c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d6e:	4b37      	ldr	r3, [pc, #220]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d74:	4b35      	ldr	r3, [pc, #212]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d7a:	4b34      	ldr	r3, [pc, #208]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d80:	4832      	ldr	r0, [pc, #200]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000d82:	f004 f849 	bl	8004e18 <HAL_RTC_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000d8c:	f000 faec 	bl	8001368 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000d90:	2301      	movs	r3, #1
 8000d92:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000da8:	2300      	movs	r3, #0
 8000daa:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dac:	2300      	movs	r3, #0
 8000dae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000db0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000db4:	2201      	movs	r2, #1
 8000db6:	4619      	mov	r1, r3
 8000db8:	4824      	ldr	r0, [pc, #144]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000dba:	f004 f8a3 	bl	8004f04 <HAL_RTC_SetTime>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000dc4:	f000 fad0 	bl	8001368 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000de0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000de4:	2201      	movs	r2, #1
 8000de6:	4619      	mov	r1, r3
 8000de8:	4818      	ldr	r0, [pc, #96]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000dea:	f004 f925 	bl	8005038 <HAL_RTC_SetDate>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000df4:	f000 fab8 	bl	8001368 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	70fb      	strb	r3, [r7, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000e14:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <MX_RTC_Init+0x124>)
 8000e16:	617b      	str	r3, [r7, #20]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e20:	2301      	movs	r3, #1
 8000e22:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e2a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e2c:	463b      	mov	r3, r7
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4619      	mov	r1, r3
 8000e32:	4806      	ldr	r0, [pc, #24]	; (8000e4c <MX_RTC_Init+0x11c>)
 8000e34:	f004 f984 	bl	8005140 <HAL_RTC_SetAlarm_IT>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_RTC_Init+0x112>
  {
    Error_Handler();
 8000e3e:	f000 fa93 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e42:	bf00      	nop
 8000e44:	3740      	adds	r7, #64	; 0x40
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2000034c 	.word	0x2000034c
 8000e50:	40002800 	.word	0x40002800
 8000e54:	80808000 	.word	0x80808000

08000e58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e5e:	f107 0308 	add.w	r3, r7, #8
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e6c:	463b      	mov	r3, r7
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e74:	4b1e      	ldr	r3, [pc, #120]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000e76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000e7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000e7e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000e82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e84:	4b1a      	ldr	r3, [pc, #104]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8000e8a:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000e8c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000e90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e92:	4b17      	ldr	r3, [pc, #92]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e98:	4b15      	ldr	r3, [pc, #84]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e9e:	4814      	ldr	r0, [pc, #80]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000ea0:	f004 fb81 	bl	80055a6 <HAL_TIM_Base_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000eaa:	f000 fa5d 	bl	8001368 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	4619      	mov	r1, r3
 8000eba:	480d      	ldr	r0, [pc, #52]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000ebc:	f004 fcca 	bl	8005854 <HAL_TIM_ConfigClockSource>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ec6:	f000 fa4f 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ed2:	463b      	mov	r3, r7
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4806      	ldr	r0, [pc, #24]	; (8000ef0 <MX_TIM2_Init+0x98>)
 8000ed8:	f004 fef0 	bl	8005cbc <HAL_TIMEx_MasterConfigSynchronization>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000ee2:	f000 fa41 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	2000036c 	.word	0x2000036c

08000ef4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <MX_UART4_Init+0x50>)
 8000efc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f00:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000f04:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f06:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f12:	4b0b      	ldr	r3, [pc, #44]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f18:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f1a:	220c      	movs	r2, #12
 8000f1c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f1e:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f24:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f2a:	4805      	ldr	r0, [pc, #20]	; (8000f40 <MX_UART4_Init+0x4c>)
 8000f2c:	f004 ff56 	bl	8005ddc <HAL_UART_Init>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000f36:	f000 fa17 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200003b4 	.word	0x200003b4
 8000f44:	40004c00 	.word	0x40004c00

08000f48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f4e:	4a12      	ldr	r2, [pc, #72]	; (8000f98 <MX_USART3_UART_Init+0x50>)
 8000f50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f66:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f6e:	220c      	movs	r2, #12
 8000f70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f72:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f7e:	4805      	ldr	r0, [pc, #20]	; (8000f94 <MX_USART3_UART_Init+0x4c>)
 8000f80:	f004 ff2c 	bl	8005ddc <HAL_UART_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f8a:	f000 f9ed 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200003f8 	.word	0x200003f8
 8000f98:	40004800 	.word	0x40004800

08000f9c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fa2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000fa6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000fa8:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000faa:	2204      	movs	r2, #4
 8000fac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000fae:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000fba:	4b0e      	ldr	r3, [pc, #56]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000fcc:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000fd2:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000fde:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fe0:	f002 ffa4 	bl	8003f2c <HAL_PCD_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000fea:	f000 f9bd 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	2000043c 	.word	0x2000043c

08000ff8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08c      	sub	sp, #48	; 0x30
 8000ffc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
 8001012:	4b52      	ldr	r3, [pc, #328]	; (800115c <MX_GPIO_Init+0x164>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a51      	ldr	r2, [pc, #324]	; (800115c <MX_GPIO_Init+0x164>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b4f      	ldr	r3, [pc, #316]	; (800115c <MX_GPIO_Init+0x164>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	61bb      	str	r3, [r7, #24]
 8001028:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
 800102e:	4b4b      	ldr	r3, [pc, #300]	; (800115c <MX_GPIO_Init+0x164>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a4a      	ldr	r2, [pc, #296]	; (800115c <MX_GPIO_Init+0x164>)
 8001034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b48      	ldr	r3, [pc, #288]	; (800115c <MX_GPIO_Init+0x164>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	4b44      	ldr	r3, [pc, #272]	; (800115c <MX_GPIO_Init+0x164>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a43      	ldr	r2, [pc, #268]	; (800115c <MX_GPIO_Init+0x164>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b41      	ldr	r3, [pc, #260]	; (800115c <MX_GPIO_Init+0x164>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	4b3d      	ldr	r3, [pc, #244]	; (800115c <MX_GPIO_Init+0x164>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a3c      	ldr	r2, [pc, #240]	; (800115c <MX_GPIO_Init+0x164>)
 800106c:	f043 0302 	orr.w	r3, r3, #2
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b3a      	ldr	r3, [pc, #232]	; (800115c <MX_GPIO_Init+0x164>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	4b36      	ldr	r3, [pc, #216]	; (800115c <MX_GPIO_Init+0x164>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a35      	ldr	r2, [pc, #212]	; (800115c <MX_GPIO_Init+0x164>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b33      	ldr	r3, [pc, #204]	; (800115c <MX_GPIO_Init+0x164>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	4b2f      	ldr	r3, [pc, #188]	; (800115c <MX_GPIO_Init+0x164>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a2e      	ldr	r2, [pc, #184]	; (800115c <MX_GPIO_Init+0x164>)
 80010a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b2c      	ldr	r3, [pc, #176]	; (800115c <MX_GPIO_Init+0x164>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	f244 0181 	movw	r1, #16513	; 0x4081
 80010bc:	4828      	ldr	r0, [pc, #160]	; (8001160 <MX_GPIO_Init+0x168>)
 80010be:	f002 f8f5 	bl	80032ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2140      	movs	r1, #64	; 0x40
 80010c6:	4827      	ldr	r0, [pc, #156]	; (8001164 <MX_GPIO_Init+0x16c>)
 80010c8:	f002 f8f0 	bl	80032ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80010cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80010d2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80010d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	4619      	mov	r1, r3
 80010e2:	4821      	ldr	r0, [pc, #132]	; (8001168 <MX_GPIO_Init+0x170>)
 80010e4:	f001 ff1e 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80010e8:	f244 0381 	movw	r3, #16513	; 0x4081
 80010ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f6:	2300      	movs	r3, #0
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	4619      	mov	r1, r3
 8001100:	4817      	ldr	r0, [pc, #92]	; (8001160 <MX_GPIO_Init+0x168>)
 8001102:	f001 ff0f 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001106:	2340      	movs	r3, #64	; 0x40
 8001108:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001116:	f107 031c 	add.w	r3, r7, #28
 800111a:	4619      	mov	r1, r3
 800111c:	4811      	ldr	r0, [pc, #68]	; (8001164 <MX_GPIO_Init+0x16c>)
 800111e:	f001 ff01 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001126:	2300      	movs	r3, #0
 8001128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	4619      	mov	r1, r3
 8001134:	480b      	ldr	r0, [pc, #44]	; (8001164 <MX_GPIO_Init+0x16c>)
 8001136:	f001 fef5 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800113a:	2380      	movs	r3, #128	; 0x80
 800113c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800113e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001142:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001148:	f107 031c 	add.w	r3, r7, #28
 800114c:	4619      	mov	r1, r3
 800114e:	4807      	ldr	r0, [pc, #28]	; (800116c <MX_GPIO_Init+0x174>)
 8001150:	f001 fee8 	bl	8002f24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001154:	bf00      	nop
 8001156:	3730      	adds	r7, #48	; 0x30
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40023800 	.word	0x40023800
 8001160:	40020400 	.word	0x40020400
 8001164:	40021800 	.word	0x40021800
 8001168:	40020800 	.word	0x40020800
 800116c:	40020c00 	.word	0x40020c00

08001170 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD2_Pin|LD3_Pin);
 8001178:	f244 0181 	movw	r1, #16513	; 0x4081
 800117c:	4804      	ldr	r0, [pc, #16]	; (8001190 <HAL_RTC_AlarmAEventCallback+0x20>)
 800117e:	f002 f8ae 	bl	80032de <HAL_GPIO_TogglePin>
	printf("RINGRINGRINGRING!!!!!!!!!!!!!!!!!!!!\r\n");
 8001182:	4804      	ldr	r0, [pc, #16]	; (8001194 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001184:	f006 fb10 	bl	80077a8 <puts>
}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40020400 	.word	0x40020400
 8001194:	08008938 	.word	0x08008938

08001198 <HAL_GPIO_EXTI_Callback>:
unsigned int stime, etime = 0, interval, ctime;
unsigned char buf[120];

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af02      	add	r7, sp, #8
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]
	//stime = HAL_GetTick();
	// joystick switch
	GPIO_PinState pinstate;

	if(GPIO_Pin == USER_Btn_Pin)
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011a8:	d134      	bne.n	8001214 <HAL_GPIO_EXTI_Callback+0x7c>
	{
		stime = HAL_GetTick();
 80011aa:	f000 fd33 	bl	8001c14 <HAL_GetTick>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a1a      	ldr	r2, [pc, #104]	; (800121c <HAL_GPIO_EXTI_Callback+0x84>)
 80011b2:	6013      	str	r3, [r2, #0]
		interval = stime - etime;
 80011b4:	4b19      	ldr	r3, [pc, #100]	; (800121c <HAL_GPIO_EXTI_Callback+0x84>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <HAL_GPIO_EXTI_Callback+0x88>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	4a19      	ldr	r2, [pc, #100]	; (8001224 <HAL_GPIO_EXTI_Callback+0x8c>)
 80011c0:	6013      	str	r3, [r2, #0]
		etime = stime;
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <HAL_GPIO_EXTI_Callback+0x84>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a16      	ldr	r2, [pc, #88]	; (8001220 <HAL_GPIO_EXTI_Callback+0x88>)
 80011c8:	6013      	str	r3, [r2, #0]
		memset(buf,0, sizeof(buf));
 80011ca:	2278      	movs	r2, #120	; 0x78
 80011cc:	2100      	movs	r1, #0
 80011ce:	4816      	ldr	r0, [pc, #88]	; (8001228 <HAL_GPIO_EXTI_Callback+0x90>)
 80011d0:	f006 fc1e 	bl	8007a10 <memset>
		pinstate = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80011d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d8:	4814      	ldr	r0, [pc, #80]	; (800122c <HAL_GPIO_EXTI_Callback+0x94>)
 80011da:	f002 f84f 	bl	800327c <HAL_GPIO_ReadPin>
 80011de:	4603      	mov	r3, r0
 80011e0:	73fb      	strb	r3, [r7, #15]
		if(pinstate == GPIO_PIN_SET)
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d104      	bne.n	80011f2 <HAL_GPIO_EXTI_Callback+0x5a>
		{
			sprintf(buf, "rising\r\n");
 80011e8:	4911      	ldr	r1, [pc, #68]	; (8001230 <HAL_GPIO_EXTI_Callback+0x98>)
 80011ea:	480f      	ldr	r0, [pc, #60]	; (8001228 <HAL_GPIO_EXTI_Callback+0x90>)
 80011ec:	f006 fb18 	bl	8007820 <siprintf>
			sprintf(buf, "fallin\r\nstime = %d\r\ninterval = %d\r\netime = %d\r\n---------\r\n", stime, interval, etime);
			HAL_UART_Transmit_IT(&huart3, buf, sizeof(buf));
		}

	}
}
 80011f0:	e010      	b.n	8001214 <HAL_GPIO_EXTI_Callback+0x7c>
			sprintf(buf, "fallin\r\nstime = %d\r\ninterval = %d\r\netime = %d\r\n---------\r\n", stime, interval, etime);
 80011f2:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_GPIO_EXTI_Callback+0x84>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_GPIO_EXTI_Callback+0x8c>)
 80011f8:	6819      	ldr	r1, [r3, #0]
 80011fa:	4b09      	ldr	r3, [pc, #36]	; (8001220 <HAL_GPIO_EXTI_Callback+0x88>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	460b      	mov	r3, r1
 8001202:	490c      	ldr	r1, [pc, #48]	; (8001234 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001204:	4808      	ldr	r0, [pc, #32]	; (8001228 <HAL_GPIO_EXTI_Callback+0x90>)
 8001206:	f006 fb0b 	bl	8007820 <siprintf>
			HAL_UART_Transmit_IT(&huart3, buf, sizeof(buf));
 800120a:	2278      	movs	r2, #120	; 0x78
 800120c:	4906      	ldr	r1, [pc, #24]	; (8001228 <HAL_GPIO_EXTI_Callback+0x90>)
 800120e:	480a      	ldr	r0, [pc, #40]	; (8001238 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001210:	f004 fec3 	bl	8005f9a <HAL_UART_Transmit_IT>
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200009f8 	.word	0x200009f8
 8001220:	200009fc 	.word	0x200009fc
 8001224:	20000a00 	.word	0x20000a00
 8001228:	20000a04 	.word	0x20000a04
 800122c:	40020800 	.word	0x40020800
 8001230:	08008960 	.word	0x08008960
 8001234:	0800896c 	.word	0x0800896c
 8001238:	200003f8 	.word	0x200003f8

0800123c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a09      	ldr	r2, [pc, #36]	; (8001270 <HAL_ADC_ConvCpltCallback+0x34>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d10c      	bne.n	8001268 <HAL_ADC_ConvCpltCallback+0x2c>
	{
		adc1_val = HAL_ADC_GetValue(&hadc1);
 800124e:	4809      	ldr	r0, [pc, #36]	; (8001274 <HAL_ADC_ConvCpltCallback+0x38>)
 8001250:	f000 ff42 	bl	80020d8 <HAL_ADC_GetValue>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <HAL_ADC_ConvCpltCallback+0x3c>)
 800125a:	601a      	str	r2, [r3, #0]
		printf("ADC1: %d", adc1_val);
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <HAL_ADC_ConvCpltCallback+0x3c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	; (800127c <HAL_ADC_ConvCpltCallback+0x40>)
 8001264:	f006 fa3a 	bl	80076dc <iprintf>
	}
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40012000 	.word	0x40012000
 8001274:	20000200 	.word	0x20000200
 8001278:	200009f4 	.word	0x200009f4
 800127c:	080089a8 	.word	0x080089a8

08001280 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	// From COM3 ->(UART3)ST(UART4) ->BLE
	if(huart->Instance == USART3)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a2c      	ldr	r2, [pc, #176]	; (8001340 <HAL_UART_RxCpltCallback+0xc0>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d141      	bne.n	8001316 <HAL_UART_RxCpltCallback+0x96>
	{
		// received enter key
		if(rx3Data == '\r' || ble.cur_BLE_Index > 64)
 8001292:	4b2c      	ldr	r3, [pc, #176]	; (8001344 <HAL_UART_RxCpltCallback+0xc4>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b0d      	cmp	r3, #13
 8001298:	d004      	beq.n	80012a4 <HAL_UART_RxCpltCallback+0x24>
 800129a:	4b2b      	ldr	r3, [pc, #172]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 800129c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012a0:	2b40      	cmp	r3, #64	; 0x40
 80012a2:	d91c      	bls.n	80012de <HAL_UART_RxCpltCallback+0x5e>
		{
			printf("\r\n send following data to BLE \r\n");
 80012a4:	4829      	ldr	r0, [pc, #164]	; (800134c <HAL_UART_RxCpltCallback+0xcc>)
 80012a6:	f006 fa7f 	bl	80077a8 <puts>
			printf(ble.bleBuffer);
 80012aa:	4827      	ldr	r0, [pc, #156]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012ac:	f006 fa16 	bl	80076dc <iprintf>
			printf("\r\n");
 80012b0:	4827      	ldr	r0, [pc, #156]	; (8001350 <HAL_UART_RxCpltCallback+0xd0>)
 80012b2:	f006 fa79 	bl	80077a8 <puts>
			HAL_UART_Transmit(&huart4, (uint8_t*)&ble.bleBuffer, ble.cur_BLE_Index, 500);
 80012b6:	4b24      	ldr	r3, [pc, #144]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012bc:	b29a      	uxth	r2, r3
 80012be:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012c2:	4921      	ldr	r1, [pc, #132]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012c4:	4823      	ldr	r0, [pc, #140]	; (8001354 <HAL_UART_RxCpltCallback+0xd4>)
 80012c6:	f004 fdd6 	bl	8005e76 <HAL_UART_Transmit>
			memset(ble.bleBuffer, 0, sizeof(ble.bleBuffer)/sizeof(ble.bleBuffer[0]));
 80012ca:	2240      	movs	r2, #64	; 0x40
 80012cc:	2100      	movs	r1, #0
 80012ce:	481e      	ldr	r0, [pc, #120]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012d0:	f006 fb9e 	bl	8007a10 <memset>
			ble.cur_BLE_Index = 0;
 80012d4:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 80012dc:	e015      	b.n	800130a <HAL_UART_RxCpltCallback+0x8a>
		}
		else
		{

			ble.bleBuffer[ble.cur_BLE_Index] = rx3Data;
 80012de:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <HAL_UART_RxCpltCallback+0xc4>)
 80012e8:	7819      	ldrb	r1, [r3, #0]
 80012ea:	4b17      	ldr	r3, [pc, #92]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012ec:	5499      	strb	r1, [r3, r2]
			printf("collecting: %c\r\n", (char)rx3Data);
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <HAL_UART_RxCpltCallback+0xc4>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	4619      	mov	r1, r3
 80012f4:	4818      	ldr	r0, [pc, #96]	; (8001358 <HAL_UART_RxCpltCallback+0xd8>)
 80012f6:	f006 f9f1 	bl	80076dc <iprintf>
			ble.cur_BLE_Index++;
 80012fa:	4b13      	ldr	r3, [pc, #76]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 80012fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001300:	3301      	adds	r3, #1
 8001302:	b2da      	uxtb	r2, r3
 8001304:	4b10      	ldr	r3, [pc, #64]	; (8001348 <HAL_UART_RxCpltCallback+0xc8>)
 8001306:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}

		HAL_UART_Receive_IT(&huart3, (uint8_t*)&rx3Data, sizeof(rx3Data));
 800130a:	2201      	movs	r2, #1
 800130c:	490d      	ldr	r1, [pc, #52]	; (8001344 <HAL_UART_RxCpltCallback+0xc4>)
 800130e:	4813      	ldr	r0, [pc, #76]	; (800135c <HAL_UART_RxCpltCallback+0xdc>)
 8001310:	f004 fe88 	bl	8006024 <HAL_UART_Receive_IT>
		}
		HAL_UART_Receive_IT(&huart4, (uint8_t*)&rx4Data, sizeof(rx4Data));
#endif
	}

}
 8001314:	e00f      	b.n	8001336 <HAL_UART_RxCpltCallback+0xb6>
	else if(huart->Instance == UART4)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a11      	ldr	r2, [pc, #68]	; (8001360 <HAL_UART_RxCpltCallback+0xe0>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d10a      	bne.n	8001336 <HAL_UART_RxCpltCallback+0xb6>
		HAL_UART_Transmit(&huart3, (uint8_t*)&rx4Data, sizeof(rx4Data), 100);
 8001320:	2364      	movs	r3, #100	; 0x64
 8001322:	2201      	movs	r2, #1
 8001324:	490f      	ldr	r1, [pc, #60]	; (8001364 <HAL_UART_RxCpltCallback+0xe4>)
 8001326:	480d      	ldr	r0, [pc, #52]	; (800135c <HAL_UART_RxCpltCallback+0xdc>)
 8001328:	f004 fda5 	bl	8005e76 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart4, (uint8_t*)&rx4Data, sizeof(rx4Data));
 800132c:	2201      	movs	r2, #1
 800132e:	490d      	ldr	r1, [pc, #52]	; (8001364 <HAL_UART_RxCpltCallback+0xe4>)
 8001330:	4808      	ldr	r0, [pc, #32]	; (8001354 <HAL_UART_RxCpltCallback+0xd4>)
 8001332:	f004 fe77 	bl	8006024 <HAL_UART_Receive_IT>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40004800 	.word	0x40004800
 8001344:	20000084 	.word	0x20000084
 8001348:	20000970 	.word	0x20000970
 800134c:	080089b4 	.word	0x080089b4
 8001350:	080089d4 	.word	0x080089d4
 8001354:	200003b4 	.word	0x200003b4
 8001358:	080089d8 	.word	0x080089d8
 800135c:	200003f8 	.word	0x200003f8
 8001360:	40004c00 	.word	0x40004c00
 8001364:	20000085 	.word	0x20000085

08001368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800136c:	b672      	cpsid	i
}
 800136e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001370:	e7fe      	b.n	8001370 <Error_Handler+0x8>
	...

08001374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <HAL_MspInit+0x4c>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001382:	4a0f      	ldr	r2, [pc, #60]	; (80013c0 <HAL_MspInit+0x4c>)
 8001384:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001388:	6453      	str	r3, [r2, #68]	; 0x44
 800138a:	4b0d      	ldr	r3, [pc, #52]	; (80013c0 <HAL_MspInit+0x4c>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	603b      	str	r3, [r7, #0]
 800139a:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <HAL_MspInit+0x4c>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	4a08      	ldr	r2, [pc, #32]	; (80013c0 <HAL_MspInit+0x4c>)
 80013a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a4:	6413      	str	r3, [r2, #64]	; 0x40
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <HAL_MspInit+0x4c>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ae:	603b      	str	r3, [r7, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800

080013c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	; 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a24      	ldr	r2, [pc, #144]	; (8001474 <HAL_ADC_MspInit+0xb0>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d141      	bne.n	800146a <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	4b23      	ldr	r3, [pc, #140]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ee:	4a22      	ldr	r2, [pc, #136]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 80013f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013f4:	6453      	str	r3, [r2, #68]	; 0x44
 80013f6:	4b20      	ldr	r3, [pc, #128]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b1c      	ldr	r3, [pc, #112]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a1b      	ldr	r2, [pc, #108]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 800140c:	f043 0304 	orr.w	r3, r3, #4
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b19      	ldr	r3, [pc, #100]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0304 	and.w	r3, r3, #4
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a14      	ldr	r2, [pc, #80]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b12      	ldr	r3, [pc, #72]	; (8001478 <HAL_ADC_MspInit+0xb4>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800143a:	2301      	movs	r3, #1
 800143c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800143e:	2303      	movs	r3, #3
 8001440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	480b      	ldr	r0, [pc, #44]	; (800147c <HAL_ADC_MspInit+0xb8>)
 800144e:	f001 fd69 	bl	8002f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001452:	2308      	movs	r3, #8
 8001454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001456:	2303      	movs	r3, #3
 8001458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145e:	f107 0314 	add.w	r3, r7, #20
 8001462:	4619      	mov	r1, r3
 8001464:	4806      	ldr	r0, [pc, #24]	; (8001480 <HAL_ADC_MspInit+0xbc>)
 8001466:	f001 fd5d 	bl	8002f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800146a:	bf00      	nop
 800146c:	3728      	adds	r7, #40	; 0x28
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40012000 	.word	0x40012000
 8001478:	40023800 	.word	0x40023800
 800147c:	40020800 	.word	0x40020800
 8001480:	40020000 	.word	0x40020000

08001484 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08e      	sub	sp, #56	; 0x38
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a55      	ldr	r2, [pc, #340]	; (80015f8 <HAL_ETH_MspInit+0x174>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	f040 80a4 	bne.w	80015f0 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80014a8:	2300      	movs	r3, #0
 80014aa:	623b      	str	r3, [r7, #32]
 80014ac:	4b53      	ldr	r3, [pc, #332]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b0:	4a52      	ldr	r2, [pc, #328]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014b6:	6313      	str	r3, [r2, #48]	; 0x30
 80014b8:	4b50      	ldr	r3, [pc, #320]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c0:	623b      	str	r3, [r7, #32]
 80014c2:	6a3b      	ldr	r3, [r7, #32]
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
 80014c8:	4b4c      	ldr	r3, [pc, #304]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014cc:	4a4b      	ldr	r2, [pc, #300]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014d2:	6313      	str	r3, [r2, #48]	; 0x30
 80014d4:	4b49      	ldr	r3, [pc, #292]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014dc:	61fb      	str	r3, [r7, #28]
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	2300      	movs	r3, #0
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	4b45      	ldr	r3, [pc, #276]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e8:	4a44      	ldr	r2, [pc, #272]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014ea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80014ee:	6313      	str	r3, [r2, #48]	; 0x30
 80014f0:	4b42      	ldr	r3, [pc, #264]	; (80015fc <HAL_ETH_MspInit+0x178>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80014f8:	61bb      	str	r3, [r7, #24]
 80014fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
 8001500:	4b3e      	ldr	r3, [pc, #248]	; (80015fc <HAL_ETH_MspInit+0x178>)
 8001502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001504:	4a3d      	ldr	r2, [pc, #244]	; (80015fc <HAL_ETH_MspInit+0x178>)
 8001506:	f043 0304 	orr.w	r3, r3, #4
 800150a:	6313      	str	r3, [r2, #48]	; 0x30
 800150c:	4b3b      	ldr	r3, [pc, #236]	; (80015fc <HAL_ETH_MspInit+0x178>)
 800150e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	4b37      	ldr	r3, [pc, #220]	; (80015fc <HAL_ETH_MspInit+0x178>)
 800151e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001520:	4a36      	ldr	r2, [pc, #216]	; (80015fc <HAL_ETH_MspInit+0x178>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6313      	str	r3, [r2, #48]	; 0x30
 8001528:	4b34      	ldr	r3, [pc, #208]	; (80015fc <HAL_ETH_MspInit+0x178>)
 800152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	4b30      	ldr	r3, [pc, #192]	; (80015fc <HAL_ETH_MspInit+0x178>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153c:	4a2f      	ldr	r2, [pc, #188]	; (80015fc <HAL_ETH_MspInit+0x178>)
 800153e:	f043 0302 	orr.w	r3, r3, #2
 8001542:	6313      	str	r3, [r2, #48]	; 0x30
 8001544:	4b2d      	ldr	r3, [pc, #180]	; (80015fc <HAL_ETH_MspInit+0x178>)
 8001546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001550:	2300      	movs	r3, #0
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	4b29      	ldr	r3, [pc, #164]	; (80015fc <HAL_ETH_MspInit+0x178>)
 8001556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001558:	4a28      	ldr	r2, [pc, #160]	; (80015fc <HAL_ETH_MspInit+0x178>)
 800155a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800155e:	6313      	str	r3, [r2, #48]	; 0x30
 8001560:	4b26      	ldr	r3, [pc, #152]	; (80015fc <HAL_ETH_MspInit+0x178>)
 8001562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800156c:	2332      	movs	r3, #50	; 0x32
 800156e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001578:	2303      	movs	r3, #3
 800157a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800157c:	230b      	movs	r3, #11
 800157e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001580:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001584:	4619      	mov	r1, r3
 8001586:	481e      	ldr	r0, [pc, #120]	; (8001600 <HAL_ETH_MspInit+0x17c>)
 8001588:	f001 fccc 	bl	8002f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800158c:	2386      	movs	r3, #134	; 0x86
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800159c:	230b      	movs	r3, #11
 800159e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a4:	4619      	mov	r1, r3
 80015a6:	4817      	ldr	r0, [pc, #92]	; (8001604 <HAL_ETH_MspInit+0x180>)
 80015a8:	f001 fcbc 	bl	8002f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b2:	2302      	movs	r3, #2
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015be:	230b      	movs	r3, #11
 80015c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c6:	4619      	mov	r1, r3
 80015c8:	480f      	ldr	r0, [pc, #60]	; (8001608 <HAL_ETH_MspInit+0x184>)
 80015ca:	f001 fcab 	bl	8002f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015ce:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80015d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015dc:	2303      	movs	r3, #3
 80015de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015e0:	230b      	movs	r3, #11
 80015e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e8:	4619      	mov	r1, r3
 80015ea:	4808      	ldr	r0, [pc, #32]	; (800160c <HAL_ETH_MspInit+0x188>)
 80015ec:	f001 fc9a 	bl	8002f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80015f0:	bf00      	nop
 80015f2:	3738      	adds	r7, #56	; 0x38
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40028000 	.word	0x40028000
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020800 	.word	0x40020800
 8001604:	40020000 	.word	0x40020000
 8001608:	40020400 	.word	0x40020400
 800160c:	40021800 	.word	0x40021800

08001610 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a19      	ldr	r2, [pc, #100]	; (8001694 <HAL_I2C_MspInit+0x84>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d12c      	bne.n	800168c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	4b18      	ldr	r3, [pc, #96]	; (8001698 <HAL_I2C_MspInit+0x88>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a17      	ldr	r2, [pc, #92]	; (8001698 <HAL_I2C_MspInit+0x88>)
 800163c:	f043 0302 	orr.w	r3, r3, #2
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <HAL_I2C_MspInit+0x88>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800164e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001652:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001654:	2312      	movs	r3, #18
 8001656:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165c:	2303      	movs	r3, #3
 800165e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001660:	2304      	movs	r3, #4
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4619      	mov	r1, r3
 800166a:	480c      	ldr	r0, [pc, #48]	; (800169c <HAL_I2C_MspInit+0x8c>)
 800166c:	f001 fc5a 	bl	8002f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <HAL_I2C_MspInit+0x88>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	4a07      	ldr	r2, [pc, #28]	; (8001698 <HAL_I2C_MspInit+0x88>)
 800167a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800167e:	6413      	str	r3, [r2, #64]	; 0x40
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <HAL_I2C_MspInit+0x88>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	; 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40005400 	.word	0x40005400
 8001698:	40023800 	.word	0x40023800
 800169c:	40020400 	.word	0x40020400

080016a0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08e      	sub	sp, #56	; 0x38
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016a8:	f107 0308 	add.w	r3, r7, #8
 80016ac:	2230      	movs	r2, #48	; 0x30
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f006 f9ad 	bl	8007a10 <memset>
  if(hrtc->Instance==RTC)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a0c      	ldr	r2, [pc, #48]	; (80016ec <HAL_RTC_MspInit+0x4c>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d111      	bne.n	80016e4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80016c0:	2320      	movs	r3, #32
 80016c2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80016c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016c8:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016ca:	f107 0308 	add.w	r3, r7, #8
 80016ce:	4618      	mov	r0, r3
 80016d0:	f003 f9e2 	bl	8004a98 <HAL_RCCEx_PeriphCLKConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80016da:	f7ff fe45 	bl	8001368 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_RTC_MspInit+0x50>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80016e4:	bf00      	nop
 80016e6:	3738      	adds	r7, #56	; 0x38
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40002800 	.word	0x40002800
 80016f0:	42470e3c 	.word	0x42470e3c

080016f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001704:	d10d      	bne.n	8001722 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_TIM_Base_MspInit+0x3c>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	4a08      	ldr	r2, [pc, #32]	; (8001730 <HAL_TIM_Base_MspInit+0x3c>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6413      	str	r3, [r2, #64]	; 0x40
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <HAL_TIM_Base_MspInit+0x3c>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001722:	bf00      	nop
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800

08001734 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08c      	sub	sp, #48	; 0x30
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 031c 	add.w	r3, r7, #28
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a33      	ldr	r2, [pc, #204]	; (8001820 <HAL_UART_MspInit+0xec>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d12d      	bne.n	80017b2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	61bb      	str	r3, [r7, #24]
 800175a:	4b32      	ldr	r3, [pc, #200]	; (8001824 <HAL_UART_MspInit+0xf0>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	4a31      	ldr	r2, [pc, #196]	; (8001824 <HAL_UART_MspInit+0xf0>)
 8001760:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001764:	6413      	str	r3, [r2, #64]	; 0x40
 8001766:	4b2f      	ldr	r3, [pc, #188]	; (8001824 <HAL_UART_MspInit+0xf0>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800176e:	61bb      	str	r3, [r7, #24]
 8001770:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	4b2b      	ldr	r3, [pc, #172]	; (8001824 <HAL_UART_MspInit+0xf0>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a2a      	ldr	r2, [pc, #168]	; (8001824 <HAL_UART_MspInit+0xf0>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b28      	ldr	r3, [pc, #160]	; (8001824 <HAL_UART_MspInit+0xf0>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	617b      	str	r3, [r7, #20]
 800178c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800178e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001794:	2302      	movs	r3, #2
 8001796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179c:	2303      	movs	r3, #3
 800179e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80017a0:	2308      	movs	r3, #8
 80017a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	4619      	mov	r1, r3
 80017aa:	481f      	ldr	r0, [pc, #124]	; (8001828 <HAL_UART_MspInit+0xf4>)
 80017ac:	f001 fbba 	bl	8002f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80017b0:	e031      	b.n	8001816 <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART3)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a1d      	ldr	r2, [pc, #116]	; (800182c <HAL_UART_MspInit+0xf8>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d12c      	bne.n	8001816 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80017bc:	2300      	movs	r3, #0
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	4b18      	ldr	r3, [pc, #96]	; (8001824 <HAL_UART_MspInit+0xf0>)
 80017c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c4:	4a17      	ldr	r2, [pc, #92]	; (8001824 <HAL_UART_MspInit+0xf0>)
 80017c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017ca:	6413      	str	r3, [r2, #64]	; 0x40
 80017cc:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_UART_MspInit+0xf0>)
 80017ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <HAL_UART_MspInit+0xf0>)
 80017de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e0:	4a10      	ldr	r2, [pc, #64]	; (8001824 <HAL_UART_MspInit+0xf0>)
 80017e2:	f043 0308 	orr.w	r3, r3, #8
 80017e6:	6313      	str	r3, [r2, #48]	; 0x30
 80017e8:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <HAL_UART_MspInit+0xf0>)
 80017ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ec:	f003 0308 	and.w	r3, r3, #8
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80017f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001802:	2303      	movs	r3, #3
 8001804:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001806:	2307      	movs	r3, #7
 8001808:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180a:	f107 031c 	add.w	r3, r7, #28
 800180e:	4619      	mov	r1, r3
 8001810:	4807      	ldr	r0, [pc, #28]	; (8001830 <HAL_UART_MspInit+0xfc>)
 8001812:	f001 fb87 	bl	8002f24 <HAL_GPIO_Init>
}
 8001816:	bf00      	nop
 8001818:	3730      	adds	r7, #48	; 0x30
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40004c00 	.word	0x40004c00
 8001824:	40023800 	.word	0x40023800
 8001828:	40020800 	.word	0x40020800
 800182c:	40004800 	.word	0x40004800
 8001830:	40020c00 	.word	0x40020c00

08001834 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001854:	d13f      	bne.n	80018d6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a20      	ldr	r2, [pc, #128]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001872:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
 800187a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001884:	230a      	movs	r3, #10
 8001886:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	4815      	ldr	r0, [pc, #84]	; (80018e4 <HAL_PCD_MspInit+0xb0>)
 8001890:	f001 fb48 	bl	8002f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001894:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189a:	2300      	movs	r3, #0
 800189c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	4619      	mov	r1, r3
 80018a8:	480e      	ldr	r0, [pc, #56]	; (80018e4 <HAL_PCD_MspInit+0xb0>)
 80018aa:	f001 fb3b 	bl	8002f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80018ae:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 80018b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b2:	4a0b      	ldr	r2, [pc, #44]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 80018b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b8:	6353      	str	r3, [r2, #52]	; 0x34
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b08      	ldr	r3, [pc, #32]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c2:	4a07      	ldr	r2, [pc, #28]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 80018c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018c8:	6453      	str	r3, [r2, #68]	; 0x44
 80018ca:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <HAL_PCD_MspInit+0xac>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80018d6:	bf00      	nop
 80018d8:	3728      	adds	r7, #40	; 0x28
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40020000 	.word	0x40020000

080018e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018ec:	e7fe      	b.n	80018ec <NMI_Handler+0x4>

080018ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <HardFault_Handler+0x4>

080018f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <MemManage_Handler+0x4>

080018fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018fe:	e7fe      	b.n	80018fe <BusFault_Handler+0x4>

08001900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <UsageFault_Handler+0x4>

08001906 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001934:	f000 f95a 	bl	8001bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}

0800193c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001940:	4802      	ldr	r0, [pc, #8]	; (800194c <ADC_IRQHandler+0x10>)
 8001942:	f000 fab9 	bl	8001eb8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000200 	.word	0x20000200

08001950 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001954:	2080      	movs	r0, #128	; 0x80
 8001956:	f001 fcdd 	bl	8003314 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <TIM2_IRQHandler+0x10>)
 8001966:	f003 fe6d 	bl	8005644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000036c 	.word	0x2000036c

08001974 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001978:	4802      	ldr	r0, [pc, #8]	; (8001984 <USART3_IRQHandler+0x10>)
 800197a:	f004 fb83 	bl	8006084 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200003f8 	.word	0x200003f8

08001988 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 800198c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001990:	f001 fcc0 	bl	8003314 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}

08001998 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800199c:	4802      	ldr	r0, [pc, #8]	; (80019a8 <RTC_Alarm_IRQHandler+0x10>)
 800199e:	f003 fd11 	bl	80053c4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000034c 	.word	0x2000034c

080019ac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80019b0:	4802      	ldr	r0, [pc, #8]	; (80019bc <UART4_IRQHandler+0x10>)
 80019b2:	f004 fb67 	bl	8006084 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200003b4 	.word	0x200003b4

080019c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	e00a      	b.n	80019e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019d2:	f3af 8000 	nop.w
 80019d6:	4601      	mov	r1, r0
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	60ba      	str	r2, [r7, #8]
 80019de:	b2ca      	uxtb	r2, r1
 80019e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dbf0      	blt.n	80019d2 <_read+0x12>
  }

  return len;
 80019f0:	687b      	ldr	r3, [r7, #4]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <_close>:
  }
  return len;
}

int _close(int file)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a22:	605a      	str	r2, [r3, #4]
  return 0;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <_isatty>:

int _isatty(int file)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a3a:	2301      	movs	r3, #1
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a6c:	4a14      	ldr	r2, [pc, #80]	; (8001ac0 <_sbrk+0x5c>)
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <_sbrk+0x60>)
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d102      	bne.n	8001a86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <_sbrk+0x64>)
 8001a82:	4a12      	ldr	r2, [pc, #72]	; (8001acc <_sbrk+0x68>)
 8001a84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a86:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d207      	bcs.n	8001aa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a94:	f006 f80a 	bl	8007aac <__errno>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa2:	e009      	b.n	8001ab8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <_sbrk+0x64>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aaa:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <_sbrk+0x64>)
 8001ab4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20030000 	.word	0x20030000
 8001ac4:	00000400 	.word	0x00000400
 8001ac8:	20000a84 	.word	0x20000a84
 8001acc:	20000bd8 	.word	0x20000bd8

08001ad0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ad4:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <SystemInit+0x20>)
 8001ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ada:	4a05      	ldr	r2, [pc, #20]	; (8001af0 <SystemInit+0x20>)
 8001adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ae0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001af4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b2c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001af8:	480d      	ldr	r0, [pc, #52]	; (8001b30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001afa:	490e      	ldr	r1, [pc, #56]	; (8001b34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001afc:	4a0e      	ldr	r2, [pc, #56]	; (8001b38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b00:	e002      	b.n	8001b08 <LoopCopyDataInit>

08001b02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b06:	3304      	adds	r3, #4

08001b08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b0c:	d3f9      	bcc.n	8001b02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b10:	4c0b      	ldr	r4, [pc, #44]	; (8001b40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b14:	e001      	b.n	8001b1a <LoopFillZerobss>

08001b16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b18:	3204      	adds	r2, #4

08001b1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b1c:	d3fb      	bcc.n	8001b16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b1e:	f7ff ffd7 	bl	8001ad0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b22:	f005 ffc9 	bl	8007ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b26:	f7fe ff2b 	bl	8000980 <main>
  bx  lr    
 8001b2a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001b2c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001b38:	08008a48 	.word	0x08008a48
  ldr r2, =_sbss
 8001b3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001b40:	20000bd8 	.word	0x20000bd8

08001b44 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b44:	e7fe      	b.n	8001b44 <CAN1_RX0_IRQHandler>
	...

08001b48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <HAL_Init+0x40>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a0d      	ldr	r2, [pc, #52]	; (8001b88 <HAL_Init+0x40>)
 8001b52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <HAL_Init+0x40>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0a      	ldr	r2, [pc, #40]	; (8001b88 <HAL_Init+0x40>)
 8001b5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_Init+0x40>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <HAL_Init+0x40>)
 8001b6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b70:	2003      	movs	r0, #3
 8001b72:	f000 fddb 	bl	800272c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b76:	2000      	movs	r0, #0
 8001b78:	f000 f808 	bl	8001b8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b7c:	f7ff fbfa 	bl	8001374 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b80:	2300      	movs	r3, #0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40023c00 	.word	0x40023c00

08001b8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <HAL_InitTick+0x54>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_InitTick+0x58>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fdf3 	bl	8002796 <HAL_SYSTICK_Config>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00e      	b.n	8001bd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b0f      	cmp	r3, #15
 8001bbe:	d80a      	bhi.n	8001bd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc8:	f000 fdbb 	bl	8002742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bcc:	4a06      	ldr	r2, [pc, #24]	; (8001be8 <HAL_InitTick+0x5c>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	e000      	b.n	8001bd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000000 	.word	0x20000000
 8001be4:	20000008 	.word	0x20000008
 8001be8:	20000004 	.word	0x20000004

08001bec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_IncTick+0x20>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_IncTick+0x24>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_IncTick+0x24>)
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000008 	.word	0x20000008
 8001c10:	20000a88 	.word	0x20000a88

08001c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return uwTick;
 8001c18:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <HAL_GetTick+0x14>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000a88 	.word	0x20000a88

08001c2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c34:	f7ff ffee 	bl	8001c14 <HAL_GetTick>
 8001c38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c44:	d005      	beq.n	8001c52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c46:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <HAL_Delay+0x44>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4413      	add	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c52:	bf00      	nop
 8001c54:	f7ff ffde 	bl	8001c14 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d8f7      	bhi.n	8001c54 <HAL_Delay+0x28>
  {
  }
}
 8001c64:	bf00      	nop
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000008 	.word	0x20000008

08001c74 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e033      	b.n	8001cf2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d109      	bne.n	8001ca6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff fb96 	bl	80013c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f003 0310 	and.w	r3, r3, #16
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d118      	bne.n	8001ce4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cba:	f023 0302 	bic.w	r3, r3, #2
 8001cbe:	f043 0202 	orr.w	r2, r3, #2
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 fb5a 	bl	8002380 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	f023 0303 	bic.w	r3, r3, #3
 8001cda:	f043 0201 	orr.w	r2, r3, #1
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ce2:	e001      	b.n	8001ce8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d101      	bne.n	8001d16 <HAL_ADC_Start_IT+0x1a>
 8001d12:	2302      	movs	r3, #2
 8001d14:	e0bd      	b.n	8001e92 <HAL_ADC_Start_IT+0x196>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d018      	beq.n	8001d5e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0201 	orr.w	r2, r2, #1
 8001d3a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d3c:	4b58      	ldr	r3, [pc, #352]	; (8001ea0 <HAL_ADC_Start_IT+0x1a4>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a58      	ldr	r2, [pc, #352]	; (8001ea4 <HAL_ADC_Start_IT+0x1a8>)
 8001d42:	fba2 2303 	umull	r2, r3, r2, r3
 8001d46:	0c9a      	lsrs	r2, r3, #18
 8001d48:	4613      	mov	r3, r2
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	4413      	add	r3, r2
 8001d4e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001d50:	e002      	b.n	8001d58 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f9      	bne.n	8001d52 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f003 0301 	and.w	r3, r3, #1
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	f040 8085 	bne.w	8001e78 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d76:	f023 0301 	bic.w	r3, r3, #1
 8001d7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d007      	beq.n	8001da0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d98:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dac:	d106      	bne.n	8001dbc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	f023 0206 	bic.w	r2, r3, #6
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44
 8001dba:	e002      	b.n	8001dc2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dca:	4b37      	ldr	r3, [pc, #220]	; (8001ea8 <HAL_ADC_Start_IT+0x1ac>)
 8001dcc:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001dd6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001de6:	f043 0320 	orr.w	r3, r3, #32
 8001dea:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 031f 	and.w	r3, r3, #31
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d12a      	bne.n	8001e4e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a2b      	ldr	r2, [pc, #172]	; (8001eac <HAL_ADC_Start_IT+0x1b0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d015      	beq.n	8001e2e <HAL_ADC_Start_IT+0x132>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a2a      	ldr	r2, [pc, #168]	; (8001eb0 <HAL_ADC_Start_IT+0x1b4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d105      	bne.n	8001e18 <HAL_ADC_Start_IT+0x11c>
 8001e0c:	4b26      	ldr	r3, [pc, #152]	; (8001ea8 <HAL_ADC_Start_IT+0x1ac>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 031f 	and.w	r3, r3, #31
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00a      	beq.n	8001e2e <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a25      	ldr	r2, [pc, #148]	; (8001eb4 <HAL_ADC_Start_IT+0x1b8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d136      	bne.n	8001e90 <HAL_ADC_Start_IT+0x194>
 8001e22:	4b21      	ldr	r3, [pc, #132]	; (8001ea8 <HAL_ADC_Start_IT+0x1ac>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0310 	and.w	r3, r3, #16
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d130      	bne.n	8001e90 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d129      	bne.n	8001e90 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689a      	ldr	r2, [r3, #8]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	e020      	b.n	8001e90 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a16      	ldr	r2, [pc, #88]	; (8001eac <HAL_ADC_Start_IT+0x1b0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d11b      	bne.n	8001e90 <HAL_ADC_Start_IT+0x194>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d114      	bne.n	8001e90 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	e00b      	b.n	8001e90 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	f043 0210 	orr.w	r2, r3, #16
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e88:	f043 0201 	orr.w	r2, r3, #1
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3714      	adds	r7, #20
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	431bde83 	.word	0x431bde83
 8001ea8:	40012300 	.word	0x40012300
 8001eac:	40012000 	.word	0x40012000
 8001eb0:	40012100 	.word	0x40012100
 8001eb4:	40012200 	.word	0x40012200

08001eb8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 0320 	and.w	r3, r3, #32
 8001ee6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d049      	beq.n	8001f82 <HAL_ADC_IRQHandler+0xca>
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d046      	beq.n	8001f82 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d105      	bne.n	8001f0c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f04:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d12b      	bne.n	8001f72 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d127      	bne.n	8001f72 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f28:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d119      	bne.n	8001f72 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0220 	bic.w	r2, r2, #32
 8001f4c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d105      	bne.n	8001f72 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	f043 0201 	orr.w	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f7ff f962 	bl	800123c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f06f 0212 	mvn.w	r2, #18
 8001f80:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f90:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d057      	beq.n	8002048 <HAL_ADC_IRQHandler+0x190>
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d054      	beq.n	8002048 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	f003 0310 	and.w	r3, r3, #16
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d105      	bne.n	8001fb6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d139      	bne.n	8002038 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fca:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d006      	beq.n	8001fe0 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d12b      	bne.n	8002038 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d124      	bne.n	8002038 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d11d      	bne.n	8002038 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002000:	2b00      	cmp	r3, #0
 8002002:	d119      	bne.n	8002038 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002012:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002028:	2b00      	cmp	r3, #0
 800202a:	d105      	bne.n	8002038 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	f043 0201 	orr.w	r2, r3, #1
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 fa9d 	bl	8002578 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f06f 020c 	mvn.w	r2, #12
 8002046:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002056:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d017      	beq.n	800208e <HAL_ADC_IRQHandler+0x1d6>
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d014      	beq.n	800208e <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	2b01      	cmp	r3, #1
 8002070:	d10d      	bne.n	800208e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f837 	bl	80020f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f06f 0201 	mvn.w	r2, #1
 800208c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f003 0320 	and.w	r3, r3, #32
 8002094:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800209c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d015      	beq.n	80020d0 <HAL_ADC_IRQHandler+0x218>
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d012      	beq.n	80020d0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ae:	f043 0202 	orr.w	r2, r3, #2
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f06f 0220 	mvn.w	r2, #32
 80020be:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f820 	bl	8002106 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f06f 0220 	mvn.w	r2, #32
 80020ce:	601a      	str	r2, [r3, #0]
  }
}
 80020d0:	bf00      	nop
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
	...

0800211c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002130:	2b01      	cmp	r3, #1
 8002132:	d101      	bne.n	8002138 <HAL_ADC_ConfigChannel+0x1c>
 8002134:	2302      	movs	r3, #2
 8002136:	e113      	b.n	8002360 <HAL_ADC_ConfigChannel+0x244>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2b09      	cmp	r3, #9
 8002146:	d925      	bls.n	8002194 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68d9      	ldr	r1, [r3, #12]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	b29b      	uxth	r3, r3
 8002154:	461a      	mov	r2, r3
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	3b1e      	subs	r3, #30
 800215e:	2207      	movs	r2, #7
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43da      	mvns	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	400a      	ands	r2, r1
 800216c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68d9      	ldr	r1, [r3, #12]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	b29b      	uxth	r3, r3
 800217e:	4618      	mov	r0, r3
 8002180:	4603      	mov	r3, r0
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	4403      	add	r3, r0
 8002186:	3b1e      	subs	r3, #30
 8002188:	409a      	lsls	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	60da      	str	r2, [r3, #12]
 8002192:	e022      	b.n	80021da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6919      	ldr	r1, [r3, #16]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	b29b      	uxth	r3, r3
 80021a0:	461a      	mov	r2, r3
 80021a2:	4613      	mov	r3, r2
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	4413      	add	r3, r2
 80021a8:	2207      	movs	r2, #7
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43da      	mvns	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	400a      	ands	r2, r1
 80021b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6919      	ldr	r1, [r3, #16]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	689a      	ldr	r2, [r3, #8]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	4618      	mov	r0, r3
 80021ca:	4603      	mov	r3, r0
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4403      	add	r3, r0
 80021d0:	409a      	lsls	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2b06      	cmp	r3, #6
 80021e0:	d824      	bhi.n	800222c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	4613      	mov	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	3b05      	subs	r3, #5
 80021f4:	221f      	movs	r2, #31
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43da      	mvns	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	400a      	ands	r2, r1
 8002202:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	b29b      	uxth	r3, r3
 8002210:	4618      	mov	r0, r3
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	3b05      	subs	r3, #5
 800221e:	fa00 f203 	lsl.w	r2, r0, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	635a      	str	r2, [r3, #52]	; 0x34
 800222a:	e04c      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b0c      	cmp	r3, #12
 8002232:	d824      	bhi.n	800227e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	3b23      	subs	r3, #35	; 0x23
 8002246:	221f      	movs	r2, #31
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	43da      	mvns	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	400a      	ands	r2, r1
 8002254:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	b29b      	uxth	r3, r3
 8002262:	4618      	mov	r0, r3
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	4613      	mov	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	3b23      	subs	r3, #35	; 0x23
 8002270:	fa00 f203 	lsl.w	r2, r0, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	430a      	orrs	r2, r1
 800227a:	631a      	str	r2, [r3, #48]	; 0x30
 800227c:	e023      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	3b41      	subs	r3, #65	; 0x41
 8002290:	221f      	movs	r2, #31
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	400a      	ands	r2, r1
 800229e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	3b41      	subs	r3, #65	; 0x41
 80022ba:	fa00 f203 	lsl.w	r2, r0, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022c6:	4b29      	ldr	r3, [pc, #164]	; (800236c <HAL_ADC_ConfigChannel+0x250>)
 80022c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a28      	ldr	r2, [pc, #160]	; (8002370 <HAL_ADC_ConfigChannel+0x254>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d10f      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1d8>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2b12      	cmp	r3, #18
 80022da:	d10b      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a1d      	ldr	r2, [pc, #116]	; (8002370 <HAL_ADC_ConfigChannel+0x254>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d12b      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x23a>
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a1c      	ldr	r2, [pc, #112]	; (8002374 <HAL_ADC_ConfigChannel+0x258>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d003      	beq.n	8002310 <HAL_ADC_ConfigChannel+0x1f4>
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b11      	cmp	r3, #17
 800230e:	d122      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a11      	ldr	r2, [pc, #68]	; (8002374 <HAL_ADC_ConfigChannel+0x258>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d111      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002332:	4b11      	ldr	r3, [pc, #68]	; (8002378 <HAL_ADC_ConfigChannel+0x25c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a11      	ldr	r2, [pc, #68]	; (800237c <HAL_ADC_ConfigChannel+0x260>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	0c9a      	lsrs	r2, r3, #18
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002348:	e002      	b.n	8002350 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	3b01      	subs	r3, #1
 800234e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f9      	bne.n	800234a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	40012300 	.word	0x40012300
 8002370:	40012000 	.word	0x40012000
 8002374:	10000012 	.word	0x10000012
 8002378:	20000000 	.word	0x20000000
 800237c:	431bde83 	.word	0x431bde83

08002380 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002388:	4b79      	ldr	r3, [pc, #484]	; (8002570 <ADC_Init+0x1f0>)
 800238a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	431a      	orrs	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6859      	ldr	r1, [r3, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	021a      	lsls	r2, r3, #8
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80023d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6859      	ldr	r1, [r3, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	689a      	ldr	r2, [r3, #8]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6899      	ldr	r1, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002412:	4a58      	ldr	r2, [pc, #352]	; (8002574 <ADC_Init+0x1f4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d022      	beq.n	800245e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002426:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6899      	ldr	r1, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002448:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6899      	ldr	r1, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	430a      	orrs	r2, r1
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	e00f      	b.n	800247e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800246c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800247c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0202 	bic.w	r2, r2, #2
 800248c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6899      	ldr	r1, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	7e1b      	ldrb	r3, [r3, #24]
 8002498:	005a      	lsls	r2, r3, #1
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d01b      	beq.n	80024e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024ba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80024ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6859      	ldr	r1, [r3, #4]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	3b01      	subs	r3, #1
 80024d8:	035a      	lsls	r2, r3, #13
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	e007      	b.n	80024f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024f2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002502:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	3b01      	subs	r3, #1
 8002510:	051a      	lsls	r2, r3, #20
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002528:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6899      	ldr	r1, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002536:	025a      	lsls	r2, r3, #9
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800254e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6899      	ldr	r1, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	029a      	lsls	r2, r3, #10
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	430a      	orrs	r2, r1
 8002562:	609a      	str	r2, [r3, #8]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	40012300 	.word	0x40012300
 8002574:	0f000001 	.word	0x0f000001

08002578 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800259c:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <__NVIC_SetPriorityGrouping+0x44>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025a8:	4013      	ands	r3, r2
 80025aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025be:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <__NVIC_SetPriorityGrouping+0x44>)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	60d3      	str	r3, [r2, #12]
}
 80025c4:	bf00      	nop
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d8:	4b04      	ldr	r3, [pc, #16]	; (80025ec <__NVIC_GetPriorityGrouping+0x18>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	0a1b      	lsrs	r3, r3, #8
 80025de:	f003 0307 	and.w	r3, r3, #7
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	db0b      	blt.n	800261a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	f003 021f 	and.w	r2, r3, #31
 8002608:	4907      	ldr	r1, [pc, #28]	; (8002628 <__NVIC_EnableIRQ+0x38>)
 800260a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260e:	095b      	lsrs	r3, r3, #5
 8002610:	2001      	movs	r0, #1
 8002612:	fa00 f202 	lsl.w	r2, r0, r2
 8002616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	e000e100 	.word	0xe000e100

0800262c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	6039      	str	r1, [r7, #0]
 8002636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263c:	2b00      	cmp	r3, #0
 800263e:	db0a      	blt.n	8002656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	b2da      	uxtb	r2, r3
 8002644:	490c      	ldr	r1, [pc, #48]	; (8002678 <__NVIC_SetPriority+0x4c>)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	0112      	lsls	r2, r2, #4
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	440b      	add	r3, r1
 8002650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002654:	e00a      	b.n	800266c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	b2da      	uxtb	r2, r3
 800265a:	4908      	ldr	r1, [pc, #32]	; (800267c <__NVIC_SetPriority+0x50>)
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	3b04      	subs	r3, #4
 8002664:	0112      	lsls	r2, r2, #4
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	440b      	add	r3, r1
 800266a:	761a      	strb	r2, [r3, #24]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	e000e100 	.word	0xe000e100
 800267c:	e000ed00 	.word	0xe000ed00

08002680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002680:	b480      	push	{r7}
 8002682:	b089      	sub	sp, #36	; 0x24
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f003 0307 	and.w	r3, r3, #7
 8002692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f1c3 0307 	rsb	r3, r3, #7
 800269a:	2b04      	cmp	r3, #4
 800269c:	bf28      	it	cs
 800269e:	2304      	movcs	r3, #4
 80026a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	3304      	adds	r3, #4
 80026a6:	2b06      	cmp	r3, #6
 80026a8:	d902      	bls.n	80026b0 <NVIC_EncodePriority+0x30>
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3b03      	subs	r3, #3
 80026ae:	e000      	b.n	80026b2 <NVIC_EncodePriority+0x32>
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b4:	f04f 32ff 	mov.w	r2, #4294967295
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43da      	mvns	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	401a      	ands	r2, r3
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c8:	f04f 31ff 	mov.w	r1, #4294967295
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	fa01 f303 	lsl.w	r3, r1, r3
 80026d2:	43d9      	mvns	r1, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d8:	4313      	orrs	r3, r2
         );
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3724      	adds	r7, #36	; 0x24
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026f8:	d301      	bcc.n	80026fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026fa:	2301      	movs	r3, #1
 80026fc:	e00f      	b.n	800271e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026fe:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <SysTick_Config+0x40>)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3b01      	subs	r3, #1
 8002704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002706:	210f      	movs	r1, #15
 8002708:	f04f 30ff 	mov.w	r0, #4294967295
 800270c:	f7ff ff8e 	bl	800262c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002710:	4b05      	ldr	r3, [pc, #20]	; (8002728 <SysTick_Config+0x40>)
 8002712:	2200      	movs	r2, #0
 8002714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002716:	4b04      	ldr	r3, [pc, #16]	; (8002728 <SysTick_Config+0x40>)
 8002718:	2207      	movs	r2, #7
 800271a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	e000e010 	.word	0xe000e010

0800272c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f7ff ff29 	bl	800258c <__NVIC_SetPriorityGrouping>
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002742:	b580      	push	{r7, lr}
 8002744:	b086      	sub	sp, #24
 8002746:	af00      	add	r7, sp, #0
 8002748:	4603      	mov	r3, r0
 800274a:	60b9      	str	r1, [r7, #8]
 800274c:	607a      	str	r2, [r7, #4]
 800274e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002754:	f7ff ff3e 	bl	80025d4 <__NVIC_GetPriorityGrouping>
 8002758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	68b9      	ldr	r1, [r7, #8]
 800275e:	6978      	ldr	r0, [r7, #20]
 8002760:	f7ff ff8e 	bl	8002680 <NVIC_EncodePriority>
 8002764:	4602      	mov	r2, r0
 8002766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800276a:	4611      	mov	r1, r2
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff ff5d 	bl	800262c <__NVIC_SetPriority>
}
 8002772:	bf00      	nop
 8002774:	3718      	adds	r7, #24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	4603      	mov	r3, r0
 8002782:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff31 	bl	80025f0 <__NVIC_EnableIRQ>
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b082      	sub	sp, #8
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f7ff ffa2 	bl	80026e8 <SysTick_Config>
 80027a4:	4603      	mov	r3, r0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b084      	sub	sp, #16
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ba:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027bc:	f7ff fa2a 	bl	8001c14 <HAL_GetTick>
 80027c0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d008      	beq.n	80027e0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2280      	movs	r2, #128	; 0x80
 80027d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e052      	b.n	8002886 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0216 	bic.w	r2, r2, #22
 80027ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027fe:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002804:	2b00      	cmp	r3, #0
 8002806:	d103      	bne.n	8002810 <HAL_DMA_Abort+0x62>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800280c:	2b00      	cmp	r3, #0
 800280e:	d007      	beq.n	8002820 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0208 	bic.w	r2, r2, #8
 800281e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 0201 	bic.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002830:	e013      	b.n	800285a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002832:	f7ff f9ef 	bl	8001c14 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b05      	cmp	r3, #5
 800283e:	d90c      	bls.n	800285a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2220      	movs	r2, #32
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2203      	movs	r2, #3
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e015      	b.n	8002886 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1e4      	bne.n	8002832 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800286c:	223f      	movs	r2, #63	; 0x3f
 800286e:	409a      	lsls	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800288e:	b480      	push	{r7}
 8002890:	b083      	sub	sp, #12
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d004      	beq.n	80028ac <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2280      	movs	r2, #128	; 0x80
 80028a6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e00c      	b.n	80028c6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2205      	movs	r2, #5
 80028b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0201 	bic.w	r2, r2, #1
 80028c2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
	...

080028d4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e06c      	b.n	80029c0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d106      	bne.n	80028fe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2223      	movs	r2, #35	; 0x23
 80028f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7fe fdc3 	bl	8001484 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	4b31      	ldr	r3, [pc, #196]	; (80029c8 <HAL_ETH_Init+0xf4>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	4a30      	ldr	r2, [pc, #192]	; (80029c8 <HAL_ETH_Init+0xf4>)
 8002908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800290c:	6453      	str	r3, [r2, #68]	; 0x44
 800290e:	4b2e      	ldr	r3, [pc, #184]	; (80029c8 <HAL_ETH_Init+0xf4>)
 8002910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002916:	60bb      	str	r3, [r7, #8]
 8002918:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800291a:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <HAL_ETH_Init+0xf8>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	4a2b      	ldr	r2, [pc, #172]	; (80029cc <HAL_ETH_Init+0xf8>)
 8002920:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002924:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002926:	4b29      	ldr	r3, [pc, #164]	; (80029cc <HAL_ETH_Init+0xf8>)
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	4927      	ldr	r1, [pc, #156]	; (80029cc <HAL_ETH_Init+0xf8>)
 8002930:	4313      	orrs	r3, r2
 8002932:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002934:	4b25      	ldr	r3, [pc, #148]	; (80029cc <HAL_ETH_Init+0xf8>)
 8002936:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800294e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002950:	f7ff f960 	bl	8001c14 <HAL_GetTick>
 8002954:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002956:	e011      	b.n	800297c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002958:	f7ff f95c 	bl	8001c14 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002966:	d909      	bls.n	800297c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2204      	movs	r2, #4
 800296c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	22e0      	movs	r2, #224	; 0xe0
 8002974:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e021      	b.n	80029c0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1e4      	bne.n	8002958 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f958 	bl	8002c44 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 f9ff 	bl	8002d98 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 fa55 	bl	8002e4a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	461a      	mov	r2, r3
 80029a6:	2100      	movs	r1, #0
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f9bd 	bl	8002d28 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2210      	movs	r2, #16
 80029ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40013800 	.word	0x40013800

080029d0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	4b51      	ldr	r3, [pc, #324]	; (8002b2c <ETH_SetMACConfig+0x15c>)
 80029e6:	4013      	ands	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	7c1b      	ldrb	r3, [r3, #16]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d102      	bne.n	80029f8 <ETH_SetMACConfig+0x28>
 80029f2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80029f6:	e000      	b.n	80029fa <ETH_SetMACConfig+0x2a>
 80029f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	7c5b      	ldrb	r3, [r3, #17]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d102      	bne.n	8002a08 <ETH_SetMACConfig+0x38>
 8002a02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a06:	e000      	b.n	8002a0a <ETH_SetMACConfig+0x3a>
 8002a08:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a0a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a10:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	7fdb      	ldrb	r3, [r3, #31]
 8002a16:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002a18:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002a1e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	7f92      	ldrb	r2, [r2, #30]
 8002a24:	2a00      	cmp	r2, #0
 8002a26:	d102      	bne.n	8002a2e <ETH_SetMACConfig+0x5e>
 8002a28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a2c:	e000      	b.n	8002a30 <ETH_SetMACConfig+0x60>
 8002a2e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002a30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	7f1b      	ldrb	r3, [r3, #28]
 8002a36:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002a38:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002a3e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	791b      	ldrb	r3, [r3, #4]
 8002a44:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002a46:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002a4e:	2a00      	cmp	r2, #0
 8002a50:	d102      	bne.n	8002a58 <ETH_SetMACConfig+0x88>
 8002a52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a56:	e000      	b.n	8002a5a <ETH_SetMACConfig+0x8a>
 8002a58:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002a5a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	7bdb      	ldrb	r3, [r3, #15]
 8002a60:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002a62:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002a68:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a70:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a72:	4313      	orrs	r3, r2
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	f7ff f8ce 	bl	8001c2c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aae:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002ab6:	2a00      	cmp	r2, #0
 8002ab8:	d101      	bne.n	8002abe <ETH_SetMACConfig+0xee>
 8002aba:	2280      	movs	r2, #128	; 0x80
 8002abc:	e000      	b.n	8002ac0 <ETH_SetMACConfig+0xf0>
 8002abe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ac0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002ac6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002ace:	2a01      	cmp	r2, #1
 8002ad0:	d101      	bne.n	8002ad6 <ETH_SetMACConfig+0x106>
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	e000      	b.n	8002ad8 <ETH_SetMACConfig+0x108>
 8002ad6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002ad8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002ae0:	2a01      	cmp	r2, #1
 8002ae2:	d101      	bne.n	8002ae8 <ETH_SetMACConfig+0x118>
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	e000      	b.n	8002aea <ETH_SetMACConfig+0x11a>
 8002ae8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002aea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002af2:	2a01      	cmp	r2, #1
 8002af4:	d101      	bne.n	8002afa <ETH_SetMACConfig+0x12a>
 8002af6:	2202      	movs	r2, #2
 8002af8:	e000      	b.n	8002afc <ETH_SetMACConfig+0x12c>
 8002afa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002afc:	4313      	orrs	r3, r2
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b14:	2001      	movs	r0, #1
 8002b16:	f7ff f889 	bl	8001c2c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	619a      	str	r2, [r3, #24]
}
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	ff20810f 	.word	0xff20810f

08002b30 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	4b3d      	ldr	r3, [pc, #244]	; (8002c40 <ETH_SetDMAConfig+0x110>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	7b1b      	ldrb	r3, [r3, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d102      	bne.n	8002b5c <ETH_SetDMAConfig+0x2c>
 8002b56:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002b5a:	e000      	b.n	8002b5e <ETH_SetDMAConfig+0x2e>
 8002b5c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	7b5b      	ldrb	r3, [r3, #13]
 8002b62:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002b64:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	7f52      	ldrb	r2, [r2, #29]
 8002b6a:	2a00      	cmp	r2, #0
 8002b6c:	d102      	bne.n	8002b74 <ETH_SetDMAConfig+0x44>
 8002b6e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002b72:	e000      	b.n	8002b76 <ETH_SetDMAConfig+0x46>
 8002b74:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002b76:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	7b9b      	ldrb	r3, [r3, #14]
 8002b7c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002b7e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002b84:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	7f1b      	ldrb	r3, [r3, #28]
 8002b8a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002b8c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	7f9b      	ldrb	r3, [r3, #30]
 8002b92:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002b94:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002b9a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ba2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	f7ff f830 	bl	8001c2c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	791b      	ldrb	r3, [r3, #4]
 8002bde:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002be4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002bea:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002bf0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002bf8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002bfa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c00:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c02:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c08:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c12:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002c16:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c24:	2001      	movs	r0, #1
 8002c26:	f7ff f801 	bl	8001c2c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c32:	461a      	mov	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6013      	str	r3, [r2, #0]
}
 8002c38:	bf00      	nop
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	f8de3f23 	.word	0xf8de3f23

08002c44 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b0a6      	sub	sp, #152	; 0x98
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002c52:	2301      	movs	r3, #1
 8002c54:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002c62:	2301      	movs	r3, #1
 8002c64:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002c74:	2300      	movs	r3, #0
 8002c76:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002c80:	2300      	movs	r3, #0
 8002c82:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002c94:	2300      	movs	r3, #0
 8002c96:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002ca6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002caa:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002cac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002cb8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7ff fe86 	bl	80029d0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002cea:	2301      	movs	r3, #1
 8002cec:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002cf4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cf8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002cfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cfe:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002d00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d04:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002d06:	2301      	movs	r3, #1
 8002d08:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002d14:	f107 0308 	add.w	r3, r7, #8
 8002d18:	4619      	mov	r1, r3
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff ff08 	bl	8002b30 <ETH_SetDMAConfig>
}
 8002d20:	bf00      	nop
 8002d22:	3798      	adds	r7, #152	; 0x98
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3305      	adds	r3, #5
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	3204      	adds	r2, #4
 8002d40:	7812      	ldrb	r2, [r2, #0]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	4b11      	ldr	r3, [pc, #68]	; (8002d90 <ETH_MACAddressConfig+0x68>)
 8002d4a:	4413      	add	r3, r2
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3303      	adds	r3, #3
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	061a      	lsls	r2, r3, #24
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	041b      	lsls	r3, r3, #16
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3301      	adds	r3, #1
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	021b      	lsls	r3, r3, #8
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	7812      	ldrb	r2, [r2, #0]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <ETH_MACAddressConfig+0x6c>)
 8002d7a:	4413      	add	r3, r2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	6013      	str	r3, [r2, #0]
}
 8002d82:	bf00      	nop
 8002d84:	371c      	adds	r7, #28
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	40028040 	.word	0x40028040
 8002d94:	40028044 	.word	0x40028044

08002d98 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002da0:	2300      	movs	r3, #0
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	e03e      	b.n	8002e24 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68d9      	ldr	r1, [r3, #12]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4613      	mov	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	440b      	add	r3, r1
 8002db6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002dd0:	68b9      	ldr	r1, [r7, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	3206      	adds	r2, #6
 8002dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d80c      	bhi.n	8002e08 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68d9      	ldr	r1, [r3, #12]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	440b      	add	r3, r1
 8002e00:	461a      	mov	r2, r3
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	60da      	str	r2, [r3, #12]
 8002e06:	e004      	b.n	8002e12 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3301      	adds	r3, #1
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b03      	cmp	r3, #3
 8002e28:	d9bd      	bls.n	8002da6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68da      	ldr	r2, [r3, #12]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e3c:	611a      	str	r2, [r3, #16]
}
 8002e3e:	bf00      	nop
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b085      	sub	sp, #20
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	e046      	b.n	8002ee6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6919      	ldr	r1, [r3, #16]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4413      	add	r3, r2
 8002e64:	00db      	lsls	r3, r3, #3
 8002e66:	440b      	add	r3, r1
 8002e68:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2200      	movs	r2, #0
 8002e74:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	2200      	movs	r2, #0
 8002e86:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002e94:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002e9c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002eaa:	68b9      	ldr	r1, [r7, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	3212      	adds	r2, #18
 8002eb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d80c      	bhi.n	8002ed6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6919      	ldr	r1, [r3, #16]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4413      	add	r3, r2
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	440b      	add	r3, r1
 8002ece:	461a      	mov	r2, r3
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	60da      	str	r2, [r3, #12]
 8002ed4:	e004      	b.n	8002ee0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	461a      	mov	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d9b5      	bls.n	8002e58 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f16:	60da      	str	r2, [r3, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b089      	sub	sp, #36	; 0x24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
 8002f3e:	e177      	b.n	8003230 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f40:	2201      	movs	r2, #1
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4013      	ands	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	f040 8166 	bne.w	800322a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d005      	beq.n	8002f76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d130      	bne.n	8002fd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	2203      	movs	r2, #3
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43db      	mvns	r3, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fac:	2201      	movs	r2, #1
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	f003 0201 	and.w	r2, r3, #1
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	2b03      	cmp	r3, #3
 8002fe2:	d017      	beq.n	8003014 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	2203      	movs	r2, #3
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 0303 	and.w	r3, r3, #3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d123      	bne.n	8003068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	08da      	lsrs	r2, r3, #3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3208      	adds	r2, #8
 8003028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800302c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	220f      	movs	r2, #15
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	08da      	lsrs	r2, r3, #3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	3208      	adds	r2, #8
 8003062:	69b9      	ldr	r1, [r7, #24]
 8003064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2203      	movs	r2, #3
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 0203 	and.w	r2, r3, #3
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f000 80c0 	beq.w	800322a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	4b66      	ldr	r3, [pc, #408]	; (8003248 <HAL_GPIO_Init+0x324>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b2:	4a65      	ldr	r2, [pc, #404]	; (8003248 <HAL_GPIO_Init+0x324>)
 80030b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030b8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ba:	4b63      	ldr	r3, [pc, #396]	; (8003248 <HAL_GPIO_Init+0x324>)
 80030bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030c6:	4a61      	ldr	r2, [pc, #388]	; (800324c <HAL_GPIO_Init+0x328>)
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	089b      	lsrs	r3, r3, #2
 80030cc:	3302      	adds	r3, #2
 80030ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	220f      	movs	r2, #15
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a58      	ldr	r2, [pc, #352]	; (8003250 <HAL_GPIO_Init+0x32c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d037      	beq.n	8003162 <HAL_GPIO_Init+0x23e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a57      	ldr	r2, [pc, #348]	; (8003254 <HAL_GPIO_Init+0x330>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d031      	beq.n	800315e <HAL_GPIO_Init+0x23a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a56      	ldr	r2, [pc, #344]	; (8003258 <HAL_GPIO_Init+0x334>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d02b      	beq.n	800315a <HAL_GPIO_Init+0x236>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a55      	ldr	r2, [pc, #340]	; (800325c <HAL_GPIO_Init+0x338>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d025      	beq.n	8003156 <HAL_GPIO_Init+0x232>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a54      	ldr	r2, [pc, #336]	; (8003260 <HAL_GPIO_Init+0x33c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d01f      	beq.n	8003152 <HAL_GPIO_Init+0x22e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a53      	ldr	r2, [pc, #332]	; (8003264 <HAL_GPIO_Init+0x340>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d019      	beq.n	800314e <HAL_GPIO_Init+0x22a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a52      	ldr	r2, [pc, #328]	; (8003268 <HAL_GPIO_Init+0x344>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_GPIO_Init+0x226>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a51      	ldr	r2, [pc, #324]	; (800326c <HAL_GPIO_Init+0x348>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00d      	beq.n	8003146 <HAL_GPIO_Init+0x222>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a50      	ldr	r2, [pc, #320]	; (8003270 <HAL_GPIO_Init+0x34c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d007      	beq.n	8003142 <HAL_GPIO_Init+0x21e>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a4f      	ldr	r2, [pc, #316]	; (8003274 <HAL_GPIO_Init+0x350>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_GPIO_Init+0x21a>
 800313a:	2309      	movs	r3, #9
 800313c:	e012      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800313e:	230a      	movs	r3, #10
 8003140:	e010      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003142:	2308      	movs	r3, #8
 8003144:	e00e      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003146:	2307      	movs	r3, #7
 8003148:	e00c      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800314a:	2306      	movs	r3, #6
 800314c:	e00a      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800314e:	2305      	movs	r3, #5
 8003150:	e008      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003152:	2304      	movs	r3, #4
 8003154:	e006      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003156:	2303      	movs	r3, #3
 8003158:	e004      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800315a:	2302      	movs	r3, #2
 800315c:	e002      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800315e:	2301      	movs	r3, #1
 8003160:	e000      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003162:	2300      	movs	r3, #0
 8003164:	69fa      	ldr	r2, [r7, #28]
 8003166:	f002 0203 	and.w	r2, r2, #3
 800316a:	0092      	lsls	r2, r2, #2
 800316c:	4093      	lsls	r3, r2
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4313      	orrs	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003174:	4935      	ldr	r1, [pc, #212]	; (800324c <HAL_GPIO_Init+0x328>)
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	089b      	lsrs	r3, r3, #2
 800317a:	3302      	adds	r3, #2
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003182:	4b3d      	ldr	r3, [pc, #244]	; (8003278 <HAL_GPIO_Init+0x354>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	43db      	mvns	r3, r3
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	4013      	ands	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031a6:	4a34      	ldr	r2, [pc, #208]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031ac:	4b32      	ldr	r3, [pc, #200]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	43db      	mvns	r3, r3
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4013      	ands	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031d0:	4a29      	ldr	r2, [pc, #164]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031d6:	4b28      	ldr	r3, [pc, #160]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	43db      	mvns	r3, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031fa:	4a1f      	ldr	r2, [pc, #124]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003200:	4b1d      	ldr	r3, [pc, #116]	; (8003278 <HAL_GPIO_Init+0x354>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003224:	4a14      	ldr	r2, [pc, #80]	; (8003278 <HAL_GPIO_Init+0x354>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	3301      	adds	r3, #1
 800322e:	61fb      	str	r3, [r7, #28]
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	2b0f      	cmp	r3, #15
 8003234:	f67f ae84 	bls.w	8002f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003238:	bf00      	nop
 800323a:	bf00      	nop
 800323c:	3724      	adds	r7, #36	; 0x24
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
 800324c:	40013800 	.word	0x40013800
 8003250:	40020000 	.word	0x40020000
 8003254:	40020400 	.word	0x40020400
 8003258:	40020800 	.word	0x40020800
 800325c:	40020c00 	.word	0x40020c00
 8003260:	40021000 	.word	0x40021000
 8003264:	40021400 	.word	0x40021400
 8003268:	40021800 	.word	0x40021800
 800326c:	40021c00 	.word	0x40021c00
 8003270:	40022000 	.word	0x40022000
 8003274:	40022400 	.word	0x40022400
 8003278:	40013c00 	.word	0x40013c00

0800327c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	887b      	ldrh	r3, [r7, #2]
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	e001      	b.n	800329e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800329a:	2300      	movs	r3, #0
 800329c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800329e:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	460b      	mov	r3, r1
 80032b6:	807b      	strh	r3, [r7, #2]
 80032b8:	4613      	mov	r3, r2
 80032ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032bc:	787b      	ldrb	r3, [r7, #1]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d003      	beq.n	80032ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032c2:	887a      	ldrh	r2, [r7, #2]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032c8:	e003      	b.n	80032d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032ca:	887b      	ldrh	r3, [r7, #2]
 80032cc:	041a      	lsls	r2, r3, #16
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	619a      	str	r2, [r3, #24]
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032de:	b480      	push	{r7}
 80032e0:	b085      	sub	sp, #20
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
 80032e6:	460b      	mov	r3, r1
 80032e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032f0:	887a      	ldrh	r2, [r7, #2]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4013      	ands	r3, r2
 80032f6:	041a      	lsls	r2, r3, #16
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	43d9      	mvns	r1, r3
 80032fc:	887b      	ldrh	r3, [r7, #2]
 80032fe:	400b      	ands	r3, r1
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	619a      	str	r2, [r3, #24]
}
 8003306:	bf00      	nop
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
	...

08003314 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800331e:	4b08      	ldr	r3, [pc, #32]	; (8003340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003320:	695a      	ldr	r2, [r3, #20]
 8003322:	88fb      	ldrh	r3, [r7, #6]
 8003324:	4013      	ands	r3, r2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d006      	beq.n	8003338 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800332a:	4a05      	ldr	r2, [pc, #20]	; (8003340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003330:	88fb      	ldrh	r3, [r7, #6]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fd ff30 	bl	8001198 <HAL_GPIO_EXTI_Callback>
  }
}
 8003338:	bf00      	nop
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40013c00 	.word	0x40013c00

08003344 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e12b      	b.n	80035ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d106      	bne.n	8003370 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7fe f950 	bl	8001610 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2224      	movs	r2, #36	; 0x24
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003396:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033a8:	f001 fb4e 	bl	8004a48 <HAL_RCC_GetPCLK1Freq>
 80033ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	4a81      	ldr	r2, [pc, #516]	; (80035b8 <HAL_I2C_Init+0x274>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d807      	bhi.n	80033c8 <HAL_I2C_Init+0x84>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4a80      	ldr	r2, [pc, #512]	; (80035bc <HAL_I2C_Init+0x278>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	bf94      	ite	ls
 80033c0:	2301      	movls	r3, #1
 80033c2:	2300      	movhi	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	e006      	b.n	80033d6 <HAL_I2C_Init+0x92>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4a7d      	ldr	r2, [pc, #500]	; (80035c0 <HAL_I2C_Init+0x27c>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	bf94      	ite	ls
 80033d0:	2301      	movls	r3, #1
 80033d2:	2300      	movhi	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e0e7      	b.n	80035ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4a78      	ldr	r2, [pc, #480]	; (80035c4 <HAL_I2C_Init+0x280>)
 80033e2:	fba2 2303 	umull	r2, r3, r2, r3
 80033e6:	0c9b      	lsrs	r3, r3, #18
 80033e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	4a6a      	ldr	r2, [pc, #424]	; (80035b8 <HAL_I2C_Init+0x274>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d802      	bhi.n	8003418 <HAL_I2C_Init+0xd4>
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	3301      	adds	r3, #1
 8003416:	e009      	b.n	800342c <HAL_I2C_Init+0xe8>
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800341e:	fb02 f303 	mul.w	r3, r2, r3
 8003422:	4a69      	ldr	r2, [pc, #420]	; (80035c8 <HAL_I2C_Init+0x284>)
 8003424:	fba2 2303 	umull	r2, r3, r2, r3
 8003428:	099b      	lsrs	r3, r3, #6
 800342a:	3301      	adds	r3, #1
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6812      	ldr	r2, [r2, #0]
 8003430:	430b      	orrs	r3, r1
 8003432:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800343e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	495c      	ldr	r1, [pc, #368]	; (80035b8 <HAL_I2C_Init+0x274>)
 8003448:	428b      	cmp	r3, r1
 800344a:	d819      	bhi.n	8003480 <HAL_I2C_Init+0x13c>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	1e59      	subs	r1, r3, #1
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	fbb1 f3f3 	udiv	r3, r1, r3
 800345a:	1c59      	adds	r1, r3, #1
 800345c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003460:	400b      	ands	r3, r1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00a      	beq.n	800347c <HAL_I2C_Init+0x138>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1e59      	subs	r1, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	fbb1 f3f3 	udiv	r3, r1, r3
 8003474:	3301      	adds	r3, #1
 8003476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800347a:	e051      	b.n	8003520 <HAL_I2C_Init+0x1dc>
 800347c:	2304      	movs	r3, #4
 800347e:	e04f      	b.n	8003520 <HAL_I2C_Init+0x1dc>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d111      	bne.n	80034ac <HAL_I2C_Init+0x168>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	1e58      	subs	r0, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6859      	ldr	r1, [r3, #4]
 8003490:	460b      	mov	r3, r1
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	440b      	add	r3, r1
 8003496:	fbb0 f3f3 	udiv	r3, r0, r3
 800349a:	3301      	adds	r3, #1
 800349c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf0c      	ite	eq
 80034a4:	2301      	moveq	r3, #1
 80034a6:	2300      	movne	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	e012      	b.n	80034d2 <HAL_I2C_Init+0x18e>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	1e58      	subs	r0, r3, #1
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6859      	ldr	r1, [r3, #4]
 80034b4:	460b      	mov	r3, r1
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	0099      	lsls	r1, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	fbb0 f3f3 	udiv	r3, r0, r3
 80034c2:	3301      	adds	r3, #1
 80034c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	bf0c      	ite	eq
 80034cc:	2301      	moveq	r3, #1
 80034ce:	2300      	movne	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_I2C_Init+0x196>
 80034d6:	2301      	movs	r3, #1
 80034d8:	e022      	b.n	8003520 <HAL_I2C_Init+0x1dc>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10e      	bne.n	8003500 <HAL_I2C_Init+0x1bc>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	1e58      	subs	r0, r3, #1
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6859      	ldr	r1, [r3, #4]
 80034ea:	460b      	mov	r3, r1
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	440b      	add	r3, r1
 80034f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80034f4:	3301      	adds	r3, #1
 80034f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034fe:	e00f      	b.n	8003520 <HAL_I2C_Init+0x1dc>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	1e58      	subs	r0, r3, #1
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	0099      	lsls	r1, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	fbb0 f3f3 	udiv	r3, r0, r3
 8003516:	3301      	adds	r3, #1
 8003518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800351c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	6809      	ldr	r1, [r1, #0]
 8003524:	4313      	orrs	r3, r2
 8003526:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69da      	ldr	r2, [r3, #28]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	431a      	orrs	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800354e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6911      	ldr	r1, [r2, #16]
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	68d2      	ldr	r2, [r2, #12]
 800355a:	4311      	orrs	r1, r2
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	430b      	orrs	r3, r1
 8003562:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695a      	ldr	r2, [r3, #20]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0201 	orr.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2220      	movs	r2, #32
 800359a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	000186a0 	.word	0x000186a0
 80035bc:	001e847f 	.word	0x001e847f
 80035c0:	003d08ff 	.word	0x003d08ff
 80035c4:	431bde83 	.word	0x431bde83
 80035c8:	10624dd3 	.word	0x10624dd3

080035cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	461a      	mov	r2, r3
 80035d8:	460b      	mov	r3, r1
 80035da:	817b      	strh	r3, [r7, #10]
 80035dc:	4613      	mov	r3, r2
 80035de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035e0:	f7fe fb18 	bl	8001c14 <HAL_GetTick>
 80035e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b20      	cmp	r3, #32
 80035f0:	f040 80e0 	bne.w	80037b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	2319      	movs	r3, #25
 80035fa:	2201      	movs	r2, #1
 80035fc:	4970      	ldr	r1, [pc, #448]	; (80037c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f000 fa92 	bl	8003b28 <I2C_WaitOnFlagUntilTimeout>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800360a:	2302      	movs	r3, #2
 800360c:	e0d3      	b.n	80037b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003614:	2b01      	cmp	r3, #1
 8003616:	d101      	bne.n	800361c <HAL_I2C_Master_Transmit+0x50>
 8003618:	2302      	movs	r3, #2
 800361a:	e0cc      	b.n	80037b6 <HAL_I2C_Master_Transmit+0x1ea>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b01      	cmp	r3, #1
 8003630:	d007      	beq.n	8003642 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f042 0201 	orr.w	r2, r2, #1
 8003640:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003650:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2221      	movs	r2, #33	; 0x21
 8003656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2210      	movs	r2, #16
 800365e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	893a      	ldrh	r2, [r7, #8]
 8003672:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4a50      	ldr	r2, [pc, #320]	; (80037c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003682:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003684:	8979      	ldrh	r1, [r7, #10]
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	6a3a      	ldr	r2, [r7, #32]
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f9ca 	bl	8003a24 <I2C_MasterRequestWrite>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e08d      	b.n	80037b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	613b      	str	r3, [r7, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	613b      	str	r3, [r7, #16]
 80036ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80036b0:	e066      	b.n	8003780 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	6a39      	ldr	r1, [r7, #32]
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 fb0c 	bl	8003cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00d      	beq.n	80036de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	d107      	bne.n	80036da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e06b      	b.n	80037b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	781a      	ldrb	r2, [r3, #0]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	1c5a      	adds	r2, r3, #1
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b04      	cmp	r3, #4
 800371a:	d11b      	bne.n	8003754 <HAL_I2C_Master_Transmit+0x188>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003720:	2b00      	cmp	r3, #0
 8003722:	d017      	beq.n	8003754 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003728:	781a      	ldrb	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373e:	b29b      	uxth	r3, r3
 8003740:	3b01      	subs	r3, #1
 8003742:	b29a      	uxth	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	6a39      	ldr	r1, [r7, #32]
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f000 fafc 	bl	8003d56 <I2C_WaitOnBTFFlagUntilTimeout>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00d      	beq.n	8003780 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	2b04      	cmp	r3, #4
 800376a:	d107      	bne.n	800377c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800377a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e01a      	b.n	80037b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003784:	2b00      	cmp	r3, #0
 8003786:	d194      	bne.n	80036b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003796:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	e000      	b.n	80037b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80037b4:	2302      	movs	r3, #2
  }
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	00100002 	.word	0x00100002
 80037c4:	ffff0000 	.word	0xffff0000

080037c8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08a      	sub	sp, #40	; 0x28
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	603b      	str	r3, [r7, #0]
 80037d4:	460b      	mov	r3, r1
 80037d6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80037d8:	f7fe fa1c 	bl	8001c14 <HAL_GetTick>
 80037dc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	f040 8111 	bne.w	8003a12 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	2319      	movs	r3, #25
 80037f6:	2201      	movs	r2, #1
 80037f8:	4988      	ldr	r1, [pc, #544]	; (8003a1c <HAL_I2C_IsDeviceReady+0x254>)
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f994 	bl	8003b28 <I2C_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003806:	2302      	movs	r3, #2
 8003808:	e104      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_I2C_IsDeviceReady+0x50>
 8003814:	2302      	movs	r3, #2
 8003816:	e0fd      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b01      	cmp	r3, #1
 800382c:	d007      	beq.n	800383e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800384c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2224      	movs	r2, #36	; 0x24
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4a70      	ldr	r2, [pc, #448]	; (8003a20 <HAL_I2C_IsDeviceReady+0x258>)
 8003860:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003870:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2200      	movs	r2, #0
 800387a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f952 	bl	8003b28 <I2C_WaitOnFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00d      	beq.n	80038a6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003894:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003898:	d103      	bne.n	80038a2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038a0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e0b6      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038a6:	897b      	ldrh	r3, [r7, #10]
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038b4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80038b6:	f7fe f9ad 	bl	8001c14 <HAL_GetTick>
 80038ba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	bf0c      	ite	eq
 80038ca:	2301      	moveq	r3, #1
 80038cc:	2300      	movne	r3, #0
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e0:	bf0c      	ite	eq
 80038e2:	2301      	moveq	r3, #1
 80038e4:	2300      	movne	r3, #0
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80038ea:	e025      	b.n	8003938 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038ec:	f7fe f992 	bl	8001c14 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d302      	bcc.n	8003902 <HAL_I2C_IsDeviceReady+0x13a>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d103      	bne.n	800390a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	22a0      	movs	r2, #160	; 0xa0
 8003906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b02      	cmp	r3, #2
 8003916:	bf0c      	ite	eq
 8003918:	2301      	moveq	r3, #1
 800391a:	2300      	movne	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800392a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2ba0      	cmp	r3, #160	; 0xa0
 8003942:	d005      	beq.n	8003950 <HAL_I2C_IsDeviceReady+0x188>
 8003944:	7dfb      	ldrb	r3, [r7, #23]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d102      	bne.n	8003950 <HAL_I2C_IsDeviceReady+0x188>
 800394a:	7dbb      	ldrb	r3, [r7, #22]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0cd      	beq.n	80038ec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2220      	movs	r2, #32
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b02      	cmp	r3, #2
 8003964:	d129      	bne.n	80039ba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003974:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003976:	2300      	movs	r3, #0
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	613b      	str	r3, [r7, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	2319      	movs	r3, #25
 8003992:	2201      	movs	r2, #1
 8003994:	4921      	ldr	r1, [pc, #132]	; (8003a1c <HAL_I2C_IsDeviceReady+0x254>)
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 f8c6 	bl	8003b28 <I2C_WaitOnFlagUntilTimeout>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e036      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2220      	movs	r2, #32
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	e02c      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039d2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	2319      	movs	r3, #25
 80039da:	2201      	movs	r2, #1
 80039dc:	490f      	ldr	r1, [pc, #60]	; (8003a1c <HAL_I2C_IsDeviceReady+0x254>)
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f8a2 	bl	8003b28 <I2C_WaitOnFlagUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e012      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	3301      	adds	r3, #1
 80039f2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	f4ff af32 	bcc.w	8003862 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e000      	b.n	8003a14 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003a12:	2302      	movs	r3, #2
  }
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3720      	adds	r7, #32
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	00100002 	.word	0x00100002
 8003a20:	ffff0000 	.word	0xffff0000

08003a24 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b088      	sub	sp, #32
 8003a28:	af02      	add	r7, sp, #8
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	603b      	str	r3, [r7, #0]
 8003a30:	460b      	mov	r3, r1
 8003a32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a38:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b08      	cmp	r3, #8
 8003a3e:	d006      	beq.n	8003a4e <I2C_MasterRequestWrite+0x2a>
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d003      	beq.n	8003a4e <I2C_MasterRequestWrite+0x2a>
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a4c:	d108      	bne.n	8003a60 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	e00b      	b.n	8003a78 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a64:	2b12      	cmp	r3, #18
 8003a66:	d107      	bne.n	8003a78 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 f84f 	bl	8003b28 <I2C_WaitOnFlagUntilTimeout>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00d      	beq.n	8003aac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a9e:	d103      	bne.n	8003aa8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003aa6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e035      	b.n	8003b18 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ab4:	d108      	bne.n	8003ac8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ab6:	897b      	ldrh	r3, [r7, #10]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ac4:	611a      	str	r2, [r3, #16]
 8003ac6:	e01b      	b.n	8003b00 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ac8:	897b      	ldrh	r3, [r7, #10]
 8003aca:	11db      	asrs	r3, r3, #7
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	f003 0306 	and.w	r3, r3, #6
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f063 030f 	orn	r3, r3, #15
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	490e      	ldr	r1, [pc, #56]	; (8003b20 <I2C_MasterRequestWrite+0xfc>)
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 f875 	bl	8003bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e010      	b.n	8003b18 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003af6:	897b      	ldrh	r3, [r7, #10]
 8003af8:	b2da      	uxtb	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	4907      	ldr	r1, [pc, #28]	; (8003b24 <I2C_MasterRequestWrite+0x100>)
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f000 f865 	bl	8003bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e000      	b.n	8003b18 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	00010008 	.word	0x00010008
 8003b24:	00010002 	.word	0x00010002

08003b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	603b      	str	r3, [r7, #0]
 8003b34:	4613      	mov	r3, r2
 8003b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b38:	e025      	b.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b40:	d021      	beq.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b42:	f7fe f867 	bl	8001c14 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d302      	bcc.n	8003b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d116      	bne.n	8003b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f043 0220 	orr.w	r2, r3, #32
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e023      	b.n	8003bce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d10d      	bne.n	8003bac <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	43da      	mvns	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	bf0c      	ite	eq
 8003ba2:	2301      	moveq	r3, #1
 8003ba4:	2300      	movne	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	461a      	mov	r2, r3
 8003baa:	e00c      	b.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	43da      	mvns	r2, r3
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	bf0c      	ite	eq
 8003bbe:	2301      	moveq	r3, #1
 8003bc0:	2300      	movne	r3, #0
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	79fb      	ldrb	r3, [r7, #7]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d0b6      	beq.n	8003b3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b084      	sub	sp, #16
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	60f8      	str	r0, [r7, #12]
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	607a      	str	r2, [r7, #4]
 8003be2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003be4:	e051      	b.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bf4:	d123      	bne.n	8003c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c04:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c0e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	f043 0204 	orr.w	r2, r3, #4
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e046      	b.n	8003ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c44:	d021      	beq.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c46:	f7fd ffe5 	bl	8001c14 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d302      	bcc.n	8003c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d116      	bne.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f043 0220 	orr.w	r2, r3, #32
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e020      	b.n	8003ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	0c1b      	lsrs	r3, r3, #16
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d10c      	bne.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	43da      	mvns	r2, r3
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bf14      	ite	ne
 8003ca6:	2301      	movne	r3, #1
 8003ca8:	2300      	moveq	r3, #0
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	e00b      	b.n	8003cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	43da      	mvns	r2, r3
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bf14      	ite	ne
 8003cc0:	2301      	movne	r3, #1
 8003cc2:	2300      	moveq	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d18d      	bne.n	8003be6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ce0:	e02d      	b.n	8003d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f878 	bl	8003dd8 <I2C_IsAcknowledgeFailed>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e02d      	b.n	8003d4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf8:	d021      	beq.n	8003d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfa:	f7fd ff8b 	bl	8001c14 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d302      	bcc.n	8003d10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d116      	bne.n	8003d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2220      	movs	r2, #32
 8003d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f043 0220 	orr.w	r2, r3, #32
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e007      	b.n	8003d4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	695b      	ldr	r3, [r3, #20]
 8003d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d48:	2b80      	cmp	r3, #128	; 0x80
 8003d4a:	d1ca      	bne.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b084      	sub	sp, #16
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	60f8      	str	r0, [r7, #12]
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d62:	e02d      	b.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f000 f837 	bl	8003dd8 <I2C_IsAcknowledgeFailed>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e02d      	b.n	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7a:	d021      	beq.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7c:	f7fd ff4a 	bl	8001c14 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d302      	bcc.n	8003d92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d116      	bne.n	8003dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f043 0220 	orr.w	r2, r3, #32
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e007      	b.n	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	d1ca      	bne.n	8003d64 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dee:	d11b      	bne.n	8003e28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003df8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2220      	movs	r2, #32
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f043 0204 	orr.w	r2, r3, #4
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
 8003e3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b20      	cmp	r3, #32
 8003e4a:	d129      	bne.n	8003ea0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2224      	movs	r2, #36	; 0x24
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0201 	bic.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0210 	bic.w	r2, r2, #16
 8003e72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 0201 	orr.w	r2, r2, #1
 8003e92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	e000      	b.n	8003ea2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003ea0:	2302      	movs	r3, #2
  }
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b085      	sub	sp, #20
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	2b20      	cmp	r3, #32
 8003ec6:	d12a      	bne.n	8003f1e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2224      	movs	r2, #36	; 0x24
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0201 	bic.w	r2, r2, #1
 8003ede:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003ee8:	89fb      	ldrh	r3, [r7, #14]
 8003eea:	f023 030f 	bic.w	r3, r3, #15
 8003eee:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	89fb      	ldrh	r3, [r7, #14]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	89fa      	ldrh	r2, [r7, #14]
 8003f00:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	e000      	b.n	8003f20 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003f1e:	2302      	movs	r3, #2
  }
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f2e:	b08f      	sub	sp, #60	; 0x3c
 8003f30:	af0a      	add	r7, sp, #40	; 0x28
 8003f32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e10f      	b.n	800415e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d106      	bne.n	8003f5e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7fd fc6b 	bl	8001834 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2203      	movs	r2, #3
 8003f62:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d102      	bne.n	8003f78 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f003 f84a 	bl	8007016 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	603b      	str	r3, [r7, #0]
 8003f88:	687e      	ldr	r6, [r7, #4]
 8003f8a:	466d      	mov	r5, sp
 8003f8c:	f106 0410 	add.w	r4, r6, #16
 8003f90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f98:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f9c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003fa0:	1d33      	adds	r3, r6, #4
 8003fa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003fa4:	6838      	ldr	r0, [r7, #0]
 8003fa6:	f002 ffd5 	bl	8006f54 <USB_CoreInit>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0d0      	b.n	800415e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f003 f838 	bl	8007038 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fc8:	2300      	movs	r3, #0
 8003fca:	73fb      	strb	r3, [r7, #15]
 8003fcc:	e04a      	b.n	8004064 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003fce:	7bfa      	ldrb	r2, [r7, #15]
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	4413      	add	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	333d      	adds	r3, #61	; 0x3d
 8003fde:	2201      	movs	r2, #1
 8003fe0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003fe2:	7bfa      	ldrb	r2, [r7, #15]
 8003fe4:	6879      	ldr	r1, [r7, #4]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	00db      	lsls	r3, r3, #3
 8003fea:	4413      	add	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	440b      	add	r3, r1
 8003ff0:	333c      	adds	r3, #60	; 0x3c
 8003ff2:	7bfa      	ldrb	r2, [r7, #15]
 8003ff4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003ff6:	7bfa      	ldrb	r2, [r7, #15]
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	b298      	uxth	r0, r3
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	4613      	mov	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	440b      	add	r3, r1
 8004008:	3344      	adds	r3, #68	; 0x44
 800400a:	4602      	mov	r2, r0
 800400c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800400e:	7bfa      	ldrb	r2, [r7, #15]
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	3340      	adds	r3, #64	; 0x40
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004022:	7bfa      	ldrb	r2, [r7, #15]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	4413      	add	r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	3348      	adds	r3, #72	; 0x48
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004036:	7bfa      	ldrb	r2, [r7, #15]
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	4613      	mov	r3, r2
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	4413      	add	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	440b      	add	r3, r1
 8004044:	334c      	adds	r3, #76	; 0x4c
 8004046:	2200      	movs	r2, #0
 8004048:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800404a:	7bfa      	ldrb	r2, [r7, #15]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	4413      	add	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	3354      	adds	r3, #84	; 0x54
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800405e:	7bfb      	ldrb	r3, [r7, #15]
 8004060:	3301      	adds	r3, #1
 8004062:	73fb      	strb	r3, [r7, #15]
 8004064:	7bfa      	ldrb	r2, [r7, #15]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	429a      	cmp	r2, r3
 800406c:	d3af      	bcc.n	8003fce <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800406e:	2300      	movs	r3, #0
 8004070:	73fb      	strb	r3, [r7, #15]
 8004072:	e044      	b.n	80040fe <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004074:	7bfa      	ldrb	r2, [r7, #15]
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	4613      	mov	r3, r2
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	4413      	add	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004086:	2200      	movs	r2, #0
 8004088:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800408a:	7bfa      	ldrb	r2, [r7, #15]
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800409c:	7bfa      	ldrb	r2, [r7, #15]
 800409e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80040a0:	7bfa      	ldrb	r2, [r7, #15]
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4413      	add	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80040b6:	7bfa      	ldrb	r2, [r7, #15]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	4413      	add	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80040cc:	7bfa      	ldrb	r2, [r7, #15]
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	4613      	mov	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80040e2:	7bfa      	ldrb	r2, [r7, #15]
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	4613      	mov	r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	4413      	add	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	440b      	add	r3, r1
 80040f0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	3301      	adds	r3, #1
 80040fc:	73fb      	strb	r3, [r7, #15]
 80040fe:	7bfa      	ldrb	r2, [r7, #15]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	429a      	cmp	r2, r3
 8004106:	d3b5      	bcc.n	8004074 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	603b      	str	r3, [r7, #0]
 800410e:	687e      	ldr	r6, [r7, #4]
 8004110:	466d      	mov	r5, sp
 8004112:	f106 0410 	add.w	r4, r6, #16
 8004116:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004118:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800411a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800411c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800411e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004122:	e885 0003 	stmia.w	r5, {r0, r1}
 8004126:	1d33      	adds	r3, r6, #4
 8004128:	cb0e      	ldmia	r3, {r1, r2, r3}
 800412a:	6838      	ldr	r0, [r7, #0]
 800412c:	f002 ffd0 	bl	80070d0 <USB_DevInit>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2202      	movs	r2, #2
 800413a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e00d      	b.n	800415e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4618      	mov	r0, r3
 8004158:	f003 f99b 	bl	8007492 <USB_DevDisconnect>

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004168 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e267      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d075      	beq.n	8004272 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004186:	4b88      	ldr	r3, [pc, #544]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 030c 	and.w	r3, r3, #12
 800418e:	2b04      	cmp	r3, #4
 8004190:	d00c      	beq.n	80041ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004192:	4b85      	ldr	r3, [pc, #532]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800419a:	2b08      	cmp	r3, #8
 800419c:	d112      	bne.n	80041c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800419e:	4b82      	ldr	r3, [pc, #520]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041aa:	d10b      	bne.n	80041c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ac:	4b7e      	ldr	r3, [pc, #504]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d05b      	beq.n	8004270 <HAL_RCC_OscConfig+0x108>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d157      	bne.n	8004270 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e242      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041cc:	d106      	bne.n	80041dc <HAL_RCC_OscConfig+0x74>
 80041ce:	4b76      	ldr	r3, [pc, #472]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a75      	ldr	r2, [pc, #468]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	e01d      	b.n	8004218 <HAL_RCC_OscConfig+0xb0>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041e4:	d10c      	bne.n	8004200 <HAL_RCC_OscConfig+0x98>
 80041e6:	4b70      	ldr	r3, [pc, #448]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a6f      	ldr	r2, [pc, #444]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	4b6d      	ldr	r3, [pc, #436]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a6c      	ldr	r2, [pc, #432]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	e00b      	b.n	8004218 <HAL_RCC_OscConfig+0xb0>
 8004200:	4b69      	ldr	r3, [pc, #420]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a68      	ldr	r2, [pc, #416]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004206:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800420a:	6013      	str	r3, [r2, #0]
 800420c:	4b66      	ldr	r3, [pc, #408]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a65      	ldr	r2, [pc, #404]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004212:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004216:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d013      	beq.n	8004248 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004220:	f7fd fcf8 	bl	8001c14 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004228:	f7fd fcf4 	bl	8001c14 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b64      	cmp	r3, #100	; 0x64
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e207      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423a:	4b5b      	ldr	r3, [pc, #364]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0f0      	beq.n	8004228 <HAL_RCC_OscConfig+0xc0>
 8004246:	e014      	b.n	8004272 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004248:	f7fd fce4 	bl	8001c14 <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004250:	f7fd fce0 	bl	8001c14 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b64      	cmp	r3, #100	; 0x64
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e1f3      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004262:	4b51      	ldr	r3, [pc, #324]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1f0      	bne.n	8004250 <HAL_RCC_OscConfig+0xe8>
 800426e:	e000      	b.n	8004272 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d063      	beq.n	8004346 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800427e:	4b4a      	ldr	r3, [pc, #296]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 030c 	and.w	r3, r3, #12
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00b      	beq.n	80042a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800428a:	4b47      	ldr	r3, [pc, #284]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004292:	2b08      	cmp	r3, #8
 8004294:	d11c      	bne.n	80042d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004296:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d116      	bne.n	80042d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a2:	4b41      	ldr	r3, [pc, #260]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <HAL_RCC_OscConfig+0x152>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d001      	beq.n	80042ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e1c7      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ba:	4b3b      	ldr	r3, [pc, #236]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	4937      	ldr	r1, [pc, #220]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ce:	e03a      	b.n	8004346 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d020      	beq.n	800431a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042d8:	4b34      	ldr	r3, [pc, #208]	; (80043ac <HAL_RCC_OscConfig+0x244>)
 80042da:	2201      	movs	r2, #1
 80042dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042de:	f7fd fc99 	bl	8001c14 <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042e6:	f7fd fc95 	bl	8001c14 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e1a8      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f8:	4b2b      	ldr	r3, [pc, #172]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004304:	4b28      	ldr	r3, [pc, #160]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	4925      	ldr	r1, [pc, #148]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004314:	4313      	orrs	r3, r2
 8004316:	600b      	str	r3, [r1, #0]
 8004318:	e015      	b.n	8004346 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800431a:	4b24      	ldr	r3, [pc, #144]	; (80043ac <HAL_RCC_OscConfig+0x244>)
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7fd fc78 	bl	8001c14 <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004328:	f7fd fc74 	bl	8001c14 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e187      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f0      	bne.n	8004328 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d036      	beq.n	80043c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d016      	beq.n	8004388 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800435a:	4b15      	ldr	r3, [pc, #84]	; (80043b0 <HAL_RCC_OscConfig+0x248>)
 800435c:	2201      	movs	r2, #1
 800435e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004360:	f7fd fc58 	bl	8001c14 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004368:	f7fd fc54 	bl	8001c14 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e167      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800437a:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <HAL_RCC_OscConfig+0x240>)
 800437c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f0      	beq.n	8004368 <HAL_RCC_OscConfig+0x200>
 8004386:	e01b      	b.n	80043c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004388:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <HAL_RCC_OscConfig+0x248>)
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800438e:	f7fd fc41 	bl	8001c14 <HAL_GetTick>
 8004392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004394:	e00e      	b.n	80043b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004396:	f7fd fc3d 	bl	8001c14 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d907      	bls.n	80043b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e150      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
 80043a8:	40023800 	.word	0x40023800
 80043ac:	42470000 	.word	0x42470000
 80043b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b4:	4b88      	ldr	r3, [pc, #544]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1ea      	bne.n	8004396 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 8097 	beq.w	80044fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ce:	2300      	movs	r3, #0
 80043d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d2:	4b81      	ldr	r3, [pc, #516]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10f      	bne.n	80043fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043de:	2300      	movs	r3, #0
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	4b7d      	ldr	r3, [pc, #500]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e6:	4a7c      	ldr	r2, [pc, #496]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ec:	6413      	str	r3, [r2, #64]	; 0x40
 80043ee:	4b7a      	ldr	r3, [pc, #488]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043fa:	2301      	movs	r3, #1
 80043fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fe:	4b77      	ldr	r3, [pc, #476]	; (80045dc <HAL_RCC_OscConfig+0x474>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004406:	2b00      	cmp	r3, #0
 8004408:	d118      	bne.n	800443c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800440a:	4b74      	ldr	r3, [pc, #464]	; (80045dc <HAL_RCC_OscConfig+0x474>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a73      	ldr	r2, [pc, #460]	; (80045dc <HAL_RCC_OscConfig+0x474>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004416:	f7fd fbfd 	bl	8001c14 <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800441e:	f7fd fbf9 	bl	8001c14 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e10c      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004430:	4b6a      	ldr	r3, [pc, #424]	; (80045dc <HAL_RCC_OscConfig+0x474>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d106      	bne.n	8004452 <HAL_RCC_OscConfig+0x2ea>
 8004444:	4b64      	ldr	r3, [pc, #400]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004448:	4a63      	ldr	r2, [pc, #396]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	6713      	str	r3, [r2, #112]	; 0x70
 8004450:	e01c      	b.n	800448c <HAL_RCC_OscConfig+0x324>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	2b05      	cmp	r3, #5
 8004458:	d10c      	bne.n	8004474 <HAL_RCC_OscConfig+0x30c>
 800445a:	4b5f      	ldr	r3, [pc, #380]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 800445c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445e:	4a5e      	ldr	r2, [pc, #376]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004460:	f043 0304 	orr.w	r3, r3, #4
 8004464:	6713      	str	r3, [r2, #112]	; 0x70
 8004466:	4b5c      	ldr	r3, [pc, #368]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446a:	4a5b      	ldr	r2, [pc, #364]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	6713      	str	r3, [r2, #112]	; 0x70
 8004472:	e00b      	b.n	800448c <HAL_RCC_OscConfig+0x324>
 8004474:	4b58      	ldr	r3, [pc, #352]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004478:	4a57      	ldr	r2, [pc, #348]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 800447a:	f023 0301 	bic.w	r3, r3, #1
 800447e:	6713      	str	r3, [r2, #112]	; 0x70
 8004480:	4b55      	ldr	r3, [pc, #340]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004484:	4a54      	ldr	r2, [pc, #336]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004486:	f023 0304 	bic.w	r3, r3, #4
 800448a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d015      	beq.n	80044c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004494:	f7fd fbbe 	bl	8001c14 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449a:	e00a      	b.n	80044b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800449c:	f7fd fbba 	bl	8001c14 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e0cb      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b2:	4b49      	ldr	r3, [pc, #292]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0ee      	beq.n	800449c <HAL_RCC_OscConfig+0x334>
 80044be:	e014      	b.n	80044ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c0:	f7fd fba8 	bl	8001c14 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c6:	e00a      	b.n	80044de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044c8:	f7fd fba4 	bl	8001c14 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e0b5      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044de:	4b3e      	ldr	r3, [pc, #248]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ee      	bne.n	80044c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044ea:	7dfb      	ldrb	r3, [r7, #23]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d105      	bne.n	80044fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f0:	4b39      	ldr	r3, [pc, #228]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	4a38      	ldr	r2, [pc, #224]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 80a1 	beq.w	8004648 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004506:	4b34      	ldr	r3, [pc, #208]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
 800450e:	2b08      	cmp	r3, #8
 8004510:	d05c      	beq.n	80045cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d141      	bne.n	800459e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451a:	4b31      	ldr	r3, [pc, #196]	; (80045e0 <HAL_RCC_OscConfig+0x478>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004520:	f7fd fb78 	bl	8001c14 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004528:	f7fd fb74 	bl	8001c14 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e087      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	4b27      	ldr	r3, [pc, #156]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69da      	ldr	r2, [r3, #28]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	3b01      	subs	r3, #1
 8004560:	041b      	lsls	r3, r3, #16
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	061b      	lsls	r3, r3, #24
 800456a:	491b      	ldr	r1, [pc, #108]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 800456c:	4313      	orrs	r3, r2
 800456e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004570:	4b1b      	ldr	r3, [pc, #108]	; (80045e0 <HAL_RCC_OscConfig+0x478>)
 8004572:	2201      	movs	r2, #1
 8004574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004576:	f7fd fb4d 	bl	8001c14 <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800457c:	e008      	b.n	8004590 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800457e:	f7fd fb49 	bl	8001c14 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d901      	bls.n	8004590 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e05c      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004590:	4b11      	ldr	r3, [pc, #68]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d0f0      	beq.n	800457e <HAL_RCC_OscConfig+0x416>
 800459c:	e054      	b.n	8004648 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800459e:	4b10      	ldr	r3, [pc, #64]	; (80045e0 <HAL_RCC_OscConfig+0x478>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a4:	f7fd fb36 	bl	8001c14 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045ac:	f7fd fb32 	bl	8001c14 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e045      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045be:	4b06      	ldr	r3, [pc, #24]	; (80045d8 <HAL_RCC_OscConfig+0x470>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x444>
 80045ca:	e03d      	b.n	8004648 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d107      	bne.n	80045e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e038      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
 80045d8:	40023800 	.word	0x40023800
 80045dc:	40007000 	.word	0x40007000
 80045e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045e4:	4b1b      	ldr	r3, [pc, #108]	; (8004654 <HAL_RCC_OscConfig+0x4ec>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d028      	beq.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d121      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800460a:	429a      	cmp	r2, r3
 800460c:	d11a      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004614:	4013      	ands	r3, r2
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800461a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800461c:	4293      	cmp	r3, r2
 800461e:	d111      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462a:	085b      	lsrs	r3, r3, #1
 800462c:	3b01      	subs	r3, #1
 800462e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d107      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d001      	beq.n	8004648 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e000      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800

08004658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0cc      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800466c:	4b68      	ldr	r3, [pc, #416]	; (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 030f 	and.w	r3, r3, #15
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d90c      	bls.n	8004694 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467a:	4b65      	ldr	r3, [pc, #404]	; (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	b2d2      	uxtb	r2, r2
 8004680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004682:	4b63      	ldr	r3, [pc, #396]	; (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	429a      	cmp	r2, r3
 800468e:	d001      	beq.n	8004694 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e0b8      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d020      	beq.n	80046e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d005      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046ac:	4b59      	ldr	r3, [pc, #356]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	4a58      	ldr	r2, [pc, #352]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046c4:	4b53      	ldr	r3, [pc, #332]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	4a52      	ldr	r2, [pc, #328]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d0:	4b50      	ldr	r3, [pc, #320]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	494d      	ldr	r1, [pc, #308]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d044      	beq.n	8004778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d107      	bne.n	8004706 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046f6:	4b47      	ldr	r3, [pc, #284]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d119      	bne.n	8004736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e07f      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b02      	cmp	r3, #2
 800470c:	d003      	beq.n	8004716 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004712:	2b03      	cmp	r3, #3
 8004714:	d107      	bne.n	8004726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004716:	4b3f      	ldr	r3, [pc, #252]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d109      	bne.n	8004736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e06f      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004726:	4b3b      	ldr	r3, [pc, #236]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e067      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004736:	4b37      	ldr	r3, [pc, #220]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 0203 	bic.w	r2, r3, #3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	4934      	ldr	r1, [pc, #208]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	4313      	orrs	r3, r2
 8004746:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004748:	f7fd fa64 	bl	8001c14 <HAL_GetTick>
 800474c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474e:	e00a      	b.n	8004766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004750:	f7fd fa60 	bl	8001c14 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	f241 3288 	movw	r2, #5000	; 0x1388
 800475e:	4293      	cmp	r3, r2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e04f      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004766:	4b2b      	ldr	r3, [pc, #172]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 020c 	and.w	r2, r3, #12
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	429a      	cmp	r2, r3
 8004776:	d1eb      	bne.n	8004750 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004778:	4b25      	ldr	r3, [pc, #148]	; (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 030f 	and.w	r3, r3, #15
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d20c      	bcs.n	80047a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004786:	4b22      	ldr	r3, [pc, #136]	; (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b20      	ldr	r3, [pc, #128]	; (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 030f 	and.w	r3, r3, #15
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e032      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0304 	and.w	r3, r3, #4
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d008      	beq.n	80047be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047ac:	4b19      	ldr	r3, [pc, #100]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	4916      	ldr	r1, [pc, #88]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0308 	and.w	r3, r3, #8
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d009      	beq.n	80047de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ca:	4b12      	ldr	r3, [pc, #72]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	490e      	ldr	r1, [pc, #56]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80047de:	f000 f821 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 80047e2:	4602      	mov	r2, r0
 80047e4:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	091b      	lsrs	r3, r3, #4
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	490a      	ldr	r1, [pc, #40]	; (8004818 <HAL_RCC_ClockConfig+0x1c0>)
 80047f0:	5ccb      	ldrb	r3, [r1, r3]
 80047f2:	fa22 f303 	lsr.w	r3, r2, r3
 80047f6:	4a09      	ldr	r2, [pc, #36]	; (800481c <HAL_RCC_ClockConfig+0x1c4>)
 80047f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047fa:	4b09      	ldr	r3, [pc, #36]	; (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fd f9c4 	bl	8001b8c <HAL_InitTick>

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	40023c00 	.word	0x40023c00
 8004814:	40023800 	.word	0x40023800
 8004818:	080089ec 	.word	0x080089ec
 800481c:	20000000 	.word	0x20000000
 8004820:	20000004 	.word	0x20000004

08004824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004828:	b094      	sub	sp, #80	; 0x50
 800482a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	647b      	str	r3, [r7, #68]	; 0x44
 8004830:	2300      	movs	r3, #0
 8004832:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004834:	2300      	movs	r3, #0
 8004836:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800483c:	4b79      	ldr	r3, [pc, #484]	; (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f003 030c 	and.w	r3, r3, #12
 8004844:	2b08      	cmp	r3, #8
 8004846:	d00d      	beq.n	8004864 <HAL_RCC_GetSysClockFreq+0x40>
 8004848:	2b08      	cmp	r3, #8
 800484a:	f200 80e1 	bhi.w	8004a10 <HAL_RCC_GetSysClockFreq+0x1ec>
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_RCC_GetSysClockFreq+0x34>
 8004852:	2b04      	cmp	r3, #4
 8004854:	d003      	beq.n	800485e <HAL_RCC_GetSysClockFreq+0x3a>
 8004856:	e0db      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004858:	4b73      	ldr	r3, [pc, #460]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x204>)
 800485a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800485c:	e0db      	b.n	8004a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800485e:	4b73      	ldr	r3, [pc, #460]	; (8004a2c <HAL_RCC_GetSysClockFreq+0x208>)
 8004860:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004862:	e0d8      	b.n	8004a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004864:	4b6f      	ldr	r3, [pc, #444]	; (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800486c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800486e:	4b6d      	ldr	r3, [pc, #436]	; (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d063      	beq.n	8004942 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800487a:	4b6a      	ldr	r3, [pc, #424]	; (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	099b      	lsrs	r3, r3, #6
 8004880:	2200      	movs	r2, #0
 8004882:	63bb      	str	r3, [r7, #56]	; 0x38
 8004884:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800488c:	633b      	str	r3, [r7, #48]	; 0x30
 800488e:	2300      	movs	r3, #0
 8004890:	637b      	str	r3, [r7, #52]	; 0x34
 8004892:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004896:	4622      	mov	r2, r4
 8004898:	462b      	mov	r3, r5
 800489a:	f04f 0000 	mov.w	r0, #0
 800489e:	f04f 0100 	mov.w	r1, #0
 80048a2:	0159      	lsls	r1, r3, #5
 80048a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048a8:	0150      	lsls	r0, r2, #5
 80048aa:	4602      	mov	r2, r0
 80048ac:	460b      	mov	r3, r1
 80048ae:	4621      	mov	r1, r4
 80048b0:	1a51      	subs	r1, r2, r1
 80048b2:	6139      	str	r1, [r7, #16]
 80048b4:	4629      	mov	r1, r5
 80048b6:	eb63 0301 	sbc.w	r3, r3, r1
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048c8:	4659      	mov	r1, fp
 80048ca:	018b      	lsls	r3, r1, #6
 80048cc:	4651      	mov	r1, sl
 80048ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048d2:	4651      	mov	r1, sl
 80048d4:	018a      	lsls	r2, r1, #6
 80048d6:	4651      	mov	r1, sl
 80048d8:	ebb2 0801 	subs.w	r8, r2, r1
 80048dc:	4659      	mov	r1, fp
 80048de:	eb63 0901 	sbc.w	r9, r3, r1
 80048e2:	f04f 0200 	mov.w	r2, #0
 80048e6:	f04f 0300 	mov.w	r3, #0
 80048ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048f6:	4690      	mov	r8, r2
 80048f8:	4699      	mov	r9, r3
 80048fa:	4623      	mov	r3, r4
 80048fc:	eb18 0303 	adds.w	r3, r8, r3
 8004900:	60bb      	str	r3, [r7, #8]
 8004902:	462b      	mov	r3, r5
 8004904:	eb49 0303 	adc.w	r3, r9, r3
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004916:	4629      	mov	r1, r5
 8004918:	024b      	lsls	r3, r1, #9
 800491a:	4621      	mov	r1, r4
 800491c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004920:	4621      	mov	r1, r4
 8004922:	024a      	lsls	r2, r1, #9
 8004924:	4610      	mov	r0, r2
 8004926:	4619      	mov	r1, r3
 8004928:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800492a:	2200      	movs	r2, #0
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
 800492e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004930:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004934:	f7fb fcb4 	bl	80002a0 <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4613      	mov	r3, r2
 800493e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004940:	e058      	b.n	80049f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004942:	4b38      	ldr	r3, [pc, #224]	; (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	099b      	lsrs	r3, r3, #6
 8004948:	2200      	movs	r2, #0
 800494a:	4618      	mov	r0, r3
 800494c:	4611      	mov	r1, r2
 800494e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004952:	623b      	str	r3, [r7, #32]
 8004954:	2300      	movs	r3, #0
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
 8004958:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800495c:	4642      	mov	r2, r8
 800495e:	464b      	mov	r3, r9
 8004960:	f04f 0000 	mov.w	r0, #0
 8004964:	f04f 0100 	mov.w	r1, #0
 8004968:	0159      	lsls	r1, r3, #5
 800496a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800496e:	0150      	lsls	r0, r2, #5
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	4641      	mov	r1, r8
 8004976:	ebb2 0a01 	subs.w	sl, r2, r1
 800497a:	4649      	mov	r1, r9
 800497c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004980:	f04f 0200 	mov.w	r2, #0
 8004984:	f04f 0300 	mov.w	r3, #0
 8004988:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800498c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004990:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004994:	ebb2 040a 	subs.w	r4, r2, sl
 8004998:	eb63 050b 	sbc.w	r5, r3, fp
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	00eb      	lsls	r3, r5, #3
 80049a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049aa:	00e2      	lsls	r2, r4, #3
 80049ac:	4614      	mov	r4, r2
 80049ae:	461d      	mov	r5, r3
 80049b0:	4643      	mov	r3, r8
 80049b2:	18e3      	adds	r3, r4, r3
 80049b4:	603b      	str	r3, [r7, #0]
 80049b6:	464b      	mov	r3, r9
 80049b8:	eb45 0303 	adc.w	r3, r5, r3
 80049bc:	607b      	str	r3, [r7, #4]
 80049be:	f04f 0200 	mov.w	r2, #0
 80049c2:	f04f 0300 	mov.w	r3, #0
 80049c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049ca:	4629      	mov	r1, r5
 80049cc:	028b      	lsls	r3, r1, #10
 80049ce:	4621      	mov	r1, r4
 80049d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049d4:	4621      	mov	r1, r4
 80049d6:	028a      	lsls	r2, r1, #10
 80049d8:	4610      	mov	r0, r2
 80049da:	4619      	mov	r1, r3
 80049dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049de:	2200      	movs	r2, #0
 80049e0:	61bb      	str	r3, [r7, #24]
 80049e2:	61fa      	str	r2, [r7, #28]
 80049e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049e8:	f7fb fc5a 	bl	80002a0 <__aeabi_uldivmod>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	4613      	mov	r3, r2
 80049f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80049f4:	4b0b      	ldr	r3, [pc, #44]	; (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	0c1b      	lsrs	r3, r3, #16
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	3301      	adds	r3, #1
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004a04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a0e:	e002      	b.n	8004a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a10:	4b05      	ldr	r3, [pc, #20]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a12:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3750      	adds	r7, #80	; 0x50
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a22:	bf00      	nop
 8004a24:	40023800 	.word	0x40023800
 8004a28:	00f42400 	.word	0x00f42400
 8004a2c:	007a1200 	.word	0x007a1200

08004a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a30:	b480      	push	{r7}
 8004a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a34:	4b03      	ldr	r3, [pc, #12]	; (8004a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a36:	681b      	ldr	r3, [r3, #0]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	20000000 	.word	0x20000000

08004a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a4c:	f7ff fff0 	bl	8004a30 <HAL_RCC_GetHCLKFreq>
 8004a50:	4602      	mov	r2, r0
 8004a52:	4b05      	ldr	r3, [pc, #20]	; (8004a68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	0a9b      	lsrs	r3, r3, #10
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	4903      	ldr	r1, [pc, #12]	; (8004a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a5e:	5ccb      	ldrb	r3, [r1, r3]
 8004a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	080089fc 	.word	0x080089fc

08004a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a74:	f7ff ffdc 	bl	8004a30 <HAL_RCC_GetHCLKFreq>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	4b05      	ldr	r3, [pc, #20]	; (8004a90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	0b5b      	lsrs	r3, r3, #13
 8004a80:	f003 0307 	and.w	r3, r3, #7
 8004a84:	4903      	ldr	r1, [pc, #12]	; (8004a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a86:	5ccb      	ldrb	r3, [r1, r3]
 8004a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40023800 	.word	0x40023800
 8004a94:	080089fc 	.word	0x080089fc

08004a98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10b      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d105      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d075      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004acc:	4b91      	ldr	r3, [pc, #580]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ad2:	f7fd f89f 	bl	8001c14 <HAL_GetTick>
 8004ad6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ad8:	e008      	b.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ada:	f7fd f89b 	bl	8001c14 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d901      	bls.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e189      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004aec:	4b8a      	ldr	r3, [pc, #552]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1f0      	bne.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d009      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	019a      	lsls	r2, r3, #6
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	071b      	lsls	r3, r3, #28
 8004b10:	4981      	ldr	r1, [pc, #516]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01f      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b24:	4b7c      	ldr	r3, [pc, #496]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b2a:	0f1b      	lsrs	r3, r3, #28
 8004b2c:	f003 0307 	and.w	r3, r3, #7
 8004b30:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	019a      	lsls	r2, r3, #6
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	061b      	lsls	r3, r3, #24
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	071b      	lsls	r3, r3, #28
 8004b44:	4974      	ldr	r1, [pc, #464]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b4c:	4b72      	ldr	r3, [pc, #456]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b52:	f023 021f 	bic.w	r2, r3, #31
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	496e      	ldr	r1, [pc, #440]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00d      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	019a      	lsls	r2, r3, #6
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	061b      	lsls	r3, r3, #24
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	071b      	lsls	r3, r3, #28
 8004b84:	4964      	ldr	r1, [pc, #400]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b8c:	4b61      	ldr	r3, [pc, #388]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b92:	f7fd f83f 	bl	8001c14 <HAL_GetTick>
 8004b96:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b98:	e008      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b9a:	f7fd f83b 	bl	8001c14 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e129      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bac:	4b5a      	ldr	r3, [pc, #360]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d105      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d079      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004bd0:	4b52      	ldr	r3, [pc, #328]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bd6:	f7fd f81d 	bl	8001c14 <HAL_GetTick>
 8004bda:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004bde:	f7fd f819 	bl	8001c14 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e107      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004bf0:	4b49      	ldr	r3, [pc, #292]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004bfc:	d0ef      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d020      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c0a:	4b43      	ldr	r3, [pc, #268]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c10:	0f1b      	lsrs	r3, r3, #28
 8004c12:	f003 0307 	and.w	r3, r3, #7
 8004c16:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	019a      	lsls	r2, r3, #6
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	061b      	lsls	r3, r3, #24
 8004c24:	431a      	orrs	r2, r3
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	071b      	lsls	r3, r3, #28
 8004c2a:	493b      	ldr	r1, [pc, #236]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c32:	4b39      	ldr	r3, [pc, #228]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c38:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	021b      	lsls	r3, r3, #8
 8004c44:	4934      	ldr	r1, [pc, #208]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0308 	and.w	r3, r3, #8
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d01e      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c58:	4b2f      	ldr	r3, [pc, #188]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5e:	0e1b      	lsrs	r3, r3, #24
 8004c60:	f003 030f 	and.w	r3, r3, #15
 8004c64:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	019a      	lsls	r2, r3, #6
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	061b      	lsls	r3, r3, #24
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	071b      	lsls	r3, r3, #28
 8004c78:	4927      	ldr	r1, [pc, #156]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c80:	4b25      	ldr	r3, [pc, #148]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8e:	4922      	ldr	r1, [pc, #136]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004c96:	4b21      	ldr	r3, [pc, #132]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004c98:	2201      	movs	r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c9c:	f7fc ffba 	bl	8001c14 <HAL_GetTick>
 8004ca0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004ca4:	f7fc ffb6 	bl	8001c14 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e0a4      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cb6:	4b18      	ldr	r3, [pc, #96]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004cbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cc2:	d1ef      	bne.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 808b 	beq.w	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	60fb      	str	r3, [r7, #12]
 8004cd6:	4b10      	ldr	r3, [pc, #64]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cda:	4a0f      	ldr	r2, [pc, #60]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ce2:	4b0d      	ldr	r3, [pc, #52]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004cee:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a0b      	ldr	r2, [pc, #44]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004cfa:	f7fc ff8b 	bl	8001c14 <HAL_GetTick>
 8004cfe:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d00:	e010      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004d02:	f7fc ff87 	bl	8001c14 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d909      	bls.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e075      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004d14:	42470068 	.word	0x42470068
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	42470070 	.word	0x42470070
 8004d20:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d24:	4b38      	ldr	r3, [pc, #224]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0e8      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d30:	4b36      	ldr	r3, [pc, #216]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d38:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d02f      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d028      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d4e:	4b2f      	ldr	r3, [pc, #188]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d56:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d58:	4b2d      	ldr	r3, [pc, #180]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d5e:	4b2c      	ldr	r3, [pc, #176]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d64:	4a29      	ldr	r2, [pc, #164]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d6a:	4b28      	ldr	r3, [pc, #160]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d114      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d76:	f7fc ff4d 	bl	8001c14 <HAL_GetTick>
 8004d7a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d7c:	e00a      	b.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d7e:	f7fc ff49 	bl	8001c14 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e035      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d94:	4b1d      	ldr	r3, [pc, #116]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0ee      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004da8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004dac:	d10d      	bne.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004dae:	4b17      	ldr	r3, [pc, #92]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dc2:	4912      	ldr	r1, [pc, #72]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	608b      	str	r3, [r1, #8]
 8004dc8:	e005      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004dca:	4b10      	ldr	r3, [pc, #64]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	4a0f      	ldr	r2, [pc, #60]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dd0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004dd4:	6093      	str	r3, [r2, #8]
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de2:	490a      	ldr	r1, [pc, #40]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0310 	and.w	r3, r3, #16
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d004      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004dfa:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004dfc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40007000 	.word	0x40007000
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	42470e40 	.word	0x42470e40
 8004e14:	424711e0 	.word	0x424711e0

08004e18 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e066      	b.n	8004efc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	7f5b      	ldrb	r3, [r3, #29]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d105      	bne.n	8004e44 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fc fc2e 	bl	80016a0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2202      	movs	r2, #2
 8004e48:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	22ca      	movs	r2, #202	; 0xca
 8004e50:	625a      	str	r2, [r3, #36]	; 0x24
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2253      	movs	r2, #83	; 0x53
 8004e58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 fb20 	bl	80054a0 <RTC_EnterInitMode>
 8004e60:	4603      	mov	r3, r0
 8004e62:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d12c      	bne.n	8004ec4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6812      	ldr	r2, [r2, #0]
 8004e74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004e78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e7c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6899      	ldr	r1, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	431a      	orrs	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	68d2      	ldr	r2, [r2, #12]
 8004ea4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6919      	ldr	r1, [r3, #16]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	041a      	lsls	r2, r3, #16
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fb27 	bl	800550e <RTC_ExitInitMode>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d113      	bne.n	8004ef2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ed8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	699a      	ldr	r2, [r3, #24]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	22ff      	movs	r2, #255	; 0xff
 8004ef8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004f04:	b590      	push	{r4, r7, lr}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004f10:	2300      	movs	r3, #0
 8004f12:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	7f1b      	ldrb	r3, [r3, #28]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d101      	bne.n	8004f20 <HAL_RTC_SetTime+0x1c>
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	e087      	b.n	8005030 <HAL_RTC_SetTime+0x12c>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2201      	movs	r2, #1
 8004f24:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2202      	movs	r2, #2
 8004f2a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d126      	bne.n	8004f80 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d102      	bne.n	8004f46 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	2200      	movs	r2, #0
 8004f44:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 fb04 	bl	8005558 <RTC_ByteToBcd2>
 8004f50:	4603      	mov	r3, r0
 8004f52:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	785b      	ldrb	r3, [r3, #1]
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f000 fafd 	bl	8005558 <RTC_ByteToBcd2>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f62:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	789b      	ldrb	r3, [r3, #2]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f000 faf5 	bl	8005558 <RTC_ByteToBcd2>
 8004f6e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004f70:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	78db      	ldrb	r3, [r3, #3]
 8004f78:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]
 8004f7e:	e018      	b.n	8004fb2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d102      	bne.n	8004f94 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	2200      	movs	r2, #0
 8004f92:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	785b      	ldrb	r3, [r3, #1]
 8004f9e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004fa0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004fa6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	78db      	ldrb	r3, [r3, #3]
 8004fac:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	22ca      	movs	r2, #202	; 0xca
 8004fb8:	625a      	str	r2, [r3, #36]	; 0x24
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2253      	movs	r2, #83	; 0x53
 8004fc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 fa6c 	bl	80054a0 <RTC_EnterInitMode>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004fcc:	7cfb      	ldrb	r3, [r7, #19]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d120      	bne.n	8005014 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004fdc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004fe0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689a      	ldr	r2, [r3, #8]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ff0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6899      	ldr	r1, [r3, #8]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	68da      	ldr	r2, [r3, #12]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	431a      	orrs	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 fa7f 	bl	800550e <RTC_ExitInitMode>
 8005010:	4603      	mov	r3, r0
 8005012:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005014:	7cfb      	ldrb	r3, [r7, #19]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d102      	bne.n	8005020 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2201      	movs	r2, #1
 800501e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	22ff      	movs	r2, #255	; 0xff
 8005026:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	771a      	strb	r2, [r3, #28]

  return status;
 800502e:	7cfb      	ldrb	r3, [r7, #19]
}
 8005030:	4618      	mov	r0, r3
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	bd90      	pop	{r4, r7, pc}

08005038 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005038:	b590      	push	{r4, r7, lr}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	7f1b      	ldrb	r3, [r3, #28]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d101      	bne.n	8005054 <HAL_RTC_SetDate+0x1c>
 8005050:	2302      	movs	r3, #2
 8005052:	e071      	b.n	8005138 <HAL_RTC_SetDate+0x100>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2201      	movs	r2, #1
 8005058:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2202      	movs	r2, #2
 800505e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10e      	bne.n	8005084 <HAL_RTC_SetDate+0x4c>
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	785b      	ldrb	r3, [r3, #1]
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b00      	cmp	r3, #0
 8005070:	d008      	beq.n	8005084 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	785b      	ldrb	r3, [r3, #1]
 8005076:	f023 0310 	bic.w	r3, r3, #16
 800507a:	b2db      	uxtb	r3, r3
 800507c:	330a      	adds	r3, #10
 800507e:	b2da      	uxtb	r2, r3
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d11c      	bne.n	80050c4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	78db      	ldrb	r3, [r3, #3]
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fa62 	bl	8005558 <RTC_ByteToBcd2>
 8005094:	4603      	mov	r3, r0
 8005096:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	785b      	ldrb	r3, [r3, #1]
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fa5b 	bl	8005558 <RTC_ByteToBcd2>
 80050a2:	4603      	mov	r3, r0
 80050a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	789b      	ldrb	r3, [r3, #2]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f000 fa53 	bl	8005558 <RTC_ByteToBcd2>
 80050b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80050b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]
 80050c2:	e00e      	b.n	80050e2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	78db      	ldrb	r3, [r3, #3]
 80050c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	785b      	ldrb	r3, [r3, #1]
 80050ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050d0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80050d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80050de:	4313      	orrs	r3, r2
 80050e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	22ca      	movs	r2, #202	; 0xca
 80050e8:	625a      	str	r2, [r3, #36]	; 0x24
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2253      	movs	r2, #83	; 0x53
 80050f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 f9d4 	bl	80054a0 <RTC_EnterInitMode>
 80050f8:	4603      	mov	r3, r0
 80050fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80050fc:	7cfb      	ldrb	r3, [r7, #19]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10c      	bne.n	800511c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800510c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005110:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 f9fb 	bl	800550e <RTC_ExitInitMode>
 8005118:	4603      	mov	r3, r0
 800511a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800511c:	7cfb      	ldrb	r3, [r7, #19]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d102      	bne.n	8005128 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2201      	movs	r2, #1
 8005126:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	22ff      	movs	r2, #255	; 0xff
 800512e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	771a      	strb	r2, [r3, #28]

  return status;
 8005136:	7cfb      	ldrb	r3, [r7, #19]
}
 8005138:	4618      	mov	r0, r3
 800513a:	371c      	adds	r7, #28
 800513c:	46bd      	mov	sp, r7
 800513e:	bd90      	pop	{r4, r7, pc}

08005140 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005140:	b590      	push	{r4, r7, lr}
 8005142:	b089      	sub	sp, #36	; 0x24
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800514c:	4b9a      	ldr	r3, [pc, #616]	; (80053b8 <HAL_RTC_SetAlarm_IT+0x278>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a9a      	ldr	r2, [pc, #616]	; (80053bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8005152:	fba2 2303 	umull	r2, r3, r2, r3
 8005156:	0adb      	lsrs	r3, r3, #11
 8005158:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800515c:	fb02 f303 	mul.w	r3, r2, r3
 8005160:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8005166:	2300      	movs	r3, #0
 8005168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	7f1b      	ldrb	r3, [r3, #28]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d101      	bne.n	8005176 <HAL_RTC_SetAlarm_IT+0x36>
 8005172:	2302      	movs	r3, #2
 8005174:	e11c      	b.n	80053b0 <HAL_RTC_SetAlarm_IT+0x270>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2202      	movs	r2, #2
 8005180:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d137      	bne.n	80051f8 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005192:	2b00      	cmp	r3, #0
 8005194:	d102      	bne.n	800519c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2200      	movs	r2, #0
 800519a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f000 f9d9 	bl	8005558 <RTC_ByteToBcd2>
 80051a6:	4603      	mov	r3, r0
 80051a8:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	785b      	ldrb	r3, [r3, #1]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f9d2 	bl	8005558 <RTC_ByteToBcd2>
 80051b4:	4603      	mov	r3, r0
 80051b6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80051b8:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	789b      	ldrb	r3, [r3, #2]
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 f9ca 	bl	8005558 <RTC_ByteToBcd2>
 80051c4:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80051c6:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	78db      	ldrb	r3, [r3, #3]
 80051ce:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80051d0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 f9bc 	bl	8005558 <RTC_ByteToBcd2>
 80051e0:	4603      	mov	r3, r0
 80051e2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80051e4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80051ec:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80051f2:	4313      	orrs	r3, r2
 80051f4:	61fb      	str	r3, [r7, #28]
 80051f6:	e023      	b.n	8005240 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005202:	2b00      	cmp	r3, #0
 8005204:	d102      	bne.n	800520c <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	2200      	movs	r2, #0
 800520a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	785b      	ldrb	r3, [r3, #1]
 8005216:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005218:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800521e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	78db      	ldrb	r3, [r3, #3]
 8005224:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005226:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800522e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8005230:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005236:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800523c:	4313      	orrs	r3, r2
 800523e:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005248:	4313      	orrs	r3, r2
 800524a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	22ca      	movs	r2, #202	; 0xca
 8005252:	625a      	str	r2, [r3, #36]	; 0x24
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2253      	movs	r2, #83	; 0x53
 800525a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005264:	d141      	bne.n	80052ea <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005274:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	b2da      	uxtb	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005286:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	1e5a      	subs	r2, r3, #1
 800528c:	617a      	str	r2, [r7, #20]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10b      	bne.n	80052aa <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	22ff      	movs	r2, #255	; 0xff
 8005298:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2203      	movs	r2, #3
 800529e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e082      	b.n	80053b0 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 0301 	and.w	r3, r3, #1
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d0e7      	beq.n	8005288 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	69fa      	ldr	r2, [r7, #28]
 80052be:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052d6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689a      	ldr	r2, [r3, #8]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80052e6:	609a      	str	r2, [r3, #8]
 80052e8:	e04b      	b.n	8005382 <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	689a      	ldr	r2, [r3, #8]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80052f8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	b2da      	uxtb	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f462 7220 	orn	r2, r2, #640	; 0x280
 800530a:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800530c:	4b2a      	ldr	r3, [pc, #168]	; (80053b8 <HAL_RTC_SetAlarm_IT+0x278>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a2a      	ldr	r2, [pc, #168]	; (80053bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8005312:	fba2 2303 	umull	r2, r3, r2, r3
 8005316:	0adb      	lsrs	r3, r3, #11
 8005318:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800531c:	fb02 f303 	mul.w	r3, r2, r3
 8005320:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	1e5a      	subs	r2, r3, #1
 8005326:	617a      	str	r2, [r7, #20]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10b      	bne.n	8005344 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	22ff      	movs	r2, #255	; 0xff
 8005332:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2203      	movs	r2, #3
 8005338:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e035      	b.n	80053b0 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0e7      	beq.n	8005322 <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	69fa      	ldr	r2, [r7, #28]
 8005358:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69ba      	ldr	r2, [r7, #24]
 8005360:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005370:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005380:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005382:	4b0f      	ldr	r3, [pc, #60]	; (80053c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a0e      	ldr	r2, [pc, #56]	; (80053c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800538c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800538e:	4b0c      	ldr	r3, [pc, #48]	; (80053c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	4a0b      	ldr	r2, [pc, #44]	; (80053c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005394:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005398:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	22ff      	movs	r2, #255	; 0xff
 80053a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2201      	movs	r2, #1
 80053a6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3724      	adds	r7, #36	; 0x24
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd90      	pop	{r4, r7, pc}
 80053b8:	20000000 	.word	0x20000000
 80053bc:	10624dd3 	.word	0x10624dd3
 80053c0:	40013c00 	.word	0x40013c00

080053c4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d012      	beq.n	8005400 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00b      	beq.n	8005400 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f7fb fec1 	bl	8001170 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80053fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d012      	beq.n	8005434 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00b      	beq.n	8005434 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f8b8 	bl	8005592 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	b2da      	uxtb	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005432:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005434:	4b05      	ldr	r3, [pc, #20]	; (800544c <HAL_RTC_AlarmIRQHandler+0x88>)
 8005436:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800543a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	775a      	strb	r2, [r3, #29]
}
 8005442:	bf00      	nop
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40013c00 	.word	0x40013c00

08005450 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005458:	2300      	movs	r3, #0
 800545a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800546a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800546c:	f7fc fbd2 	bl	8001c14 <HAL_GetTick>
 8005470:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005472:	e009      	b.n	8005488 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005474:	f7fc fbce 	bl	8001c14 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005482:	d901      	bls.n	8005488 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e007      	b.n	8005498 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0ee      	beq.n	8005474 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80054ac:	2300      	movs	r3, #0
 80054ae:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d122      	bne.n	8005504 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054cc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054ce:	f7fc fba1 	bl	8001c14 <HAL_GetTick>
 80054d2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80054d4:	e00c      	b.n	80054f0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80054d6:	f7fc fb9d 	bl	8001c14 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054e4:	d904      	bls.n	80054f0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2204      	movs	r2, #4
 80054ea:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <RTC_EnterInitMode+0x64>
 80054fe:	7bfb      	ldrb	r3, [r7, #15]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d1e8      	bne.n	80054d6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005504:	7bfb      	ldrb	r3, [r7, #15]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}

0800550e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800550e:	b580      	push	{r7, lr}
 8005510:	b084      	sub	sp, #16
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68da      	ldr	r2, [r3, #12]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005528:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f003 0320 	and.w	r3, r3, #32
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10a      	bne.n	800554e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff ff89 	bl	8005450 <HAL_RTC_WaitForSynchro>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d004      	beq.n	800554e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2204      	movs	r2, #4
 8005548:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800554e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	4603      	mov	r3, r0
 8005560:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005566:	e005      	b.n	8005574 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005568:	7bfb      	ldrb	r3, [r7, #15]
 800556a:	3301      	adds	r3, #1
 800556c:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	3b0a      	subs	r3, #10
 8005572:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	2b09      	cmp	r3, #9
 8005578:	d8f6      	bhi.n	8005568 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800557a:	7bfb      	ldrb	r3, [r7, #15]
 800557c:	011b      	lsls	r3, r3, #4
 800557e:	b2da      	uxtb	r2, r3
 8005580:	79fb      	ldrb	r3, [r7, #7]
 8005582:	4313      	orrs	r3, r2
 8005584:	b2db      	uxtb	r3, r3
}
 8005586:	4618      	mov	r0, r3
 8005588:	3714      	adds	r7, #20
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005592:	b480      	push	{r7}
 8005594:	b083      	sub	sp, #12
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800559a:	bf00      	nop
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b082      	sub	sp, #8
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e041      	b.n	800563c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d106      	bne.n	80055d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f7fc f891 	bl	80016f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2202      	movs	r2, #2
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	3304      	adds	r3, #4
 80055e2:	4619      	mov	r1, r3
 80055e4:	4610      	mov	r0, r2
 80055e6:	f000 fa2f 	bl	8005a48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3708      	adds	r7, #8
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b02      	cmp	r3, #2
 8005658:	d122      	bne.n	80056a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b02      	cmp	r3, #2
 8005666:	d11b      	bne.n	80056a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f06f 0202 	mvn.w	r2, #2
 8005670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	f003 0303 	and.w	r3, r3, #3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f9bf 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 800568c:	e005      	b.n	800569a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f9b1 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f9c2 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f003 0304 	and.w	r3, r3, #4
 80056aa:	2b04      	cmp	r3, #4
 80056ac:	d122      	bne.n	80056f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f003 0304 	and.w	r3, r3, #4
 80056b8:	2b04      	cmp	r3, #4
 80056ba:	d11b      	bne.n	80056f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0204 	mvn.w	r2, #4
 80056c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2202      	movs	r2, #2
 80056ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f995 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 80056e0:	e005      	b.n	80056ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f987 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f998 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f003 0308 	and.w	r3, r3, #8
 80056fe:	2b08      	cmp	r3, #8
 8005700:	d122      	bne.n	8005748 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f003 0308 	and.w	r3, r3, #8
 800570c:	2b08      	cmp	r3, #8
 800570e:	d11b      	bne.n	8005748 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0208 	mvn.w	r2, #8
 8005718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2204      	movs	r2, #4
 800571e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	f003 0303 	and.w	r3, r3, #3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d003      	beq.n	8005736 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f96b 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 8005734:	e005      	b.n	8005742 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f95d 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f96e 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0310 	and.w	r3, r3, #16
 8005752:	2b10      	cmp	r3, #16
 8005754:	d122      	bne.n	800579c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f003 0310 	and.w	r3, r3, #16
 8005760:	2b10      	cmp	r3, #16
 8005762:	d11b      	bne.n	800579c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0210 	mvn.w	r2, #16
 800576c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2208      	movs	r2, #8
 8005772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f941 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 8005788:	e005      	b.n	8005796 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f933 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f944 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d10e      	bne.n	80057c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d107      	bne.n	80057c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f06f 0201 	mvn.w	r2, #1
 80057c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f90d 	bl	80059e2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d2:	2b80      	cmp	r3, #128	; 0x80
 80057d4:	d10e      	bne.n	80057f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e0:	2b80      	cmp	r3, #128	; 0x80
 80057e2:	d107      	bne.n	80057f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 faea 	bl	8005dc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fe:	2b40      	cmp	r3, #64	; 0x40
 8005800:	d10e      	bne.n	8005820 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580c:	2b40      	cmp	r3, #64	; 0x40
 800580e:	d107      	bne.n	8005820 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f909 	bl	8005a32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0320 	and.w	r3, r3, #32
 800582a:	2b20      	cmp	r3, #32
 800582c:	d10e      	bne.n	800584c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f003 0320 	and.w	r3, r3, #32
 8005838:	2b20      	cmp	r3, #32
 800583a:	d107      	bne.n	800584c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0220 	mvn.w	r2, #32
 8005844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fab4 	bl	8005db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800584c:	bf00      	nop
 800584e:	3708      	adds	r7, #8
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800585e:	2300      	movs	r3, #0
 8005860:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005868:	2b01      	cmp	r3, #1
 800586a:	d101      	bne.n	8005870 <HAL_TIM_ConfigClockSource+0x1c>
 800586c:	2302      	movs	r3, #2
 800586e:	e0b4      	b.n	80059da <HAL_TIM_ConfigClockSource+0x186>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2202      	movs	r2, #2
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800588e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005896:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058a8:	d03e      	beq.n	8005928 <HAL_TIM_ConfigClockSource+0xd4>
 80058aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ae:	f200 8087 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b6:	f000 8086 	beq.w	80059c6 <HAL_TIM_ConfigClockSource+0x172>
 80058ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058be:	d87f      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058c0:	2b70      	cmp	r3, #112	; 0x70
 80058c2:	d01a      	beq.n	80058fa <HAL_TIM_ConfigClockSource+0xa6>
 80058c4:	2b70      	cmp	r3, #112	; 0x70
 80058c6:	d87b      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058c8:	2b60      	cmp	r3, #96	; 0x60
 80058ca:	d050      	beq.n	800596e <HAL_TIM_ConfigClockSource+0x11a>
 80058cc:	2b60      	cmp	r3, #96	; 0x60
 80058ce:	d877      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058d0:	2b50      	cmp	r3, #80	; 0x50
 80058d2:	d03c      	beq.n	800594e <HAL_TIM_ConfigClockSource+0xfa>
 80058d4:	2b50      	cmp	r3, #80	; 0x50
 80058d6:	d873      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058d8:	2b40      	cmp	r3, #64	; 0x40
 80058da:	d058      	beq.n	800598e <HAL_TIM_ConfigClockSource+0x13a>
 80058dc:	2b40      	cmp	r3, #64	; 0x40
 80058de:	d86f      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058e0:	2b30      	cmp	r3, #48	; 0x30
 80058e2:	d064      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x15a>
 80058e4:	2b30      	cmp	r3, #48	; 0x30
 80058e6:	d86b      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058e8:	2b20      	cmp	r3, #32
 80058ea:	d060      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x15a>
 80058ec:	2b20      	cmp	r3, #32
 80058ee:	d867      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d05c      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x15a>
 80058f4:	2b10      	cmp	r3, #16
 80058f6:	d05a      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x15a>
 80058f8:	e062      	b.n	80059c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6818      	ldr	r0, [r3, #0]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	6899      	ldr	r1, [r3, #8]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	f000 f9b7 	bl	8005c7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800591c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	609a      	str	r2, [r3, #8]
      break;
 8005926:	e04f      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6818      	ldr	r0, [r3, #0]
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	6899      	ldr	r1, [r3, #8]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685a      	ldr	r2, [r3, #4]
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f000 f9a0 	bl	8005c7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689a      	ldr	r2, [r3, #8]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800594a:	609a      	str	r2, [r3, #8]
      break;
 800594c:	e03c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6818      	ldr	r0, [r3, #0]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	6859      	ldr	r1, [r3, #4]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	461a      	mov	r2, r3
 800595c:	f000 f914 	bl	8005b88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2150      	movs	r1, #80	; 0x50
 8005966:	4618      	mov	r0, r3
 8005968:	f000 f96d 	bl	8005c46 <TIM_ITRx_SetConfig>
      break;
 800596c:	e02c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6818      	ldr	r0, [r3, #0]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	6859      	ldr	r1, [r3, #4]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	461a      	mov	r2, r3
 800597c:	f000 f933 	bl	8005be6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2160      	movs	r1, #96	; 0x60
 8005986:	4618      	mov	r0, r3
 8005988:	f000 f95d 	bl	8005c46 <TIM_ITRx_SetConfig>
      break;
 800598c:	e01c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6859      	ldr	r1, [r3, #4]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	461a      	mov	r2, r3
 800599c:	f000 f8f4 	bl	8005b88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2140      	movs	r1, #64	; 0x40
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 f94d 	bl	8005c46 <TIM_ITRx_SetConfig>
      break;
 80059ac:	e00c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4619      	mov	r1, r3
 80059b8:	4610      	mov	r0, r2
 80059ba:	f000 f944 	bl	8005c46 <TIM_ITRx_SetConfig>
      break;
 80059be:	e003      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	73fb      	strb	r3, [r7, #15]
      break;
 80059c4:	e000      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b083      	sub	sp, #12
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
	...

08005a48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a40      	ldr	r2, [pc, #256]	; (8005b5c <TIM_Base_SetConfig+0x114>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d013      	beq.n	8005a88 <TIM_Base_SetConfig+0x40>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a66:	d00f      	beq.n	8005a88 <TIM_Base_SetConfig+0x40>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a3d      	ldr	r2, [pc, #244]	; (8005b60 <TIM_Base_SetConfig+0x118>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d00b      	beq.n	8005a88 <TIM_Base_SetConfig+0x40>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a3c      	ldr	r2, [pc, #240]	; (8005b64 <TIM_Base_SetConfig+0x11c>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d007      	beq.n	8005a88 <TIM_Base_SetConfig+0x40>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a3b      	ldr	r2, [pc, #236]	; (8005b68 <TIM_Base_SetConfig+0x120>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d003      	beq.n	8005a88 <TIM_Base_SetConfig+0x40>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a3a      	ldr	r2, [pc, #232]	; (8005b6c <TIM_Base_SetConfig+0x124>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d108      	bne.n	8005a9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a2f      	ldr	r2, [pc, #188]	; (8005b5c <TIM_Base_SetConfig+0x114>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d02b      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa8:	d027      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a2c      	ldr	r2, [pc, #176]	; (8005b60 <TIM_Base_SetConfig+0x118>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d023      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a2b      	ldr	r2, [pc, #172]	; (8005b64 <TIM_Base_SetConfig+0x11c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d01f      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a2a      	ldr	r2, [pc, #168]	; (8005b68 <TIM_Base_SetConfig+0x120>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d01b      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a29      	ldr	r2, [pc, #164]	; (8005b6c <TIM_Base_SetConfig+0x124>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d017      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a28      	ldr	r2, [pc, #160]	; (8005b70 <TIM_Base_SetConfig+0x128>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d013      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a27      	ldr	r2, [pc, #156]	; (8005b74 <TIM_Base_SetConfig+0x12c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00f      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a26      	ldr	r2, [pc, #152]	; (8005b78 <TIM_Base_SetConfig+0x130>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d00b      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a25      	ldr	r2, [pc, #148]	; (8005b7c <TIM_Base_SetConfig+0x134>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d007      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a24      	ldr	r2, [pc, #144]	; (8005b80 <TIM_Base_SetConfig+0x138>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d003      	beq.n	8005afa <TIM_Base_SetConfig+0xb2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a23      	ldr	r2, [pc, #140]	; (8005b84 <TIM_Base_SetConfig+0x13c>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d108      	bne.n	8005b0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	689a      	ldr	r2, [r3, #8]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a0a      	ldr	r2, [pc, #40]	; (8005b5c <TIM_Base_SetConfig+0x114>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d003      	beq.n	8005b40 <TIM_Base_SetConfig+0xf8>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a0c      	ldr	r2, [pc, #48]	; (8005b6c <TIM_Base_SetConfig+0x124>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d103      	bne.n	8005b48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	691a      	ldr	r2, [r3, #16]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	615a      	str	r2, [r3, #20]
}
 8005b4e:	bf00      	nop
 8005b50:	3714      	adds	r7, #20
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40010000 	.word	0x40010000
 8005b60:	40000400 	.word	0x40000400
 8005b64:	40000800 	.word	0x40000800
 8005b68:	40000c00 	.word	0x40000c00
 8005b6c:	40010400 	.word	0x40010400
 8005b70:	40014000 	.word	0x40014000
 8005b74:	40014400 	.word	0x40014400
 8005b78:	40014800 	.word	0x40014800
 8005b7c:	40001800 	.word	0x40001800
 8005b80:	40001c00 	.word	0x40001c00
 8005b84:	40002000 	.word	0x40002000

08005b88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	f023 0201 	bic.w	r2, r3, #1
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	011b      	lsls	r3, r3, #4
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f023 030a 	bic.w	r3, r3, #10
 8005bc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	697a      	ldr	r2, [r7, #20]
 8005bd8:	621a      	str	r2, [r3, #32]
}
 8005bda:	bf00      	nop
 8005bdc:	371c      	adds	r7, #28
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b087      	sub	sp, #28
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f023 0210 	bic.w	r2, r3, #16
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	031b      	lsls	r3, r3, #12
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c22:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	697a      	ldr	r2, [r7, #20]
 8005c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	621a      	str	r2, [r3, #32]
}
 8005c3a:	bf00      	nop
 8005c3c:	371c      	adds	r7, #28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b085      	sub	sp, #20
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
 8005c4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c5e:	683a      	ldr	r2, [r7, #0]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	f043 0307 	orr.w	r3, r3, #7
 8005c68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	609a      	str	r2, [r3, #8]
}
 8005c70:	bf00      	nop
 8005c72:	3714      	adds	r7, #20
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
 8005c88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	021a      	lsls	r2, r3, #8
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	609a      	str	r2, [r3, #8]
}
 8005cb0:	bf00      	nop
 8005cb2:	371c      	adds	r7, #28
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d101      	bne.n	8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e05a      	b.n	8005d8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a21      	ldr	r2, [pc, #132]	; (8005d98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d022      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d20:	d01d      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a1d      	ldr	r2, [pc, #116]	; (8005d9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d018      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1b      	ldr	r2, [pc, #108]	; (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d013      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a1a      	ldr	r2, [pc, #104]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d00e      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a18      	ldr	r2, [pc, #96]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d009      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a17      	ldr	r2, [pc, #92]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d004      	beq.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a15      	ldr	r2, [pc, #84]	; (8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d10c      	bne.n	8005d78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	68ba      	ldr	r2, [r7, #8]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40010000 	.word	0x40010000
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40000c00 	.word	0x40000c00
 8005da8:	40010400 	.word	0x40010400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40001800 	.word	0x40001800

08005db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e03f      	b.n	8005e6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d106      	bne.n	8005e08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fb fc96 	bl	8001734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2224      	movs	r2, #36	; 0x24
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fe23 	bl	8006a6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	695a      	ldr	r2, [r3, #20]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68da      	ldr	r2, [r3, #12]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2220      	movs	r2, #32
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b08a      	sub	sp, #40	; 0x28
 8005e7a:	af02      	add	r7, sp, #8
 8005e7c:	60f8      	str	r0, [r7, #12]
 8005e7e:	60b9      	str	r1, [r7, #8]
 8005e80:	603b      	str	r3, [r7, #0]
 8005e82:	4613      	mov	r3, r2
 8005e84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	d17c      	bne.n	8005f90 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <HAL_UART_Transmit+0x2c>
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e075      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_UART_Transmit+0x3e>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e06e      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2221      	movs	r2, #33	; 0x21
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eca:	f7fb fea3 	bl	8001c14 <HAL_GetTick>
 8005ece:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	88fa      	ldrh	r2, [r7, #6]
 8005ed4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	88fa      	ldrh	r2, [r7, #6]
 8005eda:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ee4:	d108      	bne.n	8005ef8 <HAL_UART_Transmit+0x82>
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d104      	bne.n	8005ef8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	61bb      	str	r3, [r7, #24]
 8005ef6:	e003      	b.n	8005f00 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005efc:	2300      	movs	r3, #0
 8005efe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005f08:	e02a      	b.n	8005f60 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	2180      	movs	r1, #128	; 0x80
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 fb63 	bl	80065e0 <UART_WaitOnFlagUntilTimeout>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e036      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10b      	bne.n	8005f42 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	881b      	ldrh	r3, [r3, #0]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	61bb      	str	r3, [r7, #24]
 8005f40:	e007      	b.n	8005f52 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	781a      	ldrb	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1cf      	bne.n	8005f0a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	2200      	movs	r2, #0
 8005f72:	2140      	movs	r1, #64	; 0x40
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 fb33 	bl	80065e0 <UART_WaitOnFlagUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e006      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	e000      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005f90:	2302      	movs	r3, #2
  }
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3720      	adds	r7, #32
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b085      	sub	sp, #20
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	60f8      	str	r0, [r7, #12]
 8005fa2:	60b9      	str	r1, [r7, #8]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d130      	bne.n	8006016 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <HAL_UART_Transmit_IT+0x26>
 8005fba:	88fb      	ldrh	r3, [r7, #6]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e029      	b.n	8006018 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <HAL_UART_Transmit_IT+0x38>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e022      	b.n	8006018 <HAL_UART_Transmit_IT+0x7e>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	88fa      	ldrh	r2, [r7, #6]
 8005fe4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	88fa      	ldrh	r2, [r7, #6]
 8005fea:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2221      	movs	r2, #33	; 0x21
 8005ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68da      	ldr	r2, [r3, #12]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006010:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	e000      	b.n	8006018 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006016:	2302      	movs	r3, #2
  }
}
 8006018:	4618      	mov	r0, r3
 800601a:	3714      	adds	r7, #20
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	4613      	mov	r3, r2
 8006030:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b20      	cmp	r3, #32
 800603c:	d11d      	bne.n	800607a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d002      	beq.n	800604a <HAL_UART_Receive_IT+0x26>
 8006044:	88fb      	ldrh	r3, [r7, #6]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e016      	b.n	800607c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006054:	2b01      	cmp	r3, #1
 8006056:	d101      	bne.n	800605c <HAL_UART_Receive_IT+0x38>
 8006058:	2302      	movs	r3, #2
 800605a:	e00f      	b.n	800607c <HAL_UART_Receive_IT+0x58>
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	461a      	mov	r2, r3
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 fb23 	bl	80066bc <UART_Start_Receive_IT>
 8006076:	4603      	mov	r3, r0
 8006078:	e000      	b.n	800607c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800607a:	2302      	movs	r3, #2
  }
}
 800607c:	4618      	mov	r0, r3
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b0ba      	sub	sp, #232	; 0xe8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80060aa:	2300      	movs	r3, #0
 80060ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ba:	f003 030f 	and.w	r3, r3, #15
 80060be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80060c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10f      	bne.n	80060ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ce:	f003 0320 	and.w	r3, r3, #32
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d009      	beq.n	80060ea <HAL_UART_IRQHandler+0x66>
 80060d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 fc07 	bl	80068f6 <UART_Receive_IT>
      return;
 80060e8:	e256      	b.n	8006598 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80060ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f000 80de 	beq.w	80062b0 <HAL_UART_IRQHandler+0x22c>
 80060f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d106      	bne.n	800610e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006104:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 80d1 	beq.w	80062b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800610e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00b      	beq.n	8006132 <HAL_UART_IRQHandler+0xae>
 800611a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800611e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006122:	2b00      	cmp	r3, #0
 8006124:	d005      	beq.n	8006132 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612a:	f043 0201 	orr.w	r2, r3, #1
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006136:	f003 0304 	and.w	r3, r3, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00b      	beq.n	8006156 <HAL_UART_IRQHandler+0xd2>
 800613e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d005      	beq.n	8006156 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614e:	f043 0202 	orr.w	r2, r3, #2
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00b      	beq.n	800617a <HAL_UART_IRQHandler+0xf6>
 8006162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	2b00      	cmp	r3, #0
 800616c:	d005      	beq.n	800617a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	f043 0204 	orr.w	r2, r3, #4
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800617a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800617e:	f003 0308 	and.w	r3, r3, #8
 8006182:	2b00      	cmp	r3, #0
 8006184:	d011      	beq.n	80061aa <HAL_UART_IRQHandler+0x126>
 8006186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800618a:	f003 0320 	and.w	r3, r3, #32
 800618e:	2b00      	cmp	r3, #0
 8006190:	d105      	bne.n	800619e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d005      	beq.n	80061aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a2:	f043 0208 	orr.w	r2, r3, #8
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f000 81ed 	beq.w	800658e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b8:	f003 0320 	and.w	r3, r3, #32
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d008      	beq.n	80061d2 <HAL_UART_IRQHandler+0x14e>
 80061c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061c4:	f003 0320 	and.w	r3, r3, #32
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d002      	beq.n	80061d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 fb92 	bl	80068f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061dc:	2b40      	cmp	r3, #64	; 0x40
 80061de:	bf0c      	ite	eq
 80061e0:	2301      	moveq	r3, #1
 80061e2:	2300      	movne	r3, #0
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ee:	f003 0308 	and.w	r3, r3, #8
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d103      	bne.n	80061fe <HAL_UART_IRQHandler+0x17a>
 80061f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d04f      	beq.n	800629e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 fa9a 	bl	8006738 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620e:	2b40      	cmp	r3, #64	; 0x40
 8006210:	d141      	bne.n	8006296 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	3314      	adds	r3, #20
 8006218:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006220:	e853 3f00 	ldrex	r3, [r3]
 8006224:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006228:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800622c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006230:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	3314      	adds	r3, #20
 800623a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800623e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006242:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006246:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800624a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800624e:	e841 2300 	strex	r3, r2, [r1]
 8006252:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006256:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1d9      	bne.n	8006212 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	2b00      	cmp	r3, #0
 8006264:	d013      	beq.n	800628e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626a:	4a7d      	ldr	r2, [pc, #500]	; (8006460 <HAL_UART_IRQHandler+0x3dc>)
 800626c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006272:	4618      	mov	r0, r3
 8006274:	f7fc fb0b 	bl	800288e <HAL_DMA_Abort_IT>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d016      	beq.n	80062ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006288:	4610      	mov	r0, r2
 800628a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800628c:	e00e      	b.n	80062ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f990 	bl	80065b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006294:	e00a      	b.n	80062ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f98c 	bl	80065b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629c:	e006      	b.n	80062ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f988 	bl	80065b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80062aa:	e170      	b.n	800658e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ac:	bf00      	nop
    return;
 80062ae:	e16e      	b.n	800658e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	f040 814a 	bne.w	800654e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062be:	f003 0310 	and.w	r3, r3, #16
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 8143 	beq.w	800654e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80062c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062cc:	f003 0310 	and.w	r3, r3, #16
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 813c 	beq.w	800654e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062d6:	2300      	movs	r3, #0
 80062d8:	60bb      	str	r3, [r7, #8]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	60bb      	str	r3, [r7, #8]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	60bb      	str	r3, [r7, #8]
 80062ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f6:	2b40      	cmp	r3, #64	; 0x40
 80062f8:	f040 80b4 	bne.w	8006464 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006308:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8140 	beq.w	8006592 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006316:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800631a:	429a      	cmp	r2, r3
 800631c:	f080 8139 	bcs.w	8006592 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006326:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632c:	69db      	ldr	r3, [r3, #28]
 800632e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006332:	f000 8088 	beq.w	8006446 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	330c      	adds	r3, #12
 800633c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006340:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800634c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006354:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	330c      	adds	r3, #12
 800635e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006362:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006366:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800636e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006372:	e841 2300 	strex	r3, r2, [r1]
 8006376:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800637a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1d9      	bne.n	8006336 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	3314      	adds	r3, #20
 8006388:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800638c:	e853 3f00 	ldrex	r3, [r3]
 8006390:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006392:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006394:	f023 0301 	bic.w	r3, r3, #1
 8006398:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	3314      	adds	r3, #20
 80063a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80063aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063b2:	e841 2300 	strex	r3, r2, [r1]
 80063b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1e1      	bne.n	8006382 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3314      	adds	r3, #20
 80063c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80063ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3314      	adds	r3, #20
 80063de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063ea:	e841 2300 	strex	r3, r2, [r1]
 80063ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1e3      	bne.n	80063be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	330c      	adds	r3, #12
 800640a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800640e:	e853 3f00 	ldrex	r3, [r3]
 8006412:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006416:	f023 0310 	bic.w	r3, r3, #16
 800641a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	330c      	adds	r3, #12
 8006424:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006428:	65ba      	str	r2, [r7, #88]	; 0x58
 800642a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800642e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006430:	e841 2300 	strex	r3, r2, [r1]
 8006434:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1e3      	bne.n	8006404 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006440:	4618      	mov	r0, r3
 8006442:	f7fc f9b4 	bl	80027ae <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800644e:	b29b      	uxth	r3, r3
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	b29b      	uxth	r3, r3
 8006454:	4619      	mov	r1, r3
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f8b6 	bl	80065c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800645c:	e099      	b.n	8006592 <HAL_UART_IRQHandler+0x50e>
 800645e:	bf00      	nop
 8006460:	080067ff 	.word	0x080067ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800646c:	b29b      	uxth	r3, r3
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006478:	b29b      	uxth	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	f000 808b 	beq.w	8006596 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006480:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 8086 	beq.w	8006596 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	330c      	adds	r3, #12
 8006490:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006494:	e853 3f00 	ldrex	r3, [r3]
 8006498:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800649a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800649c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	330c      	adds	r3, #12
 80064aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80064ae:	647a      	str	r2, [r7, #68]	; 0x44
 80064b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064b6:	e841 2300 	strex	r3, r2, [r1]
 80064ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1e3      	bne.n	800648a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3314      	adds	r3, #20
 80064c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	e853 3f00 	ldrex	r3, [r3]
 80064d0:	623b      	str	r3, [r7, #32]
   return(result);
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	f023 0301 	bic.w	r3, r3, #1
 80064d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	3314      	adds	r3, #20
 80064e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80064e6:	633a      	str	r2, [r7, #48]	; 0x30
 80064e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ee:	e841 2300 	strex	r3, r2, [r1]
 80064f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1e3      	bne.n	80064c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	330c      	adds	r3, #12
 800650e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	e853 3f00 	ldrex	r3, [r3]
 8006516:	60fb      	str	r3, [r7, #12]
   return(result);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f023 0310 	bic.w	r3, r3, #16
 800651e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	330c      	adds	r3, #12
 8006528:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800652c:	61fa      	str	r2, [r7, #28]
 800652e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006530:	69b9      	ldr	r1, [r7, #24]
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	e841 2300 	strex	r3, r2, [r1]
 8006538:	617b      	str	r3, [r7, #20]
   return(result);
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1e3      	bne.n	8006508 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006544:	4619      	mov	r1, r3
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f83e 	bl	80065c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800654c:	e023      	b.n	8006596 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800654e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006556:	2b00      	cmp	r3, #0
 8006558:	d009      	beq.n	800656e <HAL_UART_IRQHandler+0x4ea>
 800655a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800655e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f95d 	bl	8006826 <UART_Transmit_IT>
    return;
 800656c:	e014      	b.n	8006598 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800656e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00e      	beq.n	8006598 <HAL_UART_IRQHandler+0x514>
 800657a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800657e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006582:	2b00      	cmp	r3, #0
 8006584:	d008      	beq.n	8006598 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f99d 	bl	80068c6 <UART_EndTransmit_IT>
    return;
 800658c:	e004      	b.n	8006598 <HAL_UART_IRQHandler+0x514>
    return;
 800658e:	bf00      	nop
 8006590:	e002      	b.n	8006598 <HAL_UART_IRQHandler+0x514>
      return;
 8006592:	bf00      	nop
 8006594:	e000      	b.n	8006598 <HAL_UART_IRQHandler+0x514>
      return;
 8006596:	bf00      	nop
  }
}
 8006598:	37e8      	adds	r7, #232	; 0xe8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop

080065a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	460b      	mov	r3, r1
 80065d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b090      	sub	sp, #64	; 0x40
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	603b      	str	r3, [r7, #0]
 80065ec:	4613      	mov	r3, r2
 80065ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065f0:	e050      	b.n	8006694 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f8:	d04c      	beq.n	8006694 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80065fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d007      	beq.n	8006610 <UART_WaitOnFlagUntilTimeout+0x30>
 8006600:	f7fb fb08 	bl	8001c14 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800660c:	429a      	cmp	r2, r3
 800660e:	d241      	bcs.n	8006694 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	330c      	adds	r3, #12
 8006616:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661a:	e853 3f00 	ldrex	r3, [r3]
 800661e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006622:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006626:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	330c      	adds	r3, #12
 800662e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006630:	637a      	str	r2, [r7, #52]	; 0x34
 8006632:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006636:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006638:	e841 2300 	strex	r3, r2, [r1]
 800663c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800663e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e5      	bne.n	8006610 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	3314      	adds	r3, #20
 800664a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	613b      	str	r3, [r7, #16]
   return(result);
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f023 0301 	bic.w	r3, r3, #1
 800665a:	63bb      	str	r3, [r7, #56]	; 0x38
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3314      	adds	r3, #20
 8006662:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006664:	623a      	str	r2, [r7, #32]
 8006666:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006668:	69f9      	ldr	r1, [r7, #28]
 800666a:	6a3a      	ldr	r2, [r7, #32]
 800666c:	e841 2300 	strex	r3, r2, [r1]
 8006670:	61bb      	str	r3, [r7, #24]
   return(result);
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e5      	bne.n	8006644 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2220      	movs	r2, #32
 800667c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e00f      	b.n	80066b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	4013      	ands	r3, r2
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	bf0c      	ite	eq
 80066a4:	2301      	moveq	r3, #1
 80066a6:	2300      	movne	r3, #0
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	461a      	mov	r2, r3
 80066ac:	79fb      	ldrb	r3, [r7, #7]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d09f      	beq.n	80065f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3740      	adds	r7, #64	; 0x40
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	4613      	mov	r3, r2
 80066c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	88fa      	ldrh	r2, [r7, #6]
 80066d4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	88fa      	ldrh	r2, [r7, #6]
 80066da:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2222      	movs	r2, #34	; 0x22
 80066e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	691b      	ldr	r3, [r3, #16]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d007      	beq.n	800670a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68da      	ldr	r2, [r3, #12]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006708:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	695a      	ldr	r2, [r3, #20]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f042 0201 	orr.w	r2, r2, #1
 8006718:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68da      	ldr	r2, [r3, #12]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 0220 	orr.w	r2, r2, #32
 8006728:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3714      	adds	r7, #20
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006738:	b480      	push	{r7}
 800673a:	b095      	sub	sp, #84	; 0x54
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	330c      	adds	r3, #12
 8006746:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800674a:	e853 3f00 	ldrex	r3, [r3]
 800674e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006752:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006756:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	330c      	adds	r3, #12
 800675e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006760:	643a      	str	r2, [r7, #64]	; 0x40
 8006762:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006766:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800676e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e5      	bne.n	8006740 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3314      	adds	r3, #20
 800677a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	e853 3f00 	ldrex	r3, [r3]
 8006782:	61fb      	str	r3, [r7, #28]
   return(result);
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	f023 0301 	bic.w	r3, r3, #1
 800678a:	64bb      	str	r3, [r7, #72]	; 0x48
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3314      	adds	r3, #20
 8006792:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006794:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006796:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006798:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800679a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800679c:	e841 2300 	strex	r3, r2, [r1]
 80067a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1e5      	bne.n	8006774 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d119      	bne.n	80067e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	330c      	adds	r3, #12
 80067b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	60bb      	str	r3, [r7, #8]
   return(result);
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	f023 0310 	bic.w	r3, r3, #16
 80067c6:	647b      	str	r3, [r7, #68]	; 0x44
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	330c      	adds	r3, #12
 80067ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80067d0:	61ba      	str	r2, [r7, #24]
 80067d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6979      	ldr	r1, [r7, #20]
 80067d6:	69ba      	ldr	r2, [r7, #24]
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	613b      	str	r3, [r7, #16]
   return(result);
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e5      	bne.n	80067b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80067f2:	bf00      	nop
 80067f4:	3754      	adds	r7, #84	; 0x54
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr

080067fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b084      	sub	sp, #16
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800680a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006818:	68f8      	ldr	r0, [r7, #12]
 800681a:	f7ff fecb 	bl	80065b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800681e:	bf00      	nop
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006826:	b480      	push	{r7}
 8006828:	b085      	sub	sp, #20
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b21      	cmp	r3, #33	; 0x21
 8006838:	d13e      	bne.n	80068b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006842:	d114      	bne.n	800686e <UART_Transmit_IT+0x48>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d110      	bne.n	800686e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	881b      	ldrh	r3, [r3, #0]
 8006856:	461a      	mov	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006860:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	1c9a      	adds	r2, r3, #2
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	621a      	str	r2, [r3, #32]
 800686c:	e008      	b.n	8006880 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	1c59      	adds	r1, r3, #1
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	6211      	str	r1, [r2, #32]
 8006878:	781a      	ldrb	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006884:	b29b      	uxth	r3, r3
 8006886:	3b01      	subs	r3, #1
 8006888:	b29b      	uxth	r3, r3
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	4619      	mov	r1, r3
 800688e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10f      	bne.n	80068b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e000      	b.n	80068ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b082      	sub	sp, #8
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68da      	ldr	r2, [r3, #12]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f7ff fe5a 	bl	80065a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3708      	adds	r7, #8
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b08c      	sub	sp, #48	; 0x30
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b22      	cmp	r3, #34	; 0x22
 8006908:	f040 80ab 	bne.w	8006a62 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006914:	d117      	bne.n	8006946 <UART_Receive_IT+0x50>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d113      	bne.n	8006946 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800691e:	2300      	movs	r3, #0
 8006920:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006926:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	b29b      	uxth	r3, r3
 8006930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006934:	b29a      	uxth	r2, r3
 8006936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006938:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693e:	1c9a      	adds	r2, r3, #2
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	629a      	str	r2, [r3, #40]	; 0x28
 8006944:	e026      	b.n	8006994 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800694c:	2300      	movs	r3, #0
 800694e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006958:	d007      	beq.n	800696a <UART_Receive_IT+0x74>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10a      	bne.n	8006978 <UART_Receive_IT+0x82>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d106      	bne.n	8006978 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	b2da      	uxtb	r2, r3
 8006972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006974:	701a      	strb	r2, [r3, #0]
 8006976:	e008      	b.n	800698a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	b2db      	uxtb	r3, r3
 8006980:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006984:	b2da      	uxtb	r2, r3
 8006986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006988:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800698e:	1c5a      	adds	r2, r3, #1
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006998:	b29b      	uxth	r3, r3
 800699a:	3b01      	subs	r3, #1
 800699c:	b29b      	uxth	r3, r3
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	4619      	mov	r1, r3
 80069a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d15a      	bne.n	8006a5e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68da      	ldr	r2, [r3, #12]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f022 0220 	bic.w	r2, r2, #32
 80069b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68da      	ldr	r2, [r3, #12]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	695a      	ldr	r2, [r3, #20]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f022 0201 	bic.w	r2, r2, #1
 80069d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2220      	movs	r2, #32
 80069dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d135      	bne.n	8006a54 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	330c      	adds	r3, #12
 80069f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	613b      	str	r3, [r7, #16]
   return(result);
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	f023 0310 	bic.w	r3, r3, #16
 8006a04:	627b      	str	r3, [r7, #36]	; 0x24
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	330c      	adds	r3, #12
 8006a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a0e:	623a      	str	r2, [r7, #32]
 8006a10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a12:	69f9      	ldr	r1, [r7, #28]
 8006a14:	6a3a      	ldr	r2, [r7, #32]
 8006a16:	e841 2300 	strex	r3, r2, [r1]
 8006a1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1e5      	bne.n	80069ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0310 	and.w	r3, r3, #16
 8006a2c:	2b10      	cmp	r3, #16
 8006a2e:	d10a      	bne.n	8006a46 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a30:	2300      	movs	r3, #0
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	60fb      	str	r3, [r7, #12]
 8006a44:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f7ff fdbb 	bl	80065c8 <HAL_UARTEx_RxEventCallback>
 8006a52:	e002      	b.n	8006a5a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f7fa fc13 	bl	8001280 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e002      	b.n	8006a64 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e000      	b.n	8006a64 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006a62:	2302      	movs	r3, #2
  }
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3730      	adds	r7, #48	; 0x30
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a70:	b0c0      	sub	sp, #256	; 0x100
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a88:	68d9      	ldr	r1, [r3, #12]
 8006a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	ea40 0301 	orr.w	r3, r0, r1
 8006a94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ac4:	f021 010c 	bic.w	r1, r1, #12
 8006ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ae6:	6999      	ldr	r1, [r3, #24]
 8006ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	ea40 0301 	orr.w	r3, r0, r1
 8006af2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b8f      	ldr	r3, [pc, #572]	; (8006d38 <UART_SetConfig+0x2cc>)
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d005      	beq.n	8006b0c <UART_SetConfig+0xa0>
 8006b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	4b8d      	ldr	r3, [pc, #564]	; (8006d3c <UART_SetConfig+0x2d0>)
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d104      	bne.n	8006b16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b0c:	f7fd ffb0 	bl	8004a70 <HAL_RCC_GetPCLK2Freq>
 8006b10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006b14:	e003      	b.n	8006b1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b16:	f7fd ff97 	bl	8004a48 <HAL_RCC_GetPCLK1Freq>
 8006b1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b28:	f040 810c 	bne.w	8006d44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b30:	2200      	movs	r2, #0
 8006b32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006b36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006b3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006b3e:	4622      	mov	r2, r4
 8006b40:	462b      	mov	r3, r5
 8006b42:	1891      	adds	r1, r2, r2
 8006b44:	65b9      	str	r1, [r7, #88]	; 0x58
 8006b46:	415b      	adcs	r3, r3
 8006b48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006b4e:	4621      	mov	r1, r4
 8006b50:	eb12 0801 	adds.w	r8, r2, r1
 8006b54:	4629      	mov	r1, r5
 8006b56:	eb43 0901 	adc.w	r9, r3, r1
 8006b5a:	f04f 0200 	mov.w	r2, #0
 8006b5e:	f04f 0300 	mov.w	r3, #0
 8006b62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b6e:	4690      	mov	r8, r2
 8006b70:	4699      	mov	r9, r3
 8006b72:	4623      	mov	r3, r4
 8006b74:	eb18 0303 	adds.w	r3, r8, r3
 8006b78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006b7c:	462b      	mov	r3, r5
 8006b7e:	eb49 0303 	adc.w	r3, r9, r3
 8006b82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006b92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006b96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	18db      	adds	r3, r3, r3
 8006b9e:	653b      	str	r3, [r7, #80]	; 0x50
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	eb42 0303 	adc.w	r3, r2, r3
 8006ba6:	657b      	str	r3, [r7, #84]	; 0x54
 8006ba8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006bac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006bb0:	f7f9 fb76 	bl	80002a0 <__aeabi_uldivmod>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	4b61      	ldr	r3, [pc, #388]	; (8006d40 <UART_SetConfig+0x2d4>)
 8006bba:	fba3 2302 	umull	r2, r3, r3, r2
 8006bbe:	095b      	lsrs	r3, r3, #5
 8006bc0:	011c      	lsls	r4, r3, #4
 8006bc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006bcc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006bd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006bd4:	4642      	mov	r2, r8
 8006bd6:	464b      	mov	r3, r9
 8006bd8:	1891      	adds	r1, r2, r2
 8006bda:	64b9      	str	r1, [r7, #72]	; 0x48
 8006bdc:	415b      	adcs	r3, r3
 8006bde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006be0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006be4:	4641      	mov	r1, r8
 8006be6:	eb12 0a01 	adds.w	sl, r2, r1
 8006bea:	4649      	mov	r1, r9
 8006bec:	eb43 0b01 	adc.w	fp, r3, r1
 8006bf0:	f04f 0200 	mov.w	r2, #0
 8006bf4:	f04f 0300 	mov.w	r3, #0
 8006bf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006bfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c04:	4692      	mov	sl, r2
 8006c06:	469b      	mov	fp, r3
 8006c08:	4643      	mov	r3, r8
 8006c0a:	eb1a 0303 	adds.w	r3, sl, r3
 8006c0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c12:	464b      	mov	r3, r9
 8006c14:	eb4b 0303 	adc.w	r3, fp, r3
 8006c18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c28:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006c2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006c30:	460b      	mov	r3, r1
 8006c32:	18db      	adds	r3, r3, r3
 8006c34:	643b      	str	r3, [r7, #64]	; 0x40
 8006c36:	4613      	mov	r3, r2
 8006c38:	eb42 0303 	adc.w	r3, r2, r3
 8006c3c:	647b      	str	r3, [r7, #68]	; 0x44
 8006c3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006c42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006c46:	f7f9 fb2b 	bl	80002a0 <__aeabi_uldivmod>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	4611      	mov	r1, r2
 8006c50:	4b3b      	ldr	r3, [pc, #236]	; (8006d40 <UART_SetConfig+0x2d4>)
 8006c52:	fba3 2301 	umull	r2, r3, r3, r1
 8006c56:	095b      	lsrs	r3, r3, #5
 8006c58:	2264      	movs	r2, #100	; 0x64
 8006c5a:	fb02 f303 	mul.w	r3, r2, r3
 8006c5e:	1acb      	subs	r3, r1, r3
 8006c60:	00db      	lsls	r3, r3, #3
 8006c62:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006c66:	4b36      	ldr	r3, [pc, #216]	; (8006d40 <UART_SetConfig+0x2d4>)
 8006c68:	fba3 2302 	umull	r2, r3, r3, r2
 8006c6c:	095b      	lsrs	r3, r3, #5
 8006c6e:	005b      	lsls	r3, r3, #1
 8006c70:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c74:	441c      	add	r4, r3
 8006c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c80:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006c84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006c88:	4642      	mov	r2, r8
 8006c8a:	464b      	mov	r3, r9
 8006c8c:	1891      	adds	r1, r2, r2
 8006c8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006c90:	415b      	adcs	r3, r3
 8006c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006c98:	4641      	mov	r1, r8
 8006c9a:	1851      	adds	r1, r2, r1
 8006c9c:	6339      	str	r1, [r7, #48]	; 0x30
 8006c9e:	4649      	mov	r1, r9
 8006ca0:	414b      	adcs	r3, r1
 8006ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8006ca4:	f04f 0200 	mov.w	r2, #0
 8006ca8:	f04f 0300 	mov.w	r3, #0
 8006cac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006cb0:	4659      	mov	r1, fp
 8006cb2:	00cb      	lsls	r3, r1, #3
 8006cb4:	4651      	mov	r1, sl
 8006cb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cba:	4651      	mov	r1, sl
 8006cbc:	00ca      	lsls	r2, r1, #3
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	4642      	mov	r2, r8
 8006cc6:	189b      	adds	r3, r3, r2
 8006cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ccc:	464b      	mov	r3, r9
 8006cce:	460a      	mov	r2, r1
 8006cd0:	eb42 0303 	adc.w	r3, r2, r3
 8006cd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ce4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006ce8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006cec:	460b      	mov	r3, r1
 8006cee:	18db      	adds	r3, r3, r3
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	eb42 0303 	adc.w	r3, r2, r3
 8006cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006d02:	f7f9 facd 	bl	80002a0 <__aeabi_uldivmod>
 8006d06:	4602      	mov	r2, r0
 8006d08:	460b      	mov	r3, r1
 8006d0a:	4b0d      	ldr	r3, [pc, #52]	; (8006d40 <UART_SetConfig+0x2d4>)
 8006d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8006d10:	095b      	lsrs	r3, r3, #5
 8006d12:	2164      	movs	r1, #100	; 0x64
 8006d14:	fb01 f303 	mul.w	r3, r1, r3
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	00db      	lsls	r3, r3, #3
 8006d1c:	3332      	adds	r3, #50	; 0x32
 8006d1e:	4a08      	ldr	r2, [pc, #32]	; (8006d40 <UART_SetConfig+0x2d4>)
 8006d20:	fba2 2303 	umull	r2, r3, r2, r3
 8006d24:	095b      	lsrs	r3, r3, #5
 8006d26:	f003 0207 	and.w	r2, r3, #7
 8006d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4422      	add	r2, r4
 8006d32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d34:	e106      	b.n	8006f44 <UART_SetConfig+0x4d8>
 8006d36:	bf00      	nop
 8006d38:	40011000 	.word	0x40011000
 8006d3c:	40011400 	.word	0x40011400
 8006d40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006d4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006d52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006d56:	4642      	mov	r2, r8
 8006d58:	464b      	mov	r3, r9
 8006d5a:	1891      	adds	r1, r2, r2
 8006d5c:	6239      	str	r1, [r7, #32]
 8006d5e:	415b      	adcs	r3, r3
 8006d60:	627b      	str	r3, [r7, #36]	; 0x24
 8006d62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d66:	4641      	mov	r1, r8
 8006d68:	1854      	adds	r4, r2, r1
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	eb43 0501 	adc.w	r5, r3, r1
 8006d70:	f04f 0200 	mov.w	r2, #0
 8006d74:	f04f 0300 	mov.w	r3, #0
 8006d78:	00eb      	lsls	r3, r5, #3
 8006d7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d7e:	00e2      	lsls	r2, r4, #3
 8006d80:	4614      	mov	r4, r2
 8006d82:	461d      	mov	r5, r3
 8006d84:	4643      	mov	r3, r8
 8006d86:	18e3      	adds	r3, r4, r3
 8006d88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d8c:	464b      	mov	r3, r9
 8006d8e:	eb45 0303 	adc.w	r3, r5, r3
 8006d92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006da2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006db2:	4629      	mov	r1, r5
 8006db4:	008b      	lsls	r3, r1, #2
 8006db6:	4621      	mov	r1, r4
 8006db8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	008a      	lsls	r2, r1, #2
 8006dc0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006dc4:	f7f9 fa6c 	bl	80002a0 <__aeabi_uldivmod>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	460b      	mov	r3, r1
 8006dcc:	4b60      	ldr	r3, [pc, #384]	; (8006f50 <UART_SetConfig+0x4e4>)
 8006dce:	fba3 2302 	umull	r2, r3, r3, r2
 8006dd2:	095b      	lsrs	r3, r3, #5
 8006dd4:	011c      	lsls	r4, r3, #4
 8006dd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006de0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006de4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006de8:	4642      	mov	r2, r8
 8006dea:	464b      	mov	r3, r9
 8006dec:	1891      	adds	r1, r2, r2
 8006dee:	61b9      	str	r1, [r7, #24]
 8006df0:	415b      	adcs	r3, r3
 8006df2:	61fb      	str	r3, [r7, #28]
 8006df4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006df8:	4641      	mov	r1, r8
 8006dfa:	1851      	adds	r1, r2, r1
 8006dfc:	6139      	str	r1, [r7, #16]
 8006dfe:	4649      	mov	r1, r9
 8006e00:	414b      	adcs	r3, r1
 8006e02:	617b      	str	r3, [r7, #20]
 8006e04:	f04f 0200 	mov.w	r2, #0
 8006e08:	f04f 0300 	mov.w	r3, #0
 8006e0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e10:	4659      	mov	r1, fp
 8006e12:	00cb      	lsls	r3, r1, #3
 8006e14:	4651      	mov	r1, sl
 8006e16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e1a:	4651      	mov	r1, sl
 8006e1c:	00ca      	lsls	r2, r1, #3
 8006e1e:	4610      	mov	r0, r2
 8006e20:	4619      	mov	r1, r3
 8006e22:	4603      	mov	r3, r0
 8006e24:	4642      	mov	r2, r8
 8006e26:	189b      	adds	r3, r3, r2
 8006e28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e2c:	464b      	mov	r3, r9
 8006e2e:	460a      	mov	r2, r1
 8006e30:	eb42 0303 	adc.w	r3, r2, r3
 8006e34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006e44:	f04f 0200 	mov.w	r2, #0
 8006e48:	f04f 0300 	mov.w	r3, #0
 8006e4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006e50:	4649      	mov	r1, r9
 8006e52:	008b      	lsls	r3, r1, #2
 8006e54:	4641      	mov	r1, r8
 8006e56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e5a:	4641      	mov	r1, r8
 8006e5c:	008a      	lsls	r2, r1, #2
 8006e5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006e62:	f7f9 fa1d 	bl	80002a0 <__aeabi_uldivmod>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	4611      	mov	r1, r2
 8006e6c:	4b38      	ldr	r3, [pc, #224]	; (8006f50 <UART_SetConfig+0x4e4>)
 8006e6e:	fba3 2301 	umull	r2, r3, r3, r1
 8006e72:	095b      	lsrs	r3, r3, #5
 8006e74:	2264      	movs	r2, #100	; 0x64
 8006e76:	fb02 f303 	mul.w	r3, r2, r3
 8006e7a:	1acb      	subs	r3, r1, r3
 8006e7c:	011b      	lsls	r3, r3, #4
 8006e7e:	3332      	adds	r3, #50	; 0x32
 8006e80:	4a33      	ldr	r2, [pc, #204]	; (8006f50 <UART_SetConfig+0x4e4>)
 8006e82:	fba2 2303 	umull	r2, r3, r2, r3
 8006e86:	095b      	lsrs	r3, r3, #5
 8006e88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e8c:	441c      	add	r4, r3
 8006e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e92:	2200      	movs	r2, #0
 8006e94:	673b      	str	r3, [r7, #112]	; 0x70
 8006e96:	677a      	str	r2, [r7, #116]	; 0x74
 8006e98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	464b      	mov	r3, r9
 8006ea0:	1891      	adds	r1, r2, r2
 8006ea2:	60b9      	str	r1, [r7, #8]
 8006ea4:	415b      	adcs	r3, r3
 8006ea6:	60fb      	str	r3, [r7, #12]
 8006ea8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006eac:	4641      	mov	r1, r8
 8006eae:	1851      	adds	r1, r2, r1
 8006eb0:	6039      	str	r1, [r7, #0]
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	414b      	adcs	r3, r1
 8006eb6:	607b      	str	r3, [r7, #4]
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	f04f 0300 	mov.w	r3, #0
 8006ec0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ec4:	4659      	mov	r1, fp
 8006ec6:	00cb      	lsls	r3, r1, #3
 8006ec8:	4651      	mov	r1, sl
 8006eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ece:	4651      	mov	r1, sl
 8006ed0:	00ca      	lsls	r2, r1, #3
 8006ed2:	4610      	mov	r0, r2
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	4642      	mov	r2, r8
 8006eda:	189b      	adds	r3, r3, r2
 8006edc:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ede:	464b      	mov	r3, r9
 8006ee0:	460a      	mov	r2, r1
 8006ee2:	eb42 0303 	adc.w	r3, r2, r3
 8006ee6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	663b      	str	r3, [r7, #96]	; 0x60
 8006ef2:	667a      	str	r2, [r7, #100]	; 0x64
 8006ef4:	f04f 0200 	mov.w	r2, #0
 8006ef8:	f04f 0300 	mov.w	r3, #0
 8006efc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006f00:	4649      	mov	r1, r9
 8006f02:	008b      	lsls	r3, r1, #2
 8006f04:	4641      	mov	r1, r8
 8006f06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f0a:	4641      	mov	r1, r8
 8006f0c:	008a      	lsls	r2, r1, #2
 8006f0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006f12:	f7f9 f9c5 	bl	80002a0 <__aeabi_uldivmod>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4b0d      	ldr	r3, [pc, #52]	; (8006f50 <UART_SetConfig+0x4e4>)
 8006f1c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f20:	095b      	lsrs	r3, r3, #5
 8006f22:	2164      	movs	r1, #100	; 0x64
 8006f24:	fb01 f303 	mul.w	r3, r1, r3
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	011b      	lsls	r3, r3, #4
 8006f2c:	3332      	adds	r3, #50	; 0x32
 8006f2e:	4a08      	ldr	r2, [pc, #32]	; (8006f50 <UART_SetConfig+0x4e4>)
 8006f30:	fba2 2303 	umull	r2, r3, r2, r3
 8006f34:	095b      	lsrs	r3, r3, #5
 8006f36:	f003 020f 	and.w	r2, r3, #15
 8006f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4422      	add	r2, r4
 8006f42:	609a      	str	r2, [r3, #8]
}
 8006f44:	bf00      	nop
 8006f46:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f50:	51eb851f 	.word	0x51eb851f

08006f54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f54:	b084      	sub	sp, #16
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b084      	sub	sp, #16
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	f107 001c 	add.w	r0, r7, #28
 8006f62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d122      	bne.n	8006fb2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f70:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006f80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d105      	bne.n	8006fa6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 faa2 	bl	80074f0 <USB_CoreReset>
 8006fac:	4603      	mov	r3, r0
 8006fae:	73fb      	strb	r3, [r7, #15]
 8006fb0:	e01a      	b.n	8006fe8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fa96 	bl	80074f0 <USB_CoreReset>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d106      	bne.n	8006fdc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	639a      	str	r2, [r3, #56]	; 0x38
 8006fda:	e005      	b.n	8006fe8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d10b      	bne.n	8007006 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f043 0206 	orr.w	r2, r3, #6
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f043 0220 	orr.w	r2, r3, #32
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007006:	7bfb      	ldrb	r3, [r7, #15]
}
 8007008:	4618      	mov	r0, r3
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007012:	b004      	add	sp, #16
 8007014:	4770      	bx	lr

08007016 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007016:	b480      	push	{r7}
 8007018:	b083      	sub	sp, #12
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f023 0201 	bic.w	r2, r3, #1
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007044:	2300      	movs	r3, #0
 8007046:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007054:	78fb      	ldrb	r3, [r7, #3]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d115      	bne.n	8007086 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007066:	2001      	movs	r0, #1
 8007068:	f7fa fde0 	bl	8001c2c <HAL_Delay>
      ms++;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	3301      	adds	r3, #1
 8007070:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 fa2e 	bl	80074d4 <USB_GetMode>
 8007078:	4603      	mov	r3, r0
 800707a:	2b01      	cmp	r3, #1
 800707c:	d01e      	beq.n	80070bc <USB_SetCurrentMode+0x84>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2b31      	cmp	r3, #49	; 0x31
 8007082:	d9f0      	bls.n	8007066 <USB_SetCurrentMode+0x2e>
 8007084:	e01a      	b.n	80070bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007086:	78fb      	ldrb	r3, [r7, #3]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d115      	bne.n	80070b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007098:	2001      	movs	r0, #1
 800709a:	f7fa fdc7 	bl	8001c2c <HAL_Delay>
      ms++;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	3301      	adds	r3, #1
 80070a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fa15 	bl	80074d4 <USB_GetMode>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d005      	beq.n	80070bc <USB_SetCurrentMode+0x84>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2b31      	cmp	r3, #49	; 0x31
 80070b4:	d9f0      	bls.n	8007098 <USB_SetCurrentMode+0x60>
 80070b6:	e001      	b.n	80070bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	e005      	b.n	80070c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2b32      	cmp	r3, #50	; 0x32
 80070c0:	d101      	bne.n	80070c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e000      	b.n	80070c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070d0:	b084      	sub	sp, #16
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b086      	sub	sp, #24
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80070de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80070e2:	2300      	movs	r3, #0
 80070e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80070ea:	2300      	movs	r3, #0
 80070ec:	613b      	str	r3, [r7, #16]
 80070ee:	e009      	b.n	8007104 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	3340      	adds	r3, #64	; 0x40
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	4413      	add	r3, r2
 80070fa:	2200      	movs	r2, #0
 80070fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	3301      	adds	r3, #1
 8007102:	613b      	str	r3, [r7, #16]
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	2b0e      	cmp	r3, #14
 8007108:	d9f2      	bls.n	80070f0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800710a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d11c      	bne.n	800714a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800711e:	f043 0302 	orr.w	r3, r3, #2
 8007122:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007128:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007134:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007140:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	639a      	str	r2, [r3, #56]	; 0x38
 8007148:	e00b      	b.n	8007162 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800715a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007168:	461a      	mov	r2, r3
 800716a:	2300      	movs	r3, #0
 800716c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007174:	4619      	mov	r1, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800717c:	461a      	mov	r2, r3
 800717e:	680b      	ldr	r3, [r1, #0]
 8007180:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007184:	2b01      	cmp	r3, #1
 8007186:	d10c      	bne.n	80071a2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800718a:	2b00      	cmp	r3, #0
 800718c:	d104      	bne.n	8007198 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800718e:	2100      	movs	r1, #0
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 f965 	bl	8007460 <USB_SetDevSpeed>
 8007196:	e008      	b.n	80071aa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007198:	2101      	movs	r1, #1
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f960 	bl	8007460 <USB_SetDevSpeed>
 80071a0:	e003      	b.n	80071aa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80071a2:	2103      	movs	r1, #3
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 f95b 	bl	8007460 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071aa:	2110      	movs	r1, #16
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f8f3 	bl	8007398 <USB_FlushTxFifo>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d001      	beq.n	80071bc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f91f 	bl	8007400 <USB_FlushRxFifo>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071d2:	461a      	mov	r2, r3
 80071d4:	2300      	movs	r3, #0
 80071d6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071de:	461a      	mov	r2, r3
 80071e0:	2300      	movs	r3, #0
 80071e2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ea:	461a      	mov	r2, r3
 80071ec:	2300      	movs	r3, #0
 80071ee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071f0:	2300      	movs	r3, #0
 80071f2:	613b      	str	r3, [r7, #16]
 80071f4:	e043      	b.n	800727e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	015a      	lsls	r2, r3, #5
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	4413      	add	r3, r2
 80071fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007208:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800720c:	d118      	bne.n	8007240 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10a      	bne.n	800722a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4413      	add	r3, r2
 800721c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007220:	461a      	mov	r2, r3
 8007222:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	e013      	b.n	8007252 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	015a      	lsls	r2, r3, #5
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	4413      	add	r3, r2
 8007232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007236:	461a      	mov	r2, r3
 8007238:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800723c:	6013      	str	r3, [r2, #0]
 800723e:	e008      	b.n	8007252 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	015a      	lsls	r2, r3, #5
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4413      	add	r3, r2
 8007248:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800724c:	461a      	mov	r2, r3
 800724e:	2300      	movs	r3, #0
 8007250:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	015a      	lsls	r2, r3, #5
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	4413      	add	r3, r2
 800725a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800725e:	461a      	mov	r2, r3
 8007260:	2300      	movs	r3, #0
 8007262:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	015a      	lsls	r2, r3, #5
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	4413      	add	r3, r2
 800726c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007270:	461a      	mov	r2, r3
 8007272:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007276:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	3301      	adds	r3, #1
 800727c:	613b      	str	r3, [r7, #16]
 800727e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007280:	693a      	ldr	r2, [r7, #16]
 8007282:	429a      	cmp	r2, r3
 8007284:	d3b7      	bcc.n	80071f6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007286:	2300      	movs	r3, #0
 8007288:	613b      	str	r3, [r7, #16]
 800728a:	e043      	b.n	8007314 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4413      	add	r3, r2
 8007294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800729e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072a2:	d118      	bne.n	80072d6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10a      	bne.n	80072c0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	015a      	lsls	r2, r3, #5
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b6:	461a      	mov	r2, r3
 80072b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072bc:	6013      	str	r3, [r2, #0]
 80072be:	e013      	b.n	80072e8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	015a      	lsls	r2, r3, #5
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	4413      	add	r3, r2
 80072c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072cc:	461a      	mov	r2, r3
 80072ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072d2:	6013      	str	r3, [r2, #0]
 80072d4:	e008      	b.n	80072e8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	015a      	lsls	r2, r3, #5
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	4413      	add	r3, r2
 80072de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e2:	461a      	mov	r2, r3
 80072e4:	2300      	movs	r3, #0
 80072e6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	015a      	lsls	r2, r3, #5
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f4:	461a      	mov	r2, r3
 80072f6:	2300      	movs	r3, #0
 80072f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	015a      	lsls	r2, r3, #5
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	4413      	add	r3, r2
 8007302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007306:	461a      	mov	r2, r3
 8007308:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800730c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	3301      	adds	r3, #1
 8007312:	613b      	str	r3, [r7, #16]
 8007314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	429a      	cmp	r2, r3
 800731a:	d3b7      	bcc.n	800728c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800732a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800732e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800733c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800733e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007340:	2b00      	cmp	r3, #0
 8007342:	d105      	bne.n	8007350 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	699b      	ldr	r3, [r3, #24]
 8007348:	f043 0210 	orr.w	r2, r3, #16
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	699a      	ldr	r2, [r3, #24]
 8007354:	4b0f      	ldr	r3, [pc, #60]	; (8007394 <USB_DevInit+0x2c4>)
 8007356:	4313      	orrs	r3, r2
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800735c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800735e:	2b00      	cmp	r3, #0
 8007360:	d005      	beq.n	800736e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	f043 0208 	orr.w	r2, r3, #8
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800736e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007370:	2b01      	cmp	r3, #1
 8007372:	d107      	bne.n	8007384 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	699b      	ldr	r3, [r3, #24]
 8007378:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800737c:	f043 0304 	orr.w	r3, r3, #4
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007384:	7dfb      	ldrb	r3, [r7, #23]
}
 8007386:	4618      	mov	r0, r3
 8007388:	3718      	adds	r7, #24
 800738a:	46bd      	mov	sp, r7
 800738c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007390:	b004      	add	sp, #16
 8007392:	4770      	bx	lr
 8007394:	803c3800 	.word	0x803c3800

08007398 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80073a2:	2300      	movs	r3, #0
 80073a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	3301      	adds	r3, #1
 80073aa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4a13      	ldr	r2, [pc, #76]	; (80073fc <USB_FlushTxFifo+0x64>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d901      	bls.n	80073b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e01b      	b.n	80073f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	daf2      	bge.n	80073a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80073c0:	2300      	movs	r3, #0
 80073c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	019b      	lsls	r3, r3, #6
 80073c8:	f043 0220 	orr.w	r2, r3, #32
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	3301      	adds	r3, #1
 80073d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	4a08      	ldr	r2, [pc, #32]	; (80073fc <USB_FlushTxFifo+0x64>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d901      	bls.n	80073e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	e006      	b.n	80073f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b20      	cmp	r3, #32
 80073ec:	d0f0      	beq.n	80073d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	00030d40 	.word	0x00030d40

08007400 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	3301      	adds	r3, #1
 8007410:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4a11      	ldr	r2, [pc, #68]	; (800745c <USB_FlushRxFifo+0x5c>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d901      	bls.n	800741e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e018      	b.n	8007450 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	daf2      	bge.n	800740c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007426:	2300      	movs	r3, #0
 8007428:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2210      	movs	r2, #16
 800742e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	4a08      	ldr	r2, [pc, #32]	; (800745c <USB_FlushRxFifo+0x5c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d901      	bls.n	8007442 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e006      	b.n	8007450 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0310 	and.w	r3, r3, #16
 800744a:	2b10      	cmp	r3, #16
 800744c:	d0f0      	beq.n	8007430 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr
 800745c:	00030d40 	.word	0x00030d40

08007460 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007460:	b480      	push	{r7}
 8007462:	b085      	sub	sp, #20
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	460b      	mov	r3, r1
 800746a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	68f9      	ldr	r1, [r7, #12]
 800747c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007480:	4313      	orrs	r3, r2
 8007482:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3714      	adds	r7, #20
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007492:	b480      	push	{r7}
 8007494:	b085      	sub	sp, #20
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074ac:	f023 0303 	bic.w	r3, r3, #3
 80074b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074c0:	f043 0302 	orr.w	r3, r3, #2
 80074c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3714      	adds	r7, #20
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	695b      	ldr	r3, [r3, #20]
 80074e0:	f003 0301 	and.w	r3, r3, #1
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074f8:	2300      	movs	r3, #0
 80074fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	3301      	adds	r3, #1
 8007500:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	4a13      	ldr	r2, [pc, #76]	; (8007554 <USB_CoreReset+0x64>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d901      	bls.n	800750e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e01b      	b.n	8007546 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	2b00      	cmp	r3, #0
 8007514:	daf2      	bge.n	80074fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007516:	2300      	movs	r3, #0
 8007518:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	691b      	ldr	r3, [r3, #16]
 800751e:	f043 0201 	orr.w	r2, r3, #1
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	3301      	adds	r3, #1
 800752a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4a09      	ldr	r2, [pc, #36]	; (8007554 <USB_CoreReset+0x64>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d901      	bls.n	8007538 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e006      	b.n	8007546 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	f003 0301 	and.w	r3, r3, #1
 8007540:	2b01      	cmp	r3, #1
 8007542:	d0f0      	beq.n	8007526 <USB_CoreReset+0x36>

  return HAL_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	00030d40 	.word	0x00030d40

08007558 <std>:
 8007558:	2300      	movs	r3, #0
 800755a:	b510      	push	{r4, lr}
 800755c:	4604      	mov	r4, r0
 800755e:	e9c0 3300 	strd	r3, r3, [r0]
 8007562:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007566:	6083      	str	r3, [r0, #8]
 8007568:	8181      	strh	r1, [r0, #12]
 800756a:	6643      	str	r3, [r0, #100]	; 0x64
 800756c:	81c2      	strh	r2, [r0, #14]
 800756e:	6183      	str	r3, [r0, #24]
 8007570:	4619      	mov	r1, r3
 8007572:	2208      	movs	r2, #8
 8007574:	305c      	adds	r0, #92	; 0x5c
 8007576:	f000 fa4b 	bl	8007a10 <memset>
 800757a:	4b0d      	ldr	r3, [pc, #52]	; (80075b0 <std+0x58>)
 800757c:	6263      	str	r3, [r4, #36]	; 0x24
 800757e:	4b0d      	ldr	r3, [pc, #52]	; (80075b4 <std+0x5c>)
 8007580:	62a3      	str	r3, [r4, #40]	; 0x28
 8007582:	4b0d      	ldr	r3, [pc, #52]	; (80075b8 <std+0x60>)
 8007584:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007586:	4b0d      	ldr	r3, [pc, #52]	; (80075bc <std+0x64>)
 8007588:	6323      	str	r3, [r4, #48]	; 0x30
 800758a:	4b0d      	ldr	r3, [pc, #52]	; (80075c0 <std+0x68>)
 800758c:	6224      	str	r4, [r4, #32]
 800758e:	429c      	cmp	r4, r3
 8007590:	d006      	beq.n	80075a0 <std+0x48>
 8007592:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007596:	4294      	cmp	r4, r2
 8007598:	d002      	beq.n	80075a0 <std+0x48>
 800759a:	33d0      	adds	r3, #208	; 0xd0
 800759c:	429c      	cmp	r4, r3
 800759e:	d105      	bne.n	80075ac <std+0x54>
 80075a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80075a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075a8:	f000 baaa 	b.w	8007b00 <__retarget_lock_init_recursive>
 80075ac:	bd10      	pop	{r4, pc}
 80075ae:	bf00      	nop
 80075b0:	08007861 	.word	0x08007861
 80075b4:	08007883 	.word	0x08007883
 80075b8:	080078bb 	.word	0x080078bb
 80075bc:	080078df 	.word	0x080078df
 80075c0:	20000a8c 	.word	0x20000a8c

080075c4 <stdio_exit_handler>:
 80075c4:	4a02      	ldr	r2, [pc, #8]	; (80075d0 <stdio_exit_handler+0xc>)
 80075c6:	4903      	ldr	r1, [pc, #12]	; (80075d4 <stdio_exit_handler+0x10>)
 80075c8:	4803      	ldr	r0, [pc, #12]	; (80075d8 <stdio_exit_handler+0x14>)
 80075ca:	f000 b869 	b.w	80076a0 <_fwalk_sglue>
 80075ce:	bf00      	nop
 80075d0:	2000000c 	.word	0x2000000c
 80075d4:	0800865d 	.word	0x0800865d
 80075d8:	20000018 	.word	0x20000018

080075dc <cleanup_stdio>:
 80075dc:	6841      	ldr	r1, [r0, #4]
 80075de:	4b0c      	ldr	r3, [pc, #48]	; (8007610 <cleanup_stdio+0x34>)
 80075e0:	4299      	cmp	r1, r3
 80075e2:	b510      	push	{r4, lr}
 80075e4:	4604      	mov	r4, r0
 80075e6:	d001      	beq.n	80075ec <cleanup_stdio+0x10>
 80075e8:	f001 f838 	bl	800865c <_fflush_r>
 80075ec:	68a1      	ldr	r1, [r4, #8]
 80075ee:	4b09      	ldr	r3, [pc, #36]	; (8007614 <cleanup_stdio+0x38>)
 80075f0:	4299      	cmp	r1, r3
 80075f2:	d002      	beq.n	80075fa <cleanup_stdio+0x1e>
 80075f4:	4620      	mov	r0, r4
 80075f6:	f001 f831 	bl	800865c <_fflush_r>
 80075fa:	68e1      	ldr	r1, [r4, #12]
 80075fc:	4b06      	ldr	r3, [pc, #24]	; (8007618 <cleanup_stdio+0x3c>)
 80075fe:	4299      	cmp	r1, r3
 8007600:	d004      	beq.n	800760c <cleanup_stdio+0x30>
 8007602:	4620      	mov	r0, r4
 8007604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007608:	f001 b828 	b.w	800865c <_fflush_r>
 800760c:	bd10      	pop	{r4, pc}
 800760e:	bf00      	nop
 8007610:	20000a8c 	.word	0x20000a8c
 8007614:	20000af4 	.word	0x20000af4
 8007618:	20000b5c 	.word	0x20000b5c

0800761c <global_stdio_init.part.0>:
 800761c:	b510      	push	{r4, lr}
 800761e:	4b0b      	ldr	r3, [pc, #44]	; (800764c <global_stdio_init.part.0+0x30>)
 8007620:	4c0b      	ldr	r4, [pc, #44]	; (8007650 <global_stdio_init.part.0+0x34>)
 8007622:	4a0c      	ldr	r2, [pc, #48]	; (8007654 <global_stdio_init.part.0+0x38>)
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	4620      	mov	r0, r4
 8007628:	2200      	movs	r2, #0
 800762a:	2104      	movs	r1, #4
 800762c:	f7ff ff94 	bl	8007558 <std>
 8007630:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007634:	2201      	movs	r2, #1
 8007636:	2109      	movs	r1, #9
 8007638:	f7ff ff8e 	bl	8007558 <std>
 800763c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007640:	2202      	movs	r2, #2
 8007642:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007646:	2112      	movs	r1, #18
 8007648:	f7ff bf86 	b.w	8007558 <std>
 800764c:	20000bc4 	.word	0x20000bc4
 8007650:	20000a8c 	.word	0x20000a8c
 8007654:	080075c5 	.word	0x080075c5

08007658 <__sfp_lock_acquire>:
 8007658:	4801      	ldr	r0, [pc, #4]	; (8007660 <__sfp_lock_acquire+0x8>)
 800765a:	f000 ba52 	b.w	8007b02 <__retarget_lock_acquire_recursive>
 800765e:	bf00      	nop
 8007660:	20000bcd 	.word	0x20000bcd

08007664 <__sfp_lock_release>:
 8007664:	4801      	ldr	r0, [pc, #4]	; (800766c <__sfp_lock_release+0x8>)
 8007666:	f000 ba4d 	b.w	8007b04 <__retarget_lock_release_recursive>
 800766a:	bf00      	nop
 800766c:	20000bcd 	.word	0x20000bcd

08007670 <__sinit>:
 8007670:	b510      	push	{r4, lr}
 8007672:	4604      	mov	r4, r0
 8007674:	f7ff fff0 	bl	8007658 <__sfp_lock_acquire>
 8007678:	6a23      	ldr	r3, [r4, #32]
 800767a:	b11b      	cbz	r3, 8007684 <__sinit+0x14>
 800767c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007680:	f7ff bff0 	b.w	8007664 <__sfp_lock_release>
 8007684:	4b04      	ldr	r3, [pc, #16]	; (8007698 <__sinit+0x28>)
 8007686:	6223      	str	r3, [r4, #32]
 8007688:	4b04      	ldr	r3, [pc, #16]	; (800769c <__sinit+0x2c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1f5      	bne.n	800767c <__sinit+0xc>
 8007690:	f7ff ffc4 	bl	800761c <global_stdio_init.part.0>
 8007694:	e7f2      	b.n	800767c <__sinit+0xc>
 8007696:	bf00      	nop
 8007698:	080075dd 	.word	0x080075dd
 800769c:	20000bc4 	.word	0x20000bc4

080076a0 <_fwalk_sglue>:
 80076a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076a4:	4607      	mov	r7, r0
 80076a6:	4688      	mov	r8, r1
 80076a8:	4614      	mov	r4, r2
 80076aa:	2600      	movs	r6, #0
 80076ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076b0:	f1b9 0901 	subs.w	r9, r9, #1
 80076b4:	d505      	bpl.n	80076c2 <_fwalk_sglue+0x22>
 80076b6:	6824      	ldr	r4, [r4, #0]
 80076b8:	2c00      	cmp	r4, #0
 80076ba:	d1f7      	bne.n	80076ac <_fwalk_sglue+0xc>
 80076bc:	4630      	mov	r0, r6
 80076be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076c2:	89ab      	ldrh	r3, [r5, #12]
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d907      	bls.n	80076d8 <_fwalk_sglue+0x38>
 80076c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076cc:	3301      	adds	r3, #1
 80076ce:	d003      	beq.n	80076d8 <_fwalk_sglue+0x38>
 80076d0:	4629      	mov	r1, r5
 80076d2:	4638      	mov	r0, r7
 80076d4:	47c0      	blx	r8
 80076d6:	4306      	orrs	r6, r0
 80076d8:	3568      	adds	r5, #104	; 0x68
 80076da:	e7e9      	b.n	80076b0 <_fwalk_sglue+0x10>

080076dc <iprintf>:
 80076dc:	b40f      	push	{r0, r1, r2, r3}
 80076de:	b507      	push	{r0, r1, r2, lr}
 80076e0:	4906      	ldr	r1, [pc, #24]	; (80076fc <iprintf+0x20>)
 80076e2:	ab04      	add	r3, sp, #16
 80076e4:	6808      	ldr	r0, [r1, #0]
 80076e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076ea:	6881      	ldr	r1, [r0, #8]
 80076ec:	9301      	str	r3, [sp, #4]
 80076ee:	f000 fc85 	bl	8007ffc <_vfiprintf_r>
 80076f2:	b003      	add	sp, #12
 80076f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80076f8:	b004      	add	sp, #16
 80076fa:	4770      	bx	lr
 80076fc:	20000064 	.word	0x20000064

08007700 <_puts_r>:
 8007700:	6a03      	ldr	r3, [r0, #32]
 8007702:	b570      	push	{r4, r5, r6, lr}
 8007704:	6884      	ldr	r4, [r0, #8]
 8007706:	4605      	mov	r5, r0
 8007708:	460e      	mov	r6, r1
 800770a:	b90b      	cbnz	r3, 8007710 <_puts_r+0x10>
 800770c:	f7ff ffb0 	bl	8007670 <__sinit>
 8007710:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007712:	07db      	lsls	r3, r3, #31
 8007714:	d405      	bmi.n	8007722 <_puts_r+0x22>
 8007716:	89a3      	ldrh	r3, [r4, #12]
 8007718:	0598      	lsls	r0, r3, #22
 800771a:	d402      	bmi.n	8007722 <_puts_r+0x22>
 800771c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800771e:	f000 f9f0 	bl	8007b02 <__retarget_lock_acquire_recursive>
 8007722:	89a3      	ldrh	r3, [r4, #12]
 8007724:	0719      	lsls	r1, r3, #28
 8007726:	d513      	bpl.n	8007750 <_puts_r+0x50>
 8007728:	6923      	ldr	r3, [r4, #16]
 800772a:	b18b      	cbz	r3, 8007750 <_puts_r+0x50>
 800772c:	3e01      	subs	r6, #1
 800772e:	68a3      	ldr	r3, [r4, #8]
 8007730:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007734:	3b01      	subs	r3, #1
 8007736:	60a3      	str	r3, [r4, #8]
 8007738:	b9e9      	cbnz	r1, 8007776 <_puts_r+0x76>
 800773a:	2b00      	cmp	r3, #0
 800773c:	da2e      	bge.n	800779c <_puts_r+0x9c>
 800773e:	4622      	mov	r2, r4
 8007740:	210a      	movs	r1, #10
 8007742:	4628      	mov	r0, r5
 8007744:	f000 f8cf 	bl	80078e6 <__swbuf_r>
 8007748:	3001      	adds	r0, #1
 800774a:	d007      	beq.n	800775c <_puts_r+0x5c>
 800774c:	250a      	movs	r5, #10
 800774e:	e007      	b.n	8007760 <_puts_r+0x60>
 8007750:	4621      	mov	r1, r4
 8007752:	4628      	mov	r0, r5
 8007754:	f000 f904 	bl	8007960 <__swsetup_r>
 8007758:	2800      	cmp	r0, #0
 800775a:	d0e7      	beq.n	800772c <_puts_r+0x2c>
 800775c:	f04f 35ff 	mov.w	r5, #4294967295
 8007760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007762:	07da      	lsls	r2, r3, #31
 8007764:	d405      	bmi.n	8007772 <_puts_r+0x72>
 8007766:	89a3      	ldrh	r3, [r4, #12]
 8007768:	059b      	lsls	r3, r3, #22
 800776a:	d402      	bmi.n	8007772 <_puts_r+0x72>
 800776c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800776e:	f000 f9c9 	bl	8007b04 <__retarget_lock_release_recursive>
 8007772:	4628      	mov	r0, r5
 8007774:	bd70      	pop	{r4, r5, r6, pc}
 8007776:	2b00      	cmp	r3, #0
 8007778:	da04      	bge.n	8007784 <_puts_r+0x84>
 800777a:	69a2      	ldr	r2, [r4, #24]
 800777c:	429a      	cmp	r2, r3
 800777e:	dc06      	bgt.n	800778e <_puts_r+0x8e>
 8007780:	290a      	cmp	r1, #10
 8007782:	d004      	beq.n	800778e <_puts_r+0x8e>
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	6022      	str	r2, [r4, #0]
 800778a:	7019      	strb	r1, [r3, #0]
 800778c:	e7cf      	b.n	800772e <_puts_r+0x2e>
 800778e:	4622      	mov	r2, r4
 8007790:	4628      	mov	r0, r5
 8007792:	f000 f8a8 	bl	80078e6 <__swbuf_r>
 8007796:	3001      	adds	r0, #1
 8007798:	d1c9      	bne.n	800772e <_puts_r+0x2e>
 800779a:	e7df      	b.n	800775c <_puts_r+0x5c>
 800779c:	6823      	ldr	r3, [r4, #0]
 800779e:	250a      	movs	r5, #10
 80077a0:	1c5a      	adds	r2, r3, #1
 80077a2:	6022      	str	r2, [r4, #0]
 80077a4:	701d      	strb	r5, [r3, #0]
 80077a6:	e7db      	b.n	8007760 <_puts_r+0x60>

080077a8 <puts>:
 80077a8:	4b02      	ldr	r3, [pc, #8]	; (80077b4 <puts+0xc>)
 80077aa:	4601      	mov	r1, r0
 80077ac:	6818      	ldr	r0, [r3, #0]
 80077ae:	f7ff bfa7 	b.w	8007700 <_puts_r>
 80077b2:	bf00      	nop
 80077b4:	20000064 	.word	0x20000064

080077b8 <sniprintf>:
 80077b8:	b40c      	push	{r2, r3}
 80077ba:	b530      	push	{r4, r5, lr}
 80077bc:	4b17      	ldr	r3, [pc, #92]	; (800781c <sniprintf+0x64>)
 80077be:	1e0c      	subs	r4, r1, #0
 80077c0:	681d      	ldr	r5, [r3, #0]
 80077c2:	b09d      	sub	sp, #116	; 0x74
 80077c4:	da08      	bge.n	80077d8 <sniprintf+0x20>
 80077c6:	238b      	movs	r3, #139	; 0x8b
 80077c8:	602b      	str	r3, [r5, #0]
 80077ca:	f04f 30ff 	mov.w	r0, #4294967295
 80077ce:	b01d      	add	sp, #116	; 0x74
 80077d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077d4:	b002      	add	sp, #8
 80077d6:	4770      	bx	lr
 80077d8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80077dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80077e0:	bf14      	ite	ne
 80077e2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80077e6:	4623      	moveq	r3, r4
 80077e8:	9304      	str	r3, [sp, #16]
 80077ea:	9307      	str	r3, [sp, #28]
 80077ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80077f0:	9002      	str	r0, [sp, #8]
 80077f2:	9006      	str	r0, [sp, #24]
 80077f4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80077f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80077fa:	ab21      	add	r3, sp, #132	; 0x84
 80077fc:	a902      	add	r1, sp, #8
 80077fe:	4628      	mov	r0, r5
 8007800:	9301      	str	r3, [sp, #4]
 8007802:	f000 fad3 	bl	8007dac <_svfiprintf_r>
 8007806:	1c43      	adds	r3, r0, #1
 8007808:	bfbc      	itt	lt
 800780a:	238b      	movlt	r3, #139	; 0x8b
 800780c:	602b      	strlt	r3, [r5, #0]
 800780e:	2c00      	cmp	r4, #0
 8007810:	d0dd      	beq.n	80077ce <sniprintf+0x16>
 8007812:	9b02      	ldr	r3, [sp, #8]
 8007814:	2200      	movs	r2, #0
 8007816:	701a      	strb	r2, [r3, #0]
 8007818:	e7d9      	b.n	80077ce <sniprintf+0x16>
 800781a:	bf00      	nop
 800781c:	20000064 	.word	0x20000064

08007820 <siprintf>:
 8007820:	b40e      	push	{r1, r2, r3}
 8007822:	b500      	push	{lr}
 8007824:	b09c      	sub	sp, #112	; 0x70
 8007826:	ab1d      	add	r3, sp, #116	; 0x74
 8007828:	9002      	str	r0, [sp, #8]
 800782a:	9006      	str	r0, [sp, #24]
 800782c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007830:	4809      	ldr	r0, [pc, #36]	; (8007858 <siprintf+0x38>)
 8007832:	9107      	str	r1, [sp, #28]
 8007834:	9104      	str	r1, [sp, #16]
 8007836:	4909      	ldr	r1, [pc, #36]	; (800785c <siprintf+0x3c>)
 8007838:	f853 2b04 	ldr.w	r2, [r3], #4
 800783c:	9105      	str	r1, [sp, #20]
 800783e:	6800      	ldr	r0, [r0, #0]
 8007840:	9301      	str	r3, [sp, #4]
 8007842:	a902      	add	r1, sp, #8
 8007844:	f000 fab2 	bl	8007dac <_svfiprintf_r>
 8007848:	9b02      	ldr	r3, [sp, #8]
 800784a:	2200      	movs	r2, #0
 800784c:	701a      	strb	r2, [r3, #0]
 800784e:	b01c      	add	sp, #112	; 0x70
 8007850:	f85d eb04 	ldr.w	lr, [sp], #4
 8007854:	b003      	add	sp, #12
 8007856:	4770      	bx	lr
 8007858:	20000064 	.word	0x20000064
 800785c:	ffff0208 	.word	0xffff0208

08007860 <__sread>:
 8007860:	b510      	push	{r4, lr}
 8007862:	460c      	mov	r4, r1
 8007864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007868:	f000 f8fc 	bl	8007a64 <_read_r>
 800786c:	2800      	cmp	r0, #0
 800786e:	bfab      	itete	ge
 8007870:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007872:	89a3      	ldrhlt	r3, [r4, #12]
 8007874:	181b      	addge	r3, r3, r0
 8007876:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800787a:	bfac      	ite	ge
 800787c:	6563      	strge	r3, [r4, #84]	; 0x54
 800787e:	81a3      	strhlt	r3, [r4, #12]
 8007880:	bd10      	pop	{r4, pc}

08007882 <__swrite>:
 8007882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007886:	461f      	mov	r7, r3
 8007888:	898b      	ldrh	r3, [r1, #12]
 800788a:	05db      	lsls	r3, r3, #23
 800788c:	4605      	mov	r5, r0
 800788e:	460c      	mov	r4, r1
 8007890:	4616      	mov	r6, r2
 8007892:	d505      	bpl.n	80078a0 <__swrite+0x1e>
 8007894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007898:	2302      	movs	r3, #2
 800789a:	2200      	movs	r2, #0
 800789c:	f000 f8d0 	bl	8007a40 <_lseek_r>
 80078a0:	89a3      	ldrh	r3, [r4, #12]
 80078a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078aa:	81a3      	strh	r3, [r4, #12]
 80078ac:	4632      	mov	r2, r6
 80078ae:	463b      	mov	r3, r7
 80078b0:	4628      	mov	r0, r5
 80078b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078b6:	f000 b8e7 	b.w	8007a88 <_write_r>

080078ba <__sseek>:
 80078ba:	b510      	push	{r4, lr}
 80078bc:	460c      	mov	r4, r1
 80078be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078c2:	f000 f8bd 	bl	8007a40 <_lseek_r>
 80078c6:	1c43      	adds	r3, r0, #1
 80078c8:	89a3      	ldrh	r3, [r4, #12]
 80078ca:	bf15      	itete	ne
 80078cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80078ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80078d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80078d6:	81a3      	strheq	r3, [r4, #12]
 80078d8:	bf18      	it	ne
 80078da:	81a3      	strhne	r3, [r4, #12]
 80078dc:	bd10      	pop	{r4, pc}

080078de <__sclose>:
 80078de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078e2:	f000 b89d 	b.w	8007a20 <_close_r>

080078e6 <__swbuf_r>:
 80078e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e8:	460e      	mov	r6, r1
 80078ea:	4614      	mov	r4, r2
 80078ec:	4605      	mov	r5, r0
 80078ee:	b118      	cbz	r0, 80078f8 <__swbuf_r+0x12>
 80078f0:	6a03      	ldr	r3, [r0, #32]
 80078f2:	b90b      	cbnz	r3, 80078f8 <__swbuf_r+0x12>
 80078f4:	f7ff febc 	bl	8007670 <__sinit>
 80078f8:	69a3      	ldr	r3, [r4, #24]
 80078fa:	60a3      	str	r3, [r4, #8]
 80078fc:	89a3      	ldrh	r3, [r4, #12]
 80078fe:	071a      	lsls	r2, r3, #28
 8007900:	d525      	bpl.n	800794e <__swbuf_r+0x68>
 8007902:	6923      	ldr	r3, [r4, #16]
 8007904:	b31b      	cbz	r3, 800794e <__swbuf_r+0x68>
 8007906:	6823      	ldr	r3, [r4, #0]
 8007908:	6922      	ldr	r2, [r4, #16]
 800790a:	1a98      	subs	r0, r3, r2
 800790c:	6963      	ldr	r3, [r4, #20]
 800790e:	b2f6      	uxtb	r6, r6
 8007910:	4283      	cmp	r3, r0
 8007912:	4637      	mov	r7, r6
 8007914:	dc04      	bgt.n	8007920 <__swbuf_r+0x3a>
 8007916:	4621      	mov	r1, r4
 8007918:	4628      	mov	r0, r5
 800791a:	f000 fe9f 	bl	800865c <_fflush_r>
 800791e:	b9e0      	cbnz	r0, 800795a <__swbuf_r+0x74>
 8007920:	68a3      	ldr	r3, [r4, #8]
 8007922:	3b01      	subs	r3, #1
 8007924:	60a3      	str	r3, [r4, #8]
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	1c5a      	adds	r2, r3, #1
 800792a:	6022      	str	r2, [r4, #0]
 800792c:	701e      	strb	r6, [r3, #0]
 800792e:	6962      	ldr	r2, [r4, #20]
 8007930:	1c43      	adds	r3, r0, #1
 8007932:	429a      	cmp	r2, r3
 8007934:	d004      	beq.n	8007940 <__swbuf_r+0x5a>
 8007936:	89a3      	ldrh	r3, [r4, #12]
 8007938:	07db      	lsls	r3, r3, #31
 800793a:	d506      	bpl.n	800794a <__swbuf_r+0x64>
 800793c:	2e0a      	cmp	r6, #10
 800793e:	d104      	bne.n	800794a <__swbuf_r+0x64>
 8007940:	4621      	mov	r1, r4
 8007942:	4628      	mov	r0, r5
 8007944:	f000 fe8a 	bl	800865c <_fflush_r>
 8007948:	b938      	cbnz	r0, 800795a <__swbuf_r+0x74>
 800794a:	4638      	mov	r0, r7
 800794c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800794e:	4621      	mov	r1, r4
 8007950:	4628      	mov	r0, r5
 8007952:	f000 f805 	bl	8007960 <__swsetup_r>
 8007956:	2800      	cmp	r0, #0
 8007958:	d0d5      	beq.n	8007906 <__swbuf_r+0x20>
 800795a:	f04f 37ff 	mov.w	r7, #4294967295
 800795e:	e7f4      	b.n	800794a <__swbuf_r+0x64>

08007960 <__swsetup_r>:
 8007960:	b538      	push	{r3, r4, r5, lr}
 8007962:	4b2a      	ldr	r3, [pc, #168]	; (8007a0c <__swsetup_r+0xac>)
 8007964:	4605      	mov	r5, r0
 8007966:	6818      	ldr	r0, [r3, #0]
 8007968:	460c      	mov	r4, r1
 800796a:	b118      	cbz	r0, 8007974 <__swsetup_r+0x14>
 800796c:	6a03      	ldr	r3, [r0, #32]
 800796e:	b90b      	cbnz	r3, 8007974 <__swsetup_r+0x14>
 8007970:	f7ff fe7e 	bl	8007670 <__sinit>
 8007974:	89a3      	ldrh	r3, [r4, #12]
 8007976:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800797a:	0718      	lsls	r0, r3, #28
 800797c:	d422      	bmi.n	80079c4 <__swsetup_r+0x64>
 800797e:	06d9      	lsls	r1, r3, #27
 8007980:	d407      	bmi.n	8007992 <__swsetup_r+0x32>
 8007982:	2309      	movs	r3, #9
 8007984:	602b      	str	r3, [r5, #0]
 8007986:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800798a:	81a3      	strh	r3, [r4, #12]
 800798c:	f04f 30ff 	mov.w	r0, #4294967295
 8007990:	e034      	b.n	80079fc <__swsetup_r+0x9c>
 8007992:	0758      	lsls	r0, r3, #29
 8007994:	d512      	bpl.n	80079bc <__swsetup_r+0x5c>
 8007996:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007998:	b141      	cbz	r1, 80079ac <__swsetup_r+0x4c>
 800799a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800799e:	4299      	cmp	r1, r3
 80079a0:	d002      	beq.n	80079a8 <__swsetup_r+0x48>
 80079a2:	4628      	mov	r0, r5
 80079a4:	f000 f8b0 	bl	8007b08 <_free_r>
 80079a8:	2300      	movs	r3, #0
 80079aa:	6363      	str	r3, [r4, #52]	; 0x34
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80079b2:	81a3      	strh	r3, [r4, #12]
 80079b4:	2300      	movs	r3, #0
 80079b6:	6063      	str	r3, [r4, #4]
 80079b8:	6923      	ldr	r3, [r4, #16]
 80079ba:	6023      	str	r3, [r4, #0]
 80079bc:	89a3      	ldrh	r3, [r4, #12]
 80079be:	f043 0308 	orr.w	r3, r3, #8
 80079c2:	81a3      	strh	r3, [r4, #12]
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	b94b      	cbnz	r3, 80079dc <__swsetup_r+0x7c>
 80079c8:	89a3      	ldrh	r3, [r4, #12]
 80079ca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079d2:	d003      	beq.n	80079dc <__swsetup_r+0x7c>
 80079d4:	4621      	mov	r1, r4
 80079d6:	4628      	mov	r0, r5
 80079d8:	f000 fe8e 	bl	80086f8 <__smakebuf_r>
 80079dc:	89a0      	ldrh	r0, [r4, #12]
 80079de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079e2:	f010 0301 	ands.w	r3, r0, #1
 80079e6:	d00a      	beq.n	80079fe <__swsetup_r+0x9e>
 80079e8:	2300      	movs	r3, #0
 80079ea:	60a3      	str	r3, [r4, #8]
 80079ec:	6963      	ldr	r3, [r4, #20]
 80079ee:	425b      	negs	r3, r3
 80079f0:	61a3      	str	r3, [r4, #24]
 80079f2:	6923      	ldr	r3, [r4, #16]
 80079f4:	b943      	cbnz	r3, 8007a08 <__swsetup_r+0xa8>
 80079f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80079fa:	d1c4      	bne.n	8007986 <__swsetup_r+0x26>
 80079fc:	bd38      	pop	{r3, r4, r5, pc}
 80079fe:	0781      	lsls	r1, r0, #30
 8007a00:	bf58      	it	pl
 8007a02:	6963      	ldrpl	r3, [r4, #20]
 8007a04:	60a3      	str	r3, [r4, #8]
 8007a06:	e7f4      	b.n	80079f2 <__swsetup_r+0x92>
 8007a08:	2000      	movs	r0, #0
 8007a0a:	e7f7      	b.n	80079fc <__swsetup_r+0x9c>
 8007a0c:	20000064 	.word	0x20000064

08007a10 <memset>:
 8007a10:	4402      	add	r2, r0
 8007a12:	4603      	mov	r3, r0
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d100      	bne.n	8007a1a <memset+0xa>
 8007a18:	4770      	bx	lr
 8007a1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007a1e:	e7f9      	b.n	8007a14 <memset+0x4>

08007a20 <_close_r>:
 8007a20:	b538      	push	{r3, r4, r5, lr}
 8007a22:	4d06      	ldr	r5, [pc, #24]	; (8007a3c <_close_r+0x1c>)
 8007a24:	2300      	movs	r3, #0
 8007a26:	4604      	mov	r4, r0
 8007a28:	4608      	mov	r0, r1
 8007a2a:	602b      	str	r3, [r5, #0]
 8007a2c:	f7f9 ffe5 	bl	80019fa <_close>
 8007a30:	1c43      	adds	r3, r0, #1
 8007a32:	d102      	bne.n	8007a3a <_close_r+0x1a>
 8007a34:	682b      	ldr	r3, [r5, #0]
 8007a36:	b103      	cbz	r3, 8007a3a <_close_r+0x1a>
 8007a38:	6023      	str	r3, [r4, #0]
 8007a3a:	bd38      	pop	{r3, r4, r5, pc}
 8007a3c:	20000bc8 	.word	0x20000bc8

08007a40 <_lseek_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4d07      	ldr	r5, [pc, #28]	; (8007a60 <_lseek_r+0x20>)
 8007a44:	4604      	mov	r4, r0
 8007a46:	4608      	mov	r0, r1
 8007a48:	4611      	mov	r1, r2
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	602a      	str	r2, [r5, #0]
 8007a4e:	461a      	mov	r2, r3
 8007a50:	f7f9 fffa 	bl	8001a48 <_lseek>
 8007a54:	1c43      	adds	r3, r0, #1
 8007a56:	d102      	bne.n	8007a5e <_lseek_r+0x1e>
 8007a58:	682b      	ldr	r3, [r5, #0]
 8007a5a:	b103      	cbz	r3, 8007a5e <_lseek_r+0x1e>
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	bd38      	pop	{r3, r4, r5, pc}
 8007a60:	20000bc8 	.word	0x20000bc8

08007a64 <_read_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	4d07      	ldr	r5, [pc, #28]	; (8007a84 <_read_r+0x20>)
 8007a68:	4604      	mov	r4, r0
 8007a6a:	4608      	mov	r0, r1
 8007a6c:	4611      	mov	r1, r2
 8007a6e:	2200      	movs	r2, #0
 8007a70:	602a      	str	r2, [r5, #0]
 8007a72:	461a      	mov	r2, r3
 8007a74:	f7f9 ffa4 	bl	80019c0 <_read>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d102      	bne.n	8007a82 <_read_r+0x1e>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	b103      	cbz	r3, 8007a82 <_read_r+0x1e>
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	bd38      	pop	{r3, r4, r5, pc}
 8007a84:	20000bc8 	.word	0x20000bc8

08007a88 <_write_r>:
 8007a88:	b538      	push	{r3, r4, r5, lr}
 8007a8a:	4d07      	ldr	r5, [pc, #28]	; (8007aa8 <_write_r+0x20>)
 8007a8c:	4604      	mov	r4, r0
 8007a8e:	4608      	mov	r0, r1
 8007a90:	4611      	mov	r1, r2
 8007a92:	2200      	movs	r2, #0
 8007a94:	602a      	str	r2, [r5, #0]
 8007a96:	461a      	mov	r2, r3
 8007a98:	f7f8 fed2 	bl	8000840 <_write>
 8007a9c:	1c43      	adds	r3, r0, #1
 8007a9e:	d102      	bne.n	8007aa6 <_write_r+0x1e>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	b103      	cbz	r3, 8007aa6 <_write_r+0x1e>
 8007aa4:	6023      	str	r3, [r4, #0]
 8007aa6:	bd38      	pop	{r3, r4, r5, pc}
 8007aa8:	20000bc8 	.word	0x20000bc8

08007aac <__errno>:
 8007aac:	4b01      	ldr	r3, [pc, #4]	; (8007ab4 <__errno+0x8>)
 8007aae:	6818      	ldr	r0, [r3, #0]
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	20000064 	.word	0x20000064

08007ab8 <__libc_init_array>:
 8007ab8:	b570      	push	{r4, r5, r6, lr}
 8007aba:	4d0d      	ldr	r5, [pc, #52]	; (8007af0 <__libc_init_array+0x38>)
 8007abc:	4c0d      	ldr	r4, [pc, #52]	; (8007af4 <__libc_init_array+0x3c>)
 8007abe:	1b64      	subs	r4, r4, r5
 8007ac0:	10a4      	asrs	r4, r4, #2
 8007ac2:	2600      	movs	r6, #0
 8007ac4:	42a6      	cmp	r6, r4
 8007ac6:	d109      	bne.n	8007adc <__libc_init_array+0x24>
 8007ac8:	4d0b      	ldr	r5, [pc, #44]	; (8007af8 <__libc_init_array+0x40>)
 8007aca:	4c0c      	ldr	r4, [pc, #48]	; (8007afc <__libc_init_array+0x44>)
 8007acc:	f000 fee2 	bl	8008894 <_init>
 8007ad0:	1b64      	subs	r4, r4, r5
 8007ad2:	10a4      	asrs	r4, r4, #2
 8007ad4:	2600      	movs	r6, #0
 8007ad6:	42a6      	cmp	r6, r4
 8007ad8:	d105      	bne.n	8007ae6 <__libc_init_array+0x2e>
 8007ada:	bd70      	pop	{r4, r5, r6, pc}
 8007adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae0:	4798      	blx	r3
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	e7ee      	b.n	8007ac4 <__libc_init_array+0xc>
 8007ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aea:	4798      	blx	r3
 8007aec:	3601      	adds	r6, #1
 8007aee:	e7f2      	b.n	8007ad6 <__libc_init_array+0x1e>
 8007af0:	08008a40 	.word	0x08008a40
 8007af4:	08008a40 	.word	0x08008a40
 8007af8:	08008a40 	.word	0x08008a40
 8007afc:	08008a44 	.word	0x08008a44

08007b00 <__retarget_lock_init_recursive>:
 8007b00:	4770      	bx	lr

08007b02 <__retarget_lock_acquire_recursive>:
 8007b02:	4770      	bx	lr

08007b04 <__retarget_lock_release_recursive>:
 8007b04:	4770      	bx	lr
	...

08007b08 <_free_r>:
 8007b08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b0a:	2900      	cmp	r1, #0
 8007b0c:	d044      	beq.n	8007b98 <_free_r+0x90>
 8007b0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b12:	9001      	str	r0, [sp, #4]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f1a1 0404 	sub.w	r4, r1, #4
 8007b1a:	bfb8      	it	lt
 8007b1c:	18e4      	addlt	r4, r4, r3
 8007b1e:	f000 f8df 	bl	8007ce0 <__malloc_lock>
 8007b22:	4a1e      	ldr	r2, [pc, #120]	; (8007b9c <_free_r+0x94>)
 8007b24:	9801      	ldr	r0, [sp, #4]
 8007b26:	6813      	ldr	r3, [r2, #0]
 8007b28:	b933      	cbnz	r3, 8007b38 <_free_r+0x30>
 8007b2a:	6063      	str	r3, [r4, #4]
 8007b2c:	6014      	str	r4, [r2, #0]
 8007b2e:	b003      	add	sp, #12
 8007b30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b34:	f000 b8da 	b.w	8007cec <__malloc_unlock>
 8007b38:	42a3      	cmp	r3, r4
 8007b3a:	d908      	bls.n	8007b4e <_free_r+0x46>
 8007b3c:	6825      	ldr	r5, [r4, #0]
 8007b3e:	1961      	adds	r1, r4, r5
 8007b40:	428b      	cmp	r3, r1
 8007b42:	bf01      	itttt	eq
 8007b44:	6819      	ldreq	r1, [r3, #0]
 8007b46:	685b      	ldreq	r3, [r3, #4]
 8007b48:	1949      	addeq	r1, r1, r5
 8007b4a:	6021      	streq	r1, [r4, #0]
 8007b4c:	e7ed      	b.n	8007b2a <_free_r+0x22>
 8007b4e:	461a      	mov	r2, r3
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	b10b      	cbz	r3, 8007b58 <_free_r+0x50>
 8007b54:	42a3      	cmp	r3, r4
 8007b56:	d9fa      	bls.n	8007b4e <_free_r+0x46>
 8007b58:	6811      	ldr	r1, [r2, #0]
 8007b5a:	1855      	adds	r5, r2, r1
 8007b5c:	42a5      	cmp	r5, r4
 8007b5e:	d10b      	bne.n	8007b78 <_free_r+0x70>
 8007b60:	6824      	ldr	r4, [r4, #0]
 8007b62:	4421      	add	r1, r4
 8007b64:	1854      	adds	r4, r2, r1
 8007b66:	42a3      	cmp	r3, r4
 8007b68:	6011      	str	r1, [r2, #0]
 8007b6a:	d1e0      	bne.n	8007b2e <_free_r+0x26>
 8007b6c:	681c      	ldr	r4, [r3, #0]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	6053      	str	r3, [r2, #4]
 8007b72:	440c      	add	r4, r1
 8007b74:	6014      	str	r4, [r2, #0]
 8007b76:	e7da      	b.n	8007b2e <_free_r+0x26>
 8007b78:	d902      	bls.n	8007b80 <_free_r+0x78>
 8007b7a:	230c      	movs	r3, #12
 8007b7c:	6003      	str	r3, [r0, #0]
 8007b7e:	e7d6      	b.n	8007b2e <_free_r+0x26>
 8007b80:	6825      	ldr	r5, [r4, #0]
 8007b82:	1961      	adds	r1, r4, r5
 8007b84:	428b      	cmp	r3, r1
 8007b86:	bf04      	itt	eq
 8007b88:	6819      	ldreq	r1, [r3, #0]
 8007b8a:	685b      	ldreq	r3, [r3, #4]
 8007b8c:	6063      	str	r3, [r4, #4]
 8007b8e:	bf04      	itt	eq
 8007b90:	1949      	addeq	r1, r1, r5
 8007b92:	6021      	streq	r1, [r4, #0]
 8007b94:	6054      	str	r4, [r2, #4]
 8007b96:	e7ca      	b.n	8007b2e <_free_r+0x26>
 8007b98:	b003      	add	sp, #12
 8007b9a:	bd30      	pop	{r4, r5, pc}
 8007b9c:	20000bd0 	.word	0x20000bd0

08007ba0 <sbrk_aligned>:
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	4e0e      	ldr	r6, [pc, #56]	; (8007bdc <sbrk_aligned+0x3c>)
 8007ba4:	460c      	mov	r4, r1
 8007ba6:	6831      	ldr	r1, [r6, #0]
 8007ba8:	4605      	mov	r5, r0
 8007baa:	b911      	cbnz	r1, 8007bb2 <sbrk_aligned+0x12>
 8007bac:	f000 fe1c 	bl	80087e8 <_sbrk_r>
 8007bb0:	6030      	str	r0, [r6, #0]
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	f000 fe17 	bl	80087e8 <_sbrk_r>
 8007bba:	1c43      	adds	r3, r0, #1
 8007bbc:	d00a      	beq.n	8007bd4 <sbrk_aligned+0x34>
 8007bbe:	1cc4      	adds	r4, r0, #3
 8007bc0:	f024 0403 	bic.w	r4, r4, #3
 8007bc4:	42a0      	cmp	r0, r4
 8007bc6:	d007      	beq.n	8007bd8 <sbrk_aligned+0x38>
 8007bc8:	1a21      	subs	r1, r4, r0
 8007bca:	4628      	mov	r0, r5
 8007bcc:	f000 fe0c 	bl	80087e8 <_sbrk_r>
 8007bd0:	3001      	adds	r0, #1
 8007bd2:	d101      	bne.n	8007bd8 <sbrk_aligned+0x38>
 8007bd4:	f04f 34ff 	mov.w	r4, #4294967295
 8007bd8:	4620      	mov	r0, r4
 8007bda:	bd70      	pop	{r4, r5, r6, pc}
 8007bdc:	20000bd4 	.word	0x20000bd4

08007be0 <_malloc_r>:
 8007be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007be4:	1ccd      	adds	r5, r1, #3
 8007be6:	f025 0503 	bic.w	r5, r5, #3
 8007bea:	3508      	adds	r5, #8
 8007bec:	2d0c      	cmp	r5, #12
 8007bee:	bf38      	it	cc
 8007bf0:	250c      	movcc	r5, #12
 8007bf2:	2d00      	cmp	r5, #0
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	db01      	blt.n	8007bfc <_malloc_r+0x1c>
 8007bf8:	42a9      	cmp	r1, r5
 8007bfa:	d905      	bls.n	8007c08 <_malloc_r+0x28>
 8007bfc:	230c      	movs	r3, #12
 8007bfe:	603b      	str	r3, [r7, #0]
 8007c00:	2600      	movs	r6, #0
 8007c02:	4630      	mov	r0, r6
 8007c04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c08:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007cdc <_malloc_r+0xfc>
 8007c0c:	f000 f868 	bl	8007ce0 <__malloc_lock>
 8007c10:	f8d8 3000 	ldr.w	r3, [r8]
 8007c14:	461c      	mov	r4, r3
 8007c16:	bb5c      	cbnz	r4, 8007c70 <_malloc_r+0x90>
 8007c18:	4629      	mov	r1, r5
 8007c1a:	4638      	mov	r0, r7
 8007c1c:	f7ff ffc0 	bl	8007ba0 <sbrk_aligned>
 8007c20:	1c43      	adds	r3, r0, #1
 8007c22:	4604      	mov	r4, r0
 8007c24:	d155      	bne.n	8007cd2 <_malloc_r+0xf2>
 8007c26:	f8d8 4000 	ldr.w	r4, [r8]
 8007c2a:	4626      	mov	r6, r4
 8007c2c:	2e00      	cmp	r6, #0
 8007c2e:	d145      	bne.n	8007cbc <_malloc_r+0xdc>
 8007c30:	2c00      	cmp	r4, #0
 8007c32:	d048      	beq.n	8007cc6 <_malloc_r+0xe6>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	4631      	mov	r1, r6
 8007c38:	4638      	mov	r0, r7
 8007c3a:	eb04 0903 	add.w	r9, r4, r3
 8007c3e:	f000 fdd3 	bl	80087e8 <_sbrk_r>
 8007c42:	4581      	cmp	r9, r0
 8007c44:	d13f      	bne.n	8007cc6 <_malloc_r+0xe6>
 8007c46:	6821      	ldr	r1, [r4, #0]
 8007c48:	1a6d      	subs	r5, r5, r1
 8007c4a:	4629      	mov	r1, r5
 8007c4c:	4638      	mov	r0, r7
 8007c4e:	f7ff ffa7 	bl	8007ba0 <sbrk_aligned>
 8007c52:	3001      	adds	r0, #1
 8007c54:	d037      	beq.n	8007cc6 <_malloc_r+0xe6>
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	442b      	add	r3, r5
 8007c5a:	6023      	str	r3, [r4, #0]
 8007c5c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d038      	beq.n	8007cd6 <_malloc_r+0xf6>
 8007c64:	685a      	ldr	r2, [r3, #4]
 8007c66:	42a2      	cmp	r2, r4
 8007c68:	d12b      	bne.n	8007cc2 <_malloc_r+0xe2>
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	605a      	str	r2, [r3, #4]
 8007c6e:	e00f      	b.n	8007c90 <_malloc_r+0xb0>
 8007c70:	6822      	ldr	r2, [r4, #0]
 8007c72:	1b52      	subs	r2, r2, r5
 8007c74:	d41f      	bmi.n	8007cb6 <_malloc_r+0xd6>
 8007c76:	2a0b      	cmp	r2, #11
 8007c78:	d917      	bls.n	8007caa <_malloc_r+0xca>
 8007c7a:	1961      	adds	r1, r4, r5
 8007c7c:	42a3      	cmp	r3, r4
 8007c7e:	6025      	str	r5, [r4, #0]
 8007c80:	bf18      	it	ne
 8007c82:	6059      	strne	r1, [r3, #4]
 8007c84:	6863      	ldr	r3, [r4, #4]
 8007c86:	bf08      	it	eq
 8007c88:	f8c8 1000 	streq.w	r1, [r8]
 8007c8c:	5162      	str	r2, [r4, r5]
 8007c8e:	604b      	str	r3, [r1, #4]
 8007c90:	4638      	mov	r0, r7
 8007c92:	f104 060b 	add.w	r6, r4, #11
 8007c96:	f000 f829 	bl	8007cec <__malloc_unlock>
 8007c9a:	f026 0607 	bic.w	r6, r6, #7
 8007c9e:	1d23      	adds	r3, r4, #4
 8007ca0:	1af2      	subs	r2, r6, r3
 8007ca2:	d0ae      	beq.n	8007c02 <_malloc_r+0x22>
 8007ca4:	1b9b      	subs	r3, r3, r6
 8007ca6:	50a3      	str	r3, [r4, r2]
 8007ca8:	e7ab      	b.n	8007c02 <_malloc_r+0x22>
 8007caa:	42a3      	cmp	r3, r4
 8007cac:	6862      	ldr	r2, [r4, #4]
 8007cae:	d1dd      	bne.n	8007c6c <_malloc_r+0x8c>
 8007cb0:	f8c8 2000 	str.w	r2, [r8]
 8007cb4:	e7ec      	b.n	8007c90 <_malloc_r+0xb0>
 8007cb6:	4623      	mov	r3, r4
 8007cb8:	6864      	ldr	r4, [r4, #4]
 8007cba:	e7ac      	b.n	8007c16 <_malloc_r+0x36>
 8007cbc:	4634      	mov	r4, r6
 8007cbe:	6876      	ldr	r6, [r6, #4]
 8007cc0:	e7b4      	b.n	8007c2c <_malloc_r+0x4c>
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	e7cc      	b.n	8007c60 <_malloc_r+0x80>
 8007cc6:	230c      	movs	r3, #12
 8007cc8:	603b      	str	r3, [r7, #0]
 8007cca:	4638      	mov	r0, r7
 8007ccc:	f000 f80e 	bl	8007cec <__malloc_unlock>
 8007cd0:	e797      	b.n	8007c02 <_malloc_r+0x22>
 8007cd2:	6025      	str	r5, [r4, #0]
 8007cd4:	e7dc      	b.n	8007c90 <_malloc_r+0xb0>
 8007cd6:	605b      	str	r3, [r3, #4]
 8007cd8:	deff      	udf	#255	; 0xff
 8007cda:	bf00      	nop
 8007cdc:	20000bd0 	.word	0x20000bd0

08007ce0 <__malloc_lock>:
 8007ce0:	4801      	ldr	r0, [pc, #4]	; (8007ce8 <__malloc_lock+0x8>)
 8007ce2:	f7ff bf0e 	b.w	8007b02 <__retarget_lock_acquire_recursive>
 8007ce6:	bf00      	nop
 8007ce8:	20000bcc 	.word	0x20000bcc

08007cec <__malloc_unlock>:
 8007cec:	4801      	ldr	r0, [pc, #4]	; (8007cf4 <__malloc_unlock+0x8>)
 8007cee:	f7ff bf09 	b.w	8007b04 <__retarget_lock_release_recursive>
 8007cf2:	bf00      	nop
 8007cf4:	20000bcc 	.word	0x20000bcc

08007cf8 <__ssputs_r>:
 8007cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cfc:	688e      	ldr	r6, [r1, #8]
 8007cfe:	461f      	mov	r7, r3
 8007d00:	42be      	cmp	r6, r7
 8007d02:	680b      	ldr	r3, [r1, #0]
 8007d04:	4682      	mov	sl, r0
 8007d06:	460c      	mov	r4, r1
 8007d08:	4690      	mov	r8, r2
 8007d0a:	d82c      	bhi.n	8007d66 <__ssputs_r+0x6e>
 8007d0c:	898a      	ldrh	r2, [r1, #12]
 8007d0e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d12:	d026      	beq.n	8007d62 <__ssputs_r+0x6a>
 8007d14:	6965      	ldr	r5, [r4, #20]
 8007d16:	6909      	ldr	r1, [r1, #16]
 8007d18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d1c:	eba3 0901 	sub.w	r9, r3, r1
 8007d20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d24:	1c7b      	adds	r3, r7, #1
 8007d26:	444b      	add	r3, r9
 8007d28:	106d      	asrs	r5, r5, #1
 8007d2a:	429d      	cmp	r5, r3
 8007d2c:	bf38      	it	cc
 8007d2e:	461d      	movcc	r5, r3
 8007d30:	0553      	lsls	r3, r2, #21
 8007d32:	d527      	bpl.n	8007d84 <__ssputs_r+0x8c>
 8007d34:	4629      	mov	r1, r5
 8007d36:	f7ff ff53 	bl	8007be0 <_malloc_r>
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	b360      	cbz	r0, 8007d98 <__ssputs_r+0xa0>
 8007d3e:	6921      	ldr	r1, [r4, #16]
 8007d40:	464a      	mov	r2, r9
 8007d42:	f000 fd61 	bl	8008808 <memcpy>
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d50:	81a3      	strh	r3, [r4, #12]
 8007d52:	6126      	str	r6, [r4, #16]
 8007d54:	6165      	str	r5, [r4, #20]
 8007d56:	444e      	add	r6, r9
 8007d58:	eba5 0509 	sub.w	r5, r5, r9
 8007d5c:	6026      	str	r6, [r4, #0]
 8007d5e:	60a5      	str	r5, [r4, #8]
 8007d60:	463e      	mov	r6, r7
 8007d62:	42be      	cmp	r6, r7
 8007d64:	d900      	bls.n	8007d68 <__ssputs_r+0x70>
 8007d66:	463e      	mov	r6, r7
 8007d68:	6820      	ldr	r0, [r4, #0]
 8007d6a:	4632      	mov	r2, r6
 8007d6c:	4641      	mov	r1, r8
 8007d6e:	f000 fcff 	bl	8008770 <memmove>
 8007d72:	68a3      	ldr	r3, [r4, #8]
 8007d74:	1b9b      	subs	r3, r3, r6
 8007d76:	60a3      	str	r3, [r4, #8]
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	4433      	add	r3, r6
 8007d7c:	6023      	str	r3, [r4, #0]
 8007d7e:	2000      	movs	r0, #0
 8007d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d84:	462a      	mov	r2, r5
 8007d86:	f000 fd4d 	bl	8008824 <_realloc_r>
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d1e0      	bne.n	8007d52 <__ssputs_r+0x5a>
 8007d90:	6921      	ldr	r1, [r4, #16]
 8007d92:	4650      	mov	r0, sl
 8007d94:	f7ff feb8 	bl	8007b08 <_free_r>
 8007d98:	230c      	movs	r3, #12
 8007d9a:	f8ca 3000 	str.w	r3, [sl]
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	f04f 30ff 	mov.w	r0, #4294967295
 8007daa:	e7e9      	b.n	8007d80 <__ssputs_r+0x88>

08007dac <_svfiprintf_r>:
 8007dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db0:	4698      	mov	r8, r3
 8007db2:	898b      	ldrh	r3, [r1, #12]
 8007db4:	061b      	lsls	r3, r3, #24
 8007db6:	b09d      	sub	sp, #116	; 0x74
 8007db8:	4607      	mov	r7, r0
 8007dba:	460d      	mov	r5, r1
 8007dbc:	4614      	mov	r4, r2
 8007dbe:	d50e      	bpl.n	8007dde <_svfiprintf_r+0x32>
 8007dc0:	690b      	ldr	r3, [r1, #16]
 8007dc2:	b963      	cbnz	r3, 8007dde <_svfiprintf_r+0x32>
 8007dc4:	2140      	movs	r1, #64	; 0x40
 8007dc6:	f7ff ff0b 	bl	8007be0 <_malloc_r>
 8007dca:	6028      	str	r0, [r5, #0]
 8007dcc:	6128      	str	r0, [r5, #16]
 8007dce:	b920      	cbnz	r0, 8007dda <_svfiprintf_r+0x2e>
 8007dd0:	230c      	movs	r3, #12
 8007dd2:	603b      	str	r3, [r7, #0]
 8007dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd8:	e0d0      	b.n	8007f7c <_svfiprintf_r+0x1d0>
 8007dda:	2340      	movs	r3, #64	; 0x40
 8007ddc:	616b      	str	r3, [r5, #20]
 8007dde:	2300      	movs	r3, #0
 8007de0:	9309      	str	r3, [sp, #36]	; 0x24
 8007de2:	2320      	movs	r3, #32
 8007de4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007de8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dec:	2330      	movs	r3, #48	; 0x30
 8007dee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007f94 <_svfiprintf_r+0x1e8>
 8007df2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007df6:	f04f 0901 	mov.w	r9, #1
 8007dfa:	4623      	mov	r3, r4
 8007dfc:	469a      	mov	sl, r3
 8007dfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e02:	b10a      	cbz	r2, 8007e08 <_svfiprintf_r+0x5c>
 8007e04:	2a25      	cmp	r2, #37	; 0x25
 8007e06:	d1f9      	bne.n	8007dfc <_svfiprintf_r+0x50>
 8007e08:	ebba 0b04 	subs.w	fp, sl, r4
 8007e0c:	d00b      	beq.n	8007e26 <_svfiprintf_r+0x7a>
 8007e0e:	465b      	mov	r3, fp
 8007e10:	4622      	mov	r2, r4
 8007e12:	4629      	mov	r1, r5
 8007e14:	4638      	mov	r0, r7
 8007e16:	f7ff ff6f 	bl	8007cf8 <__ssputs_r>
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	f000 80a9 	beq.w	8007f72 <_svfiprintf_r+0x1c6>
 8007e20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e22:	445a      	add	r2, fp
 8007e24:	9209      	str	r2, [sp, #36]	; 0x24
 8007e26:	f89a 3000 	ldrb.w	r3, [sl]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f000 80a1 	beq.w	8007f72 <_svfiprintf_r+0x1c6>
 8007e30:	2300      	movs	r3, #0
 8007e32:	f04f 32ff 	mov.w	r2, #4294967295
 8007e36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e3a:	f10a 0a01 	add.w	sl, sl, #1
 8007e3e:	9304      	str	r3, [sp, #16]
 8007e40:	9307      	str	r3, [sp, #28]
 8007e42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e46:	931a      	str	r3, [sp, #104]	; 0x68
 8007e48:	4654      	mov	r4, sl
 8007e4a:	2205      	movs	r2, #5
 8007e4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e50:	4850      	ldr	r0, [pc, #320]	; (8007f94 <_svfiprintf_r+0x1e8>)
 8007e52:	f7f8 f9d5 	bl	8000200 <memchr>
 8007e56:	9a04      	ldr	r2, [sp, #16]
 8007e58:	b9d8      	cbnz	r0, 8007e92 <_svfiprintf_r+0xe6>
 8007e5a:	06d0      	lsls	r0, r2, #27
 8007e5c:	bf44      	itt	mi
 8007e5e:	2320      	movmi	r3, #32
 8007e60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e64:	0711      	lsls	r1, r2, #28
 8007e66:	bf44      	itt	mi
 8007e68:	232b      	movmi	r3, #43	; 0x2b
 8007e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e6e:	f89a 3000 	ldrb.w	r3, [sl]
 8007e72:	2b2a      	cmp	r3, #42	; 0x2a
 8007e74:	d015      	beq.n	8007ea2 <_svfiprintf_r+0xf6>
 8007e76:	9a07      	ldr	r2, [sp, #28]
 8007e78:	4654      	mov	r4, sl
 8007e7a:	2000      	movs	r0, #0
 8007e7c:	f04f 0c0a 	mov.w	ip, #10
 8007e80:	4621      	mov	r1, r4
 8007e82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e86:	3b30      	subs	r3, #48	; 0x30
 8007e88:	2b09      	cmp	r3, #9
 8007e8a:	d94d      	bls.n	8007f28 <_svfiprintf_r+0x17c>
 8007e8c:	b1b0      	cbz	r0, 8007ebc <_svfiprintf_r+0x110>
 8007e8e:	9207      	str	r2, [sp, #28]
 8007e90:	e014      	b.n	8007ebc <_svfiprintf_r+0x110>
 8007e92:	eba0 0308 	sub.w	r3, r0, r8
 8007e96:	fa09 f303 	lsl.w	r3, r9, r3
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	9304      	str	r3, [sp, #16]
 8007e9e:	46a2      	mov	sl, r4
 8007ea0:	e7d2      	b.n	8007e48 <_svfiprintf_r+0x9c>
 8007ea2:	9b03      	ldr	r3, [sp, #12]
 8007ea4:	1d19      	adds	r1, r3, #4
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	9103      	str	r1, [sp, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	bfbb      	ittet	lt
 8007eae:	425b      	neglt	r3, r3
 8007eb0:	f042 0202 	orrlt.w	r2, r2, #2
 8007eb4:	9307      	strge	r3, [sp, #28]
 8007eb6:	9307      	strlt	r3, [sp, #28]
 8007eb8:	bfb8      	it	lt
 8007eba:	9204      	strlt	r2, [sp, #16]
 8007ebc:	7823      	ldrb	r3, [r4, #0]
 8007ebe:	2b2e      	cmp	r3, #46	; 0x2e
 8007ec0:	d10c      	bne.n	8007edc <_svfiprintf_r+0x130>
 8007ec2:	7863      	ldrb	r3, [r4, #1]
 8007ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8007ec6:	d134      	bne.n	8007f32 <_svfiprintf_r+0x186>
 8007ec8:	9b03      	ldr	r3, [sp, #12]
 8007eca:	1d1a      	adds	r2, r3, #4
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	9203      	str	r2, [sp, #12]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	bfb8      	it	lt
 8007ed4:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ed8:	3402      	adds	r4, #2
 8007eda:	9305      	str	r3, [sp, #20]
 8007edc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007fa4 <_svfiprintf_r+0x1f8>
 8007ee0:	7821      	ldrb	r1, [r4, #0]
 8007ee2:	2203      	movs	r2, #3
 8007ee4:	4650      	mov	r0, sl
 8007ee6:	f7f8 f98b 	bl	8000200 <memchr>
 8007eea:	b138      	cbz	r0, 8007efc <_svfiprintf_r+0x150>
 8007eec:	9b04      	ldr	r3, [sp, #16]
 8007eee:	eba0 000a 	sub.w	r0, r0, sl
 8007ef2:	2240      	movs	r2, #64	; 0x40
 8007ef4:	4082      	lsls	r2, r0
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	3401      	adds	r4, #1
 8007efa:	9304      	str	r3, [sp, #16]
 8007efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f00:	4825      	ldr	r0, [pc, #148]	; (8007f98 <_svfiprintf_r+0x1ec>)
 8007f02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f06:	2206      	movs	r2, #6
 8007f08:	f7f8 f97a 	bl	8000200 <memchr>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	d038      	beq.n	8007f82 <_svfiprintf_r+0x1d6>
 8007f10:	4b22      	ldr	r3, [pc, #136]	; (8007f9c <_svfiprintf_r+0x1f0>)
 8007f12:	bb1b      	cbnz	r3, 8007f5c <_svfiprintf_r+0x1b0>
 8007f14:	9b03      	ldr	r3, [sp, #12]
 8007f16:	3307      	adds	r3, #7
 8007f18:	f023 0307 	bic.w	r3, r3, #7
 8007f1c:	3308      	adds	r3, #8
 8007f1e:	9303      	str	r3, [sp, #12]
 8007f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f22:	4433      	add	r3, r6
 8007f24:	9309      	str	r3, [sp, #36]	; 0x24
 8007f26:	e768      	b.n	8007dfa <_svfiprintf_r+0x4e>
 8007f28:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	2001      	movs	r0, #1
 8007f30:	e7a6      	b.n	8007e80 <_svfiprintf_r+0xd4>
 8007f32:	2300      	movs	r3, #0
 8007f34:	3401      	adds	r4, #1
 8007f36:	9305      	str	r3, [sp, #20]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	f04f 0c0a 	mov.w	ip, #10
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f44:	3a30      	subs	r2, #48	; 0x30
 8007f46:	2a09      	cmp	r2, #9
 8007f48:	d903      	bls.n	8007f52 <_svfiprintf_r+0x1a6>
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d0c6      	beq.n	8007edc <_svfiprintf_r+0x130>
 8007f4e:	9105      	str	r1, [sp, #20]
 8007f50:	e7c4      	b.n	8007edc <_svfiprintf_r+0x130>
 8007f52:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f56:	4604      	mov	r4, r0
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e7f0      	b.n	8007f3e <_svfiprintf_r+0x192>
 8007f5c:	ab03      	add	r3, sp, #12
 8007f5e:	9300      	str	r3, [sp, #0]
 8007f60:	462a      	mov	r2, r5
 8007f62:	4b0f      	ldr	r3, [pc, #60]	; (8007fa0 <_svfiprintf_r+0x1f4>)
 8007f64:	a904      	add	r1, sp, #16
 8007f66:	4638      	mov	r0, r7
 8007f68:	f3af 8000 	nop.w
 8007f6c:	1c42      	adds	r2, r0, #1
 8007f6e:	4606      	mov	r6, r0
 8007f70:	d1d6      	bne.n	8007f20 <_svfiprintf_r+0x174>
 8007f72:	89ab      	ldrh	r3, [r5, #12]
 8007f74:	065b      	lsls	r3, r3, #25
 8007f76:	f53f af2d 	bmi.w	8007dd4 <_svfiprintf_r+0x28>
 8007f7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f7c:	b01d      	add	sp, #116	; 0x74
 8007f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f82:	ab03      	add	r3, sp, #12
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	462a      	mov	r2, r5
 8007f88:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <_svfiprintf_r+0x1f4>)
 8007f8a:	a904      	add	r1, sp, #16
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f000 f9bd 	bl	800830c <_printf_i>
 8007f92:	e7eb      	b.n	8007f6c <_svfiprintf_r+0x1c0>
 8007f94:	08008a04 	.word	0x08008a04
 8007f98:	08008a0e 	.word	0x08008a0e
 8007f9c:	00000000 	.word	0x00000000
 8007fa0:	08007cf9 	.word	0x08007cf9
 8007fa4:	08008a0a 	.word	0x08008a0a

08007fa8 <__sfputc_r>:
 8007fa8:	6893      	ldr	r3, [r2, #8]
 8007faa:	3b01      	subs	r3, #1
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	b410      	push	{r4}
 8007fb0:	6093      	str	r3, [r2, #8]
 8007fb2:	da08      	bge.n	8007fc6 <__sfputc_r+0x1e>
 8007fb4:	6994      	ldr	r4, [r2, #24]
 8007fb6:	42a3      	cmp	r3, r4
 8007fb8:	db01      	blt.n	8007fbe <__sfputc_r+0x16>
 8007fba:	290a      	cmp	r1, #10
 8007fbc:	d103      	bne.n	8007fc6 <__sfputc_r+0x1e>
 8007fbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fc2:	f7ff bc90 	b.w	80078e6 <__swbuf_r>
 8007fc6:	6813      	ldr	r3, [r2, #0]
 8007fc8:	1c58      	adds	r0, r3, #1
 8007fca:	6010      	str	r0, [r2, #0]
 8007fcc:	7019      	strb	r1, [r3, #0]
 8007fce:	4608      	mov	r0, r1
 8007fd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <__sfputs_r>:
 8007fd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fd8:	4606      	mov	r6, r0
 8007fda:	460f      	mov	r7, r1
 8007fdc:	4614      	mov	r4, r2
 8007fde:	18d5      	adds	r5, r2, r3
 8007fe0:	42ac      	cmp	r4, r5
 8007fe2:	d101      	bne.n	8007fe8 <__sfputs_r+0x12>
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	e007      	b.n	8007ff8 <__sfputs_r+0x22>
 8007fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fec:	463a      	mov	r2, r7
 8007fee:	4630      	mov	r0, r6
 8007ff0:	f7ff ffda 	bl	8007fa8 <__sfputc_r>
 8007ff4:	1c43      	adds	r3, r0, #1
 8007ff6:	d1f3      	bne.n	8007fe0 <__sfputs_r+0xa>
 8007ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ffc <_vfiprintf_r>:
 8007ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008000:	460d      	mov	r5, r1
 8008002:	b09d      	sub	sp, #116	; 0x74
 8008004:	4614      	mov	r4, r2
 8008006:	4698      	mov	r8, r3
 8008008:	4606      	mov	r6, r0
 800800a:	b118      	cbz	r0, 8008014 <_vfiprintf_r+0x18>
 800800c:	6a03      	ldr	r3, [r0, #32]
 800800e:	b90b      	cbnz	r3, 8008014 <_vfiprintf_r+0x18>
 8008010:	f7ff fb2e 	bl	8007670 <__sinit>
 8008014:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008016:	07d9      	lsls	r1, r3, #31
 8008018:	d405      	bmi.n	8008026 <_vfiprintf_r+0x2a>
 800801a:	89ab      	ldrh	r3, [r5, #12]
 800801c:	059a      	lsls	r2, r3, #22
 800801e:	d402      	bmi.n	8008026 <_vfiprintf_r+0x2a>
 8008020:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008022:	f7ff fd6e 	bl	8007b02 <__retarget_lock_acquire_recursive>
 8008026:	89ab      	ldrh	r3, [r5, #12]
 8008028:	071b      	lsls	r3, r3, #28
 800802a:	d501      	bpl.n	8008030 <_vfiprintf_r+0x34>
 800802c:	692b      	ldr	r3, [r5, #16]
 800802e:	b99b      	cbnz	r3, 8008058 <_vfiprintf_r+0x5c>
 8008030:	4629      	mov	r1, r5
 8008032:	4630      	mov	r0, r6
 8008034:	f7ff fc94 	bl	8007960 <__swsetup_r>
 8008038:	b170      	cbz	r0, 8008058 <_vfiprintf_r+0x5c>
 800803a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800803c:	07dc      	lsls	r4, r3, #31
 800803e:	d504      	bpl.n	800804a <_vfiprintf_r+0x4e>
 8008040:	f04f 30ff 	mov.w	r0, #4294967295
 8008044:	b01d      	add	sp, #116	; 0x74
 8008046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	0598      	lsls	r0, r3, #22
 800804e:	d4f7      	bmi.n	8008040 <_vfiprintf_r+0x44>
 8008050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008052:	f7ff fd57 	bl	8007b04 <__retarget_lock_release_recursive>
 8008056:	e7f3      	b.n	8008040 <_vfiprintf_r+0x44>
 8008058:	2300      	movs	r3, #0
 800805a:	9309      	str	r3, [sp, #36]	; 0x24
 800805c:	2320      	movs	r3, #32
 800805e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008062:	f8cd 800c 	str.w	r8, [sp, #12]
 8008066:	2330      	movs	r3, #48	; 0x30
 8008068:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800821c <_vfiprintf_r+0x220>
 800806c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008070:	f04f 0901 	mov.w	r9, #1
 8008074:	4623      	mov	r3, r4
 8008076:	469a      	mov	sl, r3
 8008078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800807c:	b10a      	cbz	r2, 8008082 <_vfiprintf_r+0x86>
 800807e:	2a25      	cmp	r2, #37	; 0x25
 8008080:	d1f9      	bne.n	8008076 <_vfiprintf_r+0x7a>
 8008082:	ebba 0b04 	subs.w	fp, sl, r4
 8008086:	d00b      	beq.n	80080a0 <_vfiprintf_r+0xa4>
 8008088:	465b      	mov	r3, fp
 800808a:	4622      	mov	r2, r4
 800808c:	4629      	mov	r1, r5
 800808e:	4630      	mov	r0, r6
 8008090:	f7ff ffa1 	bl	8007fd6 <__sfputs_r>
 8008094:	3001      	adds	r0, #1
 8008096:	f000 80a9 	beq.w	80081ec <_vfiprintf_r+0x1f0>
 800809a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800809c:	445a      	add	r2, fp
 800809e:	9209      	str	r2, [sp, #36]	; 0x24
 80080a0:	f89a 3000 	ldrb.w	r3, [sl]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 80a1 	beq.w	80081ec <_vfiprintf_r+0x1f0>
 80080aa:	2300      	movs	r3, #0
 80080ac:	f04f 32ff 	mov.w	r2, #4294967295
 80080b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080b4:	f10a 0a01 	add.w	sl, sl, #1
 80080b8:	9304      	str	r3, [sp, #16]
 80080ba:	9307      	str	r3, [sp, #28]
 80080bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080c0:	931a      	str	r3, [sp, #104]	; 0x68
 80080c2:	4654      	mov	r4, sl
 80080c4:	2205      	movs	r2, #5
 80080c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ca:	4854      	ldr	r0, [pc, #336]	; (800821c <_vfiprintf_r+0x220>)
 80080cc:	f7f8 f898 	bl	8000200 <memchr>
 80080d0:	9a04      	ldr	r2, [sp, #16]
 80080d2:	b9d8      	cbnz	r0, 800810c <_vfiprintf_r+0x110>
 80080d4:	06d1      	lsls	r1, r2, #27
 80080d6:	bf44      	itt	mi
 80080d8:	2320      	movmi	r3, #32
 80080da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080de:	0713      	lsls	r3, r2, #28
 80080e0:	bf44      	itt	mi
 80080e2:	232b      	movmi	r3, #43	; 0x2b
 80080e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080e8:	f89a 3000 	ldrb.w	r3, [sl]
 80080ec:	2b2a      	cmp	r3, #42	; 0x2a
 80080ee:	d015      	beq.n	800811c <_vfiprintf_r+0x120>
 80080f0:	9a07      	ldr	r2, [sp, #28]
 80080f2:	4654      	mov	r4, sl
 80080f4:	2000      	movs	r0, #0
 80080f6:	f04f 0c0a 	mov.w	ip, #10
 80080fa:	4621      	mov	r1, r4
 80080fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008100:	3b30      	subs	r3, #48	; 0x30
 8008102:	2b09      	cmp	r3, #9
 8008104:	d94d      	bls.n	80081a2 <_vfiprintf_r+0x1a6>
 8008106:	b1b0      	cbz	r0, 8008136 <_vfiprintf_r+0x13a>
 8008108:	9207      	str	r2, [sp, #28]
 800810a:	e014      	b.n	8008136 <_vfiprintf_r+0x13a>
 800810c:	eba0 0308 	sub.w	r3, r0, r8
 8008110:	fa09 f303 	lsl.w	r3, r9, r3
 8008114:	4313      	orrs	r3, r2
 8008116:	9304      	str	r3, [sp, #16]
 8008118:	46a2      	mov	sl, r4
 800811a:	e7d2      	b.n	80080c2 <_vfiprintf_r+0xc6>
 800811c:	9b03      	ldr	r3, [sp, #12]
 800811e:	1d19      	adds	r1, r3, #4
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	9103      	str	r1, [sp, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	bfbb      	ittet	lt
 8008128:	425b      	neglt	r3, r3
 800812a:	f042 0202 	orrlt.w	r2, r2, #2
 800812e:	9307      	strge	r3, [sp, #28]
 8008130:	9307      	strlt	r3, [sp, #28]
 8008132:	bfb8      	it	lt
 8008134:	9204      	strlt	r2, [sp, #16]
 8008136:	7823      	ldrb	r3, [r4, #0]
 8008138:	2b2e      	cmp	r3, #46	; 0x2e
 800813a:	d10c      	bne.n	8008156 <_vfiprintf_r+0x15a>
 800813c:	7863      	ldrb	r3, [r4, #1]
 800813e:	2b2a      	cmp	r3, #42	; 0x2a
 8008140:	d134      	bne.n	80081ac <_vfiprintf_r+0x1b0>
 8008142:	9b03      	ldr	r3, [sp, #12]
 8008144:	1d1a      	adds	r2, r3, #4
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	9203      	str	r2, [sp, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	bfb8      	it	lt
 800814e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008152:	3402      	adds	r4, #2
 8008154:	9305      	str	r3, [sp, #20]
 8008156:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800822c <_vfiprintf_r+0x230>
 800815a:	7821      	ldrb	r1, [r4, #0]
 800815c:	2203      	movs	r2, #3
 800815e:	4650      	mov	r0, sl
 8008160:	f7f8 f84e 	bl	8000200 <memchr>
 8008164:	b138      	cbz	r0, 8008176 <_vfiprintf_r+0x17a>
 8008166:	9b04      	ldr	r3, [sp, #16]
 8008168:	eba0 000a 	sub.w	r0, r0, sl
 800816c:	2240      	movs	r2, #64	; 0x40
 800816e:	4082      	lsls	r2, r0
 8008170:	4313      	orrs	r3, r2
 8008172:	3401      	adds	r4, #1
 8008174:	9304      	str	r3, [sp, #16]
 8008176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800817a:	4829      	ldr	r0, [pc, #164]	; (8008220 <_vfiprintf_r+0x224>)
 800817c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008180:	2206      	movs	r2, #6
 8008182:	f7f8 f83d 	bl	8000200 <memchr>
 8008186:	2800      	cmp	r0, #0
 8008188:	d03f      	beq.n	800820a <_vfiprintf_r+0x20e>
 800818a:	4b26      	ldr	r3, [pc, #152]	; (8008224 <_vfiprintf_r+0x228>)
 800818c:	bb1b      	cbnz	r3, 80081d6 <_vfiprintf_r+0x1da>
 800818e:	9b03      	ldr	r3, [sp, #12]
 8008190:	3307      	adds	r3, #7
 8008192:	f023 0307 	bic.w	r3, r3, #7
 8008196:	3308      	adds	r3, #8
 8008198:	9303      	str	r3, [sp, #12]
 800819a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800819c:	443b      	add	r3, r7
 800819e:	9309      	str	r3, [sp, #36]	; 0x24
 80081a0:	e768      	b.n	8008074 <_vfiprintf_r+0x78>
 80081a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80081a6:	460c      	mov	r4, r1
 80081a8:	2001      	movs	r0, #1
 80081aa:	e7a6      	b.n	80080fa <_vfiprintf_r+0xfe>
 80081ac:	2300      	movs	r3, #0
 80081ae:	3401      	adds	r4, #1
 80081b0:	9305      	str	r3, [sp, #20]
 80081b2:	4619      	mov	r1, r3
 80081b4:	f04f 0c0a 	mov.w	ip, #10
 80081b8:	4620      	mov	r0, r4
 80081ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081be:	3a30      	subs	r2, #48	; 0x30
 80081c0:	2a09      	cmp	r2, #9
 80081c2:	d903      	bls.n	80081cc <_vfiprintf_r+0x1d0>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0c6      	beq.n	8008156 <_vfiprintf_r+0x15a>
 80081c8:	9105      	str	r1, [sp, #20]
 80081ca:	e7c4      	b.n	8008156 <_vfiprintf_r+0x15a>
 80081cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80081d0:	4604      	mov	r4, r0
 80081d2:	2301      	movs	r3, #1
 80081d4:	e7f0      	b.n	80081b8 <_vfiprintf_r+0x1bc>
 80081d6:	ab03      	add	r3, sp, #12
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	462a      	mov	r2, r5
 80081dc:	4b12      	ldr	r3, [pc, #72]	; (8008228 <_vfiprintf_r+0x22c>)
 80081de:	a904      	add	r1, sp, #16
 80081e0:	4630      	mov	r0, r6
 80081e2:	f3af 8000 	nop.w
 80081e6:	4607      	mov	r7, r0
 80081e8:	1c78      	adds	r0, r7, #1
 80081ea:	d1d6      	bne.n	800819a <_vfiprintf_r+0x19e>
 80081ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081ee:	07d9      	lsls	r1, r3, #31
 80081f0:	d405      	bmi.n	80081fe <_vfiprintf_r+0x202>
 80081f2:	89ab      	ldrh	r3, [r5, #12]
 80081f4:	059a      	lsls	r2, r3, #22
 80081f6:	d402      	bmi.n	80081fe <_vfiprintf_r+0x202>
 80081f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081fa:	f7ff fc83 	bl	8007b04 <__retarget_lock_release_recursive>
 80081fe:	89ab      	ldrh	r3, [r5, #12]
 8008200:	065b      	lsls	r3, r3, #25
 8008202:	f53f af1d 	bmi.w	8008040 <_vfiprintf_r+0x44>
 8008206:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008208:	e71c      	b.n	8008044 <_vfiprintf_r+0x48>
 800820a:	ab03      	add	r3, sp, #12
 800820c:	9300      	str	r3, [sp, #0]
 800820e:	462a      	mov	r2, r5
 8008210:	4b05      	ldr	r3, [pc, #20]	; (8008228 <_vfiprintf_r+0x22c>)
 8008212:	a904      	add	r1, sp, #16
 8008214:	4630      	mov	r0, r6
 8008216:	f000 f879 	bl	800830c <_printf_i>
 800821a:	e7e4      	b.n	80081e6 <_vfiprintf_r+0x1ea>
 800821c:	08008a04 	.word	0x08008a04
 8008220:	08008a0e 	.word	0x08008a0e
 8008224:	00000000 	.word	0x00000000
 8008228:	08007fd7 	.word	0x08007fd7
 800822c:	08008a0a 	.word	0x08008a0a

08008230 <_printf_common>:
 8008230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	4616      	mov	r6, r2
 8008236:	4699      	mov	r9, r3
 8008238:	688a      	ldr	r2, [r1, #8]
 800823a:	690b      	ldr	r3, [r1, #16]
 800823c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008240:	4293      	cmp	r3, r2
 8008242:	bfb8      	it	lt
 8008244:	4613      	movlt	r3, r2
 8008246:	6033      	str	r3, [r6, #0]
 8008248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800824c:	4607      	mov	r7, r0
 800824e:	460c      	mov	r4, r1
 8008250:	b10a      	cbz	r2, 8008256 <_printf_common+0x26>
 8008252:	3301      	adds	r3, #1
 8008254:	6033      	str	r3, [r6, #0]
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	0699      	lsls	r1, r3, #26
 800825a:	bf42      	ittt	mi
 800825c:	6833      	ldrmi	r3, [r6, #0]
 800825e:	3302      	addmi	r3, #2
 8008260:	6033      	strmi	r3, [r6, #0]
 8008262:	6825      	ldr	r5, [r4, #0]
 8008264:	f015 0506 	ands.w	r5, r5, #6
 8008268:	d106      	bne.n	8008278 <_printf_common+0x48>
 800826a:	f104 0a19 	add.w	sl, r4, #25
 800826e:	68e3      	ldr	r3, [r4, #12]
 8008270:	6832      	ldr	r2, [r6, #0]
 8008272:	1a9b      	subs	r3, r3, r2
 8008274:	42ab      	cmp	r3, r5
 8008276:	dc26      	bgt.n	80082c6 <_printf_common+0x96>
 8008278:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800827c:	1e13      	subs	r3, r2, #0
 800827e:	6822      	ldr	r2, [r4, #0]
 8008280:	bf18      	it	ne
 8008282:	2301      	movne	r3, #1
 8008284:	0692      	lsls	r2, r2, #26
 8008286:	d42b      	bmi.n	80082e0 <_printf_common+0xb0>
 8008288:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800828c:	4649      	mov	r1, r9
 800828e:	4638      	mov	r0, r7
 8008290:	47c0      	blx	r8
 8008292:	3001      	adds	r0, #1
 8008294:	d01e      	beq.n	80082d4 <_printf_common+0xa4>
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	6922      	ldr	r2, [r4, #16]
 800829a:	f003 0306 	and.w	r3, r3, #6
 800829e:	2b04      	cmp	r3, #4
 80082a0:	bf02      	ittt	eq
 80082a2:	68e5      	ldreq	r5, [r4, #12]
 80082a4:	6833      	ldreq	r3, [r6, #0]
 80082a6:	1aed      	subeq	r5, r5, r3
 80082a8:	68a3      	ldr	r3, [r4, #8]
 80082aa:	bf0c      	ite	eq
 80082ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082b0:	2500      	movne	r5, #0
 80082b2:	4293      	cmp	r3, r2
 80082b4:	bfc4      	itt	gt
 80082b6:	1a9b      	subgt	r3, r3, r2
 80082b8:	18ed      	addgt	r5, r5, r3
 80082ba:	2600      	movs	r6, #0
 80082bc:	341a      	adds	r4, #26
 80082be:	42b5      	cmp	r5, r6
 80082c0:	d11a      	bne.n	80082f8 <_printf_common+0xc8>
 80082c2:	2000      	movs	r0, #0
 80082c4:	e008      	b.n	80082d8 <_printf_common+0xa8>
 80082c6:	2301      	movs	r3, #1
 80082c8:	4652      	mov	r2, sl
 80082ca:	4649      	mov	r1, r9
 80082cc:	4638      	mov	r0, r7
 80082ce:	47c0      	blx	r8
 80082d0:	3001      	adds	r0, #1
 80082d2:	d103      	bne.n	80082dc <_printf_common+0xac>
 80082d4:	f04f 30ff 	mov.w	r0, #4294967295
 80082d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082dc:	3501      	adds	r5, #1
 80082de:	e7c6      	b.n	800826e <_printf_common+0x3e>
 80082e0:	18e1      	adds	r1, r4, r3
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	2030      	movs	r0, #48	; 0x30
 80082e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80082ea:	4422      	add	r2, r4
 80082ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80082f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80082f4:	3302      	adds	r3, #2
 80082f6:	e7c7      	b.n	8008288 <_printf_common+0x58>
 80082f8:	2301      	movs	r3, #1
 80082fa:	4622      	mov	r2, r4
 80082fc:	4649      	mov	r1, r9
 80082fe:	4638      	mov	r0, r7
 8008300:	47c0      	blx	r8
 8008302:	3001      	adds	r0, #1
 8008304:	d0e6      	beq.n	80082d4 <_printf_common+0xa4>
 8008306:	3601      	adds	r6, #1
 8008308:	e7d9      	b.n	80082be <_printf_common+0x8e>
	...

0800830c <_printf_i>:
 800830c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	7e0f      	ldrb	r7, [r1, #24]
 8008312:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008314:	2f78      	cmp	r7, #120	; 0x78
 8008316:	4691      	mov	r9, r2
 8008318:	4680      	mov	r8, r0
 800831a:	460c      	mov	r4, r1
 800831c:	469a      	mov	sl, r3
 800831e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008322:	d807      	bhi.n	8008334 <_printf_i+0x28>
 8008324:	2f62      	cmp	r7, #98	; 0x62
 8008326:	d80a      	bhi.n	800833e <_printf_i+0x32>
 8008328:	2f00      	cmp	r7, #0
 800832a:	f000 80d4 	beq.w	80084d6 <_printf_i+0x1ca>
 800832e:	2f58      	cmp	r7, #88	; 0x58
 8008330:	f000 80c0 	beq.w	80084b4 <_printf_i+0x1a8>
 8008334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008338:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800833c:	e03a      	b.n	80083b4 <_printf_i+0xa8>
 800833e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008342:	2b15      	cmp	r3, #21
 8008344:	d8f6      	bhi.n	8008334 <_printf_i+0x28>
 8008346:	a101      	add	r1, pc, #4	; (adr r1, 800834c <_printf_i+0x40>)
 8008348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800834c:	080083a5 	.word	0x080083a5
 8008350:	080083b9 	.word	0x080083b9
 8008354:	08008335 	.word	0x08008335
 8008358:	08008335 	.word	0x08008335
 800835c:	08008335 	.word	0x08008335
 8008360:	08008335 	.word	0x08008335
 8008364:	080083b9 	.word	0x080083b9
 8008368:	08008335 	.word	0x08008335
 800836c:	08008335 	.word	0x08008335
 8008370:	08008335 	.word	0x08008335
 8008374:	08008335 	.word	0x08008335
 8008378:	080084bd 	.word	0x080084bd
 800837c:	080083e5 	.word	0x080083e5
 8008380:	08008477 	.word	0x08008477
 8008384:	08008335 	.word	0x08008335
 8008388:	08008335 	.word	0x08008335
 800838c:	080084df 	.word	0x080084df
 8008390:	08008335 	.word	0x08008335
 8008394:	080083e5 	.word	0x080083e5
 8008398:	08008335 	.word	0x08008335
 800839c:	08008335 	.word	0x08008335
 80083a0:	0800847f 	.word	0x0800847f
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	602a      	str	r2, [r5, #0]
 80083ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083b4:	2301      	movs	r3, #1
 80083b6:	e09f      	b.n	80084f8 <_printf_i+0x1ec>
 80083b8:	6820      	ldr	r0, [r4, #0]
 80083ba:	682b      	ldr	r3, [r5, #0]
 80083bc:	0607      	lsls	r7, r0, #24
 80083be:	f103 0104 	add.w	r1, r3, #4
 80083c2:	6029      	str	r1, [r5, #0]
 80083c4:	d501      	bpl.n	80083ca <_printf_i+0xbe>
 80083c6:	681e      	ldr	r6, [r3, #0]
 80083c8:	e003      	b.n	80083d2 <_printf_i+0xc6>
 80083ca:	0646      	lsls	r6, r0, #25
 80083cc:	d5fb      	bpl.n	80083c6 <_printf_i+0xba>
 80083ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 80083d2:	2e00      	cmp	r6, #0
 80083d4:	da03      	bge.n	80083de <_printf_i+0xd2>
 80083d6:	232d      	movs	r3, #45	; 0x2d
 80083d8:	4276      	negs	r6, r6
 80083da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083de:	485a      	ldr	r0, [pc, #360]	; (8008548 <_printf_i+0x23c>)
 80083e0:	230a      	movs	r3, #10
 80083e2:	e012      	b.n	800840a <_printf_i+0xfe>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	6820      	ldr	r0, [r4, #0]
 80083e8:	1d19      	adds	r1, r3, #4
 80083ea:	6029      	str	r1, [r5, #0]
 80083ec:	0605      	lsls	r5, r0, #24
 80083ee:	d501      	bpl.n	80083f4 <_printf_i+0xe8>
 80083f0:	681e      	ldr	r6, [r3, #0]
 80083f2:	e002      	b.n	80083fa <_printf_i+0xee>
 80083f4:	0641      	lsls	r1, r0, #25
 80083f6:	d5fb      	bpl.n	80083f0 <_printf_i+0xe4>
 80083f8:	881e      	ldrh	r6, [r3, #0]
 80083fa:	4853      	ldr	r0, [pc, #332]	; (8008548 <_printf_i+0x23c>)
 80083fc:	2f6f      	cmp	r7, #111	; 0x6f
 80083fe:	bf0c      	ite	eq
 8008400:	2308      	moveq	r3, #8
 8008402:	230a      	movne	r3, #10
 8008404:	2100      	movs	r1, #0
 8008406:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800840a:	6865      	ldr	r5, [r4, #4]
 800840c:	60a5      	str	r5, [r4, #8]
 800840e:	2d00      	cmp	r5, #0
 8008410:	bfa2      	ittt	ge
 8008412:	6821      	ldrge	r1, [r4, #0]
 8008414:	f021 0104 	bicge.w	r1, r1, #4
 8008418:	6021      	strge	r1, [r4, #0]
 800841a:	b90e      	cbnz	r6, 8008420 <_printf_i+0x114>
 800841c:	2d00      	cmp	r5, #0
 800841e:	d04b      	beq.n	80084b8 <_printf_i+0x1ac>
 8008420:	4615      	mov	r5, r2
 8008422:	fbb6 f1f3 	udiv	r1, r6, r3
 8008426:	fb03 6711 	mls	r7, r3, r1, r6
 800842a:	5dc7      	ldrb	r7, [r0, r7]
 800842c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008430:	4637      	mov	r7, r6
 8008432:	42bb      	cmp	r3, r7
 8008434:	460e      	mov	r6, r1
 8008436:	d9f4      	bls.n	8008422 <_printf_i+0x116>
 8008438:	2b08      	cmp	r3, #8
 800843a:	d10b      	bne.n	8008454 <_printf_i+0x148>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	07de      	lsls	r6, r3, #31
 8008440:	d508      	bpl.n	8008454 <_printf_i+0x148>
 8008442:	6923      	ldr	r3, [r4, #16]
 8008444:	6861      	ldr	r1, [r4, #4]
 8008446:	4299      	cmp	r1, r3
 8008448:	bfde      	ittt	le
 800844a:	2330      	movle	r3, #48	; 0x30
 800844c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008450:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008454:	1b52      	subs	r2, r2, r5
 8008456:	6122      	str	r2, [r4, #16]
 8008458:	f8cd a000 	str.w	sl, [sp]
 800845c:	464b      	mov	r3, r9
 800845e:	aa03      	add	r2, sp, #12
 8008460:	4621      	mov	r1, r4
 8008462:	4640      	mov	r0, r8
 8008464:	f7ff fee4 	bl	8008230 <_printf_common>
 8008468:	3001      	adds	r0, #1
 800846a:	d14a      	bne.n	8008502 <_printf_i+0x1f6>
 800846c:	f04f 30ff 	mov.w	r0, #4294967295
 8008470:	b004      	add	sp, #16
 8008472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	f043 0320 	orr.w	r3, r3, #32
 800847c:	6023      	str	r3, [r4, #0]
 800847e:	4833      	ldr	r0, [pc, #204]	; (800854c <_printf_i+0x240>)
 8008480:	2778      	movs	r7, #120	; 0x78
 8008482:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008486:	6823      	ldr	r3, [r4, #0]
 8008488:	6829      	ldr	r1, [r5, #0]
 800848a:	061f      	lsls	r7, r3, #24
 800848c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008490:	d402      	bmi.n	8008498 <_printf_i+0x18c>
 8008492:	065f      	lsls	r7, r3, #25
 8008494:	bf48      	it	mi
 8008496:	b2b6      	uxthmi	r6, r6
 8008498:	07df      	lsls	r7, r3, #31
 800849a:	bf48      	it	mi
 800849c:	f043 0320 	orrmi.w	r3, r3, #32
 80084a0:	6029      	str	r1, [r5, #0]
 80084a2:	bf48      	it	mi
 80084a4:	6023      	strmi	r3, [r4, #0]
 80084a6:	b91e      	cbnz	r6, 80084b0 <_printf_i+0x1a4>
 80084a8:	6823      	ldr	r3, [r4, #0]
 80084aa:	f023 0320 	bic.w	r3, r3, #32
 80084ae:	6023      	str	r3, [r4, #0]
 80084b0:	2310      	movs	r3, #16
 80084b2:	e7a7      	b.n	8008404 <_printf_i+0xf8>
 80084b4:	4824      	ldr	r0, [pc, #144]	; (8008548 <_printf_i+0x23c>)
 80084b6:	e7e4      	b.n	8008482 <_printf_i+0x176>
 80084b8:	4615      	mov	r5, r2
 80084ba:	e7bd      	b.n	8008438 <_printf_i+0x12c>
 80084bc:	682b      	ldr	r3, [r5, #0]
 80084be:	6826      	ldr	r6, [r4, #0]
 80084c0:	6961      	ldr	r1, [r4, #20]
 80084c2:	1d18      	adds	r0, r3, #4
 80084c4:	6028      	str	r0, [r5, #0]
 80084c6:	0635      	lsls	r5, r6, #24
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	d501      	bpl.n	80084d0 <_printf_i+0x1c4>
 80084cc:	6019      	str	r1, [r3, #0]
 80084ce:	e002      	b.n	80084d6 <_printf_i+0x1ca>
 80084d0:	0670      	lsls	r0, r6, #25
 80084d2:	d5fb      	bpl.n	80084cc <_printf_i+0x1c0>
 80084d4:	8019      	strh	r1, [r3, #0]
 80084d6:	2300      	movs	r3, #0
 80084d8:	6123      	str	r3, [r4, #16]
 80084da:	4615      	mov	r5, r2
 80084dc:	e7bc      	b.n	8008458 <_printf_i+0x14c>
 80084de:	682b      	ldr	r3, [r5, #0]
 80084e0:	1d1a      	adds	r2, r3, #4
 80084e2:	602a      	str	r2, [r5, #0]
 80084e4:	681d      	ldr	r5, [r3, #0]
 80084e6:	6862      	ldr	r2, [r4, #4]
 80084e8:	2100      	movs	r1, #0
 80084ea:	4628      	mov	r0, r5
 80084ec:	f7f7 fe88 	bl	8000200 <memchr>
 80084f0:	b108      	cbz	r0, 80084f6 <_printf_i+0x1ea>
 80084f2:	1b40      	subs	r0, r0, r5
 80084f4:	6060      	str	r0, [r4, #4]
 80084f6:	6863      	ldr	r3, [r4, #4]
 80084f8:	6123      	str	r3, [r4, #16]
 80084fa:	2300      	movs	r3, #0
 80084fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008500:	e7aa      	b.n	8008458 <_printf_i+0x14c>
 8008502:	6923      	ldr	r3, [r4, #16]
 8008504:	462a      	mov	r2, r5
 8008506:	4649      	mov	r1, r9
 8008508:	4640      	mov	r0, r8
 800850a:	47d0      	blx	sl
 800850c:	3001      	adds	r0, #1
 800850e:	d0ad      	beq.n	800846c <_printf_i+0x160>
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	079b      	lsls	r3, r3, #30
 8008514:	d413      	bmi.n	800853e <_printf_i+0x232>
 8008516:	68e0      	ldr	r0, [r4, #12]
 8008518:	9b03      	ldr	r3, [sp, #12]
 800851a:	4298      	cmp	r0, r3
 800851c:	bfb8      	it	lt
 800851e:	4618      	movlt	r0, r3
 8008520:	e7a6      	b.n	8008470 <_printf_i+0x164>
 8008522:	2301      	movs	r3, #1
 8008524:	4632      	mov	r2, r6
 8008526:	4649      	mov	r1, r9
 8008528:	4640      	mov	r0, r8
 800852a:	47d0      	blx	sl
 800852c:	3001      	adds	r0, #1
 800852e:	d09d      	beq.n	800846c <_printf_i+0x160>
 8008530:	3501      	adds	r5, #1
 8008532:	68e3      	ldr	r3, [r4, #12]
 8008534:	9903      	ldr	r1, [sp, #12]
 8008536:	1a5b      	subs	r3, r3, r1
 8008538:	42ab      	cmp	r3, r5
 800853a:	dcf2      	bgt.n	8008522 <_printf_i+0x216>
 800853c:	e7eb      	b.n	8008516 <_printf_i+0x20a>
 800853e:	2500      	movs	r5, #0
 8008540:	f104 0619 	add.w	r6, r4, #25
 8008544:	e7f5      	b.n	8008532 <_printf_i+0x226>
 8008546:	bf00      	nop
 8008548:	08008a15 	.word	0x08008a15
 800854c:	08008a26 	.word	0x08008a26

08008550 <__sflush_r>:
 8008550:	898a      	ldrh	r2, [r1, #12]
 8008552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008556:	4605      	mov	r5, r0
 8008558:	0710      	lsls	r0, r2, #28
 800855a:	460c      	mov	r4, r1
 800855c:	d458      	bmi.n	8008610 <__sflush_r+0xc0>
 800855e:	684b      	ldr	r3, [r1, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	dc05      	bgt.n	8008570 <__sflush_r+0x20>
 8008564:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008566:	2b00      	cmp	r3, #0
 8008568:	dc02      	bgt.n	8008570 <__sflush_r+0x20>
 800856a:	2000      	movs	r0, #0
 800856c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008570:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008572:	2e00      	cmp	r6, #0
 8008574:	d0f9      	beq.n	800856a <__sflush_r+0x1a>
 8008576:	2300      	movs	r3, #0
 8008578:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800857c:	682f      	ldr	r7, [r5, #0]
 800857e:	6a21      	ldr	r1, [r4, #32]
 8008580:	602b      	str	r3, [r5, #0]
 8008582:	d032      	beq.n	80085ea <__sflush_r+0x9a>
 8008584:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008586:	89a3      	ldrh	r3, [r4, #12]
 8008588:	075a      	lsls	r2, r3, #29
 800858a:	d505      	bpl.n	8008598 <__sflush_r+0x48>
 800858c:	6863      	ldr	r3, [r4, #4]
 800858e:	1ac0      	subs	r0, r0, r3
 8008590:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008592:	b10b      	cbz	r3, 8008598 <__sflush_r+0x48>
 8008594:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008596:	1ac0      	subs	r0, r0, r3
 8008598:	2300      	movs	r3, #0
 800859a:	4602      	mov	r2, r0
 800859c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800859e:	6a21      	ldr	r1, [r4, #32]
 80085a0:	4628      	mov	r0, r5
 80085a2:	47b0      	blx	r6
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	89a3      	ldrh	r3, [r4, #12]
 80085a8:	d106      	bne.n	80085b8 <__sflush_r+0x68>
 80085aa:	6829      	ldr	r1, [r5, #0]
 80085ac:	291d      	cmp	r1, #29
 80085ae:	d82b      	bhi.n	8008608 <__sflush_r+0xb8>
 80085b0:	4a29      	ldr	r2, [pc, #164]	; (8008658 <__sflush_r+0x108>)
 80085b2:	410a      	asrs	r2, r1
 80085b4:	07d6      	lsls	r6, r2, #31
 80085b6:	d427      	bmi.n	8008608 <__sflush_r+0xb8>
 80085b8:	2200      	movs	r2, #0
 80085ba:	6062      	str	r2, [r4, #4]
 80085bc:	04d9      	lsls	r1, r3, #19
 80085be:	6922      	ldr	r2, [r4, #16]
 80085c0:	6022      	str	r2, [r4, #0]
 80085c2:	d504      	bpl.n	80085ce <__sflush_r+0x7e>
 80085c4:	1c42      	adds	r2, r0, #1
 80085c6:	d101      	bne.n	80085cc <__sflush_r+0x7c>
 80085c8:	682b      	ldr	r3, [r5, #0]
 80085ca:	b903      	cbnz	r3, 80085ce <__sflush_r+0x7e>
 80085cc:	6560      	str	r0, [r4, #84]	; 0x54
 80085ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085d0:	602f      	str	r7, [r5, #0]
 80085d2:	2900      	cmp	r1, #0
 80085d4:	d0c9      	beq.n	800856a <__sflush_r+0x1a>
 80085d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085da:	4299      	cmp	r1, r3
 80085dc:	d002      	beq.n	80085e4 <__sflush_r+0x94>
 80085de:	4628      	mov	r0, r5
 80085e0:	f7ff fa92 	bl	8007b08 <_free_r>
 80085e4:	2000      	movs	r0, #0
 80085e6:	6360      	str	r0, [r4, #52]	; 0x34
 80085e8:	e7c0      	b.n	800856c <__sflush_r+0x1c>
 80085ea:	2301      	movs	r3, #1
 80085ec:	4628      	mov	r0, r5
 80085ee:	47b0      	blx	r6
 80085f0:	1c41      	adds	r1, r0, #1
 80085f2:	d1c8      	bne.n	8008586 <__sflush_r+0x36>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d0c5      	beq.n	8008586 <__sflush_r+0x36>
 80085fa:	2b1d      	cmp	r3, #29
 80085fc:	d001      	beq.n	8008602 <__sflush_r+0xb2>
 80085fe:	2b16      	cmp	r3, #22
 8008600:	d101      	bne.n	8008606 <__sflush_r+0xb6>
 8008602:	602f      	str	r7, [r5, #0]
 8008604:	e7b1      	b.n	800856a <__sflush_r+0x1a>
 8008606:	89a3      	ldrh	r3, [r4, #12]
 8008608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800860c:	81a3      	strh	r3, [r4, #12]
 800860e:	e7ad      	b.n	800856c <__sflush_r+0x1c>
 8008610:	690f      	ldr	r7, [r1, #16]
 8008612:	2f00      	cmp	r7, #0
 8008614:	d0a9      	beq.n	800856a <__sflush_r+0x1a>
 8008616:	0793      	lsls	r3, r2, #30
 8008618:	680e      	ldr	r6, [r1, #0]
 800861a:	bf08      	it	eq
 800861c:	694b      	ldreq	r3, [r1, #20]
 800861e:	600f      	str	r7, [r1, #0]
 8008620:	bf18      	it	ne
 8008622:	2300      	movne	r3, #0
 8008624:	eba6 0807 	sub.w	r8, r6, r7
 8008628:	608b      	str	r3, [r1, #8]
 800862a:	f1b8 0f00 	cmp.w	r8, #0
 800862e:	dd9c      	ble.n	800856a <__sflush_r+0x1a>
 8008630:	6a21      	ldr	r1, [r4, #32]
 8008632:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008634:	4643      	mov	r3, r8
 8008636:	463a      	mov	r2, r7
 8008638:	4628      	mov	r0, r5
 800863a:	47b0      	blx	r6
 800863c:	2800      	cmp	r0, #0
 800863e:	dc06      	bgt.n	800864e <__sflush_r+0xfe>
 8008640:	89a3      	ldrh	r3, [r4, #12]
 8008642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008646:	81a3      	strh	r3, [r4, #12]
 8008648:	f04f 30ff 	mov.w	r0, #4294967295
 800864c:	e78e      	b.n	800856c <__sflush_r+0x1c>
 800864e:	4407      	add	r7, r0
 8008650:	eba8 0800 	sub.w	r8, r8, r0
 8008654:	e7e9      	b.n	800862a <__sflush_r+0xda>
 8008656:	bf00      	nop
 8008658:	dfbffffe 	.word	0xdfbffffe

0800865c <_fflush_r>:
 800865c:	b538      	push	{r3, r4, r5, lr}
 800865e:	690b      	ldr	r3, [r1, #16]
 8008660:	4605      	mov	r5, r0
 8008662:	460c      	mov	r4, r1
 8008664:	b913      	cbnz	r3, 800866c <_fflush_r+0x10>
 8008666:	2500      	movs	r5, #0
 8008668:	4628      	mov	r0, r5
 800866a:	bd38      	pop	{r3, r4, r5, pc}
 800866c:	b118      	cbz	r0, 8008676 <_fflush_r+0x1a>
 800866e:	6a03      	ldr	r3, [r0, #32]
 8008670:	b90b      	cbnz	r3, 8008676 <_fflush_r+0x1a>
 8008672:	f7fe fffd 	bl	8007670 <__sinit>
 8008676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d0f3      	beq.n	8008666 <_fflush_r+0xa>
 800867e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008680:	07d0      	lsls	r0, r2, #31
 8008682:	d404      	bmi.n	800868e <_fflush_r+0x32>
 8008684:	0599      	lsls	r1, r3, #22
 8008686:	d402      	bmi.n	800868e <_fflush_r+0x32>
 8008688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800868a:	f7ff fa3a 	bl	8007b02 <__retarget_lock_acquire_recursive>
 800868e:	4628      	mov	r0, r5
 8008690:	4621      	mov	r1, r4
 8008692:	f7ff ff5d 	bl	8008550 <__sflush_r>
 8008696:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008698:	07da      	lsls	r2, r3, #31
 800869a:	4605      	mov	r5, r0
 800869c:	d4e4      	bmi.n	8008668 <_fflush_r+0xc>
 800869e:	89a3      	ldrh	r3, [r4, #12]
 80086a0:	059b      	lsls	r3, r3, #22
 80086a2:	d4e1      	bmi.n	8008668 <_fflush_r+0xc>
 80086a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086a6:	f7ff fa2d 	bl	8007b04 <__retarget_lock_release_recursive>
 80086aa:	e7dd      	b.n	8008668 <_fflush_r+0xc>

080086ac <__swhatbuf_r>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	460c      	mov	r4, r1
 80086b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b4:	2900      	cmp	r1, #0
 80086b6:	b096      	sub	sp, #88	; 0x58
 80086b8:	4615      	mov	r5, r2
 80086ba:	461e      	mov	r6, r3
 80086bc:	da0d      	bge.n	80086da <__swhatbuf_r+0x2e>
 80086be:	89a3      	ldrh	r3, [r4, #12]
 80086c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80086c4:	f04f 0100 	mov.w	r1, #0
 80086c8:	bf0c      	ite	eq
 80086ca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80086ce:	2340      	movne	r3, #64	; 0x40
 80086d0:	2000      	movs	r0, #0
 80086d2:	6031      	str	r1, [r6, #0]
 80086d4:	602b      	str	r3, [r5, #0]
 80086d6:	b016      	add	sp, #88	; 0x58
 80086d8:	bd70      	pop	{r4, r5, r6, pc}
 80086da:	466a      	mov	r2, sp
 80086dc:	f000 f862 	bl	80087a4 <_fstat_r>
 80086e0:	2800      	cmp	r0, #0
 80086e2:	dbec      	blt.n	80086be <__swhatbuf_r+0x12>
 80086e4:	9901      	ldr	r1, [sp, #4]
 80086e6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80086ea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80086ee:	4259      	negs	r1, r3
 80086f0:	4159      	adcs	r1, r3
 80086f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086f6:	e7eb      	b.n	80086d0 <__swhatbuf_r+0x24>

080086f8 <__smakebuf_r>:
 80086f8:	898b      	ldrh	r3, [r1, #12]
 80086fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086fc:	079d      	lsls	r5, r3, #30
 80086fe:	4606      	mov	r6, r0
 8008700:	460c      	mov	r4, r1
 8008702:	d507      	bpl.n	8008714 <__smakebuf_r+0x1c>
 8008704:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008708:	6023      	str	r3, [r4, #0]
 800870a:	6123      	str	r3, [r4, #16]
 800870c:	2301      	movs	r3, #1
 800870e:	6163      	str	r3, [r4, #20]
 8008710:	b002      	add	sp, #8
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	ab01      	add	r3, sp, #4
 8008716:	466a      	mov	r2, sp
 8008718:	f7ff ffc8 	bl	80086ac <__swhatbuf_r>
 800871c:	9900      	ldr	r1, [sp, #0]
 800871e:	4605      	mov	r5, r0
 8008720:	4630      	mov	r0, r6
 8008722:	f7ff fa5d 	bl	8007be0 <_malloc_r>
 8008726:	b948      	cbnz	r0, 800873c <__smakebuf_r+0x44>
 8008728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800872c:	059a      	lsls	r2, r3, #22
 800872e:	d4ef      	bmi.n	8008710 <__smakebuf_r+0x18>
 8008730:	f023 0303 	bic.w	r3, r3, #3
 8008734:	f043 0302 	orr.w	r3, r3, #2
 8008738:	81a3      	strh	r3, [r4, #12]
 800873a:	e7e3      	b.n	8008704 <__smakebuf_r+0xc>
 800873c:	89a3      	ldrh	r3, [r4, #12]
 800873e:	6020      	str	r0, [r4, #0]
 8008740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008744:	81a3      	strh	r3, [r4, #12]
 8008746:	9b00      	ldr	r3, [sp, #0]
 8008748:	6163      	str	r3, [r4, #20]
 800874a:	9b01      	ldr	r3, [sp, #4]
 800874c:	6120      	str	r0, [r4, #16]
 800874e:	b15b      	cbz	r3, 8008768 <__smakebuf_r+0x70>
 8008750:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008754:	4630      	mov	r0, r6
 8008756:	f000 f837 	bl	80087c8 <_isatty_r>
 800875a:	b128      	cbz	r0, 8008768 <__smakebuf_r+0x70>
 800875c:	89a3      	ldrh	r3, [r4, #12]
 800875e:	f023 0303 	bic.w	r3, r3, #3
 8008762:	f043 0301 	orr.w	r3, r3, #1
 8008766:	81a3      	strh	r3, [r4, #12]
 8008768:	89a3      	ldrh	r3, [r4, #12]
 800876a:	431d      	orrs	r5, r3
 800876c:	81a5      	strh	r5, [r4, #12]
 800876e:	e7cf      	b.n	8008710 <__smakebuf_r+0x18>

08008770 <memmove>:
 8008770:	4288      	cmp	r0, r1
 8008772:	b510      	push	{r4, lr}
 8008774:	eb01 0402 	add.w	r4, r1, r2
 8008778:	d902      	bls.n	8008780 <memmove+0x10>
 800877a:	4284      	cmp	r4, r0
 800877c:	4623      	mov	r3, r4
 800877e:	d807      	bhi.n	8008790 <memmove+0x20>
 8008780:	1e43      	subs	r3, r0, #1
 8008782:	42a1      	cmp	r1, r4
 8008784:	d008      	beq.n	8008798 <memmove+0x28>
 8008786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800878a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800878e:	e7f8      	b.n	8008782 <memmove+0x12>
 8008790:	4402      	add	r2, r0
 8008792:	4601      	mov	r1, r0
 8008794:	428a      	cmp	r2, r1
 8008796:	d100      	bne.n	800879a <memmove+0x2a>
 8008798:	bd10      	pop	{r4, pc}
 800879a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800879e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80087a2:	e7f7      	b.n	8008794 <memmove+0x24>

080087a4 <_fstat_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4d07      	ldr	r5, [pc, #28]	; (80087c4 <_fstat_r+0x20>)
 80087a8:	2300      	movs	r3, #0
 80087aa:	4604      	mov	r4, r0
 80087ac:	4608      	mov	r0, r1
 80087ae:	4611      	mov	r1, r2
 80087b0:	602b      	str	r3, [r5, #0]
 80087b2:	f7f9 f92e 	bl	8001a12 <_fstat>
 80087b6:	1c43      	adds	r3, r0, #1
 80087b8:	d102      	bne.n	80087c0 <_fstat_r+0x1c>
 80087ba:	682b      	ldr	r3, [r5, #0]
 80087bc:	b103      	cbz	r3, 80087c0 <_fstat_r+0x1c>
 80087be:	6023      	str	r3, [r4, #0]
 80087c0:	bd38      	pop	{r3, r4, r5, pc}
 80087c2:	bf00      	nop
 80087c4:	20000bc8 	.word	0x20000bc8

080087c8 <_isatty_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4d06      	ldr	r5, [pc, #24]	; (80087e4 <_isatty_r+0x1c>)
 80087cc:	2300      	movs	r3, #0
 80087ce:	4604      	mov	r4, r0
 80087d0:	4608      	mov	r0, r1
 80087d2:	602b      	str	r3, [r5, #0]
 80087d4:	f7f9 f92d 	bl	8001a32 <_isatty>
 80087d8:	1c43      	adds	r3, r0, #1
 80087da:	d102      	bne.n	80087e2 <_isatty_r+0x1a>
 80087dc:	682b      	ldr	r3, [r5, #0]
 80087de:	b103      	cbz	r3, 80087e2 <_isatty_r+0x1a>
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	bd38      	pop	{r3, r4, r5, pc}
 80087e4:	20000bc8 	.word	0x20000bc8

080087e8 <_sbrk_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4d06      	ldr	r5, [pc, #24]	; (8008804 <_sbrk_r+0x1c>)
 80087ec:	2300      	movs	r3, #0
 80087ee:	4604      	mov	r4, r0
 80087f0:	4608      	mov	r0, r1
 80087f2:	602b      	str	r3, [r5, #0]
 80087f4:	f7f9 f936 	bl	8001a64 <_sbrk>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	d102      	bne.n	8008802 <_sbrk_r+0x1a>
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	b103      	cbz	r3, 8008802 <_sbrk_r+0x1a>
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	20000bc8 	.word	0x20000bc8

08008808 <memcpy>:
 8008808:	440a      	add	r2, r1
 800880a:	4291      	cmp	r1, r2
 800880c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008810:	d100      	bne.n	8008814 <memcpy+0xc>
 8008812:	4770      	bx	lr
 8008814:	b510      	push	{r4, lr}
 8008816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800881a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800881e:	4291      	cmp	r1, r2
 8008820:	d1f9      	bne.n	8008816 <memcpy+0xe>
 8008822:	bd10      	pop	{r4, pc}

08008824 <_realloc_r>:
 8008824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008828:	4680      	mov	r8, r0
 800882a:	4614      	mov	r4, r2
 800882c:	460e      	mov	r6, r1
 800882e:	b921      	cbnz	r1, 800883a <_realloc_r+0x16>
 8008830:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008834:	4611      	mov	r1, r2
 8008836:	f7ff b9d3 	b.w	8007be0 <_malloc_r>
 800883a:	b92a      	cbnz	r2, 8008848 <_realloc_r+0x24>
 800883c:	f7ff f964 	bl	8007b08 <_free_r>
 8008840:	4625      	mov	r5, r4
 8008842:	4628      	mov	r0, r5
 8008844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008848:	f000 f81b 	bl	8008882 <_malloc_usable_size_r>
 800884c:	4284      	cmp	r4, r0
 800884e:	4607      	mov	r7, r0
 8008850:	d802      	bhi.n	8008858 <_realloc_r+0x34>
 8008852:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008856:	d812      	bhi.n	800887e <_realloc_r+0x5a>
 8008858:	4621      	mov	r1, r4
 800885a:	4640      	mov	r0, r8
 800885c:	f7ff f9c0 	bl	8007be0 <_malloc_r>
 8008860:	4605      	mov	r5, r0
 8008862:	2800      	cmp	r0, #0
 8008864:	d0ed      	beq.n	8008842 <_realloc_r+0x1e>
 8008866:	42bc      	cmp	r4, r7
 8008868:	4622      	mov	r2, r4
 800886a:	4631      	mov	r1, r6
 800886c:	bf28      	it	cs
 800886e:	463a      	movcs	r2, r7
 8008870:	f7ff ffca 	bl	8008808 <memcpy>
 8008874:	4631      	mov	r1, r6
 8008876:	4640      	mov	r0, r8
 8008878:	f7ff f946 	bl	8007b08 <_free_r>
 800887c:	e7e1      	b.n	8008842 <_realloc_r+0x1e>
 800887e:	4635      	mov	r5, r6
 8008880:	e7df      	b.n	8008842 <_realloc_r+0x1e>

08008882 <_malloc_usable_size_r>:
 8008882:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008886:	1f18      	subs	r0, r3, #4
 8008888:	2b00      	cmp	r3, #0
 800888a:	bfbc      	itt	lt
 800888c:	580b      	ldrlt	r3, [r1, r0]
 800888e:	18c0      	addlt	r0, r0, r3
 8008890:	4770      	bx	lr
	...

08008894 <_init>:
 8008894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008896:	bf00      	nop
 8008898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800889a:	bc08      	pop	{r3}
 800889c:	469e      	mov	lr, r3
 800889e:	4770      	bx	lr

080088a0 <_fini>:
 80088a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a2:	bf00      	nop
 80088a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088a6:	bc08      	pop	{r3}
 80088a8:	469e      	mov	lr, r3
 80088aa:	4770      	bx	lr
