
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272646    0.002442    5.012564 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012564   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250   20.350990 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250990   clock uncertainty
                                  0.000000   20.250990   clock reconvergence pessimism
                                  0.101067   20.352058   library recovery time
                                             20.352058   data required time
---------------------------------------------------------------------------------------------
                                             20.352058   data required time
                                             -5.012564   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339494   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272639    0.002308    5.012430 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012430   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171   20.350910 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250912   clock uncertainty
                                  0.000000   20.250912   clock reconvergence pessimism
                                  0.101069   20.351980   library recovery time
                                             20.351980   data required time
---------------------------------------------------------------------------------------------
                                             20.351980   data required time
                                             -5.012430   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339551   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002218    5.012340 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012340   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000206   20.350946 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250946   clock uncertainty
                                  0.000000   20.250946   clock reconvergence pessimism
                                  0.101070   20.352016   library recovery time
                                             20.352016   data required time
---------------------------------------------------------------------------------------------
                                             20.352016   data required time
                                             -5.012340   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339677   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272635    0.002227    5.012349 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000316   20.351057 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251057   clock uncertainty
                                  0.000000   20.251057   clock reconvergence pessimism
                                  0.101070   20.352125   library recovery time
                                             20.352125   data required time
---------------------------------------------------------------------------------------------
                                             20.352125   data required time
                                             -5.012349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339776   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272637    0.002256    5.012378 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012378   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000339   20.351080 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251080   clock uncertainty
                                  0.000000   20.251080   clock reconvergence pessimism
                                  0.101069   20.352148   library recovery time
                                             20.352148   data required time
---------------------------------------------------------------------------------------------
                                             20.352148   data required time
                                             -5.012378   data arrival time
---------------------------------------------------------------------------------------------
                                             15.339770   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272596    0.001252    5.011374 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011374   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000277   20.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251017   clock uncertainty
                                  0.000000   20.251017   clock reconvergence pessimism
                                  0.101077   20.352095   library recovery time
                                             20.352095   data required time
---------------------------------------------------------------------------------------------
                                             20.352095   data required time
                                             -5.011374   data arrival time
---------------------------------------------------------------------------------------------
                                             15.340719   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272629    0.002091    5.012213 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012213   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405   20.351761 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251760   clock uncertainty
                                  0.000000   20.251760   clock reconvergence pessimism
                                  0.101235   20.352995   library recovery time
                                             20.352995   data required time
---------------------------------------------------------------------------------------------
                                             20.352995   data required time
                                             -5.012213   data arrival time
---------------------------------------------------------------------------------------------
                                             15.340781   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272597    0.001279    5.011401 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011401   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385   20.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251740   clock uncertainty
                                  0.000000   20.251740   clock reconvergence pessimism
                                  0.101241   20.352982   library recovery time
                                             20.352982   data required time
---------------------------------------------------------------------------------------------
                                             20.352982   data required time
                                             -5.011401   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341581   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004630    0.080210    0.031141    4.031141 ^ rst_n (in)
                                                         rst_n (net)
                      0.080210    0.000000    4.031141 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.035713    0.408657    0.328089    4.359230 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.408659    0.000590    4.359820 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056229    0.322327    0.305072    4.664892 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.322349    0.001505    4.666398 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093698    0.272577    0.343725    5.010122 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.272593    0.001179    5.011302 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.011302   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000368   20.351723 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251722   clock uncertainty
                                  0.000000   20.251722   clock reconvergence pessimism
                                  0.101241   20.352964   library recovery time
                                             20.352964   data required time
---------------------------------------------------------------------------------------------
                                             20.352964   data required time
                                             -5.011302   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341662   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282043    0.000317    4.464616 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004522    0.252736    0.203935    4.668551 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.252736    0.000054    4.668605 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.668605   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000405   20.351761 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251760   clock uncertainty
                                  0.000000   20.251760   clock reconvergence pessimism
                                 -0.219542   20.032219   library setup time
                                             20.032219   data required time
---------------------------------------------------------------------------------------------
                                             20.032219   data required time
                                             -4.668605   data arrival time
---------------------------------------------------------------------------------------------
                                             15.363613   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282045    0.000522    4.464822 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004590    0.176909    0.166686    4.631508 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.176909    0.000092    4.631600 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.631600   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000277   20.351017 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251017   clock uncertainty
                                  0.000000   20.251017   clock reconvergence pessimism
                                 -0.206871   20.044146   library setup time
                                             20.044146   data required time
---------------------------------------------------------------------------------------------
                                             20.044146   data required time
                                             -4.631600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.412546   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282045    0.000558    4.464858 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004103    0.169286    0.161107    4.625965 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.169286    0.000079    4.626043 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.626043   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000171   20.350910 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250912   clock uncertainty
                                  0.000000   20.250912   clock reconvergence pessimism
                                 -0.205454   20.045458   library setup time
                                             20.045458   data required time
---------------------------------------------------------------------------------------------
                                             20.045458   data required time
                                             -4.626043   data arrival time
---------------------------------------------------------------------------------------------
                                             15.419414   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211686    0.000499    4.251012 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.026545    0.282042    0.213288    4.464300 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.282045    0.000518    4.464818 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004349    0.177694    0.153235    4.618052 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.177694    0.000086    4.618138 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.618138   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072724    0.000398   20.201502 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028209    0.061473    0.149239   20.350740 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061473    0.000250   20.350990 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.250990   clock uncertainty
                                  0.000000   20.250990   clock reconvergence pessimism
                                 -0.207017   20.043974   library setup time
                                             20.043974   data required time
---------------------------------------------------------------------------------------------
                                             20.043974   data required time
                                             -4.618138   data arrival time
---------------------------------------------------------------------------------------------
                                             15.425838   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211685    0.000332    4.250845 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005989    0.135384    0.298514    4.549359 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.135384    0.000087    4.549446 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.549446   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000385   20.351740 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251740   clock uncertainty
                                  0.000000   20.251740   clock reconvergence pessimism
                                 -0.199026   20.052713   library setup time
                                             20.052713   data required time
---------------------------------------------------------------------------------------------
                                             20.052713   data required time
                                             -4.549446   data arrival time
---------------------------------------------------------------------------------------------
                                             15.503268   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005517    0.089517    0.037040    4.037040 ^ ena (in)
                                                         ena (net)
                      0.089517    0.000000    4.037040 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017172    0.211685    0.213473    4.250513 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.211685    0.000453    4.250967 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005828    0.107758    0.204070    4.455037 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.107758    0.000122    4.455159 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.455159   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023838    0.085603    0.040764   20.040764 ^ clk (in)
                                                         clk (net)
                      0.085603    0.000000   20.040764 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048279    0.072723    0.160339   20.201103 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072725    0.000620   20.201723 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029190    0.062019    0.149631   20.351355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062020    0.000368   20.351723 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251722   clock uncertainty
                                  0.000000   20.251722   clock reconvergence pessimism
                                 -0.193891   20.057831   library setup time
                                             20.057831   data required time
---------------------------------------------------------------------------------------------
                                             20.057831   data required time
                                             -4.455159   data arrival time
---------------------------------------------------------------------------------------------
                                             15.602674   slack (MET)



