// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rv32i_pp_ip_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reg_file_16_reload,
        reg_file_17_reload,
        reg_file_18_reload,
        reg_file_19_reload,
        reg_file_20_reload,
        reg_file_21_reload,
        reg_file_22_reload,
        reg_file_23_reload,
        reg_file_24_reload,
        reg_file_25_reload,
        reg_file_26_reload,
        reg_file_27_reload,
        reg_file_28_reload,
        reg_file_29_reload,
        reg_file_30_reload,
        reg_file_15_reload,
        reg_file_14_reload,
        reg_file_13_reload,
        reg_file_12_reload,
        reg_file_11_reload,
        reg_file_10_reload,
        reg_file_9_reload,
        reg_file_8_reload,
        reg_file_7_reload,
        reg_file_6_reload,
        reg_file_5_reload,
        reg_file_4_reload,
        reg_file_3_reload,
        reg_file_2_reload,
        reg_file_1_reload,
        reg_file_reload,
        reg_file_31_reload,
        e_to_f_target_pc_V,
        code_ram_address0,
        code_ram_ce0,
        code_ram_q0,
        data_ram_address0,
        data_ram_ce0,
        data_ram_we0,
        data_ram_d0,
        data_ram_q0,
        nbc_out,
        nbc_out_ap_vld,
        nbi_1_out,
        nbi_1_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] reg_file_16_reload;
input  [31:0] reg_file_17_reload;
input  [31:0] reg_file_18_reload;
input  [31:0] reg_file_19_reload;
input  [31:0] reg_file_20_reload;
input  [31:0] reg_file_21_reload;
input  [31:0] reg_file_22_reload;
input  [31:0] reg_file_23_reload;
input  [31:0] reg_file_24_reload;
input  [31:0] reg_file_25_reload;
input  [31:0] reg_file_26_reload;
input  [31:0] reg_file_27_reload;
input  [31:0] reg_file_28_reload;
input  [31:0] reg_file_29_reload;
input  [31:0] reg_file_30_reload;
input  [31:0] reg_file_15_reload;
input  [31:0] reg_file_14_reload;
input  [31:0] reg_file_13_reload;
input  [31:0] reg_file_12_reload;
input  [31:0] reg_file_11_reload;
input  [31:0] reg_file_10_reload;
input  [31:0] reg_file_9_reload;
input  [31:0] reg_file_8_reload;
input  [31:0] reg_file_7_reload;
input  [31:0] reg_file_6_reload;
input  [31:0] reg_file_5_reload;
input  [31:0] reg_file_4_reload;
input  [31:0] reg_file_3_reload;
input  [31:0] reg_file_2_reload;
input  [31:0] reg_file_1_reload;
input  [31:0] reg_file_reload;
input  [31:0] reg_file_31_reload;
input  [15:0] e_to_f_target_pc_V;
output  [15:0] code_ram_address0;
output   code_ram_ce0;
input  [31:0] code_ram_q0;
output  [15:0] data_ram_address0;
output   data_ram_ce0;
output  [3:0] data_ram_we0;
output  [31:0] data_ram_d0;
input  [31:0] data_ram_q0;
output  [31:0] nbc_out;
output   nbc_out_ap_vld;
output  [31:0] nbi_1_out;
output   nbi_1_out_ap_vld;

reg ap_idle;
reg code_ram_ce0;
reg[15:0] data_ram_address0;
reg data_ram_ce0;
reg[3:0] data_ram_we0;
reg[31:0] data_ram_d0;
reg nbc_out_ap_vld;
reg nbi_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] m_to_w_cancel_V_1_reg_815;
wire   [0:0] is_running_V_fu_3028_p2;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] m_from_e_cancel_V_reg_804;
reg   [0:0] e_from_e_cancel_V_reg_827;
reg   [0:0] f7_6_reg_840;
reg   [0:0] w_from_m_has_no_dest_V_load_reg_3559;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] m_from_e_d_i_is_store_V_load_load_fu_1286_p1;
reg   [0:0] m_from_e_d_i_is_store_V_load_reg_3564;
reg   [31:0] reg_file_35_reg_3568;
wire   [2:0] f_to_e_d_i_func3_V_load_fu_1292_p1;
reg   [2:0] f_to_e_d_i_func3_V_reg_3605;
reg   [4:0] m_from_e_d_i_rd_V_reg_3610;
reg   [15:0] pc_V_reg_3615;
wire   [31:0] rv1_fu_1697_p3;
reg   [31:0] rv1_reg_3626;
wire   [17:0] trunc_ln59_fu_1707_p1;
reg   [17:0] trunc_ln59_reg_3645;
wire   [31:0] e_to_m_rv2_fu_1719_p3;
reg   [31:0] e_to_m_rv2_reg_3650;
wire   [0:0] grp_fu_1066_p2;
reg   [0:0] icmp_ln23_reg_3660;
wire   [0:0] grp_fu_1071_p2;
reg   [0:0] icmp_ln29_reg_3665;
reg   [2:0] msize_V_load_reg_3670;
reg   [0:0] ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4;
reg   [31:0] m_from_e_result_load_reg_3679;
wire   [1:0] a01_fu_1735_p1;
reg   [1:0] a01_reg_3684;
wire   [0:0] a1_fu_1739_p3;
reg   [0:0] a1_reg_3691;
reg   [15:0] data_ram_addr_reg_3696;
reg   [31:0] rv2_1_load_reg_3701;
wire   [1:0] msize_V_1_fu_1765_p1;
reg   [1:0] msize_V_1_reg_3706;
wire   [3:0] shl_ln79_fu_1793_p2;
reg   [3:0] shl_ln79_reg_3710;
wire   [31:0] shl_ln79_2_fu_1811_p2;
reg   [31:0] shl_ln79_2_reg_3715;
wire   [3:0] shl_ln76_fu_1825_p2;
reg   [3:0] shl_ln76_reg_3720;
wire   [31:0] shl_ln76_2_fu_1843_p2;
reg   [31:0] shl_ln76_2_reg_3725;
reg   [0:0] e_to_m_d_i_is_load_V_load_reg_3730;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [0:0] e_to_m_d_i_is_jalr_V_load_reg_3735;
reg   [0:0] e_to_m_d_i_is_jal_V_load_reg_3740;
reg   [0:0] e_to_m_d_i_is_ret_V_load_reg_3745;
reg   [0:0] e_to_m_d_i_is_lui_V_load_reg_3750;
reg   [0:0] e_to_m_d_i_is_op_imm_V_load_reg_3755;
reg   [0:0] m_to_w_is_ret_V_load_reg_3760;
reg   [0:0] m_from_e_d_i_is_load_V_load_reg_3765;
reg   [31:0] instruction_reg_3775;
wire   [4:0] f_to_e_d_i_rd_V_fu_1886_p4;
reg   [4:0] f_to_e_d_i_rd_V_reg_3789;
reg   [2:0] f_to_e_d_i_func3_V_1_reg_3795;
wire   [4:0] f_to_e_d_i_rs1_V_fu_1906_p4;
reg   [4:0] f_to_e_d_i_rs1_V_reg_3800;
wire   [4:0] f_to_e_d_i_rs2_V_fu_1916_p4;
reg   [4:0] f_to_e_d_i_rs2_V_reg_3806;
reg   [0:0] tmp_3_reg_3812;
wire   [0:0] empty_25_fu_2045_p2;
wire   [1:0] opch_fu_2058_p4;
wire   [2:0] opcl_V_fu_2068_p4;
reg   [0:0] e_to_m_d_i_is_r_type_V_load_reg_3829;
wire   [0:0] taken_branch_V_fu_2108_p2;
reg   [0:0] taken_branch_V_reg_3834;
wire  signed [31:0] sext_ln82_fu_2114_p1;
reg  signed [31:0] sext_ln82_reg_3839;
wire   [31:0] result_11_fu_2141_p2;
wire   [31:0] result_10_fu_2160_p3;
reg   [31:0] result_10_reg_3849;
wire   [31:0] result_7_fu_2168_p2;
wire   [31:0] zext_ln55_fu_2178_p1;
wire   [31:0] zext_ln53_fu_2187_p1;
wire   [31:0] result_4_fu_2195_p2;
reg   [31:0] result_4_reg_3869;
wire   [31:0] result_3_fu_2216_p3;
wire   [31:0] result_fu_2224_p2;
wire   [2:0] grp_load_fu_1082_p1;
reg   [2:0] e_to_m_d_i_type_V_load_1_reg_3884;
wire   [15:0] npc_fu_2232_p2;
reg   [15:0] npc_reg_3888;
wire   [15:0] next_pc_V_4_fu_2248_p2;
reg   [15:0] next_pc_V_4_reg_3894;
wire   [15:0] next_pc_V_3_fu_2269_p3;
wire   [15:0] next_pc_V_2_fu_2277_p3;
wire   [0:0] is_rs1_reg_V_fu_2321_p2;
reg   [0:0] is_rs1_reg_V_reg_3909;
wire   [0:0] is_rs2_reg_V_fu_2381_p2;
reg   [0:0] is_rs2_reg_V_reg_3913;
wire   [0:0] xor_ln947_fu_2387_p2;
reg   [0:0] xor_ln947_reg_3919;
wire   [0:0] or_ln98_fu_2399_p2;
reg   [0:0] or_ln98_reg_3924;
reg   [4:0] e_to_m_d_i_rd_V_load_reg_3928;
wire   [0:0] grp_fu_1088_p2;
reg   [0:0] icmp_ln1065_7_reg_3934;
reg   [31:0] w_reg_3939;
wire  signed [7:0] b_fu_2484_p3;
reg  signed [7:0] b_reg_3944;
wire  signed [15:0] h_fu_2492_p3;
reg  signed [15:0] h_reg_3950;
wire   [0:0] e_to_f_set_pc_V_fu_2744_p2;
wire    ap_loop_init;
reg   [0:0] ap_phi_mux_m_to_w_cancel_V_1_phi_fu_818_p4;
reg   [0:0] ap_phi_mux_f_to_e_d_i_has_no_dest_V_phi_fu_854_p4;
wire   [0:0] icmp_ln1065_fu_2051_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_f_to_e_d_i_has_no_dest_V_reg_851;
reg   [0:0] ap_phi_mux_cond_V_phi_fu_865_p14;
wire   [0:0] result_V_fu_2102_p2;
wire   [0:0] result_V_4_fu_2086_p2;
wire   [0:0] result_V_2_fu_2092_p2;
wire   [0:0] result_V_1_fu_2097_p2;
wire   [2:0] ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34;
reg   [2:0] ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882;
reg   [19:0] ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12;
wire   [19:0] ret_V_6_fu_2629_p5;
wire   [19:0] ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_1_reg_945;
wire  signed [19:0] sext_ln75_2_fu_2561_p1;
wire  signed [19:0] sext_ln75_1_fu_2582_p1;
wire  signed [19:0] sext_ln75_fu_2596_p1;
reg   [31:0] ap_phi_mux_result_26_phi_fu_966_p16;
reg   [31:0] ap_phi_reg_pp0_iter0_result_26_reg_963;
reg   [31:0] ap_phi_mux_c_result_phi_fu_987_p12;
wire   [31:0] select_ln87_fu_2680_p3;
wire   [31:0] ap_phi_reg_pp0_iter0_c_result_reg_984;
wire   [31:0] zext_ln109_fu_2693_p1;
wire   [31:0] grp_fu_1093_p2;
wire   [31:0] zext_ln86_fu_2688_p1;
wire   [31:0] select_ln103_fu_2672_p3;
reg   [15:0] ap_phi_mux_next_pc_V_phi_fu_1005_p8;
reg   [15:0] ap_phi_reg_pp0_iter0_next_pc_V_reg_1002;
reg   [15:0] ap_phi_mux_e_to_f_target_pc_1_phi_fu_1018_p10;
wire   [15:0] ap_phi_reg_pp0_iter0_e_to_f_target_pc_1_reg_1015;
wire   [0:0] or_ln99_fu_2723_p2;
wire   [0:0] icmp_ln1065_6_fu_2714_p2;
wire   [0:0] and_ln101_fu_2710_p2;
reg   [0:0] ap_phi_mux_empty_26_phi_fu_1037_p10;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_26_reg_1034;
wire   [63:0] zext_ln587_fu_1301_p1;
wire   [63:0] zext_ln587_1_fu_1757_p1;
reg   [0:0] w_from_m_has_no_dest_V_fu_310;
reg   [0:0] phi_ln947_fu_314;
wire   [0:0] xor_ln49_fu_3043_p2;
reg   [0:0] e_to_m_d_i_is_load_V_fu_318;
wire   [0:0] f_to_e_d_i_is_load_V_fu_1935_p2;
reg   [0:0] e_to_m_d_i_is_store_V_fu_322;
wire   [0:0] f_to_e_d_i_is_store_V_fu_1941_p2;
reg   [0:0] e_to_m_d_i_is_branch_V_fu_326;
wire   [0:0] f_to_e_d_i_is_branch_V_fu_1947_p2;
reg   [0:0] e_to_m_d_i_is_jalr_V_fu_330;
wire   [0:0] f_to_e_d_i_is_jalr_V_fu_1953_p2;
reg   [0:0] e_to_m_d_i_is_jal_V_fu_334;
wire   [0:0] f_to_e_d_i_is_jal_V_fu_1959_p2;
reg   [0:0] e_to_m_d_i_is_ret_V_fu_338;
wire   [0:0] f_to_e_d_i_is_ret_V_fu_1965_p2;
reg   [0:0] e_to_m_d_i_is_lui_V_fu_342;
wire   [0:0] f_to_e_d_i_is_lui_V_fu_1971_p2;
reg   [0:0] e_to_m_d_i_is_op_imm_V_fu_346;
wire   [0:0] f_to_e_d_i_is_op_imm_V_fu_1977_p2;
reg   [0:0] e_to_m_d_i_has_no_dest_V_fu_350;
reg   [0:0] e_to_m_d_i_is_r_type_V_fu_354;
wire   [0:0] f_to_e_d_i_is_r_type_V_fu_2499_p2;
reg   [0:0] m_to_w_has_no_dest_V_fu_358;
reg   [0:0] m_to_w_is_ret_V_fu_362;
reg   [0:0] m_from_e_d_i_is_store_V_fu_366;
reg   [0:0] m_from_e_d_i_is_load_V_fu_370;
reg   [31:0] nbc_fu_374;
wire   [31:0] add_ln49_fu_3037_p2;
reg   [31:0] nbi_fu_378;
wire   [31:0] nbi_1_fu_3013_p2;
reg   [4:0] w_from_m_rd_V_fu_382;
wire   [4:0] grp_load_fu_1054_p1;
wire   [0:0] grp_fu_1060_p2;
reg   [15:0] pc_V_1_fu_386;
reg   [4:0] e_to_m_d_i_rd_V_fu_390;
reg   [4:0] e_to_m_d_i_rs1_V_fu_394;
reg   [4:0] e_to_m_d_i_rs2_V_fu_398;
reg   [2:0] msize_V_fu_402;
reg   [31:0] rv2_1_fu_406;
reg   [31:0] m_from_e_result_fu_410;
wire   [31:0] e_to_m_result_fu_2753_p3;
reg   [19:0] e_to_m_d_i_imm_V_fu_414;
reg   [2:0] e_to_m_d_i_type_V_fu_418;
reg   [31:0] reg_file_fu_422;
reg   [31:0] ap_sig_allocacmp_reg_file_load;
reg   [31:0] reg_file_1_fu_426;
reg   [31:0] ap_sig_allocacmp_reg_file_1_load;
reg   [31:0] reg_file_2_fu_430;
reg   [31:0] ap_sig_allocacmp_reg_file_2_load;
reg   [31:0] reg_file_3_fu_434;
reg   [31:0] ap_sig_allocacmp_reg_file_3_load;
reg   [31:0] reg_file_4_fu_438;
reg   [31:0] ap_sig_allocacmp_reg_file_4_load;
reg   [31:0] reg_file_5_fu_442;
reg   [31:0] ap_sig_allocacmp_reg_file_5_load;
reg   [31:0] reg_file_6_fu_446;
reg   [31:0] ap_sig_allocacmp_reg_file_6_load;
reg   [31:0] reg_file_7_fu_450;
reg   [31:0] ap_sig_allocacmp_reg_file_7_load;
reg   [31:0] reg_file_8_fu_454;
reg   [31:0] ap_sig_allocacmp_reg_file_8_load;
reg   [31:0] reg_file_9_fu_458;
reg   [31:0] ap_sig_allocacmp_reg_file_9_load;
reg   [31:0] reg_file_10_fu_462;
reg   [31:0] ap_sig_allocacmp_reg_file_10_load;
reg   [31:0] reg_file_11_fu_466;
reg   [31:0] ap_sig_allocacmp_reg_file_11_load;
reg   [31:0] reg_file_12_fu_470;
reg   [31:0] ap_sig_allocacmp_reg_file_12_load;
reg   [31:0] reg_file_13_fu_474;
reg   [31:0] ap_sig_allocacmp_reg_file_13_load;
reg   [31:0] reg_file_14_fu_478;
reg   [31:0] ap_sig_allocacmp_reg_file_14_load;
reg   [31:0] reg_file_15_fu_482;
reg   [31:0] ap_sig_allocacmp_reg_file_15_load;
reg   [31:0] reg_file_16_fu_486;
reg   [31:0] ap_sig_allocacmp_reg_file_16_load;
reg   [31:0] reg_file_17_fu_490;
reg   [31:0] ap_sig_allocacmp_reg_file_17_load;
reg   [31:0] reg_file_18_fu_494;
reg   [31:0] ap_sig_allocacmp_reg_file_18_load;
reg   [31:0] reg_file_19_fu_498;
reg   [31:0] ap_sig_allocacmp_reg_file_19_load;
reg   [31:0] reg_file_20_fu_502;
reg   [31:0] ap_sig_allocacmp_reg_file_20_load;
reg   [31:0] reg_file_21_fu_506;
reg   [31:0] ap_sig_allocacmp_reg_file_21_load;
reg   [31:0] reg_file_22_fu_510;
reg   [31:0] ap_sig_allocacmp_reg_file_22_load;
reg   [31:0] reg_file_23_fu_514;
reg   [31:0] ap_sig_allocacmp_reg_file_23_load;
reg   [31:0] reg_file_24_fu_518;
reg   [31:0] ap_sig_allocacmp_reg_file_24_load;
reg   [31:0] reg_file_25_fu_522;
reg   [31:0] ap_sig_allocacmp_reg_file_25_load;
reg   [31:0] reg_file_26_fu_526;
reg   [31:0] ap_sig_allocacmp_reg_file_26_load;
reg   [31:0] reg_file_27_fu_530;
reg   [31:0] ap_sig_allocacmp_reg_file_27_load;
reg   [31:0] reg_file_28_fu_534;
reg   [31:0] ap_sig_allocacmp_reg_file_28_load;
reg   [31:0] reg_file_29_fu_538;
reg   [31:0] ap_sig_allocacmp_reg_file_29_load;
reg   [31:0] reg_file_30_fu_542;
reg   [31:0] ap_sig_allocacmp_reg_file_30_load;
reg   [31:0] reg_file_31_fu_546;
wire   [31:0] result_27_fu_2859_p3;
reg   [31:0] reg_file_32_fu_550;
reg   [31:0] ap_sig_allocacmp_reg_file_32_load;
reg   [2:0] e_to_m_d_i_func3_V_fu_554;
reg   [4:0] m_to_w_rd_V_fu_558;
reg   [15:0] f_to_e_pc_V_fu_562;
wire   [15:0] select_ln49_fu_3053_p3;
reg   [15:0] ap_sig_allocacmp_pc_V;
reg   [0:0] grp_fu_1060_p0;
reg   [0:0] grp_fu_1060_p1;
reg   [31:0] grp_fu_1066_p0;
reg   [31:0] grp_fu_1066_p1;
reg   [31:0] grp_fu_1071_p0;
reg   [31:0] grp_fu_1071_p1;
reg   [4:0] grp_fu_1088_p0;
reg   [4:0] grp_fu_1088_p1;
wire   [0:0] or_ln30_fu_1563_p2;
wire   [0:0] icmp_ln1069_fu_1569_p2;
wire   [0:0] or_ln31_fu_1575_p2;
wire   [0:0] icmp_ln1065_2_fu_1581_p2;
wire   [0:0] xor_ln30_fu_1587_p2;
wire   [0:0] or_ln33_fu_1599_p2;
wire   [0:0] icmp_ln1065_3_fu_1605_p2;
wire   [0:0] xor_ln32_fu_1611_p2;
wire   [0:0] m_bp_1_V_fu_1593_p2;
wire   [0:0] w_bp_1_V_fu_1617_p2;
wire   [0:0] icmp_ln1069_1_fu_1629_p2;
wire   [0:0] or_ln36_fu_1635_p2;
wire   [0:0] icmp_ln1065_4_fu_1641_p2;
wire   [0:0] xor_ln35_fu_1647_p2;
wire   [0:0] or_ln38_fu_1659_p2;
wire   [0:0] icmp_ln1065_5_fu_1665_p2;
wire   [0:0] xor_ln37_fu_1671_p2;
wire   [0:0] m_bp_2_V_fu_1653_p2;
wire   [0:0] w_bp_2_V_fu_1677_p2;
wire   [0:0] bypass_rs1_V_fu_1623_p2;
wire   [31:0] select_ln8_fu_1689_p3;
wire   [31:0] r1_fu_1423_p34;
wire   [0:0] bypass_rs2_V_fu_1683_p2;
wire   [31:0] select_ln8_1_fu_1711_p3;
wire   [31:0] r2_fu_1493_p34;
wire   [15:0] r_V_4_fu_1747_p4;
wire   [15:0] rv2_01_fu_1773_p1;
wire   [1:0] and_ln_fu_1781_p3;
wire   [3:0] zext_ln79_1_fu_1789_p1;
wire   [4:0] shl_ln79_1_fu_1799_p3;
wire   [31:0] zext_ln79_fu_1777_p1;
wire   [31:0] zext_ln79_2_fu_1807_p1;
wire   [7:0] rv2_0_fu_1769_p1;
wire   [3:0] zext_ln76_1_fu_1821_p1;
wire   [4:0] shl_ln76_1_fu_1831_p3;
wire   [31:0] zext_ln76_fu_1817_p1;
wire   [31:0] zext_ln76_2_fu_1839_p1;
wire   [4:0] f_to_e_d_i_opcode_V_fu_1876_p4;
wire   [0:0] empty_24_fu_2039_p2;
wire   [0:0] empty_fu_2033_p2;
wire  signed [19:0] sext_ln82_fu_2114_p0;
wire  signed [19:0] trunc_ln81_fu_2118_p0;
wire   [31:0] rs_fu_2122_p3;
wire   [4:0] shift_V_fu_2129_p1;
wire   [4:0] shift_V_1_fu_2133_p3;
wire   [31:0] zext_ln60_fu_2146_p1;
wire   [31:0] result_8_fu_2150_p2;
wire   [31:0] result_9_fu_2155_p2;
wire   [0:0] result_6_fu_2173_p2;
wire   [0:0] result_5_fu_2182_p2;
wire   [31:0] zext_ln51_fu_2191_p1;
wire   [0:0] and_ln46_fu_2200_p2;
wire   [31:0] result_1_fu_2206_p2;
wire   [31:0] result_2_fu_2211_p2;
wire   [15:0] trunc_ln3_fu_2238_p4;
wire   [17:0] trunc_ln81_fu_2118_p1;
wire   [17:0] add_ln127_fu_2254_p2;
wire   [15:0] i_target_pc_fu_2259_p4;
wire   [0:0] icmp_ln1069_3_fu_2291_p2;
wire   [0:0] icmp_ln1069_2_fu_2285_p2;
wire   [0:0] xor_ln92_fu_2303_p2;
wire   [0:0] xor_ln92_1_fu_2309_p2;
wire   [0:0] icmp_ln1069_4_fu_2315_p2;
wire   [0:0] icmp_ln1069_5_fu_2327_p2;
wire   [0:0] icmp_ln1069_6_fu_2345_p2;
wire   [0:0] xor_ln1069_fu_2297_p2;
wire   [0:0] and_ln94_fu_2357_p2;
wire   [0:0] xor_ln94_fu_2333_p2;
wire   [0:0] icmp_ln1069_7_fu_2351_p2;
wire   [0:0] and_ln94_2_fu_2369_p2;
wire   [0:0] xor_ln94_1_fu_2339_p2;
wire   [0:0] and_ln94_3_fu_2375_p2;
wire   [0:0] and_ln94_1_fu_2363_p2;
wire   [0:0] xor_ln98_fu_2393_p2;
wire   [0:0] icmp_ln31_fu_2453_p2;
wire   [7:0] b2_fu_2423_p4;
wire   [7:0] b3_fu_2433_p4;
wire   [0:0] icmp_ln31_1_fu_2466_p2;
wire   [7:0] b1_fu_2409_p4;
wire   [7:0] b_4_fu_2458_p3;
wire   [0:0] icmp_ln31_2_fu_2479_p2;
wire   [7:0] b0_fu_2405_p1;
wire   [7:0] b_5_fu_2471_p3;
wire   [15:0] ret_V_8_fu_2443_p4;
wire   [15:0] ret_V_7_fu_2419_p1;
wire   [0:0] d_imm_inst_31_V_fu_2505_p3;
wire   [0:0] d_imm_inst_7_V_fu_2528_p3;
wire   [5:0] tmp_4_fu_2540_p4;
wire   [3:0] d_imm_inst_11_8_V_fu_2519_p4;
wire   [11:0] ret_V_4_fu_2549_p5;
wire   [6:0] tmp_2_fu_2566_p4;
wire   [11:0] ret_V_3_fu_2575_p3;
wire   [11:0] ret_V_fu_2587_p4;
wire   [7:0] tmp_fu_2611_p4;
wire   [0:0] d_imm_inst_20_V_fu_2512_p3;
wire   [9:0] tmp_1_fu_2620_p4;
wire   [15:0] r_V_fu_2650_p2;
wire   [31:0] imm12_fu_2642_p3;
wire   [31:0] zext_ln106_fu_2656_p1;
wire   [31:0] result_15_fu_2666_p2;
wire   [15:0] npc4_fu_2660_p2;
wire   [0:0] or_ln85_fu_2698_p2;
wire   [0:0] xor_ln99_fu_2718_p2;
wire   [0:0] or_ln102_2_fu_2733_p2;
wire   [0:0] or_ln102_1_fu_2729_p2;
wire   [0:0] or_ln102_fu_2738_p2;
wire   [31:0] zext_ln110_fu_2749_p1;
wire   [31:0] result_16_fu_2702_p3;
wire   [0:0] icmp_ln44_fu_2769_p2;
wire   [0:0] and_ln44_fu_2774_p2;
wire   [0:0] icmp_ln44_1_fu_2786_p2;
wire   [0:0] and_ln44_1_fu_2791_p2;
wire   [15:0] zext_ln17_fu_2763_p1;
wire   [15:0] result_20_fu_2779_p3;
wire   [15:0] result_21_fu_2796_p3;
wire   [0:0] icmp_ln44_2_fu_2808_p2;
wire   [0:0] and_ln44_2_fu_2813_p2;
wire   [31:0] zext_ln11_fu_2804_p1;
wire   [0:0] icmp_ln44_3_fu_2825_p2;
wire   [0:0] and_ln44_3_fu_2830_p2;
wire  signed [31:0] sext_ln42_fu_2766_p1;
wire   [31:0] result_22_fu_2818_p3;
wire   [31:0] result_23_fu_2835_p3;
wire   [0:0] icmp_ln44_4_fu_2849_p2;
wire   [0:0] and_ln44_4_fu_2854_p2;
wire  signed [31:0] sext_ln38_fu_2760_p1;
wire   [31:0] result_24_fu_2843_p3;
wire   [0:0] xor_ln947_1_fu_2872_p2;
wire   [31:0] zext_ln23_fu_3009_p1;
wire   [0:0] icmp_ln17_fu_3023_p2;
wire   [15:0] add_ln232_fu_3048_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_start_int;
reg    ap_condition_1894;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_done_reg = 1'b0;
end

rv32i_pp_ip_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U33(
    .din0(ap_sig_allocacmp_reg_file_17_load),
    .din1(ap_sig_allocacmp_reg_file_18_load),
    .din2(ap_sig_allocacmp_reg_file_19_load),
    .din3(ap_sig_allocacmp_reg_file_20_load),
    .din4(ap_sig_allocacmp_reg_file_21_load),
    .din5(ap_sig_allocacmp_reg_file_22_load),
    .din6(ap_sig_allocacmp_reg_file_23_load),
    .din7(ap_sig_allocacmp_reg_file_24_load),
    .din8(ap_sig_allocacmp_reg_file_25_load),
    .din9(ap_sig_allocacmp_reg_file_26_load),
    .din10(ap_sig_allocacmp_reg_file_27_load),
    .din11(ap_sig_allocacmp_reg_file_28_load),
    .din12(ap_sig_allocacmp_reg_file_29_load),
    .din13(ap_sig_allocacmp_reg_file_30_load),
    .din14(ap_sig_allocacmp_reg_file_32_load),
    .din15(ap_sig_allocacmp_reg_file_16_load),
    .din16(ap_sig_allocacmp_reg_file_15_load),
    .din17(ap_sig_allocacmp_reg_file_14_load),
    .din18(ap_sig_allocacmp_reg_file_13_load),
    .din19(ap_sig_allocacmp_reg_file_12_load),
    .din20(ap_sig_allocacmp_reg_file_11_load),
    .din21(ap_sig_allocacmp_reg_file_10_load),
    .din22(ap_sig_allocacmp_reg_file_9_load),
    .din23(ap_sig_allocacmp_reg_file_8_load),
    .din24(ap_sig_allocacmp_reg_file_7_load),
    .din25(ap_sig_allocacmp_reg_file_6_load),
    .din26(ap_sig_allocacmp_reg_file_5_load),
    .din27(ap_sig_allocacmp_reg_file_4_load),
    .din28(ap_sig_allocacmp_reg_file_3_load),
    .din29(ap_sig_allocacmp_reg_file_2_load),
    .din30(ap_sig_allocacmp_reg_file_1_load),
    .din31(ap_sig_allocacmp_reg_file_load),
    .din32(e_to_m_d_i_rs1_V_fu_394),
    .dout(r1_fu_1423_p34)
);

rv32i_pp_ip_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U34(
    .din0(ap_sig_allocacmp_reg_file_17_load),
    .din1(ap_sig_allocacmp_reg_file_18_load),
    .din2(ap_sig_allocacmp_reg_file_19_load),
    .din3(ap_sig_allocacmp_reg_file_20_load),
    .din4(ap_sig_allocacmp_reg_file_21_load),
    .din5(ap_sig_allocacmp_reg_file_22_load),
    .din6(ap_sig_allocacmp_reg_file_23_load),
    .din7(ap_sig_allocacmp_reg_file_24_load),
    .din8(ap_sig_allocacmp_reg_file_25_load),
    .din9(ap_sig_allocacmp_reg_file_26_load),
    .din10(ap_sig_allocacmp_reg_file_27_load),
    .din11(ap_sig_allocacmp_reg_file_28_load),
    .din12(ap_sig_allocacmp_reg_file_29_load),
    .din13(ap_sig_allocacmp_reg_file_30_load),
    .din14(ap_sig_allocacmp_reg_file_32_load),
    .din15(ap_sig_allocacmp_reg_file_16_load),
    .din16(ap_sig_allocacmp_reg_file_15_load),
    .din17(ap_sig_allocacmp_reg_file_14_load),
    .din18(ap_sig_allocacmp_reg_file_13_load),
    .din19(ap_sig_allocacmp_reg_file_12_load),
    .din20(ap_sig_allocacmp_reg_file_11_load),
    .din21(ap_sig_allocacmp_reg_file_10_load),
    .din22(ap_sig_allocacmp_reg_file_9_load),
    .din23(ap_sig_allocacmp_reg_file_8_load),
    .din24(ap_sig_allocacmp_reg_file_7_load),
    .din25(ap_sig_allocacmp_reg_file_6_load),
    .din26(ap_sig_allocacmp_reg_file_5_load),
    .din27(ap_sig_allocacmp_reg_file_4_load),
    .din28(ap_sig_allocacmp_reg_file_3_load),
    .din29(ap_sig_allocacmp_reg_file_2_load),
    .din30(ap_sig_allocacmp_reg_file_1_load),
    .din31(ap_sig_allocacmp_reg_file_load),
    .din32(e_to_m_d_i_rs2_V_fu_398),
    .dout(r2_fu_1493_p34)
);

rv32i_pp_ip_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((opcl_V_fu_2068_p4 == 3'd0) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd4;
    end else if (((opcl_V_fu_2068_p4 == 3'd3) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd6;
    end else if (((opcl_V_fu_2068_p4 == 3'd0) & (opch_fu_2058_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd3;
    end else if (((opcl_V_fu_2068_p4 == 3'd4) & (opch_fu_2058_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd1;
    end else if ((((opcl_V_fu_2068_p4 == 3'd1) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd4) & (opch_fu_2058_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd0) & (opch_fu_2058_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd2;
    end else if ((((opcl_V_fu_2068_p4 == 3'd5) & (opch_fu_2058_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd5) & (opch_fu_2058_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd5;
    end else if ((((opcl_V_fu_2068_p4 == 3'd2) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd6) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((opch_fu_2058_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(opcl_V_fu_2068_p4 == 3'd4) & ~(opcl_V_fu_2068_p4 == 3'd5) & ~(opcl_V_fu_2068_p4 == 3'd0) & (opch_fu_2058_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~(opcl_V_fu_2068_p4 == 3'd4) & ~(opcl_V_fu_2068_p4 == 3'd5) & ~(opcl_V_fu_2068_p4 == 3'd0) & (opch_fu_2058_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd4) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd5) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((opcl_V_fu_2068_p4 == 3'd7) & (opch_fu_2058_p4 == 2'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 <= 3'd7;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((grp_load_fu_1082_p1 == 3'd2)) begin
            ap_phi_reg_pp0_iter0_next_pc_V_reg_1002 <= next_pc_V_2_fu_2277_p3;
        end else if ((grp_load_fu_1082_p1 == 3'd4)) begin
            ap_phi_reg_pp0_iter0_next_pc_V_reg_1002 <= next_pc_V_3_fu_2269_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((f_to_e_d_i_func3_V_reg_3605 == 3'd0)) begin
            ap_phi_reg_pp0_iter0_result_26_reg_963 <= result_3_fu_2216_p3;
        end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd2)) begin
            ap_phi_reg_pp0_iter0_result_26_reg_963 <= zext_ln53_fu_2187_p1;
        end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd3)) begin
            ap_phi_reg_pp0_iter0_result_26_reg_963 <= zext_ln55_fu_2178_p1;
        end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd4)) begin
            ap_phi_reg_pp0_iter0_result_26_reg_963 <= result_7_fu_2168_p2;
        end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd6)) begin
            ap_phi_reg_pp0_iter0_result_26_reg_963 <= result_11_fu_2141_p2;
        end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd7)) begin
            ap_phi_reg_pp0_iter0_result_26_reg_963 <= result_fu_2224_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        e_from_e_cancel_V_reg_827 <= e_to_f_set_pc_V_fu_2744_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        e_from_e_cancel_V_reg_827 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        f7_6_reg_840 <= tmp_3_reg_3812;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        f7_6_reg_840 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        f_to_e_pc_V_fu_562 <= e_to_f_target_pc_V;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        f_to_e_pc_V_fu_562 <= select_ln49_fu_3053_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        m_from_e_cancel_V_reg_804 <= e_from_e_cancel_V_reg_827;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        m_from_e_cancel_V_reg_804 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        m_to_w_cancel_V_1_reg_815 <= m_from_e_cancel_V_reg_804;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        m_to_w_cancel_V_1_reg_815 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        nbc_fu_374 <= 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        nbc_fu_374 <= add_ln49_fu_3037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        nbi_fu_378 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        nbi_fu_378 <= nbi_1_fu_3013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_10_fu_462 <= reg_file_9_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd21) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_10_fu_462 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_11_fu_466 <= reg_file_10_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd20) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_11_fu_466 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_12_fu_470 <= reg_file_11_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_12_fu_470 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_13_fu_474 <= reg_file_12_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd18) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_13_fu_474 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_14_fu_478 <= reg_file_13_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd17) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_14_fu_478 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_15_fu_482 <= reg_file_14_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd16) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_15_fu_482 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_16_fu_486 <= reg_file_15_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_16_fu_486 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_17_fu_490 <= reg_file_30_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_17_fu_490 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_18_fu_494 <= reg_file_29_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_18_fu_494 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_19_fu_498 <= reg_file_28_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_19_fu_498 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_1_fu_426 <= reg_file_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd30) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_1_fu_426 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_20_fu_502 <= reg_file_27_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_20_fu_502 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_21_fu_506 <= reg_file_26_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_21_fu_506 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_22_fu_510 <= reg_file_25_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_22_fu_510 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_23_fu_514 <= reg_file_24_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_23_fu_514 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_24_fu_518 <= reg_file_23_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_24_fu_518 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_25_fu_522 <= reg_file_22_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_25_fu_522 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_26_fu_526 <= reg_file_21_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_26_fu_526 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_27_fu_530 <= reg_file_20_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_27_fu_530 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_28_fu_534 <= reg_file_19_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_28_fu_534 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_29_fu_538 <= reg_file_18_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_29_fu_538 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_2_fu_430 <= reg_file_1_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd29) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_2_fu_430 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_30_fu_542 <= reg_file_17_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_30_fu_542 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_32_fu_550 <= reg_file_16_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_32_fu_550 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_3_fu_434 <= reg_file_2_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd28) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_3_fu_434 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_4_fu_438 <= reg_file_3_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd27) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_4_fu_438 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_5_fu_442 <= reg_file_4_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd26) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_5_fu_442 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_6_fu_446 <= reg_file_5_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd25) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_6_fu_446 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_7_fu_450 <= reg_file_6_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd24) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_7_fu_450 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_8_fu_454 <= reg_file_7_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd23) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_8_fu_454 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_9_fu_458 <= reg_file_8_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd22) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_9_fu_458 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        reg_file_fu_422 <= reg_file_31_reload;
    end else if (((grp_fu_1060_p2 == 1'd0) & (grp_load_fu_1054_p1 == 5'd31) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_fu_422 <= reg_file_35_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 == 1'd0))) begin
        a01_reg_3684 <= a01_fu_1735_p1;
        a1_reg_3691 <= m_from_e_result_fu_410[32'd1];
        data_ram_addr_reg_3696 <= zext_ln587_1_fu_1757_p1;
        m_from_e_result_load_reg_3679 <= m_from_e_result_fu_410;
        msize_V_load_reg_3670 <= msize_V_fu_402;
    end
end

always @ (posedge ap_clk) begin
    if (((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_reg_3944 <= b_fu_2484_p3;
        h_reg_3950 <= h_fu_2492_p3;
        w_reg_3939 <= data_ram_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((is_running_V_fu_3028_p2 == 1'd1) | (m_to_w_cancel_V_1_reg_815 == 1'd1)))) begin
        e_to_m_d_i_func3_V_fu_554 <= f_to_e_d_i_func3_V_1_reg_3795;
        e_to_m_d_i_imm_V_fu_414 <= ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12;
        e_to_m_d_i_rd_V_fu_390 <= f_to_e_d_i_rd_V_reg_3789;
        e_to_m_d_i_rs1_V_fu_394 <= f_to_e_d_i_rs1_V_reg_3800;
        e_to_m_d_i_rs2_V_fu_398 <= f_to_e_d_i_rs2_V_reg_3806;
        e_to_m_d_i_type_V_fu_418 <= ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882;
        m_from_e_result_fu_410 <= e_to_m_result_fu_2753_p3;
        m_to_w_rd_V_fu_558 <= e_to_m_d_i_rd_V_fu_390;
        msize_V_fu_402 <= f_to_e_d_i_func3_V_reg_3605;
        pc_V_1_fu_386 <= pc_V_reg_3615;
        phi_ln947_fu_314 <= xor_ln49_fu_3043_p2;
        rv2_1_fu_406 <= e_to_m_rv2_reg_3650;
        w_from_m_rd_V_fu_382 <= m_from_e_d_i_rd_V_reg_3610;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_to_m_d_i_has_no_dest_V_fu_350 <= ap_phi_mux_f_to_e_d_i_has_no_dest_V_phi_fu_854_p4;
        e_to_m_d_i_is_branch_V_fu_326 <= f_to_e_d_i_is_branch_V_fu_1947_p2;
        e_to_m_d_i_is_jal_V_fu_334 <= f_to_e_d_i_is_jal_V_fu_1959_p2;
        e_to_m_d_i_is_jal_V_load_reg_3740 <= e_to_m_d_i_is_jal_V_fu_334;
        e_to_m_d_i_is_jalr_V_fu_330 <= f_to_e_d_i_is_jalr_V_fu_1953_p2;
        e_to_m_d_i_is_jalr_V_load_reg_3735 <= e_to_m_d_i_is_jalr_V_fu_330;
        e_to_m_d_i_is_load_V_fu_318 <= f_to_e_d_i_is_load_V_fu_1935_p2;
        e_to_m_d_i_is_load_V_load_reg_3730 <= e_to_m_d_i_is_load_V_fu_318;
        e_to_m_d_i_is_lui_V_fu_342 <= f_to_e_d_i_is_lui_V_fu_1971_p2;
        e_to_m_d_i_is_lui_V_load_reg_3750 <= e_to_m_d_i_is_lui_V_fu_342;
        e_to_m_d_i_is_op_imm_V_fu_346 <= f_to_e_d_i_is_op_imm_V_fu_1977_p2;
        e_to_m_d_i_is_op_imm_V_load_reg_3755 <= e_to_m_d_i_is_op_imm_V_fu_346;
        e_to_m_d_i_is_r_type_V_load_reg_3829 <= e_to_m_d_i_is_r_type_V_fu_354;
        e_to_m_d_i_is_ret_V_fu_338 <= f_to_e_d_i_is_ret_V_fu_1965_p2;
        e_to_m_d_i_is_ret_V_load_reg_3745 <= e_to_m_d_i_is_ret_V_fu_338;
        e_to_m_d_i_is_store_V_fu_322 <= f_to_e_d_i_is_store_V_fu_1941_p2;
        e_to_m_d_i_type_V_load_1_reg_3884 <= e_to_m_d_i_type_V_fu_418;
        f_to_e_d_i_func3_V_1_reg_3795 <= {{code_ram_q0[14:12]}};
        f_to_e_d_i_rd_V_reg_3789 <= {{code_ram_q0[11:7]}};
        f_to_e_d_i_rs1_V_reg_3800 <= {{code_ram_q0[19:15]}};
        f_to_e_d_i_rs2_V_reg_3806 <= {{code_ram_q0[24:20]}};
        instruction_reg_3775 <= code_ram_q0;
        is_rs1_reg_V_reg_3909 <= is_rs1_reg_V_fu_2321_p2;
        is_rs2_reg_V_reg_3913 <= is_rs2_reg_V_fu_2381_p2;
        m_from_e_d_i_is_load_V_fu_370 <= e_to_m_d_i_is_load_V_fu_318;
        m_from_e_d_i_is_load_V_load_reg_3765 <= m_from_e_d_i_is_load_V_fu_370;
        m_to_w_is_ret_V_fu_362 <= e_to_m_d_i_is_ret_V_fu_338;
        m_to_w_is_ret_V_load_reg_3760 <= m_to_w_is_ret_V_fu_362;
        next_pc_V_4_reg_3894 <= next_pc_V_4_fu_2248_p2;
        npc_reg_3888 <= npc_fu_2232_p2;
        or_ln98_reg_3924 <= or_ln98_fu_2399_p2;
        sext_ln82_reg_3839 <= sext_ln82_fu_2114_p1;
        taken_branch_V_reg_3834 <= taken_branch_V_fu_2108_p2;
        tmp_3_reg_3812 <= code_ram_q0[32'd30];
        xor_ln947_reg_3919 <= xor_ln947_fu_2387_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        e_to_m_d_i_is_r_type_V_fu_354 <= f_to_e_d_i_is_r_type_V_fu_2499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln98_fu_2399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        e_to_m_d_i_rd_V_load_reg_3928 <= e_to_m_d_i_rd_V_fu_390;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        e_to_m_rv2_reg_3650 <= e_to_m_rv2_fu_1719_p3;
        f_to_e_d_i_func3_V_reg_3605 <= e_to_m_d_i_func3_V_fu_554;
        m_from_e_d_i_is_store_V_fu_366 <= e_to_m_d_i_is_store_V_fu_322;
        m_from_e_d_i_is_store_V_load_reg_3564 <= m_from_e_d_i_is_store_V_fu_366;
        m_from_e_d_i_rd_V_reg_3610 <= m_to_w_rd_V_fu_558;
        m_to_w_has_no_dest_V_fu_358 <= e_to_m_d_i_has_no_dest_V_fu_350;
        pc_V_reg_3615 <= ap_sig_allocacmp_pc_V;
        reg_file_35_reg_3568 <= reg_file_31_fu_546;
        rv1_reg_3626 <= rv1_fu_1697_p3;
        trunc_ln59_reg_3645 <= trunc_ln59_fu_1707_p1;
        w_from_m_has_no_dest_V_fu_310 <= m_to_w_has_no_dest_V_fu_358;
        w_from_m_has_no_dest_V_load_reg_3559 <= w_from_m_has_no_dest_V_fu_310;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln98_fu_2399_p2 == 1'd0) & (is_rs1_reg_V_fu_2321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln1065_7_reg_3934 <= grp_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (f_to_e_d_i_func3_V_load_fu_1292_p1 == 3'd5))) begin
        icmp_ln23_reg_3660 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (f_to_e_d_i_func3_V_load_fu_1292_p1 == 3'd7))) begin
        icmp_ln29_reg_3665 <= grp_fu_1071_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 == 1'd0) & (m_from_e_d_i_is_store_V_load_load_fu_1286_p1 == 1'd1))) begin
        msize_V_1_reg_3706 <= msize_V_1_fu_1765_p1;
        rv2_1_load_reg_3701 <= rv2_1_fu_406;
    end
end

always @ (posedge ap_clk) begin
    if (((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_31_fu_546 <= result_27_fu_2859_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (f_to_e_d_i_func3_V_reg_3605 == 3'd5))) begin
        result_10_reg_3849 <= result_10_fu_2160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (f_to_e_d_i_func3_V_reg_3605 == 3'd1))) begin
        result_4_reg_3869 <= result_4_fu_2195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (msize_V_1_fu_1765_p1 == 2'd0) & (ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 == 1'd0) & (m_from_e_d_i_is_store_V_load_load_fu_1286_p1 == 1'd1))) begin
        shl_ln76_2_reg_3725 <= shl_ln76_2_fu_1843_p2;
        shl_ln76_reg_3720 <= shl_ln76_fu_1825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (msize_V_1_fu_1765_p1 == 2'd1) & (ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 == 1'd0) & (m_from_e_d_i_is_store_V_load_load_fu_1286_p1 == 1'd1))) begin
        shl_ln79_2_reg_3715 <= shl_ln79_2_fu_1811_p2;
        shl_ln79_reg_3710 <= shl_ln79_fu_1793_p2;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((is_running_V_fu_3028_p2 == 1'd0) & (m_to_w_cancel_V_1_reg_815 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(grp_load_fu_1082_p1 == 3'd5) & ~(grp_load_fu_1082_p1 == 3'd3) & ~(grp_load_fu_1082_p1 == 3'd6) & ~(grp_load_fu_1082_p1 == 3'd2))) begin
        ap_phi_mux_c_result_phi_fu_987_p12 = 32'd0;
    end else if ((grp_load_fu_1082_p1 == 3'd5)) begin
        ap_phi_mux_c_result_phi_fu_987_p12 = select_ln103_fu_2672_p3;
    end else if (((grp_load_fu_1082_p1 == 3'd2) & (e_to_m_d_i_is_jalr_V_load_reg_3735 == 1'd1))) begin
        ap_phi_mux_c_result_phi_fu_987_p12 = zext_ln86_fu_2688_p1;
    end else if ((grp_load_fu_1082_p1 == 3'd3)) begin
        ap_phi_mux_c_result_phi_fu_987_p12 = grp_fu_1093_p2;
    end else if ((grp_load_fu_1082_p1 == 3'd6)) begin
        ap_phi_mux_c_result_phi_fu_987_p12 = zext_ln109_fu_2693_p1;
    end else if (((grp_load_fu_1082_p1 == 3'd2) & (e_to_m_d_i_is_jalr_V_load_reg_3735 == 1'd0))) begin
        ap_phi_mux_c_result_phi_fu_987_p12 = select_ln87_fu_2680_p3;
    end else begin
        ap_phi_mux_c_result_phi_fu_987_p12 = ap_phi_reg_pp0_iter0_c_result_reg_984;
    end
end

always @ (*) begin
    if ((f_to_e_d_i_func3_V_reg_3605 == 3'd0)) begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = result_V_1_fu_2097_p2;
    end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd1)) begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = result_V_2_fu_2092_p2;
    end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd4)) begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = grp_fu_1066_p2;
    end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd5)) begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = result_V_4_fu_2086_p2;
    end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd6)) begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = grp_fu_1071_p2;
    end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd7)) begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = result_V_fu_2102_p2;
    end else begin
        ap_phi_mux_cond_V_phi_fu_865_p14 = 1'd0;
    end
end

always @ (*) begin
    if (((or_ln98_reg_3924 == 1'd1) | ((icmp_ln1065_6_fu_2714_p2 == 1'd0) & (or_ln99_fu_2723_p2 == 1'd1) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1)) | ((1'd0 == and_ln101_fu_2710_p2) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd0)) | ((or_ln99_fu_2723_p2 == 1'd0) & (grp_fu_1088_p2 == 1'd0) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1)))) begin
        ap_phi_mux_e_to_f_target_pc_1_phi_fu_1018_p10 = ap_phi_mux_next_pc_V_phi_fu_1005_p8;
    end else if (((((or_ln99_fu_2723_p2 == 1'd0) & (grp_fu_1088_p2 == 1'd1) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1)) | ((icmp_ln1065_6_fu_2714_p2 == 1'd1) & (or_ln99_fu_2723_p2 == 1'd1) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1))) | ((or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd0) & (1'd1 == and_ln101_fu_2710_p2)))) begin
        ap_phi_mux_e_to_f_target_pc_1_phi_fu_1018_p10 = npc_reg_3888;
    end else begin
        ap_phi_mux_e_to_f_target_pc_1_phi_fu_1018_p10 = ap_phi_reg_pp0_iter0_e_to_f_target_pc_1_reg_1015;
    end
end

always @ (*) begin
    if (((or_ln98_reg_3924 == 1'd1) | ((icmp_ln1065_6_fu_2714_p2 == 1'd0) & (or_ln99_fu_2723_p2 == 1'd1) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1)) | ((1'd0 == and_ln101_fu_2710_p2) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd0)) | ((or_ln99_fu_2723_p2 == 1'd0) & (grp_fu_1088_p2 == 1'd0) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1)))) begin
        ap_phi_mux_empty_26_phi_fu_1037_p10 = 1'd0;
    end else if (((((or_ln99_fu_2723_p2 == 1'd0) & (grp_fu_1088_p2 == 1'd1) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1)) | ((icmp_ln1065_6_fu_2714_p2 == 1'd1) & (or_ln99_fu_2723_p2 == 1'd1) & (or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd1))) | ((or_ln98_reg_3924 == 1'd0) & (is_rs1_reg_V_reg_3909 == 1'd0) & (1'd1 == and_ln101_fu_2710_p2)))) begin
        ap_phi_mux_empty_26_phi_fu_1037_p10 = 1'd1;
    end else begin
        ap_phi_mux_empty_26_phi_fu_1037_p10 = ap_phi_reg_pp0_iter0_empty_26_reg_1034;
    end
end

always @ (*) begin
    if ((empty_25_fu_2045_p2 == 1'd1)) begin
        ap_phi_mux_f_to_e_d_i_has_no_dest_V_phi_fu_854_p4 = 1'd1;
    end else if ((empty_25_fu_2045_p2 == 1'd0)) begin
        ap_phi_mux_f_to_e_d_i_has_no_dest_V_phi_fu_854_p4 = icmp_ln1065_fu_2051_p2;
    end else begin
        ap_phi_mux_f_to_e_d_i_has_no_dest_V_phi_fu_854_p4 = ap_phi_reg_pp0_iter0_f_to_e_d_i_has_no_dest_V_reg_851;
    end
end

always @ (*) begin
    if (((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd0) | ((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd1) | (ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd7)))) begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = 20'd0;
    end else if ((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd2)) begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = sext_ln75_fu_2596_p1;
    end else if ((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd3)) begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = sext_ln75_1_fu_2582_p1;
    end else if ((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd4)) begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = sext_ln75_2_fu_2561_p1;
    end else if ((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd5)) begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = {{instruction_reg_3775[31:12]}};
    end else if ((ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 == 3'd6)) begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = ret_V_6_fu_2629_p5;
    end else begin
        ap_phi_mux_f_to_e_d_i_imm_1_phi_fu_948_p12 = ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_1_reg_945;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 = 1'd1;
    end else begin
        ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 = m_from_e_cancel_V_reg_804;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_m_to_w_cancel_V_1_phi_fu_818_p4 = 1'd1;
    end else begin
        ap_phi_mux_m_to_w_cancel_V_1_phi_fu_818_p4 = m_to_w_cancel_V_1_reg_815;
    end
end

always @ (*) begin
    if ((e_to_m_d_i_type_V_load_1_reg_3884 == 3'd6)) begin
        ap_phi_mux_next_pc_V_phi_fu_1005_p8 = next_pc_V_4_reg_3894;
    end else if ((~(e_to_m_d_i_type_V_load_1_reg_3884 == 3'd4) & ~(e_to_m_d_i_type_V_load_1_reg_3884 == 3'd2) & ~(e_to_m_d_i_type_V_load_1_reg_3884 == 3'd6))) begin
        ap_phi_mux_next_pc_V_phi_fu_1005_p8 = npc_reg_3888;
    end else begin
        ap_phi_mux_next_pc_V_phi_fu_1005_p8 = ap_phi_reg_pp0_iter0_next_pc_V_reg_1002;
    end
end

always @ (*) begin
    if ((f_to_e_d_i_func3_V_reg_3605 == 3'd1)) begin
        ap_phi_mux_result_26_phi_fu_966_p16 = result_4_reg_3869;
    end else if ((f_to_e_d_i_func3_V_reg_3605 == 3'd5)) begin
        ap_phi_mux_result_26_phi_fu_966_p16 = result_10_reg_3849;
    end else begin
        ap_phi_mux_result_26_phi_fu_966_p16 = ap_phi_reg_pp0_iter0_result_26_reg_963;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_pc_V = e_to_f_target_pc_V;
    end else begin
        ap_sig_allocacmp_pc_V = f_to_e_pc_V_fu_562;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_10_load = reg_file_9_reload;
    end else begin
        ap_sig_allocacmp_reg_file_10_load = reg_file_10_fu_462;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_11_load = reg_file_10_reload;
    end else begin
        ap_sig_allocacmp_reg_file_11_load = reg_file_11_fu_466;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_12_load = reg_file_11_reload;
    end else begin
        ap_sig_allocacmp_reg_file_12_load = reg_file_12_fu_470;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_13_load = reg_file_12_reload;
    end else begin
        ap_sig_allocacmp_reg_file_13_load = reg_file_13_fu_474;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_14_load = reg_file_13_reload;
    end else begin
        ap_sig_allocacmp_reg_file_14_load = reg_file_14_fu_478;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_15_load = reg_file_14_reload;
    end else begin
        ap_sig_allocacmp_reg_file_15_load = reg_file_15_fu_482;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_16_load = reg_file_15_reload;
    end else begin
        ap_sig_allocacmp_reg_file_16_load = reg_file_16_fu_486;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_17_load = reg_file_30_reload;
    end else begin
        ap_sig_allocacmp_reg_file_17_load = reg_file_17_fu_490;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_18_load = reg_file_29_reload;
    end else begin
        ap_sig_allocacmp_reg_file_18_load = reg_file_18_fu_494;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_19_load = reg_file_28_reload;
    end else begin
        ap_sig_allocacmp_reg_file_19_load = reg_file_19_fu_498;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_1_load = reg_file_reload;
    end else begin
        ap_sig_allocacmp_reg_file_1_load = reg_file_1_fu_426;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_20_load = reg_file_27_reload;
    end else begin
        ap_sig_allocacmp_reg_file_20_load = reg_file_20_fu_502;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_21_load = reg_file_26_reload;
    end else begin
        ap_sig_allocacmp_reg_file_21_load = reg_file_21_fu_506;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_22_load = reg_file_25_reload;
    end else begin
        ap_sig_allocacmp_reg_file_22_load = reg_file_22_fu_510;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_23_load = reg_file_24_reload;
    end else begin
        ap_sig_allocacmp_reg_file_23_load = reg_file_23_fu_514;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_24_load = reg_file_23_reload;
    end else begin
        ap_sig_allocacmp_reg_file_24_load = reg_file_24_fu_518;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_25_load = reg_file_22_reload;
    end else begin
        ap_sig_allocacmp_reg_file_25_load = reg_file_25_fu_522;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_26_load = reg_file_21_reload;
    end else begin
        ap_sig_allocacmp_reg_file_26_load = reg_file_26_fu_526;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_27_load = reg_file_20_reload;
    end else begin
        ap_sig_allocacmp_reg_file_27_load = reg_file_27_fu_530;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_28_load = reg_file_19_reload;
    end else begin
        ap_sig_allocacmp_reg_file_28_load = reg_file_28_fu_534;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_29_load = reg_file_18_reload;
    end else begin
        ap_sig_allocacmp_reg_file_29_load = reg_file_29_fu_538;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_2_load = reg_file_1_reload;
    end else begin
        ap_sig_allocacmp_reg_file_2_load = reg_file_2_fu_430;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_30_load = reg_file_17_reload;
    end else begin
        ap_sig_allocacmp_reg_file_30_load = reg_file_30_fu_542;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_32_load = reg_file_16_reload;
    end else begin
        ap_sig_allocacmp_reg_file_32_load = reg_file_32_fu_550;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_3_load = reg_file_2_reload;
    end else begin
        ap_sig_allocacmp_reg_file_3_load = reg_file_3_fu_434;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_4_load = reg_file_3_reload;
    end else begin
        ap_sig_allocacmp_reg_file_4_load = reg_file_4_fu_438;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_5_load = reg_file_4_reload;
    end else begin
        ap_sig_allocacmp_reg_file_5_load = reg_file_5_fu_442;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_6_load = reg_file_5_reload;
    end else begin
        ap_sig_allocacmp_reg_file_6_load = reg_file_6_fu_446;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_7_load = reg_file_6_reload;
    end else begin
        ap_sig_allocacmp_reg_file_7_load = reg_file_7_fu_450;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_8_load = reg_file_7_reload;
    end else begin
        ap_sig_allocacmp_reg_file_8_load = reg_file_8_fu_454;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_9_load = reg_file_8_reload;
    end else begin
        ap_sig_allocacmp_reg_file_9_load = reg_file_9_fu_458;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_reg_file_load = reg_file_31_reload;
    end else begin
        ap_sig_allocacmp_reg_file_load = reg_file_fu_422;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        code_ram_ce0 = 1'b1;
    end else begin
        code_ram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (msize_V_1_reg_3706 == 2'd0) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1)) | ((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (msize_V_1_reg_3706 == 2'd1) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1)) | ((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (msize_V_1_reg_3706 == 2'd2) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1)))) begin
        data_ram_address0 = data_ram_addr_reg_3696;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 == 1'd0))) begin
        data_ram_address0 = zext_ln587_1_fu_1757_p1;
    end else begin
        data_ram_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (msize_V_1_reg_3706 == 2'd0) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1)) | ((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (msize_V_1_reg_3706 == 2'd1) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1)) | ((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (msize_V_1_reg_3706 == 2'd2) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1) & (ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4 == 1'd0)))) begin
        data_ram_ce0 = 1'b1;
    end else begin
        data_ram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1894)) begin
        if ((msize_V_1_reg_3706 == 2'd0)) begin
            data_ram_d0 = shl_ln76_2_reg_3725;
        end else if ((msize_V_1_reg_3706 == 2'd1)) begin
            data_ram_d0 = shl_ln79_2_reg_3715;
        end else if ((msize_V_1_reg_3706 == 2'd2)) begin
            data_ram_d0 = rv2_1_load_reg_3701;
        end else begin
            data_ram_d0 = 'bx;
        end
    end else begin
        data_ram_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1894)) begin
        if ((msize_V_1_reg_3706 == 2'd0)) begin
            data_ram_we0 = shl_ln76_reg_3720;
        end else if ((msize_V_1_reg_3706 == 2'd1)) begin
            data_ram_we0 = shl_ln79_reg_3710;
        end else if ((msize_V_1_reg_3706 == 2'd2)) begin
            data_ram_we0 = 4'd15;
        end else begin
            data_ram_we0 = 4'd0;
        end
    end else begin
        data_ram_we0 = 4'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1060_p0 = m_to_w_cancel_V_1_reg_815;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1060_p0 = ap_phi_mux_m_to_w_cancel_V_1_phi_fu_818_p4;
    end else begin
        grp_fu_1060_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1060_p1 = w_from_m_has_no_dest_V_load_reg_3559;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1060_p1 = w_from_m_has_no_dest_V_fu_310;
    end else begin
        grp_fu_1060_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1066_p0 = rv1_reg_3626;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1066_p0 = rv1_fu_1697_p3;
    end else begin
        grp_fu_1066_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1066_p1 = e_to_m_rv2_reg_3650;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1066_p1 = e_to_m_rv2_fu_1719_p3;
    end else begin
        grp_fu_1066_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1071_p0 = rv1_reg_3626;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1071_p0 = rv1_fu_1697_p3;
    end else begin
        grp_fu_1071_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1071_p1 = e_to_m_rv2_reg_3650;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1071_p1 = e_to_m_rv2_fu_1719_p3;
    end else begin
        grp_fu_1071_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1088_p0 = e_to_m_d_i_rd_V_load_reg_3928;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1088_p0 = e_to_m_d_i_rd_V_fu_390;
    end else begin
        grp_fu_1088_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1088_p1 = f_to_e_d_i_rs2_V_reg_3806;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1088_p1 = {{code_ram_q0[24:20]}};
    end else begin
        grp_fu_1088_p1 = 'bx;
    end
end

always @ (*) begin
    if (((is_running_V_fu_3028_p2 == 1'd0) & (m_to_w_cancel_V_1_reg_815 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        nbc_out_ap_vld = 1'b1;
    end else begin
        nbc_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((is_running_V_fu_3028_p2 == 1'd0) & (m_to_w_cancel_V_1_reg_815 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        nbi_1_out_ap_vld = 1'b1;
    end else begin
        nbi_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a01_fu_1735_p1 = m_from_e_result_fu_410[1:0];

assign a1_fu_1739_p3 = m_from_e_result_fu_410[32'd1];

assign add_ln127_fu_2254_p2 = (trunc_ln59_reg_3645 + trunc_ln81_fu_2118_p1);

assign add_ln232_fu_3048_p2 = (pc_V_reg_3615 + 16'd1);

assign add_ln49_fu_3037_p2 = (nbc_fu_374 + 32'd1);

assign and_ln101_fu_2710_p2 = (is_rs2_reg_V_reg_3913 & icmp_ln1065_7_reg_3934);

assign and_ln44_1_fu_2791_p2 = (m_from_e_d_i_is_load_V_load_reg_3765 & icmp_ln44_1_fu_2786_p2);

assign and_ln44_2_fu_2813_p2 = (m_from_e_d_i_is_load_V_load_reg_3765 & icmp_ln44_2_fu_2808_p2);

assign and_ln44_3_fu_2830_p2 = (m_from_e_d_i_is_load_V_load_reg_3765 & icmp_ln44_3_fu_2825_p2);

assign and_ln44_4_fu_2854_p2 = (m_from_e_d_i_is_load_V_load_reg_3765 & icmp_ln44_4_fu_2849_p2);

assign and_ln44_fu_2774_p2 = (m_from_e_d_i_is_load_V_load_reg_3765 & icmp_ln44_fu_2769_p2);

assign and_ln46_fu_2200_p2 = (f7_6_reg_840 & e_to_m_d_i_is_r_type_V_fu_354);

assign and_ln94_1_fu_2363_p2 = (icmp_ln1069_2_fu_2285_p2 & and_ln94_fu_2357_p2);

assign and_ln94_2_fu_2369_p2 = (xor_ln94_fu_2333_p2 & icmp_ln1069_7_fu_2351_p2);

assign and_ln94_3_fu_2375_p2 = (xor_ln94_1_fu_2339_p2 & and_ln94_2_fu_2369_p2);

assign and_ln94_fu_2357_p2 = (xor_ln1069_fu_2297_p2 & icmp_ln1069_6_fu_2345_p2);

assign and_ln_fu_1781_p3 = {{a1_fu_1739_p3}, {1'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1894 = ((m_from_e_cancel_V_reg_804 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (m_from_e_d_i_is_store_V_load_reg_3564 == 1'd1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_mux_f_to_e_d_i_type_V_phi_fu_892_p34 = ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882;

assign ap_phi_reg_pp0_iter0_c_result_reg_984 = 'bx;

assign ap_phi_reg_pp0_iter0_e_to_f_target_pc_1_reg_1015 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_26_reg_1034 = 'bx;

assign ap_phi_reg_pp0_iter0_f_to_e_d_i_has_no_dest_V_reg_851 = 'bx;

assign ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_1_reg_945 = 'bx;

assign b0_fu_2405_p1 = data_ram_q0[7:0];

assign b1_fu_2409_p4 = {{data_ram_q0[15:8]}};

assign b2_fu_2423_p4 = {{data_ram_q0[23:16]}};

assign b3_fu_2433_p4 = {{data_ram_q0[31:24]}};

assign b_4_fu_2458_p3 = ((icmp_ln31_fu_2453_p2[0:0] == 1'b1) ? b2_fu_2423_p4 : b3_fu_2433_p4);

assign b_5_fu_2471_p3 = ((icmp_ln31_1_fu_2466_p2[0:0] == 1'b1) ? b1_fu_2409_p4 : b_4_fu_2458_p3);

assign b_fu_2484_p3 = ((icmp_ln31_2_fu_2479_p2[0:0] == 1'b1) ? b0_fu_2405_p1 : b_5_fu_2471_p3);

assign bypass_rs1_V_fu_1623_p2 = (w_bp_1_V_fu_1617_p2 | m_bp_1_V_fu_1593_p2);

assign bypass_rs2_V_fu_1683_p2 = (w_bp_2_V_fu_1677_p2 | m_bp_2_V_fu_1653_p2);

assign code_ram_address0 = zext_ln587_fu_1301_p1;

assign d_imm_inst_11_8_V_fu_2519_p4 = {{instruction_reg_3775[11:8]}};

assign d_imm_inst_20_V_fu_2512_p3 = instruction_reg_3775[32'd20];

assign d_imm_inst_31_V_fu_2505_p3 = instruction_reg_3775[32'd31];

assign d_imm_inst_7_V_fu_2528_p3 = instruction_reg_3775[32'd7];

assign e_to_f_set_pc_V_fu_2744_p2 = (xor_ln947_reg_3919 & or_ln102_fu_2738_p2);

assign e_to_m_result_fu_2753_p3 = ((e_to_m_d_i_is_ret_V_load_reg_3745[0:0] == 1'b1) ? zext_ln110_fu_2749_p1 : result_16_fu_2702_p3);

assign e_to_m_rv2_fu_1719_p3 = ((bypass_rs2_V_fu_1683_p2[0:0] == 1'b1) ? select_ln8_1_fu_1711_p3 : r2_fu_1493_p34);

assign empty_24_fu_2039_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd8) ? 1'b1 : 1'b0);

assign empty_25_fu_2045_p2 = (empty_fu_2033_p2 | empty_24_fu_2039_p2);

assign empty_fu_2033_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd24) ? 1'b1 : 1'b0);

assign f_to_e_d_i_func3_V_load_fu_1292_p1 = e_to_m_d_i_func3_V_fu_554;

assign f_to_e_d_i_is_branch_V_fu_1947_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd24) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_jal_V_fu_1959_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd27) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_jalr_V_fu_1953_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd25) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_load_V_fu_1935_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd0) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_lui_V_fu_1971_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd13) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_op_imm_V_fu_1977_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd4) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_r_type_V_fu_2499_p2 = ((ap_phi_reg_pp0_iter0_f_to_e_d_i_type_V_reg_882 == 3'd1) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_ret_V_fu_1965_p2 = ((code_ram_q0 == 32'd32871) ? 1'b1 : 1'b0);

assign f_to_e_d_i_is_store_V_fu_1941_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd8) ? 1'b1 : 1'b0);

assign f_to_e_d_i_opcode_V_fu_1876_p4 = {{code_ram_q0[6:2]}};

assign f_to_e_d_i_rd_V_fu_1886_p4 = {{code_ram_q0[11:7]}};

assign f_to_e_d_i_rs1_V_fu_1906_p4 = {{code_ram_q0[19:15]}};

assign f_to_e_d_i_rs2_V_fu_1916_p4 = {{code_ram_q0[24:20]}};

assign grp_fu_1060_p2 = (grp_fu_1060_p1 | grp_fu_1060_p0);

assign grp_fu_1066_p2 = (($signed(grp_fu_1066_p0) < $signed(grp_fu_1066_p1)) ? 1'b1 : 1'b0);

assign grp_fu_1071_p2 = ((grp_fu_1071_p0 < grp_fu_1071_p1) ? 1'b1 : 1'b0);

assign grp_fu_1088_p2 = ((grp_fu_1088_p0 == grp_fu_1088_p1) ? 1'b1 : 1'b0);

assign grp_fu_1093_p2 = ($signed(rv1_reg_3626) + $signed(sext_ln82_reg_3839));

assign grp_load_fu_1054_p1 = w_from_m_rd_V_fu_382;

assign grp_load_fu_1082_p1 = e_to_m_d_i_type_V_fu_418;

assign h_fu_2492_p3 = ((a1_reg_3691[0:0] == 1'b1) ? ret_V_8_fu_2443_p4 : ret_V_7_fu_2419_p1);

assign i_target_pc_fu_2259_p4 = {{add_ln127_fu_2254_p2[17:2]}};

assign icmp_ln1065_2_fu_1581_p2 = ((e_to_m_d_i_rs1_V_fu_394 == m_to_w_rd_V_fu_558) ? 1'b1 : 1'b0);

assign icmp_ln1065_3_fu_1605_p2 = ((e_to_m_d_i_rs1_V_fu_394 == w_from_m_rd_V_fu_382) ? 1'b1 : 1'b0);

assign icmp_ln1065_4_fu_1641_p2 = ((e_to_m_d_i_rs2_V_fu_398 == m_to_w_rd_V_fu_558) ? 1'b1 : 1'b0);

assign icmp_ln1065_5_fu_1665_p2 = ((e_to_m_d_i_rs2_V_fu_398 == w_from_m_rd_V_fu_382) ? 1'b1 : 1'b0);

assign icmp_ln1065_6_fu_2714_p2 = ((e_to_m_d_i_rd_V_load_reg_3928 == f_to_e_d_i_rs1_V_reg_3800) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_2051_p2 = ((f_to_e_d_i_rd_V_fu_1886_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_1_fu_1629_p2 = ((e_to_m_d_i_rs2_V_fu_398 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_2_fu_2285_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 != 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln1069_3_fu_2291_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 == 5'd5) ? 1'b1 : 1'b0);

assign icmp_ln1069_4_fu_2315_p2 = ((f_to_e_d_i_rs1_V_fu_1906_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_5_fu_2327_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_6_fu_2345_p2 = ((f_to_e_d_i_opcode_V_fu_1876_p4 != 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln1069_7_fu_2351_p2 = ((f_to_e_d_i_rs2_V_fu_1916_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_1569_p2 = ((e_to_m_d_i_rs1_V_fu_394 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_3023_p2 = ((reg_file_35_reg_3568 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_1_fu_2466_p2 = ((a01_reg_3684 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln31_2_fu_2479_p2 = ((a01_reg_3684 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_2453_p2 = ((a01_reg_3684 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln44_1_fu_2786_p2 = ((msize_V_load_reg_3670 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln44_2_fu_2808_p2 = ((msize_V_load_reg_3670 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln44_3_fu_2825_p2 = ((msize_V_load_reg_3670 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln44_4_fu_2849_p2 = ((msize_V_load_reg_3670 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_2769_p2 = ((msize_V_load_reg_3670 == 3'd5) ? 1'b1 : 1'b0);

assign imm12_fu_2642_p3 = {{e_to_m_d_i_imm_V_fu_414}, {12'd0}};

assign is_rs1_reg_V_fu_2321_p2 = (xor_ln92_1_fu_2309_p2 & icmp_ln1069_4_fu_2315_p2);

assign is_rs2_reg_V_fu_2381_p2 = (and_ln94_3_fu_2375_p2 & and_ln94_1_fu_2363_p2);

assign is_running_V_fu_3028_p2 = (phi_ln947_fu_314 | icmp_ln17_fu_3023_p2);

assign m_bp_1_V_fu_1593_p2 = (xor_ln30_fu_1587_p2 & icmp_ln1065_2_fu_1581_p2);

assign m_bp_2_V_fu_1653_p2 = (xor_ln35_fu_1647_p2 & icmp_ln1065_4_fu_1641_p2);

assign m_from_e_d_i_is_store_V_load_load_fu_1286_p1 = m_from_e_d_i_is_store_V_fu_366;

assign msize_V_1_fu_1765_p1 = msize_V_fu_402[1:0];

assign nbc_out = nbc_fu_374;

assign nbi_1_fu_3013_p2 = (zext_ln23_fu_3009_p1 + nbi_fu_378);

assign nbi_1_out = (zext_ln23_fu_3009_p1 + nbi_fu_378);

assign next_pc_V_2_fu_2277_p3 = ((e_to_m_d_i_is_jalr_V_fu_330[0:0] == 1'b1) ? i_target_pc_fu_2259_p4 : npc_fu_2232_p2);

assign next_pc_V_3_fu_2269_p3 = ((ap_phi_mux_cond_V_phi_fu_865_p14[0:0] == 1'b1) ? next_pc_V_4_fu_2248_p2 : npc_fu_2232_p2);

assign next_pc_V_4_fu_2248_p2 = (pc_V_1_fu_386 + trunc_ln3_fu_2238_p4);

assign npc4_fu_2660_p2 = (r_V_fu_2650_p2 + 16'd4);

assign npc_fu_2232_p2 = (pc_V_1_fu_386 + 16'd1);

assign opch_fu_2058_p4 = {{code_ram_q0[6:5]}};

assign opcl_V_fu_2068_p4 = {{code_ram_q0[4:2]}};

assign or_ln102_1_fu_2729_p2 = (taken_branch_V_reg_3834 | e_to_m_d_i_is_jal_V_load_reg_3740);

assign or_ln102_2_fu_2733_p2 = (e_to_m_d_i_is_jalr_V_load_reg_3735 | ap_phi_mux_empty_26_phi_fu_1037_p10);

assign or_ln102_fu_2738_p2 = (or_ln102_2_fu_2733_p2 | or_ln102_1_fu_2729_p2);

assign or_ln30_fu_1563_p2 = (m_to_w_has_no_dest_V_fu_358 | ap_phi_mux_m_from_e_cancel_V_phi_fu_807_p4);

assign or_ln31_fu_1575_p2 = (or_ln30_fu_1563_p2 | icmp_ln1069_fu_1569_p2);

assign or_ln33_fu_1599_p2 = (icmp_ln1069_fu_1569_p2 | grp_fu_1060_p2);

assign or_ln36_fu_1635_p2 = (or_ln30_fu_1563_p2 | icmp_ln1069_1_fu_1629_p2);

assign or_ln38_fu_1659_p2 = (icmp_ln1069_1_fu_1629_p2 | grp_fu_1060_p2);

assign or_ln85_fu_2698_p2 = (e_to_m_d_i_is_r_type_V_load_reg_3829 | e_to_m_d_i_is_op_imm_V_load_reg_3755);

assign or_ln98_fu_2399_p2 = (xor_ln98_fu_2393_p2 | e_from_e_cancel_V_reg_827);

assign or_ln99_fu_2723_p2 = (xor_ln99_fu_2718_p2 | icmp_ln1065_6_fu_2714_p2);

assign r_V_4_fu_1747_p4 = {{m_from_e_result_fu_410[17:2]}};

assign r_V_fu_2650_p2 = pc_V_1_fu_386 << 16'd2;

assign result_10_fu_2160_p3 = ((f7_6_reg_840[0:0] == 1'b1) ? result_8_fu_2150_p2 : result_9_fu_2155_p2);

assign result_11_fu_2141_p2 = (rv1_reg_3626 | rs_fu_2122_p3);

assign result_15_fu_2666_p2 = (imm12_fu_2642_p3 + zext_ln106_fu_2656_p1);

assign result_16_fu_2702_p3 = ((or_ln85_fu_2698_p2[0:0] == 1'b1) ? ap_phi_mux_result_26_phi_fu_966_p16 : ap_phi_mux_c_result_phi_fu_987_p12);

assign result_1_fu_2206_p2 = (rv1_reg_3626 - rs_fu_2122_p3);

assign result_20_fu_2779_p3 = ((and_ln44_fu_2774_p2[0:0] == 1'b1) ? h_reg_3950 : 16'd0);

assign result_21_fu_2796_p3 = ((and_ln44_1_fu_2791_p2[0:0] == 1'b1) ? zext_ln17_fu_2763_p1 : result_20_fu_2779_p3);

assign result_22_fu_2818_p3 = ((and_ln44_2_fu_2813_p2[0:0] == 1'b1) ? w_reg_3939 : zext_ln11_fu_2804_p1);

assign result_23_fu_2835_p3 = ((and_ln44_3_fu_2830_p2[0:0] == 1'b1) ? sext_ln42_fu_2766_p1 : result_22_fu_2818_p3);

assign result_24_fu_2843_p3 = ((m_from_e_d_i_is_load_V_load_reg_3765[0:0] == 1'b1) ? result_23_fu_2835_p3 : m_from_e_result_load_reg_3679);

assign result_27_fu_2859_p3 = ((and_ln44_4_fu_2854_p2[0:0] == 1'b1) ? sext_ln38_fu_2760_p1 : result_24_fu_2843_p3);

assign result_2_fu_2211_p2 = (rs_fu_2122_p3 + rv1_reg_3626);

assign result_3_fu_2216_p3 = ((and_ln46_fu_2200_p2[0:0] == 1'b1) ? result_1_fu_2206_p2 : result_2_fu_2211_p2);

assign result_4_fu_2195_p2 = rv1_reg_3626 << zext_ln51_fu_2191_p1;

assign result_5_fu_2182_p2 = (($signed(rv1_reg_3626) < $signed(rs_fu_2122_p3)) ? 1'b1 : 1'b0);

assign result_6_fu_2173_p2 = ((rv1_reg_3626 < rs_fu_2122_p3) ? 1'b1 : 1'b0);

assign result_7_fu_2168_p2 = (rv1_reg_3626 ^ rs_fu_2122_p3);

assign result_8_fu_2150_p2 = $signed(rv1_reg_3626) >>> zext_ln60_fu_2146_p1;

assign result_9_fu_2155_p2 = rv1_reg_3626 >> zext_ln60_fu_2146_p1;

assign result_V_1_fu_2097_p2 = ((rv1_reg_3626 == e_to_m_rv2_reg_3650) ? 1'b1 : 1'b0);

assign result_V_2_fu_2092_p2 = ((rv1_reg_3626 != e_to_m_rv2_reg_3650) ? 1'b1 : 1'b0);

assign result_V_4_fu_2086_p2 = (icmp_ln23_reg_3660 ^ 1'd1);

assign result_V_fu_2102_p2 = (icmp_ln29_reg_3665 ^ 1'd1);

assign result_fu_2224_p2 = (rv1_reg_3626 & rs_fu_2122_p3);

assign ret_V_3_fu_2575_p3 = {{tmp_2_fu_2566_p4}, {f_to_e_d_i_rd_V_reg_3789}};

assign ret_V_4_fu_2549_p5 = {{{{d_imm_inst_31_V_fu_2505_p3}, {d_imm_inst_7_V_fu_2528_p3}}, {tmp_4_fu_2540_p4}}, {d_imm_inst_11_8_V_fu_2519_p4}};

assign ret_V_6_fu_2629_p5 = {{{{d_imm_inst_31_V_fu_2505_p3}, {tmp_fu_2611_p4}}, {d_imm_inst_20_V_fu_2512_p3}}, {tmp_1_fu_2620_p4}};

assign ret_V_7_fu_2419_p1 = data_ram_q0[15:0];

assign ret_V_8_fu_2443_p4 = {{data_ram_q0[31:16]}};

assign ret_V_fu_2587_p4 = {{instruction_reg_3775[31:20]}};

assign rs_fu_2122_p3 = ((e_to_m_d_i_is_r_type_V_fu_354[0:0] == 1'b1) ? e_to_m_rv2_reg_3650 : sext_ln82_fu_2114_p1);

assign rv1_fu_1697_p3 = ((bypass_rs1_V_fu_1623_p2[0:0] == 1'b1) ? select_ln8_fu_1689_p3 : r1_fu_1423_p34);

assign rv2_01_fu_1773_p1 = rv2_1_fu_406[15:0];

assign rv2_0_fu_1769_p1 = rv2_1_fu_406[7:0];

assign select_ln103_fu_2672_p3 = ((e_to_m_d_i_is_lui_V_load_reg_3750[0:0] == 1'b1) ? imm12_fu_2642_p3 : result_15_fu_2666_p2);

assign select_ln49_fu_3053_p3 = ((e_to_f_set_pc_V_fu_2744_p2[0:0] == 1'b1) ? ap_phi_mux_e_to_f_target_pc_1_phi_fu_1018_p10 : add_ln232_fu_3048_p2);

assign select_ln87_fu_2680_p3 = ((e_to_m_d_i_is_load_V_load_reg_3730[0:0] == 1'b1) ? grp_fu_1093_p2 : 32'd0);

assign select_ln8_1_fu_1711_p3 = ((m_bp_2_V_fu_1653_p2[0:0] == 1'b1) ? m_from_e_result_fu_410 : reg_file_31_fu_546);

assign select_ln8_fu_1689_p3 = ((m_bp_1_V_fu_1593_p2[0:0] == 1'b1) ? m_from_e_result_fu_410 : reg_file_31_fu_546);

assign sext_ln38_fu_2760_p1 = b_reg_3944;

assign sext_ln42_fu_2766_p1 = h_reg_3950;

assign sext_ln75_1_fu_2582_p1 = $signed(ret_V_3_fu_2575_p3);

assign sext_ln75_2_fu_2561_p1 = $signed(ret_V_4_fu_2549_p5);

assign sext_ln75_fu_2596_p1 = $signed(ret_V_fu_2587_p4);

assign sext_ln82_fu_2114_p0 = e_to_m_d_i_imm_V_fu_414;

assign sext_ln82_fu_2114_p1 = sext_ln82_fu_2114_p0;

assign shift_V_1_fu_2133_p3 = ((e_to_m_d_i_is_r_type_V_fu_354[0:0] == 1'b1) ? shift_V_fu_2129_p1 : e_to_m_d_i_rs2_V_fu_398);

assign shift_V_fu_2129_p1 = rs_fu_2122_p3[4:0];

assign shl_ln76_1_fu_1831_p3 = {{a01_fu_1735_p1}, {3'd0}};

assign shl_ln76_2_fu_1843_p2 = zext_ln76_fu_1817_p1 << zext_ln76_2_fu_1839_p1;

assign shl_ln76_fu_1825_p2 = 4'd1 << zext_ln76_1_fu_1821_p1;

assign shl_ln79_1_fu_1799_p3 = {{a1_fu_1739_p3}, {4'd0}};

assign shl_ln79_2_fu_1811_p2 = zext_ln79_fu_1777_p1 << zext_ln79_2_fu_1807_p1;

assign shl_ln79_fu_1793_p2 = 4'd3 << zext_ln79_1_fu_1789_p1;

assign taken_branch_V_fu_2108_p2 = (e_to_m_d_i_is_branch_V_fu_326 & ap_phi_mux_cond_V_phi_fu_865_p14);

assign tmp_1_fu_2620_p4 = {{instruction_reg_3775[30:21]}};

assign tmp_2_fu_2566_p4 = {{instruction_reg_3775[31:25]}};

assign tmp_4_fu_2540_p4 = {{instruction_reg_3775[30:25]}};

assign tmp_fu_2611_p4 = {{instruction_reg_3775[19:12]}};

assign trunc_ln3_fu_2238_p4 = {{e_to_m_d_i_imm_V_fu_414[16:1]}};

assign trunc_ln59_fu_1707_p1 = rv1_fu_1697_p3[17:0];

assign trunc_ln81_fu_2118_p0 = e_to_m_d_i_imm_V_fu_414;

assign trunc_ln81_fu_2118_p1 = trunc_ln81_fu_2118_p0[17:0];

assign w_bp_1_V_fu_1617_p2 = (xor_ln32_fu_1611_p2 & icmp_ln1065_3_fu_1605_p2);

assign w_bp_2_V_fu_1677_p2 = (xor_ln37_fu_1671_p2 & icmp_ln1065_5_fu_1665_p2);

assign xor_ln1069_fu_2297_p2 = (icmp_ln1069_3_fu_2291_p2 ^ 1'd1);

assign xor_ln30_fu_1587_p2 = (or_ln31_fu_1575_p2 ^ 1'd1);

assign xor_ln32_fu_1611_p2 = (or_ln33_fu_1599_p2 ^ 1'd1);

assign xor_ln35_fu_1647_p2 = (or_ln36_fu_1635_p2 ^ 1'd1);

assign xor_ln37_fu_1671_p2 = (or_ln38_fu_1659_p2 ^ 1'd1);

assign xor_ln49_fu_3043_p2 = (m_to_w_is_ret_V_load_reg_3760 ^ 1'd1);

assign xor_ln92_1_fu_2309_p2 = (xor_ln92_fu_2303_p2 ^ f_to_e_d_i_is_jal_V_fu_1959_p2);

assign xor_ln92_fu_2303_p2 = (icmp_ln1069_3_fu_2291_p2 ^ icmp_ln1069_2_fu_2285_p2);

assign xor_ln947_1_fu_2872_p2 = (m_to_w_cancel_V_1_reg_815 ^ 1'd1);

assign xor_ln947_fu_2387_p2 = (e_from_e_cancel_V_reg_827 ^ 1'd1);

assign xor_ln94_1_fu_2339_p2 = (f_to_e_d_i_is_jal_V_fu_1959_p2 ^ 1'd1);

assign xor_ln94_fu_2333_p2 = (icmp_ln1069_5_fu_2327_p2 ^ f_to_e_d_i_is_op_imm_V_fu_1977_p2);

assign xor_ln98_fu_2393_p2 = (e_to_m_d_i_is_load_V_fu_318 ^ 1'd1);

assign xor_ln99_fu_2718_p2 = (is_rs2_reg_V_reg_3913 ^ 1'd1);

assign zext_ln106_fu_2656_p1 = r_V_fu_2650_p2;

assign zext_ln109_fu_2693_p1 = npc4_fu_2660_p2;

assign zext_ln110_fu_2749_p1 = ap_phi_mux_e_to_f_target_pc_1_phi_fu_1018_p10;

assign zext_ln11_fu_2804_p1 = result_21_fu_2796_p3;

assign zext_ln17_fu_2763_p1 = $unsigned(b_reg_3944);

assign zext_ln23_fu_3009_p1 = xor_ln947_1_fu_2872_p2;

assign zext_ln51_fu_2191_p1 = shift_V_1_fu_2133_p3;

assign zext_ln53_fu_2187_p1 = result_5_fu_2182_p2;

assign zext_ln55_fu_2178_p1 = result_6_fu_2173_p2;

assign zext_ln587_1_fu_1757_p1 = r_V_4_fu_1747_p4;

assign zext_ln587_fu_1301_p1 = ap_sig_allocacmp_pc_V;

assign zext_ln60_fu_2146_p1 = shift_V_1_fu_2133_p3;

assign zext_ln76_1_fu_1821_p1 = a01_fu_1735_p1;

assign zext_ln76_2_fu_1839_p1 = shl_ln76_1_fu_1831_p3;

assign zext_ln76_fu_1817_p1 = rv2_0_fu_1769_p1;

assign zext_ln79_1_fu_1789_p1 = and_ln_fu_1781_p3;

assign zext_ln79_2_fu_1807_p1 = shl_ln79_1_fu_1799_p3;

assign zext_ln79_fu_1777_p1 = rv2_01_fu_1773_p1;

assign zext_ln86_fu_2688_p1 = npc4_fu_2660_p2;

endmodule //rv32i_pp_ip_rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2
