// SPDX-FileCopyrightText: Â© 2023 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

#include "ttnn/cpp/ttnn/operations/data_movement/bcast/device/bcast_device_operation.hpp"
#include "ttnn/deprecated/tt_dnn/op_library/work_split.hpp"
#include "ttnn/tensor/tensor.hpp"
#include "tt_metal/host_api.hpp"

#include "tt_metal/common/constants.hpp"
#include "tt_metal/detail/util.hpp"


using namespace tt;
using namespace tt::tt_metal;
using namespace	tt::constants;



namespace ttnn::operations::data_movement {
operation::ProgramWithCallbacks bcast_sharded_h(const Tensor &a, const Tensor &b, const Tensor& output, BcastOpMath bcast_math/*, BcastOpDim bcast_dim*/){

    const auto ashape = a.get_legacy_shape();
    const auto bshape = b.get_legacy_shape();
    uint32_t N  = ashape.rank() >= 4 ? ashape[-4] : 1, C  = ashape.rank() >= 3 ? ashape[-3] : 1, H  = ashape[-2], W  = ashape[-1];
    uint32_t bN = bshape.rank() >= 4 ? bshape[-4] : 1, bC = bshape.rank() >= 3 ? bshape[-3] : 1, bH = bshape[-2], bW = bshape[-1];
    uint32_t NC = N*C;


    tt_metal::Program program = tt_metal::CreateProgram();
    Device *device = a.device();

    auto shard_spec = a.shard_spec().value();
    auto all_cores = shard_spec.grid;
    uint32_t ncores = shard_spec.num_cores();


    uint32_t ncores_x = device->compute_with_storage_grid_size().x;

    auto out_shard_spec = output.shard_spec().value();
    TT_FATAL(out_shard_spec.num_cores() == ncores, "Output tensor should have same number of cores {} as input tensor {}", out_shard_spec.num_cores(), ncores);

    auto act_df = tt_metal::datatype_to_dataformat_converter(a.get_dtype());
    auto b_df = tt_metal::datatype_to_dataformat_converter(b.get_dtype());
    auto out_df = tt_metal::datatype_to_dataformat_converter(output.get_dtype());

    uint32_t input_tile_size = tt::tt_metal::detail::TileSize(act_df);
    uint32_t input1_tile_size = tt::tt_metal::detail::TileSize(b_df);
    uint32_t output_tile_size = tt::tt_metal::detail::TileSize(out_df);

    TT_FATAL(input_tile_size == output_tile_size, "Input and output tile size should be same");
    uint32_t shard_size_in_bytes = shard_spec.numel() * a.element_size();

    uint32_t num_tile_per_core = (shard_size_in_bytes + input_tile_size - 1) / TILE_HW; //ceil value
    TT_FATAL(input_tile_size <= shard_size_in_bytes, "Input tile size should be less than shard size");

    uint32_t Wt, Ht;
    if(a.memory_config().memory_layout == TensorMemoryLayout::BLOCK_SHARDED){
        ncores_x = all_cores.ranges().begin()->end_coord.y + 1;
        Wt = shard_spec.shape[1] / TILE_WIDTH;
        Ht = shard_spec.shape[0] / TILE_HEIGHT;
    } else if(a.memory_config().memory_layout == TensorMemoryLayout::WIDTH_SHARDED){
        Wt = shard_spec.shape[1] / TILE_WIDTH;
        Ht = shard_spec.shape[0] / TILE_HEIGHT;
        TT_ASSERT((shard_spec.shape[0] % (bN * TILE_HEIGHT) == 0), "Shard height per batch must be divisible by TILE_HEIGHT {} {} {} ", shard_spec.shape[0], bN, TILE_HEIGHT);
    } else{
        TT_FATAL(false, "Unsupported memory layout");
    }

    TT_ASSERT((shard_spec.shape[0] % TILE_HEIGHT == 0) && (shard_spec.shape[0] % TILE_WIDTH == 0), "Shard shapes must be multiple of TILE_HEIGHT ");

    uint32_t src0_cb_index = CB::c_in0;
    uint32_t aligned_input_tile_nbytes = round_up_to_mul32(input_tile_size); //will have issue if the page is not multiple of 32
    uint32_t in_cb_pagesize = aligned_input_tile_nbytes;
    tt_metal::CircularBufferConfig src0_cb_config = tt_metal::CircularBufferConfig(aligned_input_tile_nbytes * num_tile_per_core,  {{src0_cb_index, act_df}})
                                          .set_page_size(src0_cb_index, in_cb_pagesize)
                                          .set_globally_allocated_address(*a.buffer());
    auto cb_src0 = tt_metal::CreateCircularBuffer(program, all_cores, src0_cb_config);

    uint32_t output_cb_index = CB::c_out0; // output operands start at index 16
    tt_metal::CircularBufferConfig output_cb_config = tt_metal::CircularBufferConfig(aligned_input_tile_nbytes * num_tile_per_core,
                                          {{output_cb_index, out_df}})
                                          .set_page_size(output_cb_index, in_cb_pagesize)
                                          .set_globally_allocated_address(*output.buffer());
    auto out_cb = tt_metal::CreateCircularBuffer(program, all_cores, output_cb_config);

    uint32_t num_input_tiles = (b.get_legacy_shape()[-1] * output.element_size() + TILE_HW - 1)/ TILE_HW;
    uint32_t src1_cb_index = CB::c_in1;
    tt_metal::CircularBufferConfig src1_cb_config = tt_metal::CircularBufferConfig(num_input_tiles * input1_tile_size, {{src1_cb_index, b_df}})
        .set_page_size(src1_cb_index, input1_tile_size);
    auto cb_src1 = tt_metal::CreateCircularBuffer(program, all_cores, src1_cb_config);

    auto src0_buffer = a.buffer();
    auto src1_buffer = b.buffer();
    auto dst_buffer = output.buffer();
    bool src1_is_dram = src1_buffer->buffer_type() == tt_metal::BufferType::DRAM ? 1 : 0;
    std::vector<uint32_t> reader_compile_time_args = {(uint32_t)src0_cb_index, (uint32_t)src1_is_dram};

    bool dst_is_dram = dst_buffer->buffer_type() == tt_metal::BufferType::DRAM ? 1 : 0;
    std::vector<uint32_t> writer_compile_time_args = {(uint32_t)dst_is_dram};

    KernelHandle binary_reader_kernel_id = tt_metal::CreateKernel(
        program,
        "ttnn/cpp/ttnn/operations/data_movement/bcast/device/kernels/dataflow/reader_bcast_h_sharded.cpp",
        all_cores,
        tt_metal::ReaderDataMovementConfig(reader_compile_time_args));

    std::map<std::string, std::string> bcast_defines = bcast_op_utils::get_defines(BcastOpDim::H, bcast_math);
    //const char* compute_name = bcast_op_utils::get_compute_name(BcastOpDim::H));
    auto bcast_kernel_id = tt_metal::CreateKernel(
        program,
        "ttnn/cpp/ttnn/operations/data_movement/bcast/device/kernels/compute/bcast_h.cpp",
        all_cores,
        tt_metal::ComputeConfig{.compile_args = {}, .defines = bcast_defines}
    );

    uint32_t ncores_y = ncores / ncores_x;
    log_debug("ncores {}, ncores_x {}, Wt {}, Ht {}, src0_cb_index {}, src1_cb_index {}, output_cb_index {}, src1_is_dram {}, dst_is_dram {}", ncores, ncores_x, Wt, Ht, src0_cb_index, src1_cb_index, output_cb_index, src1_is_dram, dst_is_dram);
    for (uint32_t i = 0; i < ncores; i++){
        CoreCoord core;
        uint32_t offset = 0;
        uint32_t Ht_per_core = 0;
        if(a.memory_config().memory_layout == TensorMemoryLayout::BLOCK_SHARDED){
            core = {i / ncores_x, i % ncores_x};
            Ht_per_core = Wt * Ht;
            if(shard_spec.orientation == ShardOrientation::ROW_MAJOR){
                offset = Wt * (i / ncores_x) + Wt *  ncores_y * ((i % ncores_x) / (ncores_x/bN));
            }else{
                offset = Wt * (i % ncores_x) + Wt *  ncores_x * ((i / ncores_x) / (ncores_y/bN));
            }
        }  else if(a.memory_config().memory_layout == TensorMemoryLayout::WIDTH_SHARDED){
            core = {i % ncores_x, i / ncores_x};
            if(shard_spec.orientation == ShardOrientation::ROW_MAJOR){
                offset = Wt * (core.x + core.y * ncores_x);
            }else{
                offset = Wt * (ncores_y * core.x + core.y);
                if(core.y == ncores_y){
                    offset = Wt * (ncores_y * ncores_x + core.x);
                }
            }
            Ht_per_core = Ht / bN;
        }
        uint32_t tile_offset = Wt * ncores; //used in multi batch weight for block sharded
        tt_metal::SetRuntimeArgs(
            program,
            binary_reader_kernel_id,
            core,
            {
                b.buffer()->address(), // 0
                Ht, // 1
                Wt, // 2
                offset, // 3
                Ht_per_core, // 4
                tile_offset, //5
            }
        );

        tt_metal::SetRuntimeArgs(
            program,
            bcast_kernel_id,
            core,
            {
                NC, // B
                Ht, // Hbatch  for block shardeshardedt
                Wt,  // Wt
            }
        );
    }

    auto override_runtime_args_callback = [binary_reader_kernel_id, bcast_kernel_id, cb_src0, out_cb, ncores_x](
        const void* operation,
        Program &program,
        const std::vector<Tensor>& input_tensors,
        const std::vector<std::optional<const Tensor>>&,
        const std::vector<Tensor>& output_tensors
    ) {
        auto src_buffer = input_tensors.at(0).buffer();
        auto dst_buffer = output_tensors.at(0).buffer();
        UpdateDynamicCircularBufferAddress(program, cb_src0, *src_buffer);
        UpdateDynamicCircularBufferAddress(program, out_cb, *dst_buffer);
        auto a = input_tensors.at(0);
        auto b = input_tensors.at(1);
        auto shard_spec = a.shard_spec().value();
        auto all_cores = shard_spec.grid;
        uint32_t ncores = shard_spec.num_cores();
        uint32_t Wt = 0, Ht =0;
        const auto ashape = input_tensors.at(0).get_legacy_shape();
        uint32_t N  = ashape[0], C  = ashape[1], H  = ashape[2], W  = ashape[3];
        uint32_t bN = input_tensors.at(1).get_legacy_shape()[0];
        uint32_t NC = N*C;
        if(a.memory_config().memory_layout == TensorMemoryLayout::BLOCK_SHARDED){
            Wt = shard_spec.shape[1] / TILE_WIDTH;
            Ht = shard_spec.shape[0] / TILE_HEIGHT;
        } else if(a.memory_config().memory_layout == TensorMemoryLayout::WIDTH_SHARDED){
            Wt = shard_spec.shape[1] / TILE_WIDTH;
            Ht = shard_spec.shape[0] / TILE_HEIGHT;
        } else{
            TT_FATAL(false, "Unsupported memory layout");
        }
        uint32_t Ht_per_core = 0, ncores_y = ncores / ncores_x;
        for (uint32_t i = 0; i < ncores; i++){
            CoreCoord core;
            uint32_t offset = 0;
            if(a.memory_config().memory_layout == TensorMemoryLayout::BLOCK_SHARDED){
                core = {i / ncores_x, i % ncores_x};
                Ht_per_core = Wt * Ht;
                if(shard_spec.orientation == ShardOrientation::ROW_MAJOR){
                    offset = Wt * (i / ncores_x) + Wt *  ncores_y * ((i % ncores_x) / (ncores_x/bN));
                }else{
                    offset = Wt * (i % ncores_x) + Wt *  ncores_x * ((i / ncores_x) / (ncores_y/bN));
                }
            }  else if(a.memory_config().memory_layout == TensorMemoryLayout::WIDTH_SHARDED){
                core = {i % ncores_x, i / ncores_x};
                if(shard_spec.orientation == ShardOrientation::ROW_MAJOR){
                    offset = Wt * (core.x + core.y * ncores_x);
                }else{
                    offset = Wt * (ncores_y * core.x + core.y);
                    if(core.y == ncores_y){
                        offset = Wt * (ncores_y * ncores_x + core.x);
                    }
                }
                Ht_per_core = Ht / bN;
            }
            uint32_t tile_offset = Wt * ncores;

            tt_metal::SetRuntimeArgs(
                program,
                binary_reader_kernel_id,
                core,
                {
                    b.buffer()->address(), // 0
                    Ht, // 1
                    Wt, // 2
                    offset, // 3
                    Ht_per_core, // 4
                    tile_offset, //5
                }
            );

            tt_metal::SetRuntimeArgs(
                program,
                bcast_kernel_id,
                core,
                {
                    NC, // B
                    Ht, // Ht
                    Wt,  // Wt
                }
            );
        }
    };

    return {.program=std::move(program), .override_runtime_arguments_callback=override_runtime_args_callback};
}


} // ttnn::operations::data_movement
