!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	mt8167/videox/primary_display.c	1426;"	d	file:
AAL0_CLK_NAMING	common/aal30/ddp_aal.c	59;"	d	file:
AAL0_CLK_NAMING	common/aal30/ddp_aal.c	61;"	d	file:
AAL0_MODULE_NAMING	common/aal20/ddp_aal.c	55;"	d	file:
AAL0_MODULE_NAMING	common/aal20/ddp_aal.c	57;"	d	file:
AAL0_MODULE_NAMING	common/aal30/ddp_aal.c	53;"	d	file:
AAL0_MODULE_NAMING	common/aal30/ddp_aal.c	55;"	d	file:
AAL0_OFFSET	common/aal30/ddp_aal.c	100;"	d	file:
AAL1_OFFSET	common/aal30/ddp_aal.c	101;"	d	file:
AAL_DBG	common/aal20/ddp_aal.c	70;"	d	file:
AAL_DBG	common/aal30/ddp_aal.c	75;"	d	file:
AAL_DRE_POINT_NUM	include/ddp_aal.h	18;"	d
AAL_ERR	common/aal20/ddp_aal.c	68;"	d	file:
AAL_ERR	common/aal30/ddp_aal.c	73;"	d	file:
AAL_HIST_BIN	include/ddp_aal.h	17;"	d
AAL_MAX_HIST_COUNT	common/aal30/ddp_aal.c	151;"	d	file:
AAL_NOTICE	common/aal20/ddp_aal.c	69;"	d	file:
AAL_NOTICE	common/aal30/ddp_aal.c	74;"	d	file:
AAL_REFRESH_17MS	include/ddp_aal.h	/^	AAL_REFRESH_17MS = 17,$/;"	e	enum:DISP_AAL_REFRESH_LATENCY
AAL_REFRESH_33MS	include/ddp_aal.h	/^	AAL_REFRESH_33MS = 33$/;"	e	enum:DISP_AAL_REFRESH_LATENCY
AAL_SERVICE_FORCE_UPDATE	include/ddp_aal.h	20;"	d
AAL_SUPPORT_PARTIAL_UPDATE	common/aal20/ddp_aal.c	61;"	d	file:
AAL_SUPPORT_PARTIAL_UPDATE	common/aal30/ddp_aal.c	66;"	d	file:
AAL_TLOG	common/aal20/ddp_aal.c	905;"	d	file:
AAL_TLOG	common/aal30/ddp_aal.c	1248;"	d	file:
AAL_TOTAL_MODULE_NUM	common/aal30/ddp_aal.c	104;"	d	file:
AAL_TOTAL_MODULE_NUM	common/aal30/ddp_aal.c	113;"	d	file:
AAL_UPDATE_HIST	common/aal30/ddp_aal.c	/^enum AAL_UPDATE_HIST {$/;"	g	file:
ABS	common/od10/ddp_od.c	70;"	d	file:
ABTC_POST_FIX	common/od10/ddp_od_reg.h	353;"	d
ADDCON_DBG_FLD_L0_WIN_HIT	mt8167/dispsys/ddp_reg.h	2223;"	d
ADDCON_DBG_FLD_L1_WIN_HIT	mt8167/dispsys/ddp_reg.h	2222;"	d
ADDCON_DBG_FLD_L2_WIN_HIT	mt8167/dispsys/ddp_reg.h	2220;"	d
ADDCON_DBG_FLD_L3_WIN_HIT	mt8167/dispsys/ddp_reg.h	2219;"	d
ADDCON_DBG_FLD_ROI_X	mt8167/dispsys/ddp_reg.h	2224;"	d
ADDCON_DBG_FLD_ROI_Y	mt8167/dispsys/ddp_reg.h	2221;"	d
ADDR_X	common/od10/ddp_od_reg.h	82;"	d
ADDR_Y	common/od10/ddp_od_reg.h	81;"	d
ADDR_YX	common/od10/ddp_od_reg.h	83;"	d
AD_DSI0_GPI0_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI0_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI1_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI1_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI2_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI2_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI3_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI3_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI4_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI4_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI5_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI5_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI6_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI6_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_GPI7_OUT	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_GPI7_OUT:1;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
AD_DSI0_MPPLL_SDM_PWR_ACK	mt8167/dispsys/ddp_reg.h	/^	unsigned AD_DSI0_MPPLL_SDM_PWR_ACK:1;$/;"	m	struct:MIPITX_DSI_PLL_PWR_REG
ALBUF2_DLY	common/od10/ddp_od_reg.h	40;"	d
ALIGN_TO	common/mtkfb.c	78;"	d	file:
ALIGN_TO	common/mtkfb_dummy.c	48;"	d	file:
ALIGN_TO	common/wdma10/ddp_wdma.c	27;"	d	file:
ALIGN_TO	common/wdma20/ddp_wdma.c	27;"	d	file:
ALIGN_TO	mt8167/dispsys/ddp_wdma_ex.c	53;"	d	file:
ALIGN_TO	mt8167/videox/disp_drv_platform.h	43;"	d
ALIGN_TO	mt8167/videox/mtkfb.c	81;"	d	file:
ALIGN_TO	mt8167/videox/primary_display.c	148;"	d	file:
ALIGN_TO	mtdummy/mtkfb.c	48;"	d	file:
ALL_LAYER_DISABLE_STEP	mt8167/videox/primary_display.c	/^unsigned int ALL_LAYER_DISABLE_STEP;$/;"	v
ALPHA_FLD_A_SEL	mt8167/dispsys/ddp_reg.h	2439;"	d
ALPHA_FLD_A_VALUE	mt8167/dispsys/ddp_reg.h	2440;"	d
APMIXED_LVDSPLL	mt8167/dispsys/ddp_drv.h	/^	APMIXED_LVDSPLL,$/;"	e	enum:eDDP_CLK_ID
APMIXED_TVDPLL	mt8167/dispsys/ddp_drv.h	/^	APMIXED_TVDPLL,$/;"	e	enum:eDDP_CLK_ID
ASSERT	common/mtkfb_fence.c	61;"	d	file:
ASSERT	mt8167/dispsys/ddp_log.h	193;"	d
ASSERT_LAYER	mt8167/videox/primary_display.h	30;"	d
ASYNC_ECO_DISABLE	common/od10/ddp_od_reg.h	372;"	d
ASYNC_OPT	common/od10/ddp_od_reg.h	380;"	d
AS_UINT32	mt8167/dispsys/ddp_reg.h	1101;"	d
AUTO_DET_CSKIP	common/od10/ddp_od_reg.h	406;"	d
AUTO_Y5_HYST	common/od10/ddp_od_reg.h	336;"	d
AUTO_Y5_MODE	common/od10/ddp_od_reg.h	335;"	d
AUTO_Y5_NO_8B	common/od10/ddp_od_reg.h	339;"	d
AUTO_Y5_NUM	common/od10/ddp_od_reg.h	342;"	d
AUTO_Y5_NUM_1	common/od10/ddp_od_reg.h	415;"	d
AUTO_Y5_SEL	common/od10/ddp_od_reg.h	337;"	d
AdaptiveBlackEffect	mt8167/dispsys/ddp_drv.h	/^	AdaptiveBlackEffect,$/;"	e	enum:PQ_DC_index_t
AdaptiveWhiteEffect	mt8167/dispsys/ddp_drv.h	/^	AdaptiveWhiteEffect,$/;"	e	enum:PQ_DC_index_t
B0_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B0_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B1_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B1_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B2_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B2_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B3_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B3_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B4_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B4_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B5_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B5_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B6_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B6_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
B7_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B7_SEL:3;$/;"	m	struct:LVDS_REG_B_SEL
BACKLIGHT_SIZE	mt8167/videox/disp_lcm.c	188;"	d	file:
BACKUP_DPI_REG_OFFSETS	mt8167/dispsys/ddp_dpi.c	/^const uint32_t BACKUP_DPI_REG_OFFSETS[] = {$/;"	v
BG_B	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_B:8;$/;"	m	struct:DPI_REG_BG_COLOR
BG_BOT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_BOT:13;$/;"	m	struct:DPI_REG_BG_VCNTL
BG_COLOR	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_BG_COLOR BG_COLOR;	\/* 0038 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_BG_COLOR
BG_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_EN:1;$/;"	m	struct:DPI_REG_CNTL
BG_G	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_G:8;$/;"	m	struct:DPI_REG_BG_COLOR
BG_HCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_BG_HCNTL BG_HCNTL;	\/* 0030 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_BG_HCNTL
BG_LEFT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_LEFT:13;$/;"	m	struct:DPI_REG_BG_HCNTL
BG_R	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_R:8;$/;"	m	struct:DPI_REG_BG_COLOR
BG_RIGHT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_RIGHT:13;$/;"	m	struct:DPI_REG_BG_HCNTL
BG_TOP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BG_TOP:13;$/;"	m	struct:DPI_REG_BG_VCNTL
BG_VCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_BG_VCNTL BG_VCNTL;	\/* 0034 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_BG_VCNTL
BIST_ENABLE	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_ENABLE:1;$/;"	m	struct:DSI_BIST_CON_REG
BIST_FIX_PATTERN	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_FIX_PATTERN:1;$/;"	m	struct:DSI_BIST_CON_REG
BIST_HS_FREE	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_HS_FREE:1;$/;"	m	struct:DSI_BIST_CON_REG
BIST_LANE_NUM	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_LANE_NUM:4;$/;"	m	struct:DSI_BIST_CON_REG
BIST_MODE	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_MODE:1;$/;"	m	struct:DSI_BIST_CON_REG
BIST_SPC_PATTERN	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_SPC_PATTERN:1;$/;"	m	struct:DSI_BIST_CON_REG
BIST_TIMING	mt8167/dispsys/ddp_reg.h	/^	unsigned BIST_TIMING:8;$/;"	m	struct:DSI_BIST_CON_REG
BIT_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BIT_SWAP:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
BIT_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned BIT_SWAP:1;$/;"	m	struct:LVDS_REG_CH_SWAP
BLANK_B	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned BLANK_B:8;$/;"	m	struct:DPI_REG_BLANK_CODE_SET
BLANK_CODE_EN	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned BLANK_CODE_EN:1;$/;"	m	struct:DPI_REG_BLANK_CODE_SET
BLANK_CODE_SET	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_BLANK_CODE_SET BLANK_CODE_SET;	\/* 00b0*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_BLANK_CODE_SET
BLANK_G	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned BLANK_G:8;$/;"	m	struct:DPI_REG_BLANK_CODE_SET
BLANK_PAD_OPT	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned BLANK_PAD_OPT:1;$/;"	m	struct:DPI_REG_BLANK_CODE_SET
BLANK_R	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned BLANK_R:8;$/;"	m	struct:DPI_REG_BLANK_CODE_SET
BLLP_WC	mt8167/dispsys/ddp_reg.h	/^	unsigned BLLP_WC:12;$/;"	m	struct:DSI_BLLP_WC_REG
BLOCK_STA_CNT	common/od10/ddp_od_reg.h	688;"	d
BLOCK_STA_SEL	common/od10/ddp_od_reg.h	365;"	d
BRIGHTNESS	mt8167/dispsys/ddp_drv.h	/^	unsigned int BRIGHTNESS;$/;"	m	struct:DISPLAY_COLOR_REG
BRIGHTNESS	mt8167/dispsys/ddp_drv.h	/^	unsigned int BRIGHTNESS[BRIGHTNESS_SIZE];$/;"	m	struct:DISPLAY_PQ_T
BRIGHTNESS_SIZE	mt8167/dispsys/ddp_drv.h	77;"	d
BTA	mt8167/dispsys/ddp_dsi.h	/^	unsigned BTA:1;$/;"	m	struct:DSI_CMDQ_CONFG
BTATO_RST	mt8167/dispsys/ddp_reg.h	/^	unsigned BTATO_RST:1;$/;"	m	struct:DSI_PHY_CON_REG
BTC_8B	common/od10/ddp_od_reg.h	681;"	d
BTC_ERR_CNT	common/od10/ddp_od_reg.h	27;"	d
BUFFER_STATE	common/mtkfb_fence.h	/^enum BUFFER_STATE {$/;"	g
BUF_CON1_FLD_FIFO_PSEUDO_SIZE	mt8167/dispsys/ddp_reg.h	2444;"	d
BUF_CON1_FLD_FRAME_END_ULTRA	mt8167/dispsys/ddp_reg.h	2442;"	d
BUF_CON1_FLD_ISSUE_REQ_TH	mt8167/dispsys/ddp_reg.h	2443;"	d
BUF_CON1_FLD_ULTRA_ENABLE	mt8167/dispsys/ddp_reg.h	2441;"	d
BUF_CON2_FLD_PRE_ULTRA_TH_HIGH_OFS	mt8167/dispsys/ddp_reg.h	2446;"	d
BUF_CON2_FLD_PRE_ULTRA_TH_LOW	mt8167/dispsys/ddp_reg.h	2448;"	d
BUF_CON2_FLD_ULTRA_TH_HIGH_OFS	mt8167/dispsys/ddp_reg.h	2445;"	d
BUF_CON2_FLD_ULTRA_TH_LOW_OFS	mt8167/dispsys/ddp_reg.h	2447;"	d
BUF_UNDERRUN	mt8167/dispsys/ddp_reg.h	/^	unsigned BUF_UNDERRUN:1;$/;"	m	struct:DSI_STATUS_REG
BUSY	mt8167/dispsys/ddp_reg.h	/^	unsigned BUSY:1;$/;"	m	struct:DSI_INT_STATUS_REG
BYPASS_ALL	common/od10/ddp_od_reg.h	23;"	d
BYPASS_ALL_SYNC_V	common/od10/ddp_od_reg.h	424;"	d
BYTE_ORDER	mt8167/dispsys/ddp_dpi.h	/^		unsigned BYTE_ORDER:1;$/;"	m	struct:LCD_REG_WROI_CON
B_MASK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B_MASK:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
B_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B_SEL:2;$/;"	m	struct:LVDS_REG_DATA_SRC
B_SRC_VAL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned B_SRC_VAL:8;$/;"	m	struct:LVDS_REG_DATA_SRC
BlackEffectEnable	mt8167/dispsys/ddp_drv.h	/^	BlackEffectEnable = 0,$/;"	e	enum:PQ_DC_index_t
BlackEffectLevel	mt8167/dispsys/ddp_drv.h	/^	BlackEffectLevel,$/;"	e	enum:PQ_DC_index_t
BlackEffectParam1	mt8167/dispsys/ddp_drv.h	/^	BlackEffectParam1,$/;"	e	enum:PQ_DC_index_t
BlackEffectParam2	mt8167/dispsys/ddp_drv.h	/^	BlackEffectParam2,$/;"	e	enum:PQ_DC_index_t
BlackEffectParam3	mt8167/dispsys/ddp_drv.h	/^	BlackEffectParam3,$/;"	e	enum:PQ_DC_index_t
BlackEffectParam4	mt8167/dispsys/ddp_drv.h	/^	BlackEffectParam4,$/;"	e	enum:PQ_DC_index_t
BlackRegionGain1	mt8167/dispsys/ddp_drv.h	/^	BlackRegionGain1,$/;"	e	enum:PQ_DC_index_t
BlackRegionGain2	mt8167/dispsys/ddp_drv.h	/^	BlackRegionGain2,$/;"	e	enum:PQ_DC_index_t
BlackRegionRange	mt8167/dispsys/ddp_drv.h	/^	BlackRegionRange,$/;"	e	enum:PQ_DC_index_t
C00_FLD_C00	mt8167/dispsys/ddp_reg.h	2450;"	d
C00_FLD_C01	mt8167/dispsys/ddp_reg.h	2449;"	d
C00_FLD_DISP_RDMA_C00	mt8167/dispsys/ddp_reg.h	2319;"	d
C01_FLD_DISP_RDMA_C01	mt8167/dispsys/ddp_reg.h	2320;"	d
C02_FLD_C02	mt8167/dispsys/ddp_reg.h	2451;"	d
C02_FLD_DISP_RDMA_C02	mt8167/dispsys/ddp_reg.h	2321;"	d
C0_OFFSET	common/color20/ddp_color.h	38;"	d
C10_FLD_C10	mt8167/dispsys/ddp_reg.h	2453;"	d
C10_FLD_C11	mt8167/dispsys/ddp_reg.h	2452;"	d
C10_FLD_DISP_RDMA_C10	mt8167/dispsys/ddp_reg.h	2322;"	d
C11_FLD_DISP_RDMA_C11	mt8167/dispsys/ddp_reg.h	2323;"	d
C12_FLD_C12	mt8167/dispsys/ddp_reg.h	2454;"	d
C12_FLD_DISP_RDMA_C12	mt8167/dispsys/ddp_reg.h	2324;"	d
C1_OFFSET	common/color20/ddp_color.h	39;"	d
C20_FLD_C20	mt8167/dispsys/ddp_reg.h	2456;"	d
C20_FLD_C21	mt8167/dispsys/ddp_reg.h	2455;"	d
C20_FLD_DISP_RDMA_C20	mt8167/dispsys/ddp_reg.h	2325;"	d
C21_FLD_DISP_RDMA_C21	mt8167/dispsys/ddp_reg.h	2326;"	d
C22_FLD_C22	mt8167/dispsys/ddp_reg.h	2457;"	d
C22_FLD_DISP_RDMA_C22	mt8167/dispsys/ddp_reg.h	2327;"	d
C2V_SWITCH_ON	mt8167/dispsys/ddp_reg.h	/^	unsigned C2V_SWITCH_ON:1;$/;"	m	struct:DSI_MODE_CTRL_REG
CABC_00	common/aal20/ddp_aal.c	/^	unsigned int CABC_00;$/;"	m	struct:aal_backup	file:
CABC_00	common/aal30/ddp_aal.c	/^	unsigned int CABC_00;$/;"	m	struct:aal_backup	file:
CABC_02	common/aal20/ddp_aal.c	/^	unsigned int CABC_02;$/;"	m	struct:aal_backup	file:
CABC_02	common/aal30/ddp_aal.c	/^	unsigned int CABC_02;$/;"	m	struct:aal_backup	file:
CABC_GAINLMT	common/aal20/ddp_aal.c	/^	unsigned int CABC_GAINLMT[11];$/;"	m	struct:aal_backup	file:
CABC_GAINLMT	common/aal20/ddp_aal.c	465;"	d	file:
CABC_GAINLMT	common/aal30/ddp_aal.c	/^	unsigned int CABC_GAINLMT[11];$/;"	m	struct:aal_backup	file:
CABC_GAINLMT	common/aal30/ddp_aal.c	730;"	d	file:
CB_DELSEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CB_DELSEL:1;$/;"	m	struct:DPI_REG_YUV422_SETTING
CCORR0_BASE_NAMING	common/corr10/ddp_gamma.c	387;"	d	file:
CCORR0_BASE_NAMING	common/corr10/ddp_gamma.c	390;"	d	file:
CCORR0_CLK_NAMING	common/corr10/ddp_gamma.c	395;"	d	file:
CCORR0_CLK_NAMING	common/corr10/ddp_gamma.c	397;"	d	file:
CCORR0_MODULE_NAMING	common/corr10/ddp_gamma.c	388;"	d	file:
CCORR0_MODULE_NAMING	common/corr10/ddp_gamma.c	391;"	d	file:
CCORR0_OFFSET	common/corr10/ddp_gamma.c	406;"	d	file:
CCORR1_OFFSET	common/corr10/ddp_gamma.c	409;"	d	file:
CCORR_0_FLD_CCORR_C00	mt8167/dispsys/ddp_reg.h	1838;"	d
CCORR_0_FLD_CCORR_C01	mt8167/dispsys/ddp_reg.h	1839;"	d
CCORR_1_FLD_CCORR_C02	mt8167/dispsys/ddp_reg.h	1840;"	d
CCORR_1_FLD_CCORR_C10	mt8167/dispsys/ddp_reg.h	1841;"	d
CCORR_2_FLD_CCORR_C11	mt8167/dispsys/ddp_reg.h	1842;"	d
CCORR_2_FLD_CCORR_C12	mt8167/dispsys/ddp_reg.h	1843;"	d
CCORR_3_FLD_CCORR_C20	mt8167/dispsys/ddp_reg.h	1844;"	d
CCORR_3_FLD_CCORR_C21	mt8167/dispsys/ddp_reg.h	1845;"	d
CCORR_4_FLD_CCORR_C22	mt8167/dispsys/ddp_reg.h	1846;"	d
CCORR_CFG_FLD_CCORR_ENGINE_EN	mt8167/dispsys/ddp_reg.h	1795;"	d
CCORR_CFG_FLD_CCORR_GAMMA_OFF	mt8167/dispsys/ddp_reg.h	1794;"	d
CCORR_CFG_FLD_CHKSUM_EN	mt8167/dispsys/ddp_reg.h	1793;"	d
CCORR_CFG_FLD_CHKSUM_SEL	mt8167/dispsys/ddp_reg.h	1792;"	d
CCORR_COEF	mt8167/dispsys/ddp_drv.h	/^	unsigned int  CCORR_COEF[CCORR_COEF_CNT][3][3];$/;"	m	struct:DISPLAY_PQ_T
CCORR_COEF_CNT	mt8167/dispsys/ddp_drv.h	86;"	d
CCORR_DBG	common/corr10/ddp_gamma.c	49;"	d	file:
CCORR_ERR	common/corr10/ddp_gamma.c	47;"	d	file:
CCORR_NOTICE	common/corr10/ddp_gamma.c	48;"	d	file:
CCORR_REG	common/corr10/ddp_gamma.c	474;"	d	file:
CCORR_SIZE_FLD_HSIZE	mt8167/dispsys/ddp_reg.h	1790;"	d
CCORR_SIZE_FLD_VSIZE	mt8167/dispsys/ddp_reg.h	1791;"	d
CCORR_SUPPORT_PARTIAL_UPDATE	common/corr10/ddp_gamma.c	403;"	d	file:
CCORR_TOTAL_MODULE_NUM	common/corr10/ddp_gamma.c	408;"	d	file:
CCORR_TOTAL_MODULE_NUM	common/corr10/ddp_gamma.c	414;"	d	file:
CFG_FLD_CCORR_EN	mt8167/dispsys/ddp_reg.h	1827;"	d
CFG_FLD_CCORR_GAMMA_OFF	mt8167/dispsys/ddp_reg.h	1826;"	d
CFG_FLD_CHKSUM_EN	mt8167/dispsys/ddp_reg.h	1825;"	d
CFG_FLD_CHKSUM_SEL	mt8167/dispsys/ddp_reg.h	1824;"	d
CFG_FLD_CT_EN	mt8167/dispsys/ddp_reg.h	2430;"	d
CFG_FLD_DEBUG_SEL	mt8167/dispsys/ddp_reg.h	2424;"	d
CFG_FLD_DITHER_EN	mt8167/dispsys/ddp_reg.h	1828;"	d
CFG_FLD_DNSP_SEL	mt8167/dispsys/ddp_reg.h	2427;"	d
CFG_FLD_EXT_MTX_EN	mt8167/dispsys/ddp_reg.h	2428;"	d
CFG_FLD_GAMMA_LUT_EN	mt8167/dispsys/ddp_reg.h	1829;"	d
CFG_FLD_INT_MTX_SEL	mt8167/dispsys/ddp_reg.h	2425;"	d
CFG_FLD_OUT_FORMAT	mt8167/dispsys/ddp_reg.h	2431;"	d
CFG_FLD_RELAY_MODE	mt8167/dispsys/ddp_reg.h	1830;"	d
CFG_FLD_SWAP	mt8167/dispsys/ddp_reg.h	2426;"	d
CFG_FLD_VERTICAL_AVG	mt8167/dispsys/ddp_reg.h	2429;"	d
CFG_MAIN_FLD_ALLBP	mt8167/dispsys/ddp_reg.h	1395;"	d
CFG_MAIN_FLD_C2PBP	mt8167/dispsys/ddp_reg.h	1400;"	d
CFG_MAIN_FLD_COLOR_DBUF_EN	mt8167/dispsys/ddp_reg.h	1392;"	d
CFG_MAIN_FLD_C_PP_CM_DBG_SEL	mt8167/dispsys/ddp_reg.h	1393;"	d
CFG_MAIN_FLD_HEBP	mt8167/dispsys/ddp_reg.h	1396;"	d
CFG_MAIN_FLD_M_DISP_RESET	mt8167/dispsys/ddp_reg.h	1391;"	d
CFG_MAIN_FLD_M_REG_RESET	mt8167/dispsys/ddp_reg.h	1390;"	d
CFG_MAIN_FLD_P2CBP	mt8167/dispsys/ddp_reg.h	1399;"	d
CFG_MAIN_FLD_SEBP	mt8167/dispsys/ddp_reg.h	1397;"	d
CFG_MAIN_FLD_SEQ_SEL	mt8167/dispsys/ddp_reg.h	1394;"	d
CFG_MAIN_FLD_YEBP	mt8167/dispsys/ddp_reg.h	1398;"	d
CH0_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CH0_SEL:3;$/;"	m	struct:LVDS_REG_CH_SWAP
CH1_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CH1_SEL:3;$/;"	m	struct:LVDS_REG_CH_SWAP
CH2_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CH2_SEL:3;$/;"	m	struct:LVDS_REG_CH_SWAP
CH3_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CH3_SEL:3;$/;"	m	struct:LVDS_REG_CH_SWAP
CHECK_NEWLINE	mt8167/videox/mtkfb_console.c	134;"	d	file:
CHECK_RET	common/mtkfb.c	102;"	d	file:
CHECK_RET	mt8167/videox/mtkfb.c	105;"	d	file:
CHECK_SUM	mt8167/dispsys/ddp_reg.h	/^	unsigned CHECK_SUM:16;$/;"	m	struct:DSI_CKSM_OUT_REG
CHG_Q_FREQ	common/od10/ddp_od_reg.h	520;"	d
CHKSUM	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_CHKSUM CHKSUM;	\/* 0048 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_CHKSUM
CHKSUM	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CHKSUM:24;$/;"	m	struct:DPI_REG_CHKSUM
CHKSUM_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CHKSUM_EN:1;$/;"	m	struct:DPI_REG_CHKSUM
CHKSUM_FLD_CHKSUM	mt8167/dispsys/ddp_reg.h	1835;"	d
CHKSUM_RDY	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CHKSUM_RDY:1;$/;"	m	struct:DPI_REG_CHKSUM
CH_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CH_SWAP:3;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
CL	mt8167/dispsys/ddp_dsi.h	/^	unsigned CL:1;$/;"	m	struct:DSI_CMDQ_CONFG
CLIP_COORD_FLD_X_COORD	mt8167/dispsys/ddp_reg.h	2437;"	d
CLIP_COORD_FLD_Y_COORD	mt8167/dispsys/ddp_reg.h	2436;"	d
CLIP_SIZE_FLD_HEIGHT	mt8167/dispsys/ddp_reg.h	2434;"	d
CLIP_SIZE_FLD_WIDTH	mt8167/dispsys/ddp_reg.h	2435;"	d
CLK_HS_EXIT	include/fbconfig_kdebug.h	/^	CLK_HS_EXIT = 12,$/;"	e	enum:MIPI_SETTING_TYPE
CLK_HS_EXIT	mt8167/dispsys/ddp_reg.h	/^	unsigned char CLK_HS_EXIT;$/;"	m	struct:DSI_PHY_TIMCON3_REG
CLK_HS_POST	include/fbconfig_kdebug.h	/^	CLK_HS_POST = 11,$/;"	e	enum:MIPI_SETTING_TYPE
CLK_HS_POST	mt8167/dispsys/ddp_reg.h	/^	unsigned char CLK_HS_POST;$/;"	m	struct:DSI_PHY_TIMCON3_REG
CLK_HS_PRPR	include/fbconfig_kdebug.h	/^	CLK_HS_PRPR = 10,$/;"	e	enum:MIPI_SETTING_TYPE
CLK_HS_PRPR	mt8167/dispsys/ddp_reg.h	/^	unsigned char CLK_HS_PRPR;$/;"	m	struct:DSI_PHY_TIMCON3_REG
CLK_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CLK_POL:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
CLK_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CLK_SEL:3;$/;"	m	struct:LVDS_REG_CH_SWAP
CLK_TRAIL	include/fbconfig_kdebug.h	/^	CLK_TRAIL = 8,$/;"	e	enum:MIPI_SETTING_TYPE
CLK_TRAIL	mt8167/dispsys/ddp_reg.h	/^	unsigned char CLK_TRAIL;$/;"	m	struct:DSI_PHY_TIMCON2_REG
CLK_ZERO	include/fbconfig_kdebug.h	/^	CLK_ZERO = 7,$/;"	e	enum:MIPI_SETTING_TYPE
CLK_ZERO	mt8167/dispsys/ddp_reg.h	/^	unsigned char CLK_ZERO;$/;"	m	struct:DSI_PHY_TIMCON2_REG
CLPF_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CLPF_EN:1;$/;"	m	struct:DPI_REG_CNTL
CLPF_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_CLPF_SETTING CLPF_SETTING;	\/* 0094 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_CLPF_SETTING
CLPF_TYPE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CLPF_TYPE:2;$/;"	m	struct:DPI_REG_CLPF_SETTING
CL_16BITS	mt8167/dispsys/ddp_dsi.h	/^	CL_16BITS = 1,$/;"	e	enum:DSI_CMDQ_CL
CL_8BITS	mt8167/dispsys/ddp_dsi.h	/^	CL_8BITS = 0,$/;"	e	enum:DSI_CMDQ_CL
CMDQ_AFTER_STREAM_EOF	mt8167/dispsys/ddp_hal.h	/^	CMDQ_AFTER_STREAM_EOF,$/;"	e	enum:CMDQ_STATE
CMDQ_AFTER_STREAM_SOF	mt8167/dispsys/ddp_hal.h	/^	CMDQ_AFTER_STREAM_SOF,$/;"	e	enum:CMDQ_STATE
CMDQ_BEFORE_STREAM_SOF	mt8167/dispsys/ddp_hal.h	/^	CMDQ_BEFORE_STREAM_SOF,$/;"	e	enum:CMDQ_STATE
CMDQ_CHECK_IDLE_AFTER_STREAM_EOF	mt8167/dispsys/ddp_hal.h	/^	CMDQ_CHECK_IDLE_AFTER_STREAM_EOF,$/;"	e	enum:CMDQ_STATE
CMDQ_DISABLE	mt8167/dispsys/ddp_hal.h	/^	CMDQ_DISABLE = 0,$/;"	e	enum:CMDQ_SWITCH
CMDQ_DSI_LFR_MODE	mt8167/dispsys/ddp_hal.h	/^	CMDQ_DSI_LFR_MODE,$/;"	e	enum:CMDQ_STATE
CMDQ_DSI_RESET	mt8167/dispsys/ddp_hal.h	/^	CMDQ_DSI_RESET,$/;"	e	enum:CMDQ_STATE
CMDQ_ENABLE	mt8167/dispsys/ddp_hal.h	/^	CMDQ_ENABLE$/;"	e	enum:CMDQ_SWITCH
CMDQ_ESD_ALLC_SLOT	mt8167/dispsys/ddp_hal.h	/^	CMDQ_ESD_ALLC_SLOT,$/;"	e	enum:CMDQ_STATE
CMDQ_ESD_CHECK_CMP	mt8167/dispsys/ddp_hal.h	/^	CMDQ_ESD_CHECK_CMP,$/;"	e	enum:CMDQ_STATE
CMDQ_ESD_CHECK_READ	mt8167/dispsys/ddp_hal.h	/^	CMDQ_ESD_CHECK_READ,$/;"	e	enum:CMDQ_STATE
CMDQ_ESD_FREE_SLOT	mt8167/dispsys/ddp_hal.h	/^	CMDQ_ESD_FREE_SLOT,$/;"	e	enum:CMDQ_STATE
CMDQ_SIZE	mt8167/dispsys/ddp_reg.h	/^	unsigned CMDQ_SIZE:6;$/;"	m	struct:DSI_CMDQ_CTRL_REG
CMDQ_START_VDO_MODE	mt8167/dispsys/ddp_hal.h	/^	CMDQ_START_VDO_MODE,$/;"	e	enum:CMDQ_STATE
CMDQ_STATE	mt8167/dispsys/ddp_hal.h	/^enum CMDQ_STATE {$/;"	g
CMDQ_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned CMDQ_STATE:6;$/;"	m	struct:DSI_STATE_DBG6_REG
CMDQ_STOP_VDO_MODE	mt8167/dispsys/ddp_hal.h	/^	CMDQ_STOP_VDO_MODE,$/;"	e	enum:CMDQ_STATE
CMDQ_SWITCH	mt8167/dispsys/ddp_hal.h	/^enum CMDQ_SWITCH {$/;"	g
CMDQ_WAIT_STREAM_EOF_EVENT	mt8167/dispsys/ddp_hal.h	/^	CMDQ_WAIT_STREAM_EOF_EVENT,$/;"	e	enum:CMDQ_STATE
CMD_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned CMD_DONE:1;$/;"	m	struct:DSI_INT_ENABLE_REG
CMD_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned CMD_DONE:1;$/;"	m	struct:DSI_INT_STATUS_REG
CMTRL_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned CMTRL_STATE:14;$/;"	m	struct:DSI_STATE_DBG6_REG
CM_DATA_0	mt8167/dispsys/ddp_reg.h	/^	unsigned CM_DATA_0:8;$/;"	m	struct:DSI_VM_CMD_CON_REG
CM_DATA_1	mt8167/dispsys/ddp_reg.h	/^	unsigned CM_DATA_1:8;$/;"	m	struct:DSI_VM_CMD_CON_REG
CM_DATA_ID	mt8167/dispsys/ddp_reg.h	/^	unsigned CM_DATA_ID:8;$/;"	m	struct:DSI_VM_CMD_CON_REG
CNTL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_CNTL CNTL;	\/* 0010 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_CNTL
COLOR_DBG	common/color20/ddp_color.c	949;"	d	file:
COLOR_ERR	common/color20/ddp_color.c	948;"	d	file:
COLOR_ID_0	common/color20/ddp_color.h	/^	COLOR_ID_0 = 0,$/;"	e	enum:__anon7
COLOR_ID_1	common/color20/ddp_color.h	/^	COLOR_ID_1 = 1,$/;"	e	enum:__anon7
COLOR_MODE	common/color20/ddp_color.h	123;"	d
COLOR_MODE	common/color20/ddp_color.h	125;"	d
COLOR_MODE	common/color20/ddp_color.h	127;"	d
COLOR_MODE	common/color20/ddp_color.h	129;"	d
COLOR_NLOG	common/color20/ddp_color.c	951;"	d	file:
COLOR_SPACE_T	mt8167/dispsys/ddp_dpi.h	/^	enum COLOR_SPACE_T {$/;"	g
COLOR_SUPPORT_PARTIAL_UPDATE	common/color20/ddp_color.c	46;"	d	file:
COLOR_TUNING_INDEX	mt8167/dispsys/ddp_drv.h	70;"	d
COMMAND	mt8167/dispsys/ddp_dpi.h	/^		unsigned COMMAND:5;$/;"	m	struct:LCD_REG_WROI_CON
COMPARE_ID_SIZE	mt8167/videox/disp_lcm.c	186;"	d	file:
COMPAT_DRIVER_IC_CONFIG	common/fbconfig_kdebug.c	538;"	d	file:
COMPAT_DRIVER_IC_CONFIG_DONE	common/fbconfig_kdebug.c	539;"	d	file:
COMPAT_DRIVER_IC_RESET	common/fbconfig_kdebug.c	540;"	d	file:
COMPAT_FB_GET_MISC	common/fbconfig_kdebug.c	564;"	d	file:
COMPAT_FB_LAYER_DUMP	common/fbconfig_kdebug.c	551;"	d	file:
COMPAT_FB_LAYER_GET_EN	common/fbconfig_kdebug.c	553;"	d	file:
COMPAT_FB_LAYER_GET_INFO	common/fbconfig_kdebug.c	552;"	d	file:
COMPAT_GET_DSI_ID	common/fbconfig_kdebug.c	534;"	d	file:
COMPAT_LCM_GET_DSI_CLK	common/fbconfig_kdebug.c	557;"	d	file:
COMPAT_LCM_GET_DSI_CLK_V2	common/fbconfig_kdebug.c	562;"	d	file:
COMPAT_LCM_GET_DSI_CONTINU	common/fbconfig_kdebug.c	556;"	d	file:
COMPAT_LCM_GET_DSI_LANE_NUM	common/fbconfig_kdebug.c	559;"	d	file:
COMPAT_LCM_GET_DSI_SSC	common/fbconfig_kdebug.c	561;"	d	file:
COMPAT_LCM_GET_DSI_TE	common/fbconfig_kdebug.c	560;"	d	file:
COMPAT_LCM_GET_DSI_TIMING	common/fbconfig_kdebug.c	558;"	d	file:
COMPAT_LCM_GET_ESD	common/fbconfig_kdebug.c	537;"	d	file:
COMPAT_LCM_GET_ESD_RET	common/fbconfig_kdebug.c	554;"	d	file:
COMPAT_LCM_GET_ID	common/fbconfig_kdebug.c	536;"	d	file:
COMPAT_LCM_TEST_DSI_CLK	common/fbconfig_kdebug.c	563;"	d	file:
COMPAT_MIPI_SET_CC	common/fbconfig_kdebug.c	546;"	d	file:
COMPAT_MIPI_SET_CLK	common/fbconfig_kdebug.c	542;"	d	file:
COMPAT_MIPI_SET_CLK_V2	common/fbconfig_kdebug.c	548;"	d	file:
COMPAT_MIPI_SET_LANE	common/fbconfig_kdebug.c	543;"	d	file:
COMPAT_MIPI_SET_SSC	common/fbconfig_kdebug.c	547;"	d	file:
COMPAT_MIPI_SET_TIMING	common/fbconfig_kdebug.c	544;"	d	file:
COMPAT_MIPI_SET_VM	common/fbconfig_kdebug.c	545;"	d	file:
COMPAT_MTKFB_CAPTURE_FRAMEBUFFER	common/mtkfb.c	1404;"	d	file:
COMPAT_MTKFB_CAPTURE_FRAMEBUFFER	mt8167/videox/mtkfb.c	1434;"	d	file:
COMPAT_MTKFB_CONFIG_IMMEDIATE_UPDATE	common/mtkfb.c	1405;"	d	file:
COMPAT_MTKFB_CONFIG_IMMEDIATE_UPDATE	mt8167/videox/mtkfb.c	1435;"	d	file:
COMPAT_MTKFB_GET_POWERSTATE	common/mtkfb.c	1407;"	d	file:
COMPAT_MTKFB_GET_POWERSTATE	mt8167/videox/mtkfb.c	1437;"	d	file:
COMPAT_MTKFB_META_RESTORE_SCREEN	common/mtkfb.c	1408;"	d	file:
COMPAT_MTKFB_META_RESTORE_SCREEN	mt8167/videox/mtkfb.c	1438;"	d	file:
COMPAT_MTKFB_SET_OVERLAY_LAYER	common/mtkfb.c	1400;"	d	file:
COMPAT_MTKFB_SET_OVERLAY_LAYER	mt8167/videox/mtkfb.c	1430;"	d	file:
COMPAT_MTKFB_SET_VIDEO_LAYERS	common/mtkfb.c	1402;"	d	file:
COMPAT_MTKFB_SET_VIDEO_LAYERS	mt8167/videox/mtkfb.c	1432;"	d	file:
COMPAT_MTKFB_TRIG_OVERLAY_OUT	common/mtkfb.c	1401;"	d	file:
COMPAT_MTKFB_TRIG_OVERLAY_OUT	mt8167/videox/mtkfb.c	1431;"	d	file:
COMPAT_SET_DSI_ID	common/fbconfig_kdebug.c	535;"	d	file:
COMPAT_TE_SET_ENABLE	common/fbconfig_kdebug.c	550;"	d	file:
COMP_Y5_MODE	common/od10/ddp_od_reg.h	680;"	d
CONFG	mt8167/dispsys/ddp_dsi.h	/^	unsigned CONFG:8;$/;"	m	struct:DSI_T0_INS
CONFG	mt8167/dispsys/ddp_dsi.h	/^	unsigned CONFG:8;$/;"	m	struct:DSI_T1_INS
CONFG	mt8167/dispsys/ddp_dsi.h	/^	unsigned CONFG:8;$/;"	m	struct:DSI_T2_INS
CONFG	mt8167/dispsys/ddp_dsi.h	/^	unsigned CONFG:8;$/;"	m	struct:DSI_T3_INS
CONFIG_ALL_IN_TRIGGER_STAGE	mt8167/videox/disp_drv_platform.h	91;"	d
CONFIG_MTK_PLATFORM	Makefile	/^CONFIG_MTK_PLATFORM := mt8127$/;"	m
CONFIG_RECORD	include/fbconfig_kdebug.h	/^struct CONFIG_RECORD {$/;"	s
CONFIG_RECORD_LIST	include/fbconfig_kdebug.h	/^struct CONFIG_RECORD_LIST {$/;"	s
CONTENT_ERR	mt8167/dispsys/ddp_reg.h	/^	unsigned CONTENT_ERR:1;$/;"	m	struct:DSI_STATUS_REG
CONTRAST	mt8167/dispsys/ddp_drv.h	/^	unsigned int CONTRAST;$/;"	m	struct:DISPLAY_COLOR_REG
CONTRAST	mt8167/dispsys/ddp_drv.h	/^	unsigned int CONTRAST[CONTRAST_SIZE];$/;"	m	struct:DISPLAY_PQ_T
CONTRAST_SIZE	mt8167/dispsys/ddp_drv.h	76;"	d
CONT_DET	include/fbconfig_kdebug.h	/^	CONT_DET = 9,$/;"	e	enum:MIPI_SETTING_TYPE
CONT_DET	mt8167/dispsys/ddp_reg.h	/^	unsigned char CONT_DET;$/;"	m	struct:DSI_PHY_TIMCON2_REG
CR_DELSEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned CR_DELSEL:1;$/;"	m	struct:DPI_REG_YUV422_SETTING
CR_INK	common/od10/ddp_od_reg.h	63;"	d
CR_INK_SEL	common/od10/ddp_od_reg.h	62;"	d
CTL_STATE_1	mt8167/dispsys/ddp_reg.h	/^	unsigned CTL_STATE_1:5;$/;"	m	struct:DSI_STATE_DBG3_REG
CTL_STATE_2	mt8167/dispsys/ddp_reg.h	/^	unsigned CTL_STATE_2:5;$/;"	m	struct:DSI_STATE_DBG3_REG
CTL_STATE_3	mt8167/dispsys/ddp_reg.h	/^	unsigned CTL_STATE_3:5;$/;"	m	struct:DSI_STATE_DBG4_REG
CTL_STATE_C	mt8167/dispsys/ddp_reg.h	/^	unsigned CTL_STATE_C:15;$/;"	m	struct:DSI_STATE_DBG1_REG
CTRL0	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON0_REG CTRL0;$/;"	m	struct:DSI_PHY_TIMCON_REG	typeref:struct:DSI_PHY_TIMCON_REG::DSI_PHY_TIMCON0_REG
CTRL1	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON1_REG CTRL1;$/;"	m	struct:DSI_PHY_TIMCON_REG	typeref:struct:DSI_PHY_TIMCON_REG::DSI_PHY_TIMCON1_REG
CTRL2	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON2_REG CTRL2;$/;"	m	struct:DSI_PHY_TIMCON_REG	typeref:struct:DSI_PHY_TIMCON_REG::DSI_PHY_TIMCON2_REG
CTRL3	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON3_REG CTRL3;$/;"	m	struct:DSI_PHY_TIMCON_REG	typeref:struct:DSI_PHY_TIMCON_REG::DSI_PHY_TIMCON3_REG
CTRL_ERR	mt8167/dispsys/ddp_reg.h	/^	unsigned CTRL_ERR:1;$/;"	m	struct:DSI_STATUS_REG
CT_DBG_FLD_WDMA_STA_CT	mt8167/dispsys/ddp_reg.h	2474;"	d
CURR_Q	common/od10/ddp_od_reg.h	725;"	d
CURR_Q_BYPASS	common/od10/ddp_od_reg.h	523;"	d
CURR_Q_LB	common/od10/ddp_od_reg.h	528;"	d
CURR_Q_UB	common/od10/ddp_od_reg.h	527;"	d
CURR_Q_UV	common/od10/ddp_od_reg.h	522;"	d
C_GAT_CNT	common/od10/ddp_od_reg.h	28;"	d
C_LIMIT	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_C_LIMIT C_LIMIT;	\/* 009C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_C_LIMIT
C_LIMIT_BOT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned C_LIMIT_BOT:12;$/;"	m	struct:DPI_REG_C_LIMIT
C_LIMIT_TOP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned C_LIMIT_TOP:12;$/;"	m	struct:DPI_REG_C_LIMIT
CaptureFramebuffer	mt8167/videox/debug.h	/^	mmp_event CaptureFramebuffer;$/;"	m	struct:MTKFB_MMP_Events_t
ConfigAAL	mt8167/videox/debug.h	/^	mmp_event ConfigAAL;$/;"	m	struct:MTKFB_MMP_Events_t
ConfigMemOut	mt8167/videox/debug.h	/^	mmp_event ConfigMemOut;$/;"	m	struct:MTKFB_MMP_Events_t
ConfigOVL	mt8167/videox/debug.h	/^	mmp_event ConfigOVL;$/;"	m	struct:MTKFB_MMP_Events_t
ConfigPara_dbgfs	common/fbconfig_kdebug.c	/^struct dentry *ConfigPara_dbgfs;$/;"	v	typeref:struct:dentry
ContentSmooth1	mt8167/dispsys/ddp_drv.h	/^	ContentSmooth1,$/;"	e	enum:PQ_DC_index_t
ContentSmooth2	mt8167/dispsys/ddp_drv.h	/^	ContentSmooth2,$/;"	e	enum:PQ_DC_index_t
ContentSmooth3	mt8167/dispsys/ddp_drv.h	/^	ContentSmooth3,$/;"	e	enum:PQ_DC_index_t
ContrastAdjust1	mt8167/dispsys/ddp_drv.h	/^	ContrastAdjust1,$/;"	e	enum:PQ_DC_index_t
ContrastAdjust2	mt8167/dispsys/ddp_drv.h	/^	ContrastAdjust2,$/;"	e	enum:PQ_DC_index_t
CreateSyncFence	mt8167/videox/debug.h	/^	mmp_event CreateSyncFence;$/;"	m	struct:MTKFB_MMP_Events_t
CreateSyncTimeline	mt8167/videox/debug.h	/^	mmp_event CreateSyncTimeline;$/;"	m	struct:MTKFB_MMP_Events_t
DAL_BG_COLOR	mt8167/videox/disp_assert_layer.c	42;"	d	file:
DAL_BPP	mt8167/videox/disp_assert_layer.c	24;"	d	file:
DAL_COLOR	mt8167/videox/disp_assert_layer.h	/^	enum DAL_COLOR {$/;"	g
DAL_COLOR_BLACK	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_BLACK = 0x000000,$/;"	e	enum:DAL_COLOR
DAL_COLOR_BLUE	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_BLUE = 0x0000FF,$/;"	e	enum:DAL_COLOR
DAL_COLOR_GREEN	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_GREEN = 0x00FF00,$/;"	e	enum:DAL_COLOR
DAL_COLOR_PINK	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_PINK = (DAL_COLOR_RED | DAL_COLOR_BLUE),$/;"	e	enum:DAL_COLOR
DAL_COLOR_RED	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_RED = 0xFF0000,$/;"	e	enum:DAL_COLOR
DAL_COLOR_TURQUOISE	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_TURQUOISE = (DAL_COLOR_GREEN | DAL_COLOR_BLUE),$/;"	e	enum:DAL_COLOR
DAL_COLOR_WHITE	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_WHITE = 0xFFFFFF,$/;"	e	enum:DAL_COLOR
DAL_COLOR_YELLOW	mt8167/videox/disp_assert_layer.h	/^		DAL_COLOR_YELLOW = (DAL_COLOR_RED | DAL_COLOR_GREEN),$/;"	e	enum:DAL_COLOR
DAL_Clean	mt8167/videox/disp_assert_layer.c	/^EXPORT_SYMBOL(DAL_Clean);$/;"	v
DAL_Clean	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_Clean(void)$/;"	f
DAL_Dynamic_Change_FB_Layer	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_Dynamic_Change_FB_Layer(unsigned int isAEEEnabled)$/;"	f
DAL_FG_COLOR	mt8167/videox/disp_assert_layer.c	43;"	d	file:
DAL_FORMAT	mt8167/videox/disp_assert_layer.c	41;"	d	file:
DAL_GetLayerSize	mt8167/videox/disp_assert_layer.c	/^uint32_t DAL_GetLayerSize(void)$/;"	f
DAL_HEIGHT	mt8167/videox/disp_assert_layer.c	26;"	d	file:
DAL_Init	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_Init(unsigned long layerVA, unsigned long layerPA)$/;"	f
DAL_LOG	mt8167/videox/disp_assert_layer.c	51;"	d	file:
DAL_OnDispPowerOn	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_OnDispPowerOn(void)$/;"	f
DAL_Printf	mt8167/videox/disp_assert_layer.c	/^EXPORT_SYMBOL(DAL_Printf);$/;"	v
DAL_Printf	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_Printf(const char *fmt, ...)$/;"	f
DAL_STATUS	mt8167/videox/disp_assert_layer.h	/^	enum DAL_STATUS {$/;"	g
DAL_STATUS_FATAL_ERROR	mt8167/videox/disp_assert_layer.h	/^		DAL_STATUS_FATAL_ERROR = -10,$/;"	e	enum:DAL_STATUS
DAL_STATUS_INVALID_ARGUMENT	mt8167/videox/disp_assert_layer.h	/^		DAL_STATUS_INVALID_ARGUMENT = -2,$/;"	e	enum:DAL_STATUS
DAL_STATUS_LCD_IN_SUSPEND	mt8167/videox/disp_assert_layer.h	/^		DAL_STATUS_LCD_IN_SUSPEND = -4,$/;"	e	enum:DAL_STATUS
DAL_STATUS_LOCK_FAIL	mt8167/videox/disp_assert_layer.h	/^		DAL_STATUS_LOCK_FAIL = -3,$/;"	e	enum:DAL_STATUS
DAL_STATUS_NOT_READY	mt8167/videox/disp_assert_layer.h	/^		DAL_STATUS_NOT_READY = -1,$/;"	e	enum:DAL_STATUS
DAL_STATUS_OK	mt8167/videox/disp_assert_layer.h	/^		DAL_STATUS_OK = 0,$/;"	e	enum:DAL_STATUS
DAL_SetColor	mt8167/videox/disp_assert_layer.c	/^EXPORT_SYMBOL(DAL_SetColor);$/;"	v
DAL_SetColor	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_SetColor(unsigned int fgColor, unsigned int bgColor)$/;"	f
DAL_SetScreenColor	mt8167/videox/disp_assert_layer.c	/^EXPORT_SYMBOL(DAL_SetScreenColor);$/;"	v
DAL_SetScreenColor	mt8167/videox/disp_assert_layer.c	/^enum DAL_STATUS DAL_SetScreenColor(enum DAL_COLOR color)$/;"	f
DAL_WIDTH	mt8167/videox/disp_assert_layer.c	25;"	d	file:
DATAPATH_CON_FLD_ADOBE_LAYER	mt8167/dispsys/ddp_reg.h	2187;"	d
DATAPATH_CON_FLD_ADOBE_MODE	mt8167/dispsys/ddp_reg.h	2188;"	d
DATAPATH_CON_FLD_BGCLR_IN_SEL	mt8167/dispsys/ddp_reg.h	2193;"	d
DATAPATH_CON_FLD_L0_GPU_MODE	mt8167/dispsys/ddp_reg.h	2192;"	d
DATAPATH_CON_FLD_L1_GPU_MODE	mt8167/dispsys/ddp_reg.h	2191;"	d
DATAPATH_CON_FLD_L2_GPU_MODE	mt8167/dispsys/ddp_reg.h	2190;"	d
DATAPATH_CON_FLD_L3_GPU_MODE	mt8167/dispsys/ddp_reg.h	2189;"	d
DATAPATH_CON_FLD_LAYER_GREQ_NUM	mt8167/dispsys/ddp_reg.h	2180;"	d
DATAPATH_CON_FLD_LAYER_SMI_ID_EN	mt8167/dispsys/ddp_reg.h	2195;"	d
DATAPATH_CON_FLD_OVL_GAMMA_OUT	mt8167/dispsys/ddp_reg.h	2186;"	d
DATAPATH_CON_FLD_PQ_OUT_SEL	mt8167/dispsys/ddp_reg.h	2185;"	d
DATAPATH_CON_FLD_RANDOM_BGCLR_EN	mt8167/dispsys/ddp_reg.h	2194;"	d
DATAPATH_CON_FLD_RDMA0_OUT_SEL	mt8167/dispsys/ddp_reg.h	2184;"	d
DATAPATH_CON_FLD_RDMA1_OUT_SEL	mt8167/dispsys/ddp_reg.h	2183;"	d
DATAPATH_CON_FLD_RDMA2_OUT_SEL	mt8167/dispsys/ddp_reg.h	2182;"	d
DATAPATH_CON_FLD_RDMA3_OUT_SEL	mt8167/dispsys/ddp_reg.h	2181;"	d
DATA_FMT	mt8167/dispsys/ddp_dpi.h	/^		unsigned DATA_FMT:3;$/;"	m	struct:LCD_REG_WROI_CON
DATA_FMT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DATA_FMT:3;$/;"	m	struct:LVDS_REG_FMTCNTL
DATA_THROT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DATA_THROT:1;	\/* new *\/$/;"	m	struct:DPI_REG_DDR_SETTING
DA_DSI0_MPPLL_SDM_ISO_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned DA_DSI0_MPPLL_SDM_ISO_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_PWR_REG
DA_DSI0_MPPLL_SDM_PWR_ON	mt8167/dispsys/ddp_reg.h	/^	unsigned DA_DSI0_MPPLL_SDM_PWR_ON:1;$/;"	m	struct:MIPITX_DSI_PLL_PWR_REG
DA_HS_EXIT	include/fbconfig_kdebug.h	/^	DA_HS_EXIT = 6,$/;"	e	enum:MIPI_SETTING_TYPE
DA_HS_EXIT	mt8167/dispsys/ddp_reg.h	/^	unsigned char DA_HS_EXIT;$/;"	m	struct:DSI_PHY_TIMCON1_REG
DBGENTER	mt8167/videox/debug.h	114;"	d
DBGENTER	mt8167/videox/debug.h	146;"	d
DBGLEAVE	mt8167/videox/debug.h	119;"	d
DBGLEAVE	mt8167/videox/debug.h	147;"	d
DBGPRINT	mt8167/videox/debug.h	112;"	d
DBGPRINT	mt8167/videox/debug.h	145;"	d
DBG_BUF_SIZE	mt8167/videox/debug.h	74;"	d
DBG_Deinit	mt8167/videox/debug.c	/^void DBG_Deinit(void)$/;"	f
DBG_INDENT_SIZE	mt8167/videox/debug.h	76;"	d
DBG_Init	mt8167/videox/debug.c	/^void DBG_Init(void)$/;"	f
DBG_OPTIONS	mt8167/videox/debug.c	/^struct DBG_OPTIONS {$/;"	s	file:
DBG_OnHDMIDone	mt8167/videox/debug.c	/^void DBG_OnHDMIDone(void)$/;"	f
DBG_OnLcdDone	mt8167/videox/debug.c	/^void DBG_OnLcdDone(void)$/;"	f
DBG_OnTeDelayDone	mt8167/videox/debug.c	/^void DBG_OnTeDelayDone(void)$/;"	f
DBG_OnTriggerHDMI	mt8167/videox/debug.c	/^void DBG_OnTriggerHDMI(void)$/;"	f
DBG_OnTriggerLcd	mt8167/videox/debug.c	/^void DBG_OnTriggerLcd(void)$/;"	f
DCChangeSpeedLevel	mt8167/dispsys/ddp_drv.h	/^	DCChangeSpeedLevel,$/;"	e	enum:PQ_DC_index_t
DCChangeSpeedLevel2	mt8167/dispsys/ddp_drv.h	/^	DCChangeSpeedLevel2,$/;"	e	enum:PQ_DC_index_t
DCEnable	mt8167/dispsys/ddp_drv.h	/^	DCEnable$/;"	e	enum:PQ_DC_index_t
DC_CNT	common/od10/ddp_od_reg.h	26;"	d
DDP	mt8167/dispsys/ddp_mmp.h	/^	mmp_event DDP;$/;"	m	struct:DDP_MMP_Events_t
DDPAEE	mt8167/dispsys/ddp_log.h	203;"	d
DDPAEE	mt8167/dispsys/ddp_log.h	212;"	d
DDPDBG	mt8167/dispsys/ddp_log.h	143;"	d
DDPDEBUG_D	mt8167/dispsys/ddp_log.h	151;"	d
DDPDUMP	mt8167/dispsys/ddp_log.h	172;"	d
DDPERR	mt8167/dispsys/ddp_log.h	165;"	d
DDPIRQ	mt8167/dispsys/ddp_log.h	135;"	d
DDPMLOG	mt8167/dispsys/ddp_log.h	120;"	d
DDPMSG	mt8167/dispsys/ddp_log.h	158;"	d
DDPPRINT	mt8167/dispsys/ddp_log.h	186;"	d
DDP_BACK_LIGHT	mt8167/dispsys/ddp_manager.h	/^	DDP_BACK_LIGHT = 2,$/;"	e	enum:DDP_IOCTL_NAME
DDP_CMD_MODE	mt8167/dispsys/ddp_path.h	/^	DDP_CMD_MODE,$/;"	e	enum:DDP_MODE
DDP_DPI_FACTORY_TEST	mt8167/dispsys/ddp_manager.h	/^	DDP_DPI_FACTORY_TEST = 4,$/;"	e	enum:DDP_IOCTL_NAME
DDP_DSI_IDLE_CLK_CLOSED	mt8167/dispsys/ddp_manager.h	/^	DDP_DSI_IDLE_CLK_CLOSED = 5,$/;"	e	enum:DDP_IOCTL_NAME
DDP_DSI_IDLE_CLK_OPEN	mt8167/dispsys/ddp_manager.h	/^	DDP_DSI_IDLE_CLK_OPEN = 6,$/;"	e	enum:DDP_IOCTL_NAME
DDP_DSI_VFP_LP	mt8167/dispsys/ddp_manager.h	/^	DDP_DSI_VFP_LP = 7,$/;"	e	enum:DDP_IOCTL_NAME
DDP_ENING_NUM	mt8167/dispsys/ddp_reg.h	29;"	d
DDP_IOCTL_NAME	mt8167/dispsys/ddp_manager.h	/^enum DDP_IOCTL_NAME {$/;"	g
DDP_IRQ	mt8167/dispsys/ddp_mmp.h	/^	mmp_event DDP_IRQ;$/;"	m	struct:DDP_MMP_Events_t
DDP_IRQ_AAL_OUT_END_FRAME	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_AAL_OUT_END_FRAME = MAKE_DDP_IRQ_BIT(DISP_MODULE_AAL, 1),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_BIT	mt8167/dispsys/ddp_manager.h	/^enum DDP_IRQ_BIT {$/;"	g
DDP_IRQ_CALLBACK	mt8167/dispsys/ddp_irq.h	/^typedef void (*DDP_IRQ_CALLBACK)(enum DISP_MODULE_ENUM module, unsigned int reg_value);$/;"	t
DDP_IRQ_DSI0_CMD_DONE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_DSI0_CMD_DONE = MAKE_DDP_IRQ_BIT(DISP_MODULE_DSI0, 2),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_DSI0_EXT_TE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_DSI0_EXT_TE = MAKE_DDP_IRQ_BIT(DISP_MODULE_DSI0, 2),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_DSI0_FRAME_DONE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_DSI0_FRAME_DONE = MAKE_DDP_IRQ_BIT(DISP_MODULE_DSI0, 4),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_EER_ID	mt8167/dispsys/ddp_met.c	26;"	d	file:
DDP_IRQ_EVENT_MAPPING	mt8167/dispsys/ddp_manager.c	/^struct DDP_IRQ_EVENT_MAPPING {$/;"	s	file:
DDP_IRQ_FPS_ID	mt8167/dispsys/ddp_met.c	27;"	d	file:
DDP_IRQ_LAYER_FORMAT_ID	mt8167/dispsys/ddp_met.c	30;"	d	file:
DDP_IRQ_LAYER_FPS_ID	mt8167/dispsys/ddp_met.c	28;"	d	file:
DDP_IRQ_LAYER_SIZE_ID	mt8167/dispsys/ddp_met.c	29;"	d	file:
DDP_IRQ_LEVEL	mt8167/dispsys/ddp_hal.h	/^enum DDP_IRQ_LEVEL {$/;"	g
DDP_IRQ_LEVEL_ALL	mt8167/dispsys/ddp_hal.h	/^	DDP_IRQ_LEVEL_ALL = 0,$/;"	e	enum:DDP_IRQ_LEVEL
DDP_IRQ_LEVEL_ERROR	mt8167/dispsys/ddp_hal.h	/^	DDP_IRQ_LEVEL_ERROR$/;"	e	enum:DDP_IRQ_LEVEL
DDP_IRQ_LEVEL_NONE	mt8167/dispsys/ddp_hal.h	/^	DDP_IRQ_LEVEL_NONE,$/;"	e	enum:DDP_IRQ_LEVEL
DDP_IRQ_MUTEX0_SOF	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_MUTEX0_SOF = MAKE_DDP_IRQ_BIT(DISP_MODULE_MUTEX, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_MUTEX1_SOF	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_MUTEX1_SOF = MAKE_DDP_IRQ_BIT(DISP_MODULE_MUTEX, 1),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_OVL0_FRAME_COMPLETE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_OVL0_FRAME_COMPLETE = MAKE_DDP_IRQ_BIT(DISP_MODULE_OVL0, 1),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA0_DONE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA0_DONE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA0, 2),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA0_REG_UPDATE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA0_REG_UPDATE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA0, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA0_START	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA0_START = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA0, 1),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA0_TARGET_LINE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA0_TARGET_LINE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA0, 4),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA0_UNDERFLOW	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA0_UNDERFLOW = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA0, 3),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA1_DONE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA1_DONE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA1, 2),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA1_REG_UPDATE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA1_REG_UPDATE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA1, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA1_START	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA1_START = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA1, 1),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA1_TARGET_LINE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA1_TARGET_LINE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA1, 4),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA1_UNDERFLOW	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA1_UNDERFLOW = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA1, 3),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA2_DONE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA2_DONE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA2, 2),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA2_REG_UPDATE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA2_REG_UPDATE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA2, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA2_START	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA2_START = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA2, 1),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA2_TARGET_LINE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA2_TARGET_LINE = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA2, 4),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_RDMA2_UNDERFLOW	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_RDMA2_UNDERFLOW = MAKE_DDP_IRQ_BIT(DISP_MODULE_RDMA2, 3),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_UNKNOWN	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_UNKNOWN = MAKE_DDP_IRQ_BIT(DISP_MODULE_UNKNOWN, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_WDMA0_FRAME_COMPLETE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_WDMA0_FRAME_COMPLETE = MAKE_DDP_IRQ_BIT(DISP_MODULE_WDMA0, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_IRQ_WDMA1_FRAME_COMPLETE	mt8167/dispsys/ddp_manager.h	/^	DDP_IRQ_WDMA1_FRAME_COMPLETE = MAKE_DDP_IRQ_BIT(DISP_MODULE_WDMA1, 0),$/;"	e	enum:DDP_IRQ_BIT
DDP_MANAGER_CONTEXT	mt8167/dispsys/ddp_manager.c	/^struct DDP_MANAGER_CONTEXT {$/;"	s	file:
DDP_MAX_MANAGER_HANDLE	mt8167/dispsys/ddp_manager.c	57;"	d	file:
DDP_MMP_Events	mt8167/dispsys/ddp_mmp.c	/^static struct DDP_MMP_Events_t DDP_MMP_Events;$/;"	v	typeref:struct:DDP_MMP_Events_t	file:
DDP_MMP_Events_t	mt8167/dispsys/ddp_mmp.h	/^struct DDP_MMP_Events_t {$/;"	s
DDP_MODE	mt8167/dispsys/ddp_path.h	/^enum DDP_MODE {$/;"	g
DDP_MODULE_DRIVER	mt8167/dispsys/ddp_info.h	/^struct DDP_MODULE_DRIVER {$/;"	s
DDP_MOUT_NUM	mt8167/dispsys/ddp_reg.h	31;"	d
DDP_MUTEX_MAX	mt8167/dispsys/ddp_reg.h	34;"	d
DDP_OUTPUT_LAYID	mt8167/videox/mtk_disp_mgr.c	167;"	d	file:
DDP_OVL1_STATUS_IDLE	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_IDLE = 0,$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL1_STATUS_PRIMARY	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_PRIMARY = 1,	\/* used for primary 8 layer blending *\/$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL1_STATUS_PRIMARY_DISABLE	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_PRIMARY_DISABLE = 6$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL1_STATUS_PRIMARY_RELEASED	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_PRIMARY_RELEASED = 4,$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL1_STATUS_PRIMARY_RELEASING	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_PRIMARY_RELEASING = 5,$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL1_STATUS_SUB	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_SUB = 2,	\/* used for sub 4 layer bleding *\/$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL1_STATUS_SUB_REQUESTING	mt8167/dispsys/ddp_ovl.h	/^	DDP_OVL1_STATUS_SUB_REQUESTING = 3,	\/* sub request to use OVL1 *\/$/;"	e	enum:DISP_OVL1_STATUS
DDP_OVL_LAYER_MUN	mt8167/dispsys/ddp_path.h	20;"	d
DDP_REG_BASE_DISP_AAL	mt8167/dispsys/ddp_reg.h	943;"	d
DDP_REG_BASE_DISP_CCORR	mt8167/dispsys/ddp_reg.h	959;"	d
DDP_REG_BASE_DISP_COLOR0	mt8167/dispsys/ddp_reg.h	941;"	d
DDP_REG_BASE_DISP_COLOR1	mt8167/dispsys/ddp_reg.h	942;"	d
DDP_REG_BASE_DISP_DITHER	mt8167/dispsys/ddp_reg.h	960;"	d
DDP_REG_BASE_DISP_GAMMA	mt8167/dispsys/ddp_reg.h	944;"	d
DDP_REG_BASE_DISP_MERGE	mt8167/dispsys/ddp_reg.h	945;"	d
DDP_REG_BASE_DISP_OD	mt8167/dispsys/ddp_reg.h	958;"	d
DDP_REG_BASE_DISP_OVL0	mt8167/dispsys/ddp_reg.h	935;"	d
DDP_REG_BASE_DISP_OVL1	mt8167/dispsys/ddp_reg.h	936;"	d
DDP_REG_BASE_DISP_PWM0	mt8167/dispsys/ddp_reg.h	953;"	d
DDP_REG_BASE_DISP_PWM1	mt8167/dispsys/ddp_reg.h	954;"	d
DDP_REG_BASE_DISP_RDMA0	mt8167/dispsys/ddp_reg.h	937;"	d
DDP_REG_BASE_DISP_RDMA1	mt8167/dispsys/ddp_reg.h	938;"	d
DDP_REG_BASE_DISP_SPLIT0	mt8167/dispsys/ddp_reg.h	946;"	d
DDP_REG_BASE_DISP_SPLIT1	mt8167/dispsys/ddp_reg.h	947;"	d
DDP_REG_BASE_DISP_UFOE	mt8167/dispsys/ddp_reg.h	948;"	d
DDP_REG_BASE_DISP_WDMA0	mt8167/dispsys/ddp_reg.h	939;"	d
DDP_REG_BASE_DISP_WDMA1	mt8167/dispsys/ddp_reg.h	940;"	d
DDP_REG_BASE_DPI0	mt8167/dispsys/ddp_reg.h	951;"	d
DDP_REG_BASE_DPI1	mt8167/dispsys/ddp_reg.h	952;"	d
DDP_REG_BASE_DSI0	mt8167/dispsys/ddp_reg.h	949;"	d
DDP_REG_BASE_DSI1	mt8167/dispsys/ddp_reg.h	950;"	d
DDP_REG_BASE_MMSYS_CONFIG	mt8167/dispsys/ddp_reg.h	934;"	d
DDP_REG_BASE_MM_MUTEX	mt8167/dispsys/ddp_reg.h	955;"	d
DDP_REG_BASE_SMI_COMMON	mt8167/dispsys/ddp_reg.h	957;"	d
DDP_REG_BASE_SMI_LARB0	mt8167/dispsys/ddp_reg.h	956;"	d
DDP_REG_LVDS_ANA	mt8167/dispsys/ddp_reg.h	966;"	d
DDP_REG_LVDS_TX	mt8167/dispsys/ddp_reg.h	965;"	d
DDP_REG_POLLING	mt8167/dispsys/ddp_reg.h	1123;"	d
DDP_REG_POLLING_NEG	mt8167/dispsys/ddp_reg.h	1130;"	d
DDP_SCENARIO_ENUM	mt8167/dispsys/ddp_path.h	/^enum DDP_SCENARIO_ENUM {$/;"	g
DDP_SCENARIO_MAX	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_MAX$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_MULTIPLE_OVL	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_MULTIPLE_OVL,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_ALL	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_ALL,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_BYPASS_RDMA	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_BYPASS_RDMA,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_DISP	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_DISP = 0,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_DITHER_MEMOUT	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_DITHER_MEMOUT,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_OVL_MEMOUT	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_OVL_MEMOUT,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_RDMA0_COLOR0_DISP	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_RDMA0_COLOR0_DISP,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_RDMA0_DISP	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_RDMA0_DISP,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_PRIMARY_UFOE_MEMOUT	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_PRIMARY_UFOE_MEMOUT,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_SUB_ALL	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_SUB_ALL,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_SUB_DISP	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_SUB_DISP,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_SUB_OVL_MEMOUT	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_SUB_OVL_MEMOUT,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SCENARIO_SUB_RDMA1_DISP	mt8167/dispsys/ddp_path.h	/^	DDP_SCENARIO_SUB_RDMA1_DISP,$/;"	e	enum:DDP_SCENARIO_ENUM
DDP_SEL_IN_NUM	mt8167/dispsys/ddp_reg.h	33;"	d
DDP_SEL_OUT_NUM	mt8167/dispsys/ddp_reg.h	32;"	d
DDP_SIGNAL_AAL__GAMMA	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_AAL__GAMMA = 6,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_CCORR__AAL	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_CCORR__AAL = 5,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_COLOR_SEL__COLOR	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_COLOR_SEL__COLOR = 3,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_COLOR__CCORR	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_COLOR__CCORR = 4,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_DIS0_SEL__DSI0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_DIS0_SEL__DSI0 = 30,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_DITHER_MOUT0__RDMA0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_DITHER_MOUT0__RDMA0 = 9,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_DITHER_MOUT1__UFOE_SIN1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_DITHER_MOUT1__UFOE_SIN1 = 10,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_DITHER_MOUT2__WDMA0_SIN1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_DITHER_MOUT2__WDMA0_SIN1 = 11,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_DITHER__DITHER_MOUT	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_DITHER__DITHER_MOUT = 8,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_DPI0_SEL__DPI0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_DPI0_SEL__DPI0 = 31,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_GAMMA__DITHER	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_GAMMA__DITHER = 7,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL0_MOUT0__COLOR_SIN1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL0_MOUT0__COLOR_SIN1 = 1,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL0_MOUT1__WDMA0_SIN0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL0_MOUT1__WDMA0_SIN0 = 2,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL0__OVL0_MOUT	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL0__OVL0_MOUT = 0,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL1_MOUT0__RDMA1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL1_MOUT0__RDMA1 = 24,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL1_MOUT1__WDMA1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL1_MOUT1__WDMA1 = 25,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL1_MOUT2__OVL0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL1_MOUT2__OVL0 = 26,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_OVL1__OVL1_MOUT	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_OVL1__OVL1_MOUT = 23,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA0_SOUT0__UFOE_SIN0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA0_SOUT0__UFOE_SIN0 = 13,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA0_SOUT1__COLOR_SIN0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA0_SOUT1__COLOR_SIN0 = 14,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA0_SOUT2__DSI0_SIN1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA0_SOUT2__DSI0_SIN1 = 15,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA0_SOUT3__DPI0_SIN1	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA0_SOUT3__DPI0_SIN1 = 16,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA0__RDMA0_SOUT	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA0__RDMA0_SOUT = 12,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA1_SOUT0__DSI0_SIN2	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA1_SOUT0__DSI0_SIN2 = 28,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA1_SOUT1__DPI0_SIN2	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA1_SOUT1__DPI0_SIN2 = 29,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_RDMA1__RDMA1_SOUT	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_RDMA1__RDMA1_SOUT = 27,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_UFOE_MOUT0__DSI0_SIN0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_UFOE_MOUT0__DSI0_SIN0 = 19,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_UFOE_MOUT1__DPI0_SIN0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_UFOE_MOUT1__DPI0_SIN0 = 20,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_UFOE_MOUT2__WDMA0_SIN2	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_UFOE_MOUT2__WDMA0_SIN2 = 21,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_UFOE_SEL__UFOE	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_UFOE_SEL__UFOE = 17,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_UFOE__UFOE_MOUT	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_UFOE__UFOE_MOUT = 18,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_SIGNAL_WDMA0_SEL__WDMA0	mt8167/dispsys/ddp_dump.h	/^	DDP_SIGNAL_WDMA0_SEL__WDMA0 = 22,$/;"	e	enum:DISP_ENGINE_SIGNAL0
DDP_STOP_VIDEO_MODE	mt8167/dispsys/ddp_manager.h	/^	DDP_STOP_VIDEO_MODE = 1,$/;"	e	enum:DDP_IOCTL_NAME
DDP_SWITCH_DSI_MODE	mt8167/dispsys/ddp_manager.h	/^	DDP_SWITCH_DSI_MODE = 0,$/;"	e	enum:DDP_IOCTL_NAME
DDP_SWITCH_LCM_MODE	mt8167/dispsys/ddp_manager.h	/^	DDP_SWITCH_LCM_MODE = 3,$/;"	e	enum:DDP_IOCTL_NAME
DDP_VIDEO_MODE	mt8167/dispsys/ddp_path.h	/^	DDP_VIDEO_MODE = 0,$/;"	e	enum:DDP_MODE
DDR_4PHASE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DDR_4PHASE:1;$/;"	m	struct:DPI_REG_DDR_SETTING
DDR_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DDR_EN:1;$/;"	m	struct:DPI_REG_DDR_SETTING
DDR_PAD_MODE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DDR_PAD_MODE:1;$/;"	m	struct:DPI_REG_DDR_SETTING
DDR_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DDR_SEL:1;$/;"	m	struct:DPI_REG_DDR_SETTING
DDR_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_DDR_SETTING DDR_SETTING;	\/* 001c *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_DDR_SETTING
DDR_WIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DDR_WIDTH:2;$/;"	m	struct:DPI_REG_DDR_SETTING
DEBUG_BUFFER_COUNT	mt8167/dispsys/display_recorder.c	1022;"	d	file:
DEBUG_ENABLE_ALWAYS	common/od10/ddp_od.c	/^	DEBUG_ENABLE_ALWAYS,$/;"	e	enum:OD_DEBUG_ENABLE_ENUM	file:
DEBUG_ENABLE_NEVER	common/od10/ddp_od.c	/^	DEBUG_ENABLE_NEVER$/;"	e	enum:OD_DEBUG_ENABLE_ENUM	file:
DEBUG_ENABLE_NORMAL	common/od10/ddp_od.c	/^	DEBUG_ENABLE_NORMAL = 0,$/;"	e	enum:OD_DEBUG_ENABLE_ENUM	file:
DEBUG_FLD_IN_PIXEL_CNT	mt8167/dispsys/ddp_reg.h	2347;"	d
DEBUG_FLD_MERGE_FSM	mt8167/dispsys/ddp_reg.h	1948;"	d
DEBUG_FLD_OUT_PIXEL_CNT	mt8167/dispsys/ddp_reg.h	1949;"	d
DEBUG_FLD_SPLIT_FSM	mt8167/dispsys/ddp_reg.h	2346;"	d
DEBUG_FLD_WDMA_STA_DEBUG	mt8167/dispsys/ddp_reg.h	2475;"	d
DEBUG_FPS_METER_SHOW_COUNT	mt8167/videox/debug.c	542;"	d	file:
DEBUG_MODE_INK	common/od10/ddp_od.c	/^	DEBUG_MODE_INK = 0x2,$/;"	e	enum:OD_DEBUG_MODE	file:
DEBUG_MODE_INK_OSD	common/od10/ddp_od.c	/^	DEBUG_MODE_INK_OSD = (DEBUG_MODE_OSD | DEBUG_MODE_INK)$/;"	e	enum:OD_DEBUG_MODE	file:
DEBUG_MODE_NONE	common/od10/ddp_od.c	/^	DEBUG_MODE_NONE = 0,$/;"	e	enum:OD_DEBUG_MODE	file:
DEBUG_MODE_OSD	common/od10/ddp_od.c	/^	DEBUG_MODE_OSD = 0x1,$/;"	e	enum:OD_DEBUG_MODE	file:
DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned DEBUG_OUT_SEL:5;$/;"	m	struct:DSI_DEBUG_SEL_REG
DEBUG_OUT_SEL_FLD_DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	2020;"	d
DEBUG_OUT_SEL_FLD_DISP_RDMA_DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	2335;"	d
DEBUG_RDMA1_DSI0_MODE	mt8167/videox/primary_display.h	/^	DEBUG_RDMA1_DSI0_MODE$/;"	e	enum:DISP_PRIMARY_PATH_MODE
DEBUG_SEL	common/od10/ddp_od_reg.h	93;"	d
DECOUPLE_MODE	mt8167/videox/primary_display.h	/^	DECOUPLE_MODE,$/;"	e	enum:DISP_PRIMARY_PATH_MODE
DEFAULT_IRQ_EVENT_SCENARIO	mt8167/dispsys/ddp_manager.c	98;"	d	file:
DEFAULT_LOG_FPS_WND_SIZE	mt8167/dispsys/ddp_debug.c	/^static const long int DEFAULT_LOG_FPS_WND_SIZE = 30;$/;"	v	file:
DEFAULT_LOG_FPS_WND_SIZE	mt8167/videox/debug.c	/^static const long int DEFAULT_LOG_FPS_WND_SIZE = 30;$/;"	v	file:
DEMO_MODE	common/od10/ddp_od_reg.h	51;"	d
DET422_EN	common/od10/ddp_od_reg.h	319;"	d
DET422_FORCE	common/od10/ddp_od_reg.h	318;"	d
DET422_HYST	common/od10/ddp_od_reg.h	317;"	d
DET8B_BIT_MGN	common/od10/ddp_od_reg.h	244;"	d
DET8B_BIT_MGN2	common/od10/ddp_od_reg.h	423;"	d
DET8B_BLK_NBW	common/od10/ddp_od_reg.h	230;"	d
DET8B_BTC_NUM	common/od10/ddp_od_reg.h	237;"	d
DET8B_BTC_THR	common/od10/ddp_od_reg.h	238;"	d
DET8B_DC_NUM	common/od10/ddp_od_reg.h	233;"	d
DET8B_DC_OV_ALL	common/od10/ddp_od_reg.h	245;"	d
DET8B_DC_THR	common/od10/ddp_od_reg.h	234;"	d
DET8B_HYST	common/od10/ddp_od_reg.h	240;"	d
DET8B_SYNC_POS	common/od10/ddp_od_reg.h	239;"	d
DET_BTC_8B	common/od10/ddp_od_reg.h	684;"	d
DET_DC_8B	common/od10/ddp_od_reg.h	685;"	d
DET_Y5_MODE	common/od10/ddp_od_reg.h	683;"	d
DE_8B	common/od10/ddp_od_reg.h	682;"	d
DE_DELSEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DE_DELSEL:1;$/;"	m	struct:DPI_REG_YUV422_SETTING
DE_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DE_INV:1;$/;"	m	struct:LVDS_REG_FMTCNTL
DE_MASK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DE_MASK:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
DE_MISMATCH	common/od10/ddp_od_reg.h	699;"	d
DE_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DE_POL:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
DE_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DE_POL:1;$/;"	m	struct:DPI_REG_TGEN_HCNTL
DE_PROTECT_EN	common/od10/ddp_od_reg.h	374;"	d
DE_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DE_SEL:2;$/;"	m	struct:LVDS_REG_CNTL
DIFF_CLK_LANE_LP	mt8167/dispsys/ddp_dsi.c	208;"	d	file:
DIRECTION	mt8167/dispsys/ddp_reg.h	/^	unsigned DIRECTION:1;$/;"	m	struct:DSI_TRIG_STA_REG
DIRECT_LINK_MODE	mt8167/videox/primary_display.h	/^	DIRECT_LINK_MODE,$/;"	e	enum:DISP_PRIMARY_PATH_MODE
DISABLED_BY_HWC	common/od10/ddp_od.c	/^	DISABLED_BY_HWC = 0,$/;"	e	enum:OD_DISABLED_BIT_FLAGS	file:
DISABLED_BY_MHL	common/od10/ddp_od.c	/^	DISABLED_BY_MHL$/;"	e	enum:OD_DISABLED_BIT_FLAGS	file:
DISABLE_8B_BTC	common/od10/ddp_od_reg.h	44;"	d
DISABLE_8B_DC	common/od10/ddp_od_reg.h	45;"	d
DISABLE_BTA	mt8167/dispsys/ddp_dsi.h	/^	DISABLE_BTA = 0,$/;"	e	enum:DSI_CMDQ_BTA
DISABLE_RPT	mt8167/dispsys/ddp_dsi.h	/^	DISABLE_RPT = 0,$/;"	e	enum:DSI_CMDQ_RPT
DISABLE_TE	mt8167/dispsys/ddp_dsi.h	/^	DISABLE_TE = 0,$/;"	e	enum:DSI_CMDQ_TE
DISP0_DISP_AAL	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_AAL,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_CCORR	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_CCORR,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_COLOR	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_COLOR,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_DITHER	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_DITHER,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_GAMMA	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_GAMMA,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_OVL0	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_OVL0,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_RDMA0	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_RDMA0,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_RDMA1	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_RDMA1,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_UFOE	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_UFOE,$/;"	e	enum:eDDP_CLK_ID
DISP0_DISP_WDMA0	mt8167/dispsys/ddp_drv.h	/^	DISP0_DISP_WDMA0,$/;"	e	enum:eDDP_CLK_ID
DISP0_FAKE_ENG	mt8167/dispsys/ddp_drv.h	/^	DISP0_FAKE_ENG = 0,$/;"	e	enum:eDDP_CLK_ID
DISP1_DPI0_ENGINE	mt8167/dispsys/ddp_drv.h	/^	DISP1_DPI0_ENGINE,$/;"	e	enum:eDDP_CLK_ID
DISP1_DPI0_PIXEL	mt8167/dispsys/ddp_drv.h	/^	DISP1_DPI0_PIXEL,$/;"	e	enum:eDDP_CLK_ID
DISP1_DPI1_ENGINE	mt8167/dispsys/ddp_drv.h	/^	DISP1_DPI1_ENGINE,$/;"	e	enum:eDDP_CLK_ID
DISP1_DPI1_PIXEL	mt8167/dispsys/ddp_drv.h	/^	DISP1_DPI1_PIXEL,$/;"	e	enum:eDDP_CLK_ID
DISP1_DSI0_DIGITAL	mt8167/dispsys/ddp_drv.h	/^	DISP1_DSI0_DIGITAL,$/;"	e	enum:eDDP_CLK_ID
DISP1_DSI0_ENGINE	mt8167/dispsys/ddp_drv.h	/^	DISP1_DSI0_ENGINE,$/;"	e	enum:eDDP_CLK_ID
DISP1_LVDS_CTS	mt8167/dispsys/ddp_drv.h	/^	DISP1_LVDS_CTS,$/;"	e	enum:eDDP_CLK_ID
DISP1_LVDS_PIXEL	mt8167/dispsys/ddp_drv.h	/^	DISP1_LVDS_PIXEL,$/;"	e	enum:eDDP_CLK_ID
DISPCHECK	common/mtkfb_dummy.c	47;"	d	file:
DISPCHECK	mt8167/videox/disp_drv_log.h	126;"	d
DISPCHECK	mtdummy/mtkfb.c	47;"	d	file:
DISPDBG	mt8167/videox/disp_drv_log.h	88;"	d
DISPDBGFUNC	mt8167/videox/disp_drv_log.h	125;"	d
DISPERR	mt8167/videox/disp_drv_log.h	94;"	d
DISPFUNC	mt8167/videox/disp_drv_log.h	119;"	d
DISPIF_FORMAT_RGB565	include/mtkfb_info.h	/^	DISPIF_FORMAT_RGB565 = 0,$/;"	e	enum:MTKFB_DISPIF_FORMAT
DISPIF_FORMAT_RGB666	include/mtkfb_info.h	/^	DISPIF_FORMAT_RGB666,$/;"	e	enum:MTKFB_DISPIF_FORMAT
DISPIF_FORMAT_RGB888	include/mtkfb_info.h	/^	DISPIF_FORMAT_RGB888$/;"	e	enum:MTKFB_DISPIF_FORMAT
DISPIF_MODE_COMMAND	include/mtkfb_info.h	/^	DISPIF_MODE_COMMAND$/;"	e	enum:MTKFB_DISPIF_MODE
DISPIF_MODE_VIDEO	include/mtkfb_info.h	/^	DISPIF_MODE_VIDEO = 0,$/;"	e	enum:MTKFB_DISPIF_MODE
DISPIF_TYPE_DBI	include/mtkfb_info.h	/^	DISPIF_TYPE_DBI = 0,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_DPI	include/mtkfb_info.h	/^	DISPIF_TYPE_DPI,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_DPI0	include/mtkfb_info.h	/^	DISPIF_TYPE_DPI0,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_DPI1	include/mtkfb_info.h	/^	DISPIF_TYPE_DPI1,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_DSI	include/mtkfb_info.h	/^	DISPIF_TYPE_DSI,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_DSI0	include/mtkfb_info.h	/^	DISPIF_TYPE_DSI0,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_DSI1	include/mtkfb_info.h	/^	DISPIF_TYPE_DSI1,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPIF_TYPE_EPD	include/mtkfb_info.h	/^	DISPIF_TYPE_EPD,$/;"	e	enum:MTKFB_DISPIF_TYPE
DISPLAY_COLOR_REG	mt8167/dispsys/ddp_drv.h	/^struct DISPLAY_COLOR_REG {$/;"	s
DISPLAY_COMPRESSION	common/od10/ddp_od_reg.h	53;"	d
DISPLAY_HAL_IOCTL	mt8167/videox/primary_display.h	/^enum DISPLAY_HAL_IOCTL {$/;"	g
DISPLAY_HAL_IOCTL_DUMP	mt8167/videox/primary_display.h	/^	DISPLAY_HAL_IOCTL_DUMP,$/;"	e	enum:DISPLAY_HAL_IOCTL
DISPLAY_HAL_IOCTL_ENABLE_CMDQ	mt8167/videox/primary_display.h	/^	DISPLAY_HAL_IOCTL_ENABLE_CMDQ,$/;"	e	enum:DISPLAY_HAL_IOCTL
DISPLAY_HAL_IOCTL_PATTERN	mt8167/videox/primary_display.h	/^	DISPLAY_HAL_IOCTL_PATTERN,$/;"	e	enum:DISPLAY_HAL_IOCTL
DISPLAY_HAL_IOCTL_SET_CMDQ	mt8167/videox/primary_display.h	/^	DISPLAY_HAL_IOCTL_SET_CMDQ = 0xff00,$/;"	e	enum:DISPLAY_HAL_IOCTL
DISPLAY_PQ_T	mt8167/dispsys/ddp_drv.h	/^struct DISPLAY_PQ_T {$/;"	s
DISPLAY_TDSHP_T	mt8167/dispsys/ddp_drv.h	/^struct DISPLAY_TDSHP_T {$/;"	s
DISPMSG	mt8167/videox/disp_drv_log.h	82;"	d
DISPPR	mt8167/videox/disp_drv_log.h	135;"	d
DISPPR	mt8167/videox/disp_drv_log.h	142;"	d
DISPPRINT	mt8167/videox/disp_drv_log.h	118;"	d
DISPPR_ERROR	mt8167/videox/disp_drv_log.h	151;"	d
DISPPR_FENCE	mt8167/videox/disp_drv_log.h	156;"	d
DISPPR_HWOP	mt8167/videox/disp_drv_log.h	150;"	d
DISPSYS_AAL_BASE	mt8167/dispsys/ddp_reg.h	1009;"	d
DISPSYS_CCORR_BASE	mt8167/dispsys/ddp_reg.h	1025;"	d
DISPSYS_COLOR0_BASE	mt8167/dispsys/ddp_reg.h	1007;"	d
DISPSYS_COLOR1_BASE	mt8167/dispsys/ddp_reg.h	1008;"	d
DISPSYS_CONFIG_BASE	mt8167/dispsys/ddp_reg.h	1000;"	d
DISPSYS_DITHER_BASE	mt8167/dispsys/ddp_reg.h	1026;"	d
DISPSYS_DPI0_BASE	mt8167/dispsys/ddp_reg.h	1017;"	d
DISPSYS_DPI1_BASE	mt8167/dispsys/ddp_reg.h	1018;"	d
DISPSYS_DSI0_BASE	mt8167/dispsys/ddp_reg.h	1015;"	d
DISPSYS_DSI1_BASE	mt8167/dispsys/ddp_reg.h	1016;"	d
DISPSYS_GAMMA_BASE	mt8167/dispsys/ddp_reg.h	1010;"	d
DISPSYS_LVDS_ANA_BASE	mt8167/dispsys/ddp_reg.h	1030;"	d
DISPSYS_LVDS_TX_BASE	mt8167/dispsys/ddp_reg.h	1029;"	d
DISPSYS_MERGE_BASE	mt8167/dispsys/ddp_reg.h	1011;"	d
DISPSYS_MUTEX_BASE	mt8167/dispsys/ddp_reg.h	1021;"	d
DISPSYS_OD_BASE	mt8167/dispsys/ddp_reg.h	1024;"	d
DISPSYS_OVL0_BASE	mt8167/dispsys/ddp_reg.h	1001;"	d
DISPSYS_OVL1_BASE	mt8167/dispsys/ddp_reg.h	1002;"	d
DISPSYS_PWM0_BASE	mt8167/dispsys/ddp_reg.h	1019;"	d
DISPSYS_PWM1_BASE	mt8167/dispsys/ddp_reg.h	1020;"	d
DISPSYS_RDMA0_BASE	mt8167/dispsys/ddp_reg.h	1003;"	d
DISPSYS_RDMA1_BASE	mt8167/dispsys/ddp_reg.h	1004;"	d
DISPSYS_REG_ADDR_MAX	mt8167/dispsys/ddp_reg.h	998;"	d
DISPSYS_REG_ADDR_MIN	mt8167/dispsys/ddp_reg.h	997;"	d
DISPSYS_SMI_COMMON_BASE	mt8167/dispsys/ddp_reg.h	1023;"	d
DISPSYS_SMI_LARB0_BASE	mt8167/dispsys/ddp_reg.h	1022;"	d
DISPSYS_SPLIT0_BASE	mt8167/dispsys/ddp_reg.h	1012;"	d
DISPSYS_SPLIT1_BASE	mt8167/dispsys/ddp_reg.h	1013;"	d
DISPSYS_UFOE_BASE	mt8167/dispsys/ddp_reg.h	1014;"	d
DISPSYS_WDMA0_BASE	mt8167/dispsys/ddp_reg.h	1005;"	d
DISPSYS_WDMA1_BASE	mt8167/dispsys/ddp_reg.h	1006;"	d
DISP_AAL0	include/ddp_aal.h	/^	DISP_AAL0 = 0,$/;"	e	enum:__anon12
DISP_AAL1	include/ddp_aal.h	/^	DISP_AAL1,$/;"	e	enum:__anon12
DISP_AAL_CABC_00	mt8167/dispsys/ddp_reg.h	1353;"	d
DISP_AAL_CABC_02	mt8167/dispsys/ddp_reg.h	1354;"	d
DISP_AAL_CABC_04	mt8167/dispsys/ddp_reg.h	1355;"	d
DISP_AAL_CABC_GAINLMT_TBL	mt8167/dispsys/ddp_reg.h	1362;"	d
DISP_AAL_CFG	mt8167/dispsys/ddp_reg.h	1346;"	d
DISP_AAL_CHKSUM	mt8167/dispsys/ddp_reg.h	1349;"	d
DISP_AAL_DRE_FLT_FORCE	mt8167/dispsys/ddp_reg.h	1360;"	d
DISP_AAL_DRE_MAPPING_00	mt8167/dispsys/ddp_reg.h	1361;"	d
DISP_AAL_DUMMY_REG	mt8167/dispsys/ddp_reg.h	1351;"	d
DISP_AAL_EN	mt8167/dispsys/ddp_reg.h	1341;"	d
DISP_AAL_HIST	include/ddp_aal.h	/^} DISP_AAL_HIST;$/;"	t	typeref:struct:__anon14
DISP_AAL_HIST_MODULE	include/ddp_aal.h	/^} DISP_AAL_HIST_MODULE;$/;"	t	typeref:struct:__anon15
DISP_AAL_INITREG	include/ddp_aal.h	/^} DISP_AAL_INITREG;$/;"	t	typeref:struct:__anon13
DISP_AAL_INTEN	mt8167/dispsys/ddp_reg.h	1343;"	d
DISP_AAL_INTSTA	mt8167/dispsys/ddp_reg.h	1344;"	d
DISP_AAL_IN_CNT	mt8167/dispsys/ddp_reg.h	1347;"	d
DISP_AAL_MAX_HIST_CONFIG_00	mt8167/dispsys/ddp_reg.h	1352;"	d
DISP_AAL_OUT_CNT	mt8167/dispsys/ddp_reg.h	1348;"	d
DISP_AAL_PARAM	include/ddp_aal.h	/^} DISP_AAL_PARAM;$/;"	t	typeref:struct:__anon16
DISP_AAL_REFRESH_LATENCY	include/ddp_aal.h	/^enum DISP_AAL_REFRESH_LATENCY {$/;"	g
DISP_AAL_RESET	mt8167/dispsys/ddp_reg.h	1342;"	d
DISP_AAL_SIZE	mt8167/dispsys/ddp_reg.h	1350;"	d
DISP_AAL_STATUS	mt8167/dispsys/ddp_reg.h	1345;"	d
DISP_AAL_STATUS_00	mt8167/dispsys/ddp_reg.h	1356;"	d
DISP_AAL_STATUS_32	mt8167/dispsys/ddp_reg.h	1358;"	d
DISP_AAL_TOTAL	include/ddp_aal.h	/^	DISP_AAL_TOTAL$/;"	e	enum:__anon12
DISP_ALIVE	mt8167/videox/primary_display.h	/^	DISP_ALIVE = 0xf0,$/;"	e	enum:DISP_POWER_STATE
DISP_ALPHA_INVALID	include/disp_session.h	/^	DISP_ALPHA_INVALID = 3,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_INVALID	include/disp_svp.h	/^	DISP_ALPHA_INVALID = 3,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_ONE	include/disp_session.h	/^	DISP_ALPHA_ONE = 0,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_ONE	include/disp_svp.h	/^	DISP_ALPHA_ONE = 0,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_SRC	include/disp_session.h	/^	DISP_ALPHA_SRC = 1,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_SRC	include/disp_svp.h	/^	DISP_ALPHA_SRC = 1,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_SRC_INVERT	include/disp_session.h	/^	DISP_ALPHA_SRC_INVERT = 2,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_SRC_INVERT	include/disp_svp.h	/^	DISP_ALPHA_SRC_INVERT = 2,$/;"	e	enum:DISP_ALPHA_TYPE
DISP_ALPHA_TYPE	include/disp_session.h	/^enum DISP_ALPHA_TYPE {$/;"	g
DISP_ALPHA_TYPE	include/disp_svp.h	/^enum DISP_ALPHA_TYPE {$/;"	g
DISP_BUFFER_ALPHA	include/disp_session.h	/^	DISP_BUFFER_ALPHA = 1,$/;"	e	enum:DISP_BUFFER_SOURCE
DISP_BUFFER_ION	include/disp_session.h	/^	DISP_BUFFER_ION = 0,$/;"	e	enum:DISP_BUFFER_SOURCE
DISP_BUFFER_MVA	include/disp_session.h	/^	DISP_BUFFER_MVA = 2,$/;"	e	enum:DISP_BUFFER_SOURCE
DISP_BUFFER_SOURCE	include/disp_session.h	/^enum DISP_BUFFER_SOURCE {$/;"	g
DISP_BUFFER_TYPE	include/disp_session.h	/^enum DISP_BUFFER_TYPE {$/;"	g
DISP_BUFFER_TYPE	include/disp_svp.h	/^enum DISP_BUFFER_TYPE {$/;"	g
DISP_CAP_OUTPUT_MODE	include/disp_session.h	/^enum DISP_CAP_OUTPUT_MODE {$/;"	g
DISP_CAP_OUTPUT_PASS	include/disp_session.h	/^enum DISP_CAP_OUTPUT_PASS {$/;"	g
DISP_CCORR0	include/ddp_gamma.h	/^	DISP_CCORR0 = 0,$/;"	e	enum:__anon20
DISP_CCORR1	include/ddp_gamma.h	/^	DISP_CCORR1,$/;"	e	enum:__anon20
DISP_CCORR_COEF_T	include/ddp_gamma.h	/^} DISP_CCORR_COEF_T;$/;"	t	typeref:struct:__anon21
DISP_CCORR_TOTAL	include/ddp_gamma.h	/^	DISP_CCORR_TOTAL$/;"	e	enum:__anon20
DISP_CHANGED_UI_LAYER_ID	mt8167/videox/primary_display.h	33;"	d
DISP_CMDQ_BEGIN	mt8167/dispsys/ddp_reg.h	1318;"	d
DISP_CMDQ_CONFIG_STREAM_DIRTY	mt8167/dispsys/ddp_reg.h	1329;"	d
DISP_CMDQ_END	mt8167/dispsys/ddp_reg.h	1331;"	d
DISP_CMDQ_REG_SET	mt8167/dispsys/ddp_reg.h	1327;"	d
DISP_COLOR0_SEL_IN_FLD_DISP_COLOR0_SEL_IN	mt8167/dispsys/ddp_reg.h	1581;"	d
DISP_COLOR_BWS_2	mt8167/dispsys/ddp_reg.h	1429;"	d
DISP_COLOR_CAP_IN_DATA_MAIN	mt8167/dispsys/ddp_reg.h	1419;"	d
DISP_COLOR_CAP_IN_DATA_MAIN_CR	mt8167/dispsys/ddp_reg.h	1420;"	d
DISP_COLOR_CAP_OUT_DATA_MAIN	mt8167/dispsys/ddp_reg.h	1421;"	d
DISP_COLOR_CAP_OUT_DATA_MAIN_CR	mt8167/dispsys/ddp_reg.h	1422;"	d
DISP_COLOR_CFG_MAIN	mt8167/dispsys/ddp_reg.h	1403;"	d
DISP_COLOR_CK_ON	mt8167/dispsys/ddp_reg.h	1463;"	d
DISP_COLOR_CM1_EN	mt8167/dispsys/ddp_reg.h	1466;"	d
DISP_COLOR_CM2_EN	mt8167/dispsys/ddp_reg.h	1467;"	d
DISP_COLOR_CRC	mt8167/dispsys/ddp_reg.h	1461;"	d
DISP_COLOR_CRC_0	mt8167/dispsys/ddp_reg.h	1430;"	d
DISP_COLOR_C_BOOST_MAIN	mt8167/dispsys/ddp_reg.h	1411;"	d
DISP_COLOR_C_BOOST_MAIN_2	mt8167/dispsys/ddp_reg.h	1412;"	d
DISP_COLOR_DBG_CFG_MAIN	mt8167/dispsys/ddp_reg.h	1410;"	d
DISP_COLOR_FRAME_DONE_DEL	mt8167/dispsys/ddp_reg.h	1460;"	d
DISP_COLOR_G_PIC_ADJ_MAIN_1	mt8167/dispsys/ddp_reg.h	1414;"	d
DISP_COLOR_G_PIC_ADJ_MAIN_2	mt8167/dispsys/ddp_reg.h	1415;"	d
DISP_COLOR_INK_DATA_MAIN	mt8167/dispsys/ddp_reg.h	1417;"	d
DISP_COLOR_INK_DATA_MAIN_CR	mt8167/dispsys/ddp_reg.h	1418;"	d
DISP_COLOR_INTEN	mt8167/dispsys/ddp_reg.h	1458;"	d
DISP_COLOR_INTERNAL_IP_HEIGHT	mt8167/dispsys/ddp_reg.h	1465;"	d
DISP_COLOR_INTERNAL_IP_WIDTH	mt8167/dispsys/ddp_reg.h	1464;"	d
DISP_COLOR_LINE_CNT_MAIN	mt8167/dispsys/ddp_reg.h	1405;"	d
DISP_COLOR_LOCAL_HUE_CD_0	mt8167/dispsys/ddp_reg.h	1424;"	d
DISP_COLOR_LUMA_ADJ	mt8167/dispsys/ddp_reg.h	1413;"	d
DISP_COLOR_OUT_SEL	mt8167/dispsys/ddp_reg.h	1459;"	d
DISP_COLOR_PART_SAT_GAIN1_0	mt8167/dispsys/ddp_reg.h	1431;"	d
DISP_COLOR_PART_SAT_GAIN1_1	mt8167/dispsys/ddp_reg.h	1432;"	d
DISP_COLOR_PART_SAT_GAIN1_2	mt8167/dispsys/ddp_reg.h	1433;"	d
DISP_COLOR_PART_SAT_GAIN1_3	mt8167/dispsys/ddp_reg.h	1434;"	d
DISP_COLOR_PART_SAT_GAIN1_4	mt8167/dispsys/ddp_reg.h	1435;"	d
DISP_COLOR_PART_SAT_GAIN2_0	mt8167/dispsys/ddp_reg.h	1436;"	d
DISP_COLOR_PART_SAT_GAIN2_1	mt8167/dispsys/ddp_reg.h	1437;"	d
DISP_COLOR_PART_SAT_GAIN2_2	mt8167/dispsys/ddp_reg.h	1438;"	d
DISP_COLOR_PART_SAT_GAIN2_3	mt8167/dispsys/ddp_reg.h	1439;"	d
DISP_COLOR_PART_SAT_GAIN2_4	mt8167/dispsys/ddp_reg.h	1440;"	d
DISP_COLOR_PART_SAT_GAIN3_0	mt8167/dispsys/ddp_reg.h	1441;"	d
DISP_COLOR_PART_SAT_GAIN3_1	mt8167/dispsys/ddp_reg.h	1442;"	d
DISP_COLOR_PART_SAT_GAIN3_2	mt8167/dispsys/ddp_reg.h	1443;"	d
DISP_COLOR_PART_SAT_GAIN3_3	mt8167/dispsys/ddp_reg.h	1444;"	d
DISP_COLOR_PART_SAT_GAIN3_4	mt8167/dispsys/ddp_reg.h	1445;"	d
DISP_COLOR_PART_SAT_POINT1_0	mt8167/dispsys/ddp_reg.h	1446;"	d
DISP_COLOR_PART_SAT_POINT1_1	mt8167/dispsys/ddp_reg.h	1447;"	d
DISP_COLOR_PART_SAT_POINT1_2	mt8167/dispsys/ddp_reg.h	1448;"	d
DISP_COLOR_PART_SAT_POINT1_3	mt8167/dispsys/ddp_reg.h	1449;"	d
DISP_COLOR_PART_SAT_POINT1_4	mt8167/dispsys/ddp_reg.h	1450;"	d
DISP_COLOR_PART_SAT_POINT2_0	mt8167/dispsys/ddp_reg.h	1451;"	d
DISP_COLOR_PART_SAT_POINT2_1	mt8167/dispsys/ddp_reg.h	1452;"	d
DISP_COLOR_PART_SAT_POINT2_2	mt8167/dispsys/ddp_reg.h	1453;"	d
DISP_COLOR_PART_SAT_POINT2_3	mt8167/dispsys/ddp_reg.h	1454;"	d
DISP_COLOR_PART_SAT_POINT2_4	mt8167/dispsys/ddp_reg.h	1455;"	d
DISP_COLOR_POS_MAIN	mt8167/dispsys/ddp_reg.h	1416;"	d
DISP_COLOR_PXL_CNT_MAIN	mt8167/dispsys/ddp_reg.h	1404;"	d
DISP_COLOR_SAT_HIST_X_CFG_MAIN	mt8167/dispsys/ddp_reg.h	1427;"	d
DISP_COLOR_SAT_HIST_Y_CFG_MAIN	mt8167/dispsys/ddp_reg.h	1428;"	d
DISP_COLOR_START	mt8167/dispsys/ddp_reg.h	1457;"	d
DISP_COLOR_SWREG_COLOR_BASE	common/color20/ddp_color.h	134;"	d
DISP_COLOR_SWREG_END	common/color20/ddp_color.h	139;"	d
DISP_COLOR_SWREG_MDP_COLOR_BASE	common/color20/ddp_color.h	138;"	d
DISP_COLOR_SWREG_PQDC_BASE	common/color20/ddp_color.h	136;"	d
DISP_COLOR_SWREG_PQDS_BASE	common/color20/ddp_color.h	137;"	d
DISP_COLOR_SWREG_START	common/color20/ddp_color.h	133;"	d
DISP_COLOR_SWREG_TDSHP_BASE	common/color20/ddp_color.h	135;"	d
DISP_COLOR_SW_SCRATCH	mt8167/dispsys/ddp_reg.h	1462;"	d
DISP_COLOR_TIMING_DETECTION_0	mt8167/dispsys/ddp_reg.h	1408;"	d
DISP_COLOR_TIMING_DETECTION_1	mt8167/dispsys/ddp_reg.h	1409;"	d
DISP_COLOR_TWO_D_W1_RESULT	mt8167/dispsys/ddp_reg.h	1426;"	d
DISP_COLOR_TWO_D_WINDOW_1	mt8167/dispsys/ddp_reg.h	1425;"	d
DISP_COLOR_WIN_X_MAIN	mt8167/dispsys/ddp_reg.h	1406;"	d
DISP_COLOR_WIN_Y_MAIN	mt8167/dispsys/ddp_reg.h	1407;"	d
DISP_COLOR_Y_SLOPE_1_0_MAIN	mt8167/dispsys/ddp_reg.h	1423;"	d
DISP_CPU_REG_SET	mt8167/dispsys/ddp_reg.h	1136;"	d
DISP_CPU_REG_SET_FIELD	mt8167/dispsys/ddp_reg.h	1143;"	d
DISP_DC_TYPE	include/disp_session.h	/^enum DISP_DC_TYPE {$/;"	g
DISP_DECOUPLE_MODE	include/mtkfb.h	/^	DISP_DECOUPLE_MODE$/;"	e	enum:MTK_DISP_MODE
DISP_DEFAULT_UI_LAYER_ID	mt8167/videox/primary_display.h	32;"	d
DISP_DEVNAME	mt8167/dispsys/ddp_drv.c	88;"	d	file:
DISP_DEVNAME	mt8167/dispsys/ddp_irq.c	50;"	d	file:
DISP_DEVNAME	mt8167/videox/mtk_mira.c	27;"	d	file:
DISP_DIRECT_LINK_MODE	include/mtkfb.h	/^	DISP_DIRECT_LINK_MODE,$/;"	e	enum:MTK_DISP_MODE
DISP_DISABLE_X_CHANNEL_ALPHA	mt8167/videox/mtk_disp_mgr.c	91;"	d	file:
DISP_DITHER0	include/ddp_dither.h	/^	DISP_DITHER0,$/;"	e	enum:__anon17
DISP_DITHER1	include/ddp_dither.h	/^	DISP_DITHER1$/;"	e	enum:__anon17
DISP_DITHER_MOUT_EN_FLD_DISP_DITHER_MOUT_EN	mt8167/dispsys/ddp_reg.h	1573;"	d
DISP_DL_READY_0_FLD_DISP_DL_READY_0	mt8167/dispsys/ddp_reg.h	1667;"	d
DISP_DL_VALID_0_FLD_DISP_DL_VALID_0	mt8167/dispsys/ddp_reg.h	1666;"	d
DISP_DSI_REG_VFP	mt8167/videox/primary_display.c	368;"	d	file:
DISP_ENABLE_SODI_FOR_VIDEO_MODE	mt8167/dispsys/ddp_debug.h	59;"	d
DISP_ENGINE_SIGNAL0	mt8167/dispsys/ddp_dump.h	/^enum DISP_ENGINE_SIGNAL0 {$/;"	g
DISP_EXEC_COMMAND	mt8167/dispsys/ddp_drv.h	/^struct DISP_EXEC_COMMAND {$/;"	s
DISP_EXTRA_CHECKUPDATE_PTR	mt8167/videox/disp_drv_ddp.h	/^typedef int (*DISP_EXTRA_CHECKUPDATE_PTR) (int);$/;"	t
DISP_EXTRA_CONFIG_PTR	mt8167/videox/disp_drv_ddp.h	/^typedef int (*DISP_EXTRA_CONFIG_PTR) (int);$/;"	t
DISP_FAKE_ENG_CON0_FLD_DFE_DRE_EN	mt8167/dispsys/ddp_reg.h	1617;"	d
DISP_FAKE_ENG_CON0_FLD_DFE_LOOP_MODE	mt8167/dispsys/ddp_reg.h	1618;"	d
DISP_FAKE_ENG_CON0_FLD_DFE_TEST_LEN	mt8167/dispsys/ddp_reg.h	1619;"	d
DISP_FAKE_ENG_CON1_FLD_DFE_RD_DIS	mt8167/dispsys/ddp_reg.h	1621;"	d
DISP_FAKE_ENG_CON1_FLD_DFE_SLOW_DOWN	mt8167/dispsys/ddp_reg.h	1622;"	d
DISP_FAKE_ENG_CON1_FLD_DFE_WR_DIS	mt8167/dispsys/ddp_reg.h	1620;"	d
DISP_FAKE_ENG_EN_FLD_DFE_MUX_SEL	mt8167/dispsys/ddp_reg.h	1615;"	d
DISP_FAKE_ENG_EN_FLD_DFE_START	mt8167/dispsys/ddp_reg.h	1614;"	d
DISP_FAKE_ENG_RD_ADDR_FLD_DISP_FAKE_ENG_RD_ADDR	mt8167/dispsys/ddp_reg.h	1623;"	d
DISP_FAKE_ENG_RST_FLD_DISP_FAKE_ENG_RST	mt8167/dispsys/ddp_reg.h	1616;"	d
DISP_FAKE_ENG_STATE_FLD_DFE_BUSY	mt8167/dispsys/ddp_reg.h	1627;"	d
DISP_FAKE_ENG_STATE_FLD_DFE_RD_ST	mt8167/dispsys/ddp_reg.h	1625;"	d
DISP_FAKE_ENG_STATE_FLD_DFE_WR_ST	mt8167/dispsys/ddp_reg.h	1626;"	d
DISP_FAKE_ENG_WR_ADDR_FLD_DISP_FAKE_ENG_WR_ADDR	mt8167/dispsys/ddp_reg.h	1624;"	d
DISP_FATAL_ERR	mt8167/videox/disp_drv_log.h	104;"	d
DISP_FATAL_ERR	mt8167/videox/disp_drv_log.h	97;"	d
DISP_FEATURE	include/disp_session.h	/^enum DISP_FEATURE {$/;"	g
DISP_FEATURE_FENCE_WAIT	include/disp_session.h	/^	DISP_FEATURE_FENCE_WAIT = 0x00000008,$/;"	e	enum:DISP_FEATURE
DISP_FEATURE_HRT	include/disp_session.h	/^	DISP_FEATURE_HRT = 0x00000002,$/;"	e	enum:DISP_FEATURE
DISP_FEATURE_PARTIAL	include/disp_session.h	/^	DISP_FEATURE_PARTIAL = 0x00000004,$/;"	e	enum:DISP_FEATURE
DISP_FEATURE_RSZ	include/disp_session.h	/^	DISP_FEATURE_RSZ = 0x00000010,$/;"	e	enum:DISP_FEATURE
DISP_FEATURE_TIME_SHARING	include/disp_session.h	/^	DISP_FEATURE_TIME_SHARING = 0x00000001,$/;"	e	enum:DISP_FEATURE
DISP_FORMAT	include/disp_session.h	/^enum DISP_FORMAT {$/;"	g
DISP_FORMAT	include/disp_svp.h	/^enum DISP_FORMAT {$/;"	g
DISP_FORMAT_ABGR8888	include/disp_session.h	/^	DISP_FORMAT_ABGR8888 = MAKE_DISP_FORMAT_ID(5, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_ABGR8888	include/disp_svp.h	/^	DISP_FORMAT_ABGR8888 = MAKE_DISP_FORMAT_ID(5, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_ARGB8888	include/disp_session.h	/^	DISP_FORMAT_ARGB8888 = MAKE_DISP_FORMAT_ID(4, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_ARGB8888	include/disp_svp.h	/^	DISP_FORMAT_ARGB8888 = MAKE_DISP_FORMAT_ID(4, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BGR888	include/disp_session.h	/^	DISP_FORMAT_BGR888 = MAKE_DISP_FORMAT_ID(3, 3),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BGR888	include/disp_svp.h	/^	DISP_FORMAT_BGR888 = MAKE_DISP_FORMAT_ID(3, 3),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BGRA8888	include/disp_session.h	/^	DISP_FORMAT_BGRA8888 = MAKE_DISP_FORMAT_ID(7, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BGRA8888	include/disp_svp.h	/^	DISP_FORMAT_BGRA8888 = MAKE_DISP_FORMAT_ID(7, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BGRX8888	include/disp_session.h	/^	DISP_FORMAT_BGRX8888 = MAKE_DISP_FORMAT_ID(12, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BPP_MASK	include/disp_session.h	/^	DISP_FORMAT_BPP_MASK = 0xFF,$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_BPP_MASK	include/disp_svp.h	/^	DISP_FORMAT_BPP_MASK = 0xFFFF,$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_DIM	include/disp_session.h	/^	DISP_FORMAT_DIM = MAKE_DISP_FORMAT_ID(21, 0),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_GREY	include/disp_svp.h	/^	DISP_FORMAT_GREY = MAKE_DISP_FORMAT_ID(15, 1),	\/* Single Y plane *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_I420	include/disp_svp.h	/^	DISP_FORMAT_I420 = MAKE_DISP_FORMAT_ID(17, 1),	\/* Same as YV12 but replace U\/V *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_IYUV	include/disp_svp.h	/^	DISP_FORMAT_IYUV = MAKE_DISP_FORMAT_ID(17, 1),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_NV12	include/disp_svp.h	/^	DISP_FORMAT_NV12 = MAKE_DISP_FORMAT_ID(18, 1),	\/* BPP = 1.5 *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_NV21	include/disp_svp.h	/^	DISP_FORMAT_NV21 = MAKE_DISP_FORMAT_ID(19, 1),	\/* Same as NV12 but replace U\/V *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_PABGR8888	include/disp_session.h	/^	DISP_FORMAT_PABGR8888 = MAKE_DISP_FORMAT_ID(18, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_PARGB8888	include/disp_session.h	/^	DISP_FORMAT_PARGB8888 = MAKE_DISP_FORMAT_ID(17, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_PBGRA8888	include/disp_session.h	/^	DISP_FORMAT_PBGRA8888 = MAKE_DISP_FORMAT_ID(20, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_PRGBA8888	include/disp_session.h	/^	DISP_FORMAT_PRGBA8888 = MAKE_DISP_FORMAT_ID(19, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGB565	include/disp_session.h	/^	DISP_FORMAT_RGB565 = MAKE_DISP_FORMAT_ID(1, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGB565	include/disp_svp.h	/^	DISP_FORMAT_RGB565 = MAKE_DISP_FORMAT_ID(1, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGB888	include/disp_session.h	/^	DISP_FORMAT_RGB888 = MAKE_DISP_FORMAT_ID(2, 3),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGB888	include/disp_svp.h	/^	DISP_FORMAT_RGB888 = MAKE_DISP_FORMAT_ID(2, 3),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGBA8888	include/disp_session.h	/^	DISP_FORMAT_RGBA8888 = MAKE_DISP_FORMAT_ID(6, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGBA8888	include/disp_svp.h	/^	DISP_FORMAT_RGBA8888 = MAKE_DISP_FORMAT_ID(6, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_RGBX8888	include/disp_session.h	/^	DISP_FORMAT_RGBX8888 = MAKE_DISP_FORMAT_ID(11, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_UNKNOWN	include/disp_session.h	/^	DISP_FORMAT_UNKNOWN = 0,$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_UNKNOWN	include/disp_svp.h	/^	DISP_FORMAT_UNKNOWN = 0,$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_UYVY	include/disp_session.h	/^	DISP_FORMAT_UYVY = MAKE_DISP_FORMAT_ID(13, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_UYVY	include/disp_svp.h	/^	DISP_FORMAT_UYVY = MAKE_DISP_FORMAT_ID(13, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_VYUY	include/disp_svp.h	/^	DISP_FORMAT_VYUY = MAKE_DISP_FORMAT_ID(12, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_XBGR8888	include/disp_session.h	/^	DISP_FORMAT_XBGR8888 = MAKE_DISP_FORMAT_ID(10, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_XBGR8888	include/disp_svp.h	/^	DISP_FORMAT_XBGR8888 = MAKE_DISP_FORMAT_ID(9, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_XRGB8888	include/disp_session.h	/^	DISP_FORMAT_XRGB8888 = MAKE_DISP_FORMAT_ID(9, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_XRGB8888	include/disp_svp.h	/^	DISP_FORMAT_XRGB8888 = MAKE_DISP_FORMAT_ID(8, 4),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_Y422	include/disp_svp.h	/^	DISP_FORMAT_Y422 = MAKE_DISP_FORMAT_ID(13, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_Y8	include/disp_svp.h	/^	DISP_FORMAT_Y8 = MAKE_DISP_FORMAT_ID(15, 1),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_Y800	include/disp_svp.h	/^	DISP_FORMAT_Y800 = MAKE_DISP_FORMAT_ID(15, 1),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YUV420_P	include/disp_session.h	/^	DISP_FORMAT_YUV420_P = MAKE_DISP_FORMAT_ID(14, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YUV422	include/disp_session.h	/^	DISP_FORMAT_YUV422 = MAKE_DISP_FORMAT_ID(8, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YUV422	include/disp_svp.h	/^	DISP_FORMAT_YUV422 = MAKE_DISP_FORMAT_ID(14, 2),	\/* Will be removed *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YUV444	include/disp_svp.h	/^	DISP_FORMAT_YUV444 = MAKE_DISP_FORMAT_ID(10, 3),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YUY2	include/disp_svp.h	/^	DISP_FORMAT_YUY2 = MAKE_DISP_FORMAT_ID(14, 2),$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YUYV	include/disp_svp.h	/^	DISP_FORMAT_YUYV = MAKE_DISP_FORMAT_ID(14, 2),	\/* Same as UYVY but replace U\/V *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YV12	include/disp_session.h	/^	DISP_FORMAT_YV12 = MAKE_DISP_FORMAT_ID(16, 1),	\/* BPP = 1.5 *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YV12	include/disp_svp.h	/^	DISP_FORMAT_YV12 = MAKE_DISP_FORMAT_ID(16, 1),	\/* BPP = 1.5 *\/$/;"	e	enum:DISP_FORMAT
DISP_FORMAT_YVYU	include/disp_svp.h	/^	DISP_FORMAT_YVYU = MAKE_DISP_FORMAT_ID(11, 2),	\/* Same as UYVY, but replace Y\/U\/V *\/$/;"	e	enum:DISP_FORMAT
DISP_FRM_SEQ_STATE	mt8167/videox/primary_display.h	/^enum DISP_FRM_SEQ_STATE {$/;"	g
DISP_GAMMA0	include/ddp_gamma.h	/^	DISP_GAMMA0 = 0,$/;"	e	enum:__anon18
DISP_GAMMA1	include/ddp_gamma.h	/^	DISP_GAMMA1,$/;"	e	enum:__anon18
DISP_GAMMA_LUT_SIZE	include/ddp_gamma.h	28;"	d
DISP_GAMMA_LUT_T	include/ddp_gamma.h	/^} DISP_GAMMA_LUT_T;$/;"	t	typeref:struct:__anon19
DISP_GAMMA_TOTAL	include/ddp_gamma.h	/^	DISP_GAMMA_TOTAL$/;"	e	enum:__anon18
DISP_GetActiveHeight	mt8167/videox/primary_display.c	/^uint32_t DISP_GetActiveHeight(void)$/;"	f
DISP_GetActiveWidth	mt8167/videox/primary_display.c	/^uint32_t DISP_GetActiveWidth(void)$/;"	f
DISP_GetFBRamSize	mt8167/videox/primary_display.c	/^uint32_t DISP_GetFBRamSize(void)$/;"	f
DISP_GetLcmDrv	mt8167/videox/primary_display.c	/^LCM_DRIVER *DISP_GetLcmDrv(void)$/;"	f
DISP_GetLcmPara	mt8167/videox/primary_display.c	/^LCM_PARAMS *DISP_GetLcmPara(void)$/;"	f
DISP_GetPages	mt8167/videox/primary_display.c	/^uint32_t DISP_GetPages(void)$/;"	f
DISP_GetPanelBPP	mt8167/videox/primary_display.c	/^uint32_t DISP_GetPanelBPP(void)$/;"	f
DISP_GetScreenBpp	mt8167/videox/primary_display.c	/^uint32_t DISP_GetScreenBpp(void)$/;"	f
DISP_GetScreenHeight	mt8167/videox/primary_display.c	/^uint32_t DISP_GetScreenHeight(void)$/;"	f
DISP_GetScreenWidth	mt8167/videox/primary_display.c	/^uint32_t DISP_GetScreenWidth(void)$/;"	f
DISP_GetVRamSize	mt8167/videox/primary_display.c	/^uint32_t DISP_GetVRamSize(void)$/;"	f
DISP_GetVRamSizeBoot	common/mtkfb_dummy.c	/^unsigned int DISP_GetVRamSizeBoot(void)$/;"	f
DISP_GetVRamSizeBoot	mt8167/videox/primary_display.c	/^uint32_t DISP_GetVRamSizeBoot(char *cmdline)$/;"	f
DISP_GetVRamSizeBoot	mtdummy/mtkfb.c	/^unsigned int DISP_GetVRamSizeBoot(void)$/;"	f
DISP_HELPER_OPTION	mt8167/videox/disp_helper.h	/^enum DISP_HELPER_OPTION {$/;"	g
DISP_HELPER_OPTION_DECOUPLE_MODE_USE_RGB565	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_DECOUPLE_MODE_USE_RGB565,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_DYNAMIC_SWITCH_UNDERFLOW_EN	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_DYNAMIC_SWITCH_UNDERFLOW_EN,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_FAKE_LCM_HEIGHT	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_FAKE_LCM_HEIGHT,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_FAKE_LCM_WIDTH	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_FAKE_LCM_WIDTH,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_FAKE_LCM_X	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_FAKE_LCM_X,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_FAKE_LCM_Y	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_FAKE_LCM_Y,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_IDLEMGR_DISABLE_ROUTINE_IRQ	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_IDLEMGR_DISABLE_ROUTINE_IRQ,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_IDLEMGR_SWTCH_DECOUPLE	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_IDLEMGR_SWTCH_DECOUPLE,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_MIPITX_ON_CHIP	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_MIPITX_ON_CHIP,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_NO_LCM_FOR_LOW_POWER_MEASUREMENT	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_NO_LCM_FOR_LOW_POWER_MEASUREMENT,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_NUM	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_NUM$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_OVL_WARM_RESET	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_OVL_WARM_RESET,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_TWO_PIPE_INTERFACE_PATH	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_TWO_PIPE_INTERFACE_PATH,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_USE_CLKMGR	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_USE_CLKMGR,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_USE_CMDQ	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_USE_CMDQ = 0,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_USE_DEVICE_TREE	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_USE_DEVICE_TREE,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_OPTION_USE_M4U	mt8167/videox/disp_helper.h	/^	DISP_HELPER_OPTION_USE_M4U,$/;"	e	enum:DISP_HELPER_OPTION
DISP_HELPER_STAGE	mt8167/videox/disp_helper.h	/^enum DISP_HELPER_STAGE {$/;"	g
DISP_HELPER_STAGE_BRING_UP	mt8167/videox/disp_helper.h	/^	DISP_HELPER_STAGE_BRING_UP,$/;"	e	enum:DISP_HELPER_STAGE
DISP_HELPER_STAGE_EARLY_PORTING	mt8167/videox/disp_helper.h	/^	DISP_HELPER_STAGE_EARLY_PORTING,$/;"	e	enum:DISP_HELPER_STAGE
DISP_HELPER_STAGE_NORMAL	mt8167/videox/disp_helper.h	/^	DISP_HELPER_STAGE_NORMAL$/;"	e	enum:DISP_HELPER_STAGE
DISP_HW_MAX_LAYER	mt8167/videox/disp_drv_platform.h	196;"	d
DISP_HW_MODE_CAP	mt8167/videox/disp_drv_platform.h	211;"	d
DISP_HW_MODE_CAP	mt8167/videox/disp_drv_platform.h	220;"	d
DISP_HW_PASS_MODE	mt8167/videox/disp_drv_platform.h	212;"	d
DISP_HW_PASS_MODE	mt8167/videox/disp_drv_platform.h	222;"	d
DISP_HW_PASS_MODE	mt8167/videox/disp_drv_platform.h	224;"	d
DISP_IF_EPD	include/disp_session.h	/^	DISP_IF_EPD,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_EPD	include/disp_svp.h	/^	DISP_IF_EPD,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_FORMAT	include/disp_session.h	/^enum DISP_IF_FORMAT {$/;"	g
DISP_IF_FORMAT	include/disp_svp.h	/^enum DISP_IF_FORMAT {$/;"	g
DISP_IF_FORMAT_RGB565	include/disp_session.h	/^	DISP_IF_FORMAT_RGB565 = 0,$/;"	e	enum:DISP_IF_FORMAT
DISP_IF_FORMAT_RGB565	include/disp_svp.h	/^	DISP_IF_FORMAT_RGB565 = 0,$/;"	e	enum:DISP_IF_FORMAT
DISP_IF_FORMAT_RGB666	include/disp_session.h	/^	DISP_IF_FORMAT_RGB666,$/;"	e	enum:DISP_IF_FORMAT
DISP_IF_FORMAT_RGB666	include/disp_svp.h	/^	DISP_IF_FORMAT_RGB666,$/;"	e	enum:DISP_IF_FORMAT
DISP_IF_FORMAT_RGB888	include/disp_session.h	/^	DISP_IF_FORMAT_RGB888$/;"	e	enum:DISP_IF_FORMAT
DISP_IF_FORMAT_RGB888	include/disp_svp.h	/^	DISP_IF_FORMAT_RGB888$/;"	e	enum:DISP_IF_FORMAT
DISP_IF_HDMI	include/disp_session.h	/^	DISP_IF_HDMI = 7,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_HDMI	include/disp_svp.h	/^	DISP_IF_HDMI = 7,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_HDMI_SMARTBOOK	include/disp_session.h	/^	DISP_IF_HDMI_SMARTBOOK,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_HDMI_SMARTBOOK	include/disp_svp.h	/^	DISP_IF_HDMI_SMARTBOOK,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_MHL	include/disp_session.h	/^	DISP_IF_MHL,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_MHL	include/disp_svp.h	/^	DISP_IF_MHL,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_MODE	include/disp_session.h	/^enum DISP_IF_MODE {$/;"	g
DISP_IF_MODE	include/disp_svp.h	/^enum DISP_IF_MODE {$/;"	g
DISP_IF_MODE_COMMAND	include/disp_session.h	/^	DISP_IF_MODE_COMMAND$/;"	e	enum:DISP_IF_MODE
DISP_IF_MODE_COMMAND	include/disp_svp.h	/^	DISP_IF_MODE_COMMAND$/;"	e	enum:DISP_IF_MODE
DISP_IF_MODE_VIDEO	include/disp_session.h	/^	DISP_IF_MODE_VIDEO = 0,$/;"	e	enum:DISP_IF_MODE
DISP_IF_MODE_VIDEO	include/disp_svp.h	/^	DISP_IF_MODE_VIDEO = 0,$/;"	e	enum:DISP_IF_MODE
DISP_IF_SLIMPORT	include/disp_session.h	/^	DISP_IF_SLIMPORT$/;"	e	enum:DISP_IF_TYPE
DISP_IF_SLIMPORT	include/disp_svp.h	/^	DISP_IF_SLIMPORT$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE	include/disp_session.h	/^enum DISP_IF_TYPE {$/;"	g
DISP_IF_TYPE	include/disp_svp.h	/^enum DISP_IF_TYPE {$/;"	g
DISP_IF_TYPE_DBI	include/disp_session.h	/^	DISP_IF_TYPE_DBI = 0,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DBI	include/disp_svp.h	/^	DISP_IF_TYPE_DBI = 0,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DPI	include/disp_session.h	/^	DISP_IF_TYPE_DPI,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DPI	include/disp_svp.h	/^	DISP_IF_TYPE_DPI,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DSI0	include/disp_session.h	/^	DISP_IF_TYPE_DSI0,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DSI0	include/disp_svp.h	/^	DISP_IF_TYPE_DSI0,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DSI1	include/disp_session.h	/^	DISP_IF_TYPE_DSI1,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DSI1	include/disp_svp.h	/^	DISP_IF_TYPE_DSI1,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DSIDUAL	include/disp_session.h	/^	DISP_IF_TYPE_DSIDUAL,$/;"	e	enum:DISP_IF_TYPE
DISP_IF_TYPE_DSIDUAL	include/disp_svp.h	/^	DISP_IF_TYPE_DSIDUAL,$/;"	e	enum:DISP_IF_TYPE
DISP_INTERLACE_FORMAT	mt8167/dispsys/ddp_drv.h	/^enum DISP_INTERLACE_FORMAT {$/;"	g
DISP_INTERLACE_FORMAT_BOTTOM_FIELD	mt8167/dispsys/ddp_drv.h	/^	DISP_INTERLACE_FORMAT_BOTTOM_FIELD$/;"	e	enum:DISP_INTERLACE_FORMAT
DISP_INTERLACE_FORMAT_NONE	mt8167/dispsys/ddp_drv.h	/^	DISP_INTERLACE_FORMAT_NONE,$/;"	e	enum:DISP_INTERLACE_FORMAT
DISP_INTERLACE_FORMAT_TOP_FIELD	mt8167/dispsys/ddp_drv.h	/^	DISP_INTERLACE_FORMAT_TOP_FIELD,$/;"	e	enum:DISP_INTERLACE_FORMAT
DISP_INTERNAL_BUFFER_COUNT	mt8167/videox/disp_drv_platform.h	218;"	d
DISP_INTERNAL_BUFFER_COUNT	mt8167/videox/disp_drv_platform.h	227;"	d
DISP_INVALID_SESSION_MODE	include/disp_session.h	/^	DISP_INVALID_SESSION_MODE = 0,$/;"	e	enum:DISP_MODE
DISP_IO	include/disp_session.h	443;"	d
DISP_IO	include/disp_svp.h	262;"	d
DISP_IOCTL_AAL_EVENTCTL	mt8167/dispsys/ddp_drv.h	311;"	d
DISP_IOCTL_AAL_GET_HIST	mt8167/dispsys/ddp_drv.h	313;"	d
DISP_IOCTL_AAL_INIT_REG	mt8167/dispsys/ddp_drv.h	316;"	d
DISP_IOCTL_AAL_SET_PARAM	mt8167/dispsys/ddp_drv.h	315;"	d
DISP_IOCTL_CHECK_OVL	mt8167/dispsys/ddp_drv.h	303;"	d
DISP_IOCTL_CLOCK_OFF	mt8167/dispsys/ddp_drv.h	300;"	d
DISP_IOCTL_CLOCK_ON	mt8167/dispsys/ddp_drv.h	299;"	d
DISP_IOCTL_CREATE_SESSION	include/disp_session.h	446;"	d
DISP_IOCTL_CREATE_SESSION	include/disp_svp.h	265;"	d
DISP_IOCTL_DESTROY_SESSION	include/disp_session.h	447;"	d
DISP_IOCTL_DESTROY_SESSION	include/disp_svp.h	266;"	d
DISP_IOCTL_DUMP_REG	mt8167/dispsys/ddp_drv.h	283;"	d
DISP_IOCTL_EXEC_COMMAND	mt8167/dispsys/ddp_drv.h	306;"	d
DISP_IOCTL_FRAME_CONFIG	include/disp_session.h	469;"	d
DISP_IOCTL_GET_DISPLAY_CAPS	include/disp_session.h	467;"	d
DISP_IOCTL_GET_IS_DRIVER_SUSPEND	include/disp_session.h	466;"	d
DISP_IOCTL_GET_LCMINDEX	mt8167/dispsys/ddp_drv.h	335;"	d
DISP_IOCTL_GET_OVL	mt8167/dispsys/ddp_drv.h	304;"	d
DISP_IOCTL_GET_PQINDEX	mt8167/dispsys/ddp_drv.h	340;"	d
DISP_IOCTL_GET_PQPARAM	mt8167/dispsys/ddp_drv.h	339;"	d
DISP_IOCTL_GET_PQ_CAM_PARAM	mt8167/dispsys/ddp_drv.h	345;"	d
DISP_IOCTL_GET_PQ_GAL_PARAM	mt8167/dispsys/ddp_drv.h	347;"	d
DISP_IOCTL_GET_PRESENT_FENCE	include/disp_session.h	464;"	d
DISP_IOCTL_GET_SESSION_INFO	include/disp_session.h	453;"	d
DISP_IOCTL_GET_SESSION_INFO	include/disp_svp.h	272;"	d
DISP_IOCTL_GET_SESSION_MODE	include/disp_session.h	457;"	d
DISP_IOCTL_GET_SESSION_MODE	include/disp_svp.h	275;"	d
DISP_IOCTL_GET_SESSION_TYPE	include/disp_session.h	459;"	d
DISP_IOCTL_GET_SESSION_TYPE	include/disp_svp.h	277;"	d
DISP_IOCTL_GET_TDSHPINDEX	mt8167/dispsys/ddp_drv.h	343;"	d
DISP_IOCTL_INSERT_SESSION_BUFFERS	include/disp_session.h	468;"	d
DISP_IOCTL_LOCK_MUTEX	mt8167/dispsys/ddp_drv.h	290;"	d
DISP_IOCTL_LOCK_RESOURCE	mt8167/dispsys/ddp_drv.h	293;"	d
DISP_IOCTL_LOCK_THREAD	mt8167/dispsys/ddp_drv.h	284;"	d
DISP_IOCTL_MAGIC	mt8167/dispsys/ddp_drv.h	278;"	d
DISP_IOCTL_MARK_CMQ	mt8167/dispsys/ddp_drv.h	286;"	d
DISP_IOCTL_MUTEX_CONTROL	mt8167/dispsys/ddp_drv.h	334;"	d
DISP_IOCTL_OD_CTL	mt8167/dispsys/ddp_drv.h	361;"	d
DISP_IOCTL_OVL_DISABLE_CASCADE	mt8167/dispsys/ddp_drv.h	365;"	d
DISP_IOCTL_OVL_ENABLE_CASCADE	mt8167/dispsys/ddp_drv.h	364;"	d
DISP_IOCTL_PQ_GET_DC_PARAM	mt8167/dispsys/ddp_drv.h	353;"	d
DISP_IOCTL_PQ_GET_DS_PARAM	mt8167/dispsys/ddp_drv.h	368;"	d
DISP_IOCTL_PQ_GET_MDP_COLOR_CAP	mt8167/dispsys/ddp_drv.h	369;"	d
DISP_IOCTL_PQ_GET_MDP_TDSHP_REG	mt8167/dispsys/ddp_drv.h	370;"	d
DISP_IOCTL_PQ_GET_TDSHP_FLAG	mt8167/dispsys/ddp_drv.h	351;"	d
DISP_IOCTL_PQ_SET_BYPASS_COLOR	mt8167/dispsys/ddp_drv.h	349;"	d
DISP_IOCTL_PQ_SET_DC_PARAM	mt8167/dispsys/ddp_drv.h	354;"	d
DISP_IOCTL_PQ_SET_TDSHP_FLAG	mt8167/dispsys/ddp_drv.h	352;"	d
DISP_IOCTL_PQ_SET_WINDOW	mt8167/dispsys/ddp_drv.h	350;"	d
DISP_IOCTL_PREPARE_INPUT_BUFFER	include/disp_session.h	449;"	d
DISP_IOCTL_PREPARE_INPUT_BUFFER	include/disp_svp.h	268;"	d
DISP_IOCTL_PREPARE_OUTPUT_BUFFER	include/disp_session.h	450;"	d
DISP_IOCTL_PREPARE_OUTPUT_BUFFER	include/disp_svp.h	269;"	d
DISP_IOCTL_QUERY_VALID_LAYER	include/disp_session.h	470;"	d
DISP_IOCTL_READ_REG	mt8167/dispsys/ddp_drv.h	281;"	d
DISP_IOCTL_READ_SW_REG	mt8167/dispsys/ddp_drv.h	356;"	d
DISP_IOCTL_RESOURCE_REQUIRE	mt8167/dispsys/ddp_drv.h	307;"	d
DISP_IOCTL_RUN_DPF	mt8167/dispsys/ddp_drv.h	302;"	d
DISP_IOCTL_SET_CCORR	mt8167/dispsys/ddp_drv.h	318;"	d
DISP_IOCTL_SET_CLKOFF	mt8167/dispsys/ddp_drv.h	332;"	d
DISP_IOCTL_SET_CLKON	mt8167/dispsys/ddp_drv.h	331;"	d
DISP_IOCTL_SET_COLOR_REG	mt8167/dispsys/ddp_drv.h	357;"	d
DISP_IOCTL_SET_GAMMALUT	mt8167/dispsys/ddp_drv.h	317;"	d
DISP_IOCTL_SET_INPUT_BUFFER	include/disp_session.h	451;"	d
DISP_IOCTL_SET_INPUT_BUFFER	include/disp_svp.h	270;"	d
DISP_IOCTL_SET_INTR	mt8167/dispsys/ddp_drv.h	296;"	d
DISP_IOCTL_SET_MAX_LAYER_NUM	include/disp_session.h	461;"	d
DISP_IOCTL_SET_MAX_LAYER_NUM	include/disp_svp.h	279;"	d
DISP_IOCTL_SET_OUTPUT_BUFFER	include/disp_session.h	452;"	d
DISP_IOCTL_SET_OUTPUT_BUFFER	include/disp_svp.h	271;"	d
DISP_IOCTL_SET_PQINDEX	mt8167/dispsys/ddp_drv.h	341;"	d
DISP_IOCTL_SET_PQPARAM	mt8167/dispsys/ddp_drv.h	338;"	d
DISP_IOCTL_SET_PQ_CAM_PARAM	mt8167/dispsys/ddp_drv.h	344;"	d
DISP_IOCTL_SET_PQ_GAL_PARAM	mt8167/dispsys/ddp_drv.h	346;"	d
DISP_IOCTL_SET_SCENARIO	include/disp_session.h	471;"	d
DISP_IOCTL_SET_SESSION_MODE	include/disp_session.h	456;"	d
DISP_IOCTL_SET_SESSION_MODE	include/disp_svp.h	274;"	d
DISP_IOCTL_SET_SESSION_TYPE	include/disp_session.h	458;"	d
DISP_IOCTL_SET_SESSION_TYPE	include/disp_svp.h	276;"	d
DISP_IOCTL_SET_TDSHPINDEX	mt8167/dispsys/ddp_drv.h	342;"	d
DISP_IOCTL_SET_TPLAY_HANDLE	mt8167/dispsys/ddp_drv.h	373;"	d
DISP_IOCTL_SET_VSYNC_FPS	include/disp_session.h	462;"	d
DISP_IOCTL_SYNC_REG	mt8167/dispsys/ddp_drv.h	288;"	d
DISP_IOCTL_TEST_PATH	mt8167/dispsys/ddp_drv.h	297;"	d
DISP_IOCTL_TRIGGER_SESSION	include/disp_session.h	448;"	d
DISP_IOCTL_TRIGGER_SESSION	include/disp_svp.h	267;"	d
DISP_IOCTL_UNLOCK_MUTEX	mt8167/dispsys/ddp_drv.h	291;"	d
DISP_IOCTL_UNLOCK_RESOURCE	mt8167/dispsys/ddp_drv.h	294;"	d
DISP_IOCTL_UNLOCK_THREAD	mt8167/dispsys/ddp_drv.h	285;"	d
DISP_IOCTL_WAIT_ALL_JOBS_DONE	include/disp_session.h	472;"	d
DISP_IOCTL_WAIT_CMQ	mt8167/dispsys/ddp_drv.h	287;"	d
DISP_IOCTL_WAIT_FOR_VSYNC	include/disp_session.h	460;"	d
DISP_IOCTL_WAIT_FOR_VSYNC	include/disp_svp.h	278;"	d
DISP_IOCTL_WRITE_REG	mt8167/dispsys/ddp_drv.h	280;"	d
DISP_IOCTL_WRITE_SW_REG	mt8167/dispsys/ddp_drv.h	355;"	d
DISP_IOR	include/disp_session.h	441;"	d
DISP_IOR	include/disp_svp.h	260;"	d
DISP_IOW	include/disp_session.h	440;"	d
DISP_IOW	include/disp_svp.h	259;"	d
DISP_IOWR	include/disp_session.h	442;"	d
DISP_IOWR	include/disp_svp.h	261;"	d
DISP_LAYER_2D	include/disp_session.h	/^	DISP_LAYER_2D = 0,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_2D	include/disp_svp.h	/^	DISP_LAYER_2D = 0,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_0	include/disp_session.h	/^	DISP_LAYER_3D_SBS_0 = 0x1,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_0	include/disp_svp.h	/^	DISP_LAYER_3D_SBS_0 = 0x1,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_180	include/disp_session.h	/^	DISP_LAYER_3D_SBS_180 = 0x3,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_180	include/disp_svp.h	/^	DISP_LAYER_3D_SBS_180 = 0x3,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_270	include/disp_session.h	/^	DISP_LAYER_3D_SBS_270 = 0x4,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_270	include/disp_svp.h	/^	DISP_LAYER_3D_SBS_270 = 0x4,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_90	include/disp_session.h	/^	DISP_LAYER_3D_SBS_90 = 0x2,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_SBS_90	include/disp_svp.h	/^	DISP_LAYER_3D_SBS_90 = 0x2,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_0	include/disp_session.h	/^	DISP_LAYER_3D_TAB_0 = 0x10,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_0	include/disp_svp.h	/^	DISP_LAYER_3D_TAB_0 = 0x10,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_180	include/disp_session.h	/^	DISP_LAYER_3D_TAB_180 = 0x30,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_180	include/disp_svp.h	/^	DISP_LAYER_3D_TAB_180 = 0x30,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_270	include/disp_session.h	/^	DISP_LAYER_3D_TAB_270 = 0x40,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_270	include/disp_svp.h	/^	DISP_LAYER_3D_TAB_270 = 0x40,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_90	include/disp_session.h	/^	DISP_LAYER_3D_TAB_90 = 0x20,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_3D_TAB_90	include/disp_svp.h	/^	DISP_LAYER_3D_TAB_90 = 0x20,$/;"	e	enum:DISP_LAYER_TYPE
DISP_LAYER_INFO	mt8167/videox/primary_display.h	/^struct DISP_LAYER_INFO {$/;"	s
DISP_LAYER_TYPE	include/disp_session.h	/^enum DISP_LAYER_TYPE {$/;"	g
DISP_LAYER_TYPE	include/disp_svp.h	/^enum DISP_LAYER_TYPE {$/;"	g
DISP_LIST_SCENARIO	mt8167/dispsys/ddp_path.c	22;"	d	file:
DISP_LOG_D	mt8167/dispsys/ddp_log.h	109;"	d
DISP_LOG_E	mt8167/dispsys/ddp_log.h	112;"	d
DISP_LOG_I	mt8167/dispsys/ddp_log.h	110;"	d
DISP_LOG_V	mt8167/dispsys/ddp_log.h	127;"	d
DISP_LOG_W	mt8167/dispsys/ddp_log.h	111;"	d
DISP_LVDS_ANA	mt8167/dispsys/ddp_hal.h	/^	DISP_LVDS_ANA,$/;"	e	enum:DISP_REG_ENUM
DISP_LVDS_TX	mt8167/dispsys/ddp_hal.h	/^	DISP_LVDS_TX,$/;"	e	enum:DISP_REG_ENUM
DISP_MAX_IRQ_CALLBACK	mt8167/dispsys/ddp_irq.c	49;"	d	file:
DISP_MISMATCH	common/od10/ddp_od_reg.h	698;"	d
DISP_MODE	include/disp_session.h	/^enum DISP_MODE {$/;"	g
DISP_MODE	include/disp_svp.h	/^enum DISP_MODE {$/;"	g
DISP_MODULE_AAL	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_AAL,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_CCORR	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_CCORR,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_CMDQ	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_CMDQ,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_COLOR0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_COLOR0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_COLOR1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_COLOR1,	\/* 20 *\/$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_CONFIG	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_CONFIG,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_DITHER	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_DITHER,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_DPI0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_DPI0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_DPI1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_DPI1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_DSI0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_DSI0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_DSI1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_DSI1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_DSIDUAL	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_DSIDUAL,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_ENUM	mt8167/dispsys/ddp_hal.h	/^enum DISP_MODULE_ENUM {$/;"	g
DISP_MODULE_GAMMA	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_GAMMA,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_MERGE	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_MERGE,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_MUTEX	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_MUTEX,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_NUM	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_NUM$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_OD	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_OD,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_OVL0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_OVL0 = 0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_OVL1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_OVL1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_PWM0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_PWM0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_PWM1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_PWM1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_RDMA0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_RDMA0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_RDMA1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_RDMA1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_RDMA2	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_RDMA2,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_SMI	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_SMI,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_SMI_COMMON	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_SMI_COMMON,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_SMI_LARB0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_SMI_LARB0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_SPLIT0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_SPLIT0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_SPLIT1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_SPLIT1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_UFOE	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_UFOE,	\/* 10 *\/$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_UNKNOWN	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_UNKNOWN,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_WDMA0	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_WDMA0,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MODULE_WDMA1	mt8167/dispsys/ddp_hal.h	/^	DISP_MODULE_WDMA1,$/;"	e	enum:DISP_MODULE_ENUM
DISP_MUTEX0_STREAM_EOF_ID	mt8167/videox/primary_display.c	3229;"	d	file:
DISP_MUTEX_DDP_COUNT	mt8167/dispsys/ddp_hal.h	21;"	d
DISP_MUTEX_DDP_FIRST	mt8167/dispsys/ddp_hal.h	19;"	d
DISP_MUTEX_DDP_LAST	mt8167/dispsys/ddp_hal.h	20;"	d
DISP_MUTEX_MDP_COUNT	mt8167/dispsys/ddp_hal.h	23;"	d
DISP_MUTEX_MDP_FIRST	mt8167/dispsys/ddp_hal.h	22;"	d
DISP_MUTEX_TOTAL	mt8167/dispsys/ddp_hal.h	18;"	d
DISP_NORMAL_BUFFER	include/disp_session.h	/^	DISP_NORMAL_BUFFER = 0,$/;"	e	enum:DISP_BUFFER_TYPE
DISP_NORMAL_BUFFER	include/disp_svp.h	/^	DISP_NORMAL_BUFFER = 0,$/;"	e	enum:DISP_BUFFER_TYPE
DISP_NO_AEE	mt8167/videox/disp_drv_platform.h	243;"	d
DISP_NO_ION_FD	include/disp_session.h	20;"	d
DISP_NO_ION_FD	include/disp_svp.h	21;"	d
DISP_NO_MT_BOOT	mt8167/videox/disp_drv_platform.h	238;"	d
DISP_NO_USE_LAEYR_ID	include/disp_session.h	21;"	d
DISP_NO_USE_LAEYR_ID	include/disp_svp.h	22;"	d
DISP_OD_CFG	mt8167/dispsys/ddp_reg.h	1379;"	d
DISP_OD_CHKS_UM	mt8167/dispsys/ddp_reg.h	1382;"	d
DISP_OD_CMD	mt8167/dispsys/ddp_drv.h	/^struct DISP_OD_CMD {$/;"	s
DISP_OD_CMD_TYPE	common/od10/ddp_od.c	/^} DISP_OD_CMD_TYPE;$/;"	t	typeref:enum:__anon1	file:
DISP_OD_EN	mt8167/dispsys/ddp_reg.h	1374;"	d
DISP_OD_ENABLE_STAGE	common/od10/ddp_od.c	/^} DISP_OD_ENABLE_STAGE;$/;"	t	typeref:enum:__anon2	file:
DISP_OD_HSYNC_WIDTH	mt8167/dispsys/ddp_reg.h	1384;"	d
DISP_OD_INPUT_COUNT	mt8167/dispsys/ddp_reg.h	1380;"	d
DISP_OD_INTEN	mt8167/dispsys/ddp_reg.h	1376;"	d
DISP_OD_INTS	mt8167/dispsys/ddp_reg.h	1377;"	d
DISP_OD_MISC	mt8167/dispsys/ddp_reg.h	1386;"	d
DISP_OD_OUTPUT_COUNT	mt8167/dispsys/ddp_reg.h	1381;"	d
DISP_OD_RESET	mt8167/dispsys/ddp_reg.h	1375;"	d
DISP_OD_SIZE	mt8167/dispsys/ddp_reg.h	1383;"	d
DISP_OD_STATUS	mt8167/dispsys/ddp_reg.h	1378;"	d
DISP_OD_VSYNC_WIDTH	mt8167/dispsys/ddp_reg.h	1385;"	d
DISP_OP_NORMAL	mt8167/videox/primary_display.h	/^	DISP_OP_NORMAL,$/;"	e	enum:DISP_OP_STATE
DISP_OP_POST	mt8167/videox/primary_display.h	/^	DISP_OP_POST,$/;"	e	enum:DISP_OP_STATE
DISP_OP_PRE	mt8167/videox/primary_display.h	/^	DISP_OP_PRE = 0,$/;"	e	enum:DISP_OP_STATE
DISP_OP_STATE	mt8167/videox/primary_display.h	/^enum DISP_OP_STATE {$/;"	g
DISP_ORIENTATION	include/disp_session.h	/^enum DISP_ORIENTATION {$/;"	g
DISP_ORIENTATION	include/disp_svp.h	/^enum DISP_ORIENTATION {$/;"	g
DISP_ORIENTATION_0	include/disp_session.h	/^	DISP_ORIENTATION_0 = 0,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_0	include/disp_svp.h	/^	DISP_ORIENTATION_0 = 0,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_180	include/disp_session.h	/^	DISP_ORIENTATION_180 = 2,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_180	include/disp_svp.h	/^	DISP_ORIENTATION_180 = 2,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_270	include/disp_session.h	/^	DISP_ORIENTATION_270 = 3,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_270	include/disp_svp.h	/^	DISP_ORIENTATION_270 = 3,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_90	include/disp_session.h	/^	DISP_ORIENTATION_90 = 1,$/;"	e	enum:DISP_ORIENTATION
DISP_ORIENTATION_90	include/disp_svp.h	/^	DISP_ORIENTATION_90 = 1,$/;"	e	enum:DISP_ORIENTATION
DISP_OUTPUT_CAP_DECOUPLE	include/disp_session.h	/^	DISP_OUTPUT_CAP_DECOUPLE,$/;"	e	enum:DISP_CAP_OUTPUT_MODE
DISP_OUTPUT_CAP_DIRECT_LINK	include/disp_session.h	/^	DISP_OUTPUT_CAP_DIRECT_LINK = 0,$/;"	e	enum:DISP_CAP_OUTPUT_MODE
DISP_OUTPUT_CAP_MULTI_PASS	include/disp_session.h	/^	DISP_OUTPUT_CAP_MULTI_PASS,$/;"	e	enum:DISP_CAP_OUTPUT_PASS
DISP_OUTPUT_CAP_SINGLE_PASS	include/disp_session.h	/^	DISP_OUTPUT_CAP_SINGLE_PASS = 0,$/;"	e	enum:DISP_CAP_OUTPUT_PASS
DISP_OUTPUT_CAP_SWITCHABLE	include/disp_session.h	/^	DISP_OUTPUT_CAP_SWITCHABLE,$/;"	e	enum:DISP_CAP_OUTPUT_MODE
DISP_OUTPUT_DECOUPLE	include/disp_session.h	/^	DISP_OUTPUT_DECOUPLE = 2,$/;"	e	enum:DISP_DC_TYPE
DISP_OUTPUT_MEMORY	include/disp_session.h	/^	DISP_OUTPUT_MEMORY = 1,$/;"	e	enum:DISP_DC_TYPE
DISP_OUTPUT_UNKNOWN	include/disp_session.h	/^	DISP_OUTPUT_UNKNOWN = 0,$/;"	e	enum:DISP_DC_TYPE
DISP_OVL0_MOUT_EN_FLD_DISP_OVL0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1571;"	d
DISP_OVL1_MOUT_EN_FLD_DISP_OVL1_MOUT_EN	mt8167/dispsys/ddp_reg.h	1572;"	d
DISP_OVL1_STATUS	mt8167/dispsys/ddp_ovl.h	/^enum DISP_OVL1_STATUS {$/;"	g
DISP_OVL_INDEX_OFFSET	mt8167/dispsys/ddp_reg.h	931;"	d
DISP_OVL_INFO	mt8167/dispsys/ddp_drv.h	/^struct DISP_OVL_INFO {$/;"	s
DISP_OVL_SEPARATE_MUTEX_ID	mt8167/dispsys/ddp_reg.h	1953;"	d
DISP_PATH_EVENT	mt8167/dispsys/disp_event.h	/^enum DISP_PATH_EVENT {$/;"	g
DISP_PATH_EVENT_AAL_OUT_END_FRAME	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_AAL_OUT_END_FRAME,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_FRAME_COMPLETE	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_FRAME_COMPLETE,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_FRAME_DONE	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_FRAME_DONE = 0,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_FRAME_REG_UPDATE	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_FRAME_REG_UPDATE,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_FRAME_START	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_FRAME_START,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_FRAME_STOP	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_FRAME_STOP,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_FRAME_TARGET_LINE	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_FRAME_TARGET_LINE,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_IF_CMD_DONE	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_IF_CMD_DONE,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_IF_VSYNC	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_IF_VSYNC,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_NONE	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_NONE = 0xff,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_NUM	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_NUM,$/;"	e	enum:DISP_PATH_EVENT
DISP_PATH_EVENT_TRIGGER	mt8167/dispsys/disp_event.h	/^	DISP_PATH_EVENT_TRIGGER,$/;"	e	enum:DISP_PATH_EVENT
DISP_POWER_STATE	mt8167/videox/primary_display.h	/^enum DISP_POWER_STATE {$/;"	g
DISP_PQ_DC_PARAM	mt8167/dispsys/ddp_drv.h	/^struct DISP_PQ_DC_PARAM {$/;"	s
DISP_PQ_DS_PARAM	mt8167/dispsys/ddp_drv.h	/^struct DISP_PQ_DS_PARAM {$/;"	s
DISP_PQ_MAPPING_PARAM	mt8167/dispsys/ddp_drv.h	/^struct DISP_PQ_MAPPING_PARAM {$/;"	s
DISP_PQ_PARAM	mt8167/dispsys/ddp_drv.h	/^struct DISP_PQ_PARAM {$/;"	s
DISP_PQ_WIN_PARAM	mt8167/dispsys/ddp_drv.h	/^struct DISP_PQ_WIN_PARAM {$/;"	s
DISP_PRIMARY_PATH_MODE	mt8167/videox/primary_display.h	/^enum DISP_PRIMARY_PATH_MODE {$/;"	g
DISP_PROTECT_BUFFER	include/disp_session.h	/^	DISP_PROTECT_BUFFER = 1,$/;"	e	enum:DISP_BUFFER_TYPE
DISP_PROTECT_BUFFER	include/disp_svp.h	/^	DISP_PROTECT_BUFFER = 2,$/;"	e	enum:DISP_BUFFER_TYPE
DISP_PWM	mt8167/dispsys/ddp_drv.h	/^	DISP_PWM,$/;"	e	enum:eDDP_CLK_ID
DISP_PWM0	include/ddp_pwm.h	/^	DISP_PWM0 = 0x1,$/;"	e	enum:__anon11
DISP_PWM1	include/ddp_pwm.h	/^	DISP_PWM1 = 0x2,$/;"	e	enum:__anon11
DISP_PWM_26M	mt8167/dispsys/ddp_drv.h	/^	DISP_PWM_26M,$/;"	e	enum:eDDP_CLK_ID
DISP_PWM_ALL	include/ddp_pwm.h	/^	DISP_PWM_ALL = (DISP_PWM0 | DISP_PWM1)$/;"	e	enum:__anon11
DISP_PWM_COMMIT_OFF	mt8167/dispsys/ddp_reg.h	1366;"	d
DISP_PWM_CON_0_OFF	mt8167/dispsys/ddp_reg.h	1367;"	d
DISP_PWM_CON_1_OFF	mt8167/dispsys/ddp_reg.h	1368;"	d
DISP_PWM_DEBUG	mt8167/dispsys/ddp_reg.h	1369;"	d
DISP_PWM_EN_OFF	mt8167/dispsys/ddp_reg.h	1365;"	d
DISP_PWM_TOP	mt8167/dispsys/ddp_drv.h	/^	DISP_PWM_TOP,$/;"	e	enum:eDDP_CLK_ID
DISP_RDMA0_SOUT_SEL_IN_FLD_DISP_RDMA0_SOUT_SEL_IN	mt8167/dispsys/ddp_reg.h	1586;"	d
DISP_RDMA1_SOUT_SEL_IN_FLD_DISP_RDMA1_SOUT_SEL_IN	mt8167/dispsys/ddp_reg.h	1587;"	d
DISP_RDMA_INDEX_OFFSET	mt8167/dispsys/ddp_reg.h	930;"	d
DISP_READ_REG	mt8167/dispsys/ddp_drv.h	/^struct DISP_READ_REG {$/;"	s
DISP_REG_AAL	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_AAL,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_BACKUP	mt8167/dispsys/ddp_reg.h	1306;"	d
DISP_REG_CCORR	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_CCORR,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_CCORR_CFG	mt8167/dispsys/ddp_reg.h	1782;"	d
DISP_REG_CCORR_CHKSUM	mt8167/dispsys/ddp_reg.h	1785;"	d
DISP_REG_CCORR_COEF_0	mt8167/dispsys/ddp_reg.h	1787;"	d
DISP_REG_CCORR_DUMMY_REG	mt8167/dispsys/ddp_reg.h	1788;"	d
DISP_REG_CCORR_EN	mt8167/dispsys/ddp_reg.h	1777;"	d
DISP_REG_CCORR_INTEN	mt8167/dispsys/ddp_reg.h	1779;"	d
DISP_REG_CCORR_INTSTA	mt8167/dispsys/ddp_reg.h	1780;"	d
DISP_REG_CCORR_IN_CNT	mt8167/dispsys/ddp_reg.h	1783;"	d
DISP_REG_CCORR_OUT_CNT	mt8167/dispsys/ddp_reg.h	1784;"	d
DISP_REG_CCORR_RESET	mt8167/dispsys/ddp_reg.h	1778;"	d
DISP_REG_CCORR_SIZE	mt8167/dispsys/ddp_reg.h	1786;"	d
DISP_REG_CCORR_STATUS	mt8167/dispsys/ddp_reg.h	1781;"	d
DISP_REG_CLK_CFG_0_CLR	mt8167/dispsys/ddp_reg.h	1547;"	d
DISP_REG_CLK_CFG_0_MM_CLK	mt8167/dispsys/ddp_reg.h	1546;"	d
DISP_REG_CLK_CFG_1_CLR	mt8167/dispsys/ddp_reg.h	1548;"	d
DISP_REG_CLK_CFG_6_CLR	mt8167/dispsys/ddp_reg.h	1550;"	d
DISP_REG_CLK_CFG_6_DPI	mt8167/dispsys/ddp_reg.h	1549;"	d
DISP_REG_CMDQ_POLLING	mt8167/dispsys/ddp_reg.h	1253;"	d
DISP_REG_CMDQ_TOKEN_ID	mt8167/videox/primary_display.c	3227;"	d	file:
DISP_REG_CMDQ_TOKEN_VALUE	mt8167/videox/primary_display.c	3228;"	d	file:
DISP_REG_COLOR	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_COLOR,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_CONFIG	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_CONFIG,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_CONFIG_DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	1981;"	d
DISP_REG_CONFIG_DISP_COLOR0_SEL_IN	mt8167/dispsys/ddp_reg.h	1490;"	d
DISP_REG_CONFIG_DISP_DITHER_MOUT_EN	mt8167/dispsys/ddp_reg.h	1482;"	d
DISP_REG_CONFIG_DISP_DL_READY_0	mt8167/dispsys/ddp_reg.h	1534;"	d
DISP_REG_CONFIG_DISP_DL_VALID_0	mt8167/dispsys/ddp_reg.h	1533;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_CON0	mt8167/dispsys/ddp_reg.h	1514;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_CON1	mt8167/dispsys/ddp_reg.h	1515;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_EN	mt8167/dispsys/ddp_reg.h	1512;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_RD_ADDR	mt8167/dispsys/ddp_reg.h	1516;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_RST	mt8167/dispsys/ddp_reg.h	1513;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_STATE	mt8167/dispsys/ddp_reg.h	1518;"	d
DISP_REG_CONFIG_DISP_FAKE_ENG_WR_ADDR	mt8167/dispsys/ddp_reg.h	1517;"	d
DISP_REG_CONFIG_DISP_OVL0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1481;"	d
DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN	mt8167/dispsys/ddp_reg.h	1495;"	d
DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL_IN	mt8167/dispsys/ddp_reg.h	1496;"	d
DISP_REG_CONFIG_DISP_UFOE_MOUT_EN	mt8167/dispsys/ddp_reg.h	1483;"	d
DISP_REG_CONFIG_DISP_UFOE_SEL_IN	mt8167/dispsys/ddp_reg.h	1492;"	d
DISP_REG_CONFIG_DISP_WDMA0_SEL_IN	mt8167/dispsys/ddp_reg.h	1491;"	d
DISP_REG_CONFIG_DPI0_SEL_IN	mt8167/dispsys/ddp_reg.h	1494;"	d
DISP_REG_CONFIG_DPI1_SEL_IN	mt8167/dispsys/ddp_reg.h	1497;"	d
DISP_REG_CONFIG_DSI0_SEL_IN	mt8167/dispsys/ddp_reg.h	1493;"	d
DISP_REG_CONFIG_ISP_MOUT_EN	mt8167/dispsys/ddp_reg.h	1476;"	d
DISP_REG_CONFIG_MDP_DL_READY_0	mt8167/dispsys/ddp_reg.h	1536;"	d
DISP_REG_CONFIG_MDP_DL_VALID_0	mt8167/dispsys/ddp_reg.h	1535;"	d
DISP_REG_CONFIG_MDP_PRZ0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1478;"	d
DISP_REG_CONFIG_MDP_PRZ0_SEL_IN	mt8167/dispsys/ddp_reg.h	1485;"	d
DISP_REG_CONFIG_MDP_PRZ1_MOUT_EN	mt8167/dispsys/ddp_reg.h	1479;"	d
DISP_REG_CONFIG_MDP_PRZ1_SEL_IN	mt8167/dispsys/ddp_reg.h	1486;"	d
DISP_REG_CONFIG_MDP_RDMA0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1477;"	d
DISP_REG_CONFIG_MDP_TDSHP0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1480;"	d
DISP_REG_CONFIG_MDP_TDSHP0_SEL_IN	mt8167/dispsys/ddp_reg.h	1487;"	d
DISP_REG_CONFIG_MDP_WDMA0_SEL_IN	mt8167/dispsys/ddp_reg.h	1488;"	d
DISP_REG_CONFIG_MDP_WROT0_SEL_IN	mt8167/dispsys/ddp_reg.h	1489;"	d
DISP_REG_CONFIG_MMSYS_CG_CLR0	mt8167/dispsys/ddp_reg.h	1502;"	d
DISP_REG_CONFIG_MMSYS_CG_CLR1	mt8167/dispsys/ddp_reg.h	1505;"	d
DISP_REG_CONFIG_MMSYS_CG_CON0	mt8167/dispsys/ddp_reg.h	1500;"	d
DISP_REG_CONFIG_MMSYS_CG_CON1	mt8167/dispsys/ddp_reg.h	1503;"	d
DISP_REG_CONFIG_MMSYS_CG_SET0	mt8167/dispsys/ddp_reg.h	1501;"	d
DISP_REG_CONFIG_MMSYS_CG_SET1	mt8167/dispsys/ddp_reg.h	1504;"	d
DISP_REG_CONFIG_MMSYS_DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	1531;"	d
DISP_REG_CONFIG_MMSYS_DUMMY	mt8167/dispsys/ddp_reg.h	1532;"	d
DISP_REG_CONFIG_MMSYS_HW_DCM_DIS0	mt8167/dispsys/ddp_reg.h	1506;"	d
DISP_REG_CONFIG_MMSYS_HW_DCM_DIS_CLR0	mt8167/dispsys/ddp_reg.h	1508;"	d
DISP_REG_CONFIG_MMSYS_HW_DCM_DIS_SET0	mt8167/dispsys/ddp_reg.h	1507;"	d
DISP_REG_CONFIG_MMSYS_INTEN	mt8167/dispsys/ddp_reg.h	1473;"	d
DISP_REG_CONFIG_MMSYS_INTSTA	mt8167/dispsys/ddp_reg.h	1474;"	d
DISP_REG_CONFIG_MMSYS_LCM_RST_B	mt8167/dispsys/ddp_reg.h	1511;"	d
DISP_REG_CONFIG_MMSYS_MBIST_BSEL0	mt8167/dispsys/ddp_reg.h	1525;"	d
DISP_REG_CONFIG_MMSYS_MBIST_BSEL1	mt8167/dispsys/ddp_reg.h	1526;"	d
DISP_REG_CONFIG_MMSYS_MBIST_CON	mt8167/dispsys/ddp_reg.h	1519;"	d
DISP_REG_CONFIG_MMSYS_MBIST_DONE	mt8167/dispsys/ddp_reg.h	1520;"	d
DISP_REG_CONFIG_MMSYS_MBIST_FAIL0	mt8167/dispsys/ddp_reg.h	1523;"	d
DISP_REG_CONFIG_MMSYS_MBIST_FAIL1	mt8167/dispsys/ddp_reg.h	1524;"	d
DISP_REG_CONFIG_MMSYS_MBIST_HOLDB	mt8167/dispsys/ddp_reg.h	1521;"	d
DISP_REG_CONFIG_MMSYS_MBIST_MODE	mt8167/dispsys/ddp_reg.h	1522;"	d
DISP_REG_CONFIG_MMSYS_MEM_DELSEL0	mt8167/dispsys/ddp_reg.h	1527;"	d
DISP_REG_CONFIG_MMSYS_MEM_DELSEL1	mt8167/dispsys/ddp_reg.h	1528;"	d
DISP_REG_CONFIG_MMSYS_MEM_DELSEL2	mt8167/dispsys/ddp_reg.h	1529;"	d
DISP_REG_CONFIG_MMSYS_MEM_DELSEL3	mt8167/dispsys/ddp_reg.h	1530;"	d
DISP_REG_CONFIG_MMSYS_MISC	mt8167/dispsys/ddp_reg.h	1499;"	d
DISP_REG_CONFIG_MMSYS_MOUT_RST	mt8167/dispsys/ddp_reg.h	1484;"	d
DISP_REG_CONFIG_MMSYS_SW0_RST_B	mt8167/dispsys/ddp_reg.h	1509;"	d
DISP_REG_CONFIG_MMSYS_SW1_RST_B	mt8167/dispsys/ddp_reg.h	1510;"	d
DISP_REG_CONFIG_MUTEX0_EN	mt8167/dispsys/ddp_reg.h	1957;"	d
DISP_REG_CONFIG_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	1959;"	d
DISP_REG_CONFIG_MUTEX0_RST	mt8167/dispsys/ddp_reg.h	1958;"	d
DISP_REG_CONFIG_MUTEX0_SOF	mt8167/dispsys/ddp_reg.h	1960;"	d
DISP_REG_CONFIG_MUTEX1_EN	mt8167/dispsys/ddp_reg.h	1961;"	d
DISP_REG_CONFIG_MUTEX1_MOD	mt8167/dispsys/ddp_reg.h	1963;"	d
DISP_REG_CONFIG_MUTEX1_RST	mt8167/dispsys/ddp_reg.h	1962;"	d
DISP_REG_CONFIG_MUTEX1_SOF	mt8167/dispsys/ddp_reg.h	1964;"	d
DISP_REG_CONFIG_MUTEX2_EN	mt8167/dispsys/ddp_reg.h	1965;"	d
DISP_REG_CONFIG_MUTEX2_MOD	mt8167/dispsys/ddp_reg.h	1967;"	d
DISP_REG_CONFIG_MUTEX2_RST	mt8167/dispsys/ddp_reg.h	1966;"	d
DISP_REG_CONFIG_MUTEX2_SOF	mt8167/dispsys/ddp_reg.h	1968;"	d
DISP_REG_CONFIG_MUTEX3_EN	mt8167/dispsys/ddp_reg.h	1969;"	d
DISP_REG_CONFIG_MUTEX3_MOD	mt8167/dispsys/ddp_reg.h	1971;"	d
DISP_REG_CONFIG_MUTEX3_RST	mt8167/dispsys/ddp_reg.h	1970;"	d
DISP_REG_CONFIG_MUTEX3_SOF	mt8167/dispsys/ddp_reg.h	1972;"	d
DISP_REG_CONFIG_MUTEX4_EN	mt8167/dispsys/ddp_reg.h	1973;"	d
DISP_REG_CONFIG_MUTEX4_MOD	mt8167/dispsys/ddp_reg.h	1975;"	d
DISP_REG_CONFIG_MUTEX4_RST	mt8167/dispsys/ddp_reg.h	1974;"	d
DISP_REG_CONFIG_MUTEX4_SOF	mt8167/dispsys/ddp_reg.h	1976;"	d
DISP_REG_CONFIG_MUTEX5_EN	mt8167/dispsys/ddp_reg.h	1977;"	d
DISP_REG_CONFIG_MUTEX5_MOD	mt8167/dispsys/ddp_reg.h	1979;"	d
DISP_REG_CONFIG_MUTEX5_RST	mt8167/dispsys/ddp_reg.h	1978;"	d
DISP_REG_CONFIG_MUTEX5_SOF	mt8167/dispsys/ddp_reg.h	1980;"	d
DISP_REG_CONFIG_MUTEX_EN	mt8167/dispsys/ddp_reg.h	1983;"	d
DISP_REG_CONFIG_MUTEX_HW_DCM	mt8167/dispsys/ddp_reg.h	1956;"	d
DISP_REG_CONFIG_MUTEX_INTEN	mt8167/dispsys/ddp_reg.h	1954;"	d
DISP_REG_CONFIG_MUTEX_INTSTA	mt8167/dispsys/ddp_reg.h	1955;"	d
DISP_REG_CONFIG_MUTEX_MOD	mt8167/dispsys/ddp_reg.h	1985;"	d
DISP_REG_CONFIG_MUTEX_RST	mt8167/dispsys/ddp_reg.h	1984;"	d
DISP_REG_CONFIG_MUTEX_SOF	mt8167/dispsys/ddp_reg.h	1986;"	d
DISP_REG_CONFIG_PWM_APB_ERR_ADDR	mt8167/dispsys/ddp_reg.h	1475;"	d
DISP_REG_CONFIG_SMI_LARB0_GREQ	mt8167/dispsys/ddp_reg.h	1537;"	d
DISP_REG_DITHER	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_DITHER,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_DITHER_0	mt8167/dispsys/ddp_reg.h	1918;"	d
DISP_REG_DITHER_10	mt8167/dispsys/ddp_reg.h	1924;"	d
DISP_REG_DITHER_11	mt8167/dispsys/ddp_reg.h	1925;"	d
DISP_REG_DITHER_12	mt8167/dispsys/ddp_reg.h	1926;"	d
DISP_REG_DITHER_13	mt8167/dispsys/ddp_reg.h	1927;"	d
DISP_REG_DITHER_14	mt8167/dispsys/ddp_reg.h	1928;"	d
DISP_REG_DITHER_15	mt8167/dispsys/ddp_reg.h	1929;"	d
DISP_REG_DITHER_16	mt8167/dispsys/ddp_reg.h	1930;"	d
DISP_REG_DITHER_17	mt8167/dispsys/ddp_reg.h	1931;"	d
DISP_REG_DITHER_5	mt8167/dispsys/ddp_reg.h	1919;"	d
DISP_REG_DITHER_6	mt8167/dispsys/ddp_reg.h	1920;"	d
DISP_REG_DITHER_7	mt8167/dispsys/ddp_reg.h	1921;"	d
DISP_REG_DITHER_8	mt8167/dispsys/ddp_reg.h	1922;"	d
DISP_REG_DITHER_9	mt8167/dispsys/ddp_reg.h	1923;"	d
DISP_REG_DITHER_CFG	mt8167/dispsys/ddp_reg.h	1912;"	d
DISP_REG_DITHER_CHKSUM	mt8167/dispsys/ddp_reg.h	1915;"	d
DISP_REG_DITHER_DUMMY_REG	mt8167/dispsys/ddp_reg.h	1917;"	d
DISP_REG_DITHER_EN	mt8167/dispsys/ddp_reg.h	1907;"	d
DISP_REG_DITHER_INTEN	mt8167/dispsys/ddp_reg.h	1909;"	d
DISP_REG_DITHER_INTSTA	mt8167/dispsys/ddp_reg.h	1910;"	d
DISP_REG_DITHER_IN_CNT	mt8167/dispsys/ddp_reg.h	1913;"	d
DISP_REG_DITHER_OUT_CNT	mt8167/dispsys/ddp_reg.h	1914;"	d
DISP_REG_DITHER_RESET	mt8167/dispsys/ddp_reg.h	1908;"	d
DISP_REG_DITHER_SIZE	mt8167/dispsys/ddp_reg.h	1916;"	d
DISP_REG_DITHER_STATUS	mt8167/dispsys/ddp_reg.h	1911;"	d
DISP_REG_DPI0	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_DPI0,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_DPI1	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_DPI1,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_DSI0	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_DSI0,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_DSI_STATE	mt8167/dispsys/ddp_reg.h	1678;"	d
DISP_REG_ENUM	mt8167/dispsys/ddp_hal.h	/^enum DISP_REG_ENUM {$/;"	g
DISP_REG_GAMMA	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_GAMMA,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_GAMMA_CFG	mt8167/dispsys/ddp_reg.h	1804;"	d
DISP_REG_GAMMA_CHKSUM	mt8167/dispsys/ddp_reg.h	1807;"	d
DISP_REG_GAMMA_DUMMY_REG	mt8167/dispsys/ddp_reg.h	1809;"	d
DISP_REG_GAMMA_EN	mt8167/dispsys/ddp_reg.h	1799;"	d
DISP_REG_GAMMA_INPUT_COUNT	mt8167/dispsys/ddp_reg.h	1805;"	d
DISP_REG_GAMMA_INTEN	mt8167/dispsys/ddp_reg.h	1801;"	d
DISP_REG_GAMMA_INTSTA	mt8167/dispsys/ddp_reg.h	1802;"	d
DISP_REG_GAMMA_LUT	mt8167/dispsys/ddp_reg.h	1810;"	d
DISP_REG_GAMMA_OUTPUT_COUNT	mt8167/dispsys/ddp_reg.h	1806;"	d
DISP_REG_GAMMA_RESET	mt8167/dispsys/ddp_reg.h	1800;"	d
DISP_REG_GAMMA_SIZE	mt8167/dispsys/ddp_reg.h	1808;"	d
DISP_REG_GAMMA_STATUS	mt8167/dispsys/ddp_reg.h	1803;"	d
DISP_REG_GET	mt8167/dispsys/ddp_reg.h	1119;"	d
DISP_REG_GET_FIELD	mt8167/dispsys/ddp_reg.h	1120;"	d
DISP_REG_MASK	mt8167/dispsys/ddp_reg.h	1168;"	d
DISP_REG_MERGE_DEBUG	mt8167/dispsys/ddp_reg.h	1944;"	d
DISP_REG_MERGE_ENABLE	mt8167/dispsys/ddp_reg.h	1942;"	d
DISP_REG_MERGE_SW_RESET	mt8167/dispsys/ddp_reg.h	1943;"	d
DISP_REG_MIPI	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_MIPI,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_MUTEX	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_MUTEX,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_NUM	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_NUM$/;"	e	enum:DISP_REG_ENUM
DISP_REG_OVL0	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_OVL0,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_OVL0_STATE_PA	mt8167/dispsys/ddp_reg.h	2028;"	d
DISP_REG_OVL0_STATUS_PA	mt8167/dispsys/ddp_reg.h	2029;"	d
DISP_REG_OVL_ADDCON_DBG	mt8167/dispsys/ddp_reg.h	2133;"	d
DISP_REG_OVL_DATAPATH_CON	mt8167/dispsys/ddp_reg.h	2037;"	d
DISP_REG_OVL_DEBUG_MON_SEL	mt8167/dispsys/ddp_reg.h	2124;"	d
DISP_REG_OVL_DUMMY_REG	mt8167/dispsys/ddp_reg.h	2129;"	d
DISP_REG_OVL_EN	mt8167/dispsys/ddp_reg.h	2033;"	d
DISP_REG_OVL_FLOW_CTRL_DBG	mt8167/dispsys/ddp_reg.h	2132;"	d
DISP_REG_OVL_GREQ_LAYER_CNT	mt8167/dispsys/ddp_reg.h	2131;"	d
DISP_REG_OVL_INTEN	mt8167/dispsys/ddp_reg.h	2031;"	d
DISP_REG_OVL_INTSTA	mt8167/dispsys/ddp_reg.h	2032;"	d
DISP_REG_OVL_L0_ADDR	mt8167/dispsys/ddp_reg.h	2044;"	d
DISP_REG_OVL_L0_CLR	mt8167/dispsys/ddp_reg.h	2138;"	d
DISP_REG_OVL_L0_CON	mt8167/dispsys/ddp_reg.h	2040;"	d
DISP_REG_OVL_L0_OFFSET	mt8167/dispsys/ddp_reg.h	2043;"	d
DISP_REG_OVL_L0_PITCH	mt8167/dispsys/ddp_reg.h	2045;"	d
DISP_REG_OVL_L0_SRCKEY	mt8167/dispsys/ddp_reg.h	2041;"	d
DISP_REG_OVL_L0_SRC_SIZE	mt8167/dispsys/ddp_reg.h	2042;"	d
DISP_REG_OVL_L0_TILE	mt8167/dispsys/ddp_reg.h	2046;"	d
DISP_REG_OVL_L0_Y2R_PARA_B0	mt8167/dispsys/ddp_reg.h	2088;"	d
DISP_REG_OVL_L0_Y2R_PARA_B1	mt8167/dispsys/ddp_reg.h	2089;"	d
DISP_REG_OVL_L0_Y2R_PARA_G0	mt8167/dispsys/ddp_reg.h	2086;"	d
DISP_REG_OVL_L0_Y2R_PARA_G1	mt8167/dispsys/ddp_reg.h	2087;"	d
DISP_REG_OVL_L0_Y2R_PARA_R0	mt8167/dispsys/ddp_reg.h	2084;"	d
DISP_REG_OVL_L0_Y2R_PARA_R1	mt8167/dispsys/ddp_reg.h	2085;"	d
DISP_REG_OVL_L0_Y2R_PARA_RGB_A_0	mt8167/dispsys/ddp_reg.h	2092;"	d
DISP_REG_OVL_L0_Y2R_PARA_RGB_A_1	mt8167/dispsys/ddp_reg.h	2093;"	d
DISP_REG_OVL_L0_Y2R_PARA_YUV_A_0	mt8167/dispsys/ddp_reg.h	2090;"	d
DISP_REG_OVL_L0_Y2R_PARA_YUV_A_1	mt8167/dispsys/ddp_reg.h	2091;"	d
DISP_REG_OVL_L1_ADDR	mt8167/dispsys/ddp_reg.h	2051;"	d
DISP_REG_OVL_L1_CLR	mt8167/dispsys/ddp_reg.h	2139;"	d
DISP_REG_OVL_L1_CON	mt8167/dispsys/ddp_reg.h	2047;"	d
DISP_REG_OVL_L1_OFFSET	mt8167/dispsys/ddp_reg.h	2050;"	d
DISP_REG_OVL_L1_PITCH	mt8167/dispsys/ddp_reg.h	2052;"	d
DISP_REG_OVL_L1_SRCKEY	mt8167/dispsys/ddp_reg.h	2048;"	d
DISP_REG_OVL_L1_SRC_SIZE	mt8167/dispsys/ddp_reg.h	2049;"	d
DISP_REG_OVL_L1_TILE	mt8167/dispsys/ddp_reg.h	2053;"	d
DISP_REG_OVL_L1_Y2R_PARA_B0	mt8167/dispsys/ddp_reg.h	2098;"	d
DISP_REG_OVL_L1_Y2R_PARA_B1	mt8167/dispsys/ddp_reg.h	2099;"	d
DISP_REG_OVL_L1_Y2R_PARA_G0	mt8167/dispsys/ddp_reg.h	2096;"	d
DISP_REG_OVL_L1_Y2R_PARA_G1	mt8167/dispsys/ddp_reg.h	2097;"	d
DISP_REG_OVL_L1_Y2R_PARA_R0	mt8167/dispsys/ddp_reg.h	2094;"	d
DISP_REG_OVL_L1_Y2R_PARA_R1	mt8167/dispsys/ddp_reg.h	2095;"	d
DISP_REG_OVL_L1_Y2R_PARA_RGB_A_0	mt8167/dispsys/ddp_reg.h	2102;"	d
DISP_REG_OVL_L1_Y2R_PARA_RGB_A_1	mt8167/dispsys/ddp_reg.h	2103;"	d
DISP_REG_OVL_L1_Y2R_PARA_YUV_A_0	mt8167/dispsys/ddp_reg.h	2100;"	d
DISP_REG_OVL_L1_Y2R_PARA_YUV_A_1	mt8167/dispsys/ddp_reg.h	2101;"	d
DISP_REG_OVL_L2_ADDR	mt8167/dispsys/ddp_reg.h	2058;"	d
DISP_REG_OVL_L2_CLR	mt8167/dispsys/ddp_reg.h	2140;"	d
DISP_REG_OVL_L2_CON	mt8167/dispsys/ddp_reg.h	2054;"	d
DISP_REG_OVL_L2_OFFSET	mt8167/dispsys/ddp_reg.h	2057;"	d
DISP_REG_OVL_L2_PITCH	mt8167/dispsys/ddp_reg.h	2059;"	d
DISP_REG_OVL_L2_SRCKEY	mt8167/dispsys/ddp_reg.h	2055;"	d
DISP_REG_OVL_L2_SRC_SIZE	mt8167/dispsys/ddp_reg.h	2056;"	d
DISP_REG_OVL_L2_TILE	mt8167/dispsys/ddp_reg.h	2060;"	d
DISP_REG_OVL_L2_Y2R_PARA_B0	mt8167/dispsys/ddp_reg.h	2108;"	d
DISP_REG_OVL_L2_Y2R_PARA_B1	mt8167/dispsys/ddp_reg.h	2109;"	d
DISP_REG_OVL_L2_Y2R_PARA_G0	mt8167/dispsys/ddp_reg.h	2106;"	d
DISP_REG_OVL_L2_Y2R_PARA_G1	mt8167/dispsys/ddp_reg.h	2107;"	d
DISP_REG_OVL_L2_Y2R_PARA_R0	mt8167/dispsys/ddp_reg.h	2104;"	d
DISP_REG_OVL_L2_Y2R_PARA_R1	mt8167/dispsys/ddp_reg.h	2105;"	d
DISP_REG_OVL_L2_Y2R_PARA_RGB_A_0	mt8167/dispsys/ddp_reg.h	2112;"	d
DISP_REG_OVL_L2_Y2R_PARA_RGB_A_1	mt8167/dispsys/ddp_reg.h	2113;"	d
DISP_REG_OVL_L2_Y2R_PARA_YUV_A_0	mt8167/dispsys/ddp_reg.h	2110;"	d
DISP_REG_OVL_L2_Y2R_PARA_YUV_A_1	mt8167/dispsys/ddp_reg.h	2111;"	d
DISP_REG_OVL_L3_ADDR	mt8167/dispsys/ddp_reg.h	2065;"	d
DISP_REG_OVL_L3_CLR	mt8167/dispsys/ddp_reg.h	2141;"	d
DISP_REG_OVL_L3_CON	mt8167/dispsys/ddp_reg.h	2061;"	d
DISP_REG_OVL_L3_OFFSET	mt8167/dispsys/ddp_reg.h	2064;"	d
DISP_REG_OVL_L3_PITCH	mt8167/dispsys/ddp_reg.h	2066;"	d
DISP_REG_OVL_L3_SRCKEY	mt8167/dispsys/ddp_reg.h	2062;"	d
DISP_REG_OVL_L3_SRC_SIZE	mt8167/dispsys/ddp_reg.h	2063;"	d
DISP_REG_OVL_L3_TILE	mt8167/dispsys/ddp_reg.h	2067;"	d
DISP_REG_OVL_L3_Y2R_PARA_B0	mt8167/dispsys/ddp_reg.h	2118;"	d
DISP_REG_OVL_L3_Y2R_PARA_B1	mt8167/dispsys/ddp_reg.h	2119;"	d
DISP_REG_OVL_L3_Y2R_PARA_G0	mt8167/dispsys/ddp_reg.h	2116;"	d
DISP_REG_OVL_L3_Y2R_PARA_G1	mt8167/dispsys/ddp_reg.h	2117;"	d
DISP_REG_OVL_L3_Y2R_PARA_R0	mt8167/dispsys/ddp_reg.h	2114;"	d
DISP_REG_OVL_L3_Y2R_PARA_R1	mt8167/dispsys/ddp_reg.h	2115;"	d
DISP_REG_OVL_L3_Y2R_PARA_RGB_A_0	mt8167/dispsys/ddp_reg.h	2122;"	d
DISP_REG_OVL_L3_Y2R_PARA_RGB_A_1	mt8167/dispsys/ddp_reg.h	2123;"	d
DISP_REG_OVL_L3_Y2R_PARA_YUV_A_0	mt8167/dispsys/ddp_reg.h	2120;"	d
DISP_REG_OVL_L3_Y2R_PARA_YUV_A_1	mt8167/dispsys/ddp_reg.h	2121;"	d
DISP_REG_OVL_RDMA0_CTRL	mt8167/dispsys/ddp_reg.h	2068;"	d
DISP_REG_OVL_RDMA0_DBG	mt8167/dispsys/ddp_reg.h	2134;"	d
DISP_REG_OVL_RDMA0_FIFO_CTRL	mt8167/dispsys/ddp_reg.h	2071;"	d
DISP_REG_OVL_RDMA0_MEM_GMC_S2	mt8167/dispsys/ddp_reg.h	2125;"	d
DISP_REG_OVL_RDMA0_MEM_GMC_SETTING	mt8167/dispsys/ddp_reg.h	2069;"	d
DISP_REG_OVL_RDMA0_MEM_SLOW_CON	mt8167/dispsys/ddp_reg.h	2070;"	d
DISP_REG_OVL_RDMA1_CTRL	mt8167/dispsys/ddp_reg.h	2072;"	d
DISP_REG_OVL_RDMA1_DBG	mt8167/dispsys/ddp_reg.h	2135;"	d
DISP_REG_OVL_RDMA1_FIFO_CTRL	mt8167/dispsys/ddp_reg.h	2075;"	d
DISP_REG_OVL_RDMA1_MEM_GMC_S2	mt8167/dispsys/ddp_reg.h	2126;"	d
DISP_REG_OVL_RDMA1_MEM_GMC_SETTING	mt8167/dispsys/ddp_reg.h	2073;"	d
DISP_REG_OVL_RDMA1_MEM_SLOW_CON	mt8167/dispsys/ddp_reg.h	2074;"	d
DISP_REG_OVL_RDMA2_CTRL	mt8167/dispsys/ddp_reg.h	2076;"	d
DISP_REG_OVL_RDMA2_DBG	mt8167/dispsys/ddp_reg.h	2136;"	d
DISP_REG_OVL_RDMA2_FIFO_CTRL	mt8167/dispsys/ddp_reg.h	2079;"	d
DISP_REG_OVL_RDMA2_MEM_GMC_S2	mt8167/dispsys/ddp_reg.h	2127;"	d
DISP_REG_OVL_RDMA2_MEM_GMC_SETTING	mt8167/dispsys/ddp_reg.h	2077;"	d
DISP_REG_OVL_RDMA2_MEM_SLOW_CON	mt8167/dispsys/ddp_reg.h	2078;"	d
DISP_REG_OVL_RDMA3_CTRL	mt8167/dispsys/ddp_reg.h	2080;"	d
DISP_REG_OVL_RDMA3_DBG	mt8167/dispsys/ddp_reg.h	2137;"	d
DISP_REG_OVL_RDMA3_FIFO_CTRL	mt8167/dispsys/ddp_reg.h	2083;"	d
DISP_REG_OVL_RDMA3_MEM_GMC_S2	mt8167/dispsys/ddp_reg.h	2128;"	d
DISP_REG_OVL_RDMA3_MEM_GMC_SETTING	mt8167/dispsys/ddp_reg.h	2081;"	d
DISP_REG_OVL_RDMA3_MEM_SLOW_CON	mt8167/dispsys/ddp_reg.h	2082;"	d
DISP_REG_OVL_ROI_BGCLR	mt8167/dispsys/ddp_reg.h	2038;"	d
DISP_REG_OVL_ROI_SIZE	mt8167/dispsys/ddp_reg.h	2036;"	d
DISP_REG_OVL_RST	mt8167/dispsys/ddp_reg.h	2035;"	d
DISP_REG_OVL_SMI_DBG	mt8167/dispsys/ddp_reg.h	2130;"	d
DISP_REG_OVL_SRC_CON	mt8167/dispsys/ddp_reg.h	2039;"	d
DISP_REG_OVL_STA	mt8167/dispsys/ddp_reg.h	2030;"	d
DISP_REG_OVL_TRIG	mt8167/dispsys/ddp_reg.h	2034;"	d
DISP_REG_PWM	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_PWM,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_RDMA0	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_RDMA0,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_RDMA1	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_RDMA1,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_RDMA_BG_CON_0	mt8167/dispsys/ddp_reg.h	2267;"	d
DISP_REG_RDMA_BG_CON_1	mt8167/dispsys/ddp_reg.h	2268;"	d
DISP_REG_RDMA_C00	mt8167/dispsys/ddp_reg.h	2250;"	d
DISP_REG_RDMA_C01	mt8167/dispsys/ddp_reg.h	2251;"	d
DISP_REG_RDMA_C02	mt8167/dispsys/ddp_reg.h	2252;"	d
DISP_REG_RDMA_C10	mt8167/dispsys/ddp_reg.h	2253;"	d
DISP_REG_RDMA_C11	mt8167/dispsys/ddp_reg.h	2254;"	d
DISP_REG_RDMA_C12	mt8167/dispsys/ddp_reg.h	2255;"	d
DISP_REG_RDMA_C20	mt8167/dispsys/ddp_reg.h	2256;"	d
DISP_REG_RDMA_C21	mt8167/dispsys/ddp_reg.h	2257;"	d
DISP_REG_RDMA_C22	mt8167/dispsys/ddp_reg.h	2258;"	d
DISP_REG_RDMA_DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	2266;"	d
DISP_REG_RDMA_DUMMY	mt8167/dispsys/ddp_reg.h	2265;"	d
DISP_REG_RDMA_FIFO_CON	mt8167/dispsys/ddp_reg.h	2248;"	d
DISP_REG_RDMA_FIFO_LOG	mt8167/dispsys/ddp_reg.h	2249;"	d
DISP_REG_RDMA_GLOBAL_CON	mt8167/dispsys/ddp_reg.h	2239;"	d
DISP_REG_RDMA_INT_ENABLE	mt8167/dispsys/ddp_reg.h	2237;"	d
DISP_REG_RDMA_INT_STATUS	mt8167/dispsys/ddp_reg.h	2238;"	d
DISP_REG_RDMA_IN_LINE_CNT	mt8167/dispsys/ddp_reg.h	2271;"	d
DISP_REG_RDMA_IN_P_CNT	mt8167/dispsys/ddp_reg.h	2270;"	d
DISP_REG_RDMA_MEM_CON	mt8167/dispsys/ddp_reg.h	2243;"	d
DISP_REG_RDMA_MEM_GMC_SETTING_0	mt8167/dispsys/ddp_reg.h	2245;"	d
DISP_REG_RDMA_MEM_GMC_SETTING_1	mt8167/dispsys/ddp_reg.h	2247;"	d
DISP_REG_RDMA_MEM_SLOW_CON	mt8167/dispsys/ddp_reg.h	2246;"	d
DISP_REG_RDMA_MEM_SRC_PITCH	mt8167/dispsys/ddp_reg.h	2244;"	d
DISP_REG_RDMA_MEM_START_ADDR	mt8167/dispsys/ddp_reg.h	2274;"	d
DISP_REG_RDMA_OUT_LINE_CNT	mt8167/dispsys/ddp_reg.h	2273;"	d
DISP_REG_RDMA_OUT_P_CNT	mt8167/dispsys/ddp_reg.h	2272;"	d
DISP_REG_RDMA_POST_ADD_0	mt8167/dispsys/ddp_reg.h	2262;"	d
DISP_REG_RDMA_POST_ADD_1	mt8167/dispsys/ddp_reg.h	2263;"	d
DISP_REG_RDMA_POST_ADD_2	mt8167/dispsys/ddp_reg.h	2264;"	d
DISP_REG_RDMA_PRE_ADD_0	mt8167/dispsys/ddp_reg.h	2259;"	d
DISP_REG_RDMA_PRE_ADD_1	mt8167/dispsys/ddp_reg.h	2260;"	d
DISP_REG_RDMA_PRE_ADD_2	mt8167/dispsys/ddp_reg.h	2261;"	d
DISP_REG_RDMA_SIZE_CON_0	mt8167/dispsys/ddp_reg.h	2240;"	d
DISP_REG_RDMA_SIZE_CON_1	mt8167/dispsys/ddp_reg.h	2241;"	d
DISP_REG_RDMA_TARGET_LINE	mt8167/dispsys/ddp_reg.h	2242;"	d
DISP_REG_RDMA_THRESHOLD_FOR_SODI	mt8167/dispsys/ddp_reg.h	2269;"	d
DISP_REG_SET	mt8167/dispsys/ddp_reg.h	1183;"	d
DISP_REG_SET	mt8167/dispsys/ddp_reg.h	1227;"	d
DISP_REG_SET_CMDQ	mt8167/dispsys/ddp_reg.h	1282;"	d
DISP_REG_SET_CMDQ_MODULE	mt8167/dispsys/ddp_reg.h	1294;"	d
DISP_REG_SET_DIRTY	mt8167/dispsys/ddp_reg.h	1267;"	d
DISP_REG_SET_FIELD	mt8167/dispsys/ddp_reg.h	1198;"	d
DISP_REG_SET_FIELD	mt8167/dispsys/ddp_reg.h	1238;"	d
DISP_REG_SET_FIELD_CMDQ	mt8167/dispsys/ddp_reg.h	1287;"	d
DISP_REG_SET_FIELD_CMDQ_MODULE	mt8167/dispsys/ddp_reg.h	1299;"	d
DISP_REG_SET_PA	mt8167/dispsys/ddp_reg.h	1217;"	d
DISP_REG_SMI_COMMON	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_SMI_COMMON,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_SMI_LARB0	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_SMI_LARB0,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_SMI_LARB_MMU_EN	mt8167/dispsys/ddp_reg.h	1674;"	d
DISP_REG_SODI_PA	mt8167/videox/primary_display.c	1666;"	d	file:
DISP_REG_SPLIT_DEBUG	mt8167/dispsys/ddp_reg.h	2342;"	d
DISP_REG_SPLIT_ENABLE	mt8167/dispsys/ddp_reg.h	2340;"	d
DISP_REG_SPLIT_SW_RESET	mt8167/dispsys/ddp_reg.h	2341;"	d
DISP_REG_UFO_START	mt8167/dispsys/ddp_reg.h	2351;"	d
DISP_REG_WDMA0	mt8167/dispsys/ddp_hal.h	/^	DISP_REG_WDMA0,$/;"	e	enum:DISP_REG_ENUM
DISP_REG_WDMA_ALPHA	mt8167/dispsys/ddp_reg.h	2365;"	d
DISP_REG_WDMA_BUF_CON1	mt8167/dispsys/ddp_reg.h	2366;"	d
DISP_REG_WDMA_BUF_CON2	mt8167/dispsys/ddp_reg.h	2367;"	d
DISP_REG_WDMA_C00	mt8167/dispsys/ddp_reg.h	2368;"	d
DISP_REG_WDMA_C02	mt8167/dispsys/ddp_reg.h	2369;"	d
DISP_REG_WDMA_C10	mt8167/dispsys/ddp_reg.h	2370;"	d
DISP_REG_WDMA_C12	mt8167/dispsys/ddp_reg.h	2371;"	d
DISP_REG_WDMA_C20	mt8167/dispsys/ddp_reg.h	2372;"	d
DISP_REG_WDMA_C22	mt8167/dispsys/ddp_reg.h	2373;"	d
DISP_REG_WDMA_CFG	mt8167/dispsys/ddp_reg.h	2360;"	d
DISP_REG_WDMA_CLIP_COORD	mt8167/dispsys/ddp_reg.h	2363;"	d
DISP_REG_WDMA_CLIP_SIZE	mt8167/dispsys/ddp_reg.h	2362;"	d
DISP_REG_WDMA_CT_DBG	mt8167/dispsys/ddp_reg.h	2387;"	d
DISP_REG_WDMA_DEBUG	mt8167/dispsys/ddp_reg.h	2391;"	d
DISP_REG_WDMA_DITHER_0	mt8167/dispsys/ddp_reg.h	2393;"	d
DISP_REG_WDMA_DITHER_10	mt8167/dispsys/ddp_reg.h	2399;"	d
DISP_REG_WDMA_DITHER_11	mt8167/dispsys/ddp_reg.h	2400;"	d
DISP_REG_WDMA_DITHER_12	mt8167/dispsys/ddp_reg.h	2401;"	d
DISP_REG_WDMA_DITHER_13	mt8167/dispsys/ddp_reg.h	2402;"	d
DISP_REG_WDMA_DITHER_14	mt8167/dispsys/ddp_reg.h	2403;"	d
DISP_REG_WDMA_DITHER_15	mt8167/dispsys/ddp_reg.h	2404;"	d
DISP_REG_WDMA_DITHER_16	mt8167/dispsys/ddp_reg.h	2405;"	d
DISP_REG_WDMA_DITHER_17	mt8167/dispsys/ddp_reg.h	2406;"	d
DISP_REG_WDMA_DITHER_5	mt8167/dispsys/ddp_reg.h	2394;"	d
DISP_REG_WDMA_DITHER_6	mt8167/dispsys/ddp_reg.h	2395;"	d
DISP_REG_WDMA_DITHER_7	mt8167/dispsys/ddp_reg.h	2396;"	d
DISP_REG_WDMA_DITHER_8	mt8167/dispsys/ddp_reg.h	2397;"	d
DISP_REG_WDMA_DITHER_9	mt8167/dispsys/ddp_reg.h	2398;"	d
DISP_REG_WDMA_DST_ADDR0	mt8167/dispsys/ddp_reg.h	2407;"	d
DISP_REG_WDMA_DST_ADDR1	mt8167/dispsys/ddp_reg.h	2408;"	d
DISP_REG_WDMA_DST_ADDR2	mt8167/dispsys/ddp_reg.h	2409;"	d
DISP_REG_WDMA_DST_ADDR_OFFSET0	mt8167/dispsys/ddp_reg.h	2379;"	d
DISP_REG_WDMA_DST_ADDR_OFFSET1	mt8167/dispsys/ddp_reg.h	2380;"	d
DISP_REG_WDMA_DST_ADDR_OFFSET2	mt8167/dispsys/ddp_reg.h	2381;"	d
DISP_REG_WDMA_DST_UV_PITCH	mt8167/dispsys/ddp_reg.h	2378;"	d
DISP_REG_WDMA_DST_W_IN_BYTE	mt8167/dispsys/ddp_reg.h	2364;"	d
DISP_REG_WDMA_DUMMY	mt8167/dispsys/ddp_reg.h	2392;"	d
DISP_REG_WDMA_EN	mt8167/dispsys/ddp_reg.h	2357;"	d
DISP_REG_WDMA_EXEC_DBG	mt8167/dispsys/ddp_reg.h	2386;"	d
DISP_REG_WDMA_FLOW_CTRL_DBG	mt8167/dispsys/ddp_reg.h	2385;"	d
DISP_REG_WDMA_INTEN	mt8167/dispsys/ddp_reg.h	2355;"	d
DISP_REG_WDMA_INTSTA	mt8167/dispsys/ddp_reg.h	2356;"	d
DISP_REG_WDMA_POST_ADD0	mt8167/dispsys/ddp_reg.h	2376;"	d
DISP_REG_WDMA_POST_ADD2	mt8167/dispsys/ddp_reg.h	2377;"	d
DISP_REG_WDMA_PRE_ADD0	mt8167/dispsys/ddp_reg.h	2374;"	d
DISP_REG_WDMA_PRE_ADD2	mt8167/dispsys/ddp_reg.h	2375;"	d
DISP_REG_WDMA_PROC_TRACK_CON_0	mt8167/dispsys/ddp_reg.h	2382;"	d
DISP_REG_WDMA_PROC_TRACK_CON_1	mt8167/dispsys/ddp_reg.h	2383;"	d
DISP_REG_WDMA_PROC_TRACK_CON_2	mt8167/dispsys/ddp_reg.h	2384;"	d
DISP_REG_WDMA_PROC_TRACK_DBG_0	mt8167/dispsys/ddp_reg.h	2389;"	d
DISP_REG_WDMA_PROC_TRACK_DBG_1	mt8167/dispsys/ddp_reg.h	2390;"	d
DISP_REG_WDMA_RST	mt8167/dispsys/ddp_reg.h	2358;"	d
DISP_REG_WDMA_SMI_CON	mt8167/dispsys/ddp_reg.h	2359;"	d
DISP_REG_WDMA_SMI_TRAFFIC_DBG	mt8167/dispsys/ddp_reg.h	2388;"	d
DISP_REG_WDMA_SRC_SIZE	mt8167/dispsys/ddp_reg.h	2361;"	d
DISP_SCENARIO	include/disp_session.h	/^enum DISP_SCENARIO {$/;"	g
DISP_SCENARIO_NORMAL	include/disp_session.h	/^	DISP_SCENARIO_NORMAL,$/;"	e	enum:DISP_SCENARIO
DISP_SCENARIO_SELF_REFRESH	include/disp_session.h	/^	DISP_SCENARIO_SELF_REFRESH,$/;"	e	enum:DISP_SCENARIO
DISP_SECURE_BUFFER	include/disp_session.h	/^	DISP_SECURE_BUFFER = 2,$/;"	e	enum:DISP_BUFFER_TYPE
DISP_SECURE_BUFFER	include/disp_svp.h	/^	DISP_SECURE_BUFFER = 1,$/;"	e	enum:DISP_BUFFER_TYPE
DISP_SECURE_BUFFER_SHIFT	include/disp_session.h	/^	DISP_SECURE_BUFFER_SHIFT = 0x10002$/;"	e	enum:DISP_BUFFER_TYPE
DISP_SECURE_BUFFER_SHIFT	include/disp_svp.h	/^	DISP_SECURE_BUFFER_SHIFT = 0x10001$/;"	e	enum:DISP_BUFFER_TYPE
DISP_SESSION_DECOUPLE_MIRROR_MODE	include/disp_session.h	/^	DISP_SESSION_DECOUPLE_MIRROR_MODE = 4,$/;"	e	enum:DISP_MODE
DISP_SESSION_DECOUPLE_MIRROR_MODE	include/disp_svp.h	/^	DISP_SESSION_DECOUPLE_MIRROR_MODE = 4,$/;"	e	enum:DISP_MODE
DISP_SESSION_DECOUPLE_MODE	include/disp_session.h	/^	DISP_SESSION_DECOUPLE_MODE = 2,$/;"	e	enum:DISP_MODE
DISP_SESSION_DECOUPLE_MODE	include/disp_svp.h	/^	DISP_SESSION_DECOUPLE_MODE = 2,$/;"	e	enum:DISP_MODE
DISP_SESSION_DEV	include/disp_session.h	26;"	d
DISP_SESSION_DEVICE	include/disp_session.h	18;"	d
DISP_SESSION_DIRECT_LINK_MIRROR_MODE	include/disp_session.h	/^	DISP_SESSION_DIRECT_LINK_MIRROR_MODE = 3,$/;"	e	enum:DISP_MODE
DISP_SESSION_DIRECT_LINK_MIRROR_MODE	include/disp_svp.h	/^	DISP_SESSION_DIRECT_LINK_MIRROR_MODE = 3,$/;"	e	enum:DISP_MODE
DISP_SESSION_DIRECT_LINK_MODE	include/disp_session.h	/^	DISP_SESSION_DIRECT_LINK_MODE = 1,$/;"	e	enum:DISP_MODE
DISP_SESSION_DIRECT_LINK_MODE	include/disp_svp.h	/^	DISP_SESSION_DIRECT_LINK_MODE = 1,$/;"	e	enum:DISP_MODE
DISP_SESSION_DUAL_DECOUPLE_MODE	include/disp_session.h	/^	DISP_SESSION_DUAL_DECOUPLE_MODE,$/;"	e	enum:DISP_MODE
DISP_SESSION_DUAL_DIRECT_LINK_MODE	include/disp_session.h	/^	DISP_SESSION_DUAL_DIRECT_LINK_MODE,$/;"	e	enum:DISP_MODE
DISP_SESSION_ENUM	mt8167/videox/disp_drv_platform.h	/^enum DISP_SESSION_ENUM {$/;"	g
DISP_SESSION_EXTERNAL	include/disp_session.h	/^	DISP_SESSION_EXTERNAL = 2,$/;"	e	enum:DISP_SESSION_TYPE
DISP_SESSION_EXTERNAL	include/disp_svp.h	/^	DISP_SESSION_EXTERNAL = 2,$/;"	e	enum:DISP_SESSION_TYPE
DISP_SESSION_LCM	include/mtkfb.h	/^	DISP_SESSION_LCM = 1 << 0,	\/* DSI0 *\/$/;"	e	enum:MTK_DISP_SESSION
DISP_SESSION_LCM1	include/mtkfb.h	/^	DISP_SESSION_LCM1 = 1 << 4,	\/* DSI1 *\/$/;"	e	enum:MTK_DISP_SESSION
DISP_SESSION_MEM	include/mtkfb.h	/^	DISP_SESSION_MEM = 1 << 1,	\/* OVL0->WDMA0 *\/$/;"	e	enum:MTK_DISP_SESSION
DISP_SESSION_MEM1	include/mtkfb.h	/^	DISP_SESSION_MEM1 = 1 << 5,	\/* OVL1->WDMA1 *\/$/;"	e	enum:MTK_DISP_SESSION
DISP_SESSION_MEMORY	include/disp_session.h	/^	DISP_SESSION_MEMORY = 3$/;"	e	enum:DISP_SESSION_TYPE
DISP_SESSION_MEMORY	include/disp_svp.h	/^	DISP_SESSION_MEMORY = 3$/;"	e	enum:DISP_SESSION_TYPE
DISP_SESSION_MHL	include/mtkfb.h	/^	DISP_SESSION_MHL = 1 << 3,	\/* DPI *\/$/;"	e	enum:MTK_DISP_SESSION
DISP_SESSION_MODE	include/disp_session.h	24;"	d
DISP_SESSION_MODE_NUM	include/disp_session.h	/^	DISP_SESSION_MODE_NUM,$/;"	e	enum:DISP_MODE
DISP_SESSION_OUTPUT_INTERFACE_TIMELINE_ID	mt8167/videox/disp_drv_platform.h	/^	DISP_SESSION_OUTPUT_INTERFACE_TIMELINE_ID,$/;"	e	enum:DISP_SESSION_ENUM
DISP_SESSION_OUTPUT_TIMELINE_ID	mt8167/videox/disp_drv_platform.h	/^	DISP_SESSION_OUTPUT_TIMELINE_ID = PRIMARY_DISPLAY_SESSION_LAYER_COUNT,$/;"	e	enum:DISP_SESSION_ENUM
DISP_SESSION_OVL_TIMELINE_ID	mt8167/videox/disp_drv_platform.h	162;"	d
DISP_SESSION_PRESENT_TIMELINE_ID	mt8167/videox/disp_drv_platform.h	/^	DISP_SESSION_PRESENT_TIMELINE_ID,$/;"	e	enum:DISP_SESSION_ENUM
DISP_SESSION_PRIMARY	include/disp_session.h	/^	DISP_SESSION_PRIMARY = 1,$/;"	e	enum:DISP_SESSION_TYPE
DISP_SESSION_PRIMARY	include/disp_svp.h	/^	DISP_SESSION_PRIMARY = 1,$/;"	e	enum:DISP_SESSION_TYPE
DISP_SESSION_RDMA_MODE	include/disp_session.h	/^	DISP_SESSION_RDMA_MODE,$/;"	e	enum:DISP_MODE
DISP_SESSION_TIMELINE_COUNT	mt8167/videox/disp_drv_platform.h	/^	DISP_SESSION_TIMELINE_COUNT,$/;"	e	enum:DISP_SESSION_ENUM
DISP_SESSION_TYPE	common/mtkfb_fence.c	78;"	d	file:
DISP_SESSION_TYPE	include/disp_session.h	/^enum DISP_SESSION_TYPE {$/;"	g
DISP_SESSION_TYPE	include/disp_session.h	25;"	d
DISP_SESSION_TYPE	include/disp_svp.h	/^enum DISP_SESSION_TYPE {$/;"	g
DISP_SESSION_USER	include/disp_session.h	/^enum DISP_SESSION_USER {$/;"	g
DISP_SESSION_WFD	include/mtkfb.h	/^	DISP_SESSION_WFD = 1 << 2,$/;"	e	enum:MTK_DISP_SESSION
DISP_SLEPT	mt8167/videox/primary_display.h	/^	DISP_SLEPT$/;"	e	enum:DISP_POWER_STATE
DISP_STATE	mt8167/videox/primary_display.h	/^enum DISP_STATE {$/;"	g
DISP_STATE_BUSY	mt8167/videox/primary_display.h	/^	DISP_STATE_BUSY,$/;"	e	enum:DISP_STATE
DISP_STATE_IDLE	mt8167/videox/primary_display.h	/^	DISP_STATE_IDLE = 0,$/;"	e	enum:DISP_STATE
DISP_STATUS	mt8167/videox/primary_display.h	/^enum DISP_STATUS {$/;"	g
DISP_STATUS_ALREADY_SET	mt8167/videox/primary_display.h	/^	DISP_STATUS_ALREADY_SET,$/;"	e	enum:DISP_STATUS
DISP_STATUS_ERROR	mt8167/videox/primary_display.h	/^	DISP_STATUS_ERROR,$/;"	e	enum:DISP_STATUS
DISP_STATUS_NOT_IMPLEMENTED	mt8167/videox/primary_display.h	/^	DISP_STATUS_NOT_IMPLEMENTED,$/;"	e	enum:DISP_STATUS
DISP_STATUS_OK	mt8167/videox/primary_display.h	/^	DISP_STATUS_OK = 0,$/;"	e	enum:DISP_STATUS
DISP_UFOE_MOUT_EN_FLD_DISP_UFOE_MOUT_EN	mt8167/dispsys/ddp_reg.h	1574;"	d
DISP_UFO_SEL_IN_FLD_DISP_UFO_SEL_IN	mt8167/dispsys/ddp_reg.h	1583;"	d
DISP_WDMA0_SEL_IN_FLD_DISP_WDMA0_SEL_IN	mt8167/dispsys/ddp_reg.h	1582;"	d
DISP_WDMA_INDEX_OFFSET	mt8167/dispsys/ddp_reg.h	932;"	d
DISP_WRITE_REG	mt8167/dispsys/ddp_drv.h	/^struct DISP_WRITE_REG {$/;"	s
DISP_YUV_BT601	include/disp_session.h	/^	DISP_YUV_BT601 = 1,$/;"	e	enum:DISP_YUV_RANGE_ENUM
DISP_YUV_BT601_FULL	include/disp_session.h	/^	DISP_YUV_BT601_FULL = 0,$/;"	e	enum:DISP_YUV_RANGE_ENUM
DISP_YUV_BT709	include/disp_session.h	/^	DISP_YUV_BT709 = 2$/;"	e	enum:DISP_YUV_RANGE_ENUM
DISP_YUV_RANGE_ENUM	include/disp_session.h	/^enum DISP_YUV_RANGE_ENUM {$/;"	g
DIS_EOT	mt8167/dispsys/ddp_reg.h	/^	unsigned DIS_EOT:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
DITHER0_BASE_NAMING	common/corr10/ddp_dither.c	39;"	d	file:
DITHER0_BASE_NAMING	common/corr10/ddp_dither.c	42;"	d	file:
DITHER0_CLK_NAMING	common/corr10/ddp_dither.c	47;"	d	file:
DITHER0_CLK_NAMING	common/corr10/ddp_dither.c	49;"	d	file:
DITHER0_MODULE_NAMING	common/corr10/ddp_dither.c	40;"	d	file:
DITHER0_MODULE_NAMING	common/corr10/ddp_dither.c	43;"	d	file:
DITHER0_OFFSET	common/corr10/ddp_dither.c	57;"	d	file:
DITHER1_OFFSET	common/corr10/ddp_dither.c	60;"	d	file:
DITHER_0_FLD_CRC_CEN	mt8167/dispsys/ddp_reg.h	1850;"	d
DITHER_0_FLD_CRC_CEN	mt8167/dispsys/ddp_reg.h	2479;"	d
DITHER_0_FLD_CRC_CLR	mt8167/dispsys/ddp_reg.h	1848;"	d
DITHER_0_FLD_CRC_CLR	mt8167/dispsys/ddp_reg.h	2477;"	d
DITHER_0_FLD_CRC_START	mt8167/dispsys/ddp_reg.h	1849;"	d
DITHER_0_FLD_CRC_START	mt8167/dispsys/ddp_reg.h	2478;"	d
DITHER_0_FLD_FRAME_DONE_DEL	mt8167/dispsys/ddp_reg.h	1851;"	d
DITHER_0_FLD_FRAME_DONE_DEL	mt8167/dispsys/ddp_reg.h	2480;"	d
DITHER_0_FLD_OUT_SEL	mt8167/dispsys/ddp_reg.h	1852;"	d
DITHER_0_FLD_OUT_SEL	mt8167/dispsys/ddp_reg.h	2481;"	d
DITHER_0_FLD_START	mt8167/dispsys/ddp_reg.h	2482;"	d
DITHER_10_FLD_FPHASE_BIT	mt8167/dispsys/ddp_reg.h	1870;"	d
DITHER_10_FLD_FPHASE_BIT	mt8167/dispsys/ddp_reg.h	2500;"	d
DITHER_10_FLD_FPHASE_CTRL	mt8167/dispsys/ddp_reg.h	1872;"	d
DITHER_10_FLD_FPHASE_CTRL	mt8167/dispsys/ddp_reg.h	2502;"	d
DITHER_10_FLD_FPHASE_SEL	mt8167/dispsys/ddp_reg.h	1871;"	d
DITHER_10_FLD_FPHASE_SEL	mt8167/dispsys/ddp_reg.h	2501;"	d
DITHER_11_FLD_SUBPIX_EN	mt8167/dispsys/ddp_reg.h	1876;"	d
DITHER_11_FLD_SUBPIX_EN	mt8167/dispsys/ddp_reg.h	2506;"	d
DITHER_11_FLD_SUB_B	mt8167/dispsys/ddp_reg.h	1873;"	d
DITHER_11_FLD_SUB_B	mt8167/dispsys/ddp_reg.h	2503;"	d
DITHER_11_FLD_SUB_G	mt8167/dispsys/ddp_reg.h	1874;"	d
DITHER_11_FLD_SUB_G	mt8167/dispsys/ddp_reg.h	2504;"	d
DITHER_11_FLD_SUB_R	mt8167/dispsys/ddp_reg.h	1875;"	d
DITHER_11_FLD_SUB_R	mt8167/dispsys/ddp_reg.h	2505;"	d
DITHER_12_FLD_H_ACTIVE	mt8167/dispsys/ddp_reg.h	1877;"	d
DITHER_12_FLD_H_ACTIVE	mt8167/dispsys/ddp_reg.h	2507;"	d
DITHER_12_FLD_LSB_OFF	mt8167/dispsys/ddp_reg.h	1879;"	d
DITHER_12_FLD_LSB_OFF	mt8167/dispsys/ddp_reg.h	2509;"	d
DITHER_12_FLD_TABLE_EN	mt8167/dispsys/ddp_reg.h	1878;"	d
DITHER_12_FLD_TABLE_EN	mt8167/dispsys/ddp_reg.h	2508;"	d
DITHER_13_FLD_RSHIFT_B	mt8167/dispsys/ddp_reg.h	1880;"	d
DITHER_13_FLD_RSHIFT_B	mt8167/dispsys/ddp_reg.h	2510;"	d
DITHER_13_FLD_RSHIFT_G	mt8167/dispsys/ddp_reg.h	1881;"	d
DITHER_13_FLD_RSHIFT_G	mt8167/dispsys/ddp_reg.h	2511;"	d
DITHER_13_FLD_RSHIFT_R	mt8167/dispsys/ddp_reg.h	1882;"	d
DITHER_13_FLD_RSHIFT_R	mt8167/dispsys/ddp_reg.h	2512;"	d
DITHER_14_FLD_DEBUG_MODE	mt8167/dispsys/ddp_reg.h	1883;"	d
DITHER_14_FLD_DEBUG_MODE	mt8167/dispsys/ddp_reg.h	2513;"	d
DITHER_14_FLD_DIFF_SHIFT	mt8167/dispsys/ddp_reg.h	1884;"	d
DITHER_14_FLD_DIFF_SHIFT	mt8167/dispsys/ddp_reg.h	2514;"	d
DITHER_14_FLD_TESTPIN_EN	mt8167/dispsys/ddp_reg.h	1885;"	d
DITHER_14_FLD_TESTPIN_EN	mt8167/dispsys/ddp_reg.h	2515;"	d
DITHER_15_FLD_ADD_lSHIFT_R	mt8167/dispsys/ddp_reg.h	2518;"	d
DITHER_15_FLD_INPUT_RSHIFT_R	mt8167/dispsys/ddp_reg.h	2519;"	d
DITHER_15_FLD_LSB_ADD_LSHIFT_R	mt8167/dispsys/ddp_reg.h	1888;"	d
DITHER_15_FLD_LSB_ERR_SHIFT_R	mt8167/dispsys/ddp_reg.h	1886;"	d
DITHER_15_FLD_LSB_ERR_SHIFT_R	mt8167/dispsys/ddp_reg.h	2516;"	d
DITHER_15_FLD_LSB_INPUT_RSHIFT_R	mt8167/dispsys/ddp_reg.h	1889;"	d
DITHER_15_FLD_LSB_NEW_BIT_MODE	mt8167/dispsys/ddp_reg.h	1890;"	d
DITHER_15_FLD_LSB_OVFLW_BIT_R	mt8167/dispsys/ddp_reg.h	1887;"	d
DITHER_15_FLD_NEW_BIT_MODE	mt8167/dispsys/ddp_reg.h	2520;"	d
DITHER_15_FLD_OVFLW_BIT_R	mt8167/dispsys/ddp_reg.h	2517;"	d
DITHER_16_FLD_ADD_LSHIFT_B	mt8167/dispsys/ddp_reg.h	1893;"	d
DITHER_16_FLD_ADD_LSHIFT_G	mt8167/dispsys/ddp_reg.h	1897;"	d
DITHER_16_FLD_ADD_lSHIFT_B	mt8167/dispsys/ddp_reg.h	2523;"	d
DITHER_16_FLD_ADD_lSHIFT_G	mt8167/dispsys/ddp_reg.h	2527;"	d
DITHER_16_FLD_INPUT_RSHIFT_B	mt8167/dispsys/ddp_reg.h	1894;"	d
DITHER_16_FLD_INPUT_RSHIFT_B	mt8167/dispsys/ddp_reg.h	2524;"	d
DITHER_16_FLD_INPUT_RSHIFT_G	mt8167/dispsys/ddp_reg.h	1898;"	d
DITHER_16_FLD_INPUT_RSHIFT_G	mt8167/dispsys/ddp_reg.h	2528;"	d
DITHER_16_FLD_LSB_ERR_SHIFT_B	mt8167/dispsys/ddp_reg.h	1891;"	d
DITHER_16_FLD_LSB_ERR_SHIFT_B	mt8167/dispsys/ddp_reg.h	2521;"	d
DITHER_16_FLD_LSB_ERR_SHIFT_G	mt8167/dispsys/ddp_reg.h	1895;"	d
DITHER_16_FLD_OVFLW_BIT_B	mt8167/dispsys/ddp_reg.h	1892;"	d
DITHER_16_FLD_OVFLW_BIT_B	mt8167/dispsys/ddp_reg.h	2522;"	d
DITHER_16_FLD_OVFLW_BIT_G	mt8167/dispsys/ddp_reg.h	1896;"	d
DITHER_16_FLD_OVFLW_BIT_G	mt8167/dispsys/ddp_reg.h	2526;"	d
DITHER_16_FLD_lSB_ERR_SHIFT_G	mt8167/dispsys/ddp_reg.h	2525;"	d
DITHER_17_FLD_CRC_OUT	mt8167/dispsys/ddp_reg.h	1900;"	d
DITHER_17_FLD_CRC_OUT	mt8167/dispsys/ddp_reg.h	2530;"	d
DITHER_17_FLD_CRC_RDY	mt8167/dispsys/ddp_reg.h	1899;"	d
DITHER_17_FLD_CRC_RDY	mt8167/dispsys/ddp_reg.h	2529;"	d
DITHER_5_FLD_W_DEMO	mt8167/dispsys/ddp_reg.h	1853;"	d
DITHER_5_FLD_W_DEMO	mt8167/dispsys/ddp_reg.h	2483;"	d
DITHER_6_FLD_EDITHER_EN	mt8167/dispsys/ddp_reg.h	1862;"	d
DITHER_6_FLD_EDITHER_EN	mt8167/dispsys/ddp_reg.h	2492;"	d
DITHER_6_FLD_FPHASE	mt8167/dispsys/ddp_reg.h	1858;"	d
DITHER_6_FLD_FPHASE	mt8167/dispsys/ddp_reg.h	2488;"	d
DITHER_6_FLD_FPHASE_EN	mt8167/dispsys/ddp_reg.h	1857;"	d
DITHER_6_FLD_FPHASE_EN	mt8167/dispsys/ddp_reg.h	2487;"	d
DITHER_6_FLD_FPHASE_R	mt8167/dispsys/ddp_reg.h	1856;"	d
DITHER_6_FLD_FPHASE_R	mt8167/dispsys/ddp_reg.h	2486;"	d
DITHER_6_FLD_LEFT_EN	mt8167/dispsys/ddp_reg.h	1855;"	d
DITHER_6_FLD_LEFT_EN	mt8167/dispsys/ddp_reg.h	2485;"	d
DITHER_6_FLD_LFSR_EN	mt8167/dispsys/ddp_reg.h	1861;"	d
DITHER_6_FLD_LFSR_EN	mt8167/dispsys/ddp_reg.h	2491;"	d
DITHER_6_FLD_RDITHER_EN	mt8167/dispsys/ddp_reg.h	1860;"	d
DITHER_6_FLD_RDITHER_EN	mt8167/dispsys/ddp_reg.h	2490;"	d
DITHER_6_FLD_ROUND_EN	mt8167/dispsys/ddp_reg.h	1859;"	d
DITHER_6_FLD_ROUND_EN	mt8167/dispsys/ddp_reg.h	2489;"	d
DITHER_6_FLD_WRAP_MODE	mt8167/dispsys/ddp_reg.h	1854;"	d
DITHER_6_FLD_WRAP_MODE	mt8167/dispsys/ddp_reg.h	2484;"	d
DITHER_7_FLD_DRMOD_B	mt8167/dispsys/ddp_reg.h	1863;"	d
DITHER_7_FLD_DRMOD_B	mt8167/dispsys/ddp_reg.h	2493;"	d
DITHER_7_FLD_DRMOD_G	mt8167/dispsys/ddp_reg.h	1864;"	d
DITHER_7_FLD_DRMOD_G	mt8167/dispsys/ddp_reg.h	2494;"	d
DITHER_7_FLD_DRMOD_R	mt8167/dispsys/ddp_reg.h	1865;"	d
DITHER_7_FLD_DRMOD_R	mt8167/dispsys/ddp_reg.h	2495;"	d
DITHER_8_FLD_INK	mt8167/dispsys/ddp_reg.h	1867;"	d
DITHER_8_FLD_INK	mt8167/dispsys/ddp_reg.h	2497;"	d
DITHER_8_FLD_INK_DATA_R	mt8167/dispsys/ddp_reg.h	2496;"	d
DITHER_9_FLD_INK_DATA_B	mt8167/dispsys/ddp_reg.h	2498;"	d
DITHER_9_FLD_INK_DATA_G	mt8167/dispsys/ddp_reg.h	2499;"	d
DITHER_CFG_FLD_CHKSUM_EN	mt8167/dispsys/ddp_reg.h	1934;"	d
DITHER_CFG_FLD_CHKSUM_SEL	mt8167/dispsys/ddp_reg.h	1933;"	d
DITHER_CFG_FLD_DITHER_ENGINE_EN	mt8167/dispsys/ddp_reg.h	1935;"	d
DITHER_CFG_FLD_RELAY_MODE	mt8167/dispsys/ddp_reg.h	1936;"	d
DITHER_DBG	common/corr10/ddp_dither.c	71;"	d	file:
DITHER_ERR	common/corr10/ddp_dither.c	70;"	d	file:
DITHER_REG	common/corr10/ddp_dither.c	74;"	d	file:
DITHER_SIZE_FLD_HSIZE	mt8167/dispsys/ddp_reg.h	1937;"	d
DITHER_SIZE_FLD_VSIZE	mt8167/dispsys/ddp_reg.h	1938;"	d
DITHER_SUPPORT_PARTIAL_UPDATE	common/corr10/ddp_dither.c	54;"	d	file:
DITHER_TOTAL_MODULE_NUM	common/corr10/ddp_dither.c	59;"	d	file:
DITHER_TOTAL_MODULE_NUM	common/corr10/ddp_dither.c	64;"	d	file:
DMA_DRAM_REQ_EN	common/od10/ddp_od_reg.h	221;"	d
DMA_DRAM_TIM	common/od10/ddp_od_reg.h	222;"	d
DMA_RDATA0	common/od10/ddp_od_reg.h	131;"	d
DMA_RDATA1	common/od10/ddp_od_reg.h	134;"	d
DMA_RDATA2	common/od10/ddp_od_reg.h	137;"	d
DMA_RDATA3	common/od10/ddp_od_reg.h	140;"	d
DMA_RD_MODE	common/od10/ddp_od_reg.h	38;"	d
DMA_RD_THR	common/od10/ddp_od_reg.h	39;"	d
DMA_WDATA_MON	common/od10/ddp_od_reg.h	120;"	d
DMA_WR_CNT	common/od10/ddp_od_reg.h	143;"	d
DPHY_CTL_STATE_C	mt8167/dispsys/ddp_reg.h	/^	unsigned DPHY_CTL_STATE_C:9;$/;"	m	struct:DSI_STATE_DBG0_REG
DPHY_HS_TX_STATE_C	mt8167/dispsys/ddp_reg.h	/^	unsigned DPHY_HS_TX_STATE_C:5;$/;"	m	struct:DSI_STATE_DBG0_REG
DPI0_SEL_IN_FLD_DPI0_SEL_IN	mt8167/dispsys/ddp_reg.h	1585;"	d
DPI_BUSY	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPI_BUSY:1;$/;"	m	struct:DPI_REG_STATUS
DPI_CHECK_RET	mt8167/dispsys/ddp_dpi.h	52;"	d
DPI_CKOUT_DIV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPI_CKOUT_DIV:1;$/;"	m	struct:DPI_REG_CLKCNTL
DPI_CK_DIV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPI_CK_DIV:5;$/;"	m	struct:DPI_REG_CLKCNTL
DPI_CK_DUT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPI_CK_DUT:5;$/;"	m	struct:DPI_REG_CLKCNTL
DPI_CK_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPI_CK_POL:1;$/;"	m	struct:DPI_REG_CLKCNTL
DPI_CLKCON	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_CLKCNTL DPI_CLKCON;	\/* 00E0 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_CLKCNTL
DPI_CLK_1080p	mt8167/dispsys/ddp_dpi.h	/^		DPI_CLK_1080p = 148500$/;"	e	enum:DPI_CLK_FREQ
DPI_CLK_480p	mt8167/dispsys/ddp_dpi.h	/^		DPI_CLK_480p = 27027,$/;"	e	enum:DPI_CLK_FREQ
DPI_CLK_720p	mt8167/dispsys/ddp_dpi.h	/^		DPI_CLK_720p = 74250,$/;"	e	enum:DPI_CLK_FREQ
DPI_CLK_FREQ	mt8167/dispsys/ddp_dpi.h	/^	enum DPI_CLK_FREQ {$/;"	g
DPI_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_EN DPI_EN;	\/* 0000 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_EN
DPI_IDX	mt8167/dispsys/ddp_dpi.c	58;"	d	file:
DPI_INTERFACE_NUM	mt8167/dispsys/ddp_dpi.c	57;"	d	file:
DPI_MASKREG32	mt8167/dispsys/ddp_dpi.h	31;"	d
DPI_OUTREG32	mt8167/dispsys/ddp_dpi.c	78;"	d	file:
DPI_OUTREGBIT	mt8167/dispsys/ddp_dpi.h	34;"	d
DPI_O_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPI_O_EN:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
DPI_POLARITY	mt8167/dispsys/ddp_dpi.h	/^	enum DPI_POLARITY {$/;"	g
DPI_POLARITY_FALLING	mt8167/dispsys/ddp_dpi.h	/^		DPI_POLARITY_FALLING = 1$/;"	e	enum:DPI_POLARITY
DPI_POLARITY_RISING	mt8167/dispsys/ddp_dpi.h	/^		DPI_POLARITY_RISING = 0,$/;"	e	enum:DPI_POLARITY
DPI_REG	mt8167/dispsys/ddp_dpi.c	/^struct DPI_REGS *DPI_REG[2];$/;"	v	typeref:struct:DPI_REGS
DPI_REGS	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REGS {$/;"	s
DPI_REG_BG_COLOR	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_BG_COLOR {$/;"	s
DPI_REG_BG_HCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_BG_HCNTL {$/;"	s
DPI_REG_BG_VCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_BG_VCNTL {$/;"	s
DPI_REG_BLANK_CODE_SET	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_BLANK_CODE_SET {$/;"	s
DPI_REG_CHKSUM	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_CHKSUM {$/;"	s
DPI_REG_CLKCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_CLKCNTL {$/;"	s
DPI_REG_CLPF_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_CLPF_SETTING {$/;"	s
DPI_REG_CNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_CNTL {$/;"	s
DPI_REG_C_LIMIT	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_C_LIMIT {$/;"	s
DPI_REG_DDR_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_DDR_SETTING {$/;"	s
DPI_REG_EMBSYNC_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_EMBSYNC_SETTING {$/;"	s
DPI_REG_EN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_EN {$/;"	s
DPI_REG_ESAV_CODE_SET0	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_CODE_SET0 {$/;"	s
DPI_REG_ESAV_CODE_SET1	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_CODE_SET1 {$/;"	s
DPI_REG_ESAV_FTIM	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_FTIM {$/;"	s
DPI_REG_ESAV_VTIM_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_VTIM_LEVEN {$/;"	s
DPI_REG_ESAV_VTIM_LOAD	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_VTIM_LOAD {$/;"	s
DPI_REG_ESAV_VTIM_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_VTIM_REVEN {$/;"	s
DPI_REG_ESAV_VTIM_ROAD	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_ESAV_VTIM_ROAD {$/;"	s
DPI_REG_FIFO_CTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_FIFO_CTL {$/;"	s
DPI_REG_INTERRUPT	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_INTERRUPT {$/;"	s
DPI_REG_MATRIX_COEFF_SET0	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_COEFF_SET0 {$/;"	s
DPI_REG_MATRIX_COEFF_SET1	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_COEFF_SET1 {$/;"	s
DPI_REG_MATRIX_COEFF_SET2	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_COEFF_SET2 {$/;"	s
DPI_REG_MATRIX_COEFF_SET3	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_COEFF_SET3 {$/;"	s
DPI_REG_MATRIX_COEFF_SET4	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_COEFF_SET4 {$/;"	s
DPI_REG_MATRIX_COEF_00	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_COEF_00 {$/;"	s
DPI_REG_MATRIX_COEF_02	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_COEF_02 {$/;"	s
DPI_REG_MATRIX_COEF_11	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_COEF_11 {$/;"	s
DPI_REG_MATRIX_COEF_20	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_COEF_20 {$/;"	s
DPI_REG_MATRIX_COEF_22	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_COEF_22 {$/;"	s
DPI_REG_MATRIX_IN_OFFSET_0	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_IN_OFFSET_0 {$/;"	s
DPI_REG_MATRIX_IN_OFFSET_2	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_IN_OFFSET_2 {$/;"	s
DPI_REG_MATRIX_OUT_OFFSET_0	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_OUT_OFFSET_0 {$/;"	s
DPI_REG_MATRIX_OUT_OFFSET_2	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_OUT_OFFSET_2 {$/;"	s
DPI_REG_MATRIX_POSTADD_SET0	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_POSTADD_SET0 {$/;"	s
DPI_REG_MATRIX_POSTADD_SET1	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_POSTADD_SET1 {$/;"	s
DPI_REG_MATRIX_PREADD_SET0	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_PREADD_SET0 {$/;"	s
DPI_REG_MATRIX_PREADD_SET1	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_MATRIX_PREADD_SET1 {$/;"	s
DPI_REG_MATRIX_SET	mt8167/dispsys/ddp_dpi_reg.h	/^struct DPI_REG_MATRIX_SET {$/;"	s
DPI_REG_OFFSET	mt8167/dispsys/ddp_dpi.c	62;"	d	file:
DPI_REG_OUTPUT_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_OUTPUT_SETTING {$/;"	s
DPI_REG_PATTERN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_PATTERN {$/;"	s
DPI_REG_RST	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_RST {$/;"	s
DPI_REG_SIZE	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_SIZE {$/;"	s
DPI_REG_STATUS	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_STATUS {$/;"	s
DPI_REG_TGEN_HCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_HCNTL {$/;"	s
DPI_REG_TGEN_HPORCH	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_HPORCH {$/;"	s
DPI_REG_TGEN_VCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VCNTL {$/;"	s
DPI_REG_TGEN_VPORCH_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VPORCH_LEVEN {$/;"	s
DPI_REG_TGEN_VPORCH_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VPORCH_LODD {$/;"	s
DPI_REG_TGEN_VPORCH_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VPORCH_REVEN {$/;"	s
DPI_REG_TGEN_VPORCH_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VPORCH_RODD {$/;"	s
DPI_REG_TGEN_VWIDTH_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VWIDTH_LEVEN {$/;"	s
DPI_REG_TGEN_VWIDTH_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VWIDTH_LODD {$/;"	s
DPI_REG_TGEN_VWIDTH_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VWIDTH_REVEN {$/;"	s
DPI_REG_TGEN_VWIDTH_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TGEN_VWIDTH_RODD {$/;"	s
DPI_REG_TMODE	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_TMODE {$/;"	s
DPI_REG_YUV422_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_YUV422_SETTING {$/;"	s
DPI_REG_Y_LIMIT	mt8167/dispsys/ddp_dpi_reg.h	/^	struct DPI_REG_Y_LIMIT {$/;"	s
DPI_RGB_ORDER	mt8167/dispsys/ddp_dpi.h	/^	enum DPI_RGB_ORDER {$/;"	g
DPI_RGB_ORDER_BGR	mt8167/dispsys/ddp_dpi.h	/^		DPI_RGB_ORDER_BGR = 1,$/;"	e	enum:DPI_RGB_ORDER
DPI_RGB_ORDER_RGB	mt8167/dispsys/ddp_dpi.h	/^		DPI_RGB_ORDER_RGB = 0,$/;"	e	enum:DPI_RGB_ORDER
DPI_RST	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_RST DPI_RST;	\/* 0004 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_RST
DPI_STATUS	mt8167/dispsys/ddp_dpi.h	/^	enum DPI_STATUS {$/;"	g
DPI_STATUS_ERROR	mt8167/dispsys/ddp_dpi.h	/^		DPI_STATUS_ERROR,$/;"	e	enum:DPI_STATUS
DPI_STATUS_OK	mt8167/dispsys/ddp_dpi.h	/^		DPI_STATUS_OK = 0,$/;"	e	enum:DPI_STATUS
DPI_VIDEO_1280x720p3d_50Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1280x720p3d_50Hz,	\/* e *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1280x720p3d_60Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1280x720p3d_60Hz,	\/* d *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1280x720p_50Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1280x720p_50Hz,	\/* 3 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1280x720p_60Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1280x720p_60Hz,	\/* 2 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080i3d_50Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080i3d_50Hz,	\/* 10 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080i3d_60Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080i3d_60Hz,	\/* f *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080i_50Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080i_50Hz,	\/* 5 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080i_60Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080i_60Hz,	\/* 4 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p3d_23Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p3d_23Hz,	\/* 12 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p3d_24Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p3d_24Hz,	\/* 11 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_23Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_23Hz,	\/* 9 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_24Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_24Hz,	\/* 8 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_25Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_25Hz,	\/* 7 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_29Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_29Hz,	\/* a *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_30Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_30Hz,	\/* 6 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_50Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_50Hz,	\/* c *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_1920x1080p_60Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_1920x1080p_60Hz,	\/* b *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_2160P_23_976HZ	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_2160P_23_976HZ,	\/* 13 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_2160P_24HZ	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_2160P_24HZ,	\/* 14 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_2160P_25HZ	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_2160P_25HZ,	\/* 15 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_2160P_29_97HZ	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_2160P_29_97HZ,	\/* 16 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_2160P_30HZ	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_2160P_30HZ,	\/* 17 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_2161P_24HZ	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_2161P_24HZ,	\/* 18 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_720x480p_60Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_720x480p_60Hz = 0,	\/* 0 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_720x576p_50Hz	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_720x576p_50Hz,	\/* 1 *\/$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPI_VIDEO_RESOLUTION	mt8167/dispsys/ddp_dpi.h	/^	enum DPI_VIDEO_RESOLUTION {$/;"	g
DPI_VIDEO_RESOLUTION_NUM	mt8167/dispsys/ddp_dpi.h	/^		DPI_VIDEO_RESOLUTION_NUM$/;"	e	enum:DPI_VIDEO_RESOLUTION
DPMGR_WQ_HANDLE	mt8167/dispsys/ddp_manager.c	/^struct DPMGR_WQ_HANDLE {$/;"	s	file:
DPMODE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DPMODE:1;$/;"	m	struct:LVDS_REG_OUT_CTRL
DPREC_CMDQ_EVENT	mt8167/dispsys/display_recorder.c	/^	DPREC_CMDQ_EVENT,$/;"	e	enum:dprec_record_type	file:
DPREC_DEBUG_BIT_CMM_DUMP_SWITCH	mt8167/dispsys/display_recorder.c	/^	DPREC_DEBUG_BIT_CMM_DUMP_SWITCH,$/;"	e	enum:DPREC_DEBUG_BIT_ENUM	file:
DPREC_DEBUG_BIT_CMM_DUMP_VA	mt8167/dispsys/display_recorder.c	/^	DPREC_DEBUG_BIT_CMM_DUMP_VA,$/;"	e	enum:DPREC_DEBUG_BIT_ENUM	file:
DPREC_DEBUG_BIT_ENUM	mt8167/dispsys/display_recorder.c	/^enum DPREC_DEBUG_BIT_ENUM {$/;"	g	file:
DPREC_DEBUG_BIT_OVERALL_SWITCH	mt8167/dispsys/display_recorder.c	/^	DPREC_DEBUG_BIT_OVERALL_SWITCH = 0,$/;"	e	enum:DPREC_DEBUG_BIT_ENUM	file:
DPREC_DEBUG_BIT_SYSTRACE	mt8167/dispsys/display_recorder.c	/^	DPREC_DEBUG_BIT_SYSTRACE,$/;"	e	enum:DPREC_DEBUG_BIT_ENUM	file:
DPREC_ERROR	mt8167/dispsys/display_recorder.c	/^	DPREC_ERROR,$/;"	e	enum:dprec_record_type	file:
DPREC_ERROR_CMDQ_TIMEOUT	mt8167/dispsys/display_recorder.h	/^	DPREC_ERROR_CMDQ_TIMEOUT$/;"	e	enum:DPREC_ERROR_ENUM
DPREC_ERROR_ENUM	mt8167/dispsys/display_recorder.h	/^enum DPREC_ERROR_ENUM {$/;"	g
DPREC_ERROR_FENCE_PREPRAE_ERROR	mt8167/dispsys/display_recorder.h	/^	DPREC_ERROR_FENCE_PREPRAE_ERROR,$/;"	e	enum:DPREC_ERROR_ENUM
DPREC_ERROR_FENCE_RELEASE_ERROR	mt8167/dispsys/display_recorder.h	/^	DPREC_ERROR_FENCE_RELEASE_ERROR,$/;"	e	enum:DPREC_ERROR_ENUM
DPREC_ERROR_FENCE_SETINPUT_ERROR	mt8167/dispsys/display_recorder.h	/^	DPREC_ERROR_FENCE_SETINPUT_ERROR,$/;"	e	enum:DPREC_ERROR_ENUM
DPREC_ERROR_FRAMEDONE_TIMEOUT	mt8167/dispsys/display_recorder.h	/^	DPREC_ERROR_FRAMEDONE_TIMEOUT = 0xffff00,$/;"	e	enum:DPREC_ERROR_ENUM
DPREC_ERROR_LOG_BUFFER_LENGTH	mt8167/dispsys/display_recorder.h	142;"	d
DPREC_EVENT	mt8167/dispsys/display_recorder.h	/^enum DPREC_EVENT {$/;"	g
DPREC_EVENT_CMDQ_FLUSH	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_CMDQ_FLUSH,$/;"	e	enum:DPREC_EVENT
DPREC_EVENT_CMDQ_RESET	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_CMDQ_RESET,$/;"	e	enum:DPREC_EVENT
DPREC_EVENT_CMDQ_SET_DIRTY	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_CMDQ_SET_DIRTY = 0xff00,$/;"	e	enum:DPREC_EVENT
DPREC_EVENT_CMDQ_SET_EVENT_ALLOW	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_CMDQ_SET_EVENT_ALLOW,$/;"	e	enum:DPREC_EVENT
DPREC_EVENT_CMDQ_WAIT_STREAM_EOF	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_CMDQ_WAIT_STREAM_EOF,$/;"	e	enum:DPREC_EVENT
DPREC_EVENT_FRAME_DONE	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_FRAME_DONE,$/;"	e	enum:DPREC_EVENT
DPREC_EVENT_FRAME_START	mt8167/dispsys/display_recorder.h	/^	DPREC_EVENT_FRAME_START$/;"	e	enum:DPREC_EVENT
DPREC_FENCE	mt8167/dispsys/display_recorder.c	/^	DPREC_FENCE$/;"	e	enum:dprec_record_type	file:
DPREC_LOGGER_DEBUG	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DEBUG,$/;"	e	enum:DPREC_LOGGER_PR_TYPE
DPREC_LOGGER_DISPMGR_CACHE_SYNC	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DISPMGR_CACHE_SYNC,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DISPMGR_PREPARE	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DISPMGR_PREPARE,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DISPMGR_RELEASE	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DISPMGR_RELEASE,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DISPMGR_SET_INPUT	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DISPMGR_SET_INPUT,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DISPMGR_TRIGGER	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DISPMGR_TRIGGER,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DISPMGR_WAIT_VSYNC	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DISPMGR_WAIT_VSYNC,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DSI_EXT_TE	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DSI_EXT_TE,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_DUMP	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_DUMP,$/;"	e	enum:DPREC_LOGGER_PR_TYPE
DPREC_LOGGER_ENUM	mt8167/dispsys/display_recorder.h	/^enum DPREC_LOGGER_ENUM {$/;"	g
DPREC_LOGGER_ERROR	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_ERROR,$/;"	e	enum:DPREC_LOGGER_PR_TYPE
DPREC_LOGGER_ESD_CHECK	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_ESD_CHECK,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_ESD_CMDQ	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_ESD_CMDQ,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_ESD_RECOVERY	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_ESD_RECOVERY,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_END	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_END = DPREC_LOGGER_EXTD_IRQ,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_ERR_INFO	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_ERR_INFO,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_IRQ	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_IRQ,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_PREPARE	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_PREPARE,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_RELEASE	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_RELEASE,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_SET_INPUT	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_SET_INPUT,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_START	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_START,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_STATUS	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_STATUS = DPREC_LOGGER_EXTD_START,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_EXTD_TRIGGER	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_EXTD_TRIGGER,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_FENCE	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_FENCE,$/;"	e	enum:DPREC_LOGGER_PR_TYPE
DPREC_LOGGER_LEVEL_AEE_DUMP	mt8167/dispsys/display_recorder.h	111;"	d
DPREC_LOGGER_LEVEL_ALL	mt8167/dispsys/display_recorder.h	105;"	d
DPREC_LOGGER_LEVEL_DEFAULT	mt8167/dispsys/display_recorder.h	106;"	d
DPREC_LOGGER_LEVEL_LOGGER	mt8167/dispsys/display_recorder.h	112;"	d
DPREC_LOGGER_LEVEL_MMP	mt8167/dispsys/display_recorder.h	109;"	d
DPREC_LOGGER_LEVEL_MOBILE_LOG	mt8167/dispsys/display_recorder.h	108;"	d
DPREC_LOGGER_LEVEL_SYSTRACE	mt8167/dispsys/display_recorder.h	110;"	d
DPREC_LOGGER_LEVEL_UART_LOG	mt8167/dispsys/display_recorder.h	107;"	d
DPREC_LOGGER_NUM	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_NUM$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PRIMARY_BUFFER_KEEP	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PRIMARY_BUFFER_KEEP,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PRIMARY_CMDQ_FLUSH	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PRIMARY_CMDQ_FLUSH,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PRIMARY_CMDQ_SET_DIRTY	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PRIMARY_CMDQ_SET_DIRTY,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PRIMARY_CONFIG	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PRIMARY_CONFIG,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PRIMARY_MUTEX	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PRIMARY_MUTEX,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PRIMARY_TRIGGER	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PRIMARY_TRIGGER = 0,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_PR_NUM	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_PR_NUM$/;"	e	enum:DPREC_LOGGER_PR_TYPE
DPREC_LOGGER_PR_TYPE	mt8167/dispsys/display_recorder.h	/^enum DPREC_LOGGER_PR_TYPE {$/;"	g
DPREC_LOGGER_RDMA0_TRANSFER	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_RDMA0_TRANSFER,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_LOGGER_WDMA_DUMP	mt8167/dispsys/display_recorder.h	/^	DPREC_LOGGER_WDMA_DUMP,$/;"	e	enum:DPREC_LOGGER_ENUM
DPREC_REG_OP	mt8167/dispsys/display_recorder.c	/^	DPREC_REG_OP = 1,$/;"	e	enum:dprec_record_type	file:
DPREC_STM_EVENT	mt8167/dispsys/display_recorder.h	/^enum DPREC_STM_EVENT {$/;"	g
DPREC_STM_OP_FRAME_DONE	mt8167/dispsys/display_recorder.h	/^	DPREC_STM_OP_FRAME_DONE,$/;"	e	enum:DPREC_STM_EVENT
DPREC_STM_OP_IDLE	mt8167/dispsys/display_recorder.h	/^	DPREC_STM_OP_IDLE = 0,$/;"	e	enum:DPREC_STM_STATE
DPREC_STM_OP_RUNNING	mt8167/dispsys/display_recorder.h	/^	DPREC_STM_OP_RUNNING,$/;"	e	enum:DPREC_STM_STATE
DPREC_STM_OP_SET_INPUT	mt8167/dispsys/display_recorder.h	/^	DPREC_STM_OP_SET_INPUT,$/;"	e	enum:DPREC_STM_EVENT
DPREC_STM_OP_TRIGGER	mt8167/dispsys/display_recorder.h	/^	DPREC_STM_OP_TRIGGER,$/;"	e	enum:DPREC_STM_EVENT
DPREC_STM_OP_VSYNC	mt8167/dispsys/display_recorder.h	/^	DPREC_STM_OP_VSYNC,$/;"	e	enum:DPREC_STM_EVENT
DPREC_STM_STATE	mt8167/dispsys/display_recorder.h	/^enum DPREC_STM_STATE {$/;"	g
DP_COLORFMT_PACK	include/DpDataType.h	104;"	d
DP_COLOR_420_BLKI	include/DpDataType.h	/^	DP_COLOR_420_BLKI       = DP_COLORFMT_PACK(3,   2,  1, 1, 1, 256, 1, 0, 12),\/* Field mode + Block mode *\/$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_420_BLKP	include/DpDataType.h	/^	DP_COLOR_420_BLKP       = DP_COLORFMT_PACK(1,   2,  1, 1, 1, 256, 1, 0, 12),\/* Frame mode + Block mode *\/$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_420_BLKP_UFO	include/DpDataType.h	/^	DP_COLOR_420_BLKP_UFO   = DP_COLORFMT_PACK(5,   2,  1, 1, 1, 256, 1, 0, 12),\/* Frame mode + Block mode *\/$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_422_BLKP	include/DpDataType.h	/^	DP_COLOR_422_BLKP       = DP_COLORFMT_PACK(1,   1,  0, 1, 0, 512, 1, 0, 4), \/* Frame mode *\/$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_ABGR8888	include/DpDataType.h	/^	DP_COLOR_ABGR8888       = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32, 0,  0, 3),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_ARGB8888	include/DpDataType.h	/^	DP_COLOR_ARGB8888       = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32, 0,  1, 3),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BAYER10	include/DpDataType.h	/^	DP_COLOR_BAYER10        = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 10, 2,  0, 21),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BAYER12	include/DpDataType.h	/^	DP_COLOR_BAYER12        = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 12, 2,  0, 22),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BAYER8	include/DpDataType.h	/^	DP_COLOR_BAYER8         = DP_COLORFMT_PACK(0,   1,  0, 0, 0,  8, 2,  0, 20),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BGR565	include/DpDataType.h	/^	DP_COLOR_BGR565         = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 16, 0,  1, 0),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BGR888	include/DpDataType.h	/^	DP_COLOR_BGR888         = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 24, 0,  0, 1),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BGRA8888	include/DpDataType.h	/^	DP_COLOR_BGRA8888       = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32, 0,  0, 2),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_BGRX8888	include/DpDataType.h	224;"	d
DP_COLOR_BITS_PER_PIXEL	common/fbconfig_kdebug.c	91;"	d	file:
DP_COLOR_BITS_PER_PIXEL	common/fbconfig_kdebug.c	93;"	d	file:
DP_COLOR_BITS_PER_PIXEL	include/DpDataType.h	122;"	d
DP_COLOR_ENUM	include/DpDataType.h	/^enum DP_COLOR_ENUM {$/;"	g
DP_COLOR_FULLG10	include/DpDataType.h	/^	DP_COLOR_FULLG10        = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 10, 3,  0, 21),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_FULLG12	include/DpDataType.h	/^	DP_COLOR_FULLG12        = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 12, 3,  0, 22),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_FULLG14	include/DpDataType.h	/^	DP_COLOR_FULLG14        = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 14, 3,  0, 26),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_FULLG8	include/DpDataType.h	/^	DP_COLOR_FULLG8         = DP_COLORFMT_PACK(0,   1,  0, 0, 0,  8, 3,  0, 20),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_GET_BLOCK_MODE	include/DpDataType.h	117;"	d
DP_COLOR_GET_COLOR_GROUP	include/DpDataType.h	123;"	d
DP_COLOR_GET_HW_FORMAT	include/DpDataType.h	126;"	d
DP_COLOR_GET_H_SUBSAMPLE	include/DpDataType.h	120;"	d
DP_COLOR_GET_INTERLACED_MODE	include/DpDataType.h	116;"	d
DP_COLOR_GET_PLANE_COUNT	include/DpDataType.h	118;"	d
DP_COLOR_GET_SWAP_ENABLE	include/DpDataType.h	124;"	d
DP_COLOR_GET_UFP_ENABLE	include/DpDataType.h	115;"	d
DP_COLOR_GET_UNIQUE_ID	include/DpDataType.h	125;"	d
DP_COLOR_GET_V_SUBSAMPLE	include/DpDataType.h	121;"	d
DP_COLOR_GREY	include/DpDataType.h	/^	DP_COLOR_GREY           = DP_COLORFMT_PACK(0,   1,  0, 0, 0,  8, 1,  0, 7),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_I420	include/DpDataType.h	/^	DP_COLOR_I420           = DP_COLORFMT_PACK(0,   3,  0, 1, 1,  8, 1,  0, 8),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_I422	include/DpDataType.h	/^	DP_COLOR_I422           = DP_COLORFMT_PACK(0,   3,  0, 1, 0,  8, 1,  0, 9),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_I444	include/DpDataType.h	/^	DP_COLOR_I444           = DP_COLORFMT_PACK(0,   3,  0, 0, 0,  8, 1,  0, 10),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_IS_UV_COPLANE	include/DpDataType.h	119;"	d
DP_COLOR_IYU2	include/DpDataType.h	/^	DP_COLOR_IYU2           = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 24,  1, 0, 25),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_NV12	include/DpDataType.h	/^	DP_COLOR_NV12           = DP_COLORFMT_PACK(0,   2,  1, 1, 1,  8, 1,  0, 12),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_NV16	include/DpDataType.h	/^	DP_COLOR_NV16           = DP_COLORFMT_PACK(0,   2,  1, 1, 0,  8, 1,  0, 13),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_NV21	include/DpDataType.h	/^	DP_COLOR_NV21           = DP_COLORFMT_PACK(0,   2,  1, 1, 1,  8, 1,  1, 12),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_NV24	include/DpDataType.h	/^	DP_COLOR_NV24           = DP_COLORFMT_PACK(0,   2,  1, 0, 0,  8, 1,  0, 14),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_NV42	include/DpDataType.h	/^	DP_COLOR_NV42           = DP_COLORFMT_PACK(0,   2,  1, 0, 0,  8, 1,  1, 14),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_NV61	include/DpDataType.h	/^	DP_COLOR_NV61           = DP_COLORFMT_PACK(0,   2,  1, 1, 0,  8, 1,  1, 13),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_PABGR8888	include/DpDataType.h	/^	DP_COLOR_PABGR8888      = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32,  0, 0, 28),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_PARGB8888	include/DpDataType.h	/^	DP_COLOR_PARGB8888      = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32,  0, 0, 26),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_RGB565	include/DpDataType.h	/^	DP_COLOR_RGB565         = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 16, 0,  0, 0),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_RGB888	include/DpDataType.h	/^	DP_COLOR_RGB888         = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 24, 0,  1, 1),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_RGBA8888	include/DpDataType.h	/^	DP_COLOR_RGBA8888       = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32, 0,  1, 2),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_RGBX8888	include/DpDataType.h	223;"	d
DP_COLOR_UFO10	include/DpDataType.h	/^	DP_COLOR_UFO10          = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 10, 3,  0, 27),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_UNKNOWN	include/DpDataType.h	/^	DP_COLOR_UNKNOWN        = 0,$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_UYVY	include/DpDataType.h	/^	DP_COLOR_UYVY           = DP_COLORFMT_PACK(0,   1,  0, 1, 0, 16, 1,  0, 4),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_VYUY	include/DpDataType.h	/^	DP_COLOR_VYUY           = DP_COLORFMT_PACK(0,   1,  0, 1, 0, 16, 1,  1, 4),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_XABGR8888	include/DpDataType.h	/^	DP_COLOR_XABGR8888      = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32,  0, 0, 29),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_XARGB8888	include/DpDataType.h	/^	DP_COLOR_XARGB8888      = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 32,  0, 0, 27),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_XBGR8888	include/DpDataType.h	218;"	d
DP_COLOR_XRGB8888	include/DpDataType.h	217;"	d
DP_COLOR_YUV444	include/DpDataType.h	/^	DP_COLOR_YUV444         = DP_COLORFMT_PACK(0,   1,  0, 0, 0, 24,  1, 0, 30),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_YUY2	include/DpDataType.h	258;"	d
DP_COLOR_YUYV	include/DpDataType.h	/^	DP_COLOR_YUYV           = DP_COLORFMT_PACK(0,   1,  0, 1, 0, 16, 1,  0, 5),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_YV12	include/DpDataType.h	/^	DP_COLOR_YV12           = DP_COLORFMT_PACK(0,   3,  0, 1, 1,  8, 1,  1, 8),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_YV16	include/DpDataType.h	/^	DP_COLOR_YV16           = DP_COLORFMT_PACK(0,   3,  0, 1, 0,  8, 1,  1, 9),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_YV24	include/DpDataType.h	/^	DP_COLOR_YV24           = DP_COLORFMT_PACK(0,   3,  0, 0, 0,  8, 1,  1, 10),$/;"	e	enum:DP_COLOR_ENUM
DP_COLOR_YVYU	include/DpDataType.h	/^	DP_COLOR_YVYU           = DP_COLORFMT_PACK(0,   1,  0, 1, 0, 16, 1,  1, 5),$/;"	e	enum:DP_COLOR_ENUM
DP_MEMORY_ENUM	include/DpDataType.h	/^enum DP_MEMORY_ENUM {$/;"	g
DP_MEMORY_ION	include/DpDataType.h	/^	DP_MEMORY_ION,$/;"	e	enum:DP_MEMORY_ENUM
DP_MEMORY_MVA	include/DpDataType.h	/^	DP_MEMORY_MVA$/;"	e	enum:DP_MEMORY_ENUM
DP_MEMORY_PHY	include/DpDataType.h	/^	DP_MEMORY_PHY,$/;"	e	enum:DP_MEMORY_ENUM
DP_MEMORY_VA	include/DpDataType.h	/^	DP_MEMORY_VA,$/;"	e	enum:DP_MEMORY_ENUM
DP_PROFILE_BT601	include/DpDataType.h	/^	DP_PROFILE_BT601,$/;"	e	enum:DP_PROFILE_ENUM
DP_PROFILE_BT709	include/DpDataType.h	/^	DP_PROFILE_BT709,$/;"	e	enum:DP_PROFILE_ENUM
DP_PROFILE_ENUM	include/DpDataType.h	/^enum DP_PROFILE_ENUM {$/;"	g
DP_PROFILE_JPEG	include/DpDataType.h	/^	DP_PROFILE_JPEG$/;"	e	enum:DP_PROFILE_ENUM
DP_SECURE	include/DpDataType.h	/^	DP_SECURE       = 1,$/;"	e	enum:DpSecure
DP_SECURE_NONE	include/DpDataType.h	/^	DP_SECURE_NONE  = 0,$/;"	e	enum:DpSecure
DP_SECURE_SHIFT	include/DpDataType.h	/^	DP_SECURE_SHIFT = 8$/;"	e	enum:DpSecure
DP_STATUS_ABORTED_BY_USER	include/DpDataType.h	/^	DP_STATUS_ABORTED_BY_USER   =  4,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_ALL_TEST_DONE	include/DpDataType.h	/^	DP_STATUS_ALL_TEST_DONE     =  3,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_ALL_TPIPE_DONE	include/DpDataType.h	/^	DP_STATUS_ALL_TPIPE_DONE    =  2,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_BACK_LE_FORWARD	include/DpDataType.h	/^	DP_STATUS_BACK_LE_FORWARD   = -46,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_BOTTOM_EDGE_ERROR	include/DpDataType.h	/^	DP_STATUS_BOTTOM_EDGE_ERROR = -36,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_BUFFER_DONE	include/DpDataType.h	/^	DP_STATUS_BUFFER_DONE       =  1,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_BUFFER_EMPTY	include/DpDataType.h	/^	DP_STATUS_BUFFER_EMPTY      = -25,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_BUFFER_FULL	include/DpDataType.h	/^	DP_STATUS_BUFFER_FULL       = -24,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_CAN_NOT_MERGE	include/DpDataType.h	/^	DP_STATUS_CAN_NOT_MERGE     = -22,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_ENUM	include/DpDataType.h	/^enum DP_STATUS_ENUM {$/;"	g
DP_STATUS_INVALID_ANGLE	include/DpDataType.h	/^	DP_STATUS_INVALID_ANGLE     = -19,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_BUFFER	include/DpDataType.h	/^	DP_STATUS_INVALID_BUFFER    = -6,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_CHANNEL	include/DpDataType.h	/^	DP_STATUS_INVALID_CHANNEL   = -5,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_CROP	include/DpDataType.h	/^	DP_STATUS_INVALID_CROP      = -18,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_ENGINE	include/DpDataType.h	/^	DP_STATUS_INVALID_ENGINE    = -8,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_EVENT	include/DpDataType.h	/^	DP_STATUS_INVALID_EVENT     = -20,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_FILE	include/DpDataType.h	/^	DP_STATUS_INVALID_FILE      = -4,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_FORMAT	include/DpDataType.h	/^	DP_STATUS_INVALID_FORMAT    = -9,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_HEIGHT	include/DpDataType.h	/^	DP_STATUS_INVALID_HEIGHT    = -17,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_OPCODE	include/DpDataType.h	/^	DP_STATUS_INVALID_OPCODE    = -21,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_PARAX	include/DpDataType.h	/^	DP_STATUS_INVALID_PARAX     = -1,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_PATH	include/DpDataType.h	/^	DP_STATUS_INVALID_PATH      = -3,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_PORT	include/DpDataType.h	/^	DP_STATUS_INVALID_PORT      = -2,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_STATE	include/DpDataType.h	/^	DP_STATUS_INVALID_STATE     = -7,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_WIDTH	include/DpDataType.h	/^	DP_STATUS_INVALID_WIDTH     = -16,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_X_ALIGN	include/DpDataType.h	/^	DP_STATUS_INVALID_X_ALIGN   = -14,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_X_INPUT	include/DpDataType.h	/^	DP_STATUS_INVALID_X_INPUT   = -10,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_X_OUTPUT	include/DpDataType.h	/^	DP_STATUS_INVALID_X_OUTPUT  = -12,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_Y_ALIGN	include/DpDataType.h	/^	DP_STATUS_INVALID_Y_ALIGN   = -15,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_Y_INPUT	include/DpDataType.h	/^	DP_STATUS_INVALID_Y_INPUT   = -11,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_INVALID_Y_OUTPUT	include/DpDataType.h	/^	DP_STATUS_INVALID_Y_OUTPUT  = -13,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_LEFT_EDGE_ERROR	include/DpDataType.h	/^	DP_STATUS_LEFT_EDGE_ERROR   = -33,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_LOSS_OVER_HEIGHT	include/DpDataType.h	/^	DP_STATUS_LOSS_OVER_HEIGHT  = -41,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_LOSS_OVER_WIDTH	include/DpDataType.h	/^	DP_STATUS_LOSS_OVER_WIDTH   = -40,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OPERATION_FAILED	include/DpDataType.h	/^	DP_STATUS_OPERATION_FAILED  = -26,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OUT_OF_MEMORY	include/DpDataType.h	/^	DP_STATUS_OUT_OF_MEMORY     = -23,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OVER_MAX_BACKUP	include/DpDataType.h	/^	DP_STATUS_OVER_MAX_BACKUP   = -29,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OVER_MAX_BRANCH	include/DpDataType.h	/^	DP_STATUS_OVER_MAX_BRANCH   = -27,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OVER_MAX_ENGINE	include/DpDataType.h	/^	DP_STATUS_OVER_MAX_ENGINE   = -28,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OVER_MAX_HEIGHT	include/DpDataType.h	/^	DP_STATUS_OVER_MAX_HEIGHT   = -32,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_OVER_MAX_WIDTH	include/DpDataType.h	/^	DP_STATUS_OVER_MAX_WIDTH    = -31,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_RETURN_SUCCESS	include/DpDataType.h	/^	DP_STATUS_RETURN_SUCCESS    =  0,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_RIGHT_EDGE_ERROR	include/DpDataType.h	/^	DP_STATUS_RIGHT_EDGE_ERROR  = -34,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_SCHEDULE_ERROR	include/DpDataType.h	/^	DP_STATUS_SCHEDULE_ERROR    = -30,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_TOP_EDGE_ERROR	include/DpDataType.h	/^	DP_STATUS_TOP_EDGE_ERROR    = -35,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_UNKNOWN_ERROR	include/DpDataType.h	/^	DP_STATUS_UNKNOWN_ERROR     = -47,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_UNWANTED_X_CAL	include/DpDataType.h	/^	DP_STATUS_UNWANTED_X_CAL    = -39,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_X_ALIGN_ERROR	include/DpDataType.h	/^	DP_STATUS_X_ALIGN_ERROR     = -42,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_X_LESS_THAN_LAST	include/DpDataType.h	/^	DP_STATUS_X_LESS_THAN_LAST  = -37,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_X_OUT_OVERLAP	include/DpDataType.h	/^	DP_STATUS_X_OUT_OVERLAP     = -44,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_Y_ALIGN_ERROR	include/DpDataType.h	/^	DP_STATUS_Y_ALIGN_ERROR     = -43,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_Y_LESS_THAN_LAST	include/DpDataType.h	/^	DP_STATUS_Y_LESS_THAN_LAST  = -38,$/;"	e	enum:DP_STATUS_ENUM
DP_STATUS_Y_OUT_OVERLAP	include/DpDataType.h	/^	DP_STATUS_Y_OUT_OVERLAP     = -45,$/;"	e	enum:DP_STATUS_ENUM
DRAM_CRC_CLR	common/od10/ddp_od_reg.h	253;"	d
DRAM_CRC_CNT	common/od10/ddp_od_reg.h	258;"	d
DRAM_CRC_ERROR	common/od10/ddp_od_reg.h	677;"	d
DRAM_PROT	common/od10/ddp_od_reg.h	437;"	d
DRAM_UPBOUND	common/od10/ddp_od_reg.h	436;"	d
DREGainFltStatus	include/ddp_aal.h	/^	int DREGainFltStatus[AAL_DRE_POINT_NUM];$/;"	m	struct:__anon16
DRE_FLT_FORCE	common/aal20/ddp_aal.c	/^	unsigned int DRE_FLT_FORCE[11];$/;"	m	struct:aal_backup	file:
DRE_FLT_FORCE	common/aal30/ddp_aal.c	/^	unsigned int DRE_FLT_FORCE[DRE_FLT_NUM];$/;"	m	struct:aal_backup	file:
DRE_FLT_NUM	common/aal30/ddp_aal.c	948;"	d	file:
DRE_FLT_NUM	common/aal30/ddp_aal.c	950;"	d	file:
DRE_MAPPING	common/aal20/ddp_aal.c	/^	unsigned int DRE_MAPPING;$/;"	m	struct:aal_backup	file:
DRE_MAPPING	common/aal30/ddp_aal.c	/^	unsigned int DRE_MAPPING;$/;"	m	struct:aal_backup	file:
DRE_REG_2	common/aal20/ddp_aal.c	564;"	d	file:
DRE_REG_2	common/aal30/ddp_aal.c	830;"	d	file:
DRE_REG_3	common/aal20/ddp_aal.c	565;"	d	file:
DRE_REG_3	common/aal30/ddp_aal.c	831;"	d	file:
DRIVER_IC_CONFIG	common/fbconfig_kdebug.c	60;"	d	file:
DRIVER_IC_CONFIG_DONE	common/fbconfig_kdebug.c	61;"	d	file:
DRIVER_IC_RESET	common/fbconfig_kdebug.c	62;"	d	file:
DRV_Reg32	mt8167/dispsys/ddp_pwm_mux.c	37;"	d	file:
DSI0_SEL_IN_FLD_DSI0_SEL_IN	mt8167/dispsys/ddp_reg.h	1584;"	d
DSICmd	mt8167/videox/debug.h	/^	mmp_event DSICmd;$/;"	m	struct:MTKFB_MMP_Events_t
DSIIRQ	mt8167/videox/debug.h	/^	mmp_event DSIIRQ;$/;"	m	struct:MTKFB_MMP_Events_t
DSIRead	mt8167/videox/debug.h	/^	mmp_event DSIRead;$/;"	m	struct:MTKFB_MMP_Events_t
DSI_BACKUPREG32	mt8167/dispsys/ddp_dsi.c	69;"	d	file:
DSI_BIST_CON	mt8167/dispsys/ddp_reg.h	/^	struct DSI_BIST_CON_REG DSI_BIST_CON;	\/* 017C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_BIST_CON_REG
DSI_BIST_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_BIST_CON_REG {$/;"	s
DSI_BIST_PATTERN	mt8167/dispsys/ddp_reg.h	/^	uint32_t DSI_BIST_PATTERN;	\/* 0178 *\/$/;"	m	struct:DSI_REGS
DSI_BIST_Pattern_Test	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_BIST_Pattern_Test(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, bool enable,$/;"	f
DSI_BLLP_WC	mt8167/dispsys/ddp_reg.h	/^	struct DSI_BLLP_WC_REG DSI_BLLP_WC;	\/* 005C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_BLLP_WC_REG
DSI_BLLP_WC_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_BLLP_WC_REG {$/;"	s
DSI_BURST_VDO_MODE	mt8167/dispsys/ddp_reg.h	/^	DSI_BURST_VDO_MODE = 3$/;"	e	enum:DSI_MODE_CTRL
DSI_BackupRegisters	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_BackupRegisters(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
DSI_CHECK_RET	mt8167/dispsys/ddp_dsi.h	39;"	d
DSI_CKSM_OUT	mt8167/dispsys/ddp_reg.h	/^	struct DSI_CKSM_OUT_REG DSI_CKSM_OUT;	\/* 0144 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_CKSM_OUT_REG
DSI_CKSM_OUT_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_CKSM_OUT_REG {$/;"	s
DSI_CMDQ	mt8167/dispsys/ddp_reg.h	/^struct DSI_CMDQ {$/;"	s
DSI_CMDQ_BTA	mt8167/dispsys/ddp_dsi.h	/^enum DSI_CMDQ_BTA {$/;"	g
DSI_CMDQ_CL	mt8167/dispsys/ddp_dsi.h	/^enum DSI_CMDQ_CL {$/;"	g
DSI_CMDQ_CONFG	mt8167/dispsys/ddp_dsi.h	/^struct DSI_CMDQ_CONFG {$/;"	s
DSI_CMDQ_CTRL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_CMDQ_CTRL_REG {$/;"	s
DSI_CMDQ_HS	mt8167/dispsys/ddp_dsi.h	/^enum DSI_CMDQ_HS {$/;"	g
DSI_CMDQ_REG	mt8167/dispsys/ddp_dsi.c	/^struct DSI_CMDQ_REGS *DSI_CMDQ_REG[2];$/;"	v	typeref:struct:DSI_CMDQ_REGS
DSI_CMDQ_REGS	mt8167/dispsys/ddp_reg.h	/^struct DSI_CMDQ_REGS {$/;"	s
DSI_CMDQ_RPT	mt8167/dispsys/ddp_dsi.h	/^enum DSI_CMDQ_RPT {$/;"	g
DSI_CMDQ_SIZE	mt8167/dispsys/ddp_reg.h	/^	struct DSI_CMDQ_CTRL_REG DSI_CMDQ_SIZE;	\/* 0060 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_CMDQ_CTRL_REG
DSI_CMDQ_TE	mt8167/dispsys/ddp_dsi.h	/^enum DSI_CMDQ_TE {$/;"	g
DSI_CMD_MODE	mt8167/dispsys/ddp_reg.h	/^	DSI_CMD_MODE = 0,$/;"	e	enum:DSI_MODE_CTRL
DSI_COM_CTRL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_COM_CTRL_REG DSI_COM_CTRL;	\/* 0010 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_COM_CTRL_REG
DSI_COM_CTRL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_COM_CTRL_REG {$/;"	s
DSI_ChangeClk	mt8167/dispsys/ddp_dsi.c	/^int DSI_ChangeClk(enum DISP_MODULE_ENUM module, void *cmdq, uint32_t clk)$/;"	f
DSI_Config_VDO_Timing	mt8167/dispsys/ddp_dsi.c	/^void DSI_Config_VDO_Timing(enum DISP_MODULE_ENUM module, void *cmdq, LCM_DSI_PARAMS *dsi_params)$/;"	f
DSI_DCS_LONG_PACKET_ID	mt8167/dispsys/ddp_dsi.h	49;"	d
DSI_DCS_READ_PACKET_ID	mt8167/dispsys/ddp_dsi.h	50;"	d
DSI_DCS_SHORT_PACKET_ID_0	mt8167/dispsys/ddp_dsi.h	47;"	d
DSI_DCS_SHORT_PACKET_ID_1	mt8167/dispsys/ddp_dsi.h	48;"	d
DSI_DEBUG_SEL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_DEBUG_SEL_REG DSI_DEBUG_SEL;	\/* 0170 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_DEBUG_SEL_REG
DSI_DEBUG_SEL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_DEBUG_SEL_REG {$/;"	s
DSI_DUAL_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_DUAL_EN:1;$/;"	m	struct:DSI_COM_CTRL_REG
DSI_DisableClk	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_DisableClk(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_DumpRegisters	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_DumpRegisters(enum DISP_MODULE_ENUM module, int level)$/;"	f
DSI_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_EN:1;$/;"	m	struct:DSI_COM_CTRL_REG
DSI_EnableClk	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_EnableClk(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_EnableVM_CMD	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_EnableVM_CMD(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_FRM_BC	mt8167/dispsys/ddp_reg.h	/^	struct DSI_FRM_BC_REG DSI_FRM_BC;	\/* 0094 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_FRM_BC_REG
DSI_FRM_BC_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_FRM_BC_REG {$/;"	s
DSI_ForceConfig	mt8167/dispsys/ddp_dsi.c	/^void DSI_ForceConfig(int forceconfig)$/;"	f
DSI_GERNERIC_LONG_PACKET_ID	mt8167/dispsys/ddp_dsi.h	54;"	d
DSI_GERNERIC_READ_LONG_PACKET_ID	mt8167/dispsys/ddp_dsi.h	55;"	d
DSI_GERNERIC_SHORT_PACKET_ID_1	mt8167/dispsys/ddp_dsi.h	52;"	d
DSI_GERNERIC_SHORT_PACKET_ID_2	mt8167/dispsys/ddp_dsi.h	53;"	d
DSI_HBP_WC	mt8167/dispsys/ddp_reg.h	/^	struct DSI_HBP_WC_REG DSI_HBP_WC;	\/* 0054 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_HBP_WC_REG
DSI_HBP_WC_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_HBP_WC_REG {$/;"	s
DSI_HFP_WC	mt8167/dispsys/ddp_reg.h	/^	struct DSI_HFP_WC_REG DSI_HFP_WC;	\/* 0058 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_HFP_WC_REG
DSI_HFP_WC_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_HFP_WC_REG {$/;"	s
DSI_HSA_WC	mt8167/dispsys/ddp_reg.h	/^	struct DSI_HSA_WC_REG DSI_HSA_WC;	\/* 0050 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_HSA_WC_REG
DSI_HSA_WC_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_HSA_WC_REG {$/;"	s
DSI_HSTX_CKL_WC	mt8167/dispsys/ddp_reg.h	/^	struct DSI_HSTX_CKL_WC_REG DSI_HSTX_CKL_WC;	\/* 0064 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_HSTX_CKL_WC_REG
DSI_HSTX_CKL_WC_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_HSTX_CKL_WC_REG {$/;"	s
DSI_INDEX	include/fbconfig_kdebug.h	/^enum DSI_INDEX {$/;"	g
DSI_INREG32	mt8167/dispsys/ddp_dsi.c	188;"	d	file:
DSI_INS_TYPE	mt8167/dispsys/ddp_dsi.h	/^enum DSI_INS_TYPE {$/;"	g
DSI_INTEN	mt8167/dispsys/ddp_reg.h	/^	struct DSI_INT_ENABLE_REG DSI_INTEN;	\/* 0008 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_INT_ENABLE_REG
DSI_INTERFACE_0	mt8167/dispsys/ddp_dsi.h	/^	DSI_INTERFACE_0 = 0,$/;"	e	enum:DSI_INTERFACE_ID
DSI_INTERFACE_ID	mt8167/dispsys/ddp_dsi.h	/^enum DSI_INTERFACE_ID {$/;"	g
DSI_INTERFACE_NUM	mt8167/dispsys/ddp_dsi.h	/^	DSI_INTERFACE_NUM,$/;"	e	enum:DSI_INTERFACE_ID
DSI_INTSTA	mt8167/dispsys/ddp_reg.h	/^	struct DSI_INT_STATUS_REG DSI_INTSTA;	\/* 000C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_INT_STATUS_REG
DSI_INT_ENABLE_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_INT_ENABLE_REG {$/;"	s
DSI_INT_STATUS_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_INT_STATUS_REG {$/;"	s
DSI_IRQ	mt8167/dispsys/ddp_mmp.h	/^	mmp_event DSI_IRQ[2];$/;"	m	struct:DDP_MMP_Events_t
DSI_IRQ_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event DSI_IRQ_Parent;$/;"	m	struct:DDP_MMP_Events_t
DSI_LANE_NUM	mt8167/dispsys/ddp_reg.h	/^enum DSI_LANE_NUM {$/;"	g
DSI_MASKREG32	mt8167/dispsys/ddp_dsi.c	72;"	d	file:
DSI_MEM_CONTI	mt8167/dispsys/ddp_reg.h	/^	struct DSI_MEM_CONTI_REG DSI_MEM_CONTI;	\/* 0090 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_MEM_CONTI_REG
DSI_MEM_CONTI_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_MEM_CONTI_REG {$/;"	s
DSI_MODE_CTRL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_MODE_CTRL_REG DSI_MODE_CTRL;	\/* 0014 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_MODE_CTRL_REG
DSI_MODE_CTRL	mt8167/dispsys/ddp_reg.h	/^enum DSI_MODE_CTRL {$/;"	g
DSI_MODE_CTRL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_MODE_CTRL_REG {$/;"	s
DSI_MODULE_BEGIN	mt8167/dispsys/ddp_dsi.c	205;"	d	file:
DSI_MODULE_END	mt8167/dispsys/ddp_dsi.c	206;"	d	file:
DSI_MODULE_to_ID	mt8167/dispsys/ddp_dsi.c	207;"	d	file:
DSI_OUTREG32	mt8167/dispsys/ddp_dsi.c	68;"	d	file:
DSI_OUTREGBIT	mt8167/dispsys/ddp_dsi.c	74;"	d	file:
DSI_PHY_CLK_LP_PerLine_config	mt8167/dispsys/ddp_dsi.c	/^static void DSI_PHY_CLK_LP_PerLine_config(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f	file:
DSI_PHY_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_CON_REG {$/;"	s
DSI_PHY_LCCON	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_LCCON_REG DSI_PHY_LCCON;	\/* 0104 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_LCCON_REG
DSI_PHY_LCCON_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_LCCON_REG {$/;"	s
DSI_PHY_LCPAT	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_LCPAT_REG DSI_PHY_LCPAT;	\/* 0100 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_LCPAT_REG
DSI_PHY_LCPAT_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_LCPAT_REG {$/;"	s
DSI_PHY_LD0CON	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_LD0CON_REG DSI_PHY_LD0CON;	\/* 0108 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_LD0CON_REG
DSI_PHY_LD0CON_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_LD0CON_REG {$/;"	s
DSI_PHY_REG	mt8167/dispsys/ddp_dsi.c	/^struct DSI_PHY_REGS *DSI_PHY_REG[2];$/;"	v	typeref:struct:DSI_PHY_REGS
DSI_PHY_REGS	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_REGS {$/;"	s
DSI_PHY_TIMCON0_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_TIMCON0_REG {$/;"	s
DSI_PHY_TIMCON1_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_TIMCON1_REG {$/;"	s
DSI_PHY_TIMCON2_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_TIMCON2_REG {$/;"	s
DSI_PHY_TIMCON3_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_TIMCON3_REG {$/;"	s
DSI_PHY_TIMCON4_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_TIMCON4_REG {$/;"	s
DSI_PHY_TIMCONFIG	mt8167/dispsys/ddp_dsi.c	/^void DSI_PHY_TIMCONFIG(LCM_DSI_PARAMS *lcm_params)$/;"	f
DSI_PHY_TIMCON_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PHY_TIMCON_REG {$/;"	s
DSI_PHY_TIMECON0	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON0_REG DSI_PHY_TIMECON0;	\/* 0110 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_TIMCON0_REG
DSI_PHY_TIMECON1	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON1_REG DSI_PHY_TIMECON1;	\/* 0114 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_TIMCON1_REG
DSI_PHY_TIMECON2	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON2_REG DSI_PHY_TIMECON2;	\/* 0118 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_TIMCON2_REG
DSI_PHY_TIMECON3	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON3_REG DSI_PHY_TIMECON3;	\/* 011C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_TIMCON3_REG
DSI_PHY_TIMECON4	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PHY_TIMCON4_REG DSI_PHY_TIMECON4;	\/* 0120 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PHY_TIMCON4_REG
DSI_PHY_clk_setting	mt8167/dispsys/ddp_dsi.c	/^void DSI_PHY_clk_setting(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, LCM_DSI_PARAMS *dsi_params)$/;"	f
DSI_PHY_clk_switch	mt8167/dispsys/ddp_dsi.c	/^void DSI_PHY_clk_switch(enum DISP_MODULE_ENUM module, void *cmdq, int on)$/;"	f
DSI_PLL_CONFIG	mt8167/dispsys/ddp_dsi.h	/^struct DSI_PLL_CONFIG {$/;"	s
DSI_POLLREG32	mt8167/dispsys/ddp_dsi.c	70;"	d	file:
DSI_PSCTRL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_PSCTRL_REG DSI_PSCTRL;	\/* 001C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_PSCTRL_REG
DSI_PSCTRL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_PSCTRL_REG {$/;"	s
DSI_PS_Control	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_PS_Control(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, LCM_DSI_PARAMS *dsi_params,$/;"	f
DSI_PS_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_PS_SEL:2;$/;"	m	struct:DSI_PSCTRL_REG
DSI_PS_TYPE	mt8167/dispsys/ddp_reg.h	/^enum DSI_PS_TYPE {$/;"	g
DSI_PS_WC	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_PS_WC:14;$/;"	m	struct:DSI_PSCTRL_REG
DSI_RACK	mt8167/dispsys/ddp_reg.h	/^	struct DSI_RACK_REG DSI_RACK;	\/* 0084 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_RACK_REG
DSI_RACK	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_RACK:1;$/;"	m	struct:DSI_RACK_REG
DSI_RACK_BYPASS	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_RACK_BYPASS:1;$/;"	m	struct:DSI_RACK_REG
DSI_RACK_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_RACK_REG {$/;"	s
DSI_READREG32	mt8167/dispsys/ddp_dsi.c	190;"	d	file:
DSI_REG	mt8167/dispsys/ddp_dsi.c	/^struct DSI_REGS *DSI_REG[2];$/;"	v	typeref:struct:DSI_REGS
DSI_REGS	mt8167/dispsys/ddp_reg.h	/^struct DSI_REGS {$/;"	s
DSI_RESET	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_RESET:1;$/;"	m	struct:DSI_COM_CTRL_REG
DSI_RET	include/fbconfig_kdebug.h	/^struct DSI_RET {$/;"	s
DSI_RMEM_CONTI	mt8167/dispsys/ddp_dsi.h	59;"	d
DSI_RX_DATA0	mt8167/dispsys/ddp_reg.h	/^	struct DSI_RX_DATA_REG DSI_RX_DATA0;	\/* 0074 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_RX_DATA_REG
DSI_RX_DATA1	mt8167/dispsys/ddp_reg.h	/^	struct DSI_RX_DATA_REG DSI_RX_DATA1;	\/* 0078 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_RX_DATA_REG
DSI_RX_DATA2	mt8167/dispsys/ddp_reg.h	/^	struct DSI_RX_DATA_REG DSI_RX_DATA2;	\/* 007c *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_RX_DATA_REG
DSI_RX_DATA3	mt8167/dispsys/ddp_reg.h	/^	struct DSI_RX_DATA_REG DSI_RX_DATA3;	\/* 0080 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_RX_DATA_REG
DSI_RX_DATA_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_RX_DATA_REG {$/;"	s
DSI_Reset	mt8167/dispsys/ddp_dsi.c	/^static enum DSI_STATUS DSI_Reset(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f	file:
DSI_RestoreRegisters	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_RestoreRegisters(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
DSI_STA	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATUS_REG DSI_STA;	\/* 0004 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATUS_REG
DSI_START	mt8167/dispsys/ddp_reg.h	/^	struct DSI_START_REG DSI_START;	\/* 0000 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_START_REG
DSI_START	mt8167/dispsys/ddp_reg.h	/^	unsigned DSI_START:1;$/;"	m	struct:DSI_START_REG
DSI_START_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_START_REG {$/;"	s
DSI_STATE_DBG0	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG0_REG DSI_STATE_DBG0;	\/* 0148 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG0_REG
DSI_STATE_DBG0_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG0_REG {$/;"	s
DSI_STATE_DBG1	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG1_REG DSI_STATE_DBG1;	\/* 014C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG1_REG
DSI_STATE_DBG1_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG1_REG {$/;"	s
DSI_STATE_DBG2	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG2_REG DSI_STATE_DBG2;	\/* 0150 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG2_REG
DSI_STATE_DBG2_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG2_REG {$/;"	s
DSI_STATE_DBG3	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG3_REG DSI_STATE_DBG3;	\/* 0154 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG3_REG
DSI_STATE_DBG3_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG3_REG {$/;"	s
DSI_STATE_DBG4	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG4_REG DSI_STATE_DBG4;	\/* 0158 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG4_REG
DSI_STATE_DBG4_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG4_REG {$/;"	s
DSI_STATE_DBG5	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG5_REG DSI_STATE_DBG5;	\/* 015C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG5_REG
DSI_STATE_DBG5_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG5_REG {$/;"	s
DSI_STATE_DBG6	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG6_REG DSI_STATE_DBG6;	\/* 0160 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG6_REG
DSI_STATE_DBG6_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG6_REG {$/;"	s
DSI_STATE_DBG7	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG7_REG DSI_STATE_DBG7;	\/* 0164 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG7_REG
DSI_STATE_DBG7_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG7_REG {$/;"	s
DSI_STATE_DBG8	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG8_REG DSI_STATE_DBG8;	\/* 0168 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG8_REG
DSI_STATE_DBG8_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG8_REG {$/;"	s
DSI_STATE_DBG9	mt8167/dispsys/ddp_reg.h	/^	struct DSI_STATE_DBG9_REG DSI_STATE_DBG9;	\/* 016C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_STATE_DBG9_REG
DSI_STATE_DBG9_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATE_DBG9_REG {$/;"	s
DSI_STATUS	mt8167/dispsys/ddp_dsi.h	/^enum DSI_STATUS {$/;"	g
DSI_STATUS_ERROR	mt8167/dispsys/ddp_dsi.h	/^	DSI_STATUS_ERROR,$/;"	e	enum:DSI_STATUS
DSI_STATUS_OK	mt8167/dispsys/ddp_dsi.h	/^	DSI_STATUS_OK = 0,$/;"	e	enum:DSI_STATUS
DSI_STATUS_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_STATUS_REG {$/;"	s
DSI_SYNC_EVENT_VDO_MODE	mt8167/dispsys/ddp_reg.h	/^	DSI_SYNC_EVENT_VDO_MODE = 2,$/;"	e	enum:DSI_MODE_CTRL
DSI_SYNC_PULSE_VDO_MODE	mt8167/dispsys/ddp_reg.h	/^	DSI_SYNC_PULSE_VDO_MODE = 1,$/;"	e	enum:DSI_MODE_CTRL
DSI_Send_ROI	mt8167/dispsys/ddp_dsi.c	/^int DSI_Send_ROI(enum DISP_MODULE_ENUM module, void *handle, unsigned int x, unsigned int y,$/;"	f
DSI_SetMode	mt8167/dispsys/ddp_dsi.c	/^static enum DSI_STATUS DSI_SetMode(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, unsigned int mode)$/;"	f	file:
DSI_SetSwitchMode	mt8167/dispsys/ddp_dsi.c	/^static enum DSI_STATUS DSI_SetSwitchMode(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, unsigned int mode)$/;"	f	file:
DSI_Set_VM_CMD	mt8167/dispsys/ddp_dsi.c	/^void DSI_Set_VM_CMD(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_SleepOut	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_SleepOut(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_Start	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_Start(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_T0_INS	mt8167/dispsys/ddp_dsi.h	/^struct DSI_T0_INS {$/;"	s
DSI_T1_INS	mt8167/dispsys/ddp_dsi.h	/^struct DSI_T1_INS {$/;"	s
DSI_T2_INS	mt8167/dispsys/ddp_dsi.h	/^struct DSI_T2_INS {$/;"	s
DSI_T3_INS	mt8167/dispsys/ddp_dsi.h	/^struct DSI_T3_INS {$/;"	s
DSI_TRIG_STA	mt8167/dispsys/ddp_reg.h	/^	struct DSI_TRIG_STA_REG DSI_TRIG_STA;	\/* 0088 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_TRIG_STA_REG
DSI_TRIG_STA_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_TRIG_STA_REG {$/;"	s
DSI_TXRX_CTRL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_TXRX_CTRL_REG DSI_TXRX_CTRL;	\/* 0018 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_TXRX_CTRL_REG
DSI_TXRX_CTRL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_TXRX_CTRL_REG {$/;"	s
DSI_TXRX_Control	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_TXRX_Control(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f
DSI_VACT_NL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_VACT_NL_REG DSI_VACT_NL;	\/* 002C *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_VACT_NL_REG
DSI_VACT_NL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_VACT_NL_REG {$/;"	s
DSI_VBP_NL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_VBP_NL_REG DSI_VBP_NL;	\/* 0024 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_VBP_NL_REG
DSI_VBP_NL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_VBP_NL_REG {$/;"	s
DSI_VDO_VACT_STATE	mt8167/dispsys/ddp_dsi.h	70;"	d
DSI_VDO_VBP_STATE	mt8167/dispsys/ddp_dsi.h	69;"	d
DSI_VDO_VFP_STATE	mt8167/dispsys/ddp_dsi.h	71;"	d
DSI_VDO_VSA_HS_STATE	mt8167/dispsys/ddp_dsi.h	67;"	d
DSI_VDO_VSA_VE_STATE	mt8167/dispsys/ddp_dsi.h	68;"	d
DSI_VDO_VSA_VS_STATE	mt8167/dispsys/ddp_dsi.h	66;"	d
DSI_VFP_NL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_VFP_NL_REG DSI_VFP_NL;	\/* 0028 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_VFP_NL_REG
DSI_VFP_NL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_VFP_NL_REG {$/;"	s
DSI_VM_CMDQ	mt8167/dispsys/ddp_reg.h	/^struct DSI_VM_CMDQ {$/;"	s
DSI_VM_CMDQ_REGS	mt8167/dispsys/ddp_reg.h	/^struct DSI_VM_CMDQ_REGS {$/;"	s
DSI_VM_CMD_CON	mt8167/dispsys/ddp_reg.h	/^	struct DSI_VM_CMD_CON_REG DSI_VM_CMD_CON;	\/* 0130 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_VM_CMD_CON_REG
DSI_VM_CMD_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_VM_CMD_CON_REG {$/;"	s
DSI_VM_CMD_DATA0	mt8167/dispsys/ddp_reg.h	/^	uint32_t DSI_VM_CMD_DATA0;	\/* 0134 *\/$/;"	m	struct:DSI_REGS
DSI_VM_CMD_DATA4	mt8167/dispsys/ddp_reg.h	/^	uint32_t DSI_VM_CMD_DATA4;	\/* 0138 *\/$/;"	m	struct:DSI_REGS
DSI_VM_CMD_DATA8	mt8167/dispsys/ddp_reg.h	/^	uint32_t DSI_VM_CMD_DATA8;	\/* 013C *\/$/;"	m	struct:DSI_REGS
DSI_VM_CMD_DATAC	mt8167/dispsys/ddp_reg.h	/^	uint32_t DSI_VM_CMD_DATAC;	\/* 0140 *\/$/;"	m	struct:DSI_REGS
DSI_VM_CMD_REG	mt8167/dispsys/ddp_dsi.c	/^struct DSI_VM_CMDQ_REGS *DSI_VM_CMD_REG[2];$/;"	v	typeref:struct:DSI_VM_CMDQ_REGS
DSI_VSA_NL	mt8167/dispsys/ddp_reg.h	/^	struct DSI_VSA_NL_REG DSI_VSA_NL;	\/* 0020 *\/$/;"	m	struct:DSI_REGS	typeref:struct:DSI_REGS::DSI_VSA_NL_REG
DSI_VSA_NL_REG	mt8167/dispsys/ddp_reg.h	/^struct DSI_VSA_NL_REG {$/;"	s
DSI_WMEM_CONTI	mt8167/dispsys/ddp_dsi.h	58;"	d
DSI_WaitForNotBusy	mt8167/dispsys/ddp_dsi.c	/^void DSI_WaitForNotBusy(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
DSI_WaitVMDone	mt8167/dispsys/ddp_dsi.c	/^int DSI_WaitVMDone(enum DISP_MODULE_ENUM module)$/;"	f
DSI_Wakeup	mt8167/dispsys/ddp_dsi.c	/^enum DSI_STATUS DSI_Wakeup(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_check_roi	mt8167/dispsys/ddp_dsi.c	/^int DSI_check_roi(void)$/;"	f
DSI_clk_HSLP_mode	mt8167/dispsys/ddp_dsi.c	/^void DSI_clk_HSLP_mode(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_clk_HS_mode	mt8167/dispsys/ddp_dsi.c	/^void DSI_clk_HS_mode(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, bool enter)$/;"	f
DSI_clk_HS_state	mt8167/dispsys/ddp_dsi.c	/^bool DSI_clk_HS_state(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
DSI_clk_ULP_mode	mt8167/dispsys/ddp_dsi.c	/^void DSI_clk_ULP_mode(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, bool enter)$/;"	f
DSI_dcs_read_lcm_reg_v2	mt8167/dispsys/ddp_dsi.c	/^uint32_t DSI_dcs_read_lcm_reg_v2(enum DISP_MODULE_ENUM module, void *cmdq, uint8_t cmd,$/;"	f
DSI_dcs_read_lcm_reg_v2_wrapper_DSI0	mt8167/dispsys/ddp_dsi.c	/^unsigned int DSI_dcs_read_lcm_reg_v2_wrapper_DSI0(uint8_t cmd, uint8_t *buffer, uint8_t buffer_size)$/;"	f
DSI_lane0_ULP_mode	mt8167/dispsys/ddp_dsi.c	/^void DSI_lane0_ULP_mode(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, bool enter)$/;"	f
DSI_manual_enter_HS	mt8167/dispsys/ddp_dsi.c	/^void DSI_manual_enter_HS(struct cmdqRecStruct *cmdq)$/;"	f
DSI_set_cmdq	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq(enum DISP_MODULE_ENUM module, void *cmdq,$/;"	f
DSI_set_cmdq_V2	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq_V2(enum DISP_MODULE_ENUM module, void *cmdq, unsigned cmd,$/;"	f
DSI_set_cmdq_V2_DSI0	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq_V2_DSI0(void *cmdq, unsigned cmd, unsigned char count, unsigned char *para_list,$/;"	f
DSI_set_cmdq_V2_Wrapper_DSI0	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq_V2_Wrapper_DSI0(unsigned cmd, unsigned char count, unsigned char *para_list,$/;"	f
DSI_set_cmdq_V3	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq_V3(enum DISP_MODULE_ENUM module, void *cmdq,$/;"	f
DSI_set_cmdq_V3_Wrapper_DSI0	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq_V3_Wrapper_DSI0(LCM_setting_table_V3 *para_tbl, unsigned int size,$/;"	f
DSI_set_cmdq_wrapper_DSI0	mt8167/dispsys/ddp_dsi.c	/^void DSI_set_cmdq_wrapper_DSI0(unsigned int *pdata, unsigned int queue_size,$/;"	f
DSI_set_roi	mt8167/dispsys/ddp_dsi.c	/^int DSI_set_roi(int x, int y)$/;"	f
DSI_ssc_enable	mt8167/dispsys/ddp_dsi.c	/^int32_t DSI_ssc_enable(uint32_t dsi_index, uint32_t en)$/;"	f
DSI_sw_clk_trail	mt8167/dispsys/ddp_dsi.c	/^void DSI_sw_clk_trail(int module_idx)$/;"	f
DSI_sw_clk_trail_cmdq	mt8167/dispsys/ddp_dsi.c	/^void DSI_sw_clk_trail_cmdq(int module_idx, struct cmdqRecStruct *cmdq)$/;"	f
DST_ADDR0_FLD_ADDRESS0	mt8167/dispsys/ddp_reg.h	2531;"	d
DST_ADDR1_FLD_ADDRESS1	mt8167/dispsys/ddp_reg.h	2532;"	d
DST_ADDR2_FLD_ADDRESS2	mt8167/dispsys/ddp_reg.h	2533;"	d
DST_ADDR_OFFSET0_FLD_WDMA_DESTINATION_ADDRESS_OFFSET0	mt8167/dispsys/ddp_reg.h	2465;"	d
DST_ADDR_OFFSET1_FLD_WDMA_DESTINATION_ADDRESS_OFFSET1	mt8167/dispsys/ddp_reg.h	2466;"	d
DST_ADDR_OFFSET2_FLD_WDMA_DESTINATION_ADDRESS_OFFSET2	mt8167/dispsys/ddp_reg.h	2467;"	d
DST_UV_PITCH_FLD_UV_DST_W_IN_BYTE	mt8167/dispsys/ddp_reg.h	2464;"	d
DST_W_IN_BYTE_FLD_DST_W_IN_BYTE	mt8167/dispsys/ddp_reg.h	2438;"	d
DS_en	mt8167/dispsys/ddp_drv.h	/^	DS_en = 0,$/;"	e	enum:PQ_DS_index_t
DTSI_TOPCKGEN	mt8167/dispsys/ddp_pwm_mux.c	71;"	d	file:
DTS_GPIO_STATE	mt8167/videox/disp_dts_gpio.h	/^enum DTS_GPIO_STATE {$/;"	g
DTS_GPIO_STATE_MAX	mt8167/videox/disp_dts_gpio.h	/^	DTS_GPIO_STATE_MAX,                 \/* for array size *\/$/;"	e	enum:DTS_GPIO_STATE
DTS_GPIO_STATE_PWM_TEST_PINMUX_129	mt8167/videox/disp_dts_gpio.h	/^	DTS_GPIO_STATE_PWM_TEST_PINMUX_129, \/* pwm_test_pin_mux_gpio129 *\/$/;"	e	enum:DTS_GPIO_STATE
DTS_GPIO_STATE_PWM_TEST_PINMUX_55	mt8167/videox/disp_dts_gpio.h	/^	DTS_GPIO_STATE_PWM_TEST_PINMUX_55,  \/* pwm_test_pin_mux_gpio55 *\/$/;"	e	enum:DTS_GPIO_STATE
DTS_GPIO_STATE_PWM_TEST_PINMUX_69	mt8167/videox/disp_dts_gpio.h	/^	DTS_GPIO_STATE_PWM_TEST_PINMUX_69,  \/* pwm_test_pin_mux_gpio69 *\/$/;"	e	enum:DTS_GPIO_STATE
DTS_GPIO_STATE_TE_MODE_GPIO	mt8167/videox/disp_dts_gpio.h	/^	DTS_GPIO_STATE_TE_MODE_GPIO = 0,    \/* mode_te_gpio *\/$/;"	e	enum:DTS_GPIO_STATE
DTS_GPIO_STATE_TE_MODE_TE	mt8167/videox/disp_dts_gpio.h	/^	DTS_GPIO_STATE_TE_MODE_TE,          \/* mode_te_te *\/$/;"	e	enum:DTS_GPIO_STATE
DUAL_EDGE_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned DUAL_EDGE_SEL:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
DUMMY	common/od10/ddp_od_reg.h	526;"	d
DUMMY	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t DUMMY;	\/* 0050 *\/$/;"	m	struct:DPI_REGS
DUMMY_FLD_DISP_RDMA_DUMMY	mt8167/dispsys/ddp_reg.h	2334;"	d
DUMMY_FLD_WDMA_DUMMY	mt8167/dispsys/ddp_reg.h	2476;"	d
DUMMY_REG_FLD_DUMMY_REG	mt8167/dispsys/ddp_reg.h	1847;"	d
DUMP_12B_EXT	common/od10/ddp_od_reg.h	401;"	d
DUMP_BUFFER_COUNT	mt8167/dispsys/display_recorder.c	1023;"	d	file:
DUMP_BURST_LEN	common/od10/ddp_od_reg.h	398;"	d
DUMP_DRAM_EN	common/od10/ddp_od_reg.h	397;"	d
DUMP_ENDLINE	common/od10/ddp_od_reg.h	396;"	d
DUMP_FIFO_DEPTH	common/od10/ddp_od_reg.h	409;"	d
DUMP_FIFO_LAST_ADDR	common/od10/ddp_od_reg.h	410;"	d
DUMP_FSYNC_SEL	common/od10/ddp_od_reg.h	411;"	d
DUMP_ONCE	common/od10/ddp_od_reg.h	402;"	d
DUMP_OV_CLR	common/od10/ddp_od_reg.h	399;"	d
DUMP_OV_FLAG	common/od10/ddp_od_reg.h	690;"	d
DUMP_STADR_A	common/od10/ddp_od_reg.h	391;"	d
DUMP_STADR_B	common/od10/ddp_od_reg.h	392;"	d
DUMP_STLINE	common/od10/ddp_od_reg.h	395;"	d
DUMP_UD_CLR	common/od10/ddp_od_reg.h	400;"	d
DUMP_UD_FLAG	common/od10/ddp_od_reg.h	689;"	d
DUMP_WDRAM_ALE	common/od10/ddp_od_reg.h	716;"	d
DUMP_WDRAM_REQ	common/od10/ddp_od_reg.h	715;"	d
DUMP_WDRAM_SWITCH	common/od10/ddp_od_reg.h	717;"	d
DUMP_WFF_FULL_CONF	common/od10/ddp_od_reg.h	412;"	d
Data0	mt8167/dispsys/ddp_dsi.h	/^	unsigned Data0:8;$/;"	m	struct:DSI_T0_INS
Data1	mt8167/dispsys/ddp_dsi.h	/^	unsigned Data1:8;$/;"	m	struct:DSI_T0_INS
Data_ID	mt8167/dispsys/ddp_dsi.h	/^	unsigned Data_ID:8;$/;"	m	struct:DSI_T0_INS
Data_ID	mt8167/dispsys/ddp_dsi.h	/^	unsigned Data_ID:8;$/;"	m	struct:DSI_T1_INS
Data_ID	mt8167/dispsys/ddp_dsi.h	/^	unsigned Data_ID:8;$/;"	m	struct:DSI_T2_INS
Data_ID	mt8167/dispsys/ddp_dsi.h	/^	unsigned Data_ID:8;$/;"	m	struct:DSI_T3_INS
Debug	mt8167/videox/debug.h	/^	mmp_event Debug;$/;"	m	struct:MTKFB_MMP_Events_t
DispDone	mt8167/videox/debug.h	/^	mmp_event DispDone;$/;"	m	struct:MTKFB_MMP_Events_t
DpColorFormat	include/DpDataType.h	191;"	d
DpEngineType	include/DpDataType.h	/^typedef int32_t DpEngineType;$/;"	t
DpEngine_COLORonConfig	common/color20/ddp_color.c	/^void DpEngine_COLORonConfig(enum DISP_MODULE_ENUM module, void *__cmdq)$/;"	f
DpEngine_COLORonInit	common/color20/ddp_color.c	/^void DpEngine_COLORonInit(enum DISP_MODULE_ENUM module, void *__cmdq)$/;"	f
DpInterlaceFormat	include/DpDataType.h	/^enum DpInterlaceFormat {$/;"	g
DpSecure	include/DpDataType.h	/^enum DpSecure {$/;"	g
EDGE_SEL_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EDGE_SEL_EN:1;$/;"	m	struct:DPI_REG_CLKCNTL
EEEEEEEEEEEEEEE	mt8167/videox/primary_display.c	3383;"	d	file:
EEEEEEEEEEEEEEEEEEEEEEEEEE	mt8167/videox/primary_display.c	4095;"	d	file:
EFP_BYPASS	common/od10/ddp_od_reg.h	675;"	d
ELA2GMC_BASE_ADDR_END_FLD_ELA2GMC_BASE_ADDR_END	mt8167/dispsys/ddp_reg.h	1609;"	d
ELA2GMC_BASE_ADDR_FLD_ELA2GMC_BASE_ADDR	mt8167/dispsys/ddp_reg.h	1608;"	d
ELA2GMC_FINAL_ADDR_FLD_ELA2GMC_FINAL_ADDR	mt8167/dispsys/ddp_reg.h	1610;"	d
ELA2GMC_STATUS_FLD_ELA2GMC_STATUS	mt8167/dispsys/ddp_reg.h	1611;"	d
EMBSYNC_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EMBSYNC_EN:1;$/;"	m	struct:DPI_REG_CNTL
EMBSYNC_OPT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EMBSYNC_OPT:1;	\/* new *\/$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
EMBSYNC_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_EMBSYNC_SETTING EMBSYNC_SETTING;	\/* 00A4 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_EMBSYNC_SETTING
EMBVSYNC_B_CB	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EMBVSYNC_B_CB:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
EMBVSYNC_G_Y	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EMBVSYNC_G_Y:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
EMBVSYNC_R_CR	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EMBVSYNC_R_CR:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
EMI_BASE_PA	mt8167/dispsys/ddp_irq.c	268;"	d	file:
EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned EN:1;$/;"	m	struct:DPI_REG_EN
ENABLE_BTA	mt8167/dispsys/ddp_dsi.h	/^	ENABLE_BTA = 1,$/;"	e	enum:DSI_CMDQ_BTA
ENABLE_CLK_MGR	mt8167/dispsys/ddp_reg.h	26;"	d
ENABLE_DPI_INTERRUPT	mt8167/dispsys/ddp_dpi.c	56;"	d	file:
ENABLE_DSI_INTERRUPT	mt8167/dispsys/ddp_dsi.c	49;"	d	file:
ENABLE_DSI_INTERRUPT	mt8167/dispsys/ddp_dsi.c	51;"	d	file:
ENABLE_FLD_MERGE_EN	mt8167/dispsys/ddp_reg.h	1946;"	d
ENABLE_FLD_SPLIT_EN	mt8167/dispsys/ddp_reg.h	2344;"	d
ENABLE_RPT	mt8167/dispsys/ddp_dsi.h	/^	ENABLE_RPT = 1,$/;"	e	enum:DSI_CMDQ_RPT
ENABLE_TE	mt8167/dispsys/ddp_dsi.h	/^	ENABLE_TE = 1,$/;"	e	enum:DSI_CMDQ_TE
ENC	mt8167/dispsys/ddp_dpi.h	/^		unsigned ENC:1;$/;"	m	struct:LCD_REG_WROI_CON
ENGINE_DITHER	mt8167/dispsys/ddp_manager.h	/^	ENGINE_DITHER = DISP_MODULE_DITHER,	\/* add wdma0 after OD *\/$/;"	e	enum:ENGINE_DUMP
ENGINE_DUMP	mt8167/dispsys/ddp_manager.h	/^enum ENGINE_DUMP {$/;"	g
ENGINE_OVL0	mt8167/dispsys/ddp_manager.h	/^	ENGINE_OVL0 = DISP_MODULE_OVL0,	\/* add wdma0 after OVL0 *\/$/;"	e	enum:ENGINE_DUMP
ENGINE_OVL1	mt8167/dispsys/ddp_manager.h	/^	ENGINE_OVL1 = DISP_MODULE_OVL1,	\/* add wdma1 after OVL1 *\/$/;"	e	enum:ENGINE_DUMP
ENGINE_UFOE	mt8167/dispsys/ddp_manager.h	/^	ENGINE_UFOE = DISP_MODULE_UFOE,	\/* add wdma0 after UFOE *\/$/;"	e	enum:ENGINE_DUMP
ENUM_H_FTN	common/color20/ddp_color.h	/^	ENUM_H_FTN = 6 * 28,$/;"	e	enum:__anon6
ENUM_S_GAIN1	common/color20/ddp_color.h	/^	ENUM_S_GAIN1 = 1 * 28,$/;"	e	enum:__anon6
ENUM_S_GAIN2	common/color20/ddp_color.h	/^	ENUM_S_GAIN2 = 2 * 28,$/;"	e	enum:__anon6
ENUM_S_GAIN3	common/color20/ddp_color.h	/^	ENUM_S_GAIN3 = 3 * 28,$/;"	e	enum:__anon6
ENUM_S_P1	common/color20/ddp_color.h	/^	ENUM_S_P1 = 4 * 28,$/;"	e	enum:__anon6
ENUM_S_P2	common/color20/ddp_color.h	/^	ENUM_S_P2 = 5 * 28,$/;"	e	enum:__anon6
ENUM_Y_SLOPE	common/color20/ddp_color.h	/^	ENUM_Y_SLOPE = 0 * 28,$/;"	e	enum:__anon6
EN_FLD_EN	mt8167/dispsys/ddp_reg.h	2174;"	d
EN_FLD_ENABLE	mt8167/dispsys/ddp_reg.h	2415;"	d
EN_FLD_GAMMA_EN	mt8167/dispsys/ddp_reg.h	1812;"	d
EN_FLD_MUTEX0_EN	mt8167/dispsys/ddp_reg.h	1990;"	d
EN_FLD_MUTEX1_EN	mt8167/dispsys/ddp_reg.h	1995;"	d
EN_FLD_MUTEX2_EN	mt8167/dispsys/ddp_reg.h	2000;"	d
EN_FLD_MUTEX3_EN	mt8167/dispsys/ddp_reg.h	2005;"	d
EN_FLD_MUTEX4_EN	mt8167/dispsys/ddp_reg.h	2010;"	d
EN_FLD_MUTEX5_EN	mt8167/dispsys/ddp_reg.h	2015;"	d
ERROR_BUFFER_COUNT	mt8167/dispsys/display_recorder.c	1020;"	d	file:
ESAV_CODE0	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_CODE0:12;$/;"	m	struct:DPI_REG_ESAV_CODE_SET0
ESAV_CODE1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_CODE1:12;$/;"	m	struct:DPI_REG_ESAV_CODE_SET0
ESAV_CODE2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_CODE2:12;$/;"	m	struct:DPI_REG_ESAV_CODE_SET1
ESAV_CODE3_MSB	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_CODE3_MSB:1;$/;"	m	struct:DPI_REG_ESAV_CODE_SET1
ESAV_CODE_MAN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_CODE_MAN:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
ESAV_CODE_SET0	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_CODE_SET0 ESAV_CODE_SET0;	\/* 00A8 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_CODE_SET0
ESAV_CODE_SET1	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_CODE_SET1 ESAV_CODE_SET1;	\/* 00AC *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_CODE_SET1
ESAV_FOFST_EVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_FOFST_EVEN:12;$/;"	m	struct:DPI_REG_ESAV_FTIM
ESAV_FOFST_ODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_FOFST_ODD:12;$/;"	m	struct:DPI_REG_ESAV_FTIM
ESAV_FTIM	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_FTIM ESAV_FTIM;	\/* 0090 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_FTIM
ESAV_F_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_F_INV:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
ESAV_H_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_H_INV:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
ESAV_VOFST_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VOFST_LODD:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_LOAD
ESAV_VOFST_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VOFST_REVEN:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_REVEN
ESAV_VOFST_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VOFST_RODD:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_ROAD
ESAV_VTIM_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_VTIM_LEVEN ESAV_VTIM_LEVEN;	\/* 0084 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_VTIM_LEVEN
ESAV_VTIM_LOAD	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_VTIM_LOAD ESAV_VTIM_LOAD;	\/* 0080 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_VTIM_LOAD
ESAV_VTIM_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_VTIM_REVEN ESAV_VTIM_REVEN;	\/* 008C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_VTIM_REVEN
ESAV_VTIM_ROAD	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_ESAV_VTIM_ROAD ESAV_VTIM_ROAD;	\/* 0088 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_ESAV_VTIM_ROAD
ESAV_VVOFST_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VVOFST_LEVEN:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_LEVEN
ESAV_VWID_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VWID_LEVEN:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_LEVEN
ESAV_VWID_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VWID_LODD:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_LOAD
ESAV_VWID_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VWID_REVEN:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_REVEN
ESAV_VWID_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_VWID_RODD:12;$/;"	m	struct:DPI_REG_ESAV_VTIM_ROAD
ESAV_V_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ESAV_V_INV:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
ESC_ENTRY_ERR	mt8167/dispsys/ddp_reg.h	/^	unsigned ESC_ENTRY_ERR:1;$/;"	m	struct:DSI_STATUS_REG
ESC_STATE_0	mt8167/dispsys/ddp_reg.h	/^	unsigned ESC_STATE_0:8;$/;"	m	struct:DSI_STATE_DBG1_REG
ESDCheck_byCPU	mt8167/dispsys/ddp_irq.c	/^atomic_t ESDCheck_byCPU = ATOMIC_INIT(0);$/;"	v
ESD_PARA	include/fbconfig_kdebug.h	/^struct ESD_PARA {$/;"	s
ESD_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ESD_Parent;$/;"	m	struct:DDP_MMP_Events_t
EXEC_DBG_FLD_WDMA_IN_ACK	mt8167/dispsys/ddp_reg.h	2471;"	d
EXEC_DBG_FLD_WDMA_IN_REQ	mt8167/dispsys/ddp_reg.h	2470;"	d
EXEC_DBG_FLD_WDMA_STA_EXEC	mt8167/dispsys/ddp_reg.h	2473;"	d
EXTD_TRIGGER_MODE	include/disp_session.h	/^enum EXTD_TRIGGER_MODE {$/;"	g
EXTD_TRIGGER_MODE	include/disp_svp.h	/^enum EXTD_TRIGGER_MODE {$/;"	g
EXTERNAL_DISPLAY_SESSION_LAYER_COUNT	mt8167/videox/disp_drv_platform.h	160;"	d
EXT_MATRIX_EN	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned EXT_MATRIX_EN:1;$/;"	m	struct:DPI_REG_MATRIX_SET
EXT_TE	mt8167/dispsys/ddp_reg.h	/^	unsigned EXT_TE:1;$/;"	m	struct:DSI_INT_ENABLE_REG
EXT_TE	mt8167/dispsys/ddp_reg.h	/^	unsigned EXT_TE:1;$/;"	m	struct:DSI_INT_STATUS_REG
EXT_TE_EDGE	mt8167/dispsys/ddp_reg.h	/^	unsigned EXT_TE_EDGE:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
EXT_TE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned EXT_TE_EN:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
EarlySuspend	mt8167/videox/debug.h	/^	mmp_event EarlySuspend;$/;"	m	struct:MTKFB_MMP_Events_t
EnableVSyncLog	common/mtkfb.c	/^unsigned int EnableVSyncLog;$/;"	v
EnableVSyncLog	mt8167/videox/mtkfb.c	/^unsigned int EnableVSyncLog;$/;"	v
EsdCheck	mt8167/videox/debug.h	/^	mmp_event EsdCheck;$/;"	m	struct:MTKFB_MMP_Events_t
Extd_DevInfo	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_DevInfo;$/;"	m	struct:DDP_MMP_Events_t
Extd_ErrorInfo	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_ErrorInfo;$/;"	m	struct:DDP_MMP_Events_t
Extd_ImgDump	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_ImgDump;$/;"	m	struct:DDP_MMP_Events_t
Extd_IrqStatus	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_IrqStatus;$/;"	m	struct:DDP_MMP_Events_t
Extd_Mutex	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_Mutex;$/;"	m	struct:DDP_MMP_Events_t
Extd_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_Parent;$/;"	m	struct:DDP_MMP_Events_t
Extd_State	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_State;$/;"	m	struct:DDP_MMP_Events_t
Extd_UsedBuff	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_UsedBuff;$/;"	m	struct:DDP_MMP_Events_t
Extd_cmdq_done	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_cmdq_done;$/;"	m	struct:DDP_MMP_Events_t
Extd_cmdq_flush	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_cmdq_flush;$/;"	m	struct:DDP_MMP_Events_t
Extd_config	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_config;$/;"	m	struct:DDP_MMP_Events_t
Extd_layer	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_layer[4];$/;"	m	struct:DDP_MMP_Events_t
Extd_layerParent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_layerParent;$/;"	m	struct:DDP_MMP_Events_t
Extd_layer_dump_parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_layer_dump_parent;$/;"	m	struct:DDP_MMP_Events_t
Extd_set_dirty	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_set_dirty;$/;"	m	struct:DDP_MMP_Events_t
Extd_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event Extd_trigger;$/;"	m	struct:DDP_MMP_Events_t
FAKE_DE_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FAKE_DE_LEVEN:1;$/;"	m	struct:DPI_REG_CNTL
FAKE_DE_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FAKE_DE_LODD:1;$/;"	m	struct:DPI_REG_CNTL
FAKE_DE_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FAKE_DE_REVEN:1;$/;"	m	struct:DPI_REG_CNTL
FAKE_DE_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FAKE_DE_RODD:1;$/;"	m	struct:DPI_REG_CNTL
FBCAPS_GENERIC_MASK	include/mtkfb.h	26;"	d
FBCAPS_LCDC_MASK	include/mtkfb.h	27;"	d
FBCAPS_MANUAL_UPDATE	include/mtkfb.h	29;"	d
FBCAPS_PANEL_MASK	include/mtkfb.h	28;"	d
FBCAPS_SET_BACKLIGHT	include/mtkfb.h	30;"	d
FBCONFIG_DEBUG	common/fbconfig_kdebug.c	49;"	d	file:
FBCONFIG_DISP_IF	include/fbconfig_kdebug.h	/^struct FBCONFIG_DISP_IF {$/;"	s
FBCONFIG_IO	common/fbconfig_kdebug.c	54;"	d	file:
FBCONFIG_IOR	common/fbconfig_kdebug.c	52;"	d	file:
FBCONFIG_IOW	common/fbconfig_kdebug.c	51;"	d	file:
FBCONFIG_IOWR	common/fbconfig_kdebug.c	53;"	d	file:
FBCONFIG_KEEP_NEW_SETTING	common/fbconfig_kdebug.c	48;"	d	file:
FBCONFIG_MDELAY	common/fbconfig_kdebug.c	45;"	d	file:
FBDump	mt8167/videox/debug.h	/^	mmp_event FBDump;$/;"	m	struct:MTKFB_MMP_Events_t
FBT_BYPASS	common/od10/ddp_od_reg.h	55;"	d
FBT_BYPASS_FREQ	common/od10/ddp_od_reg.h	202;"	d
FBT_BYPASS_FSYNC	common/od10/ddp_od_reg.h	386;"	d
FBT_CSB	common/od10/ddp_od_reg.h	363;"	d
FBT_INDIFF_TH	common/od10/ddp_od_reg.h	358;"	d
FB_ACTIVATE_NO_UPDATE	include/mtkfb.h	89;"	d
FB_GET_MISC	common/fbconfig_kdebug.c	88;"	d	file:
FB_LAYER	common/mtkfb.c	/^unsigned int FB_LAYER = 2;$/;"	v
FB_LAYER	mt8167/videox/mtkfb.c	/^unsigned int FB_LAYER = 2;$/;"	v
FB_LAYER_DUMP	common/fbconfig_kdebug.c	75;"	d	file:
FB_LAYER_GET_EN	common/fbconfig_kdebug.c	77;"	d	file:
FB_LAYER_GET_INFO	common/fbconfig_kdebug.c	76;"	d	file:
FB_READ	mt8167/dispsys/ddp_dsi.h	/^	FB_READ = 3,$/;"	e	enum:DSI_INS_TYPE
FB_WRITE	mt8167/dispsys/ddp_dsi.h	/^	FB_WRITE = 1,$/;"	e	enum:DSI_INS_TYPE
FENCE_BUFFER_COUNT	mt8167/dispsys/display_recorder.c	1021;"	d	file:
FENCE_LAYER_INFO	common/mtkfb_fence.h	/^struct FENCE_LAYER_INFO {$/;"	s
FENCE_STEP_COUNTER	common/mtkfb_fence.c	76;"	d	file:
FIELD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FIELD:1;$/;"	m	struct:DPI_REG_STATUS
FIFO_CON_FLD_FIFO_PSEUDO_SIZE	mt8167/dispsys/ddp_reg.h	2316;"	d
FIFO_CON_FLD_FIFO_UNDERFLOW_EN	mt8167/dispsys/ddp_reg.h	2315;"	d
FIFO_CON_FLD_OUTPUT_VALID_FIFO_THRESHOLD	mt8167/dispsys/ddp_reg.h	2317;"	d
FIFO_CTL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_FIFO_CTL FIFO_CTL;	\/* 003C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_FIFO_CTL
FIFO_EMPTY	common/od10/ddp_od_reg.h	746;"	d
FIFO_FULL	common/od10/ddp_od_reg.h	745;"	d
FIFO_LOG_FLD_RDMA_FIFO_LOG	mt8167/dispsys/ddp_reg.h	2318;"	d
FIFO_RST_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FIFO_RST_SEL:1;$/;"	m	struct:DPI_REG_FIFO_CTL
FIFO_VALID_SET	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned FIFO_VALID_SET:5;$/;"	m	struct:DPI_REG_FIFO_CTL
FIX_INSERT_DE	common/od10/ddp_od_reg.h	382;"	d
FLOW_CTRL_DBG_FLD_WDMA_STA_FLOW_CTRL	mt8167/dispsys/ddp_reg.h	2469;"	d
FONTDATAMAX	common/font_8x16.c	23;"	d	file:
FORCE_1ST_FRAME_END	common/od10/ddp_od_reg.h	546;"	d
FORCE_22	common/od10/ddp_od_reg.h	323;"	d
FORCE_32	common/od10/ddp_od_reg.h	322;"	d
FORCE_8B_BTC	common/od10/ddp_od_reg.h	46;"	d
FORCE_8B_DC	common/od10/ddp_od_reg.h	47;"	d
FORCE_CURR_Q	common/od10/ddp_od_reg.h	531;"	d
FORCE_CURR_Q_EN	common/od10/ddp_od_reg.h	530;"	d
FORCE_C_MODE	common/od10/ddp_od_reg.h	216;"	d
FORCE_ENABLE_OD_MUX	common/od10/ddp_od_reg.h	54;"	d
FORCE_FPIN_RED	common/od10/ddp_od_reg.h	52;"	d
FORCE_INT	common/od10/ddp_od_reg.h	194;"	d
FORCE_RPT_MOTION	common/od10/ddp_od_reg.h	320;"	d
FORCE_RPT_SEQ	common/od10/ddp_od_reg.h	321;"	d
FORCE_SODI_CG_MODE	mt8167/videox/disp_drv_platform.h	186;"	d
FORCE_Y_MODE	common/od10/ddp_od_reg.h	215;"	d
FORMAT_UNIQUE	mt8167/dispsys/ddp_color_format.c	/^enum FORMAT_UNIQUE {$/;"	g	file:
FORMAT_UNIQUE_ARGB8888	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_ARGB8888 = 0x03,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_BGR565	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_BGR565 = 0x00,	\/* basic format *\/$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_NV21	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_NV21 = 0x0c,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_RGB888	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_RGB888 = 0x01,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_RGBA8888	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_RGBA8888 = 0x02,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_UNKNOWN	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_UNKNOWN = 0x100,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_VYUY	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_VYUY = 0x04,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_YONLY	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_YONLY = 0x07,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_YV12	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_YV12 = 0x08,$/;"	e	enum:FORMAT_UNIQUE	file:
FORMAT_UNIQUE_YVYU	mt8167/dispsys/ddp_color_format.c	/^	FORMAT_UNIQUE_YVYU = 0x05,$/;"	e	enum:FORMAT_UNIQUE	file:
FPS_LOGGER	mt8167/videox/debug.c	/^struct FPS_LOGGER {$/;"	s	file:
FP_BYPASS	common/od10/ddp_od_reg.h	678;"	d
FP_BYPASS_BLOCK	common/od10/ddp_od_reg.h	361;"	d
FP_BYPASS_INT	common/od10/ddp_od_reg.h	679;"	d
FP_ERR_STA_CLR	common/od10/ddp_od_reg.h	417;"	d
FP_POST_RST_DISABLE	common/od10/ddp_od_reg.h	360;"	d
FP_RST_DISABLE	common/od10/ddp_od_reg.h	359;"	d
FP_X_H	common/od10/ddp_od_reg.h	418;"	d
FRAME_ERR_CON	common/od10/ddp_od_reg.h	416;"	d
FRAME_INIT_Q	common/od10/ddp_od_reg.h	529;"	d
FRAME_INTERVAL	common/mtkfb.c	/^static const struct timeval FRAME_INTERVAL = { 0, 30000 };	\/* 33ms *\/$/;"	v	typeref:struct:timeval	file:
FRAME_INTERVAL	mt8167/videox/mtkfb.c	/^static const struct timeval FRAME_INTERVAL = { 0, 30000 };	\/* 33ms *\/$/;"	v	typeref:struct:timeval	file:
FRM_BC	mt8167/dispsys/ddp_reg.h	/^	unsigned FRM_BC:21;$/;"	m	struct:DSI_FRM_BC_REG
FRM_CONFIG	mt8167/videox/primary_display.h	/^	FRM_CONFIG = 0,$/;"	e	enum:DISP_FRM_SEQ_STATE
FRM_END	mt8167/videox/primary_display.h	/^	FRM_END$/;"	e	enum:DISP_FRM_SEQ_STATE
FRM_MODE	mt8167/dispsys/ddp_reg.h	/^	unsigned FRM_MODE:1;$/;"	m	struct:DSI_MODE_CTRL_REG
FRM_START	mt8167/videox/primary_display.h	/^	FRM_START,$/;"	e	enum:DISP_FRM_SEQ_STATE
FRM_TRIGGER	mt8167/videox/primary_display.h	/^	FRM_TRIGGER,$/;"	e	enum:DISP_FRM_SEQ_STATE
FRM_UPDATE_SEQ_CACHE_NUM	mt8167/videox/primary_display.c	137;"	d	file:
FinalBacklight	include/ddp_aal.h	/^	int FinalBacklight;	\/* 10-bit ; [0,1023] *\/$/;"	m	struct:__anon16
G0_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G0_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G1_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G1_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G2_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G2_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G3_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G3_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G4_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G4_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G5_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G5_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G6_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G6_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
G7_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G7_SEL:3;$/;"	m	struct:LVDS_REG_G_SEL
GAMMA0_CLK_NAMING	common/corr10/ddp_gamma.c	66;"	d	file:
GAMMA0_CLK_NAMING	common/corr10/ddp_gamma.c	68;"	d	file:
GAMMA0_MODULE_NAMING	common/corr10/ddp_gamma.c	60;"	d	file:
GAMMA0_MODULE_NAMING	common/corr10/ddp_gamma.c	62;"	d	file:
GAMMA0_OFFSET	common/corr10/ddp_gamma.c	77;"	d	file:
GAMMA1_OFFSET	common/corr10/ddp_gamma.c	80;"	d	file:
GAMMA_DBG	common/corr10/ddp_gamma.c	46;"	d	file:
GAMMA_DITHER_8_FLD_INK_DATA_R	mt8167/dispsys/ddp_reg.h	1866;"	d
GAMMA_DITHER_9_FLD_INK_DATA_B	mt8167/dispsys/ddp_reg.h	1868;"	d
GAMMA_DITHER_9_FLD_INK_DATA_G	mt8167/dispsys/ddp_reg.h	1869;"	d
GAMMA_ENTRY	include/ddp_gamma.h	26;"	d
GAMMA_ERR	common/corr10/ddp_gamma.c	44;"	d	file:
GAMMA_NOTICE	common/corr10/ddp_gamma.c	45;"	d	file:
GAMMA_SIZE	common/color20/ddp_color.h	42;"	d
GAMMA_SUPPORT_PARTIAL_UPDATE	common/corr10/ddp_gamma.c	74;"	d	file:
GAMMA_TOTAL_MODULE_NUM	common/corr10/ddp_gamma.c	79;"	d	file:
GAMMA_TOTAL_MODULE_NUM	common/corr10/ddp_gamma.c	85;"	d	file:
GET_DSI_ID	common/fbconfig_kdebug.c	56;"	d	file:
GET_MTK_FB_FORMAT_BPP	include/mtkfb_info.h	95;"	d
GLOBAL_CON_FLD_ENGINE_EN	mt8167/dispsys/ddp_reg.h	2292;"	d
GLOBAL_CON_FLD_MODE_SEL	mt8167/dispsys/ddp_reg.h	2291;"	d
GLOBAL_CON_FLD_RESET_STATE	mt8167/dispsys/ddp_reg.h	2289;"	d
GLOBAL_CON_FLD_SMI_BUSY	mt8167/dispsys/ddp_reg.h	2288;"	d
GLOBAL_CON_FLD_SOFT_RESET	mt8167/dispsys/ddp_reg.h	2290;"	d
GLOBAL_SAT	mt8167/dispsys/ddp_drv.h	/^	unsigned int GLOBAL_SAT;$/;"	m	struct:DISPLAY_COLOR_REG
GLOBAL_SAT	mt8167/dispsys/ddp_drv.h	/^	unsigned int GLOBAL_SAT[GLOBAL_SAT_SIZE];$/;"	m	struct:DISPLAY_PQ_T
GLOBAL_SAT_SIZE	mt8167/dispsys/ddp_drv.h	75;"	d
GM_AUTO_SHIFT	common/od10/ddp_od_reg.h	272;"	d
GM_CENTER_OFFSET	common/od10/ddp_od_reg.h	316;"	d
GM_EN	common/od10/ddp_od_reg.h	270;"	d
GM_FORCE_EN	common/od10/ddp_od_reg.h	271;"	d
GM_FORCE_VEC	common/od10/ddp_od_reg.h	268;"	d
GM_GMIN_THR	common/od10/ddp_od_reg.h	309;"	d
GM_HYST_SEL	common/od10/ddp_od_reg.h	293;"	d
GM_LGMIN_DIFF	common/od10/ddp_od_reg.h	294;"	d
GM_LMIN_THR	common/od10/ddp_od_reg.h	306;"	d
GM_R0_CENTER	common/od10/ddp_od_reg.h	275;"	d
GM_R1_CENTER	common/od10/ddp_od_reg.h	278;"	d
GM_R2_CENTER	common/od10/ddp_od_reg.h	284;"	d
GM_R3_CENTER	common/od10/ddp_od_reg.h	287;"	d
GM_R4_CENTER	common/od10/ddp_od_reg.h	292;"	d
GM_REP_MODE_DET	common/od10/ddp_od_reg.h	299;"	d
GM_TRACK_SEL	common/od10/ddp_od_reg.h	279;"	d
GM_VEC_RST	common/od10/ddp_od_reg.h	269;"	d
GM_V_END	common/od10/ddp_od_reg.h	303;"	d
GM_V_ST	common/od10/ddp_od_reg.h	301;"	d
GRASS_TONE	common/color20/ddp_color.h	50;"	d
GRASS_TONE_END	common/color20/ddp_color.h	58;"	d
GRASS_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int GRASS_TONE_H[COLOR_TUNING_INDEX][GRASS_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
GRASS_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int GRASS_TONE_H[GRASS_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
GRASS_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int GRASS_TONE_S[COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][GRASS_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
GRASS_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int GRASS_TONE_S[PQ_PARTIALS_CONTROL][GRASS_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
GRASS_TONE_SIZE	mt8167/dispsys/ddp_drv.h	84;"	d
GRASS_TONE_START	common/color20/ddp_color.h	57;"	d
G_MASK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G_MASK:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
G_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G_SEL:2;$/;"	m	struct:LVDS_REG_DATA_SRC
G_SRC_VAL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned G_SRC_VAL:8;$/;"	m	struct:LVDS_REG_DATA_SRC
GetLayerInfo	mt8167/videox/debug.h	/^	mmp_event GetLayerInfo;$/;"	m	struct:MTKFB_MMP_Events_t
HBP	include/fbconfig_kdebug.h	/^	HBP = 15,$/;"	e	enum:MIPI_SETTING_TYPE
HBP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HBP:12;$/;"	m	struct:DPI_REG_TGEN_HPORCH
HBP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HBP:8;$/;"	m	struct:DPI_REG_TGEN_HCNTL
HBP_WC	mt8167/dispsys/ddp_reg.h	/^	unsigned HBP_WC:12;$/;"	m	struct:DSI_HBP_WC_REG
HDMI	include/mtkfb_info.h	/^	HDMI = 7,$/;"	e	enum:MTKFB_DISPIF_TYPE
HDMI_SMARTBOOK	include/mtkfb_info.h	/^	HDMI_SMARTBOOK,$/;"	e	enum:MTKFB_DISPIF_TYPE
HEDGE_SEL	common/od10/ddp_od_reg.h	367;"	d
HEIGHT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HEIGHT:13;$/;"	m	struct:DPI_REG_SIZE
HFP	include/fbconfig_kdebug.h	/^	HFP = 14,$/;"	e	enum:MIPI_SETTING_TYPE
HFP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HFP:12;$/;"	m	struct:DPI_REG_TGEN_HPORCH
HFP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HFP:8;$/;"	m	struct:DPI_REG_TGEN_HCNTL
HFP_WC	mt8167/dispsys/ddp_reg.h	/^	unsigned HFP_WC:12;$/;"	m	struct:DSI_HFP_WC_REG
HIGH_SPEED	mt8167/dispsys/ddp_dsi.h	/^	HIGH_SPEED = 1,$/;"	e	enum:DSI_CMDQ_HS
HI_POL	common/od10/ddp_od_reg.h	190;"	d
HO_POL	common/od10/ddp_od_reg.h	192;"	d
HPW	include/fbconfig_kdebug.h	/^	HPW = 13,$/;"	e	enum:MIPI_SETTING_TYPE
HPW	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HPW:8;$/;"	m	struct:DPI_REG_TGEN_HCNTL
HS	mt8167/dispsys/ddp_dsi.h	/^	unsigned HS:1;$/;"	m	struct:DSI_CMDQ_CONFG
HSA_WC	mt8167/dispsys/ddp_reg.h	/^	unsigned HSA_WC:12;$/;"	m	struct:DSI_HSA_WC_REG
HSTX_CKLP_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned HSTX_CKLP_EN:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
HSTX_CKL_WC	mt8167/dispsys/ddp_reg.h	/^	unsigned HSTX_CKL_WC:14;$/;"	m	struct:DSI_HSTX_CKL_WC_REG
HSYNC_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HSYNC_INV:1;$/;"	m	struct:LVDS_REG_FMTCNTL
HSYNC_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HSYNC_POL:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
HSYNC_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HSYNC_POL:1;$/;"	m	struct:DPI_REG_TGEN_HCNTL
HSYNC_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HSYNC_SEL:2;$/;"	m	struct:LVDS_REG_CNTL
HS_MASK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned HS_MASK:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
HS_PRPR	include/fbconfig_kdebug.h	/^	HS_PRPR = 0,$/;"	e	enum:MIPI_SETTING_TYPE
HS_PRPR	mt8167/dispsys/ddp_reg.h	/^	unsigned char HS_PRPR;$/;"	m	struct:DSI_PHY_TIMCON0_REG
HS_TRAIL	include/fbconfig_kdebug.h	/^	HS_TRAIL = 2,$/;"	e	enum:MIPI_SETTING_TYPE
HS_TRAIL	mt8167/dispsys/ddp_reg.h	/^	unsigned char HS_TRAIL;$/;"	m	struct:DSI_PHY_TIMCON0_REG
HS_TX_STATE_0	mt8167/dispsys/ddp_reg.h	/^	unsigned HS_TX_STATE_0:5;$/;"	m	struct:DSI_STATE_DBG1_REG
HS_TX_STATE_1	mt8167/dispsys/ddp_reg.h	/^	unsigned HS_TX_STATE_1:5;$/;"	m	struct:DSI_STATE_DBG3_REG
HS_TX_STATE_2	mt8167/dispsys/ddp_reg.h	/^	unsigned HS_TX_STATE_2:5;$/;"	m	struct:DSI_STATE_DBG3_REG
HS_TX_STATE_3	mt8167/dispsys/ddp_reg.h	/^	unsigned HS_TX_STATE_3:5;$/;"	m	struct:DSI_STATE_DBG4_REG
HS_ZERO	include/fbconfig_kdebug.h	/^	HS_ZERO = 1,$/;"	e	enum:MIPI_SETTING_TYPE
HS_ZERO	mt8167/dispsys/ddp_reg.h	/^	unsigned char HS_ZERO;$/;"	m	struct:DSI_PHY_TIMCON0_REG
HTXTO_RST	mt8167/dispsys/ddp_reg.h	/^	unsigned HTXTO_RST:1;$/;"	m	struct:DSI_PHY_CON_REG
HW_OVERLAY_COUNT	mt8167/videox/disp_drv_platform.h	148;"	d
H_MISMATCH	common/od10/ddp_od_reg.h	701;"	d
IF_24	mt8167/dispsys/ddp_dpi.h	/^		unsigned IF_24:1;$/;"	m	struct:LCD_REG_WROI_CON
IF_FMT	mt8167/dispsys/ddp_dpi.h	/^		unsigned IF_FMT:2;$/;"	m	struct:LCD_REG_WROI_CON
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	mt8167/dispsys/ddp_dsi.c	64;"	d	file:
INFRA_BASE_PA	mt8167/dispsys/ddp_irq.c	267;"	d	file:
INIT_SIZE	mt8167/videox/disp_lcm.c	185;"	d	file:
INK_B_VALUE	common/od10/ddp_od_reg.h	59;"	d
INK_G_VALUE	common/od10/ddp_od_reg.h	60;"	d
INK_R_VALUE	common/od10/ddp_od_reg.h	61;"	d
INPUT_COUNT_FLD_INP_LINE_CNT	mt8167/dispsys/ddp_reg.h	1831;"	d
INPUT_COUNT_FLD_INP_PIX_CNT	mt8167/dispsys/ddp_reg.h	1832;"	d
INREG32	mt8167/dispsys/ddp_reg.h	1089;"	d
INREG32	mt8167/dispsys/ddp_reg.h	1090;"	d
INREG32	mt8167/dispsys/ddp_reg.h	1096;"	d
INTEN_FLD_FME_CPL_INTEN	mt8167/dispsys/ddp_reg.h	2159;"	d
INTEN_FLD_FME_HWRST_DONE_INTEN	mt8167/dispsys/ddp_reg.h	2156;"	d
INTEN_FLD_FME_SWRST_DONE_INTEN	mt8167/dispsys/ddp_reg.h	2157;"	d
INTEN_FLD_FME_UND_INTEN	mt8167/dispsys/ddp_reg.h	2158;"	d
INTEN_FLD_FRAME_COMPLETE	mt8167/dispsys/ddp_reg.h	2412;"	d
INTEN_FLD_FRAME_UNDERRUN	mt8167/dispsys/ddp_reg.h	2411;"	d
INTEN_FLD_IF_END_INT_EN	mt8167/dispsys/ddp_reg.h	1815;"	d
INTEN_FLD_MUTEX_INTEN	mt8167/dispsys/ddp_reg.h	1988;"	d
INTEN_FLD_OF_END_INT_EN	mt8167/dispsys/ddp_reg.h	1814;"	d
INTEN_FLD_RDMA0_EOF_ABNORMAL_INTEN	mt8167/dispsys/ddp_reg.h	2155;"	d
INTEN_FLD_RDMA0_FIFO_UNDERFLOW_INTEN	mt8167/dispsys/ddp_reg.h	2151;"	d
INTEN_FLD_RDMA1_EOF_ABNORMAL_INTEN	mt8167/dispsys/ddp_reg.h	2154;"	d
INTEN_FLD_RDMA1_FIFO_UNDERFLOW_INTEN	mt8167/dispsys/ddp_reg.h	2150;"	d
INTEN_FLD_RDMA2_EOF_ABNORMAL_INTEN	mt8167/dispsys/ddp_reg.h	2153;"	d
INTEN_FLD_RDMA2_FIFO_UNDERFLOW_INTEN	mt8167/dispsys/ddp_reg.h	2149;"	d
INTEN_FLD_RDMA3_EOF_ABNORMAL_INTEN	mt8167/dispsys/ddp_reg.h	2152;"	d
INTEN_FLD_RDMA3_FIFO_UNDERFLOW_INTEN	mt8167/dispsys/ddp_reg.h	2148;"	d
INTEN_FLD_REG_CMT_INTEN	mt8167/dispsys/ddp_reg.h	2160;"	d
INTL_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned INTL_EN:1;$/;"	m	struct:DPI_REG_CNTL
INTSTA_FLD_FME_CPL_INTSTA	mt8167/dispsys/ddp_reg.h	2172;"	d
INTSTA_FLD_FME_HWRST_DONE_INTSTA	mt8167/dispsys/ddp_reg.h	2169;"	d
INTSTA_FLD_FME_SWRST_DONE_INTSTA	mt8167/dispsys/ddp_reg.h	2170;"	d
INTSTA_FLD_FME_UND_INTSTA	mt8167/dispsys/ddp_reg.h	2171;"	d
INTSTA_FLD_FRAME_COMPLETE	mt8167/dispsys/ddp_reg.h	2414;"	d
INTSTA_FLD_FRAME_UNDERRUN	mt8167/dispsys/ddp_reg.h	2413;"	d
INTSTA_FLD_IF_END_INT	mt8167/dispsys/ddp_reg.h	1817;"	d
INTSTA_FLD_MUTEX_INTSTA	mt8167/dispsys/ddp_reg.h	1989;"	d
INTSTA_FLD_OF_END_INT	mt8167/dispsys/ddp_reg.h	1816;"	d
INTSTA_FLD_RDMA0_EOF_ABNORMAL_INTSTA	mt8167/dispsys/ddp_reg.h	2168;"	d
INTSTA_FLD_RDMA0_FIFO_UNDERFLOW_INTSTA	mt8167/dispsys/ddp_reg.h	2164;"	d
INTSTA_FLD_RDMA1_EOF_ABNORMAL_INTSTA	mt8167/dispsys/ddp_reg.h	2167;"	d
INTSTA_FLD_RDMA1_FIFO_UNDERFLOW_INTSTA	mt8167/dispsys/ddp_reg.h	2163;"	d
INTSTA_FLD_RDMA2_EOF_ABNORMAL_INTSTA	mt8167/dispsys/ddp_reg.h	2166;"	d
INTSTA_FLD_RDMA2_FIFO_UNDERFLOW_INTSTA	mt8167/dispsys/ddp_reg.h	2162;"	d
INTSTA_FLD_RDMA3_EOF_ABNORMAL_INTSTA	mt8167/dispsys/ddp_reg.h	2165;"	d
INTSTA_FLD_RDMA3_FIFO_UNDERFLOW_INTSTA	mt8167/dispsys/ddp_reg.h	2161;"	d
INTSTA_FLD_REG_CMT_INTSTA	mt8167/dispsys/ddp_reg.h	2173;"	d
INT_ENABLE	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_INTERRUPT INT_ENABLE;	\/* 0008 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_INTERRUPT
INT_ENABLE_FLD_EOF_ABNORMAL_INT_EN	mt8167/dispsys/ddp_reg.h	2278;"	d
INT_ENABLE_FLD_FIFO_UNDERFLOW_INT_EN	mt8167/dispsys/ddp_reg.h	2277;"	d
INT_ENABLE_FLD_FRAME_END_INT_EN	mt8167/dispsys/ddp_reg.h	2279;"	d
INT_ENABLE_FLD_FRAME_START_INT_EN	mt8167/dispsys/ddp_reg.h	2280;"	d
INT_ENABLE_FLD_REG_UPDATE_INT_EN	mt8167/dispsys/ddp_reg.h	2281;"	d
INT_ENABLE_FLD_TARGET_LINE_INT_EN	mt8167/dispsys/ddp_reg.h	2276;"	d
INT_FP_MON_DE	common/od10/ddp_od_reg.h	376;"	d
INT_MATRIX_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned INT_MATRIX_SEL:5;$/;"	m	struct:DPI_REG_MATRIX_SET
INT_STATUS	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_INTERRUPT INT_STATUS;	\/* 000C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_INTERRUPT
INT_STATUS_FLD_EOF_ABNORMAL_INT_FLAG	mt8167/dispsys/ddp_reg.h	2284;"	d
INT_STATUS_FLD_FIFO_UNDERFLOW_INT_FLAG	mt8167/dispsys/ddp_reg.h	2283;"	d
INT_STATUS_FLD_FRAME_END_INT_FLAG	mt8167/dispsys/ddp_reg.h	2285;"	d
INT_STATUS_FLD_FRAME_START_INT_FLAG	mt8167/dispsys/ddp_reg.h	2286;"	d
INT_STATUS_FLD_REG_UPDATE_INT_FLAG	mt8167/dispsys/ddp_reg.h	2287;"	d
INT_STATUS_FLD_TARGET_LINE_INT_FLAG	mt8167/dispsys/ddp_reg.h	2282;"	d
IOCtrl	mt8167/videox/debug.h	/^	mmp_event IOCtrl;$/;"	m	struct:MTKFB_MMP_Events_t
IP_BTC_ERROR_CNT	common/od10/ddp_od_reg.h	521;"	d
IP_MODE_MASK	common/od10/ddp_od_reg.h	543;"	d
IP_SAD_TH	common/od10/ddp_od_reg.h	537;"	d
IP_SAD_TH2	common/od10/ddp_od_reg.h	608;"	d
IP_SAD_TH2_LB	common/od10/ddp_od_reg.h	610;"	d
IP_SAD_TH2_UB	common/od10/ddp_od_reg.h	609;"	d
IP_SAD_TH3	common/od10/ddp_od_reg.h	614;"	d
IP_SAD_TH3_LB	common/od10/ddp_od_reg.h	616;"	d
IP_SAD_TH3_UB	common/od10/ddp_od_reg.h	615;"	d
IRQBIT_BIT	mt8167/dispsys/ddp_manager.h	31;"	d
IRQBIT_MODULE	mt8167/dispsys/ddp_manager.h	30;"	d
ISP_MOUT_EN_FLD_ISP_MOUT_EN	mt8167/dispsys/ddp_reg.h	1566;"	d
IS_ESD_ENABLE	mt8167/videox/primary_display.c	3389;"	d	file:
IS_ESD_ENABLE	mt8167/videox/primary_display.c	3391;"	d	file:
IS_READY	mt8167/videox/primary_display.c	8675;"	d	file:
IS_VALID	mt8167/videox/primary_display.c	8676;"	d	file:
IncSyncTimeline	mt8167/videox/debug.h	/^	mmp_event IncSyncTimeline;$/;"	m	struct:MTKFB_MMP_Events_t
Is_interlace_resolution	mt8167/dispsys/ddp_dpi.c	/^int Is_interlace_resolution(uint32_t resolution)$/;"	f
L0_HS_TX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned L0_HS_TX_EN:1;$/;"	m	struct:DSI_PHY_LD0CON_REG
L0_ULPM_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned L0_ULPM_EN:1;$/;"	m	struct:DSI_PHY_LD0CON_REG
L0_WAKEUP_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned L0_WAKEUP_EN:1;$/;"	m	struct:DSI_PHY_LD0CON_REG
LANE_NUM	mt8167/dispsys/ddp_reg.h	/^	unsigned LANE_NUM:4;$/;"	m	struct:DSI_TXRX_CTRL_REG
LARB4_AXI_ASIF_CFG_RD_FLD_LARB4_AXI_ASIF_CFG_RD	mt8167/dispsys/ddp_reg.h	1613;"	d
LARB4_AXI_ASIF_CFG_WD_FLD_LARB4_AXI_ASIF_CFG_WD	mt8167/dispsys/ddp_reg.h	1612;"	d
LAYER_2D	include/mtkfb.h	/^	LAYER_2D = 0,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_SBS_0	include/mtkfb.h	/^	LAYER_3D_SBS_0 = 0x1,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_SBS_180	include/mtkfb.h	/^	LAYER_3D_SBS_180 = 0x3,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_SBS_270	include/mtkfb.h	/^	LAYER_3D_SBS_270 = 0x4,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_SBS_90	include/mtkfb.h	/^	LAYER_3D_SBS_90 = 0x2,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_TAB_0	include/mtkfb.h	/^	LAYER_3D_TAB_0 = 0x10,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_TAB_180	include/mtkfb.h	/^	LAYER_3D_TAB_180 = 0x30,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_TAB_270	include/mtkfb.h	/^	LAYER_3D_TAB_270 = 0x40,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_3D_TAB_90	include/mtkfb.h	/^	LAYER_3D_TAB_90 = 0x20,$/;"	e	enum:MTK_FB_LAYER_TYPE
LAYER_NORMAL_BUFFER	include/mtkfb.h	/^	LAYER_NORMAL_BUFFER = 0,$/;"	e	enum:MTK_FB_OVL_LAYER_SECURE_MODE
LAYER_PROTECTED_BUFFER	include/mtkfb.h	/^	LAYER_PROTECTED_BUFFER = 2,$/;"	e	enum:MTK_FB_OVL_LAYER_SECURE_MODE
LAYER_SECURE_BUFFER	include/mtkfb.h	/^	LAYER_SECURE_BUFFER = 1,$/;"	e	enum:MTK_FB_OVL_LAYER_SECURE_MODE
LAYER_SECURE_BUFFER_WITH_ALIGN	include/mtkfb.h	/^	LAYER_SECURE_BUFFER_WITH_ALIGN = 0x10001,	\/* the higher 16 bits =1 for adding 64 bytes alignment *\/$/;"	e	enum:MTK_FB_OVL_LAYER_SECURE_MODE
LCD_BASE	mt8167/dispsys/ddp_dpi.c	60;"	d	file:
LCD_BASE	mt8167/dispsys/ddp_dpi.c	61;"	d	file:
LCD_IF_ALL	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_ALL = 0xFF,$/;"	e	enum:LCD_IF_ID
LCD_IF_FMT_COLOR_ORDER	mt8167/dispsys/ddp_dpi.h	/^	enum LCD_IF_FMT_COLOR_ORDER {$/;"	g
LCD_IF_FMT_COLOR_ORDER_BGR	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FMT_COLOR_ORDER_BGR = 1,$/;"	e	enum:LCD_IF_FMT_COLOR_ORDER
LCD_IF_FMT_COLOR_ORDER_RGB	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FMT_COLOR_ORDER_RGB = 0,$/;"	e	enum:LCD_IF_FMT_COLOR_ORDER
LCD_IF_FMT_PADDING	mt8167/dispsys/ddp_dpi.h	/^	enum LCD_IF_FMT_PADDING {$/;"	g
LCD_IF_FMT_PADDING_ON_LSB	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FMT_PADDING_ON_LSB = 0,$/;"	e	enum:LCD_IF_FMT_PADDING
LCD_IF_FMT_PADDING_ON_MSB	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FMT_PADDING_ON_MSB = 1,$/;"	e	enum:LCD_IF_FMT_PADDING
LCD_IF_FMT_TRANS_SEQ	mt8167/dispsys/ddp_dpi.h	/^	enum LCD_IF_FMT_TRANS_SEQ {$/;"	g
LCD_IF_FMT_TRANS_SEQ_LSB_FIRST	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FMT_TRANS_SEQ_LSB_FIRST = 1,$/;"	e	enum:LCD_IF_FMT_TRANS_SEQ
LCD_IF_FMT_TRANS_SEQ_MSB_FIRST	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FMT_TRANS_SEQ_MSB_FIRST = 0,$/;"	e	enum:LCD_IF_FMT_TRANS_SEQ
LCD_IF_FORMAT	mt8167/dispsys/ddp_dpi.h	/^	enum LCD_IF_FORMAT {$/;"	g
LCD_IF_FORMAT_RGB332	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FORMAT_RGB332 = 0,$/;"	e	enum:LCD_IF_FORMAT
LCD_IF_FORMAT_RGB444	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FORMAT_RGB444 = 1,$/;"	e	enum:LCD_IF_FORMAT
LCD_IF_FORMAT_RGB565	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FORMAT_RGB565 = 2,$/;"	e	enum:LCD_IF_FORMAT
LCD_IF_FORMAT_RGB666	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FORMAT_RGB666 = 3,$/;"	e	enum:LCD_IF_FORMAT
LCD_IF_FORMAT_RGB888	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_FORMAT_RGB888 = 4,$/;"	e	enum:LCD_IF_FORMAT
LCD_IF_ID	mt8167/dispsys/ddp_dpi.h	/^	enum LCD_IF_ID {$/;"	g
LCD_IF_PARALLEL_0	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_PARALLEL_0 = 0,$/;"	e	enum:LCD_IF_ID
LCD_IF_PARALLEL_1	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_PARALLEL_1 = 1,$/;"	e	enum:LCD_IF_ID
LCD_IF_PARALLEL_2	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_PARALLEL_2 = 2,$/;"	e	enum:LCD_IF_ID
LCD_IF_SERIAL_0	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_SERIAL_0 = 3,$/;"	e	enum:LCD_IF_ID
LCD_IF_SERIAL_1	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_SERIAL_1 = 4,$/;"	e	enum:LCD_IF_ID
LCD_IF_WIDTH	mt8167/dispsys/ddp_dpi.h	/^	enum LCD_IF_WIDTH {$/;"	g
LCD_IF_WIDTH_16_BITS	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_WIDTH_16_BITS = 1,$/;"	e	enum:LCD_IF_WIDTH
LCD_IF_WIDTH_18_BITS	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_WIDTH_18_BITS = 3,$/;"	e	enum:LCD_IF_WIDTH
LCD_IF_WIDTH_24_BITS	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_WIDTH_24_BITS = 4,$/;"	e	enum:LCD_IF_WIDTH
LCD_IF_WIDTH_32_BITS	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_WIDTH_32_BITS = 5,$/;"	e	enum:LCD_IF_WIDTH
LCD_IF_WIDTH_8_BITS	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_WIDTH_8_BITS = 0,$/;"	e	enum:LCD_IF_WIDTH
LCD_IF_WIDTH_9_BITS	mt8167/dispsys/ddp_dpi.h	/^		LCD_IF_WIDTH_9_BITS = 2,$/;"	e	enum:LCD_IF_WIDTH
LCD_REG_CMD_ADDR	mt8167/dispsys/ddp_dpi.h	/^	struct LCD_REG_CMD_ADDR {$/;"	s
LCD_REG_DAT_ADDR	mt8167/dispsys/ddp_dpi.h	/^	struct LCD_REG_DAT_ADDR {$/;"	s
LCD_REG_WROI_CON	mt8167/dispsys/ddp_dpi.h	/^	struct LCD_REG_WROI_CON {$/;"	s
LCM_GET_DSI_CLK	common/fbconfig_kdebug.c	81;"	d	file:
LCM_GET_DSI_CLK_V2	common/fbconfig_kdebug.c	86;"	d	file:
LCM_GET_DSI_CONTINU	common/fbconfig_kdebug.c	80;"	d	file:
LCM_GET_DSI_LANE_NUM	common/fbconfig_kdebug.c	83;"	d	file:
LCM_GET_DSI_SSC	common/fbconfig_kdebug.c	85;"	d	file:
LCM_GET_DSI_TE	common/fbconfig_kdebug.c	84;"	d	file:
LCM_GET_DSI_TIMING	common/fbconfig_kdebug.c	82;"	d	file:
LCM_GET_ESD	common/fbconfig_kdebug.c	59;"	d	file:
LCM_GET_ESD_RET	common/fbconfig_kdebug.c	78;"	d	file:
LCM_GET_ID	common/fbconfig_kdebug.c	58;"	d	file:
LCM_REG_READ	include/fbconfig_kdebug.h	/^struct LCM_REG_READ {$/;"	s
LCM_TEST_DSI_CLK	common/fbconfig_kdebug.c	87;"	d	file:
LCM_TYPE_FB	include/fbconfig_kdebug.h	/^struct LCM_TYPE_FB {$/;"	s
LC_HSTX_CK_PAT	mt8167/dispsys/ddp_reg.h	/^	unsigned LC_HSTX_CK_PAT:8;$/;"	m	struct:DSI_PHY_LCPAT_REG
LC_HS_TX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned LC_HS_TX_EN:1;$/;"	m	struct:DSI_PHY_LCCON_REG
LC_ULPM_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned LC_ULPM_EN:1;$/;"	m	struct:DSI_PHY_LCCON_REG
LC_WAKEUP_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned LC_WAKEUP_EN:1;$/;"	m	struct:DSI_PHY_LCCON_REG
LINE_BUF_AUTO_CLR	common/od10/ddp_od_reg.h	381;"	d
LINE_COUNTER	mt8167/dispsys/ddp_reg.h	/^	unsigned LINE_COUNTER:22;$/;"	m	struct:DSI_STATE_DBG9_REG
LINE_END_DLY	common/od10/ddp_od_reg.h	405;"	d
LINE_SIZE	common/od10/ddp_od_reg.h	252;"	d
LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL	mt8167/videox/primary_display.c	8107;"	d	file:
LOCAL_TABLE_CURRENT_ROW	common/od10/ddp_od_reg.h	744;"	d
LOCAL_TABLE_DELAY	common/od10/ddp_od_reg.h	649;"	d
LOCAL_TABLE_DRAM_FSM	common/od10/ddp_od_reg.h	754;"	d
LOCAL_TABLE_READ_DRAM	common/od10/ddp_od_reg.h	743;"	d
LOCAL_TABLE_READ_DRAM_DONE	common/od10/ddp_od_reg.h	742;"	d
LOCAL_TABLE_TABLE_FSM	common/od10/ddp_od_reg.h	755;"	d
LOCA_TABLE_EN	common/od10/ddp_od_reg.h	640;"	d
LOGBUFFERSIZE	common/pwm10/ddp_pwm.c	392;"	d	file:
LOGGER_BUFFER_SIZE	mt8167/dispsys/display_recorder.c	1019;"	d	file:
LOG_BUFFER_SIZE	common/aal20/ddp_aal.c	335;"	d	file:
LOG_BUFFER_SIZE	common/aal30/ddp_aal.c	600;"	d	file:
LOG_INTERVAL_TH	common/aal20/ddp_aal.c	334;"	d	file:
LOG_INTERVAL_TH	common/aal30/ddp_aal.c	599;"	d	file:
LOG_TAG	common/rdma10/ddp_rdma.c	14;"	d	file:
LOG_TAG	common/rdma20/ddp_rdma.c	14;"	d	file:
LOG_TAG	common/wdma10/ddp_wdma.c	14;"	d	file:
LOG_TAG	common/wdma20/ddp_wdma.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_color_format.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_debug.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_dpi.c	54;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_dpi.c	55;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_drv.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_dsi.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_dump.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_info.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_irq.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_log.h	23;"	d
LOG_TAG	mt8167/dispsys/ddp_manager.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_met.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_mmp.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_ovl.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_path.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_rdma_ex.c	14;"	d	file:
LOG_TAG	mt8167/dispsys/ddp_wdma_ex.c	14;"	d	file:
LOG_TAG	mt8167/videox/mtk_mira.c	14;"	d	file:
LONG_PACKET_W	mt8167/dispsys/ddp_dsi.h	/^	LONG_PACKET_W = 2,$/;"	e	enum:DSI_INS_TYPE
LONG_PKT	mt8167/dispsys/ddp_reg.h	/^	unsigned LONG_PKT:1;$/;"	m	struct:DSI_VM_CMD_CON_REG
LOOSELY_PS_18BIT_RGB666	mt8167/dispsys/ddp_reg.h	/^	LOOSELY_PS_18BIT_RGB666 = 1,$/;"	e	enum:DSI_PS_TYPE
LOW_POWER	mt8167/dispsys/ddp_dsi.h	/^	LOW_POWER = 0,$/;"	e	enum:DSI_CMDQ_HS
LPDT_SYNC_ERR	mt8167/dispsys/ddp_reg.h	/^	unsigned LPDT_SYNC_ERR:1;$/;"	m	struct:DSI_STATUS_REG
LPX	include/fbconfig_kdebug.h	/^	LPX = 19,$/;"	e	enum:MIPI_SETTING_TYPE
LPX	mt8167/dispsys/ddp_reg.h	/^	unsigned char LPX;$/;"	m	struct:DSI_PHY_TIMCON0_REG
LRXTO_RST	mt8167/dispsys/ddp_reg.h	/^	unsigned LRXTO_RST:1;$/;"	m	struct:DSI_PHY_CON_REG
LSP_EN	mt8167/dispsys/ddp_drv.h	/^	unsigned int LSP_EN;$/;"	m	struct:DISPLAY_COLOR_REG
LSP_EN	mt8167/dispsys/ddp_drv.h	/^	unsigned int LSP_EN;$/;"	m	struct:DISPLAY_PQ_T
LT_BASE_ADDR	common/od10/ddp_od_reg.h	662;"	d
LT_BURST_LEN	common/od10/ddp_od_reg.h	663;"	d
LT_CLR_UNDERFLOW	common/od10/ddp_od_reg.h	664;"	d
LT_DONE_MASK_SEL	common/od10/ddp_od_reg.h	651;"	d
LT_DRAM_WAIT_SEL	common/od10/ddp_od_reg.h	650;"	d
LT_PAUSE_LEN	common/od10/ddp_od_reg.h	659;"	d
LT_RDRAM_X1	common/od10/ddp_od_reg.h	665;"	d
LT_READ_NEW_TABLE	common/od10/ddp_od_reg.h	643;"	d
LT_USE_PCID	common/od10/ddp_od_reg.h	642;"	d
LUT_FLD_GAMMA_LUT_B	mt8167/dispsys/ddp_reg.h	1903;"	d
LUT_FLD_GAMMA_LUT_G	mt8167/dispsys/ddp_reg.h	1902;"	d
LUT_FLD_GAMMA_LUT_R	mt8167/dispsys/ddp_reg.h	1901;"	d
LVDSRX_FIFO_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSRX_FIFO_EN:1;$/;"	m	struct:LVDS_REG_OUT_CTRL
LVDSTX_ANA_BIAS_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_BIAS_EN:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_BIAS_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_BIAS_SEL:2;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_CTL1	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t LVDSTX_ANA_CTL1;	\/* 0000 *\/$/;"	m	struct:LVDS_ANA_REGS
LVDSTX_ANA_CTL2	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_ANA_REG_CTL2 LVDSTX_ANA_CTL2;	\/* 0004 *\/$/;"	m	struct:LVDS_ANA_REGS	typeref:struct:LVDS_ANA_REGS::LVDS_ANA_REG_CTL2
LVDSTX_ANA_CTL3	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_ANA_REG_CTL3 LVDSTX_ANA_CTL3;	\/* 0008 *\/$/;"	m	struct:LVDS_ANA_REGS	typeref:struct:LVDS_ANA_REGS::LVDS_ANA_REG_CTL3
LVDSTX_ANA_CTL4	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t LVDSTX_ANA_CTL4;	\/* 000C *\/$/;"	m	struct:LVDS_ANA_REGS
LVDSTX_ANA_CTL5	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t LVDSTX_ANA_CTL5;	\/* 0010 *\/$/;"	m	struct:LVDS_ANA_REGS
LVDSTX_ANA_DRV_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_DRV_EN:5;$/;"	m	struct:LVDS_ANA_REG_CTL3
LVDSTX_ANA_EXT_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_EXT_EN:5;$/;"	m	struct:LVDS_ANA_REG_CTL3
LVDSTX_ANA_IMP_TEST_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_IMP_TEST_EN:5;$/;"	m	struct:LVDS_ANA_REG_CTL3
LVDSTX_ANA_LDO_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_LDO_EN:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_NSRC	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_NSRC:4;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_PSRC	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_PSRC:4;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_R_TERM	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_R_TERM:2;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_SEL_CKTST	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SEL_CKTST:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_SEL_MERGE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SEL_MERGE:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_SER_ABEDG_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SER_ABEDG_EN:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_SER_ABIST_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SER_ABIST_EN:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_SER_BIST_TOG	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SER_BIST_TOG:1;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_SER_CLKDIG_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SER_CLKDIG_INV:1;$/;"	m	struct:LVDS_ANA_REG_CTL3
LVDSTX_ANA_SER_DIN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SER_DIN:10;$/;"	m	struct:LVDS_ANA_REG_CTL3
LVDSTX_ANA_SER_DIN_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_SER_DIN_SEL:1;$/;"	m	struct:LVDS_ANA_REG_CTL3
LVDSTX_ANA_TVCM	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_TVCM:4;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_ANA_TVO	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDSTX_ANA_TVO:4;$/;"	m	struct:LVDS_ANA_REG_CTL2
LVDSTX_IsEnabled	mt8167/dispsys/ddp_dpi.c	/^int LVDSTX_IsEnabled(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
LVDS_ANA_Init	mt8167/dispsys/ddp_dpi.c	/^void LVDS_ANA_Init(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
LVDS_ANA_REG	mt8167/dispsys/ddp_dpi.c	/^struct LVDS_ANA_REGS *LVDS_ANA_REG;$/;"	v	typeref:struct:LVDS_ANA_REGS
LVDS_ANA_REGS	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_ANA_REGS {$/;"	s
LVDS_ANA_REG_CTL2	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_ANA_REG_CTL2 {$/;"	s
LVDS_ANA_REG_CTL3	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_ANA_REG_CTL3 {$/;"	s
LVDS_B_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_B_SEL LVDS_B_SEL;	\/* 0014 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_B_SEL
LVDS_CH_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_CH_SWAP LVDS_CH_SWAP;	\/* 001C *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_CH_SWAP
LVDS_CLK_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_CLK_CTRL LVDS_CLK_CTRL;	\/* 0020 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_CLK_CTRL
LVDS_CRC_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_CRC_CTRL LVDS_CRC_CTRL;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_CRC_CTRL
LVDS_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_CNTL LVDS_CTRL;	\/* 0008 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_CNTL
LVDS_DATA_SRC	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_DATA_SRC LVDS_DATA_SRC;	\/* 0004 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_DATA_SRC
LVDS_DIG_Init	mt8167/dispsys/ddp_dpi.c	/^void LVDS_DIG_Init(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
LVDS_DIG_RST	mt8167/dispsys/ddp_dpi.c	/^void LVDS_DIG_RST(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
LVDS_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_EN:1;$/;"	m	struct:LVDS_REG_OUT_CTRL
LVDS_FMTCTRL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_FMTCNTL LVDS_FMTCTRL;	\/* 0000 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_FMTCNTL
LVDS_G_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_G_SEL LVDS_G_SEL;	\/* 0010 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_G_SEL
LVDS_OUT_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_OUT_CTRL LVDS_OUT_CTRL;	\/* 0018 *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_OUT_CTRL
LVDS_OUT_FIFO_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_OUT_FIFO_EN:1;$/;"	m	struct:LVDS_REG_OUT_CTRL
LVDS_PATN_ACTIVE	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_PATN_ACTIVE LVDS_PATN_ACTIVE;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_PATN_ACTIVE
LVDS_PATN_START	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_PATN_START LVDS_PATN_START;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_PATN_START
LVDS_PATN_TOTAL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_PATN_TOTAL LVDS_PATN_TOTAL;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_PATN_TOTAL
LVDS_PATN_WIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_PATN_WIDTH LVDS_PATN_WIDTH;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_PATN_WIDTH
LVDS_PLL_Init	mt8167/dispsys/ddp_dpi.c	/^void LVDS_PLL_Init(enum DISP_MODULE_ENUM module, void *cmdq_handle, uint32_t PLL_CLK, uint32_t SSC_range,$/;"	f
LVDS_REG_B_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_B_SEL {$/;"	s
LVDS_REG_CH_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_CH_SWAP {$/;"	s
LVDS_REG_CLK_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_CLK_CTRL {$/;"	s
LVDS_REG_CNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_CNTL {$/;"	s
LVDS_REG_CRC_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_CRC_CTRL {$/;"	s
LVDS_REG_DATA_SRC	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_DATA_SRC {$/;"	s
LVDS_REG_FMTCNTL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_FMTCNTL {$/;"	s
LVDS_REG_G_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_G_SEL {$/;"	s
LVDS_REG_OUT_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_OUT_CTRL {$/;"	s
LVDS_REG_PATN_ACTIVE	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_PATN_ACTIVE {$/;"	s
LVDS_REG_PATN_START	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_PATN_START {$/;"	s
LVDS_REG_PATN_TOTAL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_PATN_TOTAL {$/;"	s
LVDS_REG_PATN_WIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_PATN_WIDTH {$/;"	s
LVDS_REG_RGCHL_SRC0	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RGCHL_SRC0 {	\/*10BIT LVDS *\/$/;"	s
LVDS_REG_RGCHL_SRC1	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RGCHL_SRC1 {	\/*10BIT LVDS *\/$/;"	s
LVDS_REG_RGCRC_STATU	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RGCRC_STATU {$/;"	s
LVDS_REG_RGPAT_EDGE	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RGPAT_EDGE {$/;"	s
LVDS_REG_RGPAT_SRC	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RGPAT_SRC {$/;"	s
LVDS_REG_RGTST_PAT	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RGTST_PAT {$/;"	s
LVDS_REG_RG_CLK	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RG_CLK {$/;"	s
LVDS_REG_RG_MON	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_RG_MON {$/;"	s
LVDS_REG_R_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_R_SEL {$/;"	s
LVDS_REG_SOFT_RESET	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_REG_SOFT_RESET {$/;"	s
LVDS_RGCHL_SCR0	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RGCHL_SRC0 LVDS_RGCHL_SCR0;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RGCHL_SRC0
LVDS_RGCHL_SCR1	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RGCHL_SRC1 LVDS_RGCHL_SCR1;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RGCHL_SRC1
LVDS_RGCRC_STATU	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RGCRC_STATU LVDS_RGCRC_STATU;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RGCRC_STATU
LVDS_RGPAT_EDGE	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RGPAT_EDGE LVDS_RGPAT_EDGE;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RGPAT_EDGE
LVDS_RGPAT_SRC	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RGPAT_SRC LVDS_RGPAT_SRC;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RGPAT_SRC
LVDS_RGTST_PAT	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RGTST_PAT LVDS_RGTST_PAT;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RGTST_PAT
LVDS_RG_CLK	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RG_CLK LVDS_RG_CLK;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RG_CLK
LVDS_RG_MON	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_RG_MON LVDS_RG_MON;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_RG_MON
LVDS_R_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_R_SEL LVDS_R_SEL;	\/* 000C *\/$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_R_SEL
LVDS_SOFT_RESET	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_REG_SOFT_RESET LVDS_SOFT_RESET;$/;"	m	struct:LVDS_TX_REGS	typeref:struct:LVDS_TX_REGS::LVDS_REG_SOFT_RESET
LVDS_TX_21EDG	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned LVDS_TX_21EDG	: 1;$/;"	m	struct:LVDS_VPLL_REG_CTL3
LVDS_TX_21LEV	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned LVDS_TX_21LEV	: 1;$/;"	m	struct:LVDS_VPLL_REG_CTL3
LVDS_TX_51EDG	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned LVDS_TX_51EDG	: 1;$/;"	m	struct:LVDS_VPLL_REG_CTL3
LVDS_TX_51LEV	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned LVDS_TX_51LEV	: 1;$/;"	m	struct:LVDS_VPLL_REG_CTL3
LVDS_TX_REG	mt8167/dispsys/ddp_dpi.c	/^struct LVDS_TX_REGS *LVDS_TX_REG;$/;"	v	typeref:struct:LVDS_TX_REGS
LVDS_TX_REGS	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_TX_REGS {$/;"	s
LVDS_VPLL_BLP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_BLP:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_BP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_BP:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_BR	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_BR:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_CLK_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_CLK_SEL:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_CTL1	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_VPLL_REG_CTL1 LVDS_VPLL_CTL1;	\/* 0014 *\/$/;"	m	struct:LVDS_ANA_REGS	typeref:struct:LVDS_ANA_REGS::LVDS_VPLL_REG_CTL1
LVDS_VPLL_CTL2	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_VPLL_REG_CTL2 LVDS_VPLL_CTL2;	\/* 0018 *\/$/;"	m	struct:LVDS_ANA_REGS	typeref:struct:LVDS_ANA_REGS::LVDS_VPLL_REG_CTL2
LVDS_VPLL_DDSFBK_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_DDSFBK_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_DIVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_DIVEN:3;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_FBKDIV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_FBKDIV:7;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_FBKSEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_FBKSEL:2;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_LVDS_DPIX_DIV2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_LVDS_DPIX_DIV2:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_LVDS_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_LVDS_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_LVROD_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_LVROD_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_MONCK_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_MONCK_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_MONREF_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_MONREF_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_MONVC_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_MONVC_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_POSDIV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_POSDIV:2;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_PREDIV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_PREDIV:2;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_REG_CTL1	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_VPLL_REG_CTL1 {$/;"	s
LVDS_VPLL_REG_CTL2	mt8167/dispsys/ddp_dpi_reg.h	/^	struct LVDS_VPLL_REG_CTL2 {$/;"	s
LVDS_VPLL_REG_CTL3	mt8167/dispsys/ddp_dpi_reg.h	/^struct LVDS_VPLL_REG_CTL3 {$/;"	s
LVDS_VPLL_RESERVE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_RESERVE:2;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_RESERVE1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_RESERVE1:3;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_RST_DLY	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_RST_DLY:2;$/;"	m	struct:LVDS_VPLL_REG_CTL1
LVDS_VPLL_TTLDIV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_TTLDIV:2;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_TTL_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_TTL_EN:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_TXDIV1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_TXDIV1:2;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_TXDIV2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_TXDIV2:2;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_TXSEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_TXSEL:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
LVDS_VPLL_VCO_DIV_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned LVDS_VPLL_VCO_DIV_SEL:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
L_CON_FLD_AEN	mt8167/dispsys/ddp_reg.h	2213;"	d
L_CON_FLD_APHA	mt8167/dispsys/ddp_reg.h	2214;"	d
L_CON_FLD_BTSW	mt8167/dispsys/ddp_reg.h	2208;"	d
L_CON_FLD_CFMT	mt8167/dispsys/ddp_reg.h	2210;"	d
L_CON_FLD_HORI_FLIP	mt8167/dispsys/ddp_reg.h	2211;"	d
L_CON_FLD_LARC	mt8167/dispsys/ddp_reg.h	2206;"	d
L_CON_FLD_MTX	mt8167/dispsys/ddp_reg.h	2209;"	d
L_CON_FLD_RGB_SWAP	mt8167/dispsys/ddp_reg.h	2207;"	d
L_CON_FLD_SKEN	mt8167/dispsys/ddp_reg.h	2205;"	d
L_CON_FLD_VIRTICAL_FLIP	mt8167/dispsys/ddp_reg.h	2212;"	d
L_PITCH_FLD_LSP	mt8167/dispsys/ddp_reg.h	2216;"	d
L_PITCH_FLD_SUR_ALFA	mt8167/dispsys/ddp_reg.h	2217;"	d
Layer	mt8167/videox/debug.h	/^	mmp_event Layer[4];$/;"	m	struct:MTKFB_MMP_Events_t
LayerDump	mt8167/videox/debug.h	/^	mmp_event LayerDump;$/;"	m	struct:MTKFB_MMP_Events_t
LayerInfo	mt8167/videox/debug.h	/^	mmp_event LayerInfo[4];$/;"	m	struct:MTKFB_MMP_Events_t
Lx_ULPM_AS_Lo	mt8167/dispsys/ddp_reg.h	/^	unsigned Lx_ULPM_AS_Lo:1;$/;"	m	struct:DSI_PHY_LD0CON_REG
MAGIC_CODE	mt8167/videox/disp_helper.c	34;"	d	file:
MAKE_DDP_IRQ_BIT	mt8167/dispsys/ddp_manager.h	29;"	d
MAKE_DISP_FORMAT_ID	include/disp_session.h	23;"	d
MAKE_DISP_FORMAT_ID	include/disp_svp.h	25;"	d
MAKE_DISP_SESSION	include/disp_session.h	27;"	d
MAKE_MTK_FB_FORMAT_ID	include/mtkfb_info.h	74;"	d
MAKE_TWO_RGB565_COLOR	mt8167/videox/disp_assert_layer.c	49;"	d	file:
MAKE_TWO_RGB565_COLOR	mt8167/videox/mtkfb_console.c	46;"	d	file:
MANU_CPR	common/od10/ddp_od_reg.h	183;"	d
MASKREG32	mt8167/dispsys/ddp_dpi.h	32;"	d
MATRIX_BIT	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_BIT:2;$/;"	m	struct:DPI_REG_MATRIX_SET
MATRIX_C00	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C00:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET0
MATRIX_C01	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C01:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET0
MATRIX_C02	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C02:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET1
MATRIX_C10	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C10:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET1
MATRIX_C11	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C11:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET2
MATRIX_C12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C12:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET2
MATRIX_C20	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C20:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET3
MATRIX_C21	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C21:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET3
MATRIX_C22	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_C22:13;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET4
MATRIX_COEF_00	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_COEF_00 MATRIX_COEF_00;	\/* 00b8*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_COEF_00
MATRIX_COEF_00	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_00:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_00
MATRIX_COEF_01	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_01:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_00
MATRIX_COEF_02	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_COEF_02 MATRIX_COEF_02;	\/* 00bc*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_COEF_02
MATRIX_COEF_02	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_02:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_02
MATRIX_COEF_10	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_10:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_02
MATRIX_COEF_11	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_COEF_11 MATRIX_COEF_11;	\/* 00c0*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_COEF_11
MATRIX_COEF_11	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_11:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_11
MATRIX_COEF_12	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_12:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_11
MATRIX_COEF_20	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_COEF_20 MATRIX_COEF_20;	\/* 00c4*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_COEF_20
MATRIX_COEF_20	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_20:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_20
MATRIX_COEF_21	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_21:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_20
MATRIX_COEF_22	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_COEF_22 MATRIX_COEF_22;	\/* 00c8*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_COEF_22
MATRIX_COEF_22	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_COEF_22:13;$/;"	m	struct:DPI_REG_MATRIX_COEF_22
MATRIX_IN_OFFSET_0	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_IN_OFFSET_0 MATRIX_IN_OFFSET_0;	\/* 00cc*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_IN_OFFSET_0
MATRIX_IN_OFFSET_0	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_IN_OFFSET_0:9;$/;"	m	struct:DPI_REG_MATRIX_IN_OFFSET_0
MATRIX_IN_OFFSET_1	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_IN_OFFSET_1:9;$/;"	m	struct:DPI_REG_MATRIX_IN_OFFSET_0
MATRIX_IN_OFFSET_2	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_IN_OFFSET_2 MATRIX_IN_OFFSET_2;	\/* 00d0*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_IN_OFFSET_2
MATRIX_IN_OFFSET_2	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_IN_OFFSET_2:9;$/;"	m	struct:DPI_REG_MATRIX_IN_OFFSET_2
MATRIX_IN_OFFSET_2	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_IN_OFFSET_2:9;$/;"	m	struct:DPI_REG_MATRIX_OUT_OFFSET_2
MATRIX_OUT_OFFSET_0	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_OUT_OFFSET_0 MATRIX_OUT_OFFSET_0;	\/* 00d4*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_OUT_OFFSET_0
MATRIX_OUT_OFFSET_0	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_OUT_OFFSET_0:9;$/;"	m	struct:DPI_REG_MATRIX_OUT_OFFSET_0
MATRIX_OUT_OFFSET_1	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned MATRIX_OUT_OFFSET_1:9;$/;"	m	struct:DPI_REG_MATRIX_OUT_OFFSET_0
MATRIX_OUT_OFFSET_2	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_OUT_OFFSET_2 MATRIX_OUT_OFFSET_2;	\/* 00d8*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_OUT_OFFSET_2
MATRIX_POST_ADD_0	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_POST_ADD_0:13;$/;"	m	struct:DPI_REG_MATRIX_POSTADD_SET0
MATRIX_POST_ADD_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_POST_ADD_1:13;$/;"	m	struct:DPI_REG_MATRIX_POSTADD_SET0
MATRIX_POST_ADD_2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_POST_ADD_2:13;$/;"	m	struct:DPI_REG_MATRIX_POSTADD_SET1
MATRIX_PRE_ADD_0	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_PRE_ADD_0:9;$/;"	m	struct:DPI_REG_MATRIX_PREADD_SET0
MATRIX_PRE_ADD_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_PRE_ADD_1:9;$/;"	m	struct:DPI_REG_MATRIX_PREADD_SET0
MATRIX_PRE_ADD_2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MATRIX_PRE_ADD_2:9;$/;"	m	struct:DPI_REG_MATRIX_PREADD_SET1
MATRIX_SET	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_MATRIX_SET MATRIX_SET;	\/* 00b4*\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_MATRIX_SET
MAX	include/DpDataType.h	24;"	d
MAX	include/fbconfig_kdebug.h	/^	MAX = 0XFF,$/;"	e	enum:MIPI_SETTING_TYPE
MAXTRIX_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned MAXTRIX_EN:1;$/;"	m	struct:DPI_REG_CNTL
MAX_DBG_INDENT_LEVEL	mt8167/videox/debug.h	75;"	d
MAX_DBG_MESSAGES	mt8167/videox/debug.h	77;"	d
MAX_DISP_CLK_CNT	mt8167/dispsys/ddp_drv.h	/^	MAX_DISP_CLK_CNT$/;"	e	enum:eDDP_CLK_ID
MAX_INIT_CNT	mt8167/videox/disp_lcm.c	29;"	d	file:
MAX_INPUT_CONFIG	include/disp_svp.h	211;"	d
MAX_INPUT_CONFIG	include/disp_svp.h	24;"	d
MAX_INSTRUCTION	include/fbconfig_kdebug.h	31;"	d
MAX_LCM_NUMBER	mt8167/videox/disp_lcm.h	18;"	d
MAX_OVL_LAYERS	mt8167/dispsys/ddp_met.c	35;"	d	file:
MAX_PATH_NUM	mt8167/dispsys/ddp_met.c	32;"	d	file:
MAX_RTN_SIZE	mt8167/dispsys/ddp_reg.h	/^	unsigned MAX_RTN_SIZE:4;$/;"	m	struct:DSI_TXRX_CTRL_REG
MAX_SCE_TABLE_SIZE	common/color20/ddp_color.h	44;"	d
MAX_SESSION_COUNT	mt8167/videox/disp_drv_platform.h	176;"	d
MAX_SIZE	mt8167/videox/disp_lcm.c	189;"	d	file:
MCLK_EN	common/od10/ddp_od_reg.h	388;"	d
MDP_COLOR_CAP	mt8167/dispsys/ddp_drv.h	/^struct MDP_COLOR_CAP {$/;"	s
MDP_COLOR_PA_BASE	common/color20/ddp_color.c	1001;"	d	file:
MDP_COLOR_PA_BASE	common/color20/ddp_color.c	999;"	d	file:
MDP_DL_READY_0_FLD_MDP_DL_READY_0	mt8167/dispsys/ddp_reg.h	1669;"	d
MDP_DL_VALID_0_FLD_MDP_DL_VALID_0	mt8167/dispsys/ddp_reg.h	1668;"	d
MDP_HDR_OFFSET	common/color20/ddp_color.c	1018;"	d	file:
MDP_PRZ0_MOUT_EN_FLD_MDP_PRZ0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1568;"	d
MDP_PRZ0_SEL_IN_FLD_MDP_PRZ0_SEL_IN	mt8167/dispsys/ddp_reg.h	1576;"	d
MDP_PRZ1_MOUT_EN_FLD_MDP_PRZ1_MOUT_EN	mt8167/dispsys/ddp_reg.h	1569;"	d
MDP_PRZ1_SEL_IN_FLD_MDP_PRZ1_SEL_IN	mt8167/dispsys/ddp_reg.h	1577;"	d
MDP_RDMA0_MOUT_EN_FLD_MDP_RDMA0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1567;"	d
MDP_RDMA0_PA_BASE	common/color20/ddp_color.c	1016;"	d	file:
MDP_RSZ0_PA_BASE	common/color20/ddp_color.c	1007;"	d	file:
MDP_RSZ1_PA_BASE	common/color20/ddp_color.c	1009;"	d	file:
MDP_RSZ2_PA_BASE	common/color20/ddp_color.c	1011;"	d	file:
MDP_TDSHP0_MOUT_EN_FLD_MDP_TDSHP0_MOUT_EN	mt8167/dispsys/ddp_reg.h	1570;"	d
MDP_TDSHP0_SEL_IN_FLD_MDP_TDSHP0_SEL_IN	mt8167/dispsys/ddp_reg.h	1578;"	d
MDP_TDSHP_REG	mt8167/dispsys/ddp_drv.h	/^struct MDP_TDSHP_REG {$/;"	s
MDP_WDMA0_SEL_IN_FLD_MDP_WDMA0_SEL_IN	mt8167/dispsys/ddp_reg.h	1579;"	d
MDP_WROT0_SEL_IN_FLD_MDP_WROT0_SEL_IN	mt8167/dispsys/ddp_reg.h	1580;"	d
MEM_CON_FLD_MEM_MODE_HORI_BLOCK_NUM	mt8167/dispsys/ddp_reg.h	2300;"	d
MEM_CON_FLD_MEM_MODE_INPUT_COSITE	mt8167/dispsys/ddp_reg.h	2301;"	d
MEM_CON_FLD_MEM_MODE_INPUT_FORMAT	mt8167/dispsys/ddp_reg.h	2304;"	d
MEM_CON_FLD_MEM_MODE_INPUT_SWAP	mt8167/dispsys/ddp_reg.h	2303;"	d
MEM_CON_FLD_MEM_MODE_INPUT_UPSAMPLE	mt8167/dispsys/ddp_reg.h	2302;"	d
MEM_CON_FLD_MEM_MODE_TILE_EN	mt8167/dispsys/ddp_reg.h	2306;"	d
MEM_CON_FLD_MEM_MODE_TILE_INTERLACE	mt8167/dispsys/ddp_reg.h	2305;"	d
MEM_GMC_SETTING_0_FLD_PRE_ULTRA_THRESHOLD_HIGH_OFS	mt8167/dispsys/ddp_reg.h	2308;"	d
MEM_GMC_SETTING_0_FLD_PRE_ULTRA_THRESHOLD_LOW_OFS	mt8167/dispsys/ddp_reg.h	2310;"	d
MEM_GMC_SETTING_0_FLD_ULTRA_THRESHOLD_HIGH_OFS	mt8167/dispsys/ddp_reg.h	2309;"	d
MEM_GMC_SETTING_0_FLD_ULTRA_THRESHOLD_LOW	mt8167/dispsys/ddp_reg.h	2311;"	d
MEM_GMC_SETTING_1_FLD_ISSUE_REQ_THRESHOLD	mt8167/dispsys/ddp_reg.h	2314;"	d
MEM_SLOW_CON_FLD_MEM_MODE_SLOW_COUNT	mt8167/dispsys/ddp_reg.h	2312;"	d
MEM_SLOW_CON_FLD_MEM_MODE_SLOW_EN	mt8167/dispsys/ddp_reg.h	2313;"	d
MEM_SRC_PITCH_FLD_MEM_MODE_SRC_PITCH	mt8167/dispsys/ddp_reg.h	2307;"	d
MEM_START_ADDR_FLD_MEM_MODE_START_ADDR	mt8167/dispsys/ddp_reg.h	2336;"	d
MERGE_RGB_LUT_EN	common/od10/ddp_od_reg.h	208;"	d
METHOD_BUS_TURN_AROUND	mt8167/dispsys/ddp_dsi.h	63;"	d
METHOD_NONCONTINUOUS_CLK	mt8167/dispsys/ddp_dsi.h	62;"	d
MFC_BG_COLOR	mt8167/videox/mtkfb_console.c	32;"	d	file:
MFC_BPP	mt8167/videox/mtkfb_console.c	28;"	d	file:
MFC_CHECK_RET	mt8167/videox/mtkfb_console.h	23;"	d
MFC_CONTEXT	mt8167/videox/mtkfb_console.h	/^struct MFC_CONTEXT {$/;"	s
MFC_Close	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_Close(MFC_HANDLE handle)$/;"	f
MFC_FG_COLOR	mt8167/videox/mtkfb_console.c	31;"	d	file:
MFC_FONT	mt8167/videox/mtkfb_console.c	34;"	d	file:
MFC_FONT_DATA	mt8167/videox/mtkfb_console.c	37;"	d	file:
MFC_FONT_HEIGHT	mt8167/videox/mtkfb_console.c	36;"	d	file:
MFC_FONT_WIDTH	mt8167/videox/mtkfb_console.c	35;"	d	file:
MFC_Get_Cursor_Offset	mt8167/videox/mtkfb_console.c	/^uint32_t MFC_Get_Cursor_Offset(MFC_HANDLE handle)$/;"	f
MFC_HANDLE	mt8167/videox/mtkfb_console.h	39;"	d
MFC_HEIGHT	mt8167/videox/mtkfb_console.c	27;"	d	file:
MFC_LowMemory_Printf	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_LowMemory_Printf(MFC_HANDLE handle, const char *str,$/;"	f
MFC_Open	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_Open(MFC_HANDLE *handle, void *fb_addr,$/;"	f
MFC_Open_Ex	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_Open_Ex(MFC_HANDLE *handle, void *fb_addr,$/;"	f
MFC_PITCH	mt8167/videox/mtkfb_console.c	29;"	d	file:
MFC_Print	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_Print(MFC_HANDLE handle, const char *str)$/;"	f
MFC_ROW_FIRST	mt8167/videox/mtkfb_console.c	40;"	d	file:
MFC_ROW_LAST	mt8167/videox/mtkfb_console.c	42;"	d	file:
MFC_ROW_SECOND	mt8167/videox/mtkfb_console.c	41;"	d	file:
MFC_ROW_SIZE	mt8167/videox/mtkfb_console.c	39;"	d	file:
MFC_ResetCursor	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_ResetCursor(MFC_HANDLE handle)$/;"	f
MFC_SCROLL_SIZE	mt8167/videox/mtkfb_console.c	44;"	d	file:
MFC_SIZE	mt8167/videox/mtkfb_console.c	43;"	d	file:
MFC_STATUS	mt8167/videox/mtkfb_console.h	/^enum MFC_STATUS {$/;"	g
MFC_STATUS_FATAL_ERROR	mt8167/videox/mtkfb_console.h	/^	MFC_STATUS_FATAL_ERROR = -5,$/;"	e	enum:MFC_STATUS
MFC_STATUS_INVALID_ARGUMENT	mt8167/videox/mtkfb_console.h	/^	MFC_STATUS_INVALID_ARGUMENT = -1,$/;"	e	enum:MFC_STATUS
MFC_STATUS_LOCK_FAIL	mt8167/videox/mtkfb_console.h	/^	MFC_STATUS_LOCK_FAIL = -4,$/;"	e	enum:MFC_STATUS
MFC_STATUS_NOT_IMPLEMENTED	mt8167/videox/mtkfb_console.h	/^	MFC_STATUS_NOT_IMPLEMENTED = -2,$/;"	e	enum:MFC_STATUS
MFC_STATUS_OK	mt8167/videox/mtkfb_console.h	/^	MFC_STATUS_OK = 0,$/;"	e	enum:MFC_STATUS
MFC_STATUS_OUT_OF_MEMORY	mt8167/videox/mtkfb_console.h	/^	MFC_STATUS_OUT_OF_MEMORY = -3,$/;"	e	enum:MFC_STATUS
MFC_SetColor	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_SetColor(MFC_HANDLE handle, unsigned int fg_color, unsigned int bg_color)$/;"	f
MFC_SetMem	mt8167/videox/mtkfb_console.c	/^enum MFC_STATUS MFC_SetMem(MFC_HANDLE handle, const char *str, uint32_t color)$/;"	f
MFC_WIDTH	mt8167/videox/mtkfb_console.c	26;"	d	file:
MFG_APB_TX_CON_FLD_MFG_APB_COUNTER_EN	mt8167/dispsys/ddp_reg.h	1557;"	d
MFG_APB_TX_CON_FLD_MFG_APB_ERR_ADDR	mt8167/dispsys/ddp_reg.h	1564;"	d
MHL	include/mtkfb_info.h	/^	MHL,$/;"	e	enum:MTKFB_DISPIF_TYPE
MIN	include/DpDataType.h	28;"	d
MIPITX_BASE	mt8167/dispsys/ddp_reg.h	1032;"	d
MIPITX_DSI0_CLOCK_LANE	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_CLOCK_LANE_REG MIPITX_DSI0_CLOCK_LANE;	\/* 0004 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_CLOCK_LANE_REG
MIPITX_DSI0_CON	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_TOP_CON_REG MIPITX_DSI0_CON;	\/* 0000 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_TOP_CON_REG
MIPITX_DSI0_DATA_LANE0	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_DATA_LANE0_REG MIPITX_DSI0_DATA_LANE0;	\/* 0008 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_DATA_LANE0_REG
MIPITX_DSI0_DATA_LANE1	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_DATA_LANE1_REG MIPITX_DSI0_DATA_LANE1;	\/* 000C *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_DATA_LANE1_REG
MIPITX_DSI0_DATA_LANE2	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_DATA_LANE2_REG MIPITX_DSI0_DATA_LANE2;	\/* 0010 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_DATA_LANE2_REG
MIPITX_DSI0_DATA_LANE3	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_DATA_LANE3_REG MIPITX_DSI0_DATA_LANE3;	\/* 0014 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_DATA_LANE3_REG
MIPITX_DSI_BG_CON	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_BG_CON_REG MIPITX_DSI_BG_CON;	\/* 0044 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_BG_CON_REG
MIPITX_DSI_BG_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_BG_CON_REG {$/;"	s
MIPITX_DSI_CLOCK_LANE_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_CLOCK_LANE_REG {$/;"	s
MIPITX_DSI_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_CON_REG {$/;"	s
MIPITX_DSI_DATA_LANE0_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_DATA_LANE0_REG {$/;"	s
MIPITX_DSI_DATA_LANE1_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_DATA_LANE1_REG {$/;"	s
MIPITX_DSI_DATA_LANE2_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_DATA_LANE2_REG {$/;"	s
MIPITX_DSI_DATA_LANE3_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_DATA_LANE3_REG {$/;"	s
MIPITX_DSI_DBG_CON	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_DBG_CON_REG MIPITX_DSI_DBG_CON;	\/* 0090 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_DBG_CON_REG
MIPITX_DSI_DBG_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_DBG_CON_REG {$/;"	s
MIPITX_DSI_GPIO_EN	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_GPIO_EN_REG MIPITX_DSI_GPIO_EN;	\/* 0074 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_GPIO_EN_REG
MIPITX_DSI_GPIO_EN_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_GPIO_EN_REG {$/;"	s
MIPITX_DSI_GPIO_OUT	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_GPIO_OUT_REG MIPITX_DSI_GPIO_OUT;	\/* 0078 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_GPIO_OUT_REG
MIPITX_DSI_GPIO_OUT_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_GPIO_OUT_REG {$/;"	s
MIPITX_DSI_PHY_SEL	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PHY_SEL_REG	MIPITX_DSI_PHY_SEL;	\/* 007C *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PHY_SEL_REG
MIPITX_DSI_PHY_SEL_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PHY_SEL_REG {$/;"	s
MIPITX_DSI_PLL_CHG	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_CHG_REG MIPITX_DSI_PLL_CHG;	\/* 0060 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_CHG_REG
MIPITX_DSI_PLL_CHG_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_CHG_REG {$/;"	s
MIPITX_DSI_PLL_CON0	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_CON0_REG MIPITX_DSI_PLL_CON0;	\/* 0050 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_CON0_REG
MIPITX_DSI_PLL_CON0_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_CON0_REG {$/;"	s
MIPITX_DSI_PLL_CON1	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_CON1_REG MIPITX_DSI_PLL_CON1;	\/* 0054 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_CON1_REG
MIPITX_DSI_PLL_CON1_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_CON1_REG {$/;"	s
MIPITX_DSI_PLL_CON2	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_CON2_REG MIPITX_DSI_PLL_CON2;	\/* 0058 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_CON2_REG
MIPITX_DSI_PLL_CON2_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_CON2_REG {$/;"	s
MIPITX_DSI_PLL_CON3	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_CON3_REG MIPITX_DSI_PLL_CON3;	\/* 005C *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_CON3_REG
MIPITX_DSI_PLL_CON3_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_CON3_REG {$/;"	s
MIPITX_DSI_PLL_PWR	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_PWR_REG MIPITX_DSI_PLL_PWR;	\/* 0068 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_PWR_REG
MIPITX_DSI_PLL_PWR_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_PWR_REG {$/;"	s
MIPITX_DSI_PLL_TOP	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_PLL_TOP_REG MIPITX_DSI_PLL_TOP;	\/* 0064 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_PLL_TOP_REG
MIPITX_DSI_PLL_TOP_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_PLL_TOP_REG {$/;"	s
MIPITX_DSI_RGS	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_RGS_REG MIPITX_DSI_RGS;	\/* 0070 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_RGS_REG
MIPITX_DSI_RGS_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_RGS_REG {$/;"	s
MIPITX_DSI_SW_CTRL	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_SW_CTRL_REG MIPITX_DSI_SW_CTRL;	\/* 0080 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_SW_CTRL_REG
MIPITX_DSI_SW_CTRL_CON0	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_SW_CTRL_CON0_REG MIPITX_DSI_SW_CTRL_CON0;	\/* 0084 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_SW_CTRL_CON0_REG
MIPITX_DSI_SW_CTRL_CON0_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_SW_CTRL_CON0_REG {$/;"	s
MIPITX_DSI_SW_CTRL_CON1	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_SW_CTRL_CON1_REG MIPITX_DSI_SW_CTRL_CON1;	\/* 0088 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_SW_CTRL_CON1_REG
MIPITX_DSI_SW_CTRL_CON1_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_SW_CTRL_CON1_REG {$/;"	s
MIPITX_DSI_SW_CTRL_CON2_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_SW_CTRL_CON2_REG {$/;"	s
MIPITX_DSI_SW_CTRL_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_SW_CTRL_REG {$/;"	s
MIPITX_DSI_TOP_CON	mt8167/dispsys/ddp_reg.h	/^	struct MIPITX_DSI_TOP_CON_REG MIPITX_DSI_TOP_CON;	\/* 0040 *\/$/;"	m	struct:DSI_PHY_REGS	typeref:struct:DSI_PHY_REGS::MIPITX_DSI_TOP_CON_REG
MIPITX_DSI_TOP_CON_REG	mt8167/dispsys/ddp_reg.h	/^struct MIPITX_DSI_TOP_CON_REG {$/;"	s
MIPITX_INREG32	mt8167/dispsys/ddp_dsi.c	127;"	d	file:
MIPITX_INREG32	mt8167/dispsys/ddp_dsi.c	159;"	d	file:
MIPITX_IsEnabled	mt8167/dispsys/ddp_dsi.c	/^int MIPITX_IsEnabled(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq)$/;"	f
MIPITX_MASKREG32	mt8167/dispsys/ddp_dsi.c	157;"	d	file:
MIPITX_MASKREG32	mt8167/dispsys/ddp_dsi.c	185;"	d	file:
MIPITX_OUTREG32	mt8167/dispsys/ddp_dsi.c	138;"	d	file:
MIPITX_OUTREG32	mt8167/dispsys/ddp_dsi.c	168;"	d	file:
MIPITX_OUTREGBIT	mt8167/dispsys/ddp_dsi.c	145;"	d	file:
MIPITX_OUTREGBIT	mt8167/dispsys/ddp_dsi.c	175;"	d	file:
MIPITX_Write60384	mt8167/dispsys/ddp_dsi.c	91;"	d	file:
MIPI_CLK_V2	include/fbconfig_kdebug.h	/^struct MIPI_CLK_V2 {$/;"	s
MIPI_SETTING_TYPE	include/fbconfig_kdebug.h	/^enum MIPI_SETTING_TYPE {$/;"	g
MIPI_SET_CC	common/fbconfig_kdebug.c	69;"	d	file:
MIPI_SET_CLK	common/fbconfig_kdebug.c	65;"	d	file:
MIPI_SET_CLK_V2	common/fbconfig_kdebug.c	71;"	d	file:
MIPI_SET_LANE	common/fbconfig_kdebug.c	66;"	d	file:
MIPI_SET_SSC	common/fbconfig_kdebug.c	70;"	d	file:
MIPI_SET_TIMING	common/fbconfig_kdebug.c	67;"	d	file:
MIPI_SET_VM	common/fbconfig_kdebug.c	68;"	d	file:
MIPI_TIMING	include/fbconfig_kdebug.h	/^struct MIPI_TIMING {$/;"	s
MIPI_TX_DBG_OUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_DBG_OUT_EN:1;$/;"	m	struct:MIPITX_DSI_DBG_CON_REG
MIPI_TX_DBG_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_DBG_SEL:2;$/;"	m	struct:MIPITX_DSI_DBG_CON_REG
MIPI_TX_LPRX_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_LPRX_SEL:3;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
MIPI_TX_PHY0_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_PHY0_SEL:3;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
MIPI_TX_PHY1_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_PHY1_SEL:3;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
MIPI_TX_PHY2_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_PHY2_SEL:3;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
MIPI_TX_PHY3_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_PHY3_SEL:3;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
MIPI_TX_PHYC_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned MIPI_TX_PHYC_SEL:3;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
MIPI_TX_REG_BASE	mt8167/dispsys/ddp_reg.h	967;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	100;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	76;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	78;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	80;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	82;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	84;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	86;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	88;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	90;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	92;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	94;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	96;"	d
MIRAVISION_HW_VERSION	common/color20/ddp_color.h	98;"	d
MIRAVISION_HW_VERSION_MASK	common/color20/ddp_color.h	68;"	d
MIRAVISION_HW_VERSION_SHIFT	common/color20/ddp_color.h	71;"	d
MIRAVISION_SW_FEATURE_AAL	common/color20/ddp_color.h	105;"	d
MIRAVISION_SW_FEATURE_MASK	common/color20/ddp_color.h	70;"	d
MIRAVISION_SW_FEATURE_PQDS	common/color20/ddp_color.h	106;"	d
MIRAVISION_SW_FEATURE_SHIFT	common/color20/ddp_color.h	73;"	d
MIRAVISION_SW_FEATURE_VIDEO_DC	common/color20/ddp_color.h	104;"	d
MIRAVISION_SW_VERSION	common/color20/ddp_color.h	103;"	d
MIRAVISION_SW_VERSION_MASK	common/color20/ddp_color.h	69;"	d
MIRAVISION_SW_VERSION_SHIFT	common/color20/ddp_color.h	72;"	d
MIRAVISION_VERSION	common/color20/ddp_color.h	108;"	d
MIX_MODE	mt8167/dispsys/ddp_reg.h	/^	unsigned MIX_MODE:1;$/;"	m	struct:DSI_MODE_CTRL_REG
MJC_APB_TX_CON_FLD_MJC_APB_COUNTER_EN	mt8167/dispsys/ddp_reg.h	1559;"	d
ML_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ML_SWAP:5;$/;"	m	struct:LVDS_REG_CH_SWAP
MMSYS_CG_CLR0_FLD_CG0	mt8167/dispsys/ddp_reg.h	1591;"	d
MMSYS_CG_CLR1_FLD_CG0	mt8167/dispsys/ddp_reg.h	1594;"	d
MMSYS_CG_CON0_FLD_CG0	mt8167/dispsys/ddp_reg.h	1589;"	d
MMSYS_CG_CON1_FLD_CG1	mt8167/dispsys/ddp_reg.h	1592;"	d
MMSYS_CG_SET0_FLD_CG0	mt8167/dispsys/ddp_reg.h	1590;"	d
MMSYS_CG_SET1_FLD_CG1	mt8167/dispsys/ddp_reg.h	1593;"	d
MMSYS_DEBUG_OUT_SEL_FLD_MMSYS_DEBUG_OUT_SEL	mt8167/dispsys/ddp_reg.h	1661;"	d
MMSYS_DUMMY0_FLD_MMSYS_DUMMY0	mt8167/dispsys/ddp_reg.h	1662;"	d
MMSYS_DUMMY1_FLD_MMSYS_DUMMY1	mt8167/dispsys/ddp_reg.h	1663;"	d
MMSYS_DUMMY2_FLD_MMSYS_DUMMY2	mt8167/dispsys/ddp_reg.h	1664;"	d
MMSYS_DUMMY3_FLD_MMSYS_DUMMY3	mt8167/dispsys/ddp_reg.h	1665;"	d
MMSYS_HW_DCM_DIS0_FLD_DCM_DIS0	mt8167/dispsys/ddp_reg.h	1595;"	d
MMSYS_HW_DCM_DIS1_FLD_DCM_DIS1	mt8167/dispsys/ddp_reg.h	1598;"	d
MMSYS_HW_DCM_DIS_CLR0_FLD_DCM_DIS0	mt8167/dispsys/ddp_reg.h	1597;"	d
MMSYS_HW_DCM_DIS_CLR0_FLD_DCM_DIS1	mt8167/dispsys/ddp_reg.h	1600;"	d
MMSYS_HW_DCM_DIS_SET0_FLD_DCM_DIS0	mt8167/dispsys/ddp_reg.h	1596;"	d
MMSYS_HW_DCM_DIS_SET0_FLD_DCM_DIS1	mt8167/dispsys/ddp_reg.h	1599;"	d
MMSYS_INSTA_FLD_MMSYS_INSTA	mt8167/dispsys/ddp_reg.h	1556;"	d
MMSYS_INTEN_FLD_MMSYS_INTEN	mt8167/dispsys/ddp_reg.h	1555;"	d
MMSYS_LCM_RST_B_FLD_LCM_RST_B	mt8167/dispsys/ddp_reg.h	1603;"	d
MMSYS_MBIST_BSEL0_FLD_MDP_RDMA_MBIST_BSEL	mt8167/dispsys/ddp_reg.h	1641;"	d
MMSYS_MBIST_BSEL0_FLD_MDP_TDSHP_MBIST_BSEL	mt8167/dispsys/ddp_reg.h	1640;"	d
MMSYS_MBIST_BSEL0_FLD_MDP_WROT_MBIST_BSEL	mt8167/dispsys/ddp_reg.h	1642;"	d
MMSYS_MBIST_BSEL1_FLD_DISP_UFOE_MBIST_BSEL	mt8167/dispsys/ddp_reg.h	1645;"	d
MMSYS_MBIST_BSEL1_FLD_MDP_RSZ0_MBIST_BSEL	mt8167/dispsys/ddp_reg.h	1643;"	d
MMSYS_MBIST_BSEL1_FLD_MDP_RSZ1_MBIST_BSEL	mt8167/dispsys/ddp_reg.h	1644;"	d
MMSYS_MBIST_CON_FLD_MMSYS_MBIST_BACKGROUND	mt8167/dispsys/ddp_reg.h	1629;"	d
MMSYS_MBIST_CON_FLD_MMSYS_MBIST_DEBUG	mt8167/dispsys/ddp_reg.h	1632;"	d
MMSYS_MBIST_CON_FLD_MMSYS_MBIST_FAILOUT_SEL	mt8167/dispsys/ddp_reg.h	1633;"	d
MMSYS_MBIST_CON_FLD_MMSYS_MBIST_RSTB	mt8167/dispsys/ddp_reg.h	1630;"	d
MMSYS_MBIST_CON_FLD_MMSYS_MBIST_SCANOUT_SEL	mt8167/dispsys/ddp_reg.h	1631;"	d
MMSYS_MBIST_DONE_FLD_MMSYS_MBIST_DONE	mt8167/dispsys/ddp_reg.h	1634;"	d
MMSYS_MBIST_FAIL0_FLD_MMSYS_MBIST_FAIL0	mt8167/dispsys/ddp_reg.h	1637;"	d
MMSYS_MBIST_FAIL1_FLD_MMSYS_MBIST_FAIL1	mt8167/dispsys/ddp_reg.h	1638;"	d
MMSYS_MBIST_FAIL2_FLD_MMSYS_MBIST_FAIL2	mt8167/dispsys/ddp_reg.h	1639;"	d
MMSYS_MBIST_HOLDB_FLD_MMSYS_MBIST_HOLDB	mt8167/dispsys/ddp_reg.h	1635;"	d
MMSYS_MBIST_MODE_FLD_MMSYS_MBIST_MODE	mt8167/dispsys/ddp_reg.h	1636;"	d
MMSYS_MEM_DELSEL0_FLD_MDP_RDMA_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1647;"	d
MMSYS_MEM_DELSEL0_FLD_MDP_RSZ_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1646;"	d
MMSYS_MEM_DELSEL1_FLD_MDP_TDSHP_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1650;"	d
MMSYS_MEM_DELSEL1_FLD_MDP_WDMA_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1649;"	d
MMSYS_MEM_DELSEL1_FLD_MDP_WROT_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1648;"	d
MMSYS_MEM_DELSEL2_FLD_DISP_GAMM_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1656;"	d
MMSYS_MEM_DELSEL2_FLD_DISP_OVL_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1653;"	d
MMSYS_MEM_DELSEL2_FLD_DISP_RDMA_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1654;"	d
MMSYS_MEM_DELSEL2_FLD_DISP_UFOE_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1657;"	d
MMSYS_MEM_DELSEL2_FLD_DISP_WDMA_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1655;"	d
MMSYS_MEM_DELSEL3_FLD_DSI_MEM_DELSEL	mt8167/dispsys/ddp_reg.h	1659;"	d
MMSYS_MISC_FLD_SMI_LARB0_TEST_MODE	mt8167/dispsys/ddp_reg.h	1588;"	d
MMSYS_MOUT_RST_FLD_MMSYS_MOUT_RST	mt8167/dispsys/ddp_reg.h	1575;"	d
MMSYS_SW0_RST_B_FLD_SW0_RST_B	mt8167/dispsys/ddp_reg.h	1601;"	d
MMSYS_SW1_RST_B_FLD_SW1_RST_B	mt8167/dispsys/ddp_reg.h	1602;"	d
MMSYS_TO_MFG_TX_ERROR	mt8167/dispsys/ddp_reg.h	1560;"	d
MMSYS_TO_MJC_TX_ERROR	mt8167/dispsys/ddp_reg.h	1561;"	d
MM_VDEC_SLICE_CFG_FLD_MM_VDEC_SLICE_CFG_RD	mt8167/dispsys/ddp_reg.h	1605;"	d
MM_VDEC_SLICE_CFG_FLD_MM_VDEC_SLICE_CFG_WD	mt8167/dispsys/ddp_reg.h	1604;"	d
MODE	mt8167/dispsys/ddp_reg.h	/^	unsigned MODE:2;$/;"	m	struct:DSI_MODE_CTRL_REG
MOD_FLD_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	1992;"	d
MOD_FLD_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	1997;"	d
MOD_FLD_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	2002;"	d
MOD_FLD_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	2007;"	d
MOD_FLD_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	2012;"	d
MOD_FLD_MUTEX0_MOD	mt8167/dispsys/ddp_reg.h	2017;"	d
MON_DATA_SEL	common/od10/ddp_od_reg.h	331;"	d
MON_TIM_SEL	common/od10/ddp_od_reg.h	332;"	d
MOTION_THR	common/od10/ddp_od_reg.h	41;"	d
MOT_DEBUG	common/od10/ddp_od_reg.h	697;"	d
MSG	mt8167/videox/debug.h	133;"	d
MSG	mt8167/videox/debug.h	151;"	d
MSG_FUNC_ENTER	mt8167/videox/debug.h	139;"	d
MSG_FUNC_ENTER	mt8167/videox/debug.h	152;"	d
MSG_FUNC_LEAVE	mt8167/videox/debug.h	140;"	d
MSG_FUNC_LEAVE	mt8167/videox/debug.h	153;"	d
MSG_LOG	common/pwm10/ddp_pwm.c	/^	MSG_LOG,$/;"	e	enum:PWM_LOG_TYPE	file:
MTKFB	mt8167/videox/debug.h	/^	mmp_event MTKFB;$/;"	m	struct:MTKFB_MMP_Events_t
MTKFB_ACTIVE	include/mtkfb.h	/^	MTKFB_ACTIVE = 100$/;"	e	enum:mtkfb_state
MTKFB_AEE_LAYER_EXIST	include/mtkfb.h	71;"	d
MTKFB_AOD_DOZE	include/mtkfb.h	/^	MTKFB_AOD_DOZE = 0,$/;"	e	enum:mtkfb_aod_power_mode
MTKFB_AOD_DOZE_SUSPEND	include/mtkfb.h	/^	MTKFB_AOD_DOZE_SUSPEND,$/;"	e	enum:mtkfb_aod_power_mode
MTKFB_AOD_POWER_MODE_ERROR	include/mtkfb.h	/^	MTKFB_AOD_POWER_MODE_ERROR$/;"	e	enum:mtkfb_aod_power_mode
MTKFB_BOOTANIMATION	include/mtkfb.h	108;"	d
MTKFB_CAPTURE_FRAMEBUFFER	include/mtkfb.h	43;"	d
MTKFB_CAPTURE_VIDEOBUFFER	include/mtkfb.h	98;"	d
MTKFB_CHANGE_UPDATESPEED	include/mtkfb.h	66;"	d
MTKFB_CONFIG_IMMEDIATE_UPDATE	include/mtkfb.h	44;"	d
MTKFB_DBG_EVT_ARGU	mt8167/videox/debug.h	128;"	d
MTKFB_DBG_EVT_FUNC	mt8167/videox/debug.h	127;"	d
MTKFB_DBG_EVT_INFO	mt8167/videox/debug.h	129;"	d
MTKFB_DBG_EVT_MASK	mt8167/videox/debug.h	131;"	d
MTKFB_DBG_EVT_NONE	mt8167/videox/debug.h	126;"	d
MTKFB_DEBUG_FS_CAPTURE_LAYER_CONTENT_SUPPORT	mt8167/videox/debug.c	64;"	d	file:
MTKFB_DISABLED	include/mtkfb.h	/^	MTKFB_DISABLED = 0,$/;"	e	enum:mtkfb_state
MTKFB_DISPIF_DEVICE_TYPE	include/mtkfb_info.h	/^enum MTKFB_DISPIF_DEVICE_TYPE {$/;"	g
MTKFB_DISPIF_EPD	include/mtkfb_info.h	/^	MTKFB_DISPIF_EPD,$/;"	e	enum:MTKFB_DISPIF_DEVICE_TYPE
MTKFB_DISPIF_FORMAT	include/mtkfb_info.h	/^enum MTKFB_DISPIF_FORMAT {$/;"	g
MTKFB_DISPIF_HDMI	include/mtkfb_info.h	/^	MTKFB_DISPIF_HDMI,$/;"	e	enum:MTKFB_DISPIF_DEVICE_TYPE
MTKFB_DISPIF_MODE	include/mtkfb_info.h	/^enum MTKFB_DISPIF_MODE {$/;"	g
MTKFB_DISPIF_PRIMARY_LCD	include/mtkfb_info.h	/^	MTKFB_DISPIF_PRIMARY_LCD = 0,$/;"	e	enum:MTKFB_DISPIF_DEVICE_TYPE
MTKFB_DISPIF_TYPE	include/mtkfb_info.h	/^enum MTKFB_DISPIF_TYPE {$/;"	g
MTKFB_DRIVER	include/mtkfb.h	332;"	d
MTKFB_ERROR_INDEX_UPDATE_TIMEOUT	include/mtkfb.h	82;"	d
MTKFB_ERROR_INDEX_UPDATE_TIMEOUT_AEE	include/mtkfb.h	83;"	d
MTKFB_ERROR_IS_EARLY_SUSPEND	include/mtkfb.h	31;"	d
MTKFB_FACTORY_AUTO_TEST	include/mtkfb.h	73;"	d
MTKFB_FBLAYER_ENABLE	include/mtkfb.h	49;"	d
MTKFB_FENCE_ERR	common/mtkfb_fence.c	46;"	d	file:
MTKFB_FENCE_LOG	common/mtkfb_fence.c	41;"	d	file:
MTKFB_FENCE_LOG_D	common/mtkfb_fence.c	47;"	d	file:
MTKFB_FENCE_LOG_D_IF	common/mtkfb_fence.c	48;"	d	file:
MTKFB_FM_NOTIFY_FREQ	include/mtkfb.h	113;"	d
MTKFB_FUNC	common/mtkfb.c	123;"	d	file:
MTKFB_FUNC	mt8167/videox/mtkfb.c	126;"	d	file:
MTKFB_GETFPS	include/mtkfb.h	109;"	d
MTKFB_GETVFRAMEPHYSICAL	include/mtkfb.h	94;"	d
MTKFB_GET_CURR_UPDATESPEED	include/mtkfb.h	64;"	d
MTKFB_GET_DEFAULT_UPDATESPEED	include/mtkfb.h	63;"	d
MTKFB_GET_DISPLAY_IF_INFORMATION	include/mtkfb.h	69;"	d
MTKFB_GET_FRAMEBUFFER_MVA	include/mtkfb.h	74;"	d
MTKFB_GET_INTERFACE_TYPE	include/mtkfb.h	67;"	d
MTKFB_GET_MAX_DISPLAY_COUNT	include/mtkfb.h	118;"	d
MTKFB_GET_OVERLAY_LAYER_COUNT	include/mtkfb.h	96;"	d
MTKFB_GET_OVERLAY_LAYER_INFO	include/mtkfb.h	72;"	d
MTKFB_GET_POWERSTATE	include/mtkfb.h	68;"	d
MTKFB_GET_VIDEOLAYER_SIZE	include/mtkfb.h	97;"	d
MTKFB_IS_TV_CABLE_PLUG_IN	include/mtkfb.h	105;"	d
MTKFB_LAYER_CONFIG_DIRTY	include/mtkfb.h	/^enum MTKFB_LAYER_CONFIG_DIRTY {$/;"	g
MTKFB_LAYER_DBG_OPTIONS	mt8167/videox/debug.c	/^struct MTKFB_LAYER_DBG_OPTIONS {$/;"	s	file:
MTKFB_LAYER_ENABLE_DIRTY	include/mtkfb.h	/^	MTKFB_LAYER_ENABLE_DIRTY = (1 << 0),$/;"	e	enum:MTKFB_LAYER_CONFIG_DIRTY
MTKFB_LAYER_FORMAT_DIRTY	include/mtkfb.h	/^	MTKFB_LAYER_FORMAT_DIRTY = (1 << 1),$/;"	e	enum:MTKFB_LAYER_CONFIG_DIRTY
MTKFB_LAYER_SET_DIRTY	include/mtkfb.h	/^	MTKFB_LAYER_SET_DIRTY = (1 << 2),$/;"	e	enum:MTKFB_LAYER_CONFIG_DIRTY
MTKFB_LOCK_FRONT_BUFFER	include/mtkfb.h	50;"	d
MTKFB_LOG	common/mtkfb.c	110;"	d	file:
MTKFB_LOG	mt8167/videox/mtkfb.c	113;"	d	file:
MTKFB_LOG_DBG	common/mtkfb.c	117;"	d	file:
MTKFB_LOG_DBG	mt8167/videox/mtkfb.c	120;"	d	file:
MTKFB_MAX_DISPLAY_COUNT	include/mtkfb_info.h	/^	MTKFB_MAX_DISPLAY_COUNT$/;"	e	enum:MTKFB_DISPIF_DEVICE_TYPE
MTKFB_META_RESTORE_SCREEN	include/mtkfb.h	81;"	d
MTKFB_META_SHOW_BOOTLOGO	include/mtkfb.h	86;"	d
MTKFB_MMP_Events	mt8167/videox/debug.c	/^struct MTKFB_MMP_Events_t MTKFB_MMP_Events;$/;"	v	typeref:struct:MTKFB_MMP_Events_t
MTKFB_MMP_Events_t	mt8167/videox/debug.h	/^extern struct MTKFB_MMP_Events_t {$/;"	s
MTKFB_POWEROFF	include/mtkfb.h	53;"	d
MTKFB_POWERON	include/mtkfb.h	52;"	d
MTKFB_PREPARE_OVERLAY_BUFFER	include/mtkfb.h	56;"	d
MTKFB_QUEUE_OVERLAY_CONFIG	include/mtkfb.h	38;"	d
MTKFB_REGISTER_OVERLAYBUFFER	include/mtkfb.h	46;"	d
MTKFB_RESET_UPDATESPEED	include/mtkfb.h	114;"	d
MTKFB_SET_AOD_POWER_MODE	include/mtkfb.h	78;"	d
MTKFB_SET_COMPOSING3D	include/mtkfb.h	59;"	d
MTKFB_SET_FB_LAYER_SECURE	include/mtkfb.h	119;"	d
MTKFB_SET_MULTIPLE_LAYERS	include/mtkfb.h	45;"	d
MTKFB_SET_ORIENTATION	include/mtkfb.h	48;"	d
MTKFB_SET_OVERLAY_LAYER	include/mtkfb.h	40;"	d
MTKFB_SET_S3D_FTM	include/mtkfb.h	60;"	d
MTKFB_SET_UI_LAYER_ALPHA	include/mtkfb.h	115;"	d
MTKFB_SET_UI_LAYER_SRCKEY	include/mtkfb.h	116;"	d
MTKFB_SET_VIDEO_LAYERS	include/mtkfb.h	42;"	d
MTKFB_SLT_AUTO_CAPTURE	include/mtkfb.h	75;"	d
MTKFB_SUSPENDED	include/mtkfb.h	/^	MTKFB_SUSPENDED = 99,$/;"	e	enum:mtkfb_state
MTKFB_TRIG_OVERLAY_OUT	include/mtkfb.h	41;"	d
MTKFB_TV_LEAVE_VIDEO_PLAYBACK_MODE	include/mtkfb.h	103;"	d
MTKFB_TV_POST_VIDEO_BUFFER	include/mtkfb.h	102;"	d
MTKFB_UNLOCK_FRONT_BUFFER	include/mtkfb.h	51;"	d
MTKFB_UNREGISTER_OVERLAYBUFFER	include/mtkfb.h	47;"	d
MTKFB_VSYNC	include/mtkfb.h	110;"	d
MTKFB_VSYNC_DEVNAME	include/mtkfb_vsync.h	18;"	d
MTKFB_VSYNC_IOCTL	include/mtkfb_vsync.h	28;"	d
MTKFB_VSYNC_IOCTL_MAGIC	include/mtkfb_vsync.h	20;"	d
MTKFB_VSYNC_SOURCE_EPD	include/mtkfb_vsync.h	/^	MTKFB_VSYNC_SOURCE_EPD = 2,$/;"	e	enum:vsync_src
MTKFB_VSYNC_SOURCE_HDMI	include/mtkfb_vsync.h	/^	MTKFB_VSYNC_SOURCE_HDMI = 1,$/;"	e	enum:vsync_src
MTKFB_VSYNC_SOURCE_LCM	include/mtkfb_vsync.h	/^	MTKFB_VSYNC_SOURCE_LCM = 0,$/;"	e	enum:vsync_src
MTKFB_WAIT_OVERLAY_READY	include/mtkfb.h	95;"	d
MTK_DISP_MODE	include/mtkfb.h	/^enum MTK_DISP_MODE {$/;"	g
MTK_DISP_SESSION	include/mtkfb.h	/^enum MTK_DISP_SESSION {			\/* map sessions to scenairos in kernel driver *\/$/;"	g
MTK_FB_ALIGNMENT	common/mtkfb_dummy.c	54;"	d	file:
MTK_FB_ALIGNMENT	mt8167/videox/disp_drv_platform.h	135;"	d
MTK_FB_ALIGNMENT	mt8167/videox/disp_drv_platform.h	137;"	d
MTK_FB_ALIGNMENT	mtdummy/mtkfb.c	54;"	d	file:
MTK_FB_BPP	common/mtkfb.c	/^static u32 MTK_FB_BPP;$/;"	v	file:
MTK_FB_BPP	common/mtkfb_dummy.c	/^static u32 MTK_FB_BPP;$/;"	v	file:
MTK_FB_BPP	mt8167/videox/mtkfb.c	/^static u32 MTK_FB_BPP;$/;"	v	file:
MTK_FB_BPP	mtdummy/mtkfb.c	/^static u32 MTK_FB_BPP;$/;"	v	file:
MTK_FB_BYPP	common/mtkfb.c	96;"	d	file:
MTK_FB_BYPP	common/mtkfb_dummy.c	64;"	d	file:
MTK_FB_BYPP	mt8167/videox/mtkfb.c	99;"	d	file:
MTK_FB_BYPP	mtdummy/mtkfb.c	64;"	d	file:
MTK_FB_DFO_DISABLE	mt8167/videox/disp_drv_platform.h	125;"	d
MTK_FB_ESD_ENABLE	mt8167/videox/disp_drv_platform.h	64;"	d
MTK_FB_FORMAT	include/mtkfb_info.h	/^enum MTK_FB_FORMAT {$/;"	g
MTK_FB_FORMAT_ABGR8888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_ABGR8888 = MAKE_MTK_FB_FORMAT_ID(5, 4),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_ARGB8888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_ARGB8888 = MAKE_MTK_FB_FORMAT_ID(4, 4),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_BGR888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_BGR888 = MAKE_MTK_FB_FORMAT_ID(3, 3),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_BGRA8888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_BGRA8888 = MAKE_MTK_FB_FORMAT_ID(13, 4),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_BPP_MASK	include/mtkfb_info.h	/^	MTK_FB_FORMAT_BPP_MASK = 0xFF,$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_RGB565	include/mtkfb_info.h	/^	MTK_FB_FORMAT_RGB565 = MAKE_MTK_FB_FORMAT_ID(1, 2),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_RGB888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_RGB888 = MAKE_MTK_FB_FORMAT_ID(2, 3),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_RGBA8888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_RGBA8888 = MAKE_MTK_FB_FORMAT_ID(12, 4),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_UNKNOWN	include/mtkfb_info.h	/^	MTK_FB_FORMAT_UNKNOWN = 0,$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_UYVY	include/mtkfb_info.h	/^	MTK_FB_FORMAT_UYVY = MAKE_MTK_FB_FORMAT_ID(9, 2),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_XBGR8888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_XBGR8888 = MAKE_MTK_FB_FORMAT_ID(8, 4),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_XRGB8888	include/mtkfb_info.h	/^	MTK_FB_FORMAT_XRGB8888 = MAKE_MTK_FB_FORMAT_ID(7, 4),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_YUV420_P	include/mtkfb_info.h	/^	MTK_FB_FORMAT_YUV420_P = MAKE_MTK_FB_FORMAT_ID(10, 2),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_YUV422	include/mtkfb_info.h	/^	MTK_FB_FORMAT_YUV422 = MAKE_MTK_FB_FORMAT_ID(6, 2),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_FORMAT_YUY2	include/mtkfb_info.h	/^	MTK_FB_FORMAT_YUY2 = MAKE_MTK_FB_FORMAT_ID(11, 2),$/;"	e	enum:MTK_FB_FORMAT
MTK_FB_INVALID_FENCE_FD	common/mtkfb_fence.h	29;"	d
MTK_FB_INVALID_ION_FD	common/mtkfb_fence.h	28;"	d
MTK_FB_ION_SUPPORT	mt8167/videox/disp_drv_platform.h	69;"	d
MTK_FB_KERNEL_NO_ION_FD	common/mtkfb_fence.h	31;"	d
MTK_FB_LAYER_TYPE	include/mtkfb.h	/^enum MTK_FB_LAYER_TYPE {$/;"	g
MTK_FB_LINE	common/mtkfb.c	97;"	d	file:
MTK_FB_LINE	common/mtkfb_dummy.c	65;"	d	file:
MTK_FB_LINE	mt8167/videox/mtkfb.c	100;"	d	file:
MTK_FB_LINE	mtdummy/mtkfb.c	65;"	d	file:
MTK_FB_NO_ION_FD	common/mtkfb_fence.c	77;"	d	file:
MTK_FB_NO_ION_FD	include/mtkfb.h	24;"	d
MTK_FB_NO_USE_LAEYR_ID	include/mtkfb.h	25;"	d
MTK_FB_ORIENTATION	include/mtkfb.h	/^enum MTK_FB_ORIENTATION {$/;"	g
MTK_FB_ORIENTATION_0	include/mtkfb.h	/^	MTK_FB_ORIENTATION_0 = 0,$/;"	e	enum:MTK_FB_ORIENTATION
MTK_FB_ORIENTATION_180	include/mtkfb.h	/^	MTK_FB_ORIENTATION_180 = 2,$/;"	e	enum:MTK_FB_ORIENTATION
MTK_FB_ORIENTATION_270	include/mtkfb.h	/^	MTK_FB_ORIENTATION_270 = 3,$/;"	e	enum:MTK_FB_ORIENTATION
MTK_FB_ORIENTATION_90	include/mtkfb.h	/^	MTK_FB_ORIENTATION_90 = 1,$/;"	e	enum:MTK_FB_ORIENTATION
MTK_FB_OVL_LAYER_SECURE_MODE	include/mtkfb.h	/^enum MTK_FB_OVL_LAYER_SECURE_MODE {$/;"	g
MTK_FB_PAGES	common/mtkfb.c	/^static u32 MTK_FB_PAGES;$/;"	v	file:
MTK_FB_PAGES	common/mtkfb_dummy.c	/^static u32 MTK_FB_PAGES;$/;"	v	file:
MTK_FB_PAGES	mt8167/videox/mtkfb.c	/^static u32 MTK_FB_PAGES;$/;"	v	file:
MTK_FB_PAGES	mtdummy/mtkfb.c	/^static u32 MTK_FB_PAGES;$/;"	v	file:
MTK_FB_RDMA1_SUPPORT	mt8167/videox/disp_drv_platform.h	191;"	d
MTK_FB_SIZE	common/mtkfb.c	98;"	d	file:
MTK_FB_SIZE	common/mtkfb_dummy.c	66;"	d	file:
MTK_FB_SIZE	mt8167/videox/mtkfb.c	101;"	d	file:
MTK_FB_SIZE	mtdummy/mtkfb.c	66;"	d	file:
MTK_FB_SIZEV	common/mtkfb.c	100;"	d	file:
MTK_FB_SIZEV	common/mtkfb_dummy.c	68;"	d	file:
MTK_FB_SIZEV	mt8167/videox/mtkfb.c	103;"	d	file:
MTK_FB_SIZEV	mtdummy/mtkfb.c	68;"	d	file:
MTK_FB_SODI_SUPPORT	mt8167/videox/disp_drv_platform.h	52;"	d
MTK_FB_TV_FMT_RGB565	include/mtkfb.h	/^	MTK_FB_TV_FMT_RGB565 = 0,$/;"	e	enum:MTK_FB_TV_SRC_FORMAT
MTK_FB_TV_FMT_UYUV422	include/mtkfb.h	/^	MTK_FB_TV_FMT_UYUV422 = 2,$/;"	e	enum:MTK_FB_TV_SRC_FORMAT
MTK_FB_TV_FMT_YUV420_BLK	include/mtkfb.h	/^	MTK_FB_TV_FMT_YUV420_BLK = 3,$/;"	e	enum:MTK_FB_TV_SRC_FORMAT
MTK_FB_TV_FMT_YUV420_SEQ	include/mtkfb.h	/^	MTK_FB_TV_FMT_YUV420_SEQ = 1,$/;"	e	enum:MTK_FB_TV_SRC_FORMAT
MTK_FB_TV_SRC_FORMAT	include/mtkfb.h	/^enum MTK_FB_TV_SRC_FORMAT {$/;"	g
MTK_FB_TV_SYSTEM	include/mtkfb.h	/^enum MTK_FB_TV_SYSTEM {$/;"	g
MTK_FB_TV_SYSTEM_NTSC	include/mtkfb.h	/^	MTK_FB_TV_SYSTEM_NTSC = 0,$/;"	e	enum:MTK_FB_TV_SYSTEM
MTK_FB_TV_SYSTEM_PAL	include/mtkfb.h	/^	MTK_FB_TV_SYSTEM_PAL = 1,$/;"	e	enum:MTK_FB_TV_SYSTEM
MTK_FB_XRES	common/mtkfb.c	/^static u32 MTK_FB_XRES;$/;"	v	file:
MTK_FB_XRES	common/mtkfb_dummy.c	/^static u32 MTK_FB_XRES;$/;"	v	file:
MTK_FB_XRES	mt8167/videox/mtkfb.c	/^static u32 MTK_FB_XRES;$/;"	v	file:
MTK_FB_XRES	mtdummy/mtkfb.c	/^static u32 MTK_FB_XRES;$/;"	v	file:
MTK_FB_XRESV	common/mtkfb.c	94;"	d	file:
MTK_FB_XRESV	common/mtkfb_dummy.c	62;"	d	file:
MTK_FB_XRESV	mt8167/videox/mtkfb.c	97;"	d	file:
MTK_FB_XRESV	mtdummy/mtkfb.c	62;"	d	file:
MTK_FB_YRES	common/mtkfb.c	/^static u32 MTK_FB_YRES;$/;"	v	file:
MTK_FB_YRES	common/mtkfb_dummy.c	/^static u32 MTK_FB_YRES;$/;"	v	file:
MTK_FB_YRES	mt8167/videox/mtkfb.c	/^static u32 MTK_FB_YRES;$/;"	v	file:
MTK_FB_YRES	mtdummy/mtkfb.c	/^static u32 MTK_FB_YRES;$/;"	v	file:
MTK_FB_YRESV	common/mtkfb.c	95;"	d	file:
MTK_FB_YRESV	common/mtkfb_dummy.c	63;"	d	file:
MTK_FB_YRESV	mt8167/videox/mtkfb.c	98;"	d	file:
MTK_FB_YRESV	mtdummy/mtkfb.c	63;"	d	file:
MTK_IO	include/mtkfb.h	37;"	d
MTK_IOR	include/mtkfb.h	35;"	d
MTK_IOW	include/mtkfb.h	34;"	d
MTK_IOWR	include/mtkfb.h	36;"	d
MUTEX_IRQ	mt8167/dispsys/ddp_mmp.h	/^	mmp_event MUTEX_IRQ[5];$/;"	m	struct:DDP_MMP_Events_t
MUTEX_SOF	mt8167/dispsys/ddp_hal.h	/^enum MUTEX_SOF {$/;"	g
MUX_DISPPWM_ADDR	mt8167/dispsys/ddp_pwm_mux.c	33;"	d	file:
MUX_DPI0_SEL	mt8167/dispsys/ddp_drv.h	/^	MUX_DPI0_SEL,$/;"	e	enum:eDDP_CLK_ID
MUX_DPI1_SEL	mt8167/dispsys/ddp_drv.h	/^	MUX_DPI1_SEL,$/;"	e	enum:eDDP_CLK_ID
MVA_LINE_MAP	mt8167/dispsys/ddp_mmp.c	440;"	d	file:
MiddleRegionGain1	mt8167/dispsys/ddp_drv.h	/^	MiddleRegionGain1,$/;"	e	enum:PQ_DC_index_t
MiddleRegionGain2	mt8167/dispsys/ddp_drv.h	/^	MiddleRegionGain2,$/;"	e	enum:PQ_DC_index_t
MonitorParent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event MonitorParent;$/;"	m	struct:DDP_MMP_Events_t
MutexParent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event MutexParent;$/;"	m	struct:DDP_MMP_Events_t
NEW_BUF_IDX	mt8167/videox/primary_display.c	/^unsigned int NEW_BUF_IDX;$/;"	v
NOTICE_LOG	common/pwm10/ddp_pwm.c	/^	NOTICE_LOG = 0,$/;"	e	enum:PWM_LOG_TYPE	file:
NO_CONSECUTIVE_CHG	common/od10/ddp_od_reg.h	539;"	d
NO_MOTION_DET	common/od10/ddp_od_reg.h	338;"	d
NO_RD_FIRST_BYPASS	common/od10/ddp_od_reg.h	369;"	d
NR_SIZE	common/color20/ddp_color.h	43;"	d
NS_TO_CYCLE	mt8167/dispsys/ddp_dsi.c	1426;"	d	file:
NULL_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned NULL_EN:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
NUM_OF_DSI	include/fbconfig_kdebug.h	32;"	d
OD255_FIX	common/od10/ddp_od_reg.h	48;"	d
OD255_FIX2	common/od10/ddp_od_reg.h	354;"	d
OD255_FIX2_SEL	common/od10/ddp_od_reg.h	201;"	d
ODDBG	common/od10/ddp_od.c	121;"	d	file:
ODERR	common/od10/ddp_od.c	73;"	d	file:
ODNOTICE	common/od10/ddp_od.c	74;"	d	file:
ODR_DM_REQ_EN	common/od10/ddp_od_reg.h	217;"	d
ODR_DM_TIM	common/od10/ddp_od_reg.h	218;"	d
ODT_255_TO_1023	common/od10/ddp_od_reg.h	368;"	d
ODT_BYPASS	common/od10/ddp_od_reg.h	56;"	d
ODT_BYPASS_FSYNC	common/od10/ddp_od_reg.h	385;"	d
ODT_CSB	common/od10/ddp_od_reg.h	362;"	d
ODT_FORCE_EN	common/od10/ddp_od_reg.h	364;"	d
ODT_INDIFF_TH	common/od10/ddp_od_reg.h	357;"	d
ODT_INK_EN	common/od10/ddp_od_reg.h	64;"	d
ODT_MAX_RATIO	common/od10/ddp_od_reg.h	243;"	d
ODT_SB_TH0	common/od10/ddp_od_reg.h	225;"	d
ODT_SB_TH1	common/od10/ddp_od_reg.h	226;"	d
ODT_SB_TH2	common/od10/ddp_od_reg.h	227;"	d
ODT_SB_TH3	common/od10/ddp_od_reg.h	228;"	d
ODT_SB_TH4	common/od10/ddp_od_reg.h	345;"	d
ODT_SB_TH5	common/od10/ddp_od_reg.h	346;"	d
ODT_SB_TH6	common/od10/ddp_od_reg.h	347;"	d
ODT_SB_TH7	common/od10/ddp_od_reg.h	348;"	d
ODT_SOFT_BLEND_EN	common/od10/ddp_od_reg.h	229;"	d
ODW_DM_REQ_EN	common/od10/ddp_od_reg.h	219;"	d
ODW_DM_TIM	common/od10/ddp_od_reg.h	220;"	d
OD_8BIT_SEL	common/od10/ddp_od_reg.h	31;"	d
OD_ADDITIONAL_BUFFER	common/od10/ddp_od.c	61;"	d	file:
OD_ALL	common/od10/ddp_od.c	/^	OD_ALL$/;"	e	enum:__anon3	file:
OD_ALLOW_DEFAULT_TABLE	common/od10/ddp_od.c	51;"	d	file:
OD_BASE	common/od10/ddp_od_reg.h	19;"	d
OD_BLUE	common/od10/ddp_od.c	/^	OD_BLUE,$/;"	e	enum:__anon3	file:
OD_BUFFER_STRUCT	common/od10/ddp_od.c	/^struct OD_BUFFER_STRUCT {$/;"	s	file:
OD_CLK_EN	common/od10/ddp_od_reg.h	25;"	d
OD_CLK_INV	common/od10/ddp_od_reg.h	24;"	d
OD_COMP_1ROW_MODE	common/od10/ddp_od_reg.h	548;"	d
OD_CRC32_CHECK_SUM_MODE	common/od10/ddp_od_reg.h	623;"	d
OD_CRC32_CLEAR_READY	common/od10/ddp_od_reg.h	625;"	d
OD_CRC32_CLIP_H_END	common/od10/ddp_od_reg.h	634;"	d
OD_CRC32_CLIP_H_START	common/od10/ddp_od_reg.h	630;"	d
OD_CRC32_CLIP_V_END	common/od10/ddp_od_reg.h	635;"	d
OD_CRC32_CLIP_V_START	common/od10/ddp_od_reg.h	631;"	d
OD_CRC32_EVEN_LINE_EN	common/od10/ddp_od_reg.h	621;"	d
OD_CRC32_ODD_LINE_EN	common/od10/ddp_od_reg.h	622;"	d
OD_CRC32_STILL_CHECK_MAX	common/od10/ddp_od_reg.h	627;"	d
OD_CRC32_STILL_CHECK_TRIG	common/od10/ddp_od_reg.h	624;"	d
OD_CRC32_TOP_L_EN	common/od10/ddp_od_reg.h	619;"	d
OD_CRC32_TOP_R_EN	common/od10/ddp_od_reg.h	620;"	d
OD_CRC32_VSYNC_INV	common/od10/ddp_od_reg.h	626;"	d
OD_CRC_CLR	common/od10/ddp_od_reg.h	211;"	d
OD_CRC_SEL	common/od10/ddp_od_reg.h	212;"	d
OD_CRC_START	common/od10/ddp_od_reg.h	210;"	d
OD_CTL_CMD_NUM	common/od10/ddp_od.c	/^	OD_CTL_CMD_NUM,$/;"	e	enum:__anon1	file:
OD_CTL_ENABLE	common/od10/ddp_od.c	/^	OD_CTL_ENABLE$/;"	e	enum:__anon1	file:
OD_CTL_ENABLE_DEMO_MODE	common/od10/ddp_od.c	/^	OD_CTL_ENABLE_DEMO_MODE,$/;"	e	enum:__anon1	file:
OD_CTL_ENABLE_OFF	common/od10/ddp_od.c	/^	OD_CTL_ENABLE_OFF,$/;"	e	enum:__anon2	file:
OD_CTL_ENABLE_ON	common/od10/ddp_od.c	/^	OD_CTL_ENABLE_ON$/;"	e	enum:__anon2	file:
OD_CTL_READ_REG	common/od10/ddp_od.c	/^	OD_CTL_READ_REG,$/;"	e	enum:__anon1	file:
OD_CTL_RUN_TEST	common/od10/ddp_od.c	/^	OD_CTL_RUN_TEST,$/;"	e	enum:__anon1	file:
OD_CTL_WRITE_REG	common/od10/ddp_od.c	/^	OD_CTL_WRITE_REG,$/;"	e	enum:__anon1	file:
OD_CTL_WRITE_TABLE	common/od10/ddp_od.c	/^	OD_CTL_WRITE_TABLE,$/;"	e	enum:__anon1	file:
OD_DEBUG_ENABLE_ENUM	common/od10/ddp_od.c	/^enum OD_DEBUG_ENABLE_ENUM {$/;"	g	file:
OD_DEBUG_MODE	common/od10/ddp_od.c	/^enum OD_DEBUG_MODE {$/;"	g	file:
OD_DEC_ECO_DISABLE	common/od10/ddp_od_reg.h	547;"	d
OD_DE_WIDTH	common/od10/ddp_od_reg.h	203;"	d
OD_DISABLED_BIT_FLAGS	common/od10/ddp_od.c	/^enum OD_DISABLED_BIT_FLAGS {$/;"	g	file:
OD_ECP_ALL_ON	common/od10/ddp_od_reg.h	440;"	d
OD_ECP_EN	common/od10/ddp_od_reg.h	439;"	d
OD_ECP_SEL	common/od10/ddp_od_reg.h	433;"	d
OD_ECP_THR_HIG	common/od10/ddp_od_reg.h	431;"	d
OD_ECP_THR_LOW	common/od10/ddp_od_reg.h	432;"	d
OD_ECP_WD_RATIO	common/od10/ddp_od_reg.h	430;"	d
OD_ENABLE	common/od10/ddp_od_reg.h	32;"	d
OD_EN_SYNC_V	common/od10/ddp_od_reg.h	420;"	d
OD_EXT_FP_EN	common/od10/ddp_od_reg.h	199;"	d
OD_FLD_ALL	common/od10/ddp_od_reg.h	758;"	d
OD_GREEN	common/od10/ddp_od.c	/^	OD_GREEN,$/;"	e	enum:__anon3	file:
OD_GUARD_PATTERN	common/od10/ddp_od.c	63;"	d	file:
OD_GUARD_PATTERN_SIZE	common/od10/ddp_od.c	64;"	d	file:
OD_HSYNC_WIDTH	common/od10/ddp_od.c	56;"	d	file:
OD_H_ACTIVE	common/od10/ddp_od_reg.h	99;"	d
OD_H_DELAY	common/od10/ddp_od_reg.h	188;"	d
OD_IDX_17	common/od10/ddp_od_reg.h	205;"	d
OD_IDX_41	common/od10/ddp_od_reg.h	206;"	d
OD_IDX_41_SEL	common/od10/ddp_od_reg.h	207;"	d
OD_INT_MASK	common/od10/ddp_od_reg.h	425;"	d
OD_IP_DATA_SEL	common/od10/ddp_od_reg.h	549;"	d
OD_LINESIZE_BUFFER	common/od10/ddp_od.c	57;"	d	file:
OD_LNR_DISABLE	common/od10/ddp_od_reg.h	204;"	d
OD_LOG_ALWAYS	common/od10/ddp_od.c	/^	OD_LOG_ALWAYS = 0,$/;"	e	enum:OD_LOG_LEVEL	file:
OD_LOG_DEBUG	common/od10/ddp_od.c	/^	OD_LOG_DEBUG$/;"	e	enum:OD_LOG_LEVEL	file:
OD_LOG_LEVEL	common/od10/ddp_od.c	/^enum OD_LOG_LEVEL {$/;"	g	file:
OD_LOG_VERBOSE	common/od10/ddp_od.c	/^	OD_LOG_VERBOSE,$/;"	e	enum:OD_LOG_LEVEL	file:
OD_MANUAL_CPR	common/od10/ddp_od.c	55;"	d	file:
OD_MONSEL	common/od10/ddp_od_reg.h	35;"	d
OD_NEW_YUV2RGB	common/od10/ddp_od_reg.h	427;"	d
OD_OSD_LINE_EN	common/od10/ddp_od_reg.h	341;"	d
OD_OSD_SEL	common/od10/ddp_od_reg.h	340;"	d
OD_PAGE_MASK	common/od10/ddp_od_reg.h	257;"	d
OD_PCID255_FIX	common/od10/ddp_od_reg.h	328;"	d
OD_PCID_ALIG_SEL	common/od10/ddp_od_reg.h	324;"	d
OD_PCID_ALIG_SEL2	common/od10/ddp_od_reg.h	325;"	d
OD_PCID_BYPASS	common/od10/ddp_od_reg.h	329;"	d
OD_PCID_CSB	common/od10/ddp_od_reg.h	327;"	d
OD_PCID_EN	common/od10/ddp_od_reg.h	326;"	d
OD_PCID_SWAP_LINE	common/od10/ddp_od_reg.h	330;"	d
OD_RDY	common/od10/ddp_od_reg.h	670;"	d
OD_RDY_SYNC_V	common/od10/ddp_od_reg.h	209;"	d
OD_RED	common/od10/ddp_od.c	/^	OD_RED,$/;"	e	enum:__anon3	file:
OD_REG00	common/od10/ddp_od_reg.h	22;"	d
OD_REG01	common/od10/ddp_od_reg.h	34;"	d
OD_REG02	common/od10/ddp_od_reg.h	43;"	d
OD_REG03	common/od10/ddp_od_reg.h	58;"	d
OD_REG04	common/od10/ddp_od_reg.h	66;"	d
OD_REG05	common/od10/ddp_od_reg.h	85;"	d
OD_REG06	common/od10/ddp_od_reg.h	88;"	d
OD_REG07	common/od10/ddp_od_reg.h	91;"	d
OD_REG08	common/od10/ddp_od_reg.h	98;"	d
OD_REG09	common/od10/ddp_od_reg.h	102;"	d
OD_REG10	common/od10/ddp_od_reg.h	106;"	d
OD_REG11	common/od10/ddp_od_reg.h	110;"	d
OD_REG12	common/od10/ddp_od_reg.h	114;"	d
OD_REG13	common/od10/ddp_od_reg.h	119;"	d
OD_REG14	common/od10/ddp_od_reg.h	122;"	d
OD_REG15	common/od10/ddp_od_reg.h	126;"	d
OD_REG16	common/od10/ddp_od_reg.h	130;"	d
OD_REG17	common/od10/ddp_od_reg.h	133;"	d
OD_REG18	common/od10/ddp_od_reg.h	136;"	d
OD_REG19	common/od10/ddp_od_reg.h	139;"	d
OD_REG20	common/od10/ddp_od_reg.h	142;"	d
OD_REG21	common/od10/ddp_od_reg.h	145;"	d
OD_REG22	common/od10/ddp_od_reg.h	149;"	d
OD_REG23	common/od10/ddp_od_reg.h	153;"	d
OD_REG24	common/od10/ddp_od_reg.h	157;"	d
OD_REG25	common/od10/ddp_od_reg.h	162;"	d
OD_REG26	common/od10/ddp_od_reg.h	167;"	d
OD_REG28	common/od10/ddp_od_reg.h	173;"	d
OD_REG29	common/od10/ddp_od_reg.h	176;"	d
OD_REG30	common/od10/ddp_od_reg.h	182;"	d
OD_REG31	common/od10/ddp_od_reg.h	185;"	d
OD_REG32	common/od10/ddp_od_reg.h	198;"	d
OD_REG33	common/od10/ddp_od_reg.h	214;"	d
OD_REG34	common/od10/ddp_od_reg.h	224;"	d
OD_REG35	common/od10/ddp_od_reg.h	232;"	d
OD_REG36	common/od10/ddp_od_reg.h	236;"	d
OD_REG37	common/od10/ddp_od_reg.h	242;"	d
OD_REG38	common/od10/ddp_od_reg.h	247;"	d
OD_REG39	common/od10/ddp_od_reg.h	256;"	d
OD_REG40	common/od10/ddp_od_reg.h	267;"	d
OD_REG41	common/od10/ddp_od_reg.h	281;"	d
OD_REG42	common/od10/ddp_od_reg.h	289;"	d
OD_REG43	common/od10/ddp_od_reg.h	298;"	d
OD_REG44	common/od10/ddp_od_reg.h	305;"	d
OD_REG45	common/od10/ddp_od_reg.h	313;"	d
OD_REG46	common/od10/ddp_od_reg.h	334;"	d
OD_REG47	common/od10/ddp_od_reg.h	344;"	d
OD_REG48	common/od10/ddp_od_reg.h	356;"	d
OD_REG49	common/od10/ddp_od_reg.h	371;"	d
OD_REG50	common/od10/ddp_od_reg.h	390;"	d
OD_REG51	common/od10/ddp_od_reg.h	394;"	d
OD_REG52	common/od10/ddp_od_reg.h	404;"	d
OD_REG53	common/od10/ddp_od_reg.h	414;"	d
OD_REG54	common/od10/ddp_od_reg.h	422;"	d
OD_REG55	common/od10/ddp_od_reg.h	429;"	d
OD_REG56	common/od10/ddp_od_reg.h	435;"	d
OD_REG57	common/od10/ddp_od_reg.h	442;"	d
OD_REG62	common/od10/ddp_od_reg.h	446;"	d
OD_REG63	common/od10/ddp_od_reg.h	453;"	d
OD_REG64	common/od10/ddp_od_reg.h	461;"	d
OD_REG65	common/od10/ddp_od_reg.h	465;"	d
OD_REG66	common/od10/ddp_od_reg.h	469;"	d
OD_REG67	common/od10/ddp_od_reg.h	473;"	d
OD_REG68	common/od10/ddp_od_reg.h	478;"	d
OD_REG69	common/od10/ddp_od_reg.h	483;"	d
OD_REG70	common/od10/ddp_od_reg.h	487;"	d
OD_REG71	common/od10/ddp_od_reg.h	492;"	d
OD_REG72	common/od10/ddp_od_reg.h	502;"	d
OD_REG73	common/od10/ddp_od_reg.h	512;"	d
OD_REG74	common/od10/ddp_od_reg.h	516;"	d
OD_REG75	common/od10/ddp_od_reg.h	517;"	d
OD_REG76	common/od10/ddp_od_reg.h	519;"	d
OD_REG77	common/od10/ddp_od_reg.h	534;"	d
OD_REG78	common/od10/ddp_od_reg.h	542;"	d
OD_REG79	common/od10/ddp_od_reg.h	551;"	d
OD_REG80	common/od10/ddp_od_reg.h	558;"	d
OD_REG81	common/od10/ddp_od_reg.h	564;"	d
OD_REG82	common/od10/ddp_od_reg.h	570;"	d
OD_REG83	common/od10/ddp_od_reg.h	576;"	d
OD_REG84	common/od10/ddp_od_reg.h	582;"	d
OD_REG85	common/od10/ddp_od_reg.h	588;"	d
OD_REG86	common/od10/ddp_od_reg.h	594;"	d
OD_REG87	common/od10/ddp_od_reg.h	601;"	d
OD_REG88	common/od10/ddp_od_reg.h	607;"	d
OD_REG89	common/od10/ddp_od_reg.h	613;"	d
OD_REG_CRC32_0	common/od10/ddp_od_reg.h	618;"	d
OD_REG_CRC32_1	common/od10/ddp_od_reg.h	629;"	d
OD_REG_CRC32_2	common/od10/ddp_od_reg.h	633;"	d
OD_REG_GET	common/od10/ddp_od.c	67;"	d	file:
OD_REG_LT_00	common/od10/ddp_od_reg.h	637;"	d
OD_REG_LT_01	common/od10/ddp_od_reg.h	646;"	d
OD_REG_LT_02	common/od10/ddp_od_reg.h	653;"	d
OD_REG_LT_03	common/od10/ddp_od_reg.h	657;"	d
OD_REG_LT_04	common/od10/ddp_od_reg.h	661;"	d
OD_REG_SET	common/od10/ddp_od.c	68;"	d	file:
OD_REG_SET_FIELD	common/od10/ddp_od.c	66;"	d	file:
OD_RST	common/od10/ddp_od_reg.h	37;"	d
OD_STA00	common/od10/ddp_od_reg.h	667;"	d
OD_STA01	common/od10/ddp_od_reg.h	687;"	d
OD_STA02	common/od10/ddp_od_reg.h	693;"	d
OD_STA03	common/od10/ddp_od_reg.h	704;"	d
OD_STA04	common/od10/ddp_od_reg.h	710;"	d
OD_STA05	common/od10/ddp_od_reg.h	719;"	d
OD_STA06	common/od10/ddp_od_reg.h	722;"	d
OD_START_SYNC_V	common/od10/ddp_od_reg.h	419;"	d
OD_STA_CRC32_0	common/od10/ddp_od_reg.h	730;"	d
OD_STA_CRC32_1	common/od10/ddp_od_reg.h	733;"	d
OD_STA_CRC32_2	common/od10/ddp_od_reg.h	736;"	d
OD_STA_INT_CLR	common/od10/ddp_od_reg.h	426;"	d
OD_SYNC_FEND	common/od10/ddp_od_reg.h	195;"	d
OD_SYNC_POS	common/od10/ddp_od_reg.h	196;"	d
OD_TABLE_17	common/od10/ddp_od.c	/^	OD_TABLE_17,$/;"	e	enum:__anon4	file:
OD_TABLE_33	common/od10/ddp_od.c	/^	OD_TABLE_33$/;"	e	enum:__anon4	file:
OD_TBL_M_DIM	common/od10/ddp_od_table.h	18;"	d
OD_TBL_M_SIZE	common/od10/ddp_od_table.h	21;"	d
OD_TBL_S_DIM	common/od10/ddp_od_table.h	17;"	d
OD_TBL_S_SIZE	common/od10/ddp_od_table.h	20;"	d
OD_TLOG	common/od10/ddp_od.c	1249;"	d	file:
OD_TRI_INTERP	common/od10/ddp_od_reg.h	438;"	d
OD_Table_17x17	common/od10/ddp_od_table.h	/^static u8 OD_Table_17x17[OD_TBL_S_SIZE] = {$/;"	v
OD_Table_255_17x17	common/od10/ddp_od_table.h	/^static const unsigned char OD_Table_255_17x17[OD_TBL_S_SIZE] = {$/;"	v
OD_Table_dummy_17x17	common/od10/ddp_od_table.h	/^static const unsigned char OD_Table_dummy_17x17[OD_TBL_S_SIZE] = {$/;"	v
OD_Table_zero_17x17	common/od10/ddp_od_table.h	/^static const unsigned char OD_Table_zero_17x17[OD_TBL_S_SIZE] = {$/;"	v
OD_USE_EXT_DE_TOTAL	common/od10/ddp_od_reg.h	200;"	d
OD_V_ACTIVE	common/od10/ddp_od_reg.h	100;"	d
OD_V_DELAY	common/od10/ddp_od_reg.h	189;"	d
OEN_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned OEN_EN:1;$/;"	m	struct:DPI_REG_TMODE
ONE_LANE	mt8167/dispsys/ddp_reg.h	/^	ONE_LANE = 1,$/;"	e	enum:DSI_LANE_NUM
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	mt8167/videox/primary_display.c	4271;"	d	file:
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	mt8167/videox/primary_display.c	1624;"	d	file:
OUTPUT_COUNT_FLD_OUTP_LINE_CNT	mt8167/dispsys/ddp_reg.h	1833;"	d
OUTPUT_COUNT_FLD_OUTP_PIX_CNT	mt8167/dispsys/ddp_reg.h	1834;"	d
OUTPUT_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_OUTPUT_SETTING OUTPUT_SETTING;	\/* 0014 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_OUTPUT_SETTING
OUTREG32	mt8167/dispsys/ddp_reg.h	1099;"	d
OUT_BIT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned OUT_BIT:2;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
OUT_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned OUT_EN:1;$/;"	m	struct:DPI_REG_STATUS
OVL_BASIC_STRUCT	mt8167/dispsys/ddp_info.h	/^struct OVL_BASIC_STRUCT {$/;"	s
OVL_COLOR_SPACE	mt8167/dispsys/ddp_ovl.c	/^enum OVL_COLOR_SPACE {$/;"	g	file:
OVL_COLOR_SPACE_RGB	mt8167/dispsys/ddp_ovl.c	/^	OVL_COLOR_SPACE_RGB = 0,$/;"	e	enum:OVL_COLOR_SPACE	file:
OVL_COLOR_SPACE_YUV	mt8167/dispsys/ddp_ovl.c	/^	OVL_COLOR_SPACE_YUV,$/;"	e	enum:OVL_COLOR_SPACE	file:
OVL_CONFIG_STRUCT	mt8167/dispsys/ddp_info.h	/^struct OVL_CONFIG_STRUCT {$/;"	s
OVL_IDLE	mt8167/dispsys/ddp_ovl.c	408;"	d	file:
OVL_INPUT_FORMAT	mt8167/dispsys/ddp_ovl.c	/^enum OVL_INPUT_FORMAT {$/;"	g	file:
OVL_INPUT_FORMAT_ABGR8888	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_ABGR8888 = 9,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_ARGB8888	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_ARGB8888 = 3,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_BGR565	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_BGR565 = 0,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_BGR888	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_BGR888 = 7,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_BGRA8888	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_BGRA8888 = 8,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_RGB565	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_RGB565 = 6,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_RGB888	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_RGB888 = 1,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_RGBA8888	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_RGBA8888 = 2,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_UNKNOWN	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_UNKNOWN = 32,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_UYVY	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_UYVY = 10,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_VYUY	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_VYUY = 4,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_YUYV	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_YUYV = 11,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_INPUT_FORMAT_YVYU	mt8167/dispsys/ddp_ovl.c	/^	OVL_INPUT_FORMAT_YVYU = 5,$/;"	e	enum:OVL_INPUT_FORMAT	file:
OVL_IRQ	mt8167/dispsys/ddp_mmp.h	/^	mmp_event OVL_IRQ[2];$/;"	m	struct:DDP_MMP_Events_t
OVL_IRQ_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event OVL_IRQ_Parent;$/;"	m	struct:DDP_MMP_Events_t
OVL_LAYER_NORMAL_BUFFER	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_NORMAL_BUFFER = 0,$/;"	e	enum:OVL_LAYER_SECURE_MODE
OVL_LAYER_NUM	mt8167/dispsys/ddp_ovl.h	23;"	d
OVL_LAYER_NUM_PER_OVL	mt8167/dispsys/ddp_ovl.h	25;"	d
OVL_LAYER_OFFSET	mt8167/dispsys/ddp_ovl.c	39;"	d	file:
OVL_LAYER_PROTECTED_BUFFER	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_PROTECTED_BUFFER = 2$/;"	e	enum:OVL_LAYER_SECURE_MODE
OVL_LAYER_SECURE_BUFFER	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_SECURE_BUFFER = 1,$/;"	e	enum:OVL_LAYER_SECURE_MODE
OVL_LAYER_SECURE_MODE	mt8167/dispsys/ddp_hal.h	/^enum OVL_LAYER_SECURE_MODE {$/;"	g
OVL_LAYER_SOURCE	mt8167/dispsys/ddp_hal.h	/^enum OVL_LAYER_SOURCE {$/;"	g
OVL_LAYER_SOURCE_MEM	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_SOURCE_MEM = 0,$/;"	e	enum:OVL_LAYER_SOURCE
OVL_LAYER_SOURCE_PQ	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_SOURCE_PQ = 3,$/;"	e	enum:OVL_LAYER_SOURCE
OVL_LAYER_SOURCE_RESERVED	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_SOURCE_RESERVED = 1,$/;"	e	enum:OVL_LAYER_SOURCE
OVL_LAYER_SOURCE_SCL	mt8167/dispsys/ddp_hal.h	/^	OVL_LAYER_SOURCE_SCL = 2,$/;"	e	enum:OVL_LAYER_SOURCE
OVL_MAX_HEIGHT	mt8167/dispsys/ddp_ovl.h	22;"	d
OVL_MAX_WIDTH	mt8167/dispsys/ddp_ovl.h	21;"	d
OVL_NUM	mt8167/dispsys/ddp_met.c	33;"	d	file:
OVL_NUM	mt8167/dispsys/ddp_ovl.c	37;"	d	file:
OVL_RDMA_DEBUG_OFFSET	mt8167/dispsys/ddp_ovl.c	40;"	d	file:
OVL_REG	mt8167/dispsys/ddp_ovl.c	/^struct OVL_REG {$/;"	s	file:
OVL_REG_BACK_MAX	mt8167/dispsys/ddp_ovl.c	38;"	d	file:
OVL_STATUS_IDLE	mt8167/dispsys/ddp_reg.h	2027;"	d
OVL_TIME_SHARING	mt8167/videox/disp_drv_platform.h	215;"	d
OVL_TIME_SHARING	mt8167/videox/disp_drv_platform.h	86;"	d
OverlaySettingApplied	common/mtkfb.c	/^atomic_t OverlaySettingApplied = ATOMIC_INIT(0);$/;"	v
OverlaySettingApplied	mt8167/videox/mtkfb.c	/^atomic_t OverlaySettingApplied = ATOMIC_INIT(0);$/;"	v
OverlaySettingDirtyFlag	common/mtkfb.c	/^atomic_t OverlaySettingDirtyFlag = ATOMIC_INIT(0);$/;"	v
OverlaySettingDirtyFlag	mt8167/videox/mtkfb.c	/^atomic_t OverlaySettingDirtyFlag = ATOMIC_INIT(0);$/;"	v
OverlaySettingMutex	common/mtkfb.c	/^DEFINE_MUTEX(OverlaySettingMutex);$/;"	v
OverlaySettingMutex	mt8167/videox/mtkfb.c	/^DEFINE_MUTEX(OverlaySettingMutex);$/;"	v
OvlDump	mt8167/videox/debug.h	/^	mmp_event OvlDump;$/;"	m	struct:MTKFB_MMP_Events_t
PACKED_PS_16BIT_RGB565	mt8167/dispsys/ddp_reg.h	/^	PACKED_PS_16BIT_RGB565 = 0,$/;"	e	enum:DSI_PS_TYPE
PACKED_PS_18BIT_RGB666	mt8167/dispsys/ddp_reg.h	/^	PACKED_PS_18BIT_RGB666 = 3$/;"	e	enum:DSI_PS_TYPE
PACKED_PS_24BIT_RGB888	mt8167/dispsys/ddp_reg.h	/^	PACKED_PS_24BIT_RGB888 = 2,$/;"	e	enum:DSI_PS_TYPE
PADDING	mt8167/dispsys/ddp_dpi.h	/^		unsigned PADDING:1;$/;"	m	struct:LCD_REG_WROI_CON
PARTIAL_Y	mt8167/dispsys/ddp_drv.h	/^	unsigned int PARTIAL_Y[PARTIAL_Y_INDEX][PARTIAL_Y_SIZE];$/;"	m	struct:DISPLAY_PQ_T
PARTIAL_Y	mt8167/dispsys/ddp_drv.h	/^	unsigned int PARTIAL_Y[PARTIAL_Y_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
PARTIAL_Y_INDEX	mt8167/dispsys/ddp_drv.h	73;"	d
PARTIAL_Y_SIZE	mt8167/dispsys/ddp_drv.h	78;"	d
PAT_B_MAN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PAT_B_MAN:8;$/;"	m	struct:DPI_REG_PATTERN
PAT_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PAT_EN:1;$/;"	m	struct:DPI_REG_PATTERN
PAT_G_MAN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PAT_G_MAN:8;$/;"	m	struct:DPI_REG_PATTERN
PAT_R_MAN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PAT_R_MAN:8;$/;"	m	struct:DPI_REG_PATTERN
PAT_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PAT_SEL:3;$/;"	m	struct:DPI_REG_PATTERN
PCLK_EN	common/od10/ddp_od_reg.h	387;"	d
PDSI_PHY_LCPAT_REG	mt8167/dispsys/ddp_reg.h	/^typedef struct DSI_PHY_LCPAT_REG *PDSI_PHY_LCPAT_REG;$/;"	t	typeref:struct:DSI_PHY_LCPAT_REG
PHY_RST	mt8167/dispsys/ddp_reg.h	/^	unsigned PHY_RST:1;$/;"	m	struct:DSI_PHY_CON_REG
PIXREP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PIXREP:4;	\/* new *\/$/;"	m	struct:DPI_REG_CNTL
PKT_CRC_ERROR	common/od10/ddp_od_reg.h	757;"	d
PKT_DBG	common/od10/ddp_od_reg.h	36;"	d
PLL_CK_MON	mt8167/dispsys/ddp_reg.h	/^	unsigned PLL_CK_MON:1;$/;"	m	struct:DSI_BIST_CON_REG
PM_DSI0	include/fbconfig_kdebug.h	/^	PM_DSI0 = 0,$/;"	e	enum:DSI_INDEX
PM_DSI1	include/fbconfig_kdebug.h	/^	PM_DSI1 = 1,$/;"	e	enum:DSI_INDEX
PM_DSI_DUAL	include/fbconfig_kdebug.h	/^	PM_DSI_DUAL = 2,$/;"	e	enum:DSI_INDEX
PM_DSI_MAX	include/fbconfig_kdebug.h	/^	PM_DSI_MAX = 0XFF,$/;"	e	enum:DSI_INDEX
PM_LAYER_EN	include/fbconfig_kdebug.h	/^struct PM_LAYER_EN {$/;"	s
PM_LAYER_INFO	include/fbconfig_kdebug.h	/^struct PM_LAYER_INFO {$/;"	s
PM_TOOL_S	common/fbconfig_kdebug.c	/^struct PM_TOOL_S {$/;"	s	file:
PM_lcm_utils_dsi0	mt8167/dispsys/ddp_dsi.c	/^const LCM_UTIL_FUNCS PM_lcm_utils_dsi0 = {$/;"	v
PMaster_enable	mt8167/dispsys/ddp_dsi.c	/^atomic_t PMaster_enable = ATOMIC_INIT(0);$/;"	v
PN_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned PN_SWAP:5;$/;"	m	struct:LVDS_REG_CH_SWAP
POST_ADD0_FLD_POST_ADD_0	mt8167/dispsys/ddp_reg.h	2462;"	d
POST_ADD0_FLD_POST_ADD_1	mt8167/dispsys/ddp_reg.h	2461;"	d
POST_ADD2_FLD_POST_ADD_2	mt8167/dispsys/ddp_reg.h	2463;"	d
POST_ADD_0_FLD_DISP_RDMA_POST_ADD_0	mt8167/dispsys/ddp_reg.h	2331;"	d
POST_ADD_1_FLD_DISP_RDMA_POST_ADD_1	mt8167/dispsys/ddp_reg.h	2332;"	d
POST_ADD_2_FLD_DISP_RDMA_POST_ADD_2	mt8167/dispsys/ddp_reg.h	2333;"	d
PQ_DC_index_t	mt8167/dispsys/ddp_drv.h	/^enum PQ_DC_index_t {$/;"	g
PQ_DS_INDEX_MAX	mt8167/dispsys/ddp_drv.h	/^	PQ_DS_INDEX_MAX$/;"	e	enum:PQ_DS_index_t
PQ_DS_index_t	mt8167/dispsys/ddp_drv.h	/^enum PQ_DS_index_t {$/;"	g
PQ_HUE_ADJ_PHASE_CNT	mt8167/dispsys/ddp_drv.h	79;"	d
PQ_PARTIALS_CONTROL	mt8167/dispsys/ddp_drv.h	81;"	d
PQ_SAT_ADJ_PHASE_CNT	mt8167/dispsys/ddp_drv.h	80;"	d
PREPARE_INPUT_FENCE	mt8167/videox/mtk_disp_mgr.c	/^	PREPARE_INPUT_FENCE,$/;"	e	enum:ePREPARE_FENCE_TYPE	file:
PREPARE_OUTPUT_FENCE	mt8167/videox/mtk_disp_mgr.c	/^	PREPARE_OUTPUT_FENCE,$/;"	e	enum:ePREPARE_FENCE_TYPE	file:
PREPARE_PRESENT_FENCE	mt8167/videox/mtk_disp_mgr.c	/^	PREPARE_PRESENT_FENCE$/;"	e	enum:ePREPARE_FENCE_TYPE	file:
PRE_ADD0_FLD_PRE_ADD_0	mt8167/dispsys/ddp_reg.h	2459;"	d
PRE_ADD0_FLD_PRE_ADD_1	mt8167/dispsys/ddp_reg.h	2458;"	d
PRE_ADD2_FLD_PRE_ADD_2	mt8167/dispsys/ddp_reg.h	2460;"	d
PRE_ADD_0_FLD_DISP_RDMA_PRE_ADD_0	mt8167/dispsys/ddp_reg.h	2328;"	d
PRE_ADD_1_FLD_DISP_RDMA_PRE_ADD_1	mt8167/dispsys/ddp_reg.h	2329;"	d
PRE_ADD_2_FLD_DISP_RDMA_PRE_ADD_2	mt8167/dispsys/ddp_reg.h	2330;"	d
PRE_BW	common/od10/ddp_od_reg.h	352;"	d
PRIMARY_DISPLAY_CALLBACK	mt8167/videox/primary_display.h	/^typedef int (*PRIMARY_DISPLAY_CALLBACK) (unsigned int user_data);$/;"	t
PRIMARY_DISPLAY_HW_OVERLAY_CASCADE_COUNT	mt8167/videox/disp_drv_platform.h	154;"	d
PRIMARY_DISPLAY_HW_OVERLAY_CASCADE_COUNT	mt8167/videox/disp_drv_platform.h	156;"	d
PRIMARY_DISPLAY_HW_OVERLAY_ENGINE_COUNT	mt8167/videox/disp_drv_platform.h	152;"	d
PRIMARY_DISPLAY_HW_OVERLAY_LAYER_NUMBER	mt8167/videox/disp_drv_platform.h	151;"	d
PRIMARY_DISPLAY_SESSION_LAYER_COUNT	mt8167/videox/disp_drv_platform.h	158;"	d
PRIMARY_DISPLAY_TRIGGER_CNT	mt8167/videox/primary_display.c	151;"	d	file:
PRNERR	common/mtkfb.c	129;"	d	file:
PRNERR	mt8167/videox/mtkfb.c	132;"	d	file:
PURP_TONE	common/color20/ddp_color.h	48;"	d
PURP_TONE_END	common/color20/ddp_color.h	54;"	d
PURP_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int PURP_TONE_H[COLOR_TUNING_INDEX][PURP_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
PURP_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int PURP_TONE_H[PURP_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
PURP_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int PURP_TONE_S[COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][PURP_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
PURP_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int PURP_TONE_S[PQ_PARTIALS_CONTROL][PURP_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
PURP_TONE_SIZE	mt8167/dispsys/ddp_drv.h	82;"	d
PURP_TONE_START	common/color20/ddp_color.h	53;"	d
PWM0_APB_TX_ERROR	mt8167/dispsys/ddp_reg.h	1562;"	d
PWM0_CLK_NAMING	common/pwm10/ddp_pwm.c	46;"	d	file:
PWM0_CLK_NAMING	common/pwm10/ddp_pwm.c	48;"	d	file:
PWM_APB_ERR_ADDR_FLD_PWM0_APB_ERR_ADDR	mt8167/dispsys/ddp_reg.h	1565;"	d
PWM_DBG	common/pwm10/ddp_pwm.c	55;"	d	file:
PWM_DEFAULT_DIV_VALUE	common/pwm10/ddp_pwm.c	43;"	d	file:
PWM_ERR	common/pwm10/ddp_pwm.c	52;"	d	file:
PWM_ERR	mt8167/dispsys/ddp_pwm_mux.c	23;"	d	file:
PWM_LOG	common/pwm10/ddp_pwm.c	/^} PWM_LOG;$/;"	t	typeref:struct:__anon8	file:
PWM_LOG_BUFFER_SIZE	common/pwm10/ddp_pwm.c	58;"	d	file:
PWM_LOG_TYPE	common/pwm10/ddp_pwm.c	/^enum PWM_LOG_TYPE {$/;"	g	file:
PWM_MSG	common/pwm10/ddp_pwm.c	54;"	d	file:
PWM_MSG	mt8167/dispsys/ddp_pwm_mux.c	22;"	d	file:
PWM_NOTICE	common/pwm10/ddp_pwm.c	53;"	d	file:
PWM_TOTAL_MODULE_NUM	common/pwm10/ddp_pwm.c	64;"	d	file:
PWM_TOTAL_MODULE_NUM	common/pwm10/ddp_pwm.c	76;"	d	file:
PWM_USE_HIGH_ULPOSC_FQ	common/pwm10/ddp_pwm.c	105;"	d	file:
PanDispSettingApplied	common/mtkfb.c	/^unsigned int PanDispSettingApplied;$/;"	v
PanDispSettingApplied	mt8167/videox/mtkfb.c	/^unsigned int PanDispSettingApplied;$/;"	v
PanDispSettingDirty	common/mtkfb.c	/^unsigned int PanDispSettingDirty;$/;"	v
PanDispSettingDirty	mt8167/videox/mtkfb.c	/^unsigned int PanDispSettingDirty;$/;"	v
PanDispSettingPending	common/mtkfb.c	/^unsigned int PanDispSettingPending;$/;"	v
PanDispSettingPending	mt8167/videox/mtkfb.c	/^unsigned int PanDispSettingPending;$/;"	v
PanDisplay	mt8167/videox/debug.h	/^	mmp_event PanDisplay;$/;"	m	struct:MTKFB_MMP_Events_t
PanelMaster_DSI_set_timing	mt8167/dispsys/ddp_dsi.c	/^void PanelMaster_DSI_set_timing(uint32_t dsi_index, struct MIPI_TIMING timing)$/;"	f
PanelMaster_Deinit	common/fbconfig_kdebug.c	/^void PanelMaster_Deinit(void)$/;"	f
PanelMaster_Init	common/fbconfig_kdebug.c	/^void PanelMaster_Init(void)$/;"	f
PanelMaster_get_CC	mt8167/dispsys/ddp_dsi.c	/^uint32_t PanelMaster_get_CC(uint32_t dsi_idx)$/;"	f
PanelMaster_get_TE_status	mt8167/dispsys/ddp_dsi.c	/^uint32_t PanelMaster_get_TE_status(uint32_t dsi_idx)$/;"	f
PanelMaster_get_dsi_timing	mt8167/dispsys/ddp_dsi.c	/^uint32_t PanelMaster_get_dsi_timing(uint32_t dsi_index, enum MIPI_SETTING_TYPE type)$/;"	f
PanelMaster_set_CC	mt8167/dispsys/ddp_dsi.c	/^void PanelMaster_set_CC(uint32_t dsi_index, uint32_t enable)$/;"	f
PanelMaster_set_PM_enable	mt8167/dispsys/ddp_dsi.c	/^unsigned int PanelMaster_set_PM_enable(unsigned int value)$/;"	f
Panel_Master_DDIC_config	common/fbconfig_kdebug.c	/^void Panel_Master_DDIC_config(void)$/;"	f
Panel_Master_dsi_config_entry	mt8167/videox/primary_display.c	/^int Panel_Master_dsi_config_entry(const char *name, void *config_value)$/;"	f
Panel_Master_primary_display_config_dsi	mt8167/videox/primary_display.c	/^static int Panel_Master_primary_display_config_dsi(const char *name, uint32_t config_value)$/;"	f	file:
ProtectRegionEffect	mt8167/dispsys/ddp_drv.h	/^	ProtectRegionEffect,$/;"	e	enum:PQ_DC_index_t
ProtectRegionWeight	mt8167/dispsys/ddp_drv.h	/^	ProtectRegionWeight,$/;"	e	enum:PQ_DC_index_t
R0_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R0_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R1_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R1_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R2_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R2_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R3_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R3_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R4_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R4_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R5_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R5_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R6_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R6_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
R7_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R7_SEL:3;$/;"	m	struct:LVDS_REG_R_SEL
RC_C_SEL	common/od10/ddp_od_reg.h	525;"	d
RC_L_RATIO	common/od10/ddp_od_reg.h	536;"	d
RC_L_RATIO_FIRST2	common/od10/ddp_od_reg.h	545;"	d
RC_U_RATIO	common/od10/ddp_od_reg.h	535;"	d
RC_U_RATIO_FIRST2	common/od10/ddp_od_reg.h	544;"	d
RC_Y_SEL	common/od10/ddp_od_reg.h	524;"	d
RDMA0_DBG_FLD_RDMA0_LAYER_GREQ	mt8167/dispsys/ddp_reg.h	2232;"	d
RDMA0_DBG_FLD_RDMA0_OUT_DATA	mt8167/dispsys/ddp_reg.h	2230;"	d
RDMA0_DBG_FLD_RDMA0_OUT_READY	mt8167/dispsys/ddp_reg.h	2229;"	d
RDMA0_DBG_FLD_RDMA0_OUT_VALID	mt8167/dispsys/ddp_reg.h	2228;"	d
RDMA0_DBG_FLD_RDMA0_SMI_BUSY	mt8167/dispsys/ddp_reg.h	2227;"	d
RDMA0_DBG_FLD_RDMA0_SMI_GREQ	mt8167/dispsys/ddp_reg.h	2226;"	d
RDMA0_DBG_FLD_RDMA0_WRAM_RST_CS	mt8167/dispsys/ddp_reg.h	2231;"	d
RDMA_BASIC_STRUCT	mt8167/dispsys/ddp_info.h	/^struct RDMA_BASIC_STRUCT {$/;"	s
RDMA_CONFIG_STRUCT	mt8167/dispsys/ddp_info.h	/^struct RDMA_CONFIG_STRUCT {$/;"	s
RDMA_INPUT_FORMAT	mt8167/dispsys/ddp_rdma_ex.h	/^enum RDMA_INPUT_FORMAT {$/;"	g
RDMA_INPUT_FORMAT_ABGR8888	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_ABGR8888 = 9,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_ARGB8888	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_ARGB8888 = 3,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_BGR565	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_BGR565 = 0,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_BGR888	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_BGR888 = 7,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_BGRA8888	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_BGRA8888 = 8,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_RGB565	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_RGB565 = 6,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_RGB888	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_RGB888 = 1,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_RGBA8888	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_RGBA8888 = 2,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_UNKNOWN	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_UNKNOWN = 32,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_UYVY	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_UYVY = 10,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_VYUY	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_VYUY = 4,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_YUYV	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_YUYV = 11,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INPUT_FORMAT_YVYU	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_INPUT_FORMAT_YVYU = 5,$/;"	e	enum:RDMA_INPUT_FORMAT
RDMA_INSTANCES	mt8167/dispsys/ddp_rdma_ex.h	18;"	d
RDMA_IRQ	mt8167/dispsys/ddp_mmp.h	/^	mmp_event RDMA_IRQ[3];$/;"	m	struct:DDP_MMP_Events_t
RDMA_IRQ_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event RDMA_IRQ_Parent;$/;"	m	struct:DDP_MMP_Events_t
RDMA_MAX_HEIGHT	mt8167/dispsys/ddp_rdma_ex.h	20;"	d
RDMA_MAX_WIDTH	mt8167/dispsys/ddp_rdma_ex.h	19;"	d
RDMA_MODE	mt8167/dispsys/ddp_rdma_ex.h	/^enum RDMA_MODE {$/;"	g
RDMA_MODE_DIRECT_LINK	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_MODE_DIRECT_LINK = 0,$/;"	e	enum:RDMA_MODE
RDMA_MODE_MEMORY	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_MODE_MEMORY = 1,$/;"	e	enum:RDMA_MODE
RDMA_NUM	mt8167/dispsys/ddp_met.c	34;"	d	file:
RDMA_OUTPUT_FORMAT	mt8167/dispsys/ddp_rdma_ex.h	/^enum RDMA_OUTPUT_FORMAT {$/;"	g
RDMA_OUTPUT_FORMAT_ARGB	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_OUTPUT_FORMAT_ARGB = 0,$/;"	e	enum:RDMA_OUTPUT_FORMAT
RDMA_OUTPUT_FORMAT_YUV444	mt8167/dispsys/ddp_rdma_ex.h	/^	RDMA_OUTPUT_FORMAT_YUV444 = 1,$/;"	e	enum:RDMA_OUTPUT_FORMAT
RDRAM_DIS	common/od10/ddp_od_reg.h	263;"	d
RDRAM_LEN_X4	common/od10/ddp_od_reg.h	261;"	d
RDRAM_MODEL	common/od10/ddp_od_reg.h	373;"	d
RDRAM_REQ	common/od10/ddp_od_reg.h	753;"	d
RDY_DELAY_1F	common/od10/ddp_od_reg.h	366;"	d
RD_ADR	common/od10/ddp_od_reg.h	124;"	d
RD_ASF_UFLOW	common/od10/ddp_od_reg.h	676;"	d
RD_BURST_LEN	common/od10/ddp_od_reg.h	251;"	d
RD_DBG	common/od10/ddp_od_reg.h	123;"	d
RD_PAUSE_LEN	common/od10/ddp_od_reg.h	254;"	d
RD_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned RD_RDY:1;$/;"	m	struct:DSI_INT_ENABLE_REG
RD_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned RD_RDY:1;$/;"	m	struct:DSI_INT_STATUS_REG
READY_BIT0	mt8167/videox/primary_display.c	8677;"	d	file:
READY_BIT1	mt8167/videox/primary_display.c	8679;"	d	file:
READ_DRAM_DONE_MASK	common/od10/ddp_od_reg.h	751;"	d
READ_REGISTER_UINT32	mt8167/dispsys/ddp_reg.h	1095;"	d
RECORD_CMD	include/fbconfig_kdebug.h	/^	RECORD_CMD = 0,$/;"	e	enum:RECORD_TYPE
RECORD_MS	include/fbconfig_kdebug.h	/^	RECORD_MS = 1,$/;"	e	enum:RECORD_TYPE
RECORD_PIN_SET	include/fbconfig_kdebug.h	/^	RECORD_PIN_SET = 2,$/;"	e	enum:RECORD_TYPE
RECORD_TYPE	include/fbconfig_kdebug.h	/^enum RECORD_TYPE {$/;"	g
REGFLAG_DELAY	mt8167/videox/disp_lcm.c	30;"	d	file:
REGION_0_POS	common/od10/ddp_od_reg.h	638;"	d
REGION_1_POS	common/od10/ddp_od_reg.h	639;"	d
REGION_2_POS	common/od10/ddp_od_reg.h	647;"	d
REGION_H_BLEND_SEL	common/od10/ddp_od_reg.h	641;"	d
REG_ADDR	mt8167/dispsys/ddp_dpi.c	63;"	d	file:
REG_FLD	mt8167/dispsys/ddp_reg.h	1103;"	d
REG_FLD_MASK	mt8167/dispsys/ddp_reg.h	1112;"	d
REG_FLD_SHIFT	mt8167/dispsys/ddp_reg.h	1109;"	d
REG_FLD_VAL	mt8167/dispsys/ddp_reg.h	1115;"	d
REG_FLD_WIDTH	mt8167/dispsys/ddp_reg.h	1106;"	d
REP22_0	common/od10/ddp_od_reg.h	273;"	d
REP22_1	common/od10/ddp_od_reg.h	274;"	d
REP22_2	common/od10/ddp_od_reg.h	276;"	d
REP22_3	common/od10/ddp_od_reg.h	277;"	d
REP22_4	common/od10/ddp_od_reg.h	282;"	d
REP22_5	common/od10/ddp_od_reg.h	283;"	d
REP22_6	common/od10/ddp_od_reg.h	285;"	d
REP22_7	common/od10/ddp_od_reg.h	286;"	d
REP32_0	common/od10/ddp_od_reg.h	290;"	d
REP32_1	common/od10/ddp_od_reg.h	291;"	d
REP32_2	common/od10/ddp_od_reg.h	307;"	d
REP32_3	common/od10/ddp_od_reg.h	308;"	d
REP32_4	common/od10/ddp_od_reg.h	310;"	d
REP32_5	common/od10/ddp_od_reg.h	311;"	d
REP32_6	common/od10/ddp_od_reg.h	295;"	d
REP32_7	common/od10/ddp_od_reg.h	296;"	d
REPEAT_HALF_SHIFT	common/od10/ddp_od_reg.h	314;"	d
REPEAT_MODE_SEL	common/od10/ddp_od_reg.h	315;"	d
RESERVED_LAYER_COUNT	mt8167/videox/disp_drv_platform.h	149;"	d
RESET_FLD_GAMMA_RESET	mt8167/dispsys/ddp_reg.h	1813;"	d
RFB_EN	common/od10/ddp_od_reg.h	596;"	d
RFB_VGAIN_DEC	common/od10/ddp_od_reg.h	597;"	d
RFB_VIDX0	common/od10/ddp_od_reg.h	595;"	d
RFB_VIDX1	common/od10/ddp_od_reg.h	598;"	d
RFB_VR0_BASE	common/od10/ddp_od_reg.h	602;"	d
RFB_VR0_STEP	common/od10/ddp_od_reg.h	604;"	d
RFB_VR1_BASE	common/od10/ddp_od_reg.h	603;"	d
RFB_VR1_STEP	common/od10/ddp_od_reg.h	605;"	d
RFB_VR2_BASE	common/od10/ddp_od_reg.h	599;"	d
RFB_VR2_STEP	common/od10/ddp_od_reg.h	611;"	d
RGB	mt8167/dispsys/ddp_dpi.h	/^		RGB = 0,$/;"	e	enum:COLOR_SPACE_T
RGB2YUV_601	mt8167/dispsys/ddp_matrix_para.h	26;"	d
RGB2YUV_601_XVYCC	mt8167/dispsys/ddp_matrix_para.h	27;"	d
RGB2YUV_709	mt8167/dispsys/ddp_matrix_para.h	28;"	d
RGB2YUV_709_XVYCC	mt8167/dispsys/ddp_matrix_para.h	29;"	d
RGB565_TO_ARGB8888	common/mtkfb.c	1764;"	d	file:
RGB565_TO_ARGB8888	mt8167/videox/mtkfb.c	1921;"	d	file:
RGB888_To_RGB565	mt8167/videox/disp_assert_layer.c	45;"	d	file:
RGB_FULL	mt8167/dispsys/ddp_dpi.h	/^		RGB_FULL,$/;"	e	enum:COLOR_SPACE_T
RGB_ORDER	mt8167/dispsys/ddp_dpi.h	/^		unsigned RGB_ORDER:1;$/;"	m	struct:LCD_REG_WROI_CON
RGB_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RGB_SWAP:1;$/;"	m	struct:DPI_REG_CNTL
RGS_DSI_LNT_IMP_CAL_OUTPUT	mt8167/dispsys/ddp_reg.h	/^	unsigned RGS_DSI_LNT_IMP_CAL_OUTPUT:1;$/;"	m	struct:MIPITX_DSI_RGS_REG
RG_2CH_PTGEN_2CH_EN	common/od10/ddp_od_reg.h	457;"	d
RG_2CH_PTGEN_B	common/od10/ddp_od_reg.h	474;"	d
RG_2CH_PTGEN_B_BG	common/od10/ddp_od_reg.h	479;"	d
RG_2CH_PTGEN_COLOR_BAR_TH	common/od10/ddp_od_reg.h	447;"	d
RG_2CH_PTGEN_DIR	common/od10/ddp_od_reg.h	490;"	d
RG_2CH_PTGEN_G	common/od10/ddp_od_reg.h	475;"	d
RG_2CH_PTGEN_G_BG	common/od10/ddp_od_reg.h	480;"	d
RG_2CH_PTGEN_HMOTION	common/od10/ddp_od_reg.h	450;"	d
RG_2CH_PTGEN_H_ACTIVE	common/od10/ddp_od_reg.h	458;"	d
RG_2CH_PTGEN_H_BLOCK_OFFSET	common/od10/ddp_od_reg.h	488;"	d
RG_2CH_PTGEN_H_BLOCK_WIDTH	common/od10/ddp_od_reg.h	484;"	d
RG_2CH_PTGEN_H_START	common/od10/ddp_od_reg.h	466;"	d
RG_2CH_PTGEN_H_TOTAL	common/od10/ddp_od_reg.h	454;"	d
RG_2CH_PTGEN_H_WIDTH	common/od10/ddp_od_reg.h	467;"	d
RG_2CH_PTGEN_MIRROR	common/od10/ddp_od_reg.h	455;"	d
RG_2CH_PTGEN_OD_COLOR	common/od10/ddp_od_reg.h	459;"	d
RG_2CH_PTGEN_R	common/od10/ddp_od_reg.h	476;"	d
RG_2CH_PTGEN_R_BG	common/od10/ddp_od_reg.h	481;"	d
RG_2CH_PTGEN_SEQ	common/od10/ddp_od_reg.h	456;"	d
RG_2CH_PTGEN_START	common/od10/ddp_od_reg.h	449;"	d
RG_2CH_PTGEN_TYPE	common/od10/ddp_od_reg.h	448;"	d
RG_2CH_PTGEN_VMOTION	common/od10/ddp_od_reg.h	451;"	d
RG_2CH_PTGEN_V_ACTIVE	common/od10/ddp_od_reg.h	463;"	d
RG_2CH_PTGEN_V_BLOCK_OFFSET	common/od10/ddp_od_reg.h	489;"	d
RG_2CH_PTGEN_V_BLOCK_WIDTH	common/od10/ddp_od_reg.h	485;"	d
RG_2CH_PTGEN_V_START	common/od10/ddp_od_reg.h	470;"	d
RG_2CH_PTGEN_V_TOTAL	common/od10/ddp_od_reg.h	462;"	d
RG_2CH_PTGEN_V_WIDTH	common/od10/ddp_od_reg.h	471;"	d
RG_AGENT_FREQ	common/od10/ddp_od_reg.h	168;"	d
RG_BASE_ADR	common/od10/ddp_od_reg.h	89;"	d
RG_BD_B	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_BD_B:8;$/;"	m	struct:LVDS_REG_RGPAT_EDGE
RG_BD_G	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_BD_G:8;$/;"	m	struct:LVDS_REG_RGPAT_EDGE
RG_BD_R	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_BD_R:8;$/;"	m	struct:LVDS_REG_RGPAT_EDGE
RG_BLACK_AGENT	common/od10/ddp_od_reg.h	169;"	d
RG_BLACK_PAT	common/od10/ddp_od_reg.h	171;"	d
RG_CLKEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_CLKEN:1;	\/* used for out crc *\/$/;"	m	struct:LVDS_REG_RG_CLK
RG_CLK_CTRL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_CLK_CTRL:7;$/;"	m	struct:LVDS_REG_RG_CLK
RG_CRC_CLR	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_CRC_CLR:1;$/;"	m	struct:LVDS_REG_CRC_CTRL
RG_CRC_START	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_CRC_START:1;$/;"	m	struct:LVDS_REG_CRC_CTRL
RG_CTSCLK_SW_RST	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_CTSCLK_SW_RST:1;$/;"	m	struct:LVDS_REG_SOFT_RESET
RG_DSI0_BCLK_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_BCLK_SEL:2;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_CKG_LDOOUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_CKG_LDOOUT_EN:1;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_DSICLK_FREQ_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_DSICLK_FREQ_SEL:1;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_GPI0_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI0_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI1_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI1_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI2_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI2_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI3_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI3_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI4_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI4_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI5_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI5_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI6_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI6_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI7_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI7_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI8_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI8_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI9_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI9_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI_DRIVE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI_DRIVE_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_GPI_SMT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_GPI_SMT_EN:1;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
RG_DSI0_LDOCORE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LDOCORE_EN:1;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_LD_IDX_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LD_IDX_SEL:3;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_LNT0_CKLANE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_CKLANE_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LDOOUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LDOOUT_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LOOPBACK_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LOOPBACK_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LPCD_IMINUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LPCD_IMINUS:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LPCD_IPLUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LPCD_IPLUS:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LPTX_IMINUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LPTX_IMINUS:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LPTX_IPLUS1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LPTX_IPLUS1:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_LPTX_IPLUS2	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_LPTX_IPLUS2:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT0_RT_CODE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT0_RT_CODE:4;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
RG_DSI0_LNT1_CKLANE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_CKLANE_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT1_LDOOUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_LDOOUT_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT1_LOOPBACK_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_LOOPBACK_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT1_LPTX_IMINUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_LPTX_IMINUS:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT1_LPTX_IPLUS1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_LPTX_IPLUS1:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT1_LPTX_IPLUS2	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_LPTX_IPLUS2:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT1_RT_CODE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT1_RT_CODE:4;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
RG_DSI0_LNT2_CKLANE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_CKLANE_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT2_LDOOUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_LDOOUT_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT2_LOOPBACK_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_LOOPBACK_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT2_LPTX_IMINUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_LPTX_IMINUS:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT2_LPTX_IPLUS1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_LPTX_IPLUS1:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT2_LPTX_IPLUS2	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_LPTX_IPLUS2:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT2_RT_CODE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT2_RT_CODE:4;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
RG_DSI0_LNT3_CKLANE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_CKLANE_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNT3_LDOOUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_LDOOUT_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNT3_LOOPBACK_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_LOOPBACK_EN:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNT3_LPTX_IMINUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_LPTX_IMINUS:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNT3_LPTX_IPLUS1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_LPTX_IPLUS1:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNT3_LPTX_IPLUS2	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_LPTX_IPLUS2:1;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNT3_RT_CODE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNT3_RT_CODE:4;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
RG_DSI0_LNTC_CKLANE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_CKLANE_EN:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_LDOOUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_LDOOUT_EN:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_LOOPBACK_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_LOOPBACK_EN:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_LPTX_IMINUS	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_LPTX_IMINUS:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_LPTX_IPLUS1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_LPTX_IPLUS1:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_LPTX_IPLUS2	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_LPTX_IPLUS2:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_PHI_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_PHI_SEL:1;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LNTC_RT_CODE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LNTC_RT_CODE:4;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
RG_DSI0_LPRXCD_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LPRXCD_SEL:3;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_LPTX_CLMP_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_LPTX_CLMP_EN:1;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI0_MPPLL_MONREF_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_MONREF_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_MONVC_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_MONVC_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_PLL_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_PLL_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_POSDIV	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_POSDIV:3;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_PREDIV	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_PREDIV:2;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_SDM_FRA_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_FRA_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_CON1_REG
RG_DSI0_MPPLL_SDM_PCW_0_7	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_PCW_0_7:8;$/;"	m	struct:MIPITX_DSI_PLL_CON2_REG
RG_DSI0_MPPLL_SDM_PCW_16_23	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_PCW_16_23:8;$/;"	m	struct:MIPITX_DSI_PLL_CON2_REG
RG_DSI0_MPPLL_SDM_PCW_8_15	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_PCW_8_15:8;$/;"	m	struct:MIPITX_DSI_PLL_CON2_REG
RG_DSI0_MPPLL_SDM_PCW_CHG	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_PCW_CHG:1;$/;"	m	struct:MIPITX_DSI_PLL_CHG_REG
RG_DSI0_MPPLL_SDM_PCW_H	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_PCW_H:7;$/;"	m	struct:MIPITX_DSI_PLL_CON2_REG
RG_DSI0_MPPLL_SDM_SSC_DELTA	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_SSC_DELTA:16;$/;"	m	struct:MIPITX_DSI_PLL_CON3_REG
RG_DSI0_MPPLL_SDM_SSC_DELTA1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_SSC_DELTA1:16;$/;"	m	struct:MIPITX_DSI_PLL_CON3_REG
RG_DSI0_MPPLL_SDM_SSC_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_SSC_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_CON1_REG
RG_DSI0_MPPLL_SDM_SSC_PH_INIT	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_SSC_PH_INIT:1;$/;"	m	struct:MIPITX_DSI_PLL_CON1_REG
RG_DSI0_MPPLL_SDM_SSC_PRD	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_SDM_SSC_PRD:16;$/;"	m	struct:MIPITX_DSI_PLL_CON1_REG
RG_DSI0_MPPLL_TXDIV0	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_TXDIV0:2;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_TXDIV1	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_TXDIV1:2;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_MPPLL_VDO_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_MPPLL_VDO_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
RG_DSI0_PHYCLK_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI0_PHYCLK_SEL:2;$/;"	m	struct:MIPITX_DSI_CON_REG
RG_DSI_BG_CKEN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_BG_CKEN:1;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_BG_CORE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_BG_CORE_EN:1;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_BG_DIV	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_BG_DIV:2;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_BG_FAST_CHARGE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_BG_FAST_CHARGE:1;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_BG_R1_TRIM	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_BG_R1_TRIM:4;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_BG_R2_TRIM	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_BG_R2_TRIM:4;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_DEBUG_INPUT_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_DEBUG_INPUT_EN:1;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_LNT_AIO_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_LNT_AIO_SEL:3;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_LNT_HS_BIAS_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_LNT_HS_BIAS_EN:1;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_LNT_IMP_CAL_CODE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_LNT_IMP_CAL_CODE:4;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_LNT_IMP_CAL_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_LNT_IMP_CAL_EN:1;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_LNT_INTR_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_LNT_INTR_EN:1;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_LNT_TESTMODE_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_LNT_TESTMODE_EN:1;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_PAD_TIE_LOW_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_PAD_TIE_LOW_EN:1;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_PRESERVE	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_PRESERVE:3;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
RG_DSI_V02_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_V02_SEL:3;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_V032_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_V032_SEL:3;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_V04_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_V04_SEL:3;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_V072_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_V072_SEL:3;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_V10_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_V10_SEL:3;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_DSI_V12_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_DSI_V12_SEL:3;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
RG_FRAME_SET	common/od10/ddp_od_reg.h	112;"	d
RG_H_BLANK	common/od10/ddp_od_reg.h	103;"	d
RG_H_BLANK_MAX	common/od10/ddp_od_reg.h	107;"	d
RG_H_OFFSET	common/od10/ddp_od_reg.h	104;"	d
RG_LVDSRX_CRC_CLR1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDSRX_CRC_CLR1:1;$/;"	m	struct:LVDS_REG_CRC_CTRL
RG_LVDSRX_CRC_START1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDSRX_CRC_START1:1;$/;"	m	struct:LVDS_REG_CRC_CTRL
RG_LVDS_CH0	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDS_CH0:10;$/;"	m	struct:LVDS_REG_RGCHL_SRC0
RG_LVDS_CH1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDS_CH1:10;$/;"	m	struct:LVDS_REG_RGCHL_SRC0
RG_LVDS_CH2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDS_CH2:10;$/;"	m	struct:LVDS_REG_RGCHL_SRC0
RG_LVDS_CH3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDS_CH3:10;$/;"	m	struct:LVDS_REG_RGCHL_SRC1
RG_LVDS_CLK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_LVDS_CLK:10;$/;"	m	struct:LVDS_REG_RGCHL_SRC1
RG_MON_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_MON_EN:1;	\/* used for out crc *\/$/;"	m	struct:LVDS_REG_RG_MON
RG_MON_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_MON_SEL:6;$/;"	m	struct:LVDS_REG_RG_MON
RG_MPPLL_PRESERVE_H	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_MPPLL_PRESERVE_H:6;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
RG_MPPLL_PRESERVE_L	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_MPPLL_PRESERVE_L:2;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
RG_MPPLL_TSTCK_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_MPPLL_TSTCK_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
RG_MPPLL_TSTSEL	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_MPPLL_TSTSEL:2;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
RG_MPPLL_TST_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned RG_MPPLL_TST_EN:1;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
RG_NO_BLACK	common/od10/ddp_od_reg.h	170;"	d
RG_ODT_SIZE	common/od10/ddp_od_reg.h	180;"	d
RG_OD_DRAM_MSB	common/od10/ddp_od_reg.h	116;"	d
RG_OD_START	common/od10/ddp_od_reg.h	115;"	d
RG_OUT_CRC_RDY	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_OUT_CRC_RDY:1;$/;"	m	struct:LVDS_REG_RGCRC_STATU
RG_OUT_CRC_VALUE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_OUT_CRC_VALUE:16;$/;"	m	struct:LVDS_REG_RGCRC_STATU
RG_PAT_CIN0	common/od10/ddp_od_reg.h	159;"	d
RG_PAT_CIN1	common/od10/ddp_od_reg.h	164;"	d
RG_PAT_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PAT_EN:1;$/;"	m	struct:LVDS_REG_RGCHL_SRC1
RG_PAT_H_OFFSET	common/od10/ddp_od_reg.h	150;"	d
RG_PAT_H_START	common/od10/ddp_od_reg.h	146;"	d
RG_PAT_LENGTH	common/od10/ddp_od_reg.h	154;"	d
RG_PAT_START	common/od10/ddp_od_reg.h	117;"	d
RG_PAT_VIN0	common/od10/ddp_od_reg.h	160;"	d
RG_PAT_VIN1	common/od10/ddp_od_reg.h	165;"	d
RG_PAT_V_OFFSET	common/od10/ddp_od_reg.h	151;"	d
RG_PAT_V_START	common/od10/ddp_od_reg.h	147;"	d
RG_PAT_WIDTH	common/od10/ddp_od_reg.h	155;"	d
RG_PAT_YIN0	common/od10/ddp_od_reg.h	158;"	d
RG_PAT_YIN1	common/od10/ddp_od_reg.h	163;"	d
RG_PCLK_SW_RST	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PCLK_SW_RST:1;$/;"	m	struct:LVDS_REG_SOFT_RESET
RG_PTGEN_B	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_B:8;$/;"	m	struct:LVDS_REG_RGPAT_SRC
RG_PTGEN_CLOR_BAR_TH	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_CLOR_BAR_TH:12;$/;"	m	struct:LVDS_REG_RGTST_PAT
RG_PTGEN_G	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_G:8;$/;"	m	struct:LVDS_REG_RGPAT_SRC
RG_PTGEN_HACTIVE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_HACTIVE:13;$/;"	m	struct:LVDS_REG_PATN_ACTIVE
RG_PTGEN_HSTART	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_HSTART:13;$/;"	m	struct:LVDS_REG_PATN_START
RG_PTGEN_HTOTAL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_HTOTAL:13;$/;"	m	struct:LVDS_REG_PATN_TOTAL
RG_PTGEN_HWIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_HWIDTH:13;$/;"	m	struct:LVDS_REG_PATN_WIDTH
RG_PTGEN_R	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_R:8;$/;"	m	struct:LVDS_REG_RGPAT_SRC
RG_PTGEN_VACTIVE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_VACTIVE:12;$/;"	m	struct:LVDS_REG_PATN_ACTIVE
RG_PTGEN_VSTART	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_VSTART:12;$/;"	m	struct:LVDS_REG_PATN_START
RG_PTGEN_VTOTAL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_VTOTAL:12;$/;"	m	struct:LVDS_REG_PATN_TOTAL
RG_PTGEN_VWIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_PTGEN_VWIDTH:12;$/;"	m	struct:LVDS_REG_PATN_WIDTH
RG_RDRAM_HOLD_EN	common/od10/ddp_od_reg.h	509;"	d
RG_RDRAM_HOLD_THR	common/od10/ddp_od_reg.h	514;"	d
RG_RDRAM_LEN_X8	common/od10/ddp_od_reg.h	510;"	d
RG_RDULTRA_EN	common/od10/ddp_od_reg.h	505;"	d
RG_RD_HIGH	common/od10/ddp_od_reg.h	503;"	d
RG_RD_LOW	common/od10/ddp_od_reg.h	506;"	d
RG_RD_PRELOW	common/od10/ddp_od_reg.h	507;"	d
RG_RD_PRE_HIGH	common/od10/ddp_od_reg.h	504;"	d
RG_RES_BIT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_RES_BIT:1;$/;"	m	struct:LVDS_REG_RG_CLK
RG_RGPREULTRA_EN	common/od10/ddp_od_reg.h	508;"	d
RG_TABLE_DMA_ADR_ST	common/od10/ddp_od_reg.h	174;"	d
RG_TABLE_DMA_DONE_CLR	common/od10/ddp_od_reg.h	179;"	d
RG_TABLE_DMA_EN	common/od10/ddp_od_reg.h	177;"	d
RG_TABLE_RGB_SEQ	common/od10/ddp_od_reg.h	178;"	d
RG_TEST_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_TEST_EN:1;$/;"	m	struct:LVDS_REG_RG_MON
RG_TST_PATN_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_TST_PATN_EN:1;$/;"	m	struct:LVDS_REG_RGTST_PAT
RG_TST_PATN_TYPE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RG_TST_PATN_TYPE:8;$/;"	m	struct:LVDS_REG_RGTST_PAT
RG_V_BLANK	common/od10/ddp_od_reg.h	111;"	d
RG_V_BLANK_MAX	common/od10/ddp_od_reg.h	108;"	d
RG_WDRAM_HOLD_EN	common/od10/ddp_od_reg.h	499;"	d
RG_WDRAM_HOLD_THR	common/od10/ddp_od_reg.h	513;"	d
RG_WDRAM_LEN_X8	common/od10/ddp_od_reg.h	500;"	d
RG_WGPREULTRA_EN	common/od10/ddp_od_reg.h	498;"	d
RG_WRULTRA_EN	common/od10/ddp_od_reg.h	495;"	d
RG_WR_HIGH	common/od10/ddp_od_reg.h	493;"	d
RG_WR_LOW	common/od10/ddp_od_reg.h	496;"	d
RG_WR_PRELOW	common/od10/ddp_od_reg.h	497;"	d
RG_WR_PRE_HIGH	common/od10/ddp_od_reg.h	494;"	d
RG_Y5_MODE	common/od10/ddp_od_reg.h	29;"	d
ROD_EN	common/od10/ddp_od_reg.h	553;"	d
ROD_IDX0	common/od10/ddp_od_reg.h	565;"	d
ROD_IDX1	common/od10/ddp_od_reg.h	566;"	d
ROD_IDX2	common/od10/ddp_od_reg.h	567;"	d
ROD_R0_GAIN	common/od10/ddp_od_reg.h	571;"	d
ROD_R0_OFFSET	common/od10/ddp_od_reg.h	577;"	d
ROD_R1_GAIN	common/od10/ddp_od_reg.h	572;"	d
ROD_R1_OFFSET	common/od10/ddp_od_reg.h	578;"	d
ROD_R2_GAIN	common/od10/ddp_od_reg.h	573;"	d
ROD_R2_OFFSET	common/od10/ddp_od_reg.h	579;"	d
ROD_R3_GAIN	common/od10/ddp_od_reg.h	574;"	d
ROD_R3_OFFSET	common/od10/ddp_od_reg.h	580;"	d
ROD_R4_GAIN	common/od10/ddp_od_reg.h	583;"	d
ROD_R4_OFFSET	common/od10/ddp_od_reg.h	589;"	d
ROD_R5_GAIN	common/od10/ddp_od_reg.h	584;"	d
ROD_R5_OFFSET	common/od10/ddp_od_reg.h	590;"	d
ROD_R6_GAIN	common/od10/ddp_od_reg.h	585;"	d
ROD_R6_OFFSET	common/od10/ddp_od_reg.h	591;"	d
ROD_R7_GAIN	common/od10/ddp_od_reg.h	586;"	d
ROD_R7_OFFSET	common/od10/ddp_od_reg.h	592;"	d
ROD_VGAIN_DEC	common/od10/ddp_od_reg.h	554;"	d
ROD_VIDX0	common/od10/ddp_od_reg.h	552;"	d
ROD_VIDX1	common/od10/ddp_od_reg.h	555;"	d
ROD_VR0_BASE	common/od10/ddp_od_reg.h	559;"	d
ROD_VR0_STEP	common/od10/ddp_od_reg.h	561;"	d
ROD_VR1_BASE	common/od10/ddp_od_reg.h	560;"	d
ROD_VR1_STEP	common/od10/ddp_od_reg.h	562;"	d
ROD_VR2_BASE	common/od10/ddp_od_reg.h	556;"	d
ROD_VR2_STEP	common/od10/ddp_od_reg.h	568;"	d
ROI_BGCLR_FLD_ALPHA	mt8167/dispsys/ddp_reg.h	2196;"	d
ROI_BGCLR_FLD_BLUE	mt8167/dispsys/ddp_reg.h	2199;"	d
ROI_BGCLR_FLD_GREEN	mt8167/dispsys/ddp_reg.h	2198;"	d
ROI_BGCLR_FLD_RED	mt8167/dispsys/ddp_reg.h	2197;"	d
ROI_SIZE_FLD_ROI_H	mt8167/dispsys/ddp_reg.h	2178;"	d
ROI_SIZE_FLD_ROI_W	mt8167/dispsys/ddp_reg.h	2179;"	d
ROUND_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned ROUND_EN:1;$/;"	m	struct:DPI_REG_CLPF_SETTING
ROV_CLR	common/od10/ddp_od_reg.h	350;"	d
ROW_0_POS	common/od10/ddp_od_reg.h	648;"	d
ROW_1_POS	common/od10/ddp_od_reg.h	654;"	d
ROW_2_POS	common/od10/ddp_od_reg.h	655;"	d
ROW_3_POS	common/od10/ddp_od_reg.h	658;"	d
RPT	mt8167/dispsys/ddp_dsi.h	/^	unsigned RPT:1;$/;"	m	struct:DSI_CMDQ_CONFG
RPT_MODE_EN	common/od10/ddp_od_reg.h	300;"	d
RPT_MODE_HYST	common/od10/ddp_od_reg.h	302;"	d
RST	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RST:1;$/;"	m	struct:DPI_REG_RST
RST_FLD_FORCE_RST	mt8167/dispsys/ddp_reg.h	2177;"	d
RST_FLD_MUTEX0_RST	mt8167/dispsys/ddp_reg.h	1991;"	d
RST_FLD_MUTEX1_RST	mt8167/dispsys/ddp_reg.h	1996;"	d
RST_FLD_MUTEX2_RST	mt8167/dispsys/ddp_reg.h	2001;"	d
RST_FLD_MUTEX3_RST	mt8167/dispsys/ddp_reg.h	2006;"	d
RST_FLD_MUTEX4_RST	mt8167/dispsys/ddp_reg.h	2011;"	d
RST_FLD_MUTEX5_RST	mt8167/dispsys/ddp_reg.h	2016;"	d
RST_FLD_RST	mt8167/dispsys/ddp_reg.h	2176;"	d
RST_FLD_SOFT_RESET	mt8167/dispsys/ddp_reg.h	2416;"	d
RSZ_RES_LIST_NUM	include/disp_session.h	29;"	d
RTHRE	common/od10/ddp_od_reg.h	94;"	d
RWMEM_CONTI	mt8167/dispsys/ddp_reg.h	/^	unsigned RWMEM_CONTI:16;$/;"	m	struct:DSI_MEM_CONTI_REG
RW_TABLE_ERROR	common/od10/ddp_od_reg.h	707;"	d
RW_TABLE_RDRAM_UNDERFLOW	common/od10/ddp_od_reg.h	708;"	d
RX_CK_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned RX_CK_EN:1;	\/* used for out crc *\/$/;"	m	struct:LVDS_REG_CLK_CTRL
RX_ESC_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned RX_ESC_STATE:10;$/;"	m	struct:DSI_STATE_DBG2_REG
RX_ULPS	mt8167/dispsys/ddp_reg.h	/^	unsigned RX_ULPS:1;$/;"	m	struct:DSI_TRIG_STA_REG
R_CHDEC_RST	common/od10/ddp_od_reg.h	265;"	d
R_MASK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R_MASK:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
R_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R_SEL:2;$/;"	m	struct:LVDS_REG_DATA_SRC
R_SRC_VAL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned R_SRC_VAL:8;$/;"	m	struct:LVDS_REG_DATA_SRC
R_UNDERFLOW	common/od10/ddp_od_reg.h	695;"	d
RegUpdate	mt8167/videox/debug.h	/^	mmp_event RegUpdate;$/;"	m	struct:MTKFB_MMP_Events_t
Rsv	mt8167/dispsys/ddp_dsi.h	/^	unsigned Rsv:1;$/;"	m	struct:DSI_CMDQ_CONFG
SB_INDV_ALPHA	common/od10/ddp_od_reg.h	351;"	d
SCE_PHASE	common/color20/ddp_color.h	45;"	d
SCE_SIZE	common/color20/ddp_color.h	46;"	d
SCREEN_HEIGHT	common/mtkfb_dummy.c	52;"	d	file:
SCREEN_HEIGHT	mtdummy/mtkfb.c	52;"	d	file:
SCREEN_UPDATE	mt8167/dispsys/ddp_mmp.h	/^	mmp_event SCREEN_UPDATE[3];$/;"	m	struct:DDP_MMP_Events_t
SCREEN_WIDHT	common/mtkfb_dummy.c	51;"	d	file:
SCREEN_WIDHT	mtdummy/mtkfb.c	51;"	d	file:
SDM_PCW	mt8167/dispsys/ddp_dsi.h	/^	uint32_t SDM_PCW;$/;"	m	struct:DSI_PLL_CONFIG
SELF_PAT_MODE	mt8167/dispsys/ddp_reg.h	/^	unsigned SELF_PAT_MODE:1;$/;"	m	struct:DSI_BIST_CON_REG
SEND_RES_MODE	mt8167/dispsys/ddp_dpi.h	/^		unsigned SEND_RES_MODE:1;$/;"	m	struct:LCD_REG_WROI_CON
SESSION_MASK	include/mtkfb.h	/^	SESSION_MASK = 0xff & ~(1 << 6)$/;"	e	enum:MTK_DISP_SESSION
SESSION_USER_AEE	include/disp_session.h	/^	SESSION_USER_AEE = 2,$/;"	e	enum:DISP_SESSION_USER
SESSION_USER_CNT	include/disp_session.h	/^	SESSION_USER_CNT,$/;"	e	enum:DISP_SESSION_USER
SESSION_USER_GUIEXT	include/disp_session.h	/^	SESSION_USER_GUIEXT = 1,$/;"	e	enum:DISP_SESSION_USER
SESSION_USER_HWC	include/disp_session.h	/^	SESSION_USER_HWC = 0,$/;"	e	enum:DISP_SESSION_USER
SESSION_USER_INVALID	include/disp_session.h	/^	SESSION_USER_INVALID = -1,$/;"	e	enum:DISP_SESSION_USER
SESSION_USER_PANDISP	include/disp_session.h	/^	SESSION_USER_PANDISP = 3,$/;"	e	enum:DISP_SESSION_USER
SETTING_VALUE	include/fbconfig_kdebug.h	/^struct SETTING_VALUE {$/;"	s
SET_DSI_ID	common/fbconfig_kdebug.c	57;"	d	file:
SET_RESET_PIN	common/fbconfig_kdebug.c	46;"	d	file:
SG1	common/color20/ddp_color.h	62;"	d
SG2	common/color20/ddp_color.h	63;"	d
SG3	common/color20/ddp_color.h	64;"	d
SHORT_PACKET_RW	mt8167/dispsys/ddp_dsi.h	/^	SHORT_PACKET_RW = 0,$/;"	e	enum:DSI_INS_TYPE
SINGLE_LAYER_MODE	mt8167/videox/primary_display.h	/^	SINGLE_LAYER_MODE,$/;"	e	enum:DISP_PRIMARY_PATH_MODE
SIZE	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_SIZE SIZE;	\/* 0018 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_SIZE
SIZE_CON_0_FLD_MATRIX_ENABLE	mt8167/dispsys/ddp_reg.h	2295;"	d
SIZE_CON_0_FLD_MATRIX_EXT_MTX_EN	mt8167/dispsys/ddp_reg.h	2296;"	d
SIZE_CON_0_FLD_MATRIX_INT_MTX_SEL	mt8167/dispsys/ddp_reg.h	2293;"	d
SIZE_CON_0_FLD_MATRIX_WIDE_GAMUT_EN	mt8167/dispsys/ddp_reg.h	2294;"	d
SIZE_CON_0_FLD_OUTPUT_FRAME_WIDTH	mt8167/dispsys/ddp_reg.h	2297;"	d
SIZE_CON_1_FLD_OUTPUT_FRAME_HEIGHT	mt8167/dispsys/ddp_reg.h	2298;"	d
SIZE_FLD_HSIZE	mt8167/dispsys/ddp_reg.h	1836;"	d
SIZE_FLD_VSIZE	mt8167/dispsys/ddp_reg.h	1837;"	d
SKIN_TONE	common/color20/ddp_color.h	49;"	d
SKIN_TONE_END	common/color20/ddp_color.h	56;"	d
SKIN_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKIN_TONE_H[COLOR_TUNING_INDEX][SKIN_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
SKIN_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKIN_TONE_H[SKIN_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
SKIN_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKIN_TONE_S[COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][SKIN_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
SKIN_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKIN_TONE_S[PQ_PARTIALS_CONTROL][SKIN_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
SKIN_TONE_SIZE	mt8167/dispsys/ddp_drv.h	83;"	d
SKIN_TONE_START	common/color20/ddp_color.h	55;"	d
SKIP_COLOR_HYST	common/od10/ddp_od_reg.h	408;"	d
SKIP_COLOR_MODE_EN	common/od10/ddp_od_reg.h	407;"	d
SKIP_COLOR_THR	common/od10/ddp_od_reg.h	443;"	d
SKIP_COLOR_THR_1	common/od10/ddp_od_reg.h	444;"	d
SKY_TONE	common/color20/ddp_color.h	51;"	d
SKY_TONE_END	common/color20/ddp_color.h	60;"	d
SKY_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKY_TONE_H[COLOR_TUNING_INDEX][SKY_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
SKY_TONE_H	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKY_TONE_H[SKY_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
SKY_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKY_TONE_S[COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][SKY_TONE_SIZE];$/;"	m	struct:DISPLAY_PQ_T
SKY_TONE_S	mt8167/dispsys/ddp_drv.h	/^	unsigned int SKY_TONE_S[PQ_PARTIALS_CONTROL][SKY_TONE_SIZE];$/;"	m	struct:DISPLAY_COLOR_REG
SKY_TONE_SIZE	mt8167/dispsys/ddp_drv.h	85;"	d
SKY_TONE_START	common/color20/ddp_color.h	59;"	d
SLEEPOUT_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned SLEEPOUT_DONE:1;$/;"	m	struct:DSI_INT_ENABLE_REG
SLEEPOUT_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned SLEEPOUT_DONE:1;$/;"	m	struct:DSI_INT_STATUS_REG
SLEEPOUT_START	mt8167/dispsys/ddp_reg.h	/^	unsigned SLEEPOUT_START:1;$/;"	m	struct:DSI_START_REG
SLEEP_MODE	mt8167/dispsys/ddp_reg.h	/^	unsigned SLEEP_MODE:1;$/;"	m	struct:DSI_MODE_CTRL_REG
SLEEP_VM_STOP	mt8167/dispsys/ddp_reg.h	/^	unsigned SLEEP_VM_STOP:1;$/;"	m	struct:DSI_MODE_CTRL_REG
SLIMPORT	include/mtkfb_info.h	/^	SLIMPORT$/;"	e	enum:MTKFB_DISPIF_TYPE
SMI_CON_FLD_SLOW_COUNT	mt8167/dispsys/ddp_reg.h	2420;"	d
SMI_CON_FLD_SLOW_ENABLE	mt8167/dispsys/ddp_reg.h	2422;"	d
SMI_CON_FLD_SLOW_LEVEL	mt8167/dispsys/ddp_reg.h	2421;"	d
SMI_CON_FLD_SMI_U_REPEAT_NUM	mt8167/dispsys/ddp_reg.h	2418;"	d
SMI_CON_FLD_SMI_V_REPEAT_NUM	mt8167/dispsys/ddp_reg.h	2417;"	d
SMI_CON_FLD_SMI_Y_REPEAT_NUM	mt8167/dispsys/ddp_reg.h	2419;"	d
SMI_CON_FLD_THRESHOLD	mt8167/dispsys/ddp_reg.h	2423;"	d
SMI_LARB0_GREQ_FLD_SMI_LARB0_GREQ	mt8167/dispsys/ddp_reg.h	1670;"	d
SMI_N21MUX_CFG_RD_FLD_SMI_N21MUX_CFG_RD	mt8167/dispsys/ddp_reg.h	1607;"	d
SMI_N21MUX_CFG_WR_FLD_SMI_N21MUX_CFG_WR	mt8167/dispsys/ddp_reg.h	1606;"	d
SM_ERR_RST_EN	common/od10/ddp_od_reg.h	384;"	d
SOF_DPI0	mt8167/dispsys/ddp_hal.h	/^	SOF_DPI0,$/;"	e	enum:MUTEX_SOF
SOF_DPI1	mt8167/dispsys/ddp_hal.h	/^	SOF_DPI1,$/;"	e	enum:MUTEX_SOF
SOF_DSI0	mt8167/dispsys/ddp_hal.h	/^	SOF_DSI0,$/;"	e	enum:MUTEX_SOF
SOF_FLD_MUTEX0_SOF	mt8167/dispsys/ddp_reg.h	1994;"	d
SOF_FLD_MUTEX0_SOF_TIMING	mt8167/dispsys/ddp_reg.h	1993;"	d
SOF_FLD_MUTEX1_SOF	mt8167/dispsys/ddp_reg.h	1999;"	d
SOF_FLD_MUTEX1_SOF_TIMING	mt8167/dispsys/ddp_reg.h	1998;"	d
SOF_FLD_MUTEX2_SOF	mt8167/dispsys/ddp_reg.h	2004;"	d
SOF_FLD_MUTEX2_SOF_TIMING	mt8167/dispsys/ddp_reg.h	2003;"	d
SOF_FLD_MUTEX3_SOF	mt8167/dispsys/ddp_reg.h	2009;"	d
SOF_FLD_MUTEX3_SOF_TIMING	mt8167/dispsys/ddp_reg.h	2008;"	d
SOF_FLD_MUTEX4_SOF	mt8167/dispsys/ddp_reg.h	2014;"	d
SOF_FLD_MUTEX4_SOF_TIMING	mt8167/dispsys/ddp_reg.h	2013;"	d
SOF_FLD_MUTEX5_SOF	mt8167/dispsys/ddp_reg.h	2019;"	d
SOF_FLD_MUTEX5_SOF_TIMING	mt8167/dispsys/ddp_reg.h	2018;"	d
SOF_SINGLE	mt8167/dispsys/ddp_hal.h	/^	SOF_SINGLE = 0,$/;"	e	enum:MUTEX_SOF
SP1	common/color20/ddp_color.h	65;"	d
SP2	common/color20/ddp_color.h	66;"	d
SRAM_ALWAYS_ON	common/od10/ddp_od_reg.h	532;"	d
SRAM_POOL_ACCESS_ERR	common/od10/ddp_od_reg.h	706;"	d
SRC_CON_FLD_L0_EN	mt8167/dispsys/ddp_reg.h	2203;"	d
SRC_CON_FLD_L1_EN	mt8167/dispsys/ddp_reg.h	2202;"	d
SRC_CON_FLD_L2_EN	mt8167/dispsys/ddp_reg.h	2201;"	d
SRC_CON_FLD_L3_EN	mt8167/dispsys/ddp_reg.h	2200;"	d
SRC_FOR_DE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned SRC_FOR_DE:1;$/;"	m	struct:LVDS_REG_CNTL
SRC_FOR_HSYNC	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned SRC_FOR_HSYNC:1;$/;"	m	struct:LVDS_REG_CNTL
SRC_FOR_VSYNC	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned SRC_FOR_VSYNC:1;$/;"	m	struct:LVDS_REG_CNTL
SRC_SIZE_FLD_HEIGHT	mt8167/dispsys/ddp_reg.h	2432;"	d
SRC_SIZE_FLD_WIDTH	mt8167/dispsys/ddp_reg.h	2433;"	d
SSC_DELTA	mt8167/dispsys/ddp_dsi.h	/^	uint16_t SSC_DELTA;$/;"	m	struct:DSI_PLL_CONFIG
SSC_DELTA1	mt8167/dispsys/ddp_dsi.h	/^	uint16_t SSC_DELTA1;$/;"	m	struct:DSI_PLL_CONFIG
SSC_EN	include/fbconfig_kdebug.h	/^	SSC_EN = 0xFE,$/;"	e	enum:MIPI_SETTING_TYPE
SSC_PH_INIT	mt8167/dispsys/ddp_dsi.h	/^	uint8_t SSC_PH_INIT;$/;"	m	struct:DSI_PLL_CONFIG
SSC_PRD	mt8167/dispsys/ddp_dsi.h	/^	uint16_t SSC_PRD;$/;"	m	struct:DSI_PLL_CONFIG
START_FLD_DISP_COLOR_START	mt8167/dispsys/ddp_reg.h	1401;"	d
START_READ_DRAM	common/od10/ddp_od_reg.h	748;"	d
STATUS	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_STATUS STATUS;	\/* 0040 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_STATUS
STATUS_FLD_IF_UNFINISH	mt8167/dispsys/ddp_reg.h	1823;"	d
STATUS_FLD_IN_READY	mt8167/dispsys/ddp_reg.h	1819;"	d
STATUS_FLD_IN_VALID	mt8167/dispsys/ddp_reg.h	1818;"	d
STATUS_FLD_OF_UNFINISH	mt8167/dispsys/ddp_reg.h	1822;"	d
STATUS_FLD_OUT_READY	mt8167/dispsys/ddp_reg.h	1821;"	d
STATUS_FLD_OUT_VALID	mt8167/dispsys/ddp_reg.h	1820;"	d
STA_CRC32_CRC_OUT_H	common/od10/ddp_od_reg.h	731;"	d
STA_CRC32_CRC_OUT_H_READY	common/od10/ddp_od_reg.h	741;"	d
STA_CRC32_CRC_OUT_V	common/od10/ddp_od_reg.h	734;"	d
STA_CRC32_CRC_OUT_V_READY	common/od10/ddp_od_reg.h	740;"	d
STA_CRC32_CRC_READY	common/od10/ddp_od_reg.h	739;"	d
STA_CRC32_NON_STILL_CNT	common/od10/ddp_od_reg.h	737;"	d
STA_CRC32_STILL_CHECK_DONE	common/od10/ddp_od_reg.h	738;"	d
STA_CSKIP_DET	common/od10/ddp_od_reg.h	674;"	d
STA_DATA	common/od10/ddp_od_reg.h	712;"	d
STA_DUMP_WDRAM_ADDR	common/od10/ddp_od_reg.h	713;"	d
STA_DUMP_WDRAM_WDATA	common/od10/ddp_od_reg.h	714;"	d
STA_FLD_RDMA0_IDLE	mt8167/dispsys/ddp_reg.h	2146;"	d
STA_FLD_RDMA1_IDLE	mt8167/dispsys/ddp_reg.h	2145;"	d
STA_FLD_RDMA2_IDLE	mt8167/dispsys/ddp_reg.h	2144;"	d
STA_FLD_RDMA3_IDLE	mt8167/dispsys/ddp_reg.h	2143;"	d
STA_FLD_RUN	mt8167/dispsys/ddp_reg.h	2147;"	d
STA_FP_ERR	common/od10/ddp_od_reg.h	723;"	d
STA_FRAME_BIT	common/od10/ddp_od_reg.h	694;"	d
STA_GM_GMIN	common/od10/ddp_od_reg.h	672;"	d
STA_GM_GMIN_422	common/od10/ddp_od_reg.h	668;"	d
STA_GM_LMIN	common/od10/ddp_od_reg.h	671;"	d
STA_GM_MISC	common/od10/ddp_od_reg.h	673;"	d
STA_GM_XV	common/od10/ddp_od_reg.h	669;"	d
STA_IFM	common/od10/ddp_od_reg.h	720;"	d
STA_INT_WAIT_HEDGE	common/od10/ddp_od_reg.h	378;"	d
STA_INT_WAIT_LCNT	common/od10/ddp_od_reg.h	724;"	d
STA_INT_WAIT_VEDGE	common/od10/ddp_od_reg.h	379;"	d
STA_LINE_BIT	common/od10/ddp_od_reg.h	705;"	d
STA_TIMING	common/od10/ddp_od_reg.h	711;"	d
STA_TIMING_H	common/od10/ddp_od_reg.h	691;"	d
STA_TIMING_L	common/od10/ddp_od_reg.h	702;"	d
STR_HELP	mt8167/dispsys/ddp_debug.c	/^static char STR_HELP[] =$/;"	v	file:
SUSPEND_SIZE	mt8167/videox/disp_lcm.c	187;"	d	file:
SWITCH_TABLE_DMA_SRC	common/od10/ddp_od_reg.h	644;"	d
SWREG_AAL_BASE_ADDRESS	common/color20/ddp_color.h	144;"	d
SWREG_CCORR_BASE_ADDRESS	common/color20/ddp_color.h	148;"	d
SWREG_COLOR_BASE_ADDRESS	common/color20/ddp_color.h	141;"	d
SWREG_COLOR_MODE	common/color20/ddp_color.h	150;"	d
SWREG_GAMMA_BASE_ADDRESS	common/color20/ddp_color.h	142;"	d
SWREG_MDP_COLOR_BASE_ADDRESS	common/color20/ddp_color.h	149;"	d
SWREG_MDP_COLOR_CAPTURE_EN	common/color20/ddp_color.h	229;"	d
SWREG_MDP_COLOR_CAPTURE_POS_X	common/color20/ddp_color.h	230;"	d
SWREG_MDP_COLOR_CAPTURE_POS_Y	common/color20/ddp_color.h	231;"	d
SWREG_MDP_RDMA_BASE_ADDRESS	common/color20/ddp_color.h	152;"	d
SWREG_MIRAVISION_VERSION	common/color20/ddp_color.h	145;"	d
SWREG_PQDC_ADAPTIVE_BLACK_EFFECT	common/color20/ddp_color.h	167;"	d
SWREG_PQDC_ADAPTIVE_WHITE_EFFECT	common/color20/ddp_color.h	168;"	d
SWREG_PQDC_BLACK_EFFECT_ENABLE	common/color20/ddp_color.h	163;"	d
SWREG_PQDC_BLACK_EFFECT_LEVEL	common/color20/ddp_color.h	183;"	d
SWREG_PQDC_BLACK_EFFECT_PARAM1	common/color20/ddp_color.h	184;"	d
SWREG_PQDC_BLACK_EFFECT_PARAM2	common/color20/ddp_color.h	185;"	d
SWREG_PQDC_BLACK_EFFECT_PARAM3	common/color20/ddp_color.h	186;"	d
SWREG_PQDC_BLACK_EFFECT_PARAM4	common/color20/ddp_color.h	187;"	d
SWREG_PQDC_BLACK_REGION_GAIN1	common/color20/ddp_color.h	180;"	d
SWREG_PQDC_BLACK_REGION_GAIN2	common/color20/ddp_color.h	181;"	d
SWREG_PQDC_BLACK_REGION_RANGE	common/color20/ddp_color.h	182;"	d
SWREG_PQDC_CONTENT_SMOOTH1	common/color20/ddp_color.h	175;"	d
SWREG_PQDC_CONTENT_SMOOTH2	common/color20/ddp_color.h	176;"	d
SWREG_PQDC_CONTENT_SMOOTH3	common/color20/ddp_color.h	177;"	d
SWREG_PQDC_CONTRAST_ADJUST1	common/color20/ddp_color.h	196;"	d
SWREG_PQDC_CONTRAST_ADJUST2	common/color20/ddp_color.h	197;"	d
SWREG_PQDC_DC_CHANGE_SPEED_LEVEL	common/color20/ddp_color.h	198;"	d
SWREG_PQDC_DC_CHANGE_SPEED_LEVEL2	common/color20/ddp_color.h	200;"	d
SWREG_PQDC_DC_ENABLE	common/color20/ddp_color.h	202;"	d
SWREG_PQDC_MIDDLE_REGION_GAIN1	common/color20/ddp_color.h	178;"	d
SWREG_PQDC_MIDDLE_REGION_GAIN2	common/color20/ddp_color.h	179;"	d
SWREG_PQDC_PROTECT_REGION_EFFECT	common/color20/ddp_color.h	199;"	d
SWREG_PQDC_PROTECT_REGION_WEIGHT	common/color20/ddp_color.h	201;"	d
SWREG_PQDC_SCENCE_CHANGE_CONTROL	common/color20/ddp_color.h	171;"	d
SWREG_PQDC_SCENCE_CHANGE_CONTROL_EN	common/color20/ddp_color.h	170;"	d
SWREG_PQDC_SCENCE_CHANGE_ONCE_EN	common/color20/ddp_color.h	169;"	d
SWREG_PQDC_SCENCE_CHANGE_TH1	common/color20/ddp_color.h	172;"	d
SWREG_PQDC_SCENCE_CHANGE_TH2	common/color20/ddp_color.h	173;"	d
SWREG_PQDC_SCENCE_CHANGE_TH3	common/color20/ddp_color.h	174;"	d
SWREG_PQDC_STRONG_BLACK_EFFECT	common/color20/ddp_color.h	165;"	d
SWREG_PQDC_STRONG_WHITE_EFFECT	common/color20/ddp_color.h	166;"	d
SWREG_PQDC_WHITE_EFFECT_ENABLE	common/color20/ddp_color.h	164;"	d
SWREG_PQDC_WHITE_EFFECT_LEVEL	common/color20/ddp_color.h	191;"	d
SWREG_PQDC_WHITE_EFFECT_PARAM1	common/color20/ddp_color.h	192;"	d
SWREG_PQDC_WHITE_EFFECT_PARAM2	common/color20/ddp_color.h	193;"	d
SWREG_PQDC_WHITE_EFFECT_PARAM3	common/color20/ddp_color.h	194;"	d
SWREG_PQDC_WHITE_EFFECT_PARAM4	common/color20/ddp_color.h	195;"	d
SWREG_PQDC_WHITE_REGION_GAIN1	common/color20/ddp_color.h	188;"	d
SWREG_PQDC_WHITE_REGION_GAIN2	common/color20/ddp_color.h	189;"	d
SWREG_PQDC_WHITE_REGION_RANGE	common/color20/ddp_color.h	190;"	d
SWREG_PQDS_COR_GAIN_0	common/color20/ddp_color.h	223;"	d
SWREG_PQDS_COR_GAIN_1	common/color20/ddp_color.h	222;"	d
SWREG_PQDS_COR_GAIN_2	common/color20/ddp_color.h	221;"	d
SWREG_PQDS_COR_THR_0	common/color20/ddp_color.h	220;"	d
SWREG_PQDS_COR_THR_1	common/color20/ddp_color.h	219;"	d
SWREG_PQDS_COR_THR_2	common/color20/ddp_color.h	218;"	d
SWREG_PQDS_COR_ZERO_0	common/color20/ddp_color.h	217;"	d
SWREG_PQDS_COR_ZERO_1	common/color20/ddp_color.h	216;"	d
SWREG_PQDS_COR_ZERO_2	common/color20/ddp_color.h	215;"	d
SWREG_PQDS_DOWN_SLOPE	common/color20/ddp_color.h	207;"	d
SWREG_PQDS_DOWN_THR	common/color20/ddp_color.h	208;"	d
SWREG_PQDS_DS_EN	common/color20/ddp_color.h	204;"	d
SWREG_PQDS_END	common/color20/ddp_color.h	227;"	d
SWREG_PQDS_GAIN_0	common/color20/ddp_color.h	226;"	d
SWREG_PQDS_GAIN_1	common/color20/ddp_color.h	225;"	d
SWREG_PQDS_GAIN_2	common/color20/ddp_color.h	224;"	d
SWREG_PQDS_ISO_EN	common/color20/ddp_color.h	209;"	d
SWREG_PQDS_ISO_IIR	common/color20/ddp_color.h	214;"	d
SWREG_PQDS_ISO_THR0	common/color20/ddp_color.h	211;"	d
SWREG_PQDS_ISO_THR1	common/color20/ddp_color.h	210;"	d
SWREG_PQDS_ISO_THR2	common/color20/ddp_color.h	213;"	d
SWREG_PQDS_ISO_THR3	common/color20/ddp_color.h	212;"	d
SWREG_PQDS_UP_SLOPE	common/color20/ddp_color.h	205;"	d
SWREG_PQDS_UP_THR	common/color20/ddp_color.h	206;"	d
SWREG_RSZ_BASE_ADDRESS	common/color20/ddp_color.h	151;"	d
SWREG_SW_VERSION_AAL	common/color20/ddp_color.h	147;"	d
SWREG_SW_VERSION_VIDEO_DC	common/color20/ddp_color.h	146;"	d
SWREG_TDSHP_BASE_ADDRESS	common/color20/ddp_color.h	143;"	d
SWREG_TDSHP_COR_GAIN	common/color20/ddp_color.h	157;"	d
SWREG_TDSHP_COR_THR	common/color20/ddp_color.h	158;"	d
SWREG_TDSHP_COR_VALUE	common/color20/ddp_color.h	161;"	d
SWREG_TDSHP_COR_ZERO	common/color20/ddp_color.h	159;"	d
SWREG_TDSHP_GAIN	common/color20/ddp_color.h	160;"	d
SWREG_TDSHP_GAIN_HIGH	common/color20/ddp_color.h	156;"	d
SWREG_TDSHP_GAIN_MID	common/color20/ddp_color.h	155;"	d
SWREG_TDSHP_TUNING_MODE	common/color20/ddp_color.h	154;"	d
SWRESET	common/od10/ddp_od_reg.h	95;"	d
SW_CTRL_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_CTRL_EN:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_REG
SW_LNT0_HSTX_DATA	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_HSTX_DATA:8;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNT0_HSTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_HSTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_HSTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_HSTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_HSTX_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_HSTX_RDY:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_LPRX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_LPRX_EN:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNT0_LPRX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_LPRX_EN:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_LPTX_N	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_LPTX_N:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_LPTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_LPTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_LPTX_P	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_LPTX_P:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT0_LPTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT0_LPTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_HSTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_HSTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_HSTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_HSTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_HSTX_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_HSTX_RDY:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_LPRX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_LPRX_EN:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_LPTX_N	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_LPTX_N:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_LPTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_LPTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_LPTX_P	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_LPTX_P:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT1_LPTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT1_LPTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_HSTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_HSTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_HSTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_HSTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_HSTX_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_HSTX_RDY:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_LPRX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_LPRX_EN:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_LPTX_N	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_LPTX_N:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_LPTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_LPTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_LPTX_P	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_LPTX_P:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT2_LPTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT2_LPTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_HSTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_HSTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_HSTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_HSTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_HSTX_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_HSTX_RDY:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_LPRX_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_LPRX_EN:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_LPTX_N	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_LPTX_N:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_LPTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_LPTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_LPTX_P	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_LPTX_P:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNT3_LPTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT3_LPTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON1_REG
SW_LNTC_HSTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_HSTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNTC_HSTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_HSTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNTC_HSTX_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_HSTX_RDY:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNTC_LPTX_N	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_LPTX_N:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNTC_LPTX_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_LPTX_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNTC_LPTX_P	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_LPTX_P:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNTC_LPTX_PRE_OE	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNTC_LPTX_PRE_OE:1;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
SW_LNT_HSTX_DATA	mt8167/dispsys/ddp_reg.h	/^	unsigned SW_LNT_HSTX_DATA:8;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON2_REG
SW_RESET_FLD_MERGE_SW_RST	mt8167/dispsys/ddp_reg.h	1947;"	d
SW_VERSION_AAL	common/color20/ddp_color.h	115;"	d
SW_VERSION_PQDS	common/color20/ddp_color.h	117;"	d
SW_VERSION_PQDS	common/color20/ddp_color.h	119;"	d
SW_VERSION_VIDEO_DC	common/color20/ddp_color.h	114;"	d
SYNC_V_EDGE	common/od10/ddp_od_reg.h	186;"	d
SYNC_V_SRC	common/od10/ddp_od_reg.h	187;"	d
S_GAIN_BY_Y	mt8167/dispsys/ddp_drv.h	/^	unsigned int S_GAIN_BY_Y[S_GAIN_BY_Y_CONTROL_CNT][S_GAIN_BY_Y_HUE_PHASE_CNT];$/;"	m	struct:DISPLAY_COLOR_REG
S_GAIN_BY_Y	mt8167/dispsys/ddp_drv.h	/^	unsigned int S_GAIN_BY_Y[S_GAIN_BY_Y_CONTROL_CNT][S_GAIN_BY_Y_HUE_PHASE_CNT];$/;"	m	struct:DISPLAY_PQ_T
S_GAIN_BY_Y_CONTROL_CNT	mt8167/dispsys/ddp_drv.h	87;"	d
S_GAIN_BY_Y_EN	mt8167/dispsys/ddp_drv.h	/^	unsigned int S_GAIN_BY_Y_EN;$/;"	m	struct:DISPLAY_COLOR_REG
S_GAIN_BY_Y_EN	mt8167/dispsys/ddp_drv.h	/^	unsigned int S_GAIN_BY_Y_EN;$/;"	m	struct:DISPLAY_PQ_T
S_GAIN_BY_Y_HUE_PHASE_CNT	mt8167/dispsys/ddp_drv.h	88;"	d
ScenceChangeControl	mt8167/dispsys/ddp_drv.h	/^	ScenceChangeControl,$/;"	e	enum:PQ_DC_index_t
ScenceChangeControlEn	mt8167/dispsys/ddp_drv.h	/^	ScenceChangeControlEn,$/;"	e	enum:PQ_DC_index_t
ScenceChangeOnceEn	mt8167/dispsys/ddp_drv.h	/^	ScenceChangeOnceEn,$/;"	e	enum:PQ_DC_index_t
ScenceChangeTh1	mt8167/dispsys/ddp_drv.h	/^	ScenceChangeTh1,$/;"	e	enum:PQ_DC_index_t
ScenceChangeTh2	mt8167/dispsys/ddp_drv.h	/^	ScenceChangeTh2,$/;"	e	enum:PQ_DC_index_t
ScenceChangeTh3	mt8167/dispsys/ddp_drv.h	/^	ScenceChangeTh3,$/;"	e	enum:PQ_DC_index_t
ScreenCaptureMutex	common/mtkfb.c	/^DEFINE_MUTEX(ScreenCaptureMutex);$/;"	v
ScreenCaptureMutex	mt8167/videox/mtkfb.c	/^DEFINE_MUTEX(ScreenCaptureMutex);$/;"	v
ScreenUpdate	mt8167/videox/debug.h	/^	mmp_event ScreenUpdate;$/;"	m	struct:MTKFB_MMP_Events_t
SetMultipleLayers	mt8167/videox/debug.h	/^	mmp_event SetMultipleLayers;$/;"	m	struct:MTKFB_MMP_Events_t
SetOverlayLayer	mt8167/videox/debug.h	/^	mmp_event SetOverlayLayer;$/;"	m	struct:MTKFB_MMP_Events_t
SetOverlayLayers	mt8167/videox/debug.h	/^	mmp_event SetOverlayLayers;$/;"	m	struct:MTKFB_MMP_Events_t
SignalSyncFence	mt8167/videox/debug.h	/^	mmp_event SignalSyncFence;$/;"	m	struct:MTKFB_MMP_Events_t
StrongBlackEffect	mt8167/dispsys/ddp_drv.h	/^	StrongBlackEffect,$/;"	e	enum:PQ_DC_index_t
StrongWhiteEffect	mt8167/dispsys/ddp_drv.h	/^	StrongWhiteEffect,$/;"	e	enum:PQ_DC_index_t
TABLE_DMA_DONE	common/od10/ddp_od_reg.h	728;"	d
TABLE_DMA_PERIOD	common/od10/ddp_od_reg.h	727;"	d
TABLE_DMA_PERIOD_CONF	common/od10/ddp_od_reg.h	726;"	d
TABLE_MODEL	common/od10/ddp_od_reg.h	377;"	d
TABLE_NO	mt8167/dispsys/ddp_matrix_para.h	18;"	d
TABLE_ONLY_W_ADR_INC	common/od10/ddp_od_reg.h	71;"	d
TABLE_RW_DATA	common/od10/ddp_od_reg.h	86;"	d
TABLE_RW_SEL_FB_B	common/od10/ddp_od_reg.h	77;"	d
TABLE_RW_SEL_FB_BGR	common/od10/ddp_od_reg.h	80;"	d
TABLE_RW_SEL_FB_G	common/od10/ddp_od_reg.h	78;"	d
TABLE_RW_SEL_FB_R	common/od10/ddp_od_reg.h	79;"	d
TABLE_RW_SEL_OD_B	common/od10/ddp_od_reg.h	73;"	d
TABLE_RW_SEL_OD_BGR	common/od10/ddp_od_reg.h	76;"	d
TABLE_RW_SEL_OD_G	common/od10/ddp_od_reg.h	74;"	d
TABLE_RW_SEL_OD_R	common/od10/ddp_od_reg.h	75;"	d
TABLE_RW_SEL_PCIDB	common/od10/ddp_od_reg.h	67;"	d
TABLE_RW_SEL_PCIDG	common/od10/ddp_od_reg.h	68;"	d
TABLE_RW_SEL_PCIDR	common/od10/ddp_od_reg.h	69;"	d
TABLE_RW_SEL_PCID_BGR	common/od10/ddp_od_reg.h	70;"	d
TABLE_R_SEL_FB_EVEN	common/od10/ddp_od_reg.h	72;"	d
TARGET_LINE_FLD_TARGET_LINE	mt8167/dispsys/ddp_reg.h	2299;"	d
TA_GET	include/fbconfig_kdebug.h	/^	TA_GET = 5,$/;"	e	enum:MIPI_SETTING_TYPE
TA_GET	mt8167/dispsys/ddp_reg.h	/^	unsigned char TA_GET;$/;"	m	struct:DSI_PHY_TIMCON1_REG
TA_GO	include/fbconfig_kdebug.h	/^	TA_GO = 3,$/;"	e	enum:MIPI_SETTING_TYPE
TA_GO	mt8167/dispsys/ddp_reg.h	/^	unsigned char TA_GO;$/;"	m	struct:DSI_PHY_TIMCON1_REG
TA_R2T_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned TA_R2T_STATE:5;$/;"	m	struct:DSI_STATE_DBG2_REG
TA_SURE	include/fbconfig_kdebug.h	/^	TA_SURE = 4,$/;"	e	enum:MIPI_SETTING_TYPE
TA_SURE	mt8167/dispsys/ddp_reg.h	/^	unsigned char TA_SURE;$/;"	m	struct:DSI_PHY_TIMCON1_REG
TA_T2R_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned TA_T2R_STATE:5;$/;"	m	struct:DSI_STATE_DBG2_REG
TDFP_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned TDFP_EN:1;$/;"	m	struct:DPI_REG_CNTL
TDLR	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned TDLR:1;$/;"	m	struct:DPI_REG_STATUS
TDSHP1_PA_BASE	common/color20/ddp_color.c	987;"	d	file:
TDSHP_PA_BASE	common/color20/ddp_color.c	986;"	d	file:
TDSHP_PA_BASE	common/color20/ddp_color.c	991;"	d	file:
TDSHP_PA_BASE	common/color20/ddp_color.c	993;"	d	file:
TDS_COR_GAIN	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_COR_GAIN;$/;"	m	struct:MDP_TDSHP_REG
TDS_COR_THR	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_COR_THR;$/;"	m	struct:MDP_TDSHP_REG
TDS_COR_VALUE	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_COR_VALUE;$/;"	m	struct:MDP_TDSHP_REG
TDS_COR_ZERO	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_COR_ZERO;$/;"	m	struct:MDP_TDSHP_REG
TDS_GAIN	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_GAIN;$/;"	m	struct:MDP_TDSHP_REG
TDS_GAIN_HIGH	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_GAIN_HIGH;$/;"	m	struct:MDP_TDSHP_REG
TDS_GAIN_MID	mt8167/dispsys/ddp_drv.h	/^	unsigned int TDS_GAIN_MID;$/;"	m	struct:MDP_TDSHP_REG
TE	mt8167/dispsys/ddp_dsi.h	/^	unsigned TE:1;$/;"	m	struct:DSI_CMDQ_CONFG
TEST_CK_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned TEST_CK_EN:1;$/;"	m	struct:LVDS_REG_CLK_CTRL
TEST_CK_SEL0	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned TEST_CK_SEL0:1;$/;"	m	struct:LVDS_REG_CLK_CTRL
TEST_CK_SEL1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned TEST_CK_SEL1:1;$/;"	m	struct:LVDS_REG_CLK_CTRL
TE_AUTO_SYNC	mt8167/dispsys/ddp_reg.h	/^	unsigned TE_AUTO_SYNC:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
TE_FREERUN	mt8167/dispsys/ddp_reg.h	/^	unsigned TE_FREERUN:1;$/;"	m	struct:DSI_TXRX_CTRL_REG
TE_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned TE_RDY:1;$/;"	m	struct:DSI_INT_ENABLE_REG
TE_RDY	mt8167/dispsys/ddp_reg.h	/^	unsigned TE_RDY:1;$/;"	m	struct:DSI_INT_STATUS_REG
TE_SET_ENABLE	common/fbconfig_kdebug.c	74;"	d	file:
TGEN_HPORCH	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_HPORCH TGEN_HPORCH;	\/* 0024 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_HPORCH
TGEN_HWIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t TGEN_HWIDTH;	\/* 0020 *\/$/;"	m	struct:DPI_REGS
TGEN_VPORCH_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VPORCH_LEVEN TGEN_VPORCH_LEVEN;	\/* 006C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VPORCH_LEVEN
TGEN_VPORCH_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VPORCH_LODD TGEN_VPORCH_LODD;	\/* 002C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VPORCH_LODD
TGEN_VPORCH_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VPORCH_REVEN TGEN_VPORCH_REVEN;	\/* 007C *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VPORCH_REVEN
TGEN_VPORCH_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VPORCH_RODD TGEN_VPORCH_RODD;	\/* 0074 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VPORCH_RODD
TGEN_VWIDTH_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VWIDTH_LEVEN TGEN_VWIDTH_LEVEN;	\/* 0068 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VWIDTH_LEVEN
TGEN_VWIDTH_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VWIDTH_LODD TGEN_VWIDTH_LODD;	\/* 0028 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VWIDTH_LODD
TGEN_VWIDTH_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VWIDTH_REVEN TGEN_VWIDTH_REVEN;	\/* 0078 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VWIDTH_REVEN
TGEN_VWIDTH_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TGEN_VWIDTH_RODD TGEN_VWIDTH_RODD;	\/* 0070 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TGEN_VWIDTH_RODD
THSHP_PARAM_MAX	mt8167/dispsys/ddp_drv.h	72;"	d
THSHP_TUNING_INDEX	mt8167/dispsys/ddp_drv.h	71;"	d
TIME_SEL	mt8167/dispsys/ddp_reg.h	/^	unsigned TIME_SEL:1;$/;"	m	struct:DSI_VM_CMD_CON_REG
TMODE	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_TMODE TMODE;	\/* 0044 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_TMODE
TOGGLE_DE_ERROR	common/od10/ddp_od_reg.h	383;"	d
TOP_LVDSPLL_D2	mt8167/dispsys/ddp_drv.h	/^	TOP_LVDSPLL_D2,$/;"	e	enum:eDDP_CLK_ID
TOP_LVDSPLL_D4	mt8167/dispsys/ddp_drv.h	/^	TOP_LVDSPLL_D4,$/;"	e	enum:eDDP_CLK_ID
TOP_LVDSPLL_D8	mt8167/dispsys/ddp_drv.h	/^	TOP_LVDSPLL_D8,$/;"	e	enum:eDDP_CLK_ID
TOP_PWM_SEL	mt8167/dispsys/ddp_drv.h	/^	TOP_PWM_SEL,$/;"	e	enum:eDDP_CLK_ID
TOP_RG_FDPI0	mt8167/dispsys/ddp_drv.h	/^	TOP_RG_FDPI0,$/;"	e	enum:eDDP_CLK_ID
TOP_RG_FDPI1	mt8167/dispsys/ddp_drv.h	/^	TOP_RG_FDPI1,$/;"	e	enum:eDDP_CLK_ID
TOP_RG_MIPI_26M	mt8167/dispsys/ddp_drv.h	/^	TOP_RG_MIPI_26M,$/;"	e	enum:eDDP_CLK_ID
TOP_RG_MIPI_26M_DBG	mt8167/dispsys/ddp_drv.h	/^	TOP_RG_MIPI_26M_DBG,$/;"	e	enum:eDDP_CLK_ID
TOP_TVDPLL_D16	mt8167/dispsys/ddp_drv.h	/^	TOP_TVDPLL_D16,$/;"	e	enum:eDDP_CLK_ID
TOP_TVDPLL_D2	mt8167/dispsys/ddp_drv.h	/^	TOP_TVDPLL_D2,$/;"	e	enum:eDDP_CLK_ID
TOP_TVDPLL_D4	mt8167/dispsys/ddp_drv.h	/^	TOP_TVDPLL_D4,$/;"	e	enum:eDDP_CLK_ID
TOP_TVDPLL_D8	mt8167/dispsys/ddp_drv.h	/^	TOP_TVDPLL_D8,$/;"	e	enum:eDDP_CLK_ID
TOTAL_OVL_LAYER_NUM	include/fbconfig_kdebug.h	28;"	d
TRANSLATION	common/color20/ddp_color.c	1021;"	d	file:
TRIG0	mt8167/dispsys/ddp_reg.h	/^	unsigned TRIG0:1;	\/* remote rst *\/$/;"	m	struct:DSI_TRIG_STA_REG
TRIG1	mt8167/dispsys/ddp_reg.h	/^	unsigned TRIG1:1;	\/* TE *\/$/;"	m	struct:DSI_TRIG_STA_REG
TRIG2	mt8167/dispsys/ddp_reg.h	/^	unsigned TRIG2:1;	\/* ack *\/$/;"	m	struct:DSI_TRIG_STA_REG
TRIG3	mt8167/dispsys/ddp_reg.h	/^	unsigned TRIG3:1;	\/* rsv *\/$/;"	m	struct:DSI_TRIG_STA_REG
TRIGGER_MODE_MAX_NUM	include/disp_session.h	/^	TRIGGER_MODE_MAX_NUM$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_MODE_MAX_NUM	include/disp_svp.h	/^	TRIGGER_MODE_MAX_NUM$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_NORMAL	include/disp_session.h	/^	TRIGGER_NORMAL,$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_NORMAL	include/disp_svp.h	/^	TRIGGER_NORMAL,$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_RESUME	include/disp_session.h	/^	TRIGGER_RESUME,$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_RESUME	include/disp_svp.h	/^	TRIGGER_RESUME,$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_SUSPEND	include/disp_session.h	/^	TRIGGER_SUSPEND,$/;"	e	enum:EXTD_TRIGGER_MODE
TRIGGER_SUSPEND	include/disp_svp.h	/^	TRIGGER_SUSPEND,$/;"	e	enum:EXTD_TRIGGER_MODE
TRIG_FLD_SW_TRIG	mt8167/dispsys/ddp_reg.h	2175;"	d
TS_VBP_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned TS_VBP_EN:1;$/;"	m	struct:DSI_VM_CMD_CON_REG
TS_VFP_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned TS_VFP_EN:1;$/;"	m	struct:DSI_VM_CMD_CON_REG
TS_VSA_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned TS_VSA_EN:1;$/;"	m	struct:DSI_VM_CMD_CON_REG
TWO_LANE	mt8167/dispsys/ddp_reg.h	/^	TWO_LANE = 2$/;"	e	enum:DSI_LANE_NUM
TXDIV0	mt8167/dispsys/ddp_dsi.h	/^	uint8_t TXDIV0;$/;"	m	struct:DSI_PLL_CONFIG
TXDIV1	mt8167/dispsys/ddp_dsi.h	/^	uint8_t TXDIV1;$/;"	m	struct:DSI_PLL_CONFIG
TX_CK_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned TX_CK_EN:1;$/;"	m	struct:LVDS_REG_CLK_CTRL
TrigOverlayOut	mt8167/videox/debug.h	/^	mmp_event TrigOverlayOut;$/;"	m	struct:MTKFB_MMP_Events_t
ULPS_WAKEUP	mt8167/dispsys/ddp_reg.h	/^	unsigned ULPS_WAKEUP:20;$/;"	m	struct:DSI_PHY_TIMCON4_REG
UNDERFLOW	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned UNDERFLOW:1;$/;"	m	struct:DPI_REG_INTERRUPT
UNIVPLL_D12	mt8167/dispsys/ddp_drv.h	/^	UNIVPLL_D12,$/;"	e	enum:eDDP_CLK_ID
UPDATE_MULTIPLE	common/aal30/ddp_aal.c	/^	UPDATE_MULTIPLE$/;"	e	enum:AAL_UPDATE_HIST	file:
UPDATE_NONE	common/aal30/ddp_aal.c	/^	UPDATE_NONE = 0,$/;"	e	enum:AAL_UPDATE_HIST	file:
UPDATE_SINGLE	common/aal30/ddp_aal.c	/^	UPDATE_SINGLE,$/;"	e	enum:AAL_UPDATE_HIST	file:
UVRUD_DISA	common/od10/ddp_od_reg.h	30;"	d
UV_MODE_MASK	common/od10/ddp_od_reg.h	49;"	d
UV_SWAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned UV_SWAP:1;$/;"	m	struct:DPI_REG_YUV422_SETTING
UpdateConfig	mt8167/videox/debug.h	/^	mmp_event UpdateConfig;$/;"	m	struct:MTKFB_MMP_Events_t
UpdateScreenImpl	mt8167/videox/debug.h	/^	mmp_event UpdateScreenImpl;$/;"	m	struct:MTKFB_MMP_Events_t
V2C_SWITCH_ON	mt8167/dispsys/ddp_reg.h	/^	unsigned V2C_SWITCH_ON:1;$/;"	m	struct:DSI_MODE_CTRL_REG
VACT_NL	mt8167/dispsys/ddp_reg.h	/^	unsigned VACT_NL:12;$/;"	m	struct:DSI_VACT_NL_REG
VACT_PERIOD	mt8167/dispsys/ddp_reg.h	/^	unsigned VACT_PERIOD:1;$/;"	m	struct:DSI_STATE_DBG7_REG
VALIDTH	common/od10/ddp_od_reg.h	92;"	d
VALID_BIT0	mt8167/videox/primary_display.c	8678;"	d	file:
VALID_BIT1	mt8167/videox/primary_display.c	8680;"	d	file:
VBP	include/fbconfig_kdebug.h	/^	VBP = 18,$/;"	e	enum:MIPI_SETTING_TYPE
VBP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VBP:8;$/;"	m	struct:DPI_REG_TGEN_VCNTL
VBP_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VBP_LEVEN:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LEVEN
VBP_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VBP_LODD:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LODD
VBP_NL	mt8167/dispsys/ddp_reg.h	/^	unsigned VBP_NL:7;$/;"	m	struct:DSI_VBP_NL_REG
VBP_PERIOD	mt8167/dispsys/ddp_reg.h	/^	unsigned VBP_PERIOD:1;$/;"	m	struct:DSI_STATE_DBG7_REG
VBP_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VBP_REVEN:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_REVEN
VBP_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VBP_RODD:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_RODD
VC_NUM	mt8167/dispsys/ddp_reg.h	/^	unsigned VC_NUM:2;$/;"	m	struct:DSI_TXRX_CTRL_REG
VDE	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VDE:1;$/;"	m	struct:DPI_REG_INTERRUPT
VDE_PROTECT_EN	common/od10/ddp_od_reg.h	375;"	d
VFP	include/fbconfig_kdebug.h	/^	VFP = 17,$/;"	e	enum:MIPI_SETTING_TYPE
VFP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VFP:8;$/;"	m	struct:DPI_REG_TGEN_VCNTL
VFP_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VFP_LEVEN:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LEVEN
VFP_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VFP_LODD:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LODD
VFP_NL	mt8167/dispsys/ddp_reg.h	/^	unsigned VFP_NL:7;$/;"	m	struct:DSI_VFP_NL_REG
VFP_PERIOD	mt8167/dispsys/ddp_reg.h	/^	unsigned VFP_PERIOD:1;$/;"	m	struct:DSI_STATE_DBG7_REG
VFP_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VFP_REVEN:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_REVEN
VFP_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VFP_RODD:12;$/;"	m	struct:DPI_REG_TGEN_VPORCH_RODD
VIDEO_LAYER_COUNT	mt8167/videox/disp_drv_platform.h	150;"	d
VI_POL	common/od10/ddp_od_reg.h	191;"	d
VMCTL_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned VMCTL_STATE:11;$/;"	m	struct:DSI_STATE_DBG7_REG
VM_CMD_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned VM_CMD_DONE:1;$/;"	m	struct:DSI_INT_ENABLE_REG
VM_CMD_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned VM_CMD_DONE:1;$/;"	m	struct:DSI_INT_STATUS_REG
VM_CMD_EN	mt8167/dispsys/ddp_reg.h	/^	unsigned VM_CMD_EN:1;$/;"	m	struct:DSI_VM_CMD_CON_REG
VM_CMD_START	mt8167/dispsys/ddp_reg.h	/^	unsigned VM_CMD_START:1;$/;"	m	struct:DSI_START_REG
VM_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned VM_DONE:1;$/;"	m	struct:DSI_INT_ENABLE_REG
VM_DONE	mt8167/dispsys/ddp_reg.h	/^	unsigned VM_DONE:1;$/;"	m	struct:DSI_INT_STATUS_REG
VOTE_CHG	common/od10/ddp_od_reg.h	538;"	d
VOTE_THR_SEL	common/od10/ddp_od_reg.h	540;"	d
VO_POL	common/od10/ddp_od_reg.h	193;"	d
VPLL_REG_CTL3	mt8167/dispsys/ddp_dpi_reg.h	/^		struct LVDS_VPLL_REG_CTL3 VPLL_REG_CTL3;$/;"	m	struct:LVDS_ANA_REGS	typeref:struct:LVDS_ANA_REGS::LVDS_VPLL_REG_CTL3
VPW	include/fbconfig_kdebug.h	/^	VPW = 16,$/;"	e	enum:MIPI_SETTING_TYPE
VPW	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW:8;$/;"	m	struct:DPI_REG_TGEN_VCNTL
VPW_HALF_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_HALF_LEVEN:1;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LEVEN
VPW_HALF_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_HALF_LODD:1;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LODD
VPW_HALF_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_HALF_REVEN:1;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_REVEN
VPW_HALF_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_HALF_RODD:1;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_RODD
VPW_LEVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_LEVEN:12;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LEVEN
VPW_LODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_LODD:12;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LODD
VPW_REVEN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_REVEN:12;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_REVEN
VPW_RODD	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VPW_RODD:12;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_RODD
VSA_NL	mt8167/dispsys/ddp_reg.h	/^	unsigned VSA_NL:7;$/;"	m	struct:DSI_VSA_NL_REG
VSA_PERIOD	mt8167/dispsys/ddp_reg.h	/^	unsigned VSA_PERIOD:1;$/;"	m	struct:DSI_STATE_DBG7_REG
VSYNC	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VSYNC:1;$/;"	m	struct:DPI_REG_INTERRUPT
VSYNC_INV	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VSYNC_INV:1;$/;"	m	struct:LVDS_REG_FMTCNTL
VSYNC_INV	mt8167/dispsys/ddp_reg.h	/^	unsigned VSYNC_INV:1;$/;"	m	struct:DSI_BIST_CON_REG
VSYNC_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VSYNC_POL:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
VSYNC_POL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VSYNC_POL:1;$/;"	m	struct:DPI_REG_TGEN_VCNTL
VSYNC_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VSYNC_SEL:2;$/;"	m	struct:LVDS_REG_CNTL
VS_LEVEN_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VS_LEVEN_EN:1;$/;"	m	struct:DPI_REG_CNTL
VS_LODD_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VS_LODD_EN:1;$/;"	m	struct:DPI_REG_CNTL
VS_MASK	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VS_MASK:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
VS_OUT_SEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VS_OUT_SEL:3;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
VS_REVEN_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VS_REVEN_EN:1;$/;"	m	struct:DPI_REG_CNTL
VS_RODD_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned VS_RODD_EN:1;$/;"	m	struct:DPI_REG_CNTL
VSync	mt8167/videox/debug.h	/^	mmp_event VSync;$/;"	m	struct:MTKFB_MMP_Events_t
V_CNT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned V_CNT:13;$/;"	m	struct:DPI_REG_STATUS
V_MISMATCH	common/od10/ddp_od_reg.h	700;"	d
WAIT_FIFO	common/od10/ddp_od_reg.h	750;"	d
WAIT_FIFO_M	common/od10/ddp_od_reg.h	749;"	d
WAIT_NEXT_START_READ_DRAM	common/od10/ddp_od_reg.h	752;"	d
WAKEUP_CNT	mt8167/dispsys/ddp_reg.h	/^	unsigned WAKEUP_CNT:20;$/;"	m	struct:DSI_STATE_DBG5_REG
WAKEUP_STATE	mt8167/dispsys/ddp_reg.h	/^	unsigned WAKEUP_STATE:4;$/;"	m	struct:DSI_STATE_DBG5_REG
WC16	mt8167/dispsys/ddp_dsi.h	/^	unsigned WC16:16;$/;"	m	struct:DSI_T2_INS
WDMA0_FRAME_START_FLAG	mt8167/videox/primary_display.c	/^unsigned int WDMA0_FRAME_START_FLAG;$/;"	v
WDMA_COLOR_SPACE_RGB	mt8167/dispsys/ddp_wdma_ex.c	33;"	d	file:
WDMA_COLOR_SPACE_YUV	mt8167/dispsys/ddp_wdma_ex.c	34;"	d	file:
WDMA_CONFIG_STRUCT	mt8167/dispsys/ddp_info.h	/^struct WDMA_CONFIG_STRUCT {$/;"	s
WDMA_INPUT_FORMAT	mt8167/dispsys/ddp_wdma_ex.h	/^enum WDMA_INPUT_FORMAT {$/;"	g
WDMA_INPUT_FORMAT_ARGB	mt8167/dispsys/ddp_wdma_ex.h	/^	WDMA_INPUT_FORMAT_ARGB = 0x00,	\/* from overlay *\/$/;"	e	enum:WDMA_INPUT_FORMAT
WDMA_INPUT_FORMAT_YUV444	mt8167/dispsys/ddp_wdma_ex.h	/^	WDMA_INPUT_FORMAT_YUV444 = 0x01,	\/* from direct link *\/$/;"	e	enum:WDMA_INPUT_FORMAT
WDMA_INSTANCES	mt8167/dispsys/ddp_wdma_ex.h	20;"	d
WDMA_IRQ	mt8167/dispsys/ddp_mmp.h	/^	mmp_event WDMA_IRQ[2];$/;"	m	struct:DDP_MMP_Events_t
WDMA_IRQ_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event WDMA_IRQ_Parent;$/;"	m	struct:DDP_MMP_Events_t
WDMA_MAX_HEIGHT	mt8167/dispsys/ddp_wdma_ex.h	22;"	d
WDMA_MAX_WIDTH	mt8167/dispsys/ddp_wdma_ex.h	21;"	d
WDMA_OUTPUT_FORMAT	mt8167/dispsys/ddp_wdma_ex.c	/^enum WDMA_OUTPUT_FORMAT {$/;"	g	file:
WDMA_OUTPUT_FORMAT_ARGB8888	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_ARGB8888 = 0x03,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_BGR565	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_BGR565 = 0x00,	\/* basic format *\/$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_NV21	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_NV21 = 0x0c,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_RGB888	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_RGB888 = 0x01,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_RGBA8888	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_RGBA8888 = 0x02,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_UNKNOWN	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_UNKNOWN = 0x100,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_VYUY	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_VYUY = 0x04,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_YONLY	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_YONLY = 0x07,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_YV12	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_YV12 = 0x08,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_OUTPUT_FORMAT_YVYU	mt8167/dispsys/ddp_wdma_ex.c	/^	WDMA_OUTPUT_FORMAT_YVYU = 0x05,$/;"	e	enum:WDMA_OUTPUT_FORMAT	file:
WDMA_PATH_CLOCK_DYNAMIC_SWITCH	mt8167/videox/disp_drv_platform.h	203;"	d
WDRAM_DIS	common/od10/ddp_od_reg.h	262;"	d
WDRAM_FF	common/od10/ddp_od_reg.h	260;"	d
WDRAM_ZERO	common/od10/ddp_od_reg.h	259;"	d
WFF_EMP_OPT	common/od10/ddp_od_reg.h	250;"	d
WIDTH	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned WIDTH:13;$/;"	m	struct:DPI_REG_SIZE
WORD_COUNTER	mt8167/dispsys/ddp_reg.h	/^	unsigned WORD_COUNTER:14;$/;"	m	struct:DSI_STATE_DBG8_REG
WOV_CLR	common/od10/ddp_od_reg.h	349;"	d
WRITE_REGISTER_UINT32	mt8167/dispsys/ddp_reg.h	1098;"	d
WRITE_TABLE	common/od10/ddp_od_reg.h	747;"	d
WRITE_TABLE_DONE	common/od10/ddp_od_reg.h	756;"	d
WR_ADR	common/od10/ddp_od_reg.h	128;"	d
WR_BURST_LEN	common/od10/ddp_od_reg.h	248;"	d
WR_DBG	common/od10/ddp_od_reg.h	127;"	d
WR_PAUSE_LEN	common/od10/ddp_od_reg.h	249;"	d
WTHRESH	common/od10/ddp_od_reg.h	96;"	d
W_CHDEC_RST	common/od10/ddp_od_reg.h	264;"	d
W_RESET_FLD_SPLIT_SW_RST	mt8167/dispsys/ddp_reg.h	2345;"	d
W_UNDERFLOW	common/od10/ddp_od_reg.h	696;"	d
WaitVSync	mt8167/videox/debug.h	/^	mmp_event WaitVSync;$/;"	m	struct:MTKFB_MMP_Events_t
WhiteEffectEnable	mt8167/dispsys/ddp_drv.h	/^	WhiteEffectEnable,$/;"	e	enum:PQ_DC_index_t
WhiteEffectLevel	mt8167/dispsys/ddp_drv.h	/^	WhiteEffectLevel,$/;"	e	enum:PQ_DC_index_t
WhiteEffectParam1	mt8167/dispsys/ddp_drv.h	/^	WhiteEffectParam1,$/;"	e	enum:PQ_DC_index_t
WhiteEffectParam2	mt8167/dispsys/ddp_drv.h	/^	WhiteEffectParam2,$/;"	e	enum:PQ_DC_index_t
WhiteEffectParam3	mt8167/dispsys/ddp_drv.h	/^	WhiteEffectParam3,$/;"	e	enum:PQ_DC_index_t
WhiteEffectParam4	mt8167/dispsys/ddp_drv.h	/^	WhiteEffectParam4,$/;"	e	enum:PQ_DC_index_t
WhiteRegionGain1	mt8167/dispsys/ddp_drv.h	/^	WhiteRegionGain1,$/;"	e	enum:PQ_DC_index_t
WhiteRegionGain2	mt8167/dispsys/ddp_drv.h	/^	WhiteRegionGain2,$/;"	e	enum:PQ_DC_index_t
WhiteRegionRange	mt8167/dispsys/ddp_drv.h	/^	WhiteRegionRange,$/;"	e	enum:PQ_DC_index_t
XV_YCC	mt8167/dispsys/ddp_dpi.h	/^		XV_YCC,$/;"	e	enum:COLOR_SPACE_T
YCBCR_422	mt8167/dispsys/ddp_dpi.h	/^		YCBCR_422,$/;"	e	enum:COLOR_SPACE_T
YCBCR_422_FULL	mt8167/dispsys/ddp_dpi.h	/^		YCBCR_422_FULL,$/;"	e	enum:COLOR_SPACE_T
YCBCR_444	mt8167/dispsys/ddp_dpi.h	/^		YCBCR_444,$/;"	e	enum:COLOR_SPACE_T
YCBCR_444_FULL	mt8167/dispsys/ddp_dpi.h	/^		YCBCR_444_FULL,$/;"	e	enum:COLOR_SPACE_T
YC_MAP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned YC_MAP:3;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
YUV2RGB_601_0_0	mt8167/dispsys/ddp_matrix_para.h	22;"	d
YUV2RGB_601_16_0	mt8167/dispsys/ddp_matrix_para.h	21;"	d
YUV2RGB_601_16_16	mt8167/dispsys/ddp_matrix_para.h	20;"	d
YUV2RGB_709_0_0	mt8167/dispsys/ddp_matrix_para.h	25;"	d
YUV2RGB_709_16_0	mt8167/dispsys/ddp_matrix_para.h	24;"	d
YUV2RGB_709_16_16	mt8167/dispsys/ddp_matrix_para.h	23;"	d
YUV422_EN	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned YUV422_EN:1;$/;"	m	struct:DPI_REG_CNTL
YUV422_SETTING	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_YUV422_SETTING YUV422_SETTING;	\/* 00A0 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_YUV422_SETTING
Y_DELSEL	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned Y_DELSEL:1;$/;"	m	struct:DPI_REG_YUV422_SETTING
Y_LIMIT	mt8167/dispsys/ddp_dpi_reg.h	/^		struct DPI_REG_Y_LIMIT Y_LIMIT;	\/* 0098 *\/$/;"	m	struct:DPI_REGS	typeref:struct:DPI_REGS::DPI_REG_Y_LIMIT
Y_LIMIT_BOT	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned Y_LIMIT_BOT:12;$/;"	m	struct:DPI_REG_Y_LIMIT
Y_LIMIT_TOP	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned Y_LIMIT_TOP:12;$/;"	m	struct:DPI_REG_Y_LIMIT
Y_MODE_MASK	common/od10/ddp_od_reg.h	50;"	d
_DC_switch_to_DL_fast	mt8167/videox/primary_display.c	/^static int _DC_switch_to_DL_fast(void)$/;"	f	file:
_DDP_DUMP_H_	mt8167/dispsys/ddp_dump.h	15;"	d
_DDP_MATRIX_PARA_H_	mt8167/dispsys/ddp_matrix_para.h	15;"	d
_DDP_OVL_H_	mt8167/dispsys/ddp_ovl.h	15;"	d
_DDP_RDMA_EX_H_	mt8167/dispsys/ddp_rdma_ex.h	15;"	d
_DDP_RDMA_H_	common/rdma10/ddp_rdma.h	15;"	d
_DDP_RDMA_H_	common/rdma20/ddp_rdma.h	15;"	d
_DDP_REG_H_	mt8167/dispsys/ddp_reg.h	15;"	d
_DDP_WDMA_EX_H_	mt8167/dispsys/ddp_wdma_ex.h	15;"	d
_DDP_WDMA_H_	common/wdma10/ddp_wdma.h	15;"	d
_DDP_WDMA_H_	common/wdma20/ddp_wdma.h	15;"	d
_DISPLAY_RECOREDR_H_	mt8167/dispsys/display_recorder.h	15;"	d
_DISP_CmdModeTimer_handler	mt8167/videox/primary_display.c	/^static enum hrtimer_restart _DISP_CmdModeTimer_handler(struct hrtimer *timer)$/;"	f	file:
_DISP_HELPER_H_	mt8167/videox/disp_helper.h	15;"	d
_DISP_LCM_H_	mt8167/videox/disp_lcm.h	15;"	d
_DL_switch_to_DC_fast	mt8167/videox/primary_display.c	/^static int _DL_switch_to_DC_fast(void)$/;"	f	file:
_DPI_InterruptHandler	mt8167/dispsys/ddp_dpi.c	/^static irqreturn_t _DPI_InterruptHandler(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f	file:
_DSI_INTERNAL_IRQ_Handler	mt8167/dispsys/ddp_dsi.c	/^static void _DSI_INTERNAL_IRQ_Handler(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f	file:
_H_DDP_HAL_	mt8167/dispsys/ddp_hal.h	15;"	d
_H_DDP_INFO	mt8167/dispsys/ddp_info.h	15;"	d
_H_DDP_IRQ_H	mt8167/dispsys/ddp_irq.h	15;"	d
_H_DDP_LOG_	mt8167/dispsys/ddp_log.h	15;"	d
_Interface_fence_release_callback	mt8167/videox/primary_display.c	/^static int _Interface_fence_release_callback(uint32_t userdata)$/;"	f	file:
_MFC_DrawChar	mt8167/videox/mtkfb_console.c	/^static void _MFC_DrawChar(struct MFC_CONTEXT *ctxt, uint32_t x, uint32_t y, char c)$/;"	f	file:
_MFC_Newline	mt8167/videox/mtkfb_console.c	/^static void _MFC_Newline(struct MFC_CONTEXT *ctxt)$/;"	f	file:
_MFC_Putc	mt8167/videox/mtkfb_console.c	/^static void _MFC_Putc(struct MFC_CONTEXT *ctxt, const char c)$/;"	f	file:
_MFC_ScrollUp	mt8167/videox/mtkfb_console.c	/^static void _MFC_ScrollUp(struct MFC_CONTEXT *ctxt)$/;"	f	file:
_MUTEX_INTERNAL_IRQ_Handler	mt8167/videox/primary_display.c	/^static void _MUTEX_INTERNAL_IRQ_Handler(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f	file:
_OD_HW_REG_H__	include/ddp_od.h	15;"	d
_PRIMARY_DISPLAY_H_	mt8167/videox/primary_display.h	15;"	d
_RDMA0_INTERNAL_IRQ_Handler	mt8167/videox/primary_display.c	/^static void _RDMA0_INTERNAL_IRQ_Handler(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f	file:
_WDMA0_INTERNAL_IRQ_Handler	mt8167/videox/primary_display.c	/^static void _WDMA0_INTERNAL_IRQ_Handler(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f	file:
__DDP_AAL_H__	include/ddp_aal.h	15;"	d
__DDP_COLOR_H__	common/color20/ddp_color.h	15;"	d
__DDP_DEBUG_H__	mt8167/dispsys/ddp_debug.h	15;"	d
__DDP_DITHER_H__	include/ddp_dither.h	15;"	d
__DDP_DPI_H__	mt8167/dispsys/ddp_dpi.h	15;"	d
__DDP_DPI_REG_H__	mt8167/dispsys/ddp_dpi_reg.h	15;"	d
__DDP_DRV_H__	mt8167/dispsys/ddp_drv.h	15;"	d
__DDP_GAMMA_H__	include/ddp_gamma.h	15;"	d
__DDP_OD_REG_H__	common/od10/ddp_od_reg.h	15;"	d
__DDP_OD_TABLE_H__	common/od10/ddp_od_table.h	15;"	d
__DDP_PATH_H__	mt8167/dispsys/ddp_path.h	15;"	d
__DDP_PATH_MANAGER_H__	mt8167/dispsys/ddp_manager.h	15;"	d
__DDP_PWM_H__	include/ddp_pwm.h	15;"	d
__DDP_PWM_MUX_H__	include/ddp_pwm_mux.h	15;"	d
__DISP_ASSERT_LAYER_H__	mt8167/videox/disp_assert_layer.h	15;"	d
__DISP_DRV_DDP_H__	mt8167/videox/disp_drv_ddp.h	15;"	d
__DISP_DRV_LOG_H__	mt8167/videox/disp_drv_log.h	15;"	d
__DISP_DRV_PLATFORM_H__	mt8167/videox/disp_drv_platform.h	15;"	d
__DISP_DTS_GPIO_H__	mt8167/videox/disp_dts_gpio.h	15;"	d
__DISP_EVENT_H__	mt8167/dispsys/disp_event.h	15;"	d
__DISP_SESSION_H	include/disp_session.h	15;"	d
__DISP_SVP_H	include/disp_svp.h	19;"	d
__DP_DATA_TYPE_H__	include/DpDataType.h	21;"	d
__DSI_DRV_H__	mt8167/dispsys/ddp_dsi.h	15;"	d
__FBCONFIG_KDEBUG_H	include/fbconfig_kdebug.h	15;"	d
__H_DDP_COLOR_FORMAT__	mt8167/dispsys/ddp_color_format.h	15;"	d
__H_DDP_MET__	mt8167/dispsys/ddp_met.h	15;"	d
__H_DDP_MMP__	mt8167/dispsys/ddp_mmp.h	15;"	d
__H_DISP_UTILS__	mt8167/videox/disp_utils.h	15;"	d
__H_MTK_DISP_MGR__	mt8167/videox/mtk_disp_mgr.h	15;"	d
__MTKFB_DEBUG_H	mt8167/videox/debug.h	24;"	d
__MTKFB_FENCE_H__	common/mtkfb_fence.h	15;"	d
__MTKFB_H	include/mtkfb.h	15;"	d
__MTKFB_INFO_H__	include/mtkfb_info.h	15;"	d
__MTKFB_VSYNC_H__	include/mtkfb_vsync.h	15;"	d
__MTK_FB_CONSOLE_H__	mt8167/videox/mtkfb_console.h	15;"	d
__MTK_MIRA_H__	mt8167/videox/mtk_mira.h	15;"	d
__MTK_OVL_H__	mt8167/videox/mtk_ovl.h	15;"	d
__build_path_debug_rdma1_dsi0	mt8167/videox/primary_display.c	/^static int __build_path_debug_rdma1_dsi0(void)$/;"	f	file:
__build_path_decouple	mt8167/videox/primary_display.c	/^static int __build_path_decouple(void)$/;"	f	file:
__build_path_direct_link	mt8167/videox/primary_display.c	/^static int __build_path_direct_link(void)$/;"	f	file:
__build_path_single_layer	mt8167/videox/primary_display.c	/^static int __build_path_single_layer(void)$/;"	f	file:
__disp_sync_query_buf_info	common/mtkfb_fence.c	/^static unsigned int __disp_sync_query_buf_info(unsigned int session_id, unsigned int timeline_id,$/;"	f	file:
__mt_update_tracing_mark_write_addr	mt8167/dispsys/display_recorder.c	/^static inline void __mt_update_tracing_mark_write_addr(void)$/;"	f	file:
__my_wait_event_interruptible_timeout	mt8167/videox/disp_utils.h	19;"	d
__parse_tag_videolfb	mtdummy/mtkfb.c	/^int __parse_tag_videolfb(unsigned long node)$/;"	f
__parse_tag_videolfb_extra	mtdummy/mtkfb.c	/^int __parse_tag_videolfb_extra(unsigned long node)$/;"	f
_aal_partial_update	common/aal20/ddp_aal.c	/^static int _aal_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_aal_partial_update	common/aal30/ddp_aal.c	/^static int _aal_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_build_path_ovl_to_wdma	mt8167/videox/primary_display.c	/^static int _build_path_ovl_to_wdma(void)$/;"	f	file:
_build_path_rdma_to_dsi	mt8167/videox/primary_display.c	/^static int _build_path_rdma_to_dsi(void)$/;"	f	file:
_ccorr_partial_update	common/corr10/ddp_gamma.c	/^static int _ccorr_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_cmdq_build_trigger_loop	mt8167/videox/primary_display.c	/^static void _cmdq_build_trigger_loop(void)$/;"	f	file:
_cmdq_flush_config_handle	mt8167/videox/primary_display.c	/^static void _cmdq_flush_config_handle(int blocking, void *callback, unsigned int userdata)$/;"	f	file:
_cmdq_flush_config_handle_mira	mt8167/videox/primary_display.c	/^static void _cmdq_flush_config_handle_mira(void *handle, int blocking)$/;"	f	file:
_cmdq_insert_wait_frame_done_token	mt8167/videox/primary_display.c	/^static void _cmdq_insert_wait_frame_done_token(void)$/;"	f	file:
_cmdq_insert_wait_frame_done_token_mira	mt8167/videox/primary_display.c	/^void _cmdq_insert_wait_frame_done_token_mira(void *handle)$/;"	f
_cmdq_reset_config_handle	mt8167/videox/primary_display.c	/^static void _cmdq_reset_config_handle(void)$/;"	f	file:
_cmdq_set_config_handle_dirty	mt8167/videox/primary_display.c	/^static void _cmdq_set_config_handle_dirty(void)$/;"	f	file:
_cmdq_set_config_handle_dirty_mira	mt8167/videox/primary_display.c	/^static void _cmdq_set_config_handle_dirty_mira(void *handle)$/;"	f	file:
_cmdq_start_trigger_loop	mt8167/videox/primary_display.c	/^static void _cmdq_start_trigger_loop(void)$/;"	f	file:
_cmdq_stop_trigger_loop	mt8167/videox/primary_display.c	/^static void _cmdq_stop_trigger_loop(void)$/;"	f	file:
_color_build_cmdq	common/color20/ddp_color.c	/^static int _color_build_cmdq(enum DISP_MODULE_ENUM module, void *cmdq_trigger_handle, enum CMDQ_STATE state)$/;"	f	file:
_color_bypass	common/color20/ddp_color.c	/^static int _color_bypass(enum DISP_MODULE_ENUM module, int bypass)$/;"	f	file:
_color_clock_off	common/color20/ddp_color.c	/^static int _color_clock_off(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
_color_clock_on	common/color20/ddp_color.c	/^static int _color_clock_on(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
_color_config	common/color20/ddp_color.c	/^static int _color_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmq_handle)$/;"	f	file:
_color_deinit	common/color20/ddp_color.c	/^static int _color_deinit(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
_color_init	common/color20/ddp_color.c	/^static int _color_init(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
_color_io	common/color20/ddp_color.c	/^static int _color_io(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
_color_partial_update	common/color20/ddp_color.c	/^static int _color_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_color_reg_mask	common/color20/ddp_color.c	/^static void _color_reg_mask(void *__cmdq, unsigned long addr, unsigned int value, unsigned int mask)$/;"	f	file:
_color_reg_set	common/color20/ddp_color.c	/^static void _color_reg_set(void *__cmdq, unsigned long addr, unsigned int value)$/;"	f	file:
_color_reg_set_field	common/color20/ddp_color.c	/^static void _color_reg_set_field(void *__cmdq, unsigned int field_mask, unsigned long addr,$/;"	f	file:
_color_set_listener	common/color20/ddp_color.c	/^static int _color_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
_color_start	common/color20/ddp_color.c	/^static int _color_start(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f	file:
_config_ovl_input	mt8167/videox/primary_display.c	/^static int _config_ovl_input(struct disp_session_input_config *session_input,$/;"	f	file:
_config_rdma_input	mt8167/videox/primary_display.c	/^static int _config_rdma_input(struct disp_session_input_config *session_input, disp_path_handle *handle)$/;"	f	file:
_config_rdma_input_data	mt8167/videox/primary_display.c	/^int _config_rdma_input_data(struct RDMA_CONFIG_STRUCT *rdma_config, disp_path_handle disp_handle,$/;"	f
_config_wdma_output	mt8167/videox/primary_display.c	/^int _config_wdma_output(struct WDMA_CONFIG_STRUCT *wdma_config, disp_path_handle disp_handle,$/;"	f
_control	mt8167/dispsys/display_recorder.c	/^static struct dprec_debug_control _control = { 0 };$/;"	v	typeref:struct:dprec_debug_control	file:
_convert_disp_input_to_ovl	mt8167/videox/mtk_ovl.c	/^static int _convert_disp_input_to_ovl(struct OVL_CONFIG_STRUCT *dst, struct primary_disp_input_config *src)$/;"	f	file:
_convert_disp_input_to_ovl	mt8167/videox/primary_display.c	/^static int _convert_disp_input_to_ovl(struct OVL_CONFIG_STRUCT *dst, struct disp_input_config *src)$/;"	f	file:
_convert_disp_input_to_rdma	mt8167/videox/primary_display.c	/^static int _convert_disp_input_to_rdma(struct RDMA_CONFIG_STRUCT *dst, struct disp_input_config *src)$/;"	f	file:
_convert_fb_layer_to_disp_input	common/mtkfb.c	/^static int _convert_fb_layer_to_disp_input(struct fb_overlay_layer *src, struct disp_input_config *dst)$/;"	f	file:
_convert_fb_layer_to_disp_input	mt8167/videox/mtkfb.c	/^static int _convert_fb_layer_to_disp_input(struct fb_overlay_layer *src, struct disp_input_config *dst)$/;"	f	file:
_copy_dsi_params	mt8167/dispsys/ddp_dsi.c	/^void _copy_dsi_params(LCM_DSI_PARAMS *src, LCM_DSI_PARAMS *dst)$/;"	f
_ddp_mmp_ovl_not_raw_under_session	mt8167/dispsys/ddp_mmp.c	/^void _ddp_mmp_ovl_not_raw_under_session(unsigned int session, struct OVL_CONFIG_STRUCT *pLayer,$/;"	f
_ddp_mmp_ovl_raw_under_session	mt8167/dispsys/ddp_mmp.c	/^void _ddp_mmp_ovl_raw_under_session(unsigned int session, struct OVL_CONFIG_STRUCT *pLayer,$/;"	f
_debug_fps_meter	mt8167/videox/debug.c	/^void _debug_fps_meter(unsigned long mva, unsigned long va, unsigned int w, unsigned int h,$/;"	f
_debug_pattern	mt8167/videox/debug.c	/^void _debug_pattern(unsigned long mva, unsigned long va, unsigned int w, unsigned int h,$/;"	f
_disp_fence_context	common/mtkfb_fence.c	/^struct disp_session_sync_info _disp_fence_context[MAX_SESSION_COUNT];$/;"	v	typeref:struct:disp_session_sync_info
_disp_format_spy	mt8167/videox/mtk_disp_mgr.c	/^const char *_disp_format_spy(enum DISP_FORMAT format)$/;"	f
_disp_helper_option_value	mt8167/videox/disp_helper.c	/^static int _disp_helper_option_value[DISP_HELPER_OPTION_NUM] = {0};$/;"	v	file:
_disp_primary_path_check_trigger	mt8167/videox/primary_display.c	/^static int _disp_primary_path_check_trigger(void *data)$/;"	f	file:
_disp_primary_path_dsi_clock_off	mt8167/videox/primary_display.c	/^static int _disp_primary_path_dsi_clock_off(unsigned int level)$/;"	f	file:
_disp_primary_path_dsi_clock_on	mt8167/videox/primary_display.c	/^static int _disp_primary_path_dsi_clock_on(unsigned int level)$/;"	f	file:
_disp_primary_path_exit_idle	mt8167/videox/primary_display.c	/^void _disp_primary_path_exit_idle(const char *caller, unsigned int need_primary_lock)$/;"	f
_disp_primary_path_idle_clock_off	mt8167/videox/primary_display.c	/^static int _disp_primary_path_idle_clock_off(unsigned int level)$/;"	f	file:
_disp_primary_path_idle_clock_on	mt8167/videox/primary_display.c	/^static int _disp_primary_path_idle_clock_on(unsigned int level)$/;"	f	file:
_disp_primary_path_idle_detect_thread	mt8167/videox/primary_display.c	/^static int _disp_primary_path_idle_detect_thread(void *data)$/;"	f	file:
_disp_primary_path_set_vfp	mt8167/videox/primary_display.c	/^int _disp_primary_path_set_vfp(int enter)$/;"	f
_disp_primary_path_switch_dst_mode_thread	mt8167/videox/primary_display.c	/^static int _disp_primary_path_switch_dst_mode_thread(void *data)$/;"	f	file:
_dither_partial_update	common/corr10/ddp_dither.c	/^static int _dither_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_dpmgr_wait_event	mt8167/dispsys/ddp_manager.c	/^int _dpmgr_wait_event(disp_path_handle dp_handle, enum DISP_PATH_EVENT event, unsigned long long *event_ts)$/;"	f
_draw_block	mt8167/videox/debug.c	/^static void _draw_block(unsigned long addr, unsigned int x, unsigned int y, unsigned int w,$/;"	f	file:
_draw_line	mt8167/videox/debug.c	/^static int _draw_line(unsigned long addr, int l, int t, int r, int b, int linepitch,$/;"	f	file:
_draw_rect	mt8167/videox/debug.c	/^static int _draw_rect(unsigned long addr, int l, int t, int r, int b, unsigned int linepitch,$/;"	f	file:
_dsi_cmd_done_wait_queue	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_cmd_done_wait_queue[2];$/;"	v	file:
_dsi_cmd_mode_parse_state	mt8167/dispsys/ddp_dsi.c	/^const char *_dsi_cmd_mode_parse_state(unsigned int state)$/;"	f
_dsi_context	mt8167/dispsys/ddp_dsi.c	/^struct t_dsi_context _dsi_context[DSI_INTERFACE_NUM];$/;"	v	typeref:struct:t_dsi_context
_dsi_dcs_read_wait_queue	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_dcs_read_wait_queue[2];$/;"	v	file:
_dsi_is_video_mode	mt8167/dispsys/ddp_dsi.c	/^static int _dsi_is_video_mode(enum DISP_MODULE_ENUM module)$/;"	f	file:
_dsi_ps_type_to_bpp	mt8167/dispsys/ddp_dsi.c	/^int _dsi_ps_type_to_bpp(LCM_PS_TYPE ps)$/;"	f
_dsi_wait_bta_te	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_wait_bta_te[2];$/;"	v	file:
_dsi_wait_ext_te	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_wait_ext_te[2];$/;"	v	file:
_dsi_wait_sleep_out_done_queue	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_wait_sleep_out_done_queue[2];$/;"	v	file:
_dsi_wait_vm_cmd_done_queue	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_wait_vm_cmd_done_queue[2];$/;"	v	file:
_dsi_wait_vm_done_queue	mt8167/dispsys/ddp_dsi.c	/^static wait_queue_head_t _dsi_wait_vm_done_queue[2];$/;"	v	file:
_dump_buffer_string	mt8167/videox/primary_display.c	/^static char _dump_buffer_string[512];$/;"	v	file:
_dump_dsi_params	mt8167/dispsys/ddp_dsi.c	/^void _dump_dsi_params(LCM_DSI_PARAMS *dsi_config)$/;"	f
_dump_internal_buffer_into	mt8167/videox/primary_display.c	/^static void _dump_internal_buffer_into(struct display_primary_path_context *ctx, char *dump_reason)$/;"	f	file:
_dump_lcm_info	mt8167/videox/disp_lcm.c	/^void _dump_lcm_info(struct disp_lcm_handle *plcm)$/;"	f
_esd_check_config_handle_cmd	mt8167/videox/primary_display.c	/^int _esd_check_config_handle_cmd(void)$/;"	f
_esd_check_config_handle_vdo	mt8167/videox/primary_display.c	/^int _esd_check_config_handle_vdo(void)$/;"	f
_esd_check_ext_te_irq_handler	mt8167/videox/primary_display.c	/^static irqreturn_t _esd_check_ext_te_irq_handler(int irq, void *data)$/;"	f	file:
_fps_meter_array	mt8167/videox/debug.c	/^static int _fps_meter_array[DEBUG_FPS_METER_SHOW_COUNT] = { 0 };$/;"	v	file:
_gamma_partial_update	common/corr10/ddp_gamma.c	/^static int _gamma_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_get_context	mt8167/dispsys/ddp_manager.c	/^static struct DDP_MANAGER_CONTEXT *_get_context(void)$/;"	f	file:
_get_context	mt8167/videox/mtk_ovl.c	/^static ovl2mem_path_context *_get_context(void)$/;"	f	file:
_get_context	mt8167/videox/primary_display.c	/^static struct display_primary_path_context *_get_context(void)$/;"	f	file:
_get_dst_module_by_lcm	mt8167/videox/primary_display.c	/^static enum DISP_MODULE_ENUM _get_dst_module_by_lcm(struct disp_lcm_handle *plcm)$/;"	f	file:
_get_event_string	mt8167/dispsys/display_recorder.c	/^static const char *_get_event_string(enum DPREC_EVENT event)$/;"	f	file:
_get_lcm_driver_by_handle	mt8167/videox/disp_lcm.c	/^LCM_DRIVER *_get_lcm_driver_by_handle(struct disp_lcm_handle *plcm)$/;"	f
_get_lcm_params_by_handle	mt8167/videox/disp_lcm.c	/^LCM_PARAMS *_get_lcm_params_by_handle(struct disp_lcm_handle *plcm)$/;"	f
_get_session_sync_info	common/mtkfb_fence.c	/^static struct disp_session_sync_info *_get_session_sync_info(unsigned int session_id)$/;"	f	file:
_get_switch_dc_buffer	mt8167/videox/primary_display.c	/^static unsigned int _get_switch_dc_buffer(void)$/;"	f	file:
_get_sync_info	common/mtkfb_fence.c	/^struct disp_sync_info *_get_sync_info(unsigned int session_id, unsigned int timeline_id)$/;"	f
_init_vsync_fake_monitor	mt8167/videox/primary_display.c	/^int _init_vsync_fake_monitor(int fps)$/;"	f
_ioctl_create_session	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_create_session(unsigned long arg)$/;"	f
_ioctl_destroy_session	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_destroy_session(unsigned long arg)$/;"	f
_ioctl_get_display_caps	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_get_display_caps(unsigned long arg)$/;"	f
_ioctl_get_info	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_get_info(unsigned long arg)$/;"	f
_ioctl_get_is_driver_suspend	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_get_is_driver_suspend(unsigned long arg)$/;"	f
_ioctl_insert_session_buffers	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_insert_session_buffers(unsigned long arg)$/;"	f
_ioctl_prepare_buffer	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_prepare_buffer(unsigned long arg, enum ePREPARE_FENCE_TYPE type)$/;"	f
_ioctl_prepare_present_fence	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_prepare_present_fence(unsigned long arg)$/;"	f
_ioctl_set_input_buffer	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_set_input_buffer(unsigned long arg)$/;"	f
_ioctl_set_output_buffer	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_set_output_buffer(unsigned long arg)$/;"	f
_ioctl_set_session_mode	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_set_session_mode(unsigned long arg)$/;"	f
_ioctl_set_vsync	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_set_vsync(unsigned long arg)$/;"	f
_ioctl_trigger_session	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_trigger_session(unsigned long arg)$/;"	f
_ioctl_wait_vsync	mt8167/videox/mtk_disp_mgr.c	/^int _ioctl_wait_vsync(unsigned long arg)$/;"	f
_is_bringup_stage	mt8167/videox/disp_helper.c	/^static int _is_bringup_stage(void)$/;"	f	file:
_is_decouple_mode	mt8167/videox/primary_display.c	/^static inline int _is_decouple_mode(enum DISP_MODE mode)$/;"	f	file:
_is_directlink_mode	mt8167/videox/primary_display.c	/^static inline int _is_directlink_mode(enum DISP_MODE mode)$/;"	f	file:
_is_early_porting_stage	mt8167/videox/disp_helper.c	/^static int _is_early_porting_stage(void)$/;"	f	file:
_is_enable_esd_check	mt8167/videox/primary_display.c	/^static inline bool _is_enable_esd_check(void)$/;"	f	file:
_is_lcm_inited	mt8167/videox/disp_lcm.c	/^int _is_lcm_inited(struct disp_lcm_handle *plcm)$/;"	f
_is_mirror_mode	mt8167/videox/primary_display.c	/^static inline int _is_mirror_mode(enum DISP_MODE mode)$/;"	f	file:
_is_normal_stage	mt8167/videox/disp_helper.c	/^static int _is_normal_stage(void)$/;"	f	file:
_last_ts	mt8167/videox/debug.c	/^static unsigned long long _last_ts;$/;"	v	file:
_lcm_count	mt8167/videox/disp_lcm.c	/^int _lcm_count(void)$/;"	f
_logger_pr_type_spy	mt8167/dispsys/display_recorder.c	/^static char *_logger_pr_type_spy(enum DPREC_LOGGER_PR_TYPE type)$/;"	f	file:
_mtkfb_draw_block	mt8167/videox/mtkfb.c	/^static void _mtkfb_draw_block(unsigned long addr, unsigned int x, unsigned int y, unsigned int w,$/;"	f	file:
_mtkfb_internal_test	mt8167/videox/mtkfb.c	/^static int _mtkfb_internal_test(unsigned long va, unsigned int w, unsigned int h, unsigned int fmt)$/;"	f	file:
_need_do_esd_check	mt8167/videox/primary_display.c	/^unsigned int _need_do_esd_check(void)$/;"	f
_need_register_eint	mt8167/videox/primary_display.c	/^unsigned int _need_register_eint(void)$/;"	f
_need_wait_esd_eof	mt8167/videox/primary_display.c	/^unsigned int _need_wait_esd_eof(void)$/;"	f
_od_core_set_enabled	common/od10/ddp_od.c	/^void _od_core_set_enabled(void *cmdq, int enabled)$/;"	f
_od_partial_update	common/od10/ddp_od.c	/^static int _od_partial_update(enum DISP_MODULE_ENUM module, void *arg, void *cmdq)$/;"	f	file:
_od_read_table	common/od10/ddp_od.c	/^static u8 _od_read_table(void *cmdq, u8 TableSel, u8 ColorSel, const u8 *pTable, int table_inverse)$/;"	f	file:
_od_reg_init	common/od10/ddp_od.c	/^static void _od_reg_init(void *cmdq)$/;"	f	file:
_od_reset	common/od10/ddp_od.c	/^static void _od_reset(void *cmdq)$/;"	f	file:
_od_set_compress_param	common/od10/ddp_od.c	/^static void _od_set_compress_param(void *cmdq, int manual_comp, int image_width, int image_height)$/;"	f	file:
_od_set_dram_buffer_addr	common/od10/ddp_od.c	/^static void _od_set_dram_buffer_addr(void *cmdq, int manual_comp, int image_width, int image_height)$/;"	f	file:
_od_set_frame_protect_init	common/od10/ddp_od.c	/^static void _od_set_frame_protect_init(void *cmdq, int image_width, int image_height)$/;"	f	file:
_od_set_table	common/od10/ddp_od.c	/^static void _od_set_table(void *cmdq, int tableSelect, const u8 *od_table, int table_inverse)$/;"	f	file:
_od_write_table	common/od10/ddp_od.c	/^static void _od_write_table(void *cmdq, u8 TableSel, u8 ColorSel, const u8 *pTable, int table_inverse)$/;"	f	file:
_olv_wdma_fence_release_callback	mt8167/videox/primary_display.c	/^static int _olv_wdma_fence_release_callback(uint32_t userdata)$/;"	f	file:
_ovl2mem_path_lock	mt8167/videox/mtk_ovl.c	/^static void _ovl2mem_path_lock(const char *caller)$/;"	f	file:
_ovl2mem_path_unlock	mt8167/videox/mtk_ovl.c	/^static void _ovl2mem_path_unlock(const char *caller)$/;"	f	file:
_ovl_ext_fence_release_callback	mt8167/videox/primary_display.c	/^static int _ovl_ext_fence_release_callback(uint32_t userdata)$/;"	f	file:
_ovl_fence_release_callback	mt8167/videox/primary_display.c	/^static int _ovl_fence_release_callback(uint32_t userdata)$/;"	f	file:
_parse_tag_videolfb	common/mtkfb.c	/^int _parse_tag_videolfb(void)$/;"	f
_parse_tag_videolfb	common/mtkfb_dummy.c	/^int _parse_tag_videolfb(void)$/;"	f
_parse_tag_videolfb	mt8167/videox/mtkfb.c	/^int _parse_tag_videolfb(void)$/;"	f
_parse_tag_videolfb	mtdummy/mtkfb.c	/^static int _parse_tag_videolfb(void)$/;"	f	file:
_present_fence_release_worker_thread	mt8167/videox/primary_display.c	/^static int _present_fence_release_worker_thread(void *data)$/;"	f	file:
_primary_path_cmd_lock	mt8167/videox/primary_display.c	/^static void _primary_path_cmd_lock(void)$/;"	f	file:
_primary_path_cmd_unlock	mt8167/videox/primary_display.c	/^static void _primary_path_cmd_unlock(void)$/;"	f	file:
_primary_path_esd_check_lock	mt8167/videox/primary_display.c	/^static void _primary_path_esd_check_lock(void)$/;"	f	file:
_primary_path_esd_check_unlock	mt8167/videox/primary_display.c	/^static void _primary_path_esd_check_unlock(void)$/;"	f	file:
_primary_path_lock	mt8167/videox/primary_display.c	/^static void _primary_path_lock(const char *caller)$/;"	f	file:
_primary_path_switch_dst_lock	mt8167/videox/primary_display.c	/^void _primary_path_switch_dst_lock(void)$/;"	f
_primary_path_switch_dst_unlock	mt8167/videox/primary_display.c	/^void _primary_path_switch_dst_unlock(void)$/;"	f
_primary_path_unlock	mt8167/videox/primary_display.c	/^static void _primary_path_unlock(const char *caller)$/;"	f	file:
_primary_path_vsync_lock	mt8167/videox/primary_display.c	/^static void _primary_path_vsync_lock(void)$/;"	f	file:
_primary_path_vsync_unlock	mt8167/videox/primary_display.c	/^static void _primary_path_vsync_unlock(void)$/;"	f	file:
_remove_assert_layer	mt8167/videox/mtk_disp_mgr.c	/^static int _remove_assert_layer(struct disp_session_input_config *input)$/;"	f	file:
_session_inited	mt8167/videox/mtk_disp_mgr.c	/^int _session_inited(struct disp_session_config config)$/;"	f
_session_input	mt8167/videox/mtk_disp_mgr.c	/^struct disp_session_input_config _session_input[2][DISP_SESSION_MEMORY];$/;"	v	typeref:struct:disp_session_input_config
_session_ioctl_spy	mt8167/videox/mtk_disp_mgr.c	/^const char *_session_ioctl_spy(unsigned int cmd)$/;"	f
_session_output	mt8167/videox/mtk_disp_mgr.c	/^struct disp_mem_output_config _session_output[2][DISP_SESSION_MEMORY];$/;"	v	typeref:struct:disp_mem_output_config
_set_backlight_by_cmdq	mt8167/videox/primary_display.c	/^int _set_backlight_by_cmdq(unsigned int level)$/;"	f
_set_backlight_by_cpu	mt8167/videox/primary_display.c	/^int _set_backlight_by_cpu(unsigned int level)$/;"	f
_set_state	mt8167/videox/disp_dts_gpio.c	/^static long _set_state(const char *name)$/;"	f	file:
_should_config_ovl_input	mt8167/videox/primary_display.c	/^int _should_config_ovl_input(void)$/;"	f
_should_config_ovl_to_memory	mt8167/videox/primary_display.c	/^int _should_config_ovl_to_memory(struct display_primary_path_context *ctx)$/;"	f
_should_flush_cmdq_config_handle	mt8167/videox/primary_display.c	/^int _should_flush_cmdq_config_handle(void)$/;"	f
_should_insert_wait_frame_done_token	mt8167/videox/primary_display.c	/^int _should_insert_wait_frame_done_token(void)$/;"	f
_should_reset_cmdq_config_handle	mt8167/videox/primary_display.c	/^int _should_reset_cmdq_config_handle(void)$/;"	f
_should_set_cmdq_dirty	mt8167/videox/primary_display.c	/^int _should_set_cmdq_dirty(void)$/;"	f
_should_start_path	mt8167/videox/primary_display.c	/^int _should_start_path(void)$/;"	f
_should_trigger_interface	mt8167/videox/primary_display.c	/^int _should_trigger_interface(void)$/;"	f
_should_trigger_path	mt8167/videox/primary_display.c	/^int _should_trigger_path(void)$/;"	f
_should_update_lcm	mt8167/videox/primary_display.c	/^int _should_update_lcm(void)$/;"	f
_should_wait_path_idle	mt8167/videox/primary_display.c	/^int _should_wait_path_idle(void)$/;"	f
_sync_convert_fb_layer_to_disp_input	mt8167/videox/mtk_disp_mgr.c	/^static int _sync_convert_fb_layer_to_disp_input(unsigned int session_id, struct disp_input_config *src,$/;"	f	file:
_sync_convert_fb_layer_to_disp_output	mt8167/videox/mtk_disp_mgr.c	/^static int _sync_convert_fb_layer_to_disp_output(unsigned int session_id, struct disp_output_config *src,$/;"	f	file:
_sync_convert_fb_layer_to_ovl_struct	mt8167/videox/mtk_disp_mgr.c	/^static int _sync_convert_fb_layer_to_ovl_struct(unsigned int session_id, struct disp_input_config *src,$/;"	f	file:
_trigger_display_interface	mt8167/videox/primary_display.c	/^int _trigger_display_interface(int blocking, void *callback, unsigned int userdata)$/;"	f
_trigger_ovl_to_memory	mt8167/videox/primary_display.c	/^int _trigger_ovl_to_memory(disp_path_handle disp_handle, struct cmdqRecStruct *cmdq_handle,$/;"	f
_trigger_ovl_to_memory_mirror	mt8167/videox/primary_display.c	/^int _trigger_ovl_to_memory_mirror(disp_path_handle disp_handle, struct cmdqRecStruct *cmdq_handle,$/;"	f
_update_ovl_from_wdma_info	mt8167/videox/primary_display.c	/^static int _update_ovl_from_wdma_info(struct OVL_CONFIG_STRUCT *ovl_config,$/;"	f	file:
_wdma_fence_release_callback	mt8167/videox/primary_display.c	/^static void _wdma_fence_release_callback(uint32_t userdata)$/;"	f	file:
aal_backup	common/aal20/ddp_aal.c	/^struct aal_backup { \/* structure for backup AAL register value *\/$/;"	s	file:
aal_backup	common/aal30/ddp_aal.c	/^struct aal_backup { \/* structure for backup AAL register value *\/$/;"	s	file:
aal_bypass	common/aal20/ddp_aal.c	/^int aal_bypass(enum DISP_MODULE_ENUM module, int bypass)$/;"	f
aal_bypass	common/aal30/ddp_aal.c	/^int aal_bypass(enum DISP_MODULE_ENUM module, int bypass)$/;"	f
aal_clock_off	common/aal20/ddp_aal.c	/^static int aal_clock_off(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_clock_off	common/aal30/ddp_aal.c	/^static int aal_clock_off(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_clock_on	common/aal20/ddp_aal.c	/^static int aal_clock_on(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_clock_on	common/aal30/ddp_aal.c	/^static int aal_clock_on(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_config	common/aal20/ddp_aal.c	/^static int aal_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
aal_config	common/aal30/ddp_aal.c	/^static int aal_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
aal_dbg_en	common/aal20/ddp_aal.c	/^int aal_dbg_en;$/;"	v
aal_dbg_en	common/aal30/ddp_aal.c	/^int aal_dbg_en;$/;"	v
aal_debug_flag	mt8167/dispsys/ddp_debug.c	/^unsigned char aal_debug_flag;$/;"	v
aal_deinit	common/aal20/ddp_aal.c	/^static int aal_deinit(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_deinit	common/aal30/ddp_aal.c	/^static int aal_deinit(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void aal_dump_analysis(void)$/;"	f	file:
aal_dump_histogram	common/aal20/ddp_aal.c	/^static void aal_dump_histogram(void)$/;"	f	file:
aal_dump_histogram	common/aal30/ddp_aal.c	/^static void aal_dump_histogram(void)$/;"	f	file:
aal_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void aal_dump_reg(void)$/;"	f	file:
aal_get_module_from_id	common/aal30/ddp_aal.c	106;"	d	file:
aal_get_module_from_id	common/aal30/ddp_aal.c	115;"	d	file:
aal_get_offset	common/aal30/ddp_aal.c	107;"	d	file:
aal_get_offset	common/aal30/ddp_aal.c	116;"	d	file:
aal_index_hist_spin_lock	common/aal30/ddp_aal.c	135;"	d	file:
aal_index_hist_spin_trylock	common/aal30/ddp_aal.c	127;"	d	file:
aal_index_hist_spin_unlock	common/aal30/ddp_aal.c	143;"	d	file:
aal_init	common/aal20/ddp_aal.c	/^static int aal_init(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_init	common/aal30/ddp_aal.c	/^static int aal_init(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
aal_io	common/aal20/ddp_aal.c	/^static int aal_io(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
aal_io	common/aal30/ddp_aal.c	/^static int aal_io(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
aal_ioctl	common/aal20/ddp_aal.c	/^static int aal_ioctl(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
aal_ioctl	common/aal30/ddp_aal.c	/^static int aal_ioctl(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
aal_is_partial_support	common/aal20/ddp_aal.c	/^int aal_is_partial_support(void)$/;"	f
aal_is_partial_support	common/aal30/ddp_aal.c	/^int aal_is_partial_support(void)$/;"	f
aal_request_partial_support	common/aal20/ddp_aal.c	/^int aal_request_partial_support(int partial)$/;"	f
aal_request_partial_support	common/aal30/ddp_aal.c	/^int aal_request_partial_support(int partial)$/;"	f
aal_set_listener	common/aal20/ddp_aal.c	/^static int aal_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
aal_set_listener	common/aal30/ddp_aal.c	/^static int aal_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
aal_test	common/aal20/ddp_aal.c	/^void aal_test(const char *cmd, char *debug_output)$/;"	f
aal_test	common/aal30/ddp_aal.c	/^void aal_test(const char *cmd, char *debug_output)$/;"	f
aal_test_en	common/aal20/ddp_aal.c	/^static void aal_test_en(const char *cmd)$/;"	f	file:
aal_test_en	common/aal30/ddp_aal.c	/^static void aal_test_en(enum DISP_MODULE_ENUM module, const char *cmd)$/;"	f	file:
aal_test_ink	common/aal20/ddp_aal.c	/^static void aal_test_ink(const char *cmd)$/;"	f	file:
aal_test_ink	common/aal30/ddp_aal.c	/^static void aal_test_ink(enum DISP_MODULE_ENUM module, const char *cmd)$/;"	f	file:
aal_ut_cmd	common/aal20/ddp_aal.c	/^static void aal_ut_cmd(const char *cmd)$/;"	f	file:
aal_ut_cmd	common/aal30/ddp_aal.c	/^static void aal_ut_cmd(const char *cmd)$/;"	f	file:
abs	mt8167/videox/primary_display.c	133;"	d	file:
abs	mt8167/videox/primary_display.c	134;"	d	file:
acquire_mutex	mt8167/dispsys/ddp_manager.c	/^static int acquire_mutex(enum DDP_SCENARIO_ENUM scenario)$/;"	f	file:
addr	common/mtkfb_fence.h	/^	unsigned long addr;$/;"	m	struct:FENCE_LAYER_INFO
addr	include/fbconfig_kdebug.h	/^	compat_int_t addr;$/;"	m	struct:compat_esd_para
addr	include/fbconfig_kdebug.h	/^	int addr;$/;"	m	struct:ESD_PARA
addr	mt8167/dispsys/ddp_dpi.h	/^		unsigned addr:4;$/;"	m	struct:LCD_REG_CMD_ADDR
addr	mt8167/dispsys/ddp_dpi.h	/^		unsigned addr:4;$/;"	m	struct:LCD_REG_DAT_ADDR
addr	mt8167/dispsys/ddp_drv.h	/^	unsigned long addr;$/;"	m	struct:DISP_OVL_INFO
addr	mt8167/dispsys/ddp_info.h	/^	unsigned long addr;$/;"	m	struct:OVL_BASIC_STRUCT
addr	mt8167/dispsys/ddp_info.h	/^	unsigned long addr;$/;"	m	struct:OVL_CONFIG_STRUCT
addr	mt8167/dispsys/ddp_info.h	/^	unsigned long addr;$/;"	m	struct:RDMA_BASIC_STRUCT
addr	mt8167/videox/mtk_ovl.h	/^	unsigned long addr;$/;"	m	struct:ovl2mem_in_config
addr	mt8167/videox/mtk_ovl.h	/^	unsigned long addr;$/;"	m	struct:ovl2mem_io_config
addr	mt8167/videox/primary_display.h	/^	unsigned long addr;$/;"	m	struct:disp_mem_output_config
addr	mt8167/videox/primary_display.h	/^	unsigned long addr;$/;"	m	struct:primary_disp_input_config
addr_sub_u	mt8167/videox/mtk_ovl.h	/^	unsigned long addr_sub_u;$/;"	m	struct:ovl2mem_in_config
addr_sub_u	mt8167/videox/mtk_ovl.h	/^	unsigned long addr_sub_u;$/;"	m	struct:ovl2mem_io_config
addr_sub_u	mt8167/videox/primary_display.h	/^	unsigned long addr_sub_u;$/;"	m	struct:disp_mem_output_config
addr_sub_u	mt8167/videox/primary_display.h	/^	unsigned long addr_sub_u;$/;"	m	struct:primary_disp_input_config
addr_sub_v	mt8167/videox/mtk_ovl.h	/^	unsigned long addr_sub_v;$/;"	m	struct:ovl2mem_in_config
addr_sub_v	mt8167/videox/mtk_ovl.h	/^	unsigned long addr_sub_v;$/;"	m	struct:ovl2mem_io_config
addr_sub_v	mt8167/videox/primary_display.h	/^	unsigned long addr_sub_v;$/;"	m	struct:disp_mem_output_config
addr_sub_v	mt8167/videox/primary_display.h	/^	unsigned long addr_sub_v;$/;"	m	struct:primary_disp_input_config
address	mt8167/dispsys/ddp_info.h	/^	unsigned long address;$/;"	m	struct:RDMA_CONFIG_STRUCT
address	mt8167/dispsys/ddp_ovl.c	/^	unsigned long address;$/;"	m	struct:OVL_REG	file:
aen	common/mtkfb_fence.h	/^	unsigned int aen;$/;"	m	struct:FENCE_LAYER_INFO
aen	mt8167/dispsys/ddp_info.h	/^	unsigned int aen;$/;"	m	struct:OVL_CONFIG_STRUCT
aen	mt8167/videox/mtk_ovl.h	/^	unsigned int aen;$/;"	m	struct:ovl2mem_in_config
aen	mt8167/videox/primary_display.h	/^	unsigned int aen;$/;"	m	struct:primary_disp_input_config
allLayerDisabled	mt8167/dispsys/ddp_manager.c	/^unsigned int allLayerDisabled;$/;"	v
alloc_sec_buffer	mt8167/videox/primary_display.c	/^int alloc_sec_buffer(int size)$/;"	f
allocat_decouple_buffer	mt8167/videox/primary_display.c	/^struct disp_internal_buffer_info *allocat_decouple_buffer(int size)$/;"	f
allocate_decouple_sec_buffer	mt8167/videox/primary_display.c	/^static KREE_SECUREMEM_HANDLE allocate_decouple_sec_buffer(unsigned int buffer_size)$/;"	f	file:
allocate_idle_lp_dc_buffer	mt8167/videox/primary_display.c	/^static int allocate_idle_lp_dc_buffer(void)$/;"	f	file:
allowPartial	include/ddp_aal.h	/^	int allowPartial;$/;"	m	struct:__anon16
alpha	common/mtkfb.c	/^	compat_uint_t alpha;$/;"	m	struct:compat_fb_overlay_layer	file:
alpha	common/mtkfb_fence.h	/^	unsigned char alpha;$/;"	m	struct:FENCE_LAYER_INFO
alpha	include/disp_session.h	/^	__u8 alpha;$/;"	m	struct:disp_input_config
alpha	include/disp_svp.h	/^	unsigned int alpha;$/;"	m	struct:disp_input_config
alpha	include/mtkfb.h	/^	unsigned int alpha;$/;"	m	struct:fb_overlay_layer
alpha	mt8167/dispsys/ddp_info.h	/^	unsigned char alpha;$/;"	m	struct:OVL_CONFIG_STRUCT
alpha	mt8167/dispsys/ddp_info.h	/^	unsigned char alpha;$/;"	m	struct:WDMA_CONFIG_STRUCT
alpha	mt8167/videox/mtk_ovl.h	/^	unsigned char alpha;$/;"	m	struct:ovl2mem_in_config
alpha	mt8167/videox/mtkfb.c	/^	compat_uint_t alpha;$/;"	m	struct:compat_fb_overlay_layer	file:
alpha	mt8167/videox/primary_display.h	/^	unsigned char alpha;$/;"	m	struct:primary_disp_input_config
alpha_enable	common/mtkfb.c	/^	compat_uint_t alpha_enable;$/;"	m	struct:compat_fb_overlay_layer	file:
alpha_enable	include/disp_session.h	/^	__u8 alpha_enable;$/;"	m	struct:disp_input_config
alpha_enable	include/disp_svp.h	/^	unsigned int alpha_enable;$/;"	m	struct:disp_input_config
alpha_enable	include/mtkfb.h	/^	unsigned int alpha_enable;$/;"	m	struct:fb_overlay_layer
alpha_enable	mt8167/videox/mtkfb.c	/^	compat_uint_t alpha_enable;$/;"	m	struct:compat_fb_overlay_layer	file:
analysize_length	mt8167/dispsys/display_recorder.c	/^static unsigned int analysize_length;$/;"	v	file:
array_id	mt8167/videox/primary_display.c	/^static int array_id[] = { 6, 2, 7, 4, 3, 0, 5, 1 };$/;"	v	file:
assign_default_irqs_table	mt8167/dispsys/ddp_manager.c	/^static int assign_default_irqs_table(enum DDP_SCENARIO_ENUM scenario, struct DDP_IRQ_EVENT_MAPPING *irq_events)$/;"	f	file:
avg_fps	mt8167/videox/primary_display.h	/^	unsigned int avg_fps;$/;"	m	struct:display_primary_path_context
backlight	include/ddp_aal.h	/^	int backlight;$/;"	m	struct:__anon14
backlight_brightness_set_with_lock	common/aal20/ddp_aal.c	/^static void backlight_brightness_set_with_lock(int bl_1024)$/;"	f	file:
backlight_brightness_set_with_lock	common/aal30/ddp_aal.c	/^static void backlight_brightness_set_with_lock(int bl_1024)$/;"	f	file:
begin_frm_seq	mt8167/dispsys/display_recorder.h	/^	unsigned int begin_frm_seq;$/;"	m	struct:met_log_map
bg_color	mt8167/videox/mtkfb_console.h	/^	uint32_t bg_color;$/;"	m	struct:MFC_CONTEXT
bit	mt8167/dispsys/ddp_hal.h	/^	int bit;$/;"	m	struct:module_map_s
blockSize	mt8167/dispsys/ddp_drv.h	/^	uint32_t blockSize;$/;"	m	struct:DISP_EXEC_COMMAND
bpp	mt8167/dispsys/ddp_info.h	/^	unsigned int bpp;$/;"	m	struct:OVL_BASIC_STRUCT
bpp	mt8167/dispsys/ddp_info.h	/^	unsigned int bpp;$/;"	m	struct:RDMA_BASIC_STRUCT
buf_hnd	include/disp_session.h	/^	unsigned int buf_hnd[3];$/;"	m	struct:disp_session_buf_info
buf_list	common/mtkfb_fence.h	/^	struct list_head buf_list;$/;"	m	struct:disp_sync_info	typeref:struct:disp_sync_info::list_head
buf_list	common/mtkfb_fence.h	/^	struct list_head buf_list;$/;"	m	struct:mtkfb_fence_sync_info	typeref:struct:mtkfb_fence_sync_info::list_head
buf_state	common/mtkfb_fence.h	/^	enum BUFFER_STATE buf_state;$/;"	m	struct:mtkfb_fence_buf_info	typeref:enum:mtkfb_fence_buf_info::BUFFER_STATE
buff_idx	common/mtkfb_fence.h	/^	unsigned int buff_idx;$/;"	m	struct:FENCE_LAYER_INFO
buff_idx	include/disp_session.h	/^	unsigned int buff_idx;$/;"	m	struct:disp_output_config
buff_idx	include/disp_svp.h	/^	unsigned int buff_idx;$/;"	m	struct:disp_output_config
buff_idx	mt8167/dispsys/ddp_info.h	/^	unsigned int buff_idx;$/;"	m	struct:OVL_CONFIG_STRUCT
buff_idx	mt8167/videox/mtk_ovl.h	/^	unsigned int buff_idx;$/;"	m	struct:ovl2mem_in_config
buff_idx	mt8167/videox/mtk_ovl.h	/^	unsigned int buff_idx;$/;"	m	struct:ovl2mem_io_config
buff_idx	mt8167/videox/primary_display.h	/^	unsigned int buff_idx;$/;"	m	struct:disp_mem_output_config
buff_idx	mt8167/videox/primary_display.h	/^	unsigned int buff_idx;$/;"	m	struct:primary_disp_input_config
buff_source	mt8167/videox/primary_display.h	/^	unsigned int buff_source;$/;"	m	struct:primary_disp_input_config
buffer_idx	mt8167/dispsys/display_recorder.c	/^	unsigned int buffer_idx;$/;"	m	struct:dprec_fence_record	file:
buffer_ptr	mt8167/dispsys/display_recorder.c	/^	char (*buffer_ptr)[LOGGER_BUFFER_SIZE];$/;"	m	struct:logger_buffer	file:
buffer_source	include/disp_session.h	/^	enum DISP_BUFFER_SOURCE buffer_source;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_BUFFER_SOURCE
buffer_source	mt8167/videox/mtk_ovl.h	/^	unsigned int buffer_source;$/;"	m	struct:ovl2mem_in_config
build_cmdq	mt8167/dispsys/ddp_info.h	/^	int (*build_cmdq)(enum DISP_MODULE_ENUM module, void *cmdq_handle, enum CMDQ_STATE state);$/;"	m	struct:DDP_MODULE_DRIVER
bypass	mt8167/dispsys/ddp_info.h	/^	int (*bypass)(enum DISP_MODULE_ENUM module, int bypass);$/;"	m	struct:DDP_MODULE_DRIVER
byte0	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte0;$/;"	m	struct:DSI_CMDQ
byte0	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte0;$/;"	m	struct:DSI_RX_DATA_REG
byte0	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte0;$/;"	m	struct:DSI_VM_CMDQ
byte1	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte1;$/;"	m	struct:DSI_CMDQ
byte1	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte1;$/;"	m	struct:DSI_RX_DATA_REG
byte1	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte1;$/;"	m	struct:DSI_VM_CMDQ
byte2	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte2;$/;"	m	struct:DSI_CMDQ
byte2	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte2;$/;"	m	struct:DSI_RX_DATA_REG
byte2	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte2;$/;"	m	struct:DSI_VM_CMDQ
byte3	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte3;$/;"	m	struct:DSI_CMDQ
byte3	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte3;$/;"	m	struct:DSI_RX_DATA_REG
byte3	mt8167/dispsys/ddp_reg.h	/^	unsigned char byte3;$/;"	m	struct:DSI_VM_CMDQ
cabc_fltgain_force	include/ddp_aal.h	/^	int cabc_fltgain_force;	\/* 10-bit ; [0,1023] *\/$/;"	m	struct:__anon16
cabc_gainlmt	include/ddp_aal.h	/^	int cabc_gainlmt[33];$/;"	m	struct:__anon13
cabc_gainlmt	include/ddp_aal.h	/^	int cabc_gainlmt[33];$/;"	m	struct:__anon16
cache_sync	common/mtkfb_fence.h	/^	unsigned int cache_sync;$/;"	m	struct:fb_overlay_buffer_t
cache_sync	common/mtkfb_fence.h	/^	unsigned int cache_sync;$/;"	m	struct:mtkfb_fence_buf_info
cache_sync	include/disp_session.h	/^	unsigned int cache_sync;$/;"	m	struct:disp_buffer_info
cache_sync	include/disp_svp.h	/^	unsigned int cache_sync;$/;"	m	struct:disp_buffer_info
cache_sync	include/mtkfb.h	/^	unsigned int cache_sync;$/;"	m	struct:fb_overlay_buffer
cached_config	common/mtkfb_fence.h	/^	struct FENCE_LAYER_INFO cached_config;$/;"	m	struct:disp_sync_info	typeref:struct:disp_sync_info::FENCE_LAYER_INFO
cached_session_input	mt8167/videox/mtk_disp_mgr.c	/^struct disp_session_input_config *cached_session_input = _session_input[1];$/;"	v	typeref:struct:disp_session_input_config
cached_session_output	mt8167/videox/mtk_disp_mgr.c	/^struct disp_mem_output_config *cached_session_output = _session_output[1];$/;"	v	typeref:struct:disp_mem_output_config
camera	mt8167/dispsys/ddp_drv.h	/^	int camera;$/;"	m	struct:DISP_PQ_MAPPING_PARAM
capture_lock	mt8167/videox/primary_display.h	/^	struct mutex capture_lock;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::mutex
captured_session_input	mt8167/videox/mtk_disp_mgr.c	/^struct disp_session_input_config *captured_session_input = _session_input[0];$/;"	v	typeref:struct:disp_session_input_config
captured_session_output	mt8167/videox/mtk_disp_mgr.c	/^struct disp_mem_output_config *captured_session_output = _session_output[0];$/;"	v	typeref:struct:disp_mem_output_config
cascade_disable	mt8167/dispsys/ddp_mmp.h	/^	mmp_event cascade_disable;$/;"	m	struct:DDP_MMP_Events_t
cascade_enable	mt8167/dispsys/ddp_mmp.h	/^	mmp_event cascade_enable;$/;"	m	struct:DDP_MMP_Events_t
ccorr_coef_interface	common/corr10/ddp_gamma.c	/^int ccorr_coef_interface(enum DISP_MODULE_ENUM module, unsigned int ccorr_coef_ref[3][3], void *handle)$/;"	f
ccorr_dump_analyze	mt8167/dispsys/ddp_dump.c	/^static void ccorr_dump_analyze(void)$/;"	f	file:
ccorr_dump_reg	common/corr10/ddp_gamma.c	/^static void ccorr_dump_reg(void)$/;"	f	file:
ccorr_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void ccorr_dump_reg(void)$/;"	f	file:
ccorr_get_offset	common/corr10/ddp_gamma.c	411;"	d	file:
ccorr_get_offset	common/corr10/ddp_gamma.c	416;"	d	file:
ccorr_ioctl	common/corr10/ddp_gamma.c	/^static int ccorr_ioctl(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
ccorr_parse_coef	common/corr10/ddp_gamma.c	/^static int ccorr_parse_coef(const char *cmd, enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
ccorr_parse_triple	common/corr10/ddp_gamma.c	/^static int ccorr_parse_triple(const char *cmd, unsigned long *offset, unsigned long *value, unsigned long *mask)$/;"	f	file:
ccorr_scenario	common/corr10/ddp_gamma.c	/^int ccorr_scenario;$/;"	v
ccorr_test	common/corr10/ddp_gamma.c	/^void ccorr_test(const char *cmd, char *debug_output)$/;"	f
cg_mode	mt8167/dispsys/ddp_mmp.h	/^	mmp_event cg_mode;$/;"	m	struct:DDP_MMP_Events_t
check_addr	include/fbconfig_kdebug.h	/^	int check_addr;$/;"	m	struct:LCM_REG_READ
check_buffer	include/fbconfig_kdebug.h	/^	char *check_buffer;$/;"	m	struct:LCM_REG_READ
check_para_num	include/fbconfig_kdebug.h	/^	int check_para_num;$/;"	m	struct:LCM_REG_READ
check_type	include/fbconfig_kdebug.h	/^	int check_type;$/;"	m	struct:LCM_REG_READ
client	mt8167/videox/primary_display.h	/^	struct ion_client *client;$/;"	m	struct:disp_internal_buffer_info	typeref:struct:disp_internal_buffer_info::ion_client
clipHeight	mt8167/dispsys/ddp_info.h	/^	unsigned clipHeight;	\/* clip *\/$/;"	m	struct:WDMA_CONFIG_STRUCT
clipWidth	mt8167/dispsys/ddp_info.h	/^	unsigned clipWidth;$/;"	m	struct:WDMA_CONFIG_STRUCT
clipX	mt8167/dispsys/ddp_info.h	/^	unsigned clipX;$/;"	m	struct:WDMA_CONFIG_STRUCT
clipY	mt8167/dispsys/ddp_info.h	/^	unsigned clipY;$/;"	m	struct:WDMA_CONFIG_STRUCT
clk_readl	mt8167/dispsys/ddp_pwm_mux.c	38;"	d	file:
clk_writel	mt8167/dispsys/ddp_pwm_mux.c	39;"	d	file:
clock	include/fbconfig_kdebug.h	/^	compat_int_t clock;$/;"	m	struct:compat_lcm_type_fb
clock	include/fbconfig_kdebug.h	/^	int clock;$/;"	m	struct:LCM_TYPE_FB
cmd	mt8167/dispsys/ddp_info.h	/^	int (*cmd)(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
cmd_buf	mt8167/dispsys/ddp_debug.c	/^static char cmd_buf[512];$/;"	v	file:
cmd_lock	mt8167/videox/primary_display.h	/^	struct mutex cmd_lock;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::mutex
cmd_mode_update_timer	mt8167/videox/primary_display.c	/^static struct hrtimer cmd_mode_update_timer;$/;"	v	typeref:struct:hrtimer	file:
cmdqDdpClockOff	mt8167/videox/primary_display.c	/^unsigned int cmdqDdpClockOff(uint64_t engineFlag)$/;"	f
cmdqDdpClockOn	mt8167/videox/primary_display.c	/^unsigned int cmdqDdpClockOn(uint64_t engineFlag)$/;"	f
cmdqDdpDumpInfo	mt8167/videox/primary_display.c	/^unsigned int cmdqDdpDumpInfo(uint64_t engineFlag, char *pOutBuf, unsigned int bufSize)$/;"	f
cmdqDdpResetEng	mt8167/videox/primary_display.c	/^unsigned int cmdqDdpResetEng(uint64_t engineFlag)$/;"	f
cmdq_forcb	mt8167/dispsys/ddp_dsi.c	/^struct cmdqRecStruct *cmdq_forcb;$/;"	v	typeref:struct:cmdqRecStruct
cmdq_handle_config	mt8167/videox/mtk_ovl.c	/^	struct cmdqRecStruct *cmdq_handle_config;$/;"	m	struct:__anon10	typeref:struct:__anon10::cmdqRecStruct	file:
cmdq_handle_config	mt8167/videox/primary_display.h	/^	struct cmdqRecStruct *cmdq_handle_config;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::cmdqRecStruct
cmdq_handle_config_esd	mt8167/videox/primary_display.h	/^	struct cmdqRecStruct *cmdq_handle_config_esd;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::cmdqRecStruct
cmdq_handle_ovl1to2_config	mt8167/videox/primary_display.h	/^	struct cmdqRecStruct *cmdq_handle_ovl1to2_config;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::cmdqRecStruct
cmdq_handle_trigger	mt8167/videox/mtk_ovl.c	/^	struct cmdqRecStruct *cmdq_handle_trigger;$/;"	m	struct:__anon10	typeref:struct:__anon10::cmdqRecStruct	file:
cmdq_handle_trigger	mt8167/videox/primary_display.h	/^	struct cmdqRecStruct *cmdq_handle_trigger;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::cmdqRecStruct
cmdq_rebuild	mt8167/dispsys/ddp_mmp.h	/^	mmp_event cmdq_rebuild;$/;"	m	struct:DDP_MMP_Events_t
cmdq_size	mt8167/dispsys/ddp_dsi.c	/^	unsigned int cmdq_size;$/;"	m	struct:t_dsi_context	file:
cmdqhandle	mt8167/dispsys/ddp_manager.c	/^	struct cmdqRecStruct *cmdqhandle;$/;"	m	struct:ddp_path_handle	typeref:struct:ddp_path_handle::cmdqRecStruct	file:
cmm_dump	mt8167/dispsys/display_recorder.h	/^	int cmm_dump;$/;"	m	struct:dprec_debug_control
cmm_dump_use_va	mt8167/dispsys/display_recorder.h	/^	int cmm_dump_use_va;$/;"	m	struct:dprec_debug_control
cnt_rdma_abnormal	mt8167/dispsys/ddp_irq.c	/^static unsigned int cnt_rdma_abnormal[2];$/;"	v	file:
cnt_wdma_framedone	mt8167/dispsys/ddp_irq.c	/^static unsigned int cnt_wdma_framedone[2];$/;"	v	file:
cnt_wdma_underflow	mt8167/dispsys/ddp_irq.c	/^static unsigned int cnt_wdma_underflow[2];$/;"	v	file:
coef	include/ddp_gamma.h	/^	unsigned int coef[3][3];$/;"	m	struct:__anon21
coef	mt8167/dispsys/ddp_matrix_para.h	/^static const short int coef[10][5][3] = {$/;"	v
coef_rdma_601_r2y	mt8167/dispsys/ddp_matrix_para.h	/^static const short int coef_rdma_601_r2y[5][3] = {$/;"	v
coef_rdma_601_y2r	mt8167/dispsys/ddp_matrix_para.h	/^static const short int coef_rdma_601_y2r[5][3] = {$/;"	v
coef_rdma_709_r2y	mt8167/dispsys/ddp_matrix_para.h	/^static const short int coef_rdma_709_r2y[5][3] = {$/;"	v
coef_rdma_709_y2r	mt8167/dispsys/ddp_matrix_para.h	/^static const short int coef_rdma_709_y2r[5][3] = {$/;"	v
color	common/mtkfb.c	/^uint32_t color;$/;"	v
color	mt8167/videox/mtkfb.c	/^uint32_t color;$/;"	v
colorHist	include/ddp_aal.h	/^	int colorHist;$/;"	m	struct:__anon14
colorHist	include/ddp_aal.h	/^	int colorHist;$/;"	m	struct:__anon15
color_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void color_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f	file:
color_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void color_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f	file:
color_get_MDP_COLOR_VA	common/color20/ddp_color.c	/^static unsigned long color_get_MDP_COLOR_VA(void)$/;"	f	file:
color_get_MDP_RDMA0_VA	common/color20/ddp_color.c	/^static unsigned long color_get_MDP_RDMA0_VA(void)$/;"	f	file:
color_get_MDP_RSZ0_VA	common/color20/ddp_color.c	/^static unsigned long color_get_MDP_RSZ0_VA(void)$/;"	f	file:
color_get_MDP_RSZ1_VA	common/color20/ddp_color.c	/^static unsigned long color_get_MDP_RSZ1_VA(void)$/;"	f	file:
color_get_MDP_RSZ2_VA	common/color20/ddp_color.c	/^static unsigned long color_get_MDP_RSZ2_VA(void)$/;"	f	file:
color_get_TDSHP1_VA	common/color20/ddp_color.c	/^static unsigned long color_get_TDSHP1_VA(void)$/;"	f	file:
color_get_TDSHP_VA	common/color20/ddp_color.c	/^static unsigned long color_get_TDSHP_VA(void)$/;"	f	file:
color_ioctl	common/color20/ddp_color.c	/^static int color_ioctl(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
color_is_reg_addr_valid	common/color20/ddp_color.c	/^static unsigned int color_is_reg_addr_valid(unsigned long addr)$/;"	f	file:
color_pa2va	common/color20/ddp_color.c	/^static unsigned long color_pa2va(unsigned int addr)$/;"	f	file:
color_read_sw_reg	common/color20/ddp_color.c	/^static unsigned int color_read_sw_reg(unsigned int reg_id)$/;"	f	file:
color_trigger_refresh	common/color20/ddp_color.c	/^static void color_trigger_refresh(enum DISP_MODULE_ENUM module)$/;"	f	file:
color_write_hw_reg	common/color20/ddp_color.c	/^static void color_write_hw_reg(enum DISP_MODULE_ENUM module,$/;"	f	file:
color_write_sw_reg	common/color20/ddp_color.c	/^static void color_write_sw_reg(unsigned int reg_id, unsigned int value)$/;"	f	file:
cols	mt8167/videox/mtkfb_console.h	/^	uint32_t cols;$/;"	m	struct:MFC_CONTEXT
compat_config_record	include/fbconfig_kdebug.h	/^struct compat_config_record {$/;"	s
compat_convert	common/mtkfb.c	/^static void compat_convert(struct compat_fb_overlay_layer *compat_info,$/;"	f	file:
compat_convert	mt8167/videox/mtkfb.c	/^static void compat_convert(struct compat_fb_overlay_layer *compat_info,$/;"	f	file:
compat_dsi_ret	include/fbconfig_kdebug.h	/^struct compat_dsi_ret {$/;"	s
compat_esd_para	include/fbconfig_kdebug.h	/^struct compat_esd_para {$/;"	s
compat_fb_overlay_layer	common/mtkfb.c	/^struct compat_fb_overlay_layer {$/;"	s	file:
compat_fb_overlay_layer	mt8167/videox/mtkfb.c	/^struct compat_fb_overlay_layer {$/;"	s	file:
compat_fbconfig_ioctl	common/fbconfig_kdebug.c	/^static long compat_fbconfig_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
compat_get_config_record	common/fbconfig_kdebug.c	/^static int compat_get_config_record(struct compat_config_record *data32,$/;"	f	file:
compat_get_dsi_ret	common/fbconfig_kdebug.c	/^static int compat_get_dsi_ret(struct compat_dsi_ret *data32,$/;"	f	file:
compat_get_esd_para	common/fbconfig_kdebug.c	/^static int compat_get_esd_para(struct compat_esd_para *data32,$/;"	f	file:
compat_get_lcm_type_fb	common/fbconfig_kdebug.c	/^static int compat_get_lcm_type_fb(struct compat_lcm_type_fb __user *data32,$/;"	f	file:
compat_get_mipi_timing	common/fbconfig_kdebug.c	/^static int compat_get_mipi_timing(struct compat_mipi_timing *data32,$/;"	f	file:
compat_get_pm_layer_en	common/fbconfig_kdebug.c	/^static int compat_get_pm_layer_en(struct compat_pm_layer_en *data32,$/;"	f	file:
compat_get_pm_layer_info	common/fbconfig_kdebug.c	/^static int compat_get_pm_layer_info(struct compat_pm_layer_info *data32,$/;"	f	file:
compat_lcm_type_fb	include/fbconfig_kdebug.h	/^struct compat_lcm_type_fb {$/;"	s
compat_mipi_timing	include/fbconfig_kdebug.h	/^struct compat_mipi_timing {$/;"	s
compat_pm_layer_en	include/fbconfig_kdebug.h	/^struct compat_pm_layer_en {$/;"	s
compat_pm_layer_info	include/fbconfig_kdebug.h	/^struct compat_pm_layer_info {$/;"	s
compat_put_config_record	common/fbconfig_kdebug.c	/^static int compat_put_config_record(struct compat_config_record *data32,$/;"	f	file:
compat_put_dsi_ret	common/fbconfig_kdebug.c	/^static int compat_put_dsi_ret(struct compat_dsi_ret *data32,$/;"	f	file:
compat_put_esd_para	common/fbconfig_kdebug.c	/^static int compat_put_esd_para(struct compat_esd_para *data32,$/;"	f	file:
compat_put_lcm_type_fb	common/fbconfig_kdebug.c	/^static int compat_put_lcm_type_fb(struct compat_lcm_type_fb __user *data32,$/;"	f	file:
compat_put_mipi_timing	common/fbconfig_kdebug.c	/^static int compat_put_mipi_timing(struct compat_mipi_timing *data32,$/;"	f	file:
compat_put_pm_layer_en	common/fbconfig_kdebug.c	/^static int compat_put_pm_layer_en(struct compat_pm_layer_en *data32,$/;"	f	file:
compat_put_pm_layer_info	common/fbconfig_kdebug.c	/^static int compat_put_pm_layer_info(struct compat_pm_layer_info *data32,$/;"	f	file:
config	include/disp_session.h	/^	struct disp_input_config config[12];$/;"	m	struct:disp_session_input_config	typeref:struct:disp_session_input_config::disp_input_config
config	include/disp_session.h	/^	struct disp_output_config config;$/;"	m	struct:disp_session_output_config	typeref:struct:disp_session_output_config::disp_output_config
config	include/disp_svp.h	/^	disp_input_config config[MAX_INPUT_CONFIG];$/;"	m	struct:disp_session_input_config
config	include/disp_svp.h	/^	disp_output_config config;$/;"	m	struct:disp_session_output_config
config	include/mtkfb.h	/^	struct fb_overlay_config config;$/;"	m	struct:update_ovls_work	typeref:struct:update_ovls_work::fb_overlay_config
config	mt8167/dispsys/ddp_info.h	/^	int (*config)(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *config, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
config_display_m4u_port	mt8167/videox/primary_display.c	/^static int config_display_m4u_port(void)$/;"	f	file:
config_layer_num	include/disp_session.h	/^	unsigned int config_layer_num;$/;"	m	struct:disp_session_input_config
config_layer_num	include/disp_svp.h	/^	unsigned int config_layer_num;$/;"	m	struct:disp_session_input_config
config_wdma_output	mt8167/videox/primary_display.c	/^static int config_wdma_output(disp_path_handle disp_handle,$/;"	f	file:
connected_type	common/mtkfb.c	/^	compat_int_t connected_type;$/;"	m	struct:compat_fb_overlay_layer	file:
connected_type	include/disp_session.h	/^	__u8 connected_type;$/;"	m	struct:disp_input_config
connected_type	include/disp_svp.h	/^	int connected_type;$/;"	m	struct:disp_input_config
connected_type	include/mtkfb.h	/^	int connected_type;$/;"	m	struct:fb_overlay_layer
connected_type	mt8167/dispsys/ddp_info.h	/^	unsigned int connected_type;$/;"	m	struct:OVL_CONFIG_STRUCT
connected_type	mt8167/videox/mtk_ovl.h	/^	unsigned int connected_type;$/;"	m	struct:ovl2mem_in_config
connected_type	mt8167/videox/mtkfb.c	/^	compat_int_t connected_type;$/;"	m	struct:compat_fb_overlay_layer	file:
connected_type	mt8167/videox/primary_display.h	/^	unsigned int connected_type;$/;"	m	struct:primary_disp_input_config
const_layer	include/disp_session.h	/^	struct disp_input_config const_layer[1];$/;"	m	struct:disp_frame_cfg_t	typeref:struct:disp_frame_cfg_t::disp_input_config
const_layer_num	include/disp_session.h	/^	unsigned int const_layer_num;$/;"	m	struct:disp_frame_cfg_t
const_layer_num	include/disp_session.h	/^	unsigned int const_layer_num;$/;"	m	struct:disp_session_info
copy_lklogo_to_dc_buf	mt8167/videox/primary_display.c	/^static void copy_lklogo_to_dc_buf(void)$/;"	f	file:
corr_dbg_en	common/corr10/ddp_gamma.c	/^int corr_dbg_en;$/;"	v
count	include/ddp_aal.h	/^	unsigned int count;$/;"	m	struct:__anon15
count	mt8167/dispsys/display_recorder.c	/^	const unsigned int count;$/;"	m	struct:logger_buffer	file:
count	mt8167/dispsys/display_recorder.h	/^	unsigned long long count;$/;"	m	struct:dprec_logger
create	common/mtkfb_fence.h	/^	create,$/;"	e	enum:BUFFER_STATE
cur_config_fence	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle cur_config_fence;$/;"	m	struct:display_primary_path_context
cur_idx	common/mtkfb_fence.h	/^	unsigned int cur_idx;$/;"	m	struct:disp_sync_info
cur_idx	common/mtkfb_fence.h	/^	unsigned int cur_idx;$/;"	m	struct:mtkfb_fence_sync_info
cur_mem_config_fence	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle cur_mem_config_fence;$/;"	m	struct:display_primary_path_context
curr_conn_type	include/mtkfb.h	/^	int curr_conn_type;$/;"	m	struct:fb_overlay_layer_info
curr_conn_type	mt8167/videox/primary_display.h	/^	int curr_conn_type;$/;"	m	struct:DISP_LAYER_INFO
curr_en	include/mtkfb.h	/^	unsigned int curr_en;$/;"	m	struct:fb_overlay_layer_info
curr_en	mt8167/videox/primary_display.h	/^	unsigned int curr_en;$/;"	m	struct:DISP_LAYER_INFO
curr_identity	include/mtkfb.h	/^	int curr_identity;$/;"	m	struct:fb_overlay_layer_info
curr_identity	mt8167/videox/primary_display.h	/^	int curr_identity;$/;"	m	struct:DISP_LAYER_INFO
curr_idx	include/mtkfb.h	/^	int curr_idx;$/;"	m	struct:fb_overlay_layer_info
curr_idx	mt8167/videox/primary_display.h	/^	int curr_idx;$/;"	m	struct:DISP_LAYER_INFO
current_hdmi_time_us	mt8167/videox/debug.c	/^	long int current_hdmi_time_us;$/;"	m	struct:FPS_LOGGER	file:
current_lcd_time_us	mt8167/videox/debug.c	/^	long int current_lcd_time_us;$/;"	m	struct:FPS_LOGGER	file:
current_te_delay_time_us	mt8167/videox/debug.c	/^	long int current_te_delay_time_us;$/;"	m	struct:FPS_LOGGER	file:
cursor_col	mt8167/videox/mtkfb_console.h	/^	uint32_t cursor_col;$/;"	m	struct:MFC_CONTEXT
cursor_row	mt8167/videox/mtkfb_console.h	/^	uint32_t cursor_row;$/;"	m	struct:MFC_CONTEXT
dal_bg_color	mt8167/videox/disp_assert_layer.c	/^static unsigned int dal_bg_color = RGB888_To_RGB565(DAL_COLOR_RED);$/;"	v	file:
dal_clean	mt8167/dispsys/ddp_mmp.h	/^	mmp_event dal_clean;$/;"	m	struct:DDP_MMP_Events_t
dal_fb_addr	mt8167/videox/disp_assert_layer.c	/^static void *dal_fb_addr;$/;"	v	file:
dal_fb_pa	mt8167/videox/disp_assert_layer.c	/^static unsigned long dal_fb_pa;$/;"	v	file:
dal_fg_color	mt8167/videox/disp_assert_layer.c	/^static unsigned int dal_fg_color = RGB888_To_RGB565(DAL_COLOR_WHITE);$/;"	v	file:
dal_print_buffer	mt8167/videox/disp_assert_layer.c	/^static char dal_print_buffer[1024];$/;"	v	file:
dal_printf	mt8167/dispsys/ddp_mmp.h	/^	mmp_event dal_printf;$/;"	m	struct:DDP_MMP_Events_t
dal_sem	mt8167/videox/disp_assert_layer.c	/^DEFINE_SEMAPHORE(dal_sem);$/;"	v
dal_shown	mt8167/videox/disp_assert_layer.c	/^bool dal_shown;$/;"	v
data	mt8167/dispsys/ddp_manager.c	/^	volatile unsigned long long data;$/;"	m	struct:DPMGR_WQ_HANDLE	file:
data	mt8167/dispsys/ddp_reg.h	/^	struct DSI_CMDQ data[32];$/;"	m	struct:DSI_CMDQ_REGS	typeref:struct:DSI_CMDQ_REGS::DSI_CMDQ
data	mt8167/dispsys/ddp_reg.h	/^	struct DSI_VM_CMDQ data[4];$/;"	m	struct:DSI_VM_CMDQ_REGS	typeref:struct:DSI_VM_CMDQ_REGS::DSI_VM_CMDQ
data_config2	mt8167/videox/primary_display.c	/^struct disp_ddp_path_config data_config2;$/;"	v	typeref:struct:disp_ddp_path_config
data_rgb888_64x64	common/data_rgb888_64x64.c	/^unsigned char data_rgb888_64x64[12288] = {$/;"	v
data_rgb888_64x64	mt8167/dispsys/data_rgb888_64x64.c	/^unsigned char data_rgb888_64x64[12288] = {$/;"	v
data_rgb888_64x64_golden	common/data_rgb888_64x64_golden.c	/^unsigned char data_rgb888_64x64_golden[12288] = {$/;"	v
data_rgb888_64x64_golden	mt8167/dispsys/data_rgb888_64x64_golden.c	/^unsigned char data_rgb888_64x64_golden[12288] = {$/;"	v
dbb_backup	common/mtkfb.c	/^uint32_t dbb_backup;$/;"	v
dbb_backup	mt8167/videox/mtkfb.c	/^uint32_t dbb_backup;$/;"	v
dbg_backup	common/mtkfb.c	/^uint32_t dbg_backup;$/;"	v
dbg_backup	mt8167/videox/mtkfb.c	/^uint32_t dbg_backup;$/;"	v
dbg_buf	mt8167/dispsys/ddp_debug.c	/^static char dbg_buf[2048];$/;"	v	file:
dbg_buf	mt8167/videox/debug.h	/^static char dbg_buf[DBG_BUF_SIZE];$/;"	v
dbg_buffer	mt8167/dispsys/display_recorder.c	/^static char dbg_buffer[DEBUG_BUFFER_COUNT][LOGGER_BUFFER_SIZE];$/;"	v	file:
dbg_cnt	mt8167/videox/debug.h	/^static int dbg_cnt;$/;"	v
dbg_indent	mt8167/videox/debug.h	/^static int dbg_indent;$/;"	v
dbg_log_level	mt8167/dispsys/ddp_debug.c	/^static unsigned int dbg_log_level;$/;"	v	file:
dbg_opt	mt8167/videox/debug.c	/^static struct DBG_OPTIONS dbg_opt = { 0 };$/;"	v	typeref:struct:DBG_OPTIONS	file:
dbg_print	mt8167/videox/debug.h	/^static inline void dbg_print(int level, const char *fmt, ...)$/;"	f
dbg_spinlock	mt8167/videox/debug.h	/^static spinlock_t dbg_spinlock = SPIN_LOCK_UNLOCKED;$/;"	v
dbr_backup	common/mtkfb.c	/^uint32_t dbr_backup;$/;"	v
dbr_backup	mt8167/videox/mtkfb.c	/^uint32_t dbr_backup;$/;"	v
dc_buf	mt8167/videox/primary_display.h	/^	unsigned int dc_buf[3];$/;"	m	struct:display_primary_path_context
dc_buf_id	mt8167/videox/primary_display.h	/^	unsigned int dc_buf_id;$/;"	m	struct:display_primary_path_context
dc_free_list	mt8167/videox/primary_display.h	/^	struct list_head dc_free_list;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::list_head
dc_lock	mt8167/videox/primary_display.h	/^	struct mutex dc_lock;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::mutex
dc_reading_list	mt8167/videox/primary_display.h	/^	struct list_head dc_reading_list;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::list_head
dc_type	include/disp_session.h	/^	enum DISP_DC_TYPE dc_type;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::DISP_DC_TYPE
dc_type	mt8167/videox/primary_display.h	/^	enum DISP_DC_TYPE dc_type;$/;"	m	struct:display_primary_path_context	typeref:enum:display_primary_path_context::DISP_DC_TYPE
dc_vAddr	mt8167/videox/primary_display.c	/^static unsigned long dc_vAddr[DISP_INTERNAL_BUFFER_COUNT];$/;"	v	file:
dc_writing_list	mt8167/videox/primary_display.h	/^	struct list_head dc_writing_list;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::list_head
ddp_aal_backup	common/aal20/ddp_aal.c	/^static void ddp_aal_backup(void)$/;"	f	file:
ddp_aal_backup	common/aal30/ddp_aal.c	/^static void ddp_aal_backup(void)$/;"	f	file:
ddp_aal_restore	common/aal20/ddp_aal.c	/^static void ddp_aal_restore(void *cmq_handle)$/;"	f	file:
ddp_aal_restore	common/aal30/ddp_aal.c	/^static void ddp_aal_restore(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
ddp_abnormal_irq	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ddp_abnormal_irq;$/;"	m	struct:DDP_MMP_Events_t
ddp_bypass_od	common/od10/ddp_od.c	/^static void ddp_bypass_od(unsigned int width, unsigned int height, void *handle)$/;"	f	file:
ddp_check_engine_status	mt8167/dispsys/ddp_path.c	/^int ddp_check_engine_status(int mutexID)$/;"	f
ddp_check_mutex	mt8167/dispsys/ddp_path.c	/^void ddp_check_mutex(int mutex_id, enum DDP_SCENARIO_ENUM scenario, enum DDP_MODE mode)$/;"	f
ddp_check_mutex_l	mt8167/dispsys/ddp_path.c	/^static void ddp_check_mutex_l(int mutex_id, int *module_list, enum DDP_MODE ddp_mode)$/;"	f	file:
ddp_check_path	mt8167/dispsys/ddp_path.c	/^void ddp_check_path(enum DDP_SCENARIO_ENUM scenario)$/;"	f
ddp_check_path_l	mt8167/dispsys/ddp_path.c	/^static void ddp_check_path_l(int *module_list)$/;"	f	file:
ddp_clk_disable	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_disable(enum eDDP_CLK_ID id)$/;"	f
ddp_clk_disable_unprepare	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_disable_unprepare(enum eDDP_CLK_ID id)$/;"	f
ddp_clk_enable	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_enable(enum eDDP_CLK_ID id)$/;"	f
ddp_clk_prepare	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_prepare(enum eDDP_CLK_ID id)$/;"	f
ddp_clk_prepare_enable	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_prepare_enable(enum eDDP_CLK_ID id)$/;"	f
ddp_clk_set_parent	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_set_parent(enum eDDP_CLK_ID id, enum eDDP_CLK_ID parent)$/;"	f
ddp_clk_set_rate	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_set_rate(enum eDDP_CLK_ID id, unsigned long rate)$/;"	f
ddp_clk_unprepare	mt8167/dispsys/ddp_drv.c	/^int ddp_clk_unprepare(enum eDDP_CLK_ID id)$/;"	f
ddp_clock_0	mt8167/dispsys/ddp_dump.c	/^static char *ddp_clock_0(int bit)$/;"	f	file:
ddp_clock_1	mt8167/dispsys/ddp_dump.c	/^static char *ddp_clock_1(int bit)$/;"	f	file:
ddp_color_bypass_color	common/color20/ddp_color.c	/^static void ddp_color_bypass_color(enum DISP_MODULE_ENUM module, int bypass, void *__cmdq)$/;"	f	file:
ddp_color_cal_split_window	common/color20/ddp_color.c	/^static void ddp_color_cal_split_window(enum DISP_MODULE_ENUM module, unsigned int *p_split_window_x,$/;"	f	file:
ddp_color_set_window	common/color20/ddp_color.c	/^static void ddp_color_set_window(enum DISP_MODULE_ENUM module, struct DISP_PQ_WIN_PARAM *win_param, void *__cmdq)$/;"	f	file:
ddp_connect_path	mt8167/dispsys/ddp_path.c	/^void ddp_connect_path(enum DDP_SCENARIO_ENUM scenario, void *handle)$/;"	f
ddp_connect_path_l	mt8167/dispsys/ddp_path.c	/^static void ddp_connect_path_l(int *module_list, void *handle)$/;"	f	file:
ddp_debug_analysis_to_buffer	mt8167/dispsys/ddp_debug.c	/^unsigned int ddp_debug_analysis_to_buffer(void)$/;"	f
ddp_debug_dbg_log_level	mt8167/dispsys/ddp_debug.c	/^unsigned int ddp_debug_dbg_log_level(void)$/;"	f
ddp_debug_exit	mt8167/dispsys/ddp_debug.c	/^void ddp_debug_exit(void)$/;"	f
ddp_debug_init	mt8167/dispsys/ddp_debug.c	/^void ddp_debug_init(void)$/;"	f
ddp_debug_irq_log_level	mt8167/dispsys/ddp_debug.c	/^unsigned int ddp_debug_irq_log_level(void)$/;"	f
ddp_disconnect_path	mt8167/dispsys/ddp_path.c	/^void ddp_disconnect_path(enum DDP_SCENARIO_ENUM scenario, void *handle)$/;"	f
ddp_disconnect_path_l	mt8167/dispsys/ddp_path.c	/^static void ddp_disconnect_path_l(int *module_list, void *handle)$/;"	f	file:
ddp_disp_refresh_tag_end	mt8167/dispsys/ddp_met.c	/^static void ddp_disp_refresh_tag_end(unsigned int index)$/;"	f	file:
ddp_disp_refresh_tag_start	mt8167/dispsys/ddp_met.c	/^static void ddp_disp_refresh_tag_start(unsigned int index)$/;"	f	file:
ddp_dpi_CLPFSetting	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_CLPFSetting(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, uint8_t clpfType,$/;"	f
ddp_dpi_ConfigBG	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigBG(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, bool enable, int BG_W,$/;"	f
ddp_dpi_ConfigCLK	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigCLK(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, enum DPI_POLARITY polarity,$/;"	f
ddp_dpi_ConfigDE	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigDE(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, enum DPI_POLARITY polarity)$/;"	f
ddp_dpi_ConfigDualEdge	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigDualEdge(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, bool enable,$/;"	f
ddp_dpi_ConfigHDMI	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigHDMI(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, uint32_t yuv422en,$/;"	f
ddp_dpi_ConfigHsync	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigHsync(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f
ddp_dpi_ConfigPclk	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigPclk(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, unsigned int clk_req,$/;"	f
ddp_dpi_ConfigSize	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigSize(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, uint32_t width,$/;"	f
ddp_dpi_ConfigVsync	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigVsync(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f
ddp_dpi_ConfigVsync_LEVEN	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigVsync_LEVEN(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f
ddp_dpi_ConfigVsync_REVEN	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_ConfigVsync_REVEN(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f
ddp_dpi_EnableColorBar	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_EnableColorBar(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dpi_RGB_config	mt8167/dispsys/ddp_dpi.c	/^void ddp_dpi_RGB_config(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dpi_build_cmdq	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_build_cmdq(enum DISP_MODULE_ENUM module, void *cmdq_trigger_handle, enum CMDQ_STATE state)$/;"	f
ddp_dpi_config	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *config, void *cmdq_handle)$/;"	f
ddp_dpi_deinit	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_deinit(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dpi_dump	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_dump(enum DISP_MODULE_ENUM module, int level)$/;"	f
ddp_dpi_get_cur_addr	mt8167/dispsys/ddp_dpi.c	/^unsigned int ddp_dpi_get_cur_addr(bool rdma_mode, int layerid)$/;"	f
ddp_dpi_init	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_init(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
ddp_dpi_ioctl	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_ioctl(enum DISP_MODULE_ENUM module, void *cmdq_handle, unsigned int ioctl_cmd,$/;"	f
ddp_dpi_is_busy	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_is_busy(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dpi_is_idle	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_is_idle(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dpi_is_top_filed	mt8167/dispsys/ddp_dpi.c	/^bool ddp_dpi_is_top_filed(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dpi_lvds_config	mt8167/dispsys/ddp_dpi.c	/^void ddp_dpi_lvds_config(enum DISP_MODULE_ENUM module, LCM_DPI_FORMAT format, void *cmdq_handle)$/;"	f
ddp_dpi_power_off	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_power_off(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dpi_power_on	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_power_on(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dpi_reset	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_reset(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dpi_set_lcm_utils	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_set_lcm_utils(enum DISP_MODULE_ENUM module, LCM_DRIVER *lcm_drv)$/;"	f
ddp_dpi_start	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_start(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
ddp_dpi_stop	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_stop(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dpi_trigger	mt8167/dispsys/ddp_dpi.c	/^int ddp_dpi_trigger(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
ddp_dpi_yuv422_setting	mt8167/dispsys/ddp_dpi.c	/^enum DPI_STATUS ddp_dpi_yuv422_setting(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq, uint32_t uvsw)$/;"	f
ddp_driver_aal	common/aal20/ddp_aal.c	/^struct DDP_MODULE_DRIVER ddp_driver_aal = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_aal	common/aal30/ddp_aal.c	/^struct DDP_MODULE_DRIVER ddp_driver_aal = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_ccorr	common/corr10/ddp_gamma.c	/^struct DDP_MODULE_DRIVER ddp_driver_ccorr = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_color	common/color20/ddp_color.c	/^struct DDP_MODULE_DRIVER ddp_driver_color = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_dither	common/corr10/ddp_dither.c	/^struct DDP_MODULE_DRIVER ddp_driver_dither = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_dpi0	mt8167/dispsys/ddp_dpi.c	/^struct DDP_MODULE_DRIVER ddp_driver_dpi0 = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_dpi1	mt8167/dispsys/ddp_dpi.c	/^struct DDP_MODULE_DRIVER ddp_driver_dpi1 = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_dsi0	mt8167/dispsys/ddp_dsi.c	/^struct DDP_MODULE_DRIVER ddp_driver_dsi0 = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_gamma	common/corr10/ddp_gamma.c	/^struct DDP_MODULE_DRIVER ddp_driver_gamma = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_od	common/od10/ddp_od.c	/^struct DDP_MODULE_DRIVER ddp_driver_od = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_ovl	mt8167/dispsys/ddp_ovl.c	/^struct DDP_MODULE_DRIVER ddp_driver_ovl = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_pwm	common/pwm10/ddp_pwm.c	/^struct DDP_MODULE_DRIVER ddp_driver_pwm = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_rdma	mt8167/dispsys/ddp_rdma_ex.c	/^struct DDP_MODULE_DRIVER ddp_driver_rdma = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_driver_wdma	mt8167/dispsys/ddp_wdma_ex.c	/^struct DDP_MODULE_DRIVER ddp_driver_wdma = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_dsi_build_cmdq	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_build_cmdq(enum DISP_MODULE_ENUM module, void *cmdq_trigger_handle, enum CMDQ_STATE state)$/;"	f
ddp_dsi_clk_off	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_clk_off(enum DISP_MODULE_ENUM module, void *cmdq_handle, unsigned int level)$/;"	f
ddp_dsi_clk_on	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_clk_on(enum DISP_MODULE_ENUM module, void *cmdq_handle, unsigned int level)$/;"	f
ddp_dsi_config	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *config, void *cmdq)$/;"	f
ddp_dsi_deinit	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_deinit(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dsi_dump	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_dump(enum DISP_MODULE_ENUM module, int level)$/;"	f
ddp_dsi_init	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_init(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
ddp_dsi_ioctl	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_ioctl(enum DISP_MODULE_ENUM module, void *cmdq_handle, unsigned int ioctl_cmd,$/;"	f
ddp_dsi_is_busy	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_is_busy(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dsi_is_idle	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_is_idle(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dsi_power_off	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_power_off(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dsi_power_on	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_power_on(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dsi_reset	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_reset(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dsi_set_lcm_utils	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_set_lcm_utils(enum DISP_MODULE_ENUM module, LCM_DRIVER *lcm_drv)$/;"	f
ddp_dsi_start	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_start(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
ddp_dsi_stop	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_stop(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_dsi_switch_lcm_mode	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_switch_lcm_mode(enum DISP_MODULE_ENUM module, void *params)$/;"	f
ddp_dsi_switch_mode	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_switch_mode(enum DISP_MODULE_ENUM module, void *cmdq_handle, void *params)$/;"	f
ddp_dsi_trigger	mt8167/dispsys/ddp_dsi.c	/^int ddp_dsi_trigger(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
ddp_dump_analysis	mt8167/dispsys/ddp_dump.c	/^int ddp_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dump_lcm_param_to_buf	mt8167/dispsys/ddp_debug.c	/^unsigned int ddp_dump_lcm_param_to_buf(unsigned int start_module, unsigned long *addr)$/;"	f
ddp_dump_reg	mt8167/dispsys/ddp_dump.c	/^int ddp_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f
ddp_dump_reg_to_buf	mt8167/dispsys/ddp_debug.c	/^unsigned int ddp_dump_reg_to_buf(unsigned int start_module, unsigned long *addr)$/;"	f
ddp_err_irq_met_tag	mt8167/dispsys/ddp_met.c	/^static void ddp_err_irq_met_tag(const char *name)$/;"	f	file:
ddp_find_module_index	mt8167/dispsys/ddp_path.c	/^static int ddp_find_module_index(enum DDP_SCENARIO_ENUM ddp_scenario, enum DISP_MODULE_ENUM module)$/;"	f	file:
ddp_get_dst_module	mt8167/dispsys/ddp_path.c	/^enum DISP_MODULE_ENUM ddp_get_dst_module(enum DDP_SCENARIO_ENUM ddp_scenario)$/;"	f
ddp_get_fmt_name	mt8167/dispsys/ddp_dump.c	/^char *ddp_get_fmt_name(enum DISP_MODULE_ENUM module, unsigned int fmt)$/;"	f
ddp_get_mode_name	mt8167/dispsys/ddp_path.c	/^char *ddp_get_mode_name(enum DDP_MODE ddp_mode)$/;"	f
ddp_get_module_max_irq_bit	mt8167/dispsys/ddp_info.c	/^int ddp_get_module_max_irq_bit(enum DISP_MODULE_ENUM module)$/;"	f
ddp_get_module_name	mt8167/dispsys/ddp_info.c	/^char *ddp_get_module_name(enum DISP_MODULE_ENUM module)$/;"	f
ddp_get_module_num	mt8167/dispsys/ddp_path.c	/^int ddp_get_module_num(enum DDP_SCENARIO_ENUM scenario)$/;"	f
ddp_get_module_num_l	mt8167/dispsys/ddp_path.c	/^static int ddp_get_module_num_l(int *module_list)$/;"	f	file:
ddp_get_mutex_module_name	mt8167/dispsys/ddp_dump.c	/^static char *ddp_get_mutex_module_name(unsigned int bit)$/;"	f	file:
ddp_get_mutex_sof	mt8167/dispsys/ddp_path.c	/^static enum MUTEX_SOF ddp_get_mutex_sof(enum DISP_MODULE_ENUM dest_module, enum DDP_MODE ddp_mode)$/;"	f	file:
ddp_get_mutex_sof_name	mt8167/dispsys/ddp_path.c	/^char *ddp_get_mutex_sof_name(enum MUTEX_SOF mode)$/;"	f
ddp_get_reg_module_name	mt8167/dispsys/ddp_drv.c	/^const char *ddp_get_reg_module_name(enum DISP_REG_ENUM reg)$/;"	f
ddp_get_scenario_list	mt8167/dispsys/ddp_path.c	/^int *ddp_get_scenario_list(enum DDP_SCENARIO_ENUM ddp_scenario)$/;"	f
ddp_get_scenario_name	mt8167/dispsys/ddp_path.c	/^char *ddp_get_scenario_name(enum DDP_SCENARIO_ENUM scenario)$/;"	f
ddp_greq_check	mt8167/dispsys/ddp_dump.c	/^static int ddp_greq_check(int reg_val)$/;"	f	file:
ddp_init_met_tag	mt8167/dispsys/ddp_met.c	/^void ddp_init_met_tag(int state, int rdma0_mode, int rdma1_mode)$/;"	f
ddp_inout_info_tag	mt8167/dispsys/ddp_met.c	/^static void ddp_inout_info_tag(unsigned int index)$/;"	f	file:
ddp_insert_config_allow_rec	mt8167/dispsys/ddp_path.c	/^int ddp_insert_config_allow_rec(void *handle)$/;"	f
ddp_insert_config_dirty_rec	mt8167/dispsys/ddp_path.c	/^int ddp_insert_config_dirty_rec(void *handle)$/;"	f
ddp_insert_module	mt8167/dispsys/ddp_path.c	/^int ddp_insert_module(enum DDP_SCENARIO_ENUM ddp_scenario, enum DISP_MODULE_ENUM place,$/;"	f
ddp_irq_event_list	mt8167/dispsys/ddp_manager.c	/^static struct DDP_IRQ_EVENT_MAPPING ddp_irq_event_list[DEFAULT_IRQ_EVENT_SCENARIO][DISP_PATH_EVENT_NUM] = {$/;"	v	typeref:struct:DDP_IRQ_EVENT_MAPPING	file:
ddp_irq_num	mt8167/dispsys/ddp_reg.h	/^static const unsigned int ddp_irq_num[DISP_REG_NUM] = {$/;"	v
ddp_is_module_in_scenario	mt8167/dispsys/ddp_path.c	/^int ddp_is_module_in_scenario(enum DDP_SCENARIO_ENUM ddp_scenario, enum DISP_MODULE_ENUM module)$/;"	f
ddp_is_scenario_on_primary	mt8167/dispsys/ddp_path.c	/^int ddp_is_scenario_on_primary(enum DDP_SCENARIO_ENUM scenario)$/;"	f
ddp_lcd_test	mt8167/dispsys/ddp_debug.c	/^int ddp_lcd_test(void)$/;"	f
ddp_lvds_power_off	mt8167/dispsys/ddp_dpi.c	/^void ddp_lvds_power_off(enum DISP_MODULE_ENUM module, void *cmdq_handle)$/;"	f
ddp_manager_init	mt8167/dispsys/ddp_manager.c	/^static int ddp_manager_init;$/;"	v	file:
ddp_map_mva_to_va	mt8167/dispsys/ddp_mmp.c	/^void *ddp_map_mva_to_va(unsigned long mva, unsigned int size)$/;"	f
ddp_mem_test	mt8167/dispsys/ddp_debug.c	/^int ddp_mem_test(void)$/;"	f
ddp_mmp_get_events	mt8167/dispsys/ddp_mmp.c	/^struct DDP_MMP_Events_t *ddp_mmp_get_events(void)$/;"	f
ddp_mmp_init	mt8167/dispsys/ddp_mmp.c	/^void ddp_mmp_init(void)$/;"	f
ddp_mmp_ovl_layer	mt8167/dispsys/ddp_mmp.c	/^void ddp_mmp_ovl_layer(struct OVL_CONFIG_STRUCT *pLayer, unsigned int down_sample_x,$/;"	f
ddp_mmp_rdma_layer	mt8167/dispsys/ddp_mmp.c	/^void ddp_mmp_rdma_layer(struct RDMA_CONFIG_STRUCT *rdma_layer, unsigned int rdma_num,$/;"	f
ddp_mmp_wdma_layer	mt8167/dispsys/ddp_mmp.c	/^void ddp_mmp_wdma_layer(struct WDMA_CONFIG_STRUCT *wdma_layer, unsigned int wdma_num,$/;"	f
ddp_module_notify	mt8167/dispsys/ddp_info.h	/^typedef int (*ddp_module_notify)(enum DISP_MODULE_ENUM, enum DISP_PATH_EVENT);$/;"	t
ddp_module_to_idx	mt8167/dispsys/ddp_info.c	/^unsigned int ddp_module_to_idx(int module)$/;"	f
ddp_modules_driver	mt8167/dispsys/ddp_info.c	/^struct DDP_MODULE_DRIVER *ddp_modules_driver[DISP_MODULE_NUM] = {$/;"	v	typeref:struct:DDP_MODULE_DRIVER
ddp_mutex_Interrupt_disable	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_Interrupt_disable(int mutex_id, void *handle)$/;"	f
ddp_mutex_Interrupt_enable	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_Interrupt_enable(int mutex_id, void *handle)$/;"	f
ddp_mutex_add_module	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_add_module(int mutex_id, enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ddp_mutex_clear	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_clear(int mutex_id, void *handle)$/;"	f
ddp_mutex_disenable	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_disenable(int mutex_id, enum DDP_SCENARIO_ENUM scenario, void *handle)$/;"	f
ddp_mutex_enable	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_enable(int mutex_id, enum DDP_SCENARIO_ENUM scenario, void *handle)$/;"	f
ddp_mutex_enable_l	mt8167/dispsys/ddp_path.c	/^static int ddp_mutex_enable_l(int mutex_idx, void *handle)$/;"	f	file:
ddp_mutex_hw_dcm_off	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_hw_dcm_off(int mutex_idx, void *handle)$/;"	f
ddp_mutex_hw_dcm_on	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_hw_dcm_on(int mutex_idx, void *handle)$/;"	f
ddp_mutex_remove_module	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_remove_module(int mutex_id, enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ddp_mutex_reset	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_reset(int mutex_id, void *handle)$/;"	f
ddp_mutex_set	mt8167/dispsys/ddp_path.c	/^int ddp_mutex_set(int mutex_id, enum DDP_SCENARIO_ENUM scenario, enum DDP_MODE mode, void *handle)$/;"	f
ddp_mutex_set_l	mt8167/dispsys/ddp_path.c	/^static int ddp_mutex_set_l(int mutex_id, int *module_list, enum DDP_MODE ddp_mode, void *handle)$/;"	f	file:
ddp_ovl_get_cur_addr	mt8167/dispsys/ddp_ovl.c	/^unsigned int ddp_ovl_get_cur_addr(bool rdma_mode, int layerid)$/;"	f
ddp_path_handle	mt8167/dispsys/ddp_manager.c	/^struct ddp_path_handle {$/;"	s	file:
ddp_path_init	mt8167/dispsys/ddp_path.c	/^int ddp_path_init(void)$/;"	f
ddp_path_lp_top_clock_off	mt8167/dispsys/ddp_path.c	/^int ddp_path_lp_top_clock_off(void)$/;"	f
ddp_path_lp_top_clock_on	mt8167/dispsys/ddp_path.c	/^int ddp_path_lp_top_clock_on(void)$/;"	f
ddp_path_top_clock_off	mt8167/dispsys/ddp_path.c	/^int ddp_path_top_clock_off(void)$/;"	f
ddp_path_top_clock_on	mt8167/dispsys/ddp_path.c	/^int ddp_path_top_clock_on(void)$/;"	f
ddp_print_scenario	mt8167/dispsys/ddp_path.c	/^static void ddp_print_scenario(enum DDP_SCENARIO_ENUM scenario)$/;"	f	file:
ddp_pwm_init	common/pwm10/ddp_pwm.c	/^static int ddp_pwm_init(enum DISP_MODULE_ENUM module, void *cmq_handle)$/;"	f	file:
ddp_pwm_power_off	common/pwm10/ddp_pwm.c	/^static int ddp_pwm_power_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
ddp_pwm_power_on	common/pwm10/ddp_pwm.c	/^static int ddp_pwm_power_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
ddp_pwm_set_listener	common/pwm10/ddp_pwm.c	/^static int ddp_pwm_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
ddp_reg_pa_base	mt8167/dispsys/ddp_reg.h	/^static const unsigned int ddp_reg_pa_base[DISP_REG_NUM] = {$/;"	v
ddp_remove_module	mt8167/dispsys/ddp_path.c	/^int ddp_remove_module(enum DDP_SCENARIO_ENUM ddp_scenario, enum DISP_MODULE_ENUM module)$/;"	f
ddp_set_dst_module	mt8167/dispsys/ddp_path.c	/^int ddp_set_dst_module(enum DDP_SCENARIO_ENUM scenario, enum DISP_MODULE_ENUM dst_module)$/;"	f
ddp_signal_0	mt8167/dispsys/ddp_dump.c	/^static char *ddp_signal_0(int bit)$/;"	f	file:
ddp_simple_strtoul	common/corr10/ddp_gamma.c	/^static int ddp_simple_strtoul(char *ptr, unsigned long *res)$/;"	f	file:
ddp_umap_va	mt8167/dispsys/ddp_mmp.c	/^void ddp_umap_va(void *va)$/;"	f
ddp_wdma_get_cur_addr	common/wdma10/ddp_wdma.c	/^unsigned int ddp_wdma_get_cur_addr(void)$/;"	f
ddp_wdma_get_cur_addr	common/wdma20/ddp_wdma.c	/^unsigned int ddp_wdma_get_cur_addr(enum DISP_MODULE_ENUM module)$/;"	f
debugDir	mt8167/dispsys/ddp_debug.c	/^static struct dentry *debugDir;$/;"	v	typeref:struct:dentry	file:
debug_buffer	mt8167/videox/debug.c	/^static char debug_buffer[10240];$/;"	v	file:
debug_buffer	mt8167/videox/debug.c	/^static char debug_buffer[4096 + 30 * 16 * 1024];$/;"	v	file:
debug_dump_read	mt8167/dispsys/ddp_debug.c	/^static ssize_t debug_dump_read(struct file *file, char __user *buf, size_t size, loff_t *ppos)$/;"	f	file:
debug_fops	mt8167/dispsys/ddp_debug.c	/^static const struct file_operations debug_fops = {$/;"	v	typeref:struct:file_operations	file:
debug_fops	mt8167/videox/debug.c	/^static const struct file_operations debug_fops = {$/;"	v	typeref:struct:file_operations	file:
debug_fops_dump	mt8167/dispsys/ddp_debug.c	/^static const struct file_operations debug_fops_dump = {$/;"	v	typeref:struct:file_operations	file:
debug_info_dump_to_printk	mt8167/videox/debug.c	/^void debug_info_dump_to_printk(char *buf, int buf_len)$/;"	f
debug_init	mt8167/dispsys/ddp_debug.c	/^static int debug_init;$/;"	v	file:
debug_open	mt8167/dispsys/ddp_debug.c	/^static int debug_open(struct inode *inode, struct file *file)$/;"	f	file:
debug_open	mt8167/videox/debug.c	/^static int debug_open(struct inode *inode, struct file *file)$/;"	f	file:
debug_read	mt8167/dispsys/ddp_debug.c	/^static ssize_t debug_read(struct file *file, char __user *ubuf, size_t count, loff_t *ppos)$/;"	f	file:
debug_read	mt8167/videox/debug.c	/^static ssize_t debug_read(struct file *file, char __user *ubuf, size_t count, loff_t *ppos)$/;"	f	file:
debug_write	mt8167/dispsys/ddp_debug.c	/^static ssize_t debug_write(struct file *file, const char __user *ubuf, size_t count, loff_t *ppos)$/;"	f	file:
debug_write	mt8167/videox/debug.c	/^static ssize_t debug_write(struct file *file, const char __user *ubuf, size_t count, loff_t *ppos)$/;"	f	file:
debugfs	mt8167/dispsys/ddp_debug.c	/^static struct dentry *debugfs;$/;"	v	typeref:struct:dentry	file:
debugfs_dump	mt8167/dispsys/ddp_debug.c	/^static struct dentry *debugfs_dump;$/;"	v	typeref:struct:dentry	file:
decouple_buffer_info	mt8167/videox/primary_display.c	/^static struct disp_internal_buffer_info *decouple_buffer_info[DISP_INTERNAL_BUFFER_COUNT];$/;"	v	typeref:struct:disp_internal_buffer_info	file:
decouple_fence_release_event	mt8167/videox/primary_display.c	/^atomic_t decouple_fence_release_event = ATOMIC_INIT(0);$/;"	v
decouple_fence_release_kthread	mt8167/videox/primary_display.c	/^static int decouple_fence_release_kthread(void *data)$/;"	f	file:
decouple_fence_release_task	mt8167/videox/primary_display.c	/^struct task_struct *decouple_fence_release_task;$/;"	v	typeref:struct:task_struct
decouple_fence_release_wq	mt8167/videox/primary_display.c	/^wait_queue_head_t decouple_fence_release_wq;$/;"	v
decouple_rdma_config	mt8167/videox/primary_display.c	/^static struct RDMA_CONFIG_STRUCT decouple_rdma_config;$/;"	v	typeref:struct:RDMA_CONFIG_STRUCT	file:
decouple_rdma_worker_callback	mt8167/videox/primary_display.c	/^int32_t decouple_rdma_worker_callback(unsigned long data)$/;"	f
decouple_wdma_config	mt8167/videox/primary_display.c	/^static struct WDMA_CONFIG_STRUCT decouple_wdma_config;$/;"	v	typeref:struct:WDMA_CONFIG_STRUCT	file:
deinit	mt8167/dispsys/ddp_info.h	/^	int (*deinit)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
deinit_ext_decouple_buffers	mt8167/videox/primary_display.c	/^int deinit_ext_decouple_buffers(void)$/;"	f
dequeue_buffer	mt8167/videox/primary_display.c	/^struct disp_internal_buffer_info *dequeue_buffer(struct display_primary_path_context *ctx,$/;"	f
dev	include/mtkfb.h	/^	struct device *dev;$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::device
dev	include/mtkfb.h	/^	void *dev;$/;"	m	struct:update_ovls_work
dev	mt8167/dispsys/ddp_drv.h	/^	struct device *dev;$/;"	m	struct:dispsys_device	typeref:struct:dispsys_device::device
device_id	include/disp_session.h	/^	unsigned int device_id;$/;"	m	struct:disp_session_config
device_id	include/disp_svp.h	/^	unsigned int device_id;$/;"	m	struct:disp_session_config
dim_layer_mva	mt8167/videox/primary_display.c	/^static unsigned long dim_layer_mva;$/;"	v	file:
directlink_path_add_memory	mt8167/videox/primary_display.c	/^static void directlink_path_add_memory(struct WDMA_CONFIG_STRUCT *p_wdma)$/;"	f	file:
dirty	mt8167/videox/mtk_ovl.h	/^	unsigned int dirty;$/;"	m	struct:ovl2mem_in_config
dirty	mt8167/videox/mtk_ovl.h	/^	unsigned int dirty;$/;"	m	struct:ovl2mem_io_config
dirty	mt8167/videox/primary_display.h	/^	unsigned int dirty;$/;"	m	struct:disp_mem_output_config
dirty	mt8167/videox/primary_display.h	/^	unsigned int dirty;$/;"	m	struct:primary_disp_input_config
dirty_h	include/disp_session.h	/^	__u16 dirty_h;$/;"	m	struct:layer_dirty_roi
dirty_roi_addr	include/disp_session.h	/^	void *dirty_roi_addr;$/;"	m	struct:disp_input_config
dirty_roi_num	include/disp_session.h	/^	__u16 dirty_roi_num;$/;"	m	struct:disp_input_config
dirty_w	include/disp_session.h	/^	__u16 dirty_w;$/;"	m	struct:layer_dirty_roi
dirty_x	include/disp_session.h	/^	__u16 dirty_x;$/;"	m	struct:layer_dirty_roi
dirty_y	include/disp_session.h	/^	__u16 dirty_y;$/;"	m	struct:layer_dirty_roi
disable_screen_idle_switch_decouple	mt8167/videox/disp_helper.c	/^void disable_screen_idle_switch_decouple(void)$/;"	f
disp_aal_clear_irq_only	common/aal30/ddp_aal.c	/^static void disp_aal_clear_irq_only(enum DISP_MODULE_ENUM module, bool cleared)$/;"	f	file:
disp_aal_copy_hist_to_user	common/aal20/ddp_aal.c	/^static int disp_aal_copy_hist_to_user(DISP_AAL_HIST __user *hist)$/;"	f	file:
disp_aal_copy_hist_to_user	common/aal30/ddp_aal.c	/^static int disp_aal_copy_hist_to_user(DISP_AAL_HIST __user *hist)$/;"	f	file:
disp_aal_exit_idle	common/aal20/ddp_aal.c	/^static int disp_aal_exit_idle(const char *caller, int need_kick)$/;"	f	file:
disp_aal_exit_idle	common/aal30/ddp_aal.c	/^static int disp_aal_exit_idle(const char *caller, int need_kick)$/;"	f	file:
disp_aal_get_cust_led	common/aal20/ddp_aal.c	/^static int disp_aal_get_cust_led(void)$/;"	f	file:
disp_aal_get_cust_led	common/aal30/ddp_aal.c	/^static int disp_aal_get_cust_led(void)$/;"	f	file:
disp_aal_get_latency_lowerbound	common/aal20/ddp_aal.c	/^static int disp_aal_get_latency_lowerbound(void)$/;"	f	file:
disp_aal_id_t	include/ddp_aal.h	/^} disp_aal_id_t;$/;"	t	typeref:enum:__anon12
disp_aal_init	common/aal20/ddp_aal.c	/^static int disp_aal_init(enum DISP_MODULE_ENUM module, int width, int height, void *cmdq)$/;"	f	file:
disp_aal_init	common/aal30/ddp_aal.c	/^static int disp_aal_init(enum DISP_MODULE_ENUM module, int width, int height, void *cmdq)$/;"	f	file:
disp_aal_multiple_pipe_hist_update	common/aal30/ddp_aal.c	/^static void disp_aal_multiple_pipe_hist_update(enum DISP_MODULE_ENUM module)$/;"	f	file:
disp_aal_notify_backlight_changed	common/aal20/ddp_aal.c	/^void disp_aal_notify_backlight_changed(int bl_1024)$/;"	f
disp_aal_notify_backlight_changed	common/aal30/ddp_aal.c	/^void disp_aal_notify_backlight_changed(int bl_1024)$/;"	f
disp_aal_notify_backlight_log	common/aal20/ddp_aal.c	/^static void disp_aal_notify_backlight_log(int bl_1024)$/;"	f	file:
disp_aal_notify_backlight_log	common/aal30/ddp_aal.c	/^static void disp_aal_notify_backlight_log(int bl_1024)$/;"	f	file:
disp_aal_notify_frame_dirty	common/aal20/ddp_aal.c	/^static void disp_aal_notify_frame_dirty(void)$/;"	f	file:
disp_aal_notify_frame_dirty	common/aal30/ddp_aal.c	/^static void disp_aal_notify_frame_dirty(enum DISP_MODULE_ENUM module)$/;"	f	file:
disp_aal_on_end_of_frame	common/aal20/ddp_aal.c	/^void disp_aal_on_end_of_frame(void)$/;"	f
disp_aal_on_end_of_frame	common/aal30/ddp_aal.c	/^void disp_aal_on_end_of_frame(void)$/;"	f
disp_aal_on_end_of_frame_by_module	common/aal20/ddp_aal.c	/^void disp_aal_on_end_of_frame_by_module(disp_aal_id_t id)$/;"	f
disp_aal_on_end_of_frame_by_module	common/aal30/ddp_aal.c	/^void disp_aal_on_end_of_frame_by_module(disp_aal_id_t id)$/;"	f
disp_aal_reset_count	common/aal30/ddp_aal.c	/^static void disp_aal_reset_count(void)$/;"	f	file:
disp_aal_set_init_reg	common/aal20/ddp_aal.c	/^static int disp_aal_set_init_reg(DISP_AAL_INITREG __user *user_regs, void *cmdq)$/;"	f	file:
disp_aal_set_init_reg	common/aal30/ddp_aal.c	/^static int disp_aal_set_init_reg(DISP_AAL_INITREG __user *user_regs, enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f	file:
disp_aal_set_interrupt	common/aal20/ddp_aal.c	/^static void disp_aal_set_interrupt(int enabled)$/;"	f	file:
disp_aal_set_interrupt	common/aal30/ddp_aal.c	/^static void disp_aal_set_interrupt(int enabled)$/;"	f	file:
disp_aal_set_interrupt_by_module	common/aal30/ddp_aal.c	/^static void disp_aal_set_interrupt_by_module(enum DISP_MODULE_ENUM module, int enabled)$/;"	f	file:
disp_aal_set_param	common/aal20/ddp_aal.c	/^int disp_aal_set_param(DISP_AAL_PARAM __user *param, void *cmdq)$/;"	f
disp_aal_set_param	common/aal30/ddp_aal.c	/^int disp_aal_set_param(DISP_AAL_PARAM __user *param, enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f
disp_aal_single_pipe_hist_update	common/aal30/ddp_aal.c	/^static void disp_aal_single_pipe_hist_update(enum DISP_MODULE_ENUM module)$/;"	f	file:
disp_aal_trigger_refresh	common/aal20/ddp_aal.c	/^static void disp_aal_trigger_refresh(int latency)$/;"	f	file:
disp_aal_trigger_refresh	common/aal30/ddp_aal.c	/^static void disp_aal_trigger_refresh(int latency)$/;"	f	file:
disp_aal_wait_hist	common/aal20/ddp_aal.c	/^static int disp_aal_wait_hist(unsigned long timeout)$/;"	f	file:
disp_aal_wait_hist	common/aal30/ddp_aal.c	/^static int disp_aal_wait_hist(unsigned long timeout)$/;"	f	file:
disp_aal_write_init_regs	common/aal20/ddp_aal.c	/^static int disp_aal_write_init_regs(void *cmdq)$/;"	f	file:
disp_aal_write_init_regs	common/aal30/ddp_aal.c	/^static int disp_aal_write_init_regs(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f	file:
disp_aal_write_param_to_reg	common/aal20/ddp_aal.c	/^static int disp_aal_write_param_to_reg(struct cmdqRecStruct *cmdq, const DISP_AAL_PARAM *param)$/;"	f	file:
disp_aal_write_param_to_reg	common/aal30/ddp_aal.c	/^static int disp_aal_write_param_to_reg(enum DISP_MODULE_ENUM module, struct cmdqRecStruct *cmdq,$/;"	f	file:
disp_addr_convert	mt8167/dispsys/ddp_reg.h	/^static inline unsigned long disp_addr_convert(unsigned long va)$/;"	f
disp_allocate_mva	mt8167/videox/disp_utils.c	/^unsigned int disp_allocate_mva(unsigned int pa, unsigned int size, M4U_PORT_ID port)$/;"	f
disp_bls_set_backlight	common/pwm10/ddp_pwm.c	/^int disp_bls_set_backlight(int level_1024)$/;"	f
disp_bls_set_backlight	include/ddp_pwm.h	/^int disp_bls_set_backlight(int level_1024) { return 0; }$/;"	f
disp_bls_set_max_backlight	common/pwm10/ddp_pwm.c	/^int disp_bls_set_max_backlight(unsigned int level_1024)$/;"	f
disp_buffer_info	include/disp_session.h	/^struct disp_buffer_info {$/;"	s
disp_buffer_info	include/disp_svp.h	/^struct disp_buffer_info {$/;"	s
disp_caps_info	include/disp_session.h	/^struct disp_caps_info {$/;"	s
disp_ccorr_bypass	common/corr10/ddp_gamma.c	/^static int disp_ccorr_bypass(enum DISP_MODULE_ENUM module, int bypass)$/;"	f	file:
disp_ccorr_config	common/corr10/ddp_gamma.c	/^static int disp_ccorr_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
disp_ccorr_id_t	include/ddp_gamma.h	/^} disp_ccorr_id_t;$/;"	t	typeref:enum:__anon20
disp_ccorr_init	common/corr10/ddp_gamma.c	/^static void disp_ccorr_init(enum DISP_MODULE_ENUM module, unsigned int width, unsigned int height, void *cmdq)$/;"	f	file:
disp_ccorr_io	common/corr10/ddp_gamma.c	/^static int disp_ccorr_io(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
disp_ccorr_on_end_of_frame	common/corr10/ddp_gamma.c	/^void disp_ccorr_on_end_of_frame(void)$/;"	f
disp_ccorr_power_off	common/corr10/ddp_gamma.c	/^static int disp_ccorr_power_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
disp_ccorr_power_on	common/corr10/ddp_gamma.c	/^static int disp_ccorr_power_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
disp_ccorr_set_coef	common/corr10/ddp_gamma.c	/^static int disp_ccorr_set_coef(const DISP_CCORR_COEF_T __user *user_color_corr,$/;"	f	file:
disp_ccorr_set_interrupt	common/corr10/ddp_gamma.c	/^static void disp_ccorr_set_interrupt(int enabled)$/;"	f	file:
disp_ccorr_set_listener	common/corr10/ddp_gamma.c	/^static int disp_ccorr_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
disp_ccorr_start	common/corr10/ddp_gamma.c	/^static int disp_ccorr_start(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f	file:
disp_ccorr_trigger_refresh	common/corr10/ddp_gamma.c	/^static void disp_ccorr_trigger_refresh(disp_ccorr_id_t id)$/;"	f	file:
disp_ccorr_wait_irq	common/corr10/ddp_gamma.c	/^static int disp_ccorr_wait_irq(unsigned long timeout)$/;"	f	file:
disp_ccorr_write_coef_reg	common/corr10/ddp_gamma.c	/^static int disp_ccorr_write_coef_reg(struct cmdqRecStruct *cmdq, enum DISP_MODULE_ENUM module,$/;"	f	file:
disp_clk	mt8167/dispsys/ddp_drv.h	/^	struct clk *disp_clk[MAX_DISP_CLK_CNT];$/;"	m	struct:dispsys_device	typeref:struct:dispsys_device::clk
disp_clk_name	mt8167/dispsys/ddp_drv.c	/^const char *disp_clk_name[MAX_DISP_CLK_CNT] = {$/;"	v
disp_color_dbg_log_level	common/color20/ddp_color.c	/^void disp_color_dbg_log_level(unsigned int debug_level)$/;"	f
disp_color_set_window	common/color20/ddp_color.c	/^void disp_color_set_window(unsigned int sat_upper, unsigned int sat_lower,$/;"	f
disp_compat_ioctl	mt8167/dispsys/ddp_drv.c	/^static long disp_compat_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
disp_compat_ioctl	mt8167/videox/mtk_mira.c	/^static long disp_compat_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
disp_config_od	common/od10/ddp_od.c	/^void disp_config_od(unsigned int width, unsigned int height, void *cmdq, unsigned int od_table_size, void *od_table)$/;"	f
disp_create_session	mt8167/videox/mtk_disp_mgr.c	/^int disp_create_session(struct disp_session_config *config)$/;"	f
disp_ddp_path_config	mt8167/dispsys/ddp_info.h	/^struct disp_ddp_path_config {$/;"	s
disp_destroy_session	mt8167/videox/mtk_disp_mgr.c	/^int disp_destroy_session(struct disp_session_config *config)$/;"	f
disp_dfo_item	include/mtkfb.h	/^struct disp_dfo_item {$/;"	s
disp_dither_bypass	common/corr10/ddp_dither.c	/^static int disp_dither_bypass(enum DISP_MODULE_ENUM module, int bypass)$/;"	f	file:
disp_dither_config	common/corr10/ddp_dither.c	/^static int disp_dither_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
disp_dither_dump	common/corr10/ddp_dither.c	/^void disp_dither_dump(void)$/;"	f
disp_dither_id_t	include/ddp_dither.h	/^} disp_dither_id_t;$/;"	t	typeref:enum:__anon17
disp_dither_init	common/corr10/ddp_dither.c	/^void disp_dither_init(enum DISP_MODULE_ENUM module, int width, int height,$/;"	f
disp_dither_power_off	common/corr10/ddp_dither.c	/^static int disp_dither_power_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
disp_dither_power_on	common/corr10/ddp_dither.c	/^static int disp_dither_power_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
disp_dither_select	common/corr10/ddp_dither.c	/^void disp_dither_select(enum DISP_MODULE_ENUM module, unsigned int dither_bpp, void *cmdq)$/;"	f
disp_dts_gpio_init	mt8167/videox/disp_dts_gpio.c	/^long disp_dts_gpio_init(struct platform_device *pdev)$/;"	f
disp_dts_gpio_init_repo	mt8167/videox/disp_dts_gpio.h	52;"	d
disp_dts_gpio_init_repo	mt8167/videox/disp_dts_gpio.h	54;"	d
disp_dts_gpio_select_state	mt8167/videox/disp_dts_gpio.c	/^long disp_dts_gpio_select_state(enum DTS_GPIO_STATE s)$/;"	f
disp_dump_emi_status	mt8167/dispsys/ddp_irq.c	/^void disp_dump_emi_status(void)$/;"	f
disp_exit	mt8167/dispsys/ddp_drv.c	/^module_exit(disp_exit);$/;"	v
disp_exit	mt8167/dispsys/ddp_drv.c	/^static void __exit disp_exit(void)$/;"	f	file:
disp_exit	mt8167/videox/mtk_mira.c	/^module_exit(disp_exit);$/;"	v
disp_exit	mt8167/videox/mtk_mira.c	/^static void __exit disp_exit(void)$/;"	f	file:
disp_exit_idle_ex	mt8167/videox/primary_display.c	/^void disp_exit_idle_ex(const char *caller)$/;"	f
disp_fb_bpp	mt8167/videox/primary_display.c	/^static uint32_t disp_fb_bpp = 32;$/;"	v	file:
disp_fb_pages	mt8167/videox/primary_display.c	/^static uint32_t disp_fb_pages = 3;$/;"	v	file:
disp_feature	include/disp_session.h	/^	unsigned int disp_feature;$/;"	m	struct:disp_caps_info
disp_flush	mt8167/dispsys/ddp_drv.c	/^static int disp_flush(struct file *file, fl_owner_t a_id)$/;"	f	file:
disp_flush	mt8167/videox/mtk_mira.c	/^static int disp_flush(struct file *file, fl_owner_t a_id)$/;"	f	file:
disp_fmt_to_hw_fmt	mt8167/videox/primary_display.c	/^int disp_fmt_to_hw_fmt(enum DISP_FORMAT src_fmt, unsigned int *hw_fmt,$/;"	f
disp_fops	mt8167/dispsys/ddp_drv.c	/^static const struct file_operations disp_fops = {$/;"	v	typeref:struct:file_operations	file:
disp_fops	mt8167/videox/mtk_mira.c	/^static const struct file_operations disp_fops = {$/;"	v	typeref:struct:file_operations	file:
disp_frame_cfg_t	include/disp_session.h	/^struct disp_frame_cfg_t {$/;"	s
disp_frm_seq_info	mt8167/videox/primary_display.h	/^struct disp_frm_seq_info {$/;"	s
disp_gamma_bypass	common/corr10/ddp_gamma.c	/^static int disp_gamma_bypass(enum DISP_MODULE_ENUM module, int bypass)$/;"	f	file:
disp_gamma_config	common/corr10/ddp_gamma.c	/^static int disp_gamma_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
disp_gamma_id_t	include/ddp_gamma.h	/^} disp_gamma_id_t;$/;"	t	typeref:enum:__anon18
disp_gamma_init	common/corr10/ddp_gamma.c	/^static void disp_gamma_init(enum DISP_MODULE_ENUM module, unsigned int width, unsigned int height, void *cmdq)$/;"	f	file:
disp_gamma_io	common/corr10/ddp_gamma.c	/^static int disp_gamma_io(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
disp_gamma_power_off	common/corr10/ddp_gamma.c	/^static int disp_gamma_power_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
disp_gamma_power_on	common/corr10/ddp_gamma.c	/^static int disp_gamma_power_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
disp_gamma_set_listener	common/corr10/ddp_gamma.c	/^static int disp_gamma_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
disp_gamma_set_lut	common/corr10/ddp_gamma.c	/^static int disp_gamma_set_lut(const DISP_GAMMA_LUT_T __user *user_gamma_lut,$/;"	f	file:
disp_gamma_start	common/corr10/ddp_gamma.c	/^static int disp_gamma_start(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f	file:
disp_gamma_trigger_refresh	common/corr10/ddp_gamma.c	/^static void disp_gamma_trigger_refresh(disp_gamma_id_t id)$/;"	f	file:
disp_gamma_write_lut_reg	common/corr10/ddp_gamma.c	/^static int disp_gamma_write_lut_reg(struct cmdqRecStruct *cmdq, enum DISP_MODULE_ENUM module,$/;"	f	file:
disp_get_device	mt8167/dispsys/ddp_drv.c	/^struct device *disp_get_device(void)$/;"	f
disp_get_dst_module	mt8167/dispsys/ddp_path.c	/^int disp_get_dst_module(enum DDP_SCENARIO_ENUM scenario)$/;"	f
disp_get_fb_address	common/mtkfb.c	/^void disp_get_fb_address(unsigned long *fbVirAddr, unsigned long *fbPhysAddr)$/;"	f
disp_get_fb_address	mt8167/videox/mtkfb.c	/^void disp_get_fb_address(unsigned long *fbVirAddr, unsigned long *fbPhysAddr)$/;"	f
disp_get_fmt_name	mt8167/dispsys/ddp_debug.c	/^char *disp_get_fmt_name(enum DP_COLOR_ENUM color)$/;"	f
disp_get_iommu_device	mt8167/dispsys/ddp_drv.c	/^struct device *disp_get_iommu_device(void)$/;"	f
disp_get_lcm_vendor_id	mt8167/videox/disp_lcm.c	/^int disp_get_lcm_vendor_id(void)$/;"	f
disp_get_session_number	mt8167/videox/mtk_disp_mgr.c	/^int disp_get_session_number(void)$/;"	f
disp_get_session_sync_info_for_debug	common/mtkfb_fence.c	/^struct disp_session_sync_info *disp_get_session_sync_info_for_debug(unsigned int session_id)$/;"	f
disp_get_time_us	mt8167/videox/disp_utils.c	/^long int disp_get_time_us(void)$/;"	f
disp_global_stage	mt8167/videox/disp_helper.c	/^static unsigned int disp_global_stage = MAGIC_CODE | DISP_HELPER_STAGE_EARLY_PORTING;$/;"	v	file:
disp_global_stage	mt8167/videox/disp_helper.c	/^static unsigned int disp_global_stage = MAGIC_CODE | DISP_HELPER_STAGE_NORMAL;$/;"	v	file:
disp_hal_allocate_framebuffer	mt8167/videox/primary_display.c	/^int disp_hal_allocate_framebuffer(phys_addr_t pa_start, phys_addr_t pa_end, unsigned long *va,$/;"	f
disp_helper_get_option	mt8167/videox/disp_helper.c	/^int disp_helper_get_option(enum DISP_HELPER_OPTION option)$/;"	f
disp_helper_get_option_list	mt8167/videox/disp_helper.c	/^int disp_helper_get_option_list(char *stringbuf, int buf_len)$/;"	f
disp_helper_get_stage	mt8167/videox/disp_helper.c	/^enum DISP_HELPER_STAGE disp_helper_get_stage(void)$/;"	f
disp_helper_option_init	mt8167/videox/disp_helper.c	/^void disp_helper_option_init(void)$/;"	f
disp_helper_option_spy	mt8167/videox/disp_helper.c	/^const char *disp_helper_option_spy(enum DISP_HELPER_OPTION option)$/;"	f
disp_helper_set_option	mt8167/videox/disp_helper.c	/^void disp_helper_set_option(enum DISP_HELPER_OPTION option, int value)$/;"	f
disp_helper_stage_spy	mt8167/videox/disp_helper.c	/^const char *disp_helper_stage_spy(void)$/;"	f
disp_init	mt8167/dispsys/ddp_drv.c	/^module_init(disp_init);$/;"	v
disp_init	mt8167/dispsys/ddp_drv.c	/^static int __init disp_init(void)$/;"	f	file:
disp_init	mt8167/videox/mtk_mira.c	/^module_init(disp_init);$/;"	v
disp_init	mt8167/videox/mtk_mira.c	/^static int __init disp_init(void)$/;"	f	file:
disp_init_irq	mt8167/dispsys/ddp_irq.c	/^int disp_init_irq(void)$/;"	f
disp_input_config	include/disp_session.h	/^struct disp_input_config {$/;"	s
disp_input_config	include/disp_svp.h	/^struct disp_input_config {$/;"	s
disp_internal_buffer_info	mt8167/videox/primary_display.h	/^struct disp_internal_buffer_info {$/;"	s
disp_invoke_irq_callbacks	mt8167/dispsys/ddp_irq.c	/^void disp_invoke_irq_callbacks(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f
disp_irq_handler	mt8167/dispsys/ddp_irq.c	/^irqreturn_t disp_irq_handler(int irq, void *dev_id)$/;"	f
disp_irq_log_kthread_func	mt8167/dispsys/ddp_irq.c	/^static int disp_irq_log_kthread_func(void *data)$/;"	f	file:
disp_irq_log_module	mt8167/dispsys/ddp_irq.c	/^static int disp_irq_log_module;$/;"	v	file:
disp_irq_log_task	mt8167/dispsys/ddp_irq.c	/^static struct task_struct *disp_irq_log_task;$/;"	v	typeref:struct:task_struct	file:
disp_irq_log_wq	mt8167/dispsys/ddp_irq.c	/^static wait_queue_head_t disp_irq_log_wq;$/;"	v	file:
disp_irq_module	mt8167/dispsys/ddp_irq.c	/^static char *disp_irq_module(unsigned int irq)$/;"	f	file:
disp_is_intr_enable	mt8167/dispsys/ddp_irq.c	/^int disp_is_intr_enable(enum DISP_REG_ENUM module)$/;"	f
disp_kobj_ktype	mt8167/dispsys/ddp_drv.c	/^static struct kobj_type disp_kobj_ktype = {$/;"	v	typeref:struct:kobj_type	file:
disp_kobj_show	mt8167/dispsys/ddp_drv.c	/^static ssize_t disp_kobj_show(struct kobject *kobj, struct attribute *attr, char *buffer)$/;"	f	file:
disp_layer_info	include/disp_session.h	/^struct disp_layer_info {$/;"	s
disp_lcm_ATA	mt8167/videox/disp_lcm.c	/^unsigned int disp_lcm_ATA(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_esd_check	mt8167/videox/disp_lcm.c	/^int disp_lcm_esd_check(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_esd_recover	mt8167/videox/disp_lcm.c	/^int disp_lcm_esd_recover(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_get_interface_id	mt8167/videox/disp_lcm.c	/^LCM_INTERFACE_ID disp_lcm_get_interface_id(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_get_params	mt8167/videox/disp_lcm.c	/^LCM_PARAMS *disp_lcm_get_params(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_handle	mt8167/videox/disp_lcm.h	/^struct disp_lcm_handle {$/;"	s
disp_lcm_init	mt8167/videox/disp_lcm.c	/^int disp_lcm_init(struct disp_lcm_handle *plcm, int force)$/;"	f
disp_lcm_ioctl	mt8167/videox/disp_lcm.c	/^int disp_lcm_ioctl(struct disp_lcm_handle *plcm, LCM_IOCTL ioctl, unsigned int arg)$/;"	f
disp_lcm_is_inited	mt8167/videox/disp_lcm.c	/^int disp_lcm_is_inited(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_is_video_mode	mt8167/videox/disp_lcm.c	/^int disp_lcm_is_video_mode(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_probe	mt8167/videox/disp_lcm.c	/^struct disp_lcm_handle *disp_lcm_probe(char *plcm_name, LCM_INTERFACE_ID lcm_id)$/;"	f
disp_lcm_resume	mt8167/videox/disp_lcm.c	/^int disp_lcm_resume(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_set_backlight	mt8167/videox/disp_lcm.c	/^int disp_lcm_set_backlight(struct disp_lcm_handle *plcm, void *handle, int level)$/;"	f
disp_lcm_set_cmd	mt8167/videox/disp_lcm.c	/^int disp_lcm_set_cmd(struct disp_lcm_handle *plcm, void *handle, int *lcm_cmd, unsigned int cmd_num)$/;"	f
disp_lcm_suspend	mt8167/videox/disp_lcm.c	/^int disp_lcm_suspend(struct disp_lcm_handle *plcm)$/;"	f
disp_lcm_switch_mode	mt8167/videox/disp_lcm.c	/^void *disp_lcm_switch_mode(struct disp_lcm_handle *plcm, int mode)$/;"	f
disp_lcm_update	mt8167/videox/disp_lcm.c	/^int disp_lcm_update(struct disp_lcm_handle *plcm, int x, int y, int w, int h, int force)$/;"	f
disp_low_power_disable_ddp_clock	mt8167/dispsys/ddp_debug.c	/^unsigned int disp_low_power_disable_ddp_clock;$/;"	v
disp_low_power_disable_fence_thread	mt8167/dispsys/ddp_debug.c	/^unsigned int disp_low_power_disable_fence_thread;$/;"	v
disp_low_power_enlarge_blanking	mt8167/dispsys/ddp_debug.c	/^unsigned int disp_low_power_enlarge_blanking;$/;"	v
disp_low_power_remove_ovl	mt8167/dispsys/ddp_debug.c	/^unsigned int disp_low_power_remove_ovl = 1;$/;"	v
disp_m4u_callback	mt8167/dispsys/ddp_drv.c	/^m4u_callback_ret_t disp_m4u_callback(int port, unsigned int mva, void *data)$/;"	f
disp_m4u_tf_disable	mt8167/dispsys/ddp_drv.c	/^void disp_m4u_tf_disable(void)$/;"	f
disp_mem_output_config	mt8167/videox/primary_display.h	/^struct disp_mem_output_config {$/;"	s
disp_mgr_get_session_info	mt8167/videox/mtk_disp_mgr.c	/^int disp_mgr_get_session_info(struct disp_session_info *info)$/;"	f
disp_misc_dev	mt8167/dispsys/ddp_drv.c	/^static struct miscdevice disp_misc_dev;$/;"	v	typeref:struct:miscdevice	file:
disp_mmap	mt8167/dispsys/ddp_drv.c	/^static int disp_mmap(struct file *file, struct vm_area_struct *a_pstVMArea)$/;"	f	file:
disp_mmap	mt8167/videox/mtk_mira.c	/^static int disp_mmap(struct file *file, struct vm_area_struct *a_pstVMArea)$/;"	f	file:
disp_mode	include/disp_session.h	/^	int disp_mode[2];$/;"	m	struct:disp_layer_info
disp_msleep	mt8167/videox/disp_utils.c	/^int disp_msleep(unsigned int ms)$/;"	f
disp_mutex_trylock	mt8167/videox/disp_utils.c	/^int disp_mutex_trylock(struct mutex *m)$/;"	f
disp_node_struct	mt8167/dispsys/ddp_drv.c	/^struct disp_node_struct {$/;"	s	file:
disp_od_get_enabled	common/od10/ddp_od.c	/^int disp_od_get_enabled(void)$/;"	f
disp_od_hwc_force	common/od10/ddp_od.c	/^void disp_od_hwc_force(int allow_enabled)$/;"	f
disp_od_io	common/od10/ddp_od.c	/^static int disp_od_io(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
disp_od_ioctl	common/od10/ddp_od.c	/^static int disp_od_ioctl(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
disp_od_ioctl_ctlcmd	common/od10/ddp_od.c	/^static int disp_od_ioctl_ctlcmd(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
disp_od_irq_handler	common/od10/ddp_od.c	/^void disp_od_irq_handler(void)$/;"	f
disp_od_is_enabled	common/od10/ddp_od.c	/^int disp_od_is_enabled(void)$/;"	f
disp_od_mhl_force	common/od10/ddp_od.c	/^void disp_od_mhl_force(int allow_enabled)$/;"	f
disp_od_set_enabled	common/od10/ddp_od.c	/^void disp_od_set_enabled(void *cmdq, int enabled)$/;"	f
disp_od_set_smi_clock	common/od10/ddp_od.c	/^void disp_od_set_smi_clock(int enabled)$/;"	f
disp_od_start_read	common/od10/ddp_od.c	/^void disp_od_start_read(void *cmdq)$/;"	f
disp_od_update_status	common/od10/ddp_od.c	/^int disp_od_update_status(void *cmdq) \/* Linked from primary_display.c *\/$/;"	f
disp_of_getprop_u32	mt8167/videox/disp_lcm.c	/^int disp_of_getprop_u32(const struct device_node *np, const char *propname, u32 *out_value)$/;"	f
disp_of_getprop_u8	mt8167/videox/disp_lcm.c	/^int disp_of_getprop_u8(const struct device_node *np, const char *propname, u8 *out_value)$/;"	f
disp_open	mt8167/dispsys/ddp_drv.c	/^static int disp_open(struct inode *inode, struct file *file)$/;"	f	file:
disp_open	mt8167/videox/mtk_mira.c	/^static int disp_open(struct inode *inode, struct file *file)$/;"	f	file:
disp_output_config	include/disp_session.h	/^struct disp_output_config {$/;"	s
disp_output_config	include/disp_svp.h	/^struct disp_output_config {$/;"	s
disp_path_handle	mt8167/dispsys/ddp_manager.h	/^typedef void *disp_path_handle;$/;"	t
disp_pmw_mux_base	mt8167/dispsys/ddp_pwm_mux.c	/^static void __iomem *disp_pmw_mux_base;$/;"	v	file:
disp_pq_copy_backlight_to_user	common/corr10/ddp_gamma.c	/^static int disp_pq_copy_backlight_to_user(int __user *backlight)$/;"	f	file:
disp_pq_notify_backlight_changed	common/corr10/ddp_gamma.c	/^void disp_pq_notify_backlight_changed(int bl_1024)$/;"	f
disp_present_fence	include/disp_session.h	/^struct disp_present_fence {$/;"	s
disp_present_fence_info	include/disp_session.h	/^struct disp_present_fence_info {$/;"	s
disp_probe	mt8167/dispsys/ddp_drv.c	/^static int disp_probe(struct platform_device *pdev)$/;"	f	file:
disp_pwm_backlight_status	common/pwm10/ddp_pwm.c	/^static void disp_pwm_backlight_status(disp_pwm_id_t id, bool is_power_on)$/;"	f	file:
disp_pwm_clksource_disable	mt8167/dispsys/ddp_pwm_mux.c	/^int disp_pwm_clksource_disable(int clk_req)$/;"	f
disp_pwm_clksource_enable	mt8167/dispsys/ddp_pwm_mux.c	/^int disp_pwm_clksource_enable(int clk_req)$/;"	f
disp_pwm_config	common/pwm10/ddp_pwm.c	/^static int disp_pwm_config(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
disp_pwm_config_init	common/pwm10/ddp_pwm.c	/^static int disp_pwm_config_init(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
disp_pwm_dump	common/pwm10/ddp_pwm.c	/^static void disp_pwm_dump(void)$/;"	f	file:
disp_pwm_enable_debug	common/pwm10/ddp_pwm.c	/^static void disp_pwm_enable_debug(const char *cmd)$/;"	f	file:
disp_pwm_get_clkid	mt8167/dispsys/ddp_pwm_mux.c	/^enum eDDP_CLK_ID disp_pwm_get_clkid(unsigned int clk_req)$/;"	f
disp_pwm_get_cust_led	common/pwm10/ddp_pwm.c	/^int disp_pwm_get_cust_led(unsigned int *clocksource, unsigned int *clockdiv)$/;"	f
disp_pwm_get_main	common/pwm10/ddp_pwm.c	/^disp_pwm_id_t disp_pwm_get_main(void)$/;"	f
disp_pwm_get_max_backlight	common/pwm10/ddp_pwm.c	/^int disp_pwm_get_max_backlight(disp_pwm_id_t id)$/;"	f
disp_pwm_get_muxbase	mt8167/dispsys/ddp_pwm_mux.c	/^int disp_pwm_get_muxbase(void)$/;"	f
disp_pwm_get_pwmmux	mt8167/dispsys/ddp_pwm_mux.c	/^unsigned int disp_pwm_get_pwmmux(void)$/;"	f
disp_pwm_id_t	include/ddp_pwm.h	/^} disp_pwm_id_t;$/;"	t	typeref:enum:__anon11
disp_pwm_is_osc	common/pwm10/ddp_pwm.c	/^bool disp_pwm_is_osc(void)$/;"	f
disp_pwm_level_remap	common/pwm10/ddp_pwm.c	/^static int disp_pwm_level_remap(disp_pwm_id_t id, int level_1024)$/;"	f	file:
disp_pwm_log	common/pwm10/ddp_pwm.c	/^static void disp_pwm_log(int level_1024, int log_type)$/;"	f	file:
disp_pwm_query_backlight	common/pwm10/ddp_pwm.c	/^static void disp_pwm_query_backlight(char *debug_output)$/;"	f	file:
disp_pwm_set_backlight	common/pwm10/ddp_pwm.c	/^int disp_pwm_set_backlight(disp_pwm_id_t id, int level_1024)$/;"	f
disp_pwm_set_backlight_cmdq	common/pwm10/ddp_pwm.c	/^int disp_pwm_set_backlight_cmdq(disp_pwm_id_t id, int level_1024, void *cmdq)$/;"	f
disp_pwm_set_drverIC_en	common/pwm10/ddp_pwm.c	/^static void disp_pwm_set_drverIC_en(disp_pwm_id_t id, int enabled)$/;"	f	file:
disp_pwm_set_enabled	common/pwm10/ddp_pwm.c	/^static void disp_pwm_set_enabled(struct cmdqRecStruct *cmdq, disp_pwm_id_t id, int enabled)$/;"	f	file:
disp_pwm_set_main	common/pwm10/ddp_pwm.c	/^void disp_pwm_set_main(disp_pwm_id_t main)$/;"	f
disp_pwm_set_max_backlight	common/pwm10/ddp_pwm.c	/^int disp_pwm_set_max_backlight(disp_pwm_id_t id, unsigned int level_1024)$/;"	f
disp_pwm_set_pwmmux	mt8167/dispsys/ddp_pwm_mux.c	/^int disp_pwm_set_pwmmux(unsigned int clk_req)$/;"	f
disp_pwm_test	common/pwm10/ddp_pwm.c	/^void disp_pwm_test(const char *cmd, char *debug_output)$/;"	f
disp_pwm_test_div	common/pwm10/ddp_pwm.c	/^static void disp_pwm_test_div(const char *cmd)$/;"	f	file:
disp_pwm_test_grad	common/pwm10/ddp_pwm.c	/^static void disp_pwm_test_grad(const char *cmd)$/;"	f	file:
disp_pwm_test_pin_mux	common/pwm10/ddp_pwm.c	/^static void disp_pwm_test_pin_mux(void)$/;"	f	file:
disp_pwm_test_source	common/pwm10/ddp_pwm.c	/^static void disp_pwm_test_source(const char *cmd)$/;"	f	file:
disp_pwm_trigger_refresh	common/pwm10/ddp_pwm.c	/^static void disp_pwm_trigger_refresh(disp_pwm_id_t id, int quick)$/;"	f	file:
disp_rdma_notify	common/od10/ddp_od.c	/^int disp_rdma_notify(unsigned int reg)$/;"	f
disp_read	mt8167/dispsys/ddp_drv.c	/^static ssize_t disp_read(struct file *file, char __user *data, size_t len, loff_t *ppos)$/;"	f	file:
disp_read	mt8167/videox/mtk_mira.c	/^static ssize_t disp_read(struct file *file, char __user *data, size_t len, loff_t *ppos)$/;"	f	file:
disp_register_dev_irq	mt8167/dispsys/ddp_irq.c	/^void disp_register_dev_irq(unsigned int irq_num, char *device_name)$/;"	f
disp_register_irq_callback	mt8167/dispsys/ddp_irq.c	/^int disp_register_irq_callback(DDP_IRQ_CALLBACK cb)$/;"	f
disp_register_module_irq_callback	mt8167/dispsys/ddp_irq.c	/^int disp_register_module_irq_callback(enum DISP_MODULE_ENUM module, DDP_IRQ_CALLBACK cb)$/;"	f
disp_release	mt8167/dispsys/ddp_drv.c	/^static int disp_release(struct inode *inode, struct file *file)$/;"	f	file:
disp_release	mt8167/videox/mtk_mira.c	/^static int disp_release(struct inode *inode, struct file *file)$/;"	f	file:
disp_remove	mt8167/dispsys/ddp_drv.c	/^static int disp_remove(struct platform_device *pdev)$/;"	f	file:
disp_resume	mt8167/dispsys/ddp_drv.c	/^static int disp_resume(struct platform_device *pdev)$/;"	f	file:
disp_scenario_config_t	include/disp_session.h	/^struct disp_scenario_config_t {$/;"	s
disp_session_buf_info	include/disp_session.h	/^struct disp_session_buf_info {$/;"	s
disp_session_config	include/disp_session.h	/^struct disp_session_config {$/;"	s
disp_session_config	include/disp_svp.h	/^struct disp_session_config {$/;"	s
disp_session_info	include/disp_session.h	/^struct disp_session_info {$/;"	s
disp_session_info	include/disp_svp.h	/^struct disp_session_info {$/;"	s
disp_session_input_config	include/disp_session.h	/^struct disp_session_input_config {$/;"	s
disp_session_input_config	include/disp_svp.h	/^struct disp_session_input_config {$/;"	s
disp_session_layer_num_config	include/disp_session.h	/^struct disp_session_layer_num_config {$/;"	s
disp_session_layer_num_config	include/disp_svp.h	/^struct disp_session_layer_num_config {$/;"	s
disp_session_mode_spy	mt8167/videox/mtk_disp_mgr.c	/^char *disp_session_mode_spy(unsigned int session_id)$/;"	f
disp_session_output_config	include/disp_session.h	/^struct disp_session_output_config {$/;"	s
disp_session_output_config	include/disp_svp.h	/^struct disp_session_output_config {$/;"	s
disp_session_sync_info	common/mtkfb_fence.h	/^struct disp_session_sync_info {$/;"	s
disp_session_vsync_config	include/disp_session.h	/^struct disp_session_vsync_config {$/;"	s
disp_session_vsync_config	include/disp_svp.h	/^struct disp_session_vsync_config {$/;"	s
disp_set_sodi	mt8167/videox/primary_display.c	/^void disp_set_sodi(unsigned int enable, void *cmdq_handle)$/;"	f
disp_shutdown	mt8167/dispsys/ddp_drv.c	/^static void disp_shutdown(struct platform_device *pdev)$/;"	f	file:
disp_spm_enter_cg_mode	mt8167/videox/primary_display.c	/^void disp_spm_enter_cg_mode(void)$/;"	f
disp_spm_enter_power_down_mode	mt8167/videox/primary_display.c	/^void disp_spm_enter_power_down_mode(void)$/;"	f
disp_suspend	mt8167/dispsys/ddp_drv.c	/^static int disp_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
disp_sw_mutex_lock	mt8167/videox/disp_utils.c	/^int disp_sw_mutex_lock(struct mutex *m)$/;"	f
disp_sw_mutex_unlock	mt8167/videox/disp_utils.c	/^int disp_sw_mutex_unlock(struct mutex *m)$/;"	f
disp_sync_buf_cache_sync	common/mtkfb_fence.c	/^unsigned int disp_sync_buf_cache_sync(unsigned int session_id, unsigned int timeline_id,$/;"	f
disp_sync_convert_input_to_fence_layer_info	common/mtkfb_fence.c	/^int disp_sync_convert_input_to_fence_layer_info(struct disp_input_config *src, struct FENCE_LAYER_INFO *dst,$/;"	f
disp_sync_convert_input_to_fence_layer_info_v2	common/mtkfb_fence.c	/^static int disp_sync_convert_input_to_fence_layer_info_v2(struct FENCE_LAYER_INFO *dst, unsigned int timeline_idx,$/;"	f	file:
disp_sync_find_fence_idx_by_addr	common/mtkfb_fence.c	/^int disp_sync_find_fence_idx_by_addr(unsigned int session_id, unsigned int timeline_id,$/;"	f
disp_sync_get_cached_layer_info	common/mtkfb_fence.c	/^int disp_sync_get_cached_layer_info(unsigned int session_id, unsigned int timeline_idx,$/;"	f
disp_sync_get_debug_info	common/mtkfb_fence.c	/^int disp_sync_get_debug_info(char *stringbuf, int buf_len)$/;"	f
disp_sync_get_output_interface_timeline_id	common/mtkfb_fence.c	/^int disp_sync_get_output_interface_timeline_id(void)$/;"	f
disp_sync_get_output_timeline_id	common/mtkfb_fence.c	/^int disp_sync_get_output_timeline_id(void)$/;"	f
disp_sync_get_ovl_timeline_id	common/mtkfb_fence.c	/^int disp_sync_get_ovl_timeline_id(int layer_id)$/;"	f
disp_sync_get_present_timeline_id	common/mtkfb_fence.c	/^int disp_sync_get_present_timeline_id(void)$/;"	f
disp_sync_info	common/mtkfb_fence.h	/^struct disp_sync_info {$/;"	s
disp_sync_init	common/mtkfb_fence.c	/^int disp_sync_init(void)$/;"	f
disp_sync_prepare_buf	common/mtkfb_fence.c	/^struct mtkfb_fence_buf_info *disp_sync_prepare_buf(struct disp_buffer_info *buf)$/;"	f
disp_sync_put_cached_layer_info	common/mtkfb_fence.c	/^int disp_sync_put_cached_layer_info(unsigned int session_id, unsigned int timeline_idx,$/;"	f
disp_sync_put_cached_layer_info_v2	common/mtkfb_fence.c	/^int disp_sync_put_cached_layer_info_v2(unsigned int session_id, unsigned int timeline_idx,$/;"	f
disp_sync_query_buf_info	common/mtkfb_fence.c	/^unsigned int disp_sync_query_buf_info(unsigned int session_id, unsigned int timeline_id,$/;"	f
disp_sync_query_buf_info_nosync	common/mtkfb_fence.c	/^unsigned int disp_sync_query_buf_info_nosync(unsigned int session_id, unsigned int timeline_id,$/;"	f
disp_trigger_lock	mt8167/videox/mtk_disp_mgr.c	/^DEFINE_MUTEX(disp_trigger_lock);$/;"	v
disp_unlocked_ioctl	mt8167/dispsys/ddp_drv.c	/^static long disp_unlocked_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
disp_unlocked_ioctl	mt8167/videox/mtk_mira.c	/^static long disp_unlocked_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
disp_unregister_irq_callback	mt8167/dispsys/ddp_irq.c	/^int disp_unregister_irq_callback(DDP_IRQ_CALLBACK cb)$/;"	f
disp_unregister_module_irq_callback	mt8167/dispsys/ddp_irq.c	/^int disp_unregister_module_irq_callback(enum DISP_MODULE_ENUM module, DDP_IRQ_CALLBACK cb)$/;"	f
disp_update_trigger_time	mt8167/videox/primary_display.c	/^void disp_update_trigger_time(void)$/;"	f
dispif_config	mt8167/dispsys/ddp_info.h	/^	LCM_PARAMS dispif_config;$/;"	m	struct:disp_ddp_path_config
dispif_info	common/mtkfb.c	/^struct mtk_dispif_info dispif_info[MTKFB_MAX_DISPLAY_COUNT];$/;"	v	typeref:struct:mtk_dispif_info
dispif_info	mt8167/videox/mtkfb.c	/^struct mtk_dispif_info dispif_info[MTKFB_MAX_DISPLAY_COUNT];$/;"	v	typeref:struct:mtk_dispif_info
displayFormat	include/disp_session.h	/^	unsigned int displayFormat;$/;"	m	struct:disp_session_info
displayFormat	include/disp_svp.h	/^	unsigned int displayFormat;$/;"	m	struct:disp_session_info
displayFormat	include/mtkfb_info.h	/^	unsigned int displayFormat;$/;"	m	struct:mtk_dispif_info
displayHeight	include/disp_session.h	/^	unsigned int displayHeight;$/;"	m	struct:disp_session_info
displayHeight	include/disp_svp.h	/^	unsigned int displayHeight;$/;"	m	struct:disp_session_info
displayHeight	include/mtkfb_info.h	/^	unsigned int displayHeight;$/;"	m	struct:mtk_dispif_info
displayMode	include/disp_session.h	/^	enum DISP_IF_MODE displayMode;$/;"	m	struct:disp_session_info	typeref:enum:disp_session_info::DISP_IF_MODE
displayMode	include/disp_svp.h	/^	enum DISP_IF_MODE displayMode;$/;"	m	struct:disp_session_info	typeref:enum:disp_session_info::DISP_IF_MODE
displayMode	include/mtkfb_info.h	/^	enum MTKFB_DISPIF_MODE displayMode;$/;"	m	struct:mtk_dispif_info	typeref:enum:mtk_dispif_info::MTKFB_DISPIF_MODE
displayType	include/disp_session.h	/^	enum DISP_IF_TYPE displayType;$/;"	m	struct:disp_session_info	typeref:enum:disp_session_info::DISP_IF_TYPE
displayType	include/disp_svp.h	/^	enum DISP_IF_TYPE displayType;$/;"	m	struct:disp_session_info	typeref:enum:disp_session_info::DISP_IF_TYPE
displayType	include/mtkfb_info.h	/^	enum MTKFB_DISPIF_TYPE displayType;$/;"	m	struct:mtk_dispif_info	typeref:enum:mtk_dispif_info::MTKFB_DISPIF_TYPE
displayWidth	include/disp_session.h	/^	unsigned int displayWidth;$/;"	m	struct:disp_session_info
displayWidth	include/disp_svp.h	/^	unsigned int displayWidth;$/;"	m	struct:disp_session_info
displayWidth	include/mtkfb_info.h	/^	unsigned int displayWidth;$/;"	m	struct:mtk_dispif_info
display_id	include/mtkfb_info.h	/^	unsigned int display_id;$/;"	m	struct:mtk_dispif_info
display_path_idle_cnt	mt8167/videox/primary_display.c	/^unsigned int display_path_idle_cnt;$/;"	v
display_primary_path_context	mt8167/videox/primary_display.h	/^struct display_primary_path_context {$/;"	s
dispsys_dev	mt8167/dispsys/ddp_drv.c	/^static struct dispsys_device *dispsys_dev;$/;"	v	typeref:struct:dispsys_device	file:
dispsys_device	mt8167/dispsys/ddp_drv.h	/^struct dispsys_device {$/;"	s
dispsys_irq	mt8167/dispsys/ddp_drv.c	/^unsigned int dispsys_irq[DISP_REG_NUM] = { 0 };$/;"	v
dispsys_of_driver	mt8167/dispsys/ddp_drv.c	/^static struct platform_driver dispsys_of_driver = {$/;"	v	typeref:struct:platform_driver	file:
dispsys_of_ids	mt8167/dispsys/ddp_drv.c	/^static const struct of_device_id dispsys_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
dispsys_reg	mt8167/dispsys/ddp_drv.c	/^unsigned long dispsys_reg[DISP_REG_NUM] = { 0 };$/;"	v
dither_dbg_en	common/corr10/ddp_dither.c	/^int dither_dbg_en;$/;"	v
dither_dump_analyze	mt8167/dispsys/ddp_dump.c	/^static void dither_dump_analyze(void)$/;"	f	file:
dither_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void dither_dump_reg(void)$/;"	f	file:
dither_get_offset	common/corr10/ddp_dither.c	62;"	d	file:
dither_get_offset	common/corr10/ddp_dither.c	66;"	d	file:
dither_ioctl	common/corr10/ddp_dither.c	/^static int dither_ioctl(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
dither_test	common/corr10/ddp_dither.c	/^void dither_test(const char *cmd, char *debug_output)$/;"	f
div1	include/fbconfig_kdebug.h	/^	unsigned char div1;$/;"	m	struct:MIPI_CLK_V2
div2	include/fbconfig_kdebug.h	/^	unsigned char div2;$/;"	m	struct:MIPI_CLK_V2
do_rdma_config_l	mt8167/dispsys/ddp_rdma_ex.c	/^static int do_rdma_config_l(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *handle)$/;"	f	file:
dpi_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void dpi_dump_analysis(void)$/;"	f	file:
dpi_undflow_irq_count	mt8167/dispsys/ddp_dpi.c	/^static int dpi_undflow_irq_count[DPI_INTERFACE_NUM];$/;"	v	file:
dpi_vsync_irq_count	mt8167/dispsys/ddp_dpi.c	/^static int dpi_vsync_irq_count[DPI_INTERFACE_NUM];$/;"	v	file:
dpmgr_check_status	mt8167/dispsys/ddp_manager.c	/^int dpmgr_check_status(disp_path_handle dp_handle)$/;"	f
dpmgr_create_path	mt8167/dispsys/ddp_manager.c	/^disp_path_handle dpmgr_create_path(enum DDP_SCENARIO_ENUM scenario, struct cmdqRecStruct *cmdq_handle)$/;"	f
dpmgr_debug_path_status	mt8167/dispsys/ddp_manager.c	/^void dpmgr_debug_path_status(int mutex_id)$/;"	f
dpmgr_destroy_path	mt8167/dispsys/ddp_manager.c	/^int dpmgr_destroy_path(disp_path_handle dp_handle, struct cmdqRecStruct *cmdq_handle)$/;"	f
dpmgr_disable_event	mt8167/dispsys/ddp_manager.c	/^int dpmgr_disable_event(disp_path_handle dp_handle, enum DISP_PATH_EVENT event)$/;"	f
dpmgr_enable_event	mt8167/dispsys/ddp_manager.c	/^int dpmgr_enable_event(disp_path_handle dp_handle, enum DISP_PATH_EVENT event)$/;"	f
dpmgr_factory_mode_test	mt8167/dispsys/ddp_manager.c	/^int dpmgr_factory_mode_test(int module_name, void *cmdqhandle, void *config)$/;"	f
dpmgr_get_input_address	mt8167/dispsys/ddp_manager.c	/^void dpmgr_get_input_address(disp_path_handle dp_handle, unsigned long *addr)$/;"	f
dpmgr_get_scenario	mt8167/dispsys/ddp_manager.c	/^int dpmgr_get_scenario(disp_path_handle dp_handle)$/;"	f
dpmgr_handle	mt8167/videox/mtk_ovl.c	/^	disp_path_handle dpmgr_handle;$/;"	m	struct:__anon10	file:
dpmgr_handle	mt8167/videox/primary_display.h	/^	disp_path_handle dpmgr_handle;$/;"	m	struct:display_primary_path_context
dpmgr_init	mt8167/dispsys/ddp_manager.c	/^int dpmgr_init(void)$/;"	f
dpmgr_insert_ovl1_sub	mt8167/dispsys/ddp_manager.c	/^int dpmgr_insert_ovl1_sub(disp_path_handle dp_handle, void *cmdq_handle)$/;"	f
dpmgr_irq_handler	mt8167/dispsys/ddp_manager.c	/^static void dpmgr_irq_handler(enum DISP_MODULE_ENUM module, unsigned int regvalue)$/;"	f	file:
dpmgr_is_PQ	mt8167/dispsys/ddp_manager.c	/^static unsigned int dpmgr_is_PQ(enum DISP_MODULE_ENUM module)$/;"	f	file:
dpmgr_map_event_to_irq	mt8167/dispsys/ddp_manager.c	/^int dpmgr_map_event_to_irq(disp_path_handle dp_handle, enum DISP_PATH_EVENT event, enum DDP_IRQ_BIT irq_bit)$/;"	f
dpmgr_modify_path	mt8167/dispsys/ddp_manager.c	/^int dpmgr_modify_path(disp_path_handle dp_handle, enum DDP_SCENARIO_ENUM new_scenario,$/;"	f
dpmgr_modify_path_power_off_old_modules	mt8167/dispsys/ddp_manager.c	/^int dpmgr_modify_path_power_off_old_modules(enum DDP_SCENARIO_ENUM old_scenario,$/;"	f
dpmgr_modify_path_power_on_new_modules	mt8167/dispsys/ddp_manager.c	/^int dpmgr_modify_path_power_on_new_modules(disp_path_handle dp_handle,$/;"	f
dpmgr_module_notify	mt8167/dispsys/ddp_manager.c	/^int dpmgr_module_notify(enum DISP_MODULE_ENUM module, enum DISP_PATH_EVENT event)$/;"	f
dpmgr_path_add_memout	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_add_memout(disp_path_handle dp_handle, enum ENGINE_DUMP engine, void *cmdq_handle)$/;"	f
dpmgr_path_build_cmdq	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_build_cmdq(disp_path_handle dp_handle, void *trigger_loop_handle, enum CMDQ_STATE state)$/;"	f
dpmgr_path_config	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_config(disp_path_handle dp_handle, struct disp_ddp_path_config *config, void *cmdq_handle)$/;"	f
dpmgr_path_connect	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_connect(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_deinit	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_deinit(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_disable_cascade	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_disable_cascade(disp_path_handle dp_handle, void *cmdq_handle)$/;"	f
dpmgr_path_disconnect	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_disconnect(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_dsi_off	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_dsi_off(disp_path_handle dp_handle, void *cmdq_handle, unsigned int level)$/;"	f
dpmgr_path_dsi_on	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_dsi_on(disp_path_handle dp_handle, void *cmdq_handle, unsigned int level)$/;"	f
dpmgr_path_dsi_power_off	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_dsi_power_off(disp_path_handle dp_handle, enum CMDQ_SWITCH encmdq)$/;"	f
dpmgr_path_dsi_power_on	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_dsi_power_on(disp_path_handle dp_handle, enum CMDQ_SWITCH encmdq)$/;"	f
dpmgr_path_dsi_reset	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_dsi_reset(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_enable_cascade	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_enable_cascade(disp_path_handle dp_handle, void *cmdq_handle)$/;"	f
dpmgr_path_enable_irq	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_enable_irq(disp_path_handle dp_handle, void *cmdq_handle, enum DDP_IRQ_LEVEL irq_level)$/;"	f
dpmgr_path_flush	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_flush(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_get_dst_module	mt8167/dispsys/ddp_manager.c	/^enum DISP_MODULE_ENUM dpmgr_path_get_dst_module(disp_path_handle dp_handle)$/;"	f
dpmgr_path_get_handle	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_get_handle(unsigned int *dp_handle, unsigned int *cmdq_handle)$/;"	f
dpmgr_path_get_last_config	mt8167/dispsys/ddp_manager.c	/^struct disp_ddp_path_config *dpmgr_path_get_last_config(disp_path_handle dp_handle)$/;"	f
dpmgr_path_get_mutex	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_get_mutex(disp_path_handle dp_handle)$/;"	f
dpmgr_path_get_parameter	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_get_parameter(disp_path_handle dp_handle, int io_evnet, void *data)$/;"	f
dpmgr_path_idle_off	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_idle_off(disp_path_handle dp_handle, void *cmdq_handle, unsigned int level)$/;"	f
dpmgr_path_idle_on	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_idle_on(disp_path_handle dp_handle, void *cmdq_handle, unsigned int level)$/;"	f
dpmgr_path_init	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_init(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_ioctl	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_ioctl(disp_path_handle dp_handle, void *cmdq_handle, enum DDP_IOCTL_NAME ioctl_cmd,$/;"	f
dpmgr_path_is_busy	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_is_busy(disp_path_handle dp_handle)$/;"	f
dpmgr_path_is_idle	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_is_idle(disp_path_handle dp_handle)$/;"	f
dpmgr_path_memout_clock	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_memout_clock(disp_path_handle dp_handle, int clock_switch)$/;"	f
dpmgr_path_power_off	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_power_off(disp_path_handle dp_handle, enum CMDQ_SWITCH encmdq)$/;"	f
dpmgr_path_power_on	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_power_on(disp_path_handle dp_handle, enum CMDQ_SWITCH encmdq)$/;"	f
dpmgr_path_release_8_layer_fence	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_release_8_layer_fence(void)$/;"	f
dpmgr_path_remove_memout	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_remove_memout(disp_path_handle dp_handle, void *cmdq_handle)$/;"	f
dpmgr_path_reset	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_reset(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_set_dst_module	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_set_dst_module(disp_path_handle dp_handle, enum DISP_MODULE_ENUM dst_module)$/;"	f
dpmgr_path_set_parameter	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_set_parameter(disp_path_handle dp_handle, int io_evnet, void *data)$/;"	f
dpmgr_path_set_video_mode	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_set_video_mode(disp_path_handle dp_handle, int is_vdo_mode)$/;"	f
dpmgr_path_start	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_start(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_stop	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_stop(disp_path_handle dp_handle, int encmdq)$/;"	f
dpmgr_path_trigger	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_trigger(disp_path_handle dp_handle, void *trigger_loop_handle, int encmdq)$/;"	f
dpmgr_path_user_cmd	mt8167/dispsys/ddp_manager.c	/^int dpmgr_path_user_cmd(disp_path_handle dp_handle, int msg, unsigned long arg, void *cmdqhandle)$/;"	f
dpmgr_remove_ovl1_sub	mt8167/dispsys/ddp_manager.c	/^int dpmgr_remove_ovl1_sub(disp_path_handle dp_handle, void *cmdq_handle)$/;"	f
dpmgr_reset_module_handle	mt8167/dispsys/ddp_manager.c	/^int dpmgr_reset_module_handle(disp_path_handle dp_handle)$/;"	f
dpmgr_set_lcm_utils	mt8167/dispsys/ddp_manager.c	/^int dpmgr_set_lcm_utils(disp_path_handle dp_handle, void *lcm_drv)$/;"	f
dpmgr_set_ovl1_status	mt8167/dispsys/ddp_manager.c	/^int dpmgr_set_ovl1_status(int status)$/;"	f
dpmgr_signal_event	mt8167/dispsys/ddp_manager.c	/^int dpmgr_signal_event(disp_path_handle dp_handle, enum DISP_PATH_EVENT event)$/;"	f
dpmgr_wait_event	mt8167/dispsys/ddp_manager.c	/^int dpmgr_wait_event(disp_path_handle dp_handle, enum DISP_PATH_EVENT event)$/;"	f
dpmgr_wait_event_timeout	mt8167/dispsys/ddp_manager.c	/^int dpmgr_wait_event_timeout(disp_path_handle dp_handle, enum DISP_PATH_EVENT event, int timeout)$/;"	f
dpmgr_wait_event_timeout	mt8167/dispsys/ddp_mmp.h	/^	mmp_event dpmgr_wait_event_timeout;$/;"	m	struct:DDP_MMP_Events_t
dpmgr_wait_event_ts	mt8167/dispsys/ddp_manager.c	/^int dpmgr_wait_event_ts(disp_path_handle dp_handle, enum DISP_PATH_EVENT event, unsigned long long *event_ts)$/;"	f
dpmgr_wait_ovl_available	mt8167/dispsys/ddp_manager.c	/^int dpmgr_wait_ovl_available(int ovl_num)$/;"	f
dpmgr_wdma_path_force_power_off	mt8167/dispsys/ddp_manager.c	/^int dpmgr_wdma_path_force_power_off(void)$/;"	f
dpmgr_wdma_path_force_power_on	mt8167/dispsys/ddp_manager.c	/^int dpmgr_wdma_path_force_power_on(void)$/;"	f
dprec_cpu_write_reg	mt8167/dispsys/ddp_mmp.h	/^	mmp_event dprec_cpu_write_reg;$/;"	m	struct:DDP_MMP_Events_t
dprec_debug_control	mt8167/dispsys/display_recorder.h	/^struct dprec_debug_control {$/;"	s
dprec_done	mt8167/dispsys/display_recorder.c	/^void dprec_done(struct dprec_logger_event *event, unsigned int val1, unsigned int val2)$/;"	f
dprec_dump_max_length	mt8167/dispsys/display_recorder.c	199;"	d	file:
dprec_error_log_buffer	mt8167/dispsys/display_recorder.c	/^char dprec_error_log_buffer[DPREC_ERROR_LOG_BUFFER_LENGTH];$/;"	v
dprec_error_log_buflen	mt8167/dispsys/display_recorder.c	/^unsigned int dprec_error_log_buflen = DPREC_ERROR_LOG_BUFFER_LENGTH;$/;"	v
dprec_error_log_id	mt8167/dispsys/display_recorder.c	/^unsigned int dprec_error_log_id;$/;"	v
dprec_error_log_len	mt8167/dispsys/display_recorder.c	/^unsigned int dprec_error_log_len;$/;"	v
dprec_event_op	mt8167/dispsys/display_recorder.c	/^void dprec_event_op(enum DPREC_EVENT event)$/;"	f
dprec_fence_record	mt8167/dispsys/display_recorder.c	/^struct dprec_fence_record {$/;"	s	file:
dprec_get_vsync_count	mt8167/dispsys/display_recorder.c	/^unsigned int dprec_get_vsync_count(void)$/;"	f
dprec_handle_option	mt8167/dispsys/display_recorder.c	/^int dprec_handle_option(unsigned int option)$/;"	f
dprec_init	mt8167/dispsys/display_recorder.c	/^int dprec_init(void)$/;"	f
dprec_logger	mt8167/dispsys/display_recorder.h	/^struct dprec_logger {$/;"	s
dprec_logger_buffer	mt8167/dispsys/display_recorder.c	/^static struct logger_buffer dprec_logger_buffer[DPREC_LOGGER_PR_NUM] = {$/;"	v	typeref:struct:logger_buffer	file:
dprec_logger_done	mt8167/dispsys/display_recorder.c	/^void dprec_logger_done(unsigned int type_logsrc, unsigned int val1, unsigned int val2)$/;"	f
dprec_logger_dump	mt8167/dispsys/display_recorder.c	/^void dprec_logger_dump(char *string)$/;"	f
dprec_logger_dump_reset	mt8167/dispsys/display_recorder.c	/^void dprec_logger_dump_reset(void)$/;"	f
dprec_logger_event	mt8167/dispsys/display_recorder.h	/^struct dprec_logger_event {$/;"	s
dprec_logger_event_init	mt8167/dispsys/display_recorder.c	/^void dprec_logger_event_init(struct dprec_logger_event *p, char *name, uint32_t level,$/;"	f
dprec_logger_frame_seq_begin	mt8167/dispsys/display_recorder.c	/^void dprec_logger_frame_seq_begin(unsigned int session_id, unsigned frm_sequence)$/;"	f
dprec_logger_frame_seq_end	mt8167/dispsys/display_recorder.c	/^void dprec_logger_frame_seq_end(unsigned int session_id, unsigned frm_sequence)$/;"	f
dprec_logger_get_buf	mt8167/dispsys/display_recorder.c	/^int dprec_logger_get_buf(enum DPREC_LOGGER_PR_TYPE type, char *stringbuf, int len)$/;"	f
dprec_logger_get_current_hold_period	mt8167/dispsys/display_recorder.c	/^unsigned long long dprec_logger_get_current_hold_period(unsigned int type_logsrc)$/;"	f
dprec_logger_get_dump_addr	mt8167/dispsys/display_recorder.c	/^char *dprec_logger_get_dump_addr()$/;"	f
dprec_logger_get_dump_len	mt8167/dispsys/display_recorder.c	/^unsigned int dprec_logger_get_dump_len(void)$/;"	f
dprec_logger_get_result_string	mt8167/dispsys/display_recorder.c	/^int dprec_logger_get_result_string(enum DPREC_LOGGER_ENUM source, char *stringbuf, int strlen)$/;"	f
dprec_logger_get_result_string_all	mt8167/dispsys/display_recorder.c	/^int dprec_logger_get_result_string_all(char *stringbuf, int strlen)$/;"	f
dprec_logger_pr	mt8167/dispsys/display_recorder.c	/^int dprec_logger_pr(unsigned int type, char *fmt, ...)$/;"	f
dprec_logger_reset	mt8167/dispsys/display_recorder.c	/^void dprec_logger_reset(enum DPREC_LOGGER_ENUM source)$/;"	f
dprec_logger_reset_all	mt8167/dispsys/display_recorder.c	/^void dprec_logger_reset_all(void)$/;"	f
dprec_logger_spy	mt8167/dispsys/display_recorder.c	/^static const char *dprec_logger_spy(enum DPREC_LOGGER_ENUM l)$/;"	f	file:
dprec_logger_start	mt8167/dispsys/display_recorder.c	/^void dprec_logger_start(unsigned int type_logsrc, unsigned int val1, unsigned int val2)$/;"	f
dprec_logger_submit	mt8167/dispsys/display_recorder.c	/^void dprec_logger_submit(unsigned int type_logsrc, unsigned long long period,$/;"	f
dprec_logger_trigger	mt8167/dispsys/display_recorder.c	/^void dprec_logger_trigger(unsigned int type_logsrc, unsigned int val1, unsigned int val2)$/;"	f
dprec_met_info	mt8167/dispsys/display_recorder.c	/^static struct met_log_map dprec_met_info[DISP_SESSION_MEMORY + 2] = {$/;"	v	typeref:struct:met_log_map	file:
dprec_mmp_dump_ovl_layer	mt8167/dispsys/display_recorder.c	/^int dprec_mmp_dump_ovl_layer(struct OVL_CONFIG_STRUCT *ovl_layer, unsigned int l,$/;"	f
dprec_mmp_dump_rdma_layer	mt8167/dispsys/display_recorder.c	/^int dprec_mmp_dump_rdma_layer(void *rdma_layer, unsigned int rdma_num)$/;"	f
dprec_mmp_dump_wdma_layer	mt8167/dispsys/display_recorder.c	/^int dprec_mmp_dump_wdma_layer(void *wdma_layer, unsigned int wdma_num)$/;"	f
dprec_mmp_event_spy	mt8167/dispsys/display_recorder.c	/^static mmp_event dprec_mmp_event_spy(enum DPREC_LOGGER_ENUM l)$/;"	f	file:
dprec_read_from_buffer	mt8167/dispsys/display_recorder.c	/^ssize_t dprec_read_from_buffer(void __user *to, size_t count, loff_t *ppos,$/;"	f
dprec_record	mt8167/dispsys/display_recorder.c	/^struct dprec_record {$/;"	s	file:
dprec_record_type	mt8167/dispsys/display_recorder.c	/^enum dprec_record_type {$/;"	g	file:
dprec_reg_op	mt8167/dispsys/display_recorder.c	/^void dprec_reg_op(void *cmdq, unsigned int reg, unsigned int val, unsigned int mask)$/;"	f
dprec_reg_op_record	mt8167/dispsys/display_recorder.c	/^struct dprec_reg_op_record {$/;"	s	file:
dprec_start	mt8167/dispsys/display_recorder.c	/^void dprec_start(struct dprec_logger_event *event, unsigned int val1, unsigned int val2)$/;"	f
dprec_string_buffer	mt8167/dispsys/display_recorder.c	/^static unsigned char dprec_string_buffer[dprec_string_max_length] = { 0 };$/;"	v	file:
dprec_string_buffer_analysize	mt8167/dispsys/display_recorder.c	/^static unsigned char dprec_string_buffer_analysize[dprec_dump_max_length] = { 0 };$/;"	v	file:
dprec_string_max_length	mt8167/dispsys/display_recorder.c	195;"	d	file:
dprec_stub_event	mt8167/dispsys/display_recorder.c	/^void dprec_stub_event(enum DISP_PATH_EVENT event)$/;"	f
dprec_stub_irq	mt8167/dispsys/display_recorder.c	/^void dprec_stub_irq(unsigned int irq_bit)$/;"	f
dprec_submit	mt8167/dispsys/display_recorder.c	/^void dprec_submit(struct dprec_logger_event *event, unsigned int val1, unsigned int val2)$/;"	f
dprec_to_mmp	mt8167/dispsys/display_recorder.c	/^static void dprec_to_mmp(unsigned int type_logsrc, mmp_log_type mmp_log, unsigned int data1,$/;"	f	file:
dprec_trigger	mt8167/dispsys/display_recorder.c	/^void dprec_trigger(struct dprec_logger_event *event, unsigned int val1, unsigned int val2)$/;"	f
dprec_vsync_irq_event	mt8167/dispsys/display_recorder.c	/^static struct dprec_logger_event dprec_vsync_irq_event;$/;"	v	typeref:struct:dprec_logger_event	file:
dre_map_bypass	include/ddp_aal.h	/^	int dre_map_bypass;$/;"	m	struct:__anon13
driver_id	mt8167/videox/disp_lcm.h	/^	unsigned int driver_id;$/;"	m	struct:disp_lcm_handle
drv	mt8167/videox/disp_lcm.h	/^	LCM_DRIVER *drv;$/;"	m	struct:disp_lcm_handle
dsi	include/fbconfig_kdebug.h	/^	compat_int_t dsi[NUM_OF_DSI];	\/* for there are totally 2 dsi. *\/$/;"	m	struct:compat_dsi_ret
dsi	include/fbconfig_kdebug.h	/^	int dsi[NUM_OF_DSI];	\/* for there are totally 2 dsi. *\/$/;"	m	struct:DSI_RET
dsi0_te_enable	mt8167/dispsys/ddp_dsi.c	/^static int dsi0_te_enable = 1;$/;"	v	file:
dsi_analysis	mt8167/dispsys/ddp_dsi.c	/^void dsi_analysis(enum DISP_MODULE_ENUM module)$/;"	f
dsi_currect_mode	mt8167/dispsys/ddp_dsi.c	/^static int dsi_currect_mode;$/;"	v	file:
dsi_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void dsi_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f	file:
dsi_force_config	mt8167/dispsys/ddp_dsi.c	/^static int dsi_force_config = 0;$/;"	v	file:
dsi_glitch_enable	mt8167/dispsys/ddp_dsi.c	/^static bool dsi_glitch_enable;$/;"	v	file:
dsi_id	common/fbconfig_kdebug.c	/^	enum DSI_INDEX dsi_id;$/;"	m	struct:PM_TOOL_S	typeref:enum:PM_TOOL_S::DSI_INDEX	file:
dsi_index	include/fbconfig_kdebug.h	/^	enum DSI_INDEX dsi_index;$/;"	m	struct:SETTING_VALUE	typeref:enum:SETTING_VALUE::DSI_INDEX
dsi_lcm_params	mt8167/dispsys/ddp_dsi.c	/^LCM_DSI_PARAMS dsi_lcm_params;$/;"	v
dsi_mode_spy	mt8167/dispsys/ddp_dsi.c	/^static const char *dsi_mode_spy(LCM_DSI_MODE_CON mode)$/;"	f	file:
dsi_params	mt8167/dispsys/ddp_dsi.c	/^	LCM_DSI_PARAMS dsi_params;$/;"	m	struct:t_dsi_context	file:
dsi_phy_get_clk	mt8167/dispsys/ddp_dsi.c	/^unsigned int dsi_phy_get_clk(enum DISP_MODULE_ENUM module)$/;"	f
dsi_reg_op_debug	mt8167/dispsys/ddp_dsi.c	/^static int dsi_reg_op_debug;$/;"	v	file:
dsi_reg_va	mt8167/dispsys/ddp_drv.c	/^unsigned long dsi_reg_va;$/;"	v
dsi_set_cmdq	common/fbconfig_kdebug.c	47;"	d	file:
dsi_state_info	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle dsi_state_info;$/;"	m	struct:display_primary_path_context
dsi_te	mt8167/dispsys/ddp_mmp.h	/^	mmp_event dsi_te;$/;"	m	struct:DDP_MMP_Events_t
dstAddress	mt8167/dispsys/ddp_info.h	/^	unsigned long dstAddress;$/;"	m	struct:WDMA_CONFIG_STRUCT
dstPitch	mt8167/dispsys/ddp_info.h	/^	unsigned dstPitch;	\/* output *\/$/;"	m	struct:WDMA_CONFIG_STRUCT
dst_alpha	include/disp_session.h	/^	enum DISP_ALPHA_TYPE dst_alpha;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_ALPHA_TYPE
dst_alpha	include/disp_svp.h	/^	DISP_ALPHA_TYPE dst_alpha;$/;"	m	struct:disp_input_config
dst_alpha	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_alpha;$/;"	m	struct:OVL_CONFIG_STRUCT
dst_alpha	mt8167/videox/mtk_ovl.h	/^	unsigned int dst_alpha;$/;"	m	struct:ovl2mem_in_config
dst_alpha	mt8167/videox/primary_display.h	/^	unsigned int dst_alpha;$/;"	m	struct:primary_disp_input_config
dst_dirty	mt8167/dispsys/ddp_info.h	/^	bool dst_dirty;$/;"	m	struct:disp_ddp_path_config
dst_h	common/mtkfb_fence.h	/^	unsigned int dst_h;	\/* clip region *\/$/;"	m	struct:FENCE_LAYER_INFO
dst_h	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_h;	\/* clip region *\/$/;"	m	struct:OVL_CONFIG_STRUCT
dst_h	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_h;$/;"	m	struct:disp_ddp_path_config
dst_h	mt8167/videox/mtk_ovl.h	/^	unsigned int dst_h;	\/* clip region *\/$/;"	m	struct:ovl2mem_in_config
dst_h	mt8167/videox/primary_display.h	/^	unsigned int dst_h;	\/* clip region *\/$/;"	m	struct:primary_disp_input_config
dst_height	include/disp_session.h	/^	unsigned int dst_width, dst_height;$/;"	m	struct:layer_config
dst_offset_x	include/disp_session.h	/^	unsigned int dst_offset_x, dst_offset_y;$/;"	m	struct:layer_config
dst_offset_y	include/disp_session.h	/^	unsigned int dst_offset_x, dst_offset_y;$/;"	m	struct:layer_config
dst_w	common/mtkfb_fence.h	/^	unsigned int dst_w;$/;"	m	struct:FENCE_LAYER_INFO
dst_w	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_w;$/;"	m	struct:OVL_CONFIG_STRUCT
dst_w	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_w;$/;"	m	struct:disp_ddp_path_config
dst_w	mt8167/videox/mtk_ovl.h	/^	unsigned int dst_w;$/;"	m	struct:ovl2mem_in_config
dst_w	mt8167/videox/primary_display.h	/^	unsigned int dst_w;$/;"	m	struct:primary_disp_input_config
dst_width	include/disp_session.h	/^	unsigned int dst_width, dst_height;$/;"	m	struct:layer_config
dst_x	common/mtkfb_fence.h	/^	unsigned int dst_x;$/;"	m	struct:FENCE_LAYER_INFO
dst_x	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_x;$/;"	m	struct:OVL_CONFIG_STRUCT
dst_x	mt8167/videox/mtk_ovl.h	/^	unsigned int dst_x;$/;"	m	struct:ovl2mem_in_config
dst_x	mt8167/videox/primary_display.h	/^	unsigned int dst_x;$/;"	m	struct:primary_disp_input_config
dst_y	common/mtkfb_fence.h	/^	unsigned int dst_y;$/;"	m	struct:FENCE_LAYER_INFO
dst_y	mt8167/dispsys/ddp_info.h	/^	unsigned int dst_y;$/;"	m	struct:OVL_CONFIG_STRUCT
dst_y	mt8167/videox/mtk_ovl.h	/^	unsigned int dst_y;$/;"	m	struct:ovl2mem_in_config
dst_y	mt8167/videox/primary_display.h	/^	unsigned int dst_y;$/;"	m	struct:primary_disp_input_config
dts	mt8167/videox/disp_lcm.c	/^static unsigned char dts[MAX_SIZE];$/;"	v	file:
dual_port	include/fbconfig_kdebug.h	/^	unsigned int dual_port:1;$/;"	m	struct:misc_property
dump_buffer	mt8167/dispsys/display_recorder.c	/^static char dump_buffer[DUMP_BUFFER_COUNT][LOGGER_BUFFER_SIZE];$/;"	v	file:
dump_info	mt8167/dispsys/ddp_info.h	/^	int (*dump_info)(enum DISP_MODULE_ENUM module, int level);$/;"	m	struct:DDP_MODULE_DRIVER
dump_to_buffer	mt8167/dispsys/ddp_debug.c	/^static unsigned int dump_to_buffer;$/;"	v	file:
eABGR8888	include/DpDataType.h	216;"	d
eARGB8888	include/DpDataType.h	215;"	d
eBAYER10	include/DpDataType.h	209;"	d
eBAYER12	include/DpDataType.h	210;"	d
eBAYER8	include/DpDataType.h	208;"	d
eBGR565	include/DpDataType.h	212;"	d
eBGR888	include/DpDataType.h	214;"	d
eBGRA8888	include/DpDataType.h	220;"	d
eBGRX8888	include/DpDataType.h	226;"	d
eBottom_Field	include/DpDataType.h	/^	eBottom_Field$/;"	e	enum:DpInterlaceFormat
eCompactRaw1	include/DpDataType.h	264;"	d
eDDP_CLK_ID	mt8167/dispsys/ddp_drv.h	/^enum eDDP_CLK_ID {$/;"	g
eGREY	include/DpDataType.h	231;"	d
eI420	include/DpDataType.h	232;"	d
eI422	include/DpDataType.h	246;"	d
eI444	include/DpDataType.h	255;"	d
eIYU2	include/DpDataType.h	234;"	d
eInterlace_None	include/DpDataType.h	/^	eInterlace_None,$/;"	e	enum:DpInterlaceFormat
eMTKYUV	include/DpDataType.h	262;"	d
eNV12	include/DpDataType.h	244;"	d
eNV12_BI	include/DpDataType.h	243;"	d
eNV12_BLK	include/DpDataType.h	238;"	d
eNV12_BLK_FCM	include/DpDataType.h	239;"	d
eNV12_BP	include/DpDataType.h	242;"	d
eNV16	include/DpDataType.h	248;"	d
eNV21	include/DpDataType.h	245;"	d
eNV24	include/DpDataType.h	256;"	d
eNV42	include/DpDataType.h	257;"	d
eNV61	include/DpDataType.h	249;"	d
ePABGR8888	include/DpDataType.h	229;"	d
ePARGB8888	include/DpDataType.h	227;"	d
ePREPARE_FENCE_TYPE	mt8167/videox/mtk_disp_mgr.c	/^enum ePREPARE_FENCE_TYPE {$/;"	g	file:
eRGB565	include/DpDataType.h	211;"	d
eRGB888	include/DpDataType.h	213;"	d
eRGBA8888	include/DpDataType.h	219;"	d
eRGBX8888	include/DpDataType.h	225;"	d
eTop_Field	include/DpDataType.h	/^	eTop_Field,$/;"	e	enum:DpInterlaceFormat
eUYVY	include/DpDataType.h	250;"	d
eUYVY_BP	include/DpDataType.h	254;"	d
eVYUY	include/DpDataType.h	251;"	d
eXABGR8888	include/DpDataType.h	230;"	d
eXARGB8888	include/DpDataType.h	228;"	d
eXBGR8888	include/DpDataType.h	222;"	d
eXRGB8888	include/DpDataType.h	221;"	d
eY800	include/DpDataType.h	260;"	d
eYUV_420_2P_ISP_BLK	include/DpDataType.h	199;"	d
eYUV_420_2P_UYVY	include/DpDataType.h	196;"	d
eYUV_420_2P_VDO_BLK	include/DpDataType.h	200;"	d
eYUV_420_2P_VYUY	include/DpDataType.h	198;"	d
eYUV_420_2P_YUYV	include/DpDataType.h	195;"	d
eYUV_420_2P_YVYU	include/DpDataType.h	197;"	d
eYUV_420_3P	include/DpDataType.h	194;"	d
eYUV_420_3P_YVU	include/DpDataType.h	240;"	d
eYUV_422_2P	include/DpDataType.h	202;"	d
eYUV_422_3P	include/DpDataType.h	201;"	d
eYUV_422_I	include/DpDataType.h	203;"	d
eYUV_422_I_BLK	include/DpDataType.h	204;"	d
eYUV_444_1P	include/DpDataType.h	207;"	d
eYUV_444_2P	include/DpDataType.h	206;"	d
eYUV_444_3P	include/DpDataType.h	205;"	d
eYUY2	include/DpDataType.h	259;"	d
eYUYV	include/DpDataType.h	252;"	d
eYV12	include/DpDataType.h	233;"	d
eYV16	include/DpDataType.h	247;"	d
eYV21	include/DpDataType.h	237;"	d
eYVYU	include/DpDataType.h	253;"	d
en	mt8167/dispsys/ddp_drv.h	/^	unsigned int en;$/;"	m	struct:MDP_COLOR_CAP
en_fps_log	mt8167/videox/debug.c	/^	unsigned int en_fps_log;$/;"	m	struct:DBG_OPTIONS	file:
en_touch_latency_log	mt8167/videox/debug.c	/^	unsigned int en_touch_latency_log;$/;"	m	struct:DBG_OPTIONS	file:
enable	common/mtkfb_fence.h	/^	unsigned int enable;$/;"	m	struct:mtkfb_fence_buf_info
enable	mt8167/dispsys/ddp_dsi.c	/^	bool enable;$/;"	m	struct:t_dsi_context	file:
enable_irq	mt8167/dispsys/ddp_info.h	/^	int (*enable_irq)(enum DISP_MODULE_ENUM module, void *handle, enum DDP_IRQ_LEVEL irq_level);$/;"	m	struct:DDP_MODULE_DRIVER
enable_ovl1_to_mem	mt8167/videox/debug.c	/^static bool enable_ovl1_to_mem = true;$/;"	v	file:
enable_screen_idle_switch_decouple	mt8167/videox/disp_helper.c	/^void enable_screen_idle_switch_decouple(void)$/;"	f
end_frm_seq	mt8167/dispsys/display_recorder.h	/^	unsigned int end_frm_seq;$/;"	m	struct:met_log_map
end_x	mt8167/dispsys/ddp_drv.h	/^	int end_x;$/;"	m	struct:DISP_PQ_WIN_PARAM
end_y	mt8167/dispsys/ddp_drv.h	/^	int end_y;$/;"	m	struct:DISP_PQ_WIN_PARAM
engineFlag	mt8167/dispsys/ddp_drv.h	/^	uint32_t engineFlag;$/;"	m	struct:DISP_EXEC_COMMAND
enqueue_buffer	mt8167/videox/primary_display.c	/^void enqueue_buffer(struct display_primary_path_context *ctx, struct list_head *head,$/;"	f
entry	mt8167/dispsys/ddp_drv.h	/^	unsigned int entry[THSHP_TUNING_INDEX][THSHP_PARAM_MAX];$/;"	m	struct:DISPLAY_TDSHP_T
err_buffer	mt8167/dispsys/display_recorder.c	/^static char err_buffer[ERROR_BUFFER_COUNT][LOGGER_BUFFER_SIZE];$/;"	v	file:
esd_check_bycmdq	mt8167/videox/primary_display.c	/^static atomic_t esd_check_bycmdq = ATOMIC_INIT(0);$/;"	v	file:
esd_check_t	mt8167/dispsys/ddp_mmp.h	/^	mmp_event esd_check_t;$/;"	m	struct:DDP_MMP_Events_t
esd_check_task_wakeup	mt8167/videox/primary_display.c	/^static atomic_t esd_check_task_wakeup = ATOMIC_INIT(0);	\/* For Esd Check Task *\/$/;"	v	file:
esd_check_task_wq	mt8167/videox/primary_display.c	/^static wait_queue_head_t esd_check_task_wq; \/* For Esd Check Task *\/$/;"	v	file:
esd_check_wq	common/mtkfb.c	/^DECLARE_WAIT_QUEUE_HEAD(esd_check_wq);$/;"	v
esd_check_wq	mt8167/videox/mtkfb.c	/^DECLARE_WAIT_QUEUE_HEAD(esd_check_wq);$/;"	v
esd_ext_te_event	mt8167/videox/primary_display.c	/^static atomic_t esd_ext_te_event = ATOMIC_INIT(0); \/* For Vdo Mode EXT TE Check *\/$/;"	v	file:
esd_ext_te_wq	mt8167/videox/primary_display.c	/^static wait_queue_head_t esd_ext_te_wq;	\/* For Vdo Mode EXT TE Check *\/$/;"	v	file:
esd_extte	mt8167/dispsys/ddp_mmp.h	/^	mmp_event esd_extte;$/;"	m	struct:DDP_MMP_Events_t
esd_mode_switch_lock	mt8167/videox/primary_display.c	/^struct mutex esd_mode_switch_lock;$/;"	v	typeref:struct:mutex
esd_rdlcm	mt8167/dispsys/ddp_mmp.h	/^	mmp_event esd_rdlcm;$/;"	m	struct:DDP_MMP_Events_t
esd_recovery_t	mt8167/dispsys/ddp_mmp.h	/^	mmp_event esd_recovery_t;$/;"	m	struct:DDP_MMP_Events_t
esd_ret_buffer	include/fbconfig_kdebug.h	/^	char *esd_ret_buffer;$/;"	m	struct:ESD_PARA
esd_ret_buffer	include/fbconfig_kdebug.h	/^	compat_uint_t esd_ret_buffer;$/;"	m	struct:compat_esd_para
esd_vdo_eint	mt8167/dispsys/ddp_mmp.h	/^	mmp_event esd_vdo_eint;$/;"	m	struct:DDP_MMP_Events_t
event	mt8167/dispsys/ddp_manager.c	/^	enum DISP_PATH_EVENT event;$/;"	m	struct:DPMGR_WQ_HANDLE	typeref:enum:DPMGR_WQ_HANDLE::DISP_PATH_EVENT	file:
event	mt8167/dispsys/display_recorder.h	/^	enum DPREC_EVENT event;$/;"	m	struct:event_string_map	typeref:enum:event_string_map::DPREC_EVENT
event_err	common/mtkfb_fence.h	/^	struct dprec_logger_event event_err;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_findidx	common/mtkfb_fence.h	/^	struct dprec_logger_event event_findidx;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_frame_cfg	common/mtkfb_fence.h	/^	struct dprec_logger_event event_frame_cfg;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_map	mt8167/dispsys/display_recorder.c	/^static struct event_string_map event_map[] = {$/;"	v	typeref:struct:event_string_map	file:
event_prepare	common/mtkfb_fence.h	/^	struct dprec_logger_event event_prepare;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_release	common/mtkfb_fence.h	/^	struct dprec_logger_event event_release;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_setinput	common/mtkfb_fence.h	/^	struct dprec_logger_event event_setinput;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_setoutput	common/mtkfb_fence.h	/^	struct dprec_logger_event event_setoutput;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_status	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle event_status;$/;"	m	struct:display_primary_path_context
event_string	mt8167/dispsys/display_recorder.h	/^	char *event_string;$/;"	m	struct:event_string_map
event_string_map	mt8167/dispsys/display_recorder.h	/^struct event_string_map {$/;"	s
event_trigger	common/mtkfb_fence.h	/^	struct dprec_logger_event event_trigger;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_wait_fence	common/mtkfb_fence.h	/^	struct dprec_logger_event event_wait_fence;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
event_waitvsync	common/mtkfb_fence.h	/^	struct dprec_logger_event event_waitvsync;$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::dprec_logger_event
ext_sel_layer	include/disp_session.h	/^	__s8 ext_sel_layer;$/;"	m	struct:disp_input_config
ext_sel_layer	include/disp_session.h	/^	int ext_sel_layer;$/;"	m	struct:layer_config
ext_session_id	mt8167/videox/primary_display.c	/^unsigned int ext_session_id = MAKE_DISP_SESSION(DISP_SESSION_MEMORY, 2);$/;"	v
fb_addr	mt8167/videox/mtkfb_console.h	/^	uint8_t *fb_addr;$/;"	m	struct:MFC_CONTEXT
fb_base	common/mtkfb.c	/^	u64 fb_base;$/;"	m	struct:tag_videolfb	file:
fb_base	common/mtkfb.c	/^phys_addr_t fb_base;$/;"	v
fb_base	common/mtkfb_dummy.c	/^	u64 fb_base;$/;"	m	struct:tag_videolfb	file:
fb_base	common/mtkfb_dummy.c	/^phys_addr_t fb_base;$/;"	v
fb_base	mt8167/videox/mtkfb.c	/^	u64 fb_base;$/;"	m	struct:tag_lyqboot	file:
fb_base	mt8167/videox/mtkfb.c	/^	u64 fb_base;$/;"	m	struct:tag_videolfb	file:
fb_base	mt8167/videox/mtkfb.c	/^phys_addr_t fb_base;$/;"	v
fb_base	mtdummy/mtkfb.c	/^	u64 fb_base;$/;"	m	struct:tag_videolfb	file:
fb_base	mtdummy/mtkfb.c	/^phys_addr_t fb_base;$/;"	v
fb_bpp	mt8167/videox/mtkfb_console.h	/^	uint32_t fb_bpp;$/;"	m	struct:MFC_CONTEXT
fb_config_lock	common/fbconfig_kdebug.c	/^struct mutex fb_config_lock;$/;"	v	typeref:struct:mutex
fb_early_init_dt_get_chosen	common/mtkfb.c	/^static int fb_early_init_dt_get_chosen(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
fb_early_init_dt_get_chosen	common/mtkfb_dummy.c	/^static int fb_early_init_dt_get_chosen(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
fb_early_init_dt_get_chosen	mt8167/videox/mtkfb.c	/^static int fb_early_init_dt_get_chosen(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
fb_early_init_dt_get_chosen	mtdummy/mtkfb.c	/^static int fb_early_init_dt_get_chosen(unsigned long node, const char *uname, int depth,$/;"	f	file:
fb_frame_offset	include/mtkfb.h	/^struct fb_frame_offset {$/;"	s
fb_height	mt8167/videox/mtkfb_console.h	/^	uint32_t fb_height;$/;"	m	struct:MFC_CONTEXT
fb_info	include/mtkfb.h	/^	struct fb_info *fb_info;	\/* Linux fbdev framework data *\/$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::fb_info
fb_layer_context	common/mtkfb.c	/^struct fb_overlay_layer fb_layer_context;$/;"	v	typeref:struct:fb_overlay_layer
fb_layer_context	mt8167/videox/mtkfb.c	/^struct fb_overlay_layer fb_layer_context;$/;"	v	typeref:struct:fb_overlay_layer
fb_overlay_buffer	include/mtkfb.h	/^struct fb_overlay_buffer {$/;"	s
fb_overlay_buffer_info	include/mtkfb.h	/^struct fb_overlay_buffer_info {$/;"	s
fb_overlay_buffer_t	common/mtkfb_fence.h	/^struct fb_overlay_buffer_t {$/;"	s
fb_overlay_config	include/mtkfb.h	/^struct fb_overlay_config {$/;"	s
fb_overlay_decouple	include/mtkfb.h	/^struct fb_overlay_decouple {$/;"	s
fb_overlay_layer	include/mtkfb.h	/^struct fb_overlay_layer {$/;"	s
fb_overlay_layer_info	include/mtkfb.h	/^struct fb_overlay_layer_info {$/;"	s
fb_overlay_mode	include/mtkfb.h	/^struct fb_overlay_mode {$/;"	s
fb_overlay_session	include/mtkfb.h	/^struct fb_overlay_session {$/;"	s
fb_pa	common/mtkfb.c	/^unsigned long fb_pa;$/;"	v
fb_pa	common/mtkfb_dummy.c	/^unsigned int fb_pa;$/;"	v
fb_pa	mt8167/videox/mtkfb.c	/^unsigned long fb_pa;$/;"	v
fb_pa	mtdummy/mtkfb.c	/^unsigned int fb_pa;$/;"	v
fb_pa_base	include/mtkfb.h	/^	dma_addr_t fb_pa_base;	\/* Bus physical address *\/$/;"	m	struct:mtkfb_device
fb_post_video_buffer	include/mtkfb.h	/^struct fb_post_video_buffer {$/;"	s
fb_scale	include/mtkfb.h	/^struct fb_scale {$/;"	s
fb_size_in_byte	include/mtkfb.h	/^	unsigned long fb_size_in_byte;$/;"	m	struct:mtkfb_device
fb_slt_catpure	include/mtkfb.h	/^struct fb_slt_catpure {$/;"	s
fb_update_window	include/mtkfb.h	/^struct fb_update_window {$/;"	s
fb_va_base	include/mtkfb.h	/^	void *fb_va_base;	\/* MPU virtual address *\/$/;"	m	struct:mtkfb_device
fb_width	mt8167/videox/mtkfb_console.h	/^	uint32_t fb_width;$/;"	m	struct:MFC_CONTEXT
fb_xres_update	common/mtkfb.c	/^static u32 fb_xres_update;$/;"	v	file:
fb_xres_update	common/mtkfb_dummy.c	/^static u32 fb_xres_update;$/;"	v	file:
fb_xres_update	mt8167/videox/mtkfb.c	/^static u32 fb_xres_update;$/;"	v	file:
fb_xres_update	mtdummy/mtkfb.c	/^static u32 fb_xres_update;$/;"	v	file:
fb_yres_update	common/mtkfb.c	/^static u32 fb_yres_update;$/;"	v	file:
fb_yres_update	common/mtkfb_dummy.c	/^static u32 fb_yres_update;$/;"	v	file:
fb_yres_update	mt8167/videox/mtkfb.c	/^static u32 fb_yres_update;$/;"	v	file:
fb_yres_update	mtdummy/mtkfb.c	/^static u32 fb_yres_update;$/;"	v	file:
fbconfig_buffer	common/fbconfig_kdebug.c	/^static char fbconfig_buffer[2048];$/;"	v	file:
fbconfig_fops	common/fbconfig_kdebug.c	/^static const struct file_operations fbconfig_fops = {$/;"	v	typeref:struct:file_operations	file:
fbconfig_get_esd_check	common/fbconfig_kdebug.c	/^int fbconfig_get_esd_check(enum DSI_INDEX dsi_id, uint32_t cmd, uint8_t *buffer, uint32_t num)$/;"	f
fbconfig_get_esd_check_test	mt8167/videox/primary_display.c	/^int fbconfig_get_esd_check_test(uint32_t dsi_id, uint32_t cmd, uint8_t *buffer, uint32_t num)$/;"	f
fbconfig_ioctl	common/fbconfig_kdebug.c	/^static long fbconfig_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
fbconfig_open	common/fbconfig_kdebug.c	/^static int fbconfig_open(struct inode *inode, struct file *file)$/;"	f	file:
fbconfig_read	common/fbconfig_kdebug.c	/^static ssize_t fbconfig_read(struct file *file, char __user *ubuf, size_t count, loff_t *ppos)$/;"	f	file:
fbconfig_release	common/fbconfig_kdebug.c	/^static int fbconfig_release(struct inode *inode, struct file *file)$/;"	f	file:
fbconfig_start_LCM_config	common/fbconfig_kdebug.c	/^bool fbconfig_start_LCM_config;$/;"	v
fbconfig_write	common/fbconfig_kdebug.c	/^static ssize_t fbconfig_write(struct file *file,$/;"	f	file:
fbk_div	include/fbconfig_kdebug.h	/^	unsigned short fbk_div;$/;"	m	struct:MIPI_CLK_V2
fblayer_dither_needed	common/mtkfb.c	/^bool fblayer_dither_needed;$/;"	v
fblayer_dither_needed	mt8167/videox/mtkfb.c	/^bool fblayer_dither_needed;$/;"	v
fence	common/mtkfb_fence.h	/^	int fence;$/;"	m	struct:mtkfb_fence_buf_info
fence	include/mtkfb.h	/^	int fence;$/;"	m	struct:fb_overlay_config
fence	mt8167/dispsys/display_recorder.c	/^		struct dprec_fence_record fence;$/;"	m	union:dprec_record::__anon9	typeref:struct:dprec_record::__anon9::dprec_fence_record	file:
fence_buffer	mt8167/dispsys/display_recorder.c	/^static char fence_buffer[FENCE_BUFFER_COUNT][LOGGER_BUFFER_SIZE];$/;"	v	file:
fence_clean_up_task_wakeup	common/mtkfb_fence.c	/^int fence_clean_up_task_wakeup;$/;"	v
fence_fd	common/mtkfb.c	/^	compat_int_t fence_fd;	\/* 8135 *\/$/;"	m	struct:compat_fb_overlay_layer	file:
fence_fd	common/mtkfb_fence.h	/^	int fence_fd;$/;"	m	struct:fb_overlay_buffer_t
fence_fd	common/mtkfb_fence.h	/^	unsigned int fence_fd;$/;"	m	struct:disp_sync_info
fence_fd	include/disp_session.h	/^	int fence_fd;$/;"	m	struct:disp_buffer_info
fence_fd	include/disp_session.h	/^	int fence_fd;$/;"	m	struct:disp_present_fence_info
fence_fd	include/disp_svp.h	/^	int fence_fd;$/;"	m	struct:disp_buffer_info
fence_fd	include/mtkfb.h	/^	int fence_fd;		\/* 8135 *\/$/;"	m	struct:fb_overlay_layer
fence_fd	include/mtkfb.h	/^	int fence_fd;$/;"	m	struct:fb_overlay_buffer
fence_fd	mt8167/dispsys/display_recorder.c	/^	unsigned int fence_fd;$/;"	m	struct:dprec_fence_record	file:
fence_fd	mt8167/videox/mtkfb.c	/^	compat_int_t fence_fd;	\/* 8135 *\/$/;"	m	struct:compat_fb_overlay_layer	file:
fence_id	mt8167/videox/primary_display.h	/^	uint32_t fence_id;$/;"	m	struct:disp_internal_buffer_info
fence_idx	common/mtkfb_fence.h	/^	unsigned int fence_idx;$/;"	m	struct:disp_sync_info
fence_idx	common/mtkfb_fence.h	/^	unsigned int fence_idx;$/;"	m	struct:mtkfb_fence_sync_info
fence_msg_buf	mt8167/videox/mtk_disp_mgr.c	/^static char fence_msg_buf[512];$/;"	v	file:
fence_release_callback	mt8167/videox/primary_display.h	/^typedef void (*fence_release_callback) (unsigned int data);$/;"	t
fences	include/mtkfb.h	/^	struct sync_fence *fences[4];$/;"	m	struct:update_ovls_work	typeref:struct:update_ovls_work::sync_fence
fg_color	mt8167/videox/mtkfb_console.h	/^	uint32_t fg_color;$/;"	m	struct:MFC_CONTEXT
find_buffer_by_mva	mt8167/videox/primary_display.c	/^struct disp_internal_buffer_info *find_buffer_by_mva(struct display_primary_path_context *ctx,$/;"	f
find_handle_by_module	mt8167/dispsys/ddp_manager.c	/^static struct ddp_path_handle *find_handle_by_module(enum DISP_MODULE_ENUM module)$/;"	f	file:
fix_mutex_id	mt8167/dispsys/ddp_manager.c	/^static int fix_mutex_id;$/;"	v	file:
flag	mt8167/videox/mtkfb.c	/^	u32 flag;	\/\/should 508$/;"	m	struct:tag_lyqboot	file:
fmt	common/mtkfb_fence.h	/^	unsigned int fmt;$/;"	m	struct:FENCE_LAYER_INFO
fmt	include/disp_session.h	/^	enum DISP_FORMAT fmt;$/;"	m	struct:disp_output_config	typeref:enum:disp_output_config::DISP_FORMAT
fmt	include/disp_svp.h	/^	enum DISP_FORMAT fmt;$/;"	m	struct:disp_output_config	typeref:enum:disp_output_config::DISP_FORMAT
fmt	include/fbconfig_kdebug.h	/^	compat_int_t fmt;$/;"	m	struct:compat_pm_layer_info
fmt	include/fbconfig_kdebug.h	/^	int fmt;$/;"	m	struct:PM_LAYER_INFO
fmt	mt8167/dispsys/ddp_drv.h	/^	enum DP_COLOR_ENUM fmt;$/;"	m	struct:DISP_OVL_INFO	typeref:enum:DISP_OVL_INFO::DP_COLOR_ENUM
fmt	mt8167/dispsys/ddp_info.h	/^	unsigned int fmt;$/;"	m	struct:OVL_BASIC_STRUCT
fmt	mt8167/dispsys/ddp_info.h	/^	unsigned int fmt;$/;"	m	struct:OVL_CONFIG_STRUCT
fmt	mt8167/videox/mtk_ovl.h	/^	unsigned int fmt;$/;"	m	struct:ovl2mem_in_config
fmt	mt8167/videox/mtk_ovl.h	/^	unsigned int fmt;$/;"	m	struct:ovl2mem_io_config
fmt	mt8167/videox/primary_display.h	/^	unsigned int fmt;$/;"	m	struct:disp_mem_output_config
fmt	mt8167/videox/primary_display.h	/^	unsigned int fmt;$/;"	m	struct:primary_disp_input_config
fmt_bpp	mt8167/dispsys/ddp_color_format.c	/^int fmt_bpp(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_color_space	mt8167/dispsys/ddp_color_format.c	/^int fmt_color_space(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_hw_value	mt8167/dispsys/ddp_color_format.c	/^int fmt_hw_value(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_is_yuv420	mt8167/dispsys/ddp_color_format.c	/^int fmt_is_yuv420(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_is_yuv422	mt8167/dispsys/ddp_color_format.c	/^int fmt_is_yuv422(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_string	mt8167/dispsys/ddp_color_format.c	/^char *fmt_string(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_swap	mt8167/dispsys/ddp_color_format.c	/^int fmt_swap(enum DP_COLOR_ENUM fmt)$/;"	f
fmt_type	mt8167/dispsys/ddp_color_format.c	/^enum DP_COLOR_ENUM fmt_type(int unique, int swap)$/;"	f
font_height	mt8167/videox/mtkfb_console.h	/^	uint32_t font_height;$/;"	m	struct:MFC_CONTEXT
font_vga_8x16	common/font_8x16.c	/^EXPORT_SYMBOL(font_vga_8x16);$/;"	v
font_vga_8x16	common/font_8x16.c	/^const struct font_desc font_vga_8x16 = {$/;"	v	typeref:struct:font_desc
font_width	mt8167/videox/mtkfb_console.h	/^	uint32_t font_width;$/;"	m	struct:MFC_CONTEXT
fontdata_8x16	common/font_8x16.c	/^static const unsigned char fontdata_8x16[FONTDATAMAX] = {$/;"	v	file:
force_dis_layers	mt8167/videox/debug.c	/^	unsigned int force_dis_layers;$/;"	m	struct:DBG_OPTIONS	file:
force_on_wdma_path	mt8167/videox/primary_display.h	/^	unsigned int force_on_wdma_path;$/;"	m	struct:display_primary_path_context
force_sec	mt8167/dispsys/ddp_debug.c	/^unsigned int force_sec;$/;"	v
format	include/mtkfb.h	/^	enum MTK_FB_FORMAT format;$/;"	m	struct:fb_slt_catpure	typeref:enum:fb_slt_catpure::MTK_FB_FORMAT
format	include/mtkfb.h	/^	enum MTK_FB_TV_SRC_FORMAT format;$/;"	m	struct:fb_post_video_buffer	typeref:enum:fb_post_video_buffer::MTK_FB_TV_SRC_FORMAT
fps	common/mtkfb.c	/^	u32 fps;$/;"	m	struct:tag_videolfb	file:
fps	common/mtkfb_dummy.c	/^	u32 fps;$/;"	m	struct:tag_videolfb	file:
fps	mt8167/dispsys/ddp_info.h	/^	unsigned int fps;$/;"	m	struct:disp_ddp_path_config
fps	mt8167/videox/debug.c	/^static struct FPS_LOGGER fps = { 0 };$/;"	v	typeref:struct:FPS_LOGGER	file:
fps	mt8167/videox/mtkfb.c	/^	u32 fps;$/;"	m	struct:tag_videolfb	file:
fps	mtdummy/mtkfb.c	/^	u32 fps;$/;"	m	struct:tag_videolfb	file:
frame	common/od10/ddp_od.c	/^	unsigned int frame;$/;"	m	struct:__anon5	file:
framebuffer_mva	mt8167/videox/primary_display.h	/^	unsigned long framebuffer_mva;$/;"	m	struct:display_primary_path_context
framebuffer_va	mt8167/videox/primary_display.h	/^	unsigned long framebuffer_va;$/;"	m	struct:display_primary_path_context
free_decouple_sec_buffer	mt8167/videox/primary_display.c	/^static KREE_SECUREMEM_HANDLE free_decouple_sec_buffer(KREE_SECUREMEM_HANDLE mem_handle)$/;"	f	file:
free_list_memory	common/fbconfig_kdebug.c	/^static void free_list_memory(void)$/;"	f	file:
free_sec_buffer	mt8167/videox/primary_display.c	/^int free_sec_buffer(unsigned int handle)$/;"	f
frm_sequence	include/disp_session.h	/^	__u32 frm_sequence;$/;"	m	struct:disp_input_config
frm_sequence	include/disp_session.h	/^	unsigned int frm_sequence;$/;"	m	struct:disp_output_config
frm_update_cnt	mt8167/videox/primary_display.c	/^static unsigned int frm_update_cnt;$/;"	v	file:
frm_update_sequence	mt8167/videox/primary_display.c	/^static struct disp_frm_seq_info frm_update_sequence[FRM_UPDATE_SEQ_CACHE_NUM];$/;"	v	typeref:struct:disp_frm_seq_info	file:
gCapturePriLayerDownX	mt8167/dispsys/display_recorder.c	/^unsigned int gCapturePriLayerDownX = 20;$/;"	v
gCapturePriLayerDownY	mt8167/dispsys/display_recorder.c	/^unsigned int gCapturePriLayerDownY = 20;$/;"	v
gCapturePriLayerEnable	mt8167/dispsys/display_recorder.c	/^unsigned int gCapturePriLayerEnable;$/;"	v
gCapturePriLayerNum	mt8167/dispsys/display_recorder.c	/^unsigned int gCapturePriLayerNum = 8;$/;"	v
gCaptureWdmaLayerEnable	mt8167/dispsys/display_recorder.c	/^unsigned int gCaptureWdmaLayerEnable;$/;"	v
gDDPError	mt8167/dispsys/ddp_manager.c	/^unsigned int gDDPError = 1;$/;"	v
gDDPError	mt8167/dispsys/ddp_manager.c	/^unsigned int gDDPError;$/;"	v
gDisableOVLTF	mt8167/dispsys/ddp_debug.c	/^unsigned int gDisableOVLTF;$/;"	v
gDisableSODIForTriggerLoop	mt8167/dispsys/ddp_debug.c	/^unsigned int gDisableSODIForTriggerLoop = 1;$/;"	v
gDumpClockStatus	mt8167/dispsys/ddp_debug.c	/^unsigned int gDumpClockStatus = 1;$/;"	v
gDumpConfigCMD	mt8167/dispsys/ddp_debug.c	/^unsigned int gDumpConfigCMD;$/;"	v
gDumpESDCMD	mt8167/dispsys/ddp_debug.c	/^unsigned int gDumpESDCMD;$/;"	v
gDumpMemoutCmdq	mt8167/dispsys/ddp_debug.c	/^unsigned int gDumpMemoutCmdq;$/;"	v
gESDEnableSODI	mt8167/dispsys/ddp_debug.c	/^unsigned int gESDEnableSODI = 1;$/;"	v
gEnableDSIStateCheck	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableDSIStateCheck;$/;"	v
gEnableIRQ	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableIRQ = 1;$/;"	v
gEnableIRQ	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableIRQ;$/;"	v
gEnableLowPowerFeature	mt8167/videox/primary_display.c	/^unsigned int gEnableLowPowerFeature;$/;"	v
gEnableMutexRisingEdge	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableMutexRisingEdge;$/;"	v
gEnableOVLStatusCheck	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableOVLStatusCheck;$/;"	v
gEnableReduceRegWrite	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableReduceRegWrite;$/;"	v
gEnableSODIControl	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableSODIControl = 1;$/;"	v
gEnableSODIControl	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableSODIControl;$/;"	v
gEnableSWTrigger	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableSWTrigger;$/;"	v
gEnableUartLog	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableUartLog;$/;"	v
gEnableUnderflowAEE	mt8167/dispsys/ddp_debug.c	/^unsigned int gEnableUnderflowAEE;$/;"	v
gEnterSodiAfterEOF	mt8167/videox/primary_display.c	/^unsigned int gEnterSodiAfterEOF;$/;"	v
gMutexFreeRun	mt8167/dispsys/ddp_debug.c	/^unsigned int gMutexFreeRun = 1;$/;"	v
gOVLBackground	mt8167/dispsys/ddp_debug.c	/^unsigned int gOVLBackground;$/;"	v
gPrefetchControl	mt8167/dispsys/ddp_debug.c	/^unsigned int gPrefetchControl = 1;$/;"	v
gPrefetchControl	mt8167/dispsys/ddp_debug.c	/^unsigned int gPrefetchControl;$/;"	v
gPresentFenceIndex	mt8167/videox/primary_display.c	/^unsigned int gPresentFenceIndex;$/;"	v
gRDMAFIFOLen	mt8167/dispsys/ddp_debug.c	/^unsigned long int gRDMAFIFOLen = 32;$/;"	v
gRDMAUltraSetting	mt8167/dispsys/ddp_debug.c	/^unsigned long int gRDMAUltraSetting;	\/* so we can modify RDMA ultra at run-time *\/$/;"	v
gResetOVLInAALTrigger	mt8167/dispsys/ddp_debug.c	/^unsigned int gResetOVLInAALTrigger;$/;"	v
gResetRDMAEnable	mt8167/dispsys/ddp_debug.c	/^unsigned int gResetRDMAEnable = 1;$/;"	v
gSkipIdleDetect	mt8167/dispsys/ddp_debug.c	/^unsigned int gSkipIdleDetect;$/;"	v
gTriggerDispMode	mt8167/videox/primary_display.c	/^unsigned int gTriggerDispMode; \/* 0: normal, 1: lcd only, 2: none of lcd and lcm *\/$/;"	v
gUltraEnable	mt8167/dispsys/ddp_debug.c	/^unsigned int gUltraEnable = 1;$/;"	v
g_Color_Cam_Param	common/color20/ddp_color.c	/^static struct DISP_PQ_PARAM g_Color_Cam_Param = {$/;"	v	typeref:struct:DISP_PQ_PARAM	file:
g_Color_Gal_Param	common/color20/ddp_color.c	/^static struct DISP_PQ_PARAM g_Color_Gal_Param = {$/;"	v	typeref:struct:DISP_PQ_PARAM	file:
g_Color_Index	common/color20/ddp_color.c	/^static struct DISPLAY_PQ_T g_Color_Index = {$/;"	v	typeref:struct:DISPLAY_PQ_T	file:
g_Color_Param	common/color20/ddp_color.c	/^static struct DISP_PQ_PARAM g_Color_Param[2] = {$/;"	v	typeref:struct:DISP_PQ_PARAM	file:
g_PQ_DC_Param	common/color20/ddp_color.c	/^static struct DISP_PQ_DC_PARAM g_PQ_DC_Param = {$/;"	v	typeref:struct:DISP_PQ_DC_PARAM	file:
g_PQ_DS_Param	common/color20/ddp_color.c	/^static struct DISP_PQ_DS_PARAM g_PQ_DS_Param = {$/;"	v	typeref:struct:DISP_PQ_DS_PARAM	file:
g_TDSHP_Index	common/color20/ddp_color.c	/^static struct DISPLAY_TDSHP_T g_TDSHP_Index;$/;"	v	typeref:struct:DISPLAY_TDSHP_T	file:
g_aal0_is_clock_on	common/aal30/ddp_aal.c	/^static volatile bool g_aal0_is_clock_on;$/;"	v	file:
g_aal_allowPartial	common/aal20/ddp_aal.c	/^static atomic_t g_aal_allowPartial = ATOMIC_INIT(0);$/;"	v	file:
g_aal_allowPartial	common/aal30/ddp_aal.c	/^static atomic_t g_aal_allowPartial = ATOMIC_INIT(0);$/;"	v	file:
g_aal_backlight_notified	common/aal20/ddp_aal.c	/^static volatile int g_aal_backlight_notified = 1023;$/;"	v	file:
g_aal_backlight_notified	common/aal30/ddp_aal.c	/^static volatile int g_aal_backlight_notified = 1023;$/;"	v	file:
g_aal_backup	common/aal20/ddp_aal.c	/^struct aal_backup g_aal_backup;$/;"	v	typeref:struct:aal_backup
g_aal_backup	common/aal30/ddp_aal.c	/^struct aal_backup g_aal_backup;$/;"	v	typeref:struct:aal_backup
g_aal_dirty_frame_retrieved	common/aal20/ddp_aal.c	/^static volatile int g_aal_dirty_frame_retrieved = 1;$/;"	v	file:
g_aal_dirty_frame_retrieved	common/aal30/ddp_aal.c	/^static volatile int g_aal_dirty_frame_retrieved[AAL_TOTAL_MODULE_NUM] = {1, 1};$/;"	v	file:
g_aal_dirty_frame_retrieved	common/aal30/ddp_aal.c	/^static volatile int g_aal_dirty_frame_retrieved[AAL_TOTAL_MODULE_NUM] = {1};$/;"	v	file:
g_aal_hist	common/aal20/ddp_aal.c	/^static DISP_AAL_HIST g_aal_hist = {$/;"	v	file:
g_aal_hist	common/aal30/ddp_aal.c	/^static DISP_AAL_HIST g_aal_hist = {$/;"	v	file:
g_aal_hist_available	common/aal20/ddp_aal.c	/^static volatile int g_aal_hist_available;$/;"	v	file:
g_aal_hist_available	common/aal30/ddp_aal.c	/^static volatile int g_aal_hist_available;$/;"	v	file:
g_aal_hist_count	common/aal30/ddp_aal.c	/^static unsigned int g_aal_hist_count;$/;"	v	file:
g_aal_hist_db	common/aal20/ddp_aal.c	/^static DISP_AAL_HIST g_aal_hist_db;$/;"	v	file:
g_aal_hist_db	common/aal30/ddp_aal.c	/^static DISP_AAL_HIST g_aal_hist_db;$/;"	v	file:
g_aal_hist_multi_pipe	common/aal30/ddp_aal.c	/^static DISP_AAL_HIST g_aal_hist_multi_pipe;$/;"	v	file:
g_aal_init_regs	common/aal20/ddp_aal.c	/^static DISP_AAL_INITREG g_aal_init_regs;$/;"	v	file:
g_aal_init_regs	common/aal30/ddp_aal.c	/^static DISP_AAL_INITREG g_aal_init_regs;$/;"	v	file:
g_aal_initialed	common/aal20/ddp_aal.c	/^static volatile int g_aal_initialed;$/;"	v	file:
g_aal_initialed	common/aal30/ddp_aal.c	/^static volatile int g_aal_initialed;$/;"	v	file:
g_aal_io_mask	common/aal20/ddp_aal.c	/^static int g_aal_io_mask;$/;"	v	file:
g_aal_io_mask	common/aal30/ddp_aal.c	/^static int g_aal_io_mask;$/;"	v	file:
g_aal_is_init_regs_valid	common/aal20/ddp_aal.c	/^static volatile int g_aal_is_init_regs_valid;$/;"	v	file:
g_aal_is_init_regs_valid	common/aal30/ddp_aal.c	/^static volatile int g_aal_is_init_regs_valid;$/;"	v	file:
g_aal_log_buffer	common/aal20/ddp_aal.c	/^static char g_aal_log_buffer[256] = "";$/;"	v	file:
g_aal_log_buffer	common/aal30/ddp_aal.c	/^static char g_aal_log_buffer[256] = "";$/;"	v	file:
g_aal_log_index	common/aal20/ddp_aal.c	/^static int g_aal_log_index;$/;"	v	file:
g_aal_log_index	common/aal30/ddp_aal.c	/^static int g_aal_log_index;$/;"	v	file:
g_aal_log_prevtime	common/aal20/ddp_aal.c	/^struct timeval g_aal_log_prevtime = {0};$/;"	v	typeref:struct:timeval
g_aal_log_prevtime	common/aal30/ddp_aal.c	/^struct timeval g_aal_log_prevtime = {0};$/;"	v	typeref:struct:timeval
g_aal_module_hist_count	common/aal30/ddp_aal.c	/^static unsigned int g_aal_module_hist_count[AAL_TOTAL_MODULE_NUM];$/;"	v	file:
g_aal_param	common/aal20/ddp_aal.c	/^static DISP_AAL_PARAM g_aal_param;$/;"	v	file:
g_aal_param	common/aal30/ddp_aal.c	/^static DISP_AAL_PARAM g_aal_param;$/;"	v	file:
g_aal_prev_pipe	common/aal30/ddp_aal.c	/^static volatile int g_aal_prev_pipe;$/;"	v	file:
g_aal_reset_count	common/aal30/ddp_aal.c	/^static volatile bool g_aal_reset_count;$/;"	v	file:
g_ccorr_ddp_notify	common/corr10/ddp_gamma.c	/^static ddp_module_notify g_ccorr_ddp_notify;$/;"	v	file:
g_ccorr_get_irq	common/corr10/ddp_gamma.c	/^static volatile int g_ccorr_get_irq;$/;"	v	file:
g_ccorr_relay_value	common/corr10/ddp_gamma.c	/^static unsigned int g_ccorr_relay_value;$/;"	v	file:
g_cmdq_handle	mt8167/dispsys/ddp_manager.c	/^void *g_cmdq_handle;$/;"	v
g_color0_dst_h	common/color20/ddp_color.c	/^static unsigned long g_color0_dst_h;$/;"	v	file:
g_color0_dst_w	common/color20/ddp_color.c	/^static unsigned long g_color0_dst_w;$/;"	v	file:
g_color1_dst_h	common/color20/ddp_color.c	/^static unsigned long g_color1_dst_h;$/;"	v	file:
g_color1_dst_w	common/color20/ddp_color.c	/^static unsigned long g_color1_dst_w;$/;"	v	file:
g_color_bypass	common/color20/ddp_color.c	/^static int g_color_bypass = 1;$/;"	v	file:
g_color_bypass	common/color20/ddp_color.c	/^static int g_color_bypass;$/;"	v	file:
g_color_cb	common/color20/ddp_color.c	/^static ddp_module_notify g_color_cb;$/;"	v	file:
g_color_dbg_en	common/color20/ddp_color.c	/^static unsigned int g_color_dbg_en;$/;"	v	file:
g_color_reg	common/color20/ddp_color.c	/^static struct DISPLAY_COLOR_REG g_color_reg;$/;"	v	typeref:struct:DISPLAY_COLOR_REG	file:
g_color_reg_valid	common/color20/ddp_color.c	/^static int g_color_reg_valid;$/;"	v	file:
g_color_window	common/color20/ddp_color.c	/^	static unsigned long g_color_window = 0x40106051;$/;"	v	file:
g_color_window	common/color20/ddp_color.c	/^	static unsigned long g_color_window = 0x40185E57;$/;"	v	file:
g_ddp_notify	common/aal20/ddp_aal.c	/^static ddp_module_notify g_ddp_notify;$/;"	v	file:
g_ddp_notify	common/aal30/ddp_aal.c	/^static ddp_module_notify g_ddp_notify;$/;"	v	file:
g_ddp_notify	common/pwm10/ddp_pwm.c	/^static ddp_module_notify g_ddp_notify;$/;"	v	file:
g_disp_ccorr_coef	common/corr10/ddp_gamma.c	/^static DISP_CCORR_COEF_T *g_disp_ccorr_coef[DISP_CCORR_TOTAL] = { NULL };$/;"	v	file:
g_disp_gamma_lut	common/corr10/ddp_gamma.c	/^static DISP_GAMMA_LUT_T *g_disp_gamma_lut[DISP_GAMMA_TOTAL] = { NULL };$/;"	v	file:
g_display_debug_pattern_index	mt8167/videox/debug.c	/^static int g_display_debug_pattern_index;$/;"	v	file:
g_dither_relay_value	common/corr10/ddp_dither.c	/^static unsigned int g_dither_relay_value;$/;"	v	file:
g_dp_handle	mt8167/dispsys/ddp_manager.c	/^disp_path_handle g_dp_handle;$/;"	v
g_dsi_init	mt8167/dispsys/ddp_dsi.c	/^static bool g_dsi_init;$/;"	v	file:
g_gamma_ddp_notify	common/corr10/ddp_gamma.c	/^static ddp_module_notify g_gamma_ddp_notify;$/;"	v	file:
g_gamma_relay_value	common/corr10/ddp_gamma.c	/^static unsigned int g_gamma_relay_value;$/;"	v	file:
g_led_mode	common/aal20/ddp_aal.c	/^static volatile int g_led_mode = MT65XX_LED_MODE_NONE;$/;"	v	file:
g_led_mode	common/aal30/ddp_aal.c	/^static volatile int g_led_mode = MT65XX_LED_MODE_NONE;$/;"	v	file:
g_mdp_color_va	common/color20/ddp_color.c	/^static unsigned long g_mdp_color_va;$/;"	v	file:
g_mdp_rdma0_va	common/color20/ddp_color.c	/^static unsigned long g_mdp_rdma0_va;$/;"	v	file:
g_mdp_rsz0_va	common/color20/ddp_color.c	/^static unsigned long g_mdp_rsz0_va;$/;"	v	file:
g_mdp_rsz1_va	common/color20/ddp_color.c	/^static unsigned long g_mdp_rsz1_va;$/;"	v	file:
g_mdp_rsz2_va	common/color20/ddp_color.c	/^static unsigned long g_mdp_rsz2_va;$/;"	v	file:
g_mobilelog	mt8167/videox/debug.c	/^unsigned int g_mobilelog;$/;"	v
g_od_buf	common/od10/ddp_od.c	/^} g_od_buf;$/;"	v	typeref:struct:OD_BUFFER_STRUCT
g_od_ddp_notify	common/od10/ddp_od.c	/^static ddp_module_notify g_od_ddp_notify;$/;"	v	file:
g_od_debug_cnt	common/od10/ddp_od.c	/^} g_od_debug_cnt = { 0 };$/;"	v	typeref:struct:__anon5	file:
g_od_debug_enable	common/od10/ddp_od.c	/^static enum OD_DEBUG_ENABLE_ENUM g_od_debug_enable = DEBUG_ENABLE_NORMAL;$/;"	v	typeref:enum:OD_DEBUG_ENABLE_ENUM	file:
g_od_debug_mode	common/od10/ddp_od.c	/^static unsigned int g_od_debug_mode = DEBUG_MODE_INK_OSD;$/;"	v	file:
g_od_force_disabled	common/od10/ddp_od.c	/^static volatile unsigned long g_od_force_disabled; \/* Initialized to 0 *\/$/;"	v	file:
g_od_is_demo_mode	common/od10/ddp_od.c	/^static int g_od_is_demo_mode;$/;"	v	file:
g_od_is_enabled	common/od10/ddp_od.c	/^static volatile int g_od_is_enabled; \/* OD is disabled by default *\/$/;"	v	file:
g_od_need_reset	common/od10/ddp_od.c	/^static volatile int g_od_need_reset;$/;"	v	file:
g_pq_backlight	common/corr10/ddp_gamma.c	/^static int g_pq_backlight;$/;"	v	file:
g_pq_backlight_db	common/corr10/ddp_gamma.c	/^static int g_pq_backlight_db;$/;"	v	file:
g_pwm_backlight	common/pwm10/ddp_pwm.c	/^static atomic_t g_pwm_backlight[PWM_TOTAL_MODULE_NUM] = { ATOMIC_INIT(-1) };$/;"	v	file:
g_pwm_backlight	common/pwm10/ddp_pwm.c	/^static atomic_t g_pwm_backlight[PWM_TOTAL_MODULE_NUM] = { ATOMIC_INIT(-1), ATOMIC_INIT(-1) };$/;"	v	file:
g_pwm_duplicate_count	common/pwm10/ddp_pwm.c	/^static volatile int g_pwm_duplicate_count;$/;"	v	file:
g_pwm_en	common/pwm10/ddp_pwm.c	/^static atomic_t g_pwm_en[PWM_TOTAL_MODULE_NUM] = { ATOMIC_INIT(-1) };$/;"	v	file:
g_pwm_en	common/pwm10/ddp_pwm.c	/^static atomic_t g_pwm_en[PWM_TOTAL_MODULE_NUM] = { ATOMIC_INIT(-1), ATOMIC_INIT(-1) };$/;"	v	file:
g_pwm_first_config	common/pwm10/ddp_pwm.c	/^static bool g_pwm_first_config[PWM_TOTAL_MODULE_NUM];$/;"	v	file:
g_pwm_is_change_state	common/pwm10/ddp_pwm.c	/^static volatile bool g_pwm_is_change_state[PWM_TOTAL_MODULE_NUM];$/;"	v	file:
g_pwm_is_power_on	common/pwm10/ddp_pwm.c	/^static volatile bool g_pwm_is_power_on[PWM_TOTAL_MODULE_NUM];$/;"	v	file:
g_pwm_led_mode	common/pwm10/ddp_pwm.c	/^static int g_pwm_led_mode = MT65XX_LED_MODE_NONE;$/;"	v	file:
g_pwm_log_buffer	common/pwm10/ddp_pwm.c	/^static PWM_LOG g_pwm_log_buffer[PWM_LOG_BUFFER_SIZE + 1];$/;"	v	file:
g_pwm_log_index	common/pwm10/ddp_pwm.c	/^static int g_pwm_log_index;$/;"	v	file:
g_pwm_log_num	common/pwm10/ddp_pwm.c	/^static int g_pwm_log_num = PWM_LOG_BUFFER_SIZE;$/;"	v	file:
g_pwm_main_id	common/pwm10/ddp_pwm.c	/^static disp_pwm_id_t g_pwm_main_id = DISP_PWM0;$/;"	v	file:
g_pwm_max_backlight	common/pwm10/ddp_pwm.c	/^static int g_pwm_max_backlight[PWM_TOTAL_MODULE_NUM] = { 1023 };$/;"	v	file:
g_pwm_max_backlight	common/pwm10/ddp_pwm.c	/^static int g_pwm_max_backlight[PWM_TOTAL_MODULE_NUM] = { 1023, 1023 };$/;"	v	file:
g_pwm_value_before_power_off	common/pwm10/ddp_pwm.c	/^static volatile unsigned int g_pwm_value_before_power_off[PWM_TOTAL_MODULE_NUM];$/;"	v	file:
g_release_ticket	mt8167/videox/mtk_ovl.c	/^atomic_t g_release_ticket = ATOMIC_INIT(1);$/;"	v
g_split_en	common/color20/ddp_color.c	/^static unsigned int g_split_en;$/;"	v	file:
g_split_window_x_end	common/color20/ddp_color.c	/^static unsigned int g_split_window_x_end = 0xFFFF;$/;"	v	file:
g_split_window_x_start	common/color20/ddp_color.c	/^static unsigned int g_split_window_x_start;$/;"	v	file:
g_split_window_y_end	common/color20/ddp_color.c	/^static unsigned int g_split_window_y_end = 0xFFFF;$/;"	v	file:
g_split_window_y_start	common/color20/ddp_color.c	/^static unsigned int g_split_window_y_start;$/;"	v	file:
g_tdshp1_va	common/color20/ddp_color.c	/^static unsigned long g_tdshp1_va;$/;"	v	file:
g_tdshp_flag	common/color20/ddp_color.c	/^static int g_tdshp_flag;	\/* 0: normal, 1: tuning mode *\/$/;"	v	file:
g_tdshp_reg	common/color20/ddp_color.c	/^static struct MDP_TDSHP_REG g_tdshp_reg = {$/;"	v	typeref:struct:MDP_TDSHP_REG	file:
g_tdshp_va	common/color20/ddp_color.c	/^static unsigned long g_tdshp_va;$/;"	v	file:
g_trigger_ticket	mt8167/videox/mtk_ovl.c	/^atomic_t g_trigger_ticket = ATOMIC_INIT(1);$/;"	v
gamma_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void gamma_dump_analysis(void)$/;"	f	file:
gamma_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void gamma_dump_reg(void)$/;"	f	file:
gamma_entry	include/ddp_gamma.h	/^typedef unsigned int gamma_entry;$/;"	t
gamma_get_offset	common/corr10/ddp_gamma.c	82;"	d	file:
gamma_get_offset	common/corr10/ddp_gamma.c	87;"	d	file:
gamma_ioctl	common/corr10/ddp_gamma.c	/^static int gamma_ioctl(enum DISP_MODULE_ENUM module, void *handle,$/;"	f	file:
get_Assert_Layer_PA	mt8167/videox/disp_assert_layer.c	/^unsigned long get_Assert_Layer_PA(void)$/;"	f
get_Color_Cam_config	common/color20/ddp_color.c	/^struct DISP_PQ_PARAM *get_Color_Cam_config(void)$/;"	f
get_Color_Gal_config	common/color20/ddp_color.c	/^struct DISP_PQ_PARAM *get_Color_Gal_config(void)$/;"	f
get_Color_config	common/color20/ddp_color.c	/^struct DISP_PQ_PARAM *get_Color_config(int id)$/;"	f
get_Color_index	common/color20/ddp_color.c	/^struct DISPLAY_PQ_T *get_Color_index(void)$/;"	f
get_TDSHP_index	common/color20/ddp_color.c	/^struct DISPLAY_TDSHP_T *get_TDSHP_index(void)$/;"	f
get_current_time_us	mt8167/dispsys/display_recorder.c	/^static unsigned long long get_current_time_us(void)$/;"	f	file:
get_current_time_us	mt8167/videox/debug.c	/^static long int get_current_time_us(void)$/;"	f	file:
get_current_time_us	mt8167/videox/primary_display.c	/^static unsigned long get_current_time_us(void)$/;"	f	file:
get_dim_layer_mva_addr	mt8167/videox/primary_display.c	/^unsigned long get_dim_layer_mva_addr(void)$/;"	f
get_disp_dbg_buffer	mt8167/dispsys/display_recorder.c	/^void get_disp_dbg_buffer(unsigned long *addr, unsigned long *size, unsigned long *start)$/;"	f
get_disp_dump_buffer	mt8167/dispsys/display_recorder.c	/^void get_disp_dump_buffer(unsigned long *addr, unsigned long *size, unsigned long *start)$/;"	f
get_disp_err_buffer	mt8167/dispsys/display_recorder.c	/^void get_disp_err_buffer(unsigned long *addr, unsigned long *size, unsigned long *start)$/;"	f
get_disp_fence_buffer	mt8167/dispsys/display_recorder.c	/^void get_disp_fence_buffer(unsigned long *addr, unsigned long *size, unsigned long *start)$/;"	f
get_dsi_params_handle	mt8167/dispsys/ddp_dsi.c	/^void *get_dsi_params_handle(uint32_t dsi_idx)$/;"	f
get_ovl1_to_mem_on	mt8167/videox/debug.c	/^bool get_ovl1_to_mem_on(void)$/;"	f
get_ovl2mem_ticket	mt8167/videox/mtk_ovl.c	/^int get_ovl2mem_ticket(void)$/;"	f
gles_head	include/disp_session.h	/^	int gles_head[2];$/;"	m	struct:disp_layer_info
gles_tail	include/disp_session.h	/^	int gles_tail[2];$/;"	m	struct:disp_layer_info
h	mt8167/dispsys/ddp_drv.h	/^	int h;			\/* clip region *\/$/;"	m	struct:DISP_OVL_INFO
h	mt8167/videox/mtk_ovl.h	/^	unsigned int h;$/;"	m	struct:ovl2mem_io_config
h	mt8167/videox/primary_display.h	/^	unsigned int h;$/;"	m	struct:disp_mem_output_config
handle	mt8167/dispsys/ddp_dsi.c	/^	struct cmdqRecStruct **handle;$/;"	m	struct:t_dsi_context	typeref:struct:t_dsi_context::cmdqRecStruct	file:
handle	mt8167/videox/primary_display.h	/^	struct ion_handle *handle;$/;"	m	struct:disp_internal_buffer_info	typeref:struct:disp_internal_buffer_info::ion_handle
handle_cnt	mt8167/dispsys/ddp_manager.c	/^	int handle_cnt;$/;"	m	struct:DDP_MANAGER_CONTEXT	file:
handle_pool	mt8167/dispsys/ddp_manager.c	/^	struct ddp_path_handle *handle_pool[DDP_MAX_MANAGER_HANDLE];$/;"	m	struct:DDP_MANAGER_CONTEXT	typeref:struct:DDP_MANAGER_CONTEXT::ddp_path_handle	file:
has_pending_update	common/mtkfb.c	/^atomic_t has_pending_update = ATOMIC_INIT(0);$/;"	v
has_pending_update	mt8167/videox/mtkfb.c	/^atomic_t has_pending_update = ATOMIC_INIT(0);$/;"	v
hdmi_fps	mt8167/videox/debug.c	/^static struct FPS_LOGGER hdmi_fps = { 0 };$/;"	v	typeref:struct:FPS_LOGGER	file:
hdmi_start_time_us	mt8167/videox/debug.c	/^	long int hdmi_start_time_us;$/;"	m	struct:FPS_LOGGER	file:
head_list	common/fbconfig_kdebug.c	/^struct CONFIG_RECORD_LIST head_list;$/;"	v	typeref:struct:CONFIG_RECORD_LIST
heigh_array	mt8167/videox/primary_display.c	/^static int heigh_array[] = { 1440, 2560, 1200, 800, 1920, 1280, 640, 960 };$/;"	v	file:
height	include/disp_session.h	/^	unsigned int height;$/;"	m	struct:disp_output_config
height	include/disp_svp.h	/^	unsigned int height;$/;"	m	struct:disp_output_config
height	include/fbconfig_kdebug.h	/^	compat_int_t height;$/;"	m	struct:compat_pm_layer_info
height	include/fbconfig_kdebug.h	/^	int height;$/;"	m	struct:PM_LAYER_INFO
height	include/mtkfb.h	/^	unsigned int width, height;$/;"	m	struct:fb_post_video_buffer
height	include/mtkfb.h	/^	unsigned int width, height;$/;"	m	struct:fb_update_window
height	mt8167/dispsys/ddp_info.h	/^	unsigned height;$/;"	m	struct:RDMA_CONFIG_STRUCT
hnd	common/mtkfb_fence.h	/^	struct ion_handle *hnd;$/;"	m	struct:mtkfb_fence_buf_info	typeref:struct:mtkfb_fence_buf_info::ion_handle
hrt_num	include/disp_session.h	/^	int hrt_num;$/;"	m	struct:disp_layer_info
hw_conn_type	include/mtkfb.h	/^	int hw_conn_type;$/;"	m	struct:fb_overlay_layer_info
hw_conn_type	mt8167/videox/primary_display.h	/^	int hw_conn_type;$/;"	m	struct:DISP_LAYER_INFO
hw_en	include/mtkfb.h	/^	unsigned int hw_en;$/;"	m	struct:fb_overlay_layer_info
hw_en	mt8167/videox/primary_display.h	/^	unsigned int hw_en;$/;"	m	struct:DISP_LAYER_INFO
hw_id	include/ddp_gamma.h	/^	disp_ccorr_id_t hw_id;$/;"	m	struct:__anon21
hw_id	include/ddp_gamma.h	/^	disp_gamma_id_t hw_id;$/;"	m	struct:__anon19
hw_identity	include/mtkfb.h	/^	int hw_identity;$/;"	m	struct:fb_overlay_layer_info
hw_identity	mt8167/videox/primary_display.h	/^	int hw_identity;$/;"	m	struct:DISP_LAYER_INFO
hw_idx	include/mtkfb.h	/^	int hw_idx;$/;"	m	struct:fb_overlay_layer_info
hw_idx	mt8167/videox/primary_display.h	/^	int hw_idx;$/;"	m	struct:DISP_LAYER_INFO
hw_mutex_id	mt8167/dispsys/ddp_info.h	/^	unsigned int hw_mutex_id;$/;"	m	struct:disp_ddp_path_config
hw_mutex_id_to_handle_map	mt8167/dispsys/ddp_manager.c	/^unsigned long hw_mutex_id_to_handle_map[128];$/;"	v
hwmutexid	mt8167/dispsys/ddp_manager.c	/^	int hwmutexid;$/;"	m	struct:ddp_path_handle	file:
iCorGain_clip0	mt8167/dispsys/ddp_drv.h	/^	iCorGain_clip0,$/;"	e	enum:PQ_DS_index_t
iCorGain_clip1	mt8167/dispsys/ddp_drv.h	/^	iCorGain_clip1,$/;"	e	enum:PQ_DS_index_t
iCorGain_clip2	mt8167/dispsys/ddp_drv.h	/^	iCorGain_clip2,$/;"	e	enum:PQ_DS_index_t
iCorThr_clip0	mt8167/dispsys/ddp_drv.h	/^	iCorThr_clip0,$/;"	e	enum:PQ_DS_index_t
iCorThr_clip1	mt8167/dispsys/ddp_drv.h	/^	iCorThr_clip1,$/;"	e	enum:PQ_DS_index_t
iCorThr_clip2	mt8167/dispsys/ddp_drv.h	/^	iCorThr_clip2,$/;"	e	enum:PQ_DS_index_t
iCorZero_clip0	mt8167/dispsys/ddp_drv.h	/^	iCorZero_clip0,$/;"	e	enum:PQ_DS_index_t
iCorZero_clip1	mt8167/dispsys/ddp_drv.h	/^	iCorZero_clip1,$/;"	e	enum:PQ_DS_index_t
iCorZero_clip2	mt8167/dispsys/ddp_drv.h	/^	iCorZero_clip2,$/;"	e	enum:PQ_DS_index_t
iDownSlope	mt8167/dispsys/ddp_drv.h	/^	iDownSlope,$/;"	e	enum:PQ_DS_index_t
iDownThreshold	mt8167/dispsys/ddp_drv.h	/^	iDownThreshold,$/;"	e	enum:PQ_DS_index_t
iGain_clip0	mt8167/dispsys/ddp_drv.h	/^	iGain_clip0,$/;"	e	enum:PQ_DS_index_t
iGain_clip1	mt8167/dispsys/ddp_drv.h	/^	iGain_clip1,$/;"	e	enum:PQ_DS_index_t
iGain_clip2	mt8167/dispsys/ddp_drv.h	/^	iGain_clip2,$/;"	e	enum:PQ_DS_index_t
iISO_IIR_alpha	mt8167/dispsys/ddp_drv.h	/^	iISO_IIR_alpha,$/;"	e	enum:PQ_DS_index_t
iISO_en	mt8167/dispsys/ddp_drv.h	/^	iISO_en,$/;"	e	enum:PQ_DS_index_t
iISO_thr0	mt8167/dispsys/ddp_drv.h	/^	iISO_thr0,$/;"	e	enum:PQ_DS_index_t
iISO_thr1	mt8167/dispsys/ddp_drv.h	/^	iISO_thr1,$/;"	e	enum:PQ_DS_index_t
iISO_thr2	mt8167/dispsys/ddp_drv.h	/^	iISO_thr2,$/;"	e	enum:PQ_DS_index_t
iISO_thr3	mt8167/dispsys/ddp_drv.h	/^	iISO_thr3,$/;"	e	enum:PQ_DS_index_t
iUpSlope	mt8167/dispsys/ddp_drv.h	/^	iUpSlope,$/;"	e	enum:PQ_DS_index_t
iUpThreshold	mt8167/dispsys/ddp_drv.h	/^	iUpThreshold,$/;"	e	enum:PQ_DS_index_t
id	mt8167/dispsys/ddp_hal.h	/^	int id;$/;"	m	struct:mout_t
id	mt8167/dispsys/ddp_hal.h	/^	int id;$/;"	m	struct:sel_t
id	mt8167/dispsys/display_recorder.c	/^	unsigned int id;$/;"	m	struct:logger_buffer	file:
id	mt8167/videox/primary_display.h	/^	unsigned int id;$/;"	m	struct:DISP_LAYER_INFO
id_bit_map	mt8167/dispsys/ddp_hal.h	/^	int id_bit_map[5];$/;"	m	struct:sel_t
identity	common/mtkfb.c	/^	compat_int_t identity;$/;"	m	struct:compat_fb_overlay_layer	file:
identity	include/disp_session.h	/^	__u8 identity;$/;"	m	struct:disp_input_config
identity	include/disp_svp.h	/^	int identity;$/;"	m	struct:disp_input_config
identity	include/mtkfb.h	/^	int identity;$/;"	m	struct:fb_overlay_layer
identity	mt8167/dispsys/ddp_info.h	/^	unsigned int identity;$/;"	m	struct:OVL_CONFIG_STRUCT
identity	mt8167/videox/mtk_ovl.h	/^	unsigned int identity;$/;"	m	struct:ovl2mem_in_config
identity	mt8167/videox/mtkfb.c	/^	compat_int_t identity;$/;"	m	struct:compat_fb_overlay_layer	file:
identity	mt8167/videox/primary_display.h	/^	unsigned int identity;$/;"	m	struct:primary_disp_input_config
idle_detect_flag	mt8167/videox/primary_display.c	/^static atomic_t idle_detect_flag = ATOMIC_INIT(0);$/;"	v	file:
idle_lock	mt8167/videox/primary_display.c	/^static struct mutex idle_lock;$/;"	v	typeref:struct:mutex	file:
idlemgr	mt8167/dispsys/ddp_mmp.h	/^	mmp_event idlemgr;$/;"	m	struct:DDP_MMP_Events_t
idlemgr_last_kick_time	mt8167/videox/primary_display.c	/^unsigned long long idlemgr_last_kick_time = 0xffffffffffffffff;$/;"	v
idx	common/mtkfb_fence.h	/^	unsigned int idx;$/;"	m	struct:mtkfb_fence_buf_info
idx	include/mtkfb.h	/^	unsigned int idx;$/;"	m	struct:fb_frame_offset
idx	mt8167/dispsys/ddp_info.h	/^	unsigned idx;		\/* instance index *\/$/;"	m	struct:RDMA_CONFIG_STRUCT
image	mt8167/dispsys/ddp_drv.h	/^	int image;$/;"	m	struct:DISP_PQ_MAPPING_PARAM
inc	common/mtkfb_fence.h	/^	unsigned int inc;$/;"	m	struct:disp_sync_info
inc	common/mtkfb_fence.h	/^	unsigned int inc;$/;"	m	struct:mtkfb_fence_sync_info
index	common/mtkfb_fence.h	/^	unsigned int index;$/;"	m	struct:fb_overlay_buffer_t
index	include/disp_session.h	/^	unsigned int index;$/;"	m	struct:disp_buffer_info
index	include/disp_session.h	/^	unsigned int index;$/;"	m	struct:disp_present_fence_info
index	include/disp_svp.h	/^	unsigned int index;$/;"	m	struct:disp_buffer_info
index	include/fbconfig_kdebug.h	/^	compat_int_t index;$/;"	m	struct:compat_pm_layer_info
index	include/fbconfig_kdebug.h	/^	int index;$/;"	m	struct:PM_LAYER_INFO
index	include/mtkfb.h	/^	unsigned int index;$/;"	m	struct:fb_overlay_buffer
index	mt8167/videox/disp_lcm.h	/^	int index;$/;"	m	struct:disp_lcm_handle
index_of_aal	common/aal30/ddp_aal.c	108;"	d	file:
index_of_aal	common/aal30/ddp_aal.c	117;"	d	file:
index_of_ccorr	common/corr10/ddp_gamma.c	412;"	d	file:
index_of_ccorr	common/corr10/ddp_gamma.c	417;"	d	file:
index_of_gamma	common/corr10/ddp_gamma.c	83;"	d	file:
index_of_gamma	common/corr10/ddp_gamma.c	88;"	d	file:
index_of_pwm	common/pwm10/ddp_pwm.c	68;"	d	file:
index_of_pwm	common/pwm10/ddp_pwm.c	80;"	d	file:
init	mt8167/dispsys/ddp_info.h	/^	int (*init)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
init	mt8167/dispsys/ddp_manager.c	/^	volatile unsigned int init;$/;"	m	struct:DPMGR_WQ_HANDLE	file:
init_cmdq_slots	mt8167/videox/primary_display.c	/^int init_cmdq_slots(cmdqBackupSlotHandle *pSlot, int count, int init_val)$/;"	f
init_ddp_mmp_events	mt8167/dispsys/ddp_mmp.c	/^void init_ddp_mmp_events(void)$/;"	f
init_decouple_buffers	mt8167/videox/primary_display.c	/^static int init_decouple_buffers(void)$/;"	f	file:
init_ext_decouple_buffers	mt8167/videox/primary_display.c	/^int init_ext_decouple_buffers(void)$/;"	f
init_framebuffer	common/mtkfb.c	/^static int init_framebuffer(struct fb_info *info)$/;"	f	file:
init_framebuffer	mt8167/videox/mtkfb.c	/^static int init_framebuffer(struct fb_info *info)$/;"	f	file:
init_mtkfb_mmp_events	mt8167/videox/debug.c	/^void init_mtkfb_mmp_events(void)$/;"	f
inited	common/mtkfb_fence.h	/^	unsigned int inited;$/;"	m	struct:disp_sync_info
inited	common/mtkfb_fence.h	/^	unsigned int inited;$/;"	m	struct:mtkfb_fence_sync_info
inputFormat	mt8167/dispsys/ddp_info.h	/^	enum DP_COLOR_ENUM inputFormat;$/;"	m	struct:RDMA_CONFIG_STRUCT	typeref:enum:RDMA_CONFIG_STRUCT::DP_COLOR_ENUM
input_cfg	include/disp_session.h	/^	struct disp_input_config input_cfg[12];$/;"	m	struct:disp_frame_cfg_t	typeref:struct:disp_frame_cfg_t::disp_input_config
input_config	include/disp_session.h	/^	struct layer_config *input_config[2];$/;"	m	struct:disp_layer_info	typeref:struct:disp_layer_info::layer_config
input_layer_num	include/disp_session.h	/^	unsigned int input_layer_num;$/;"	m	struct:disp_frame_cfg_t
ins_array	include/fbconfig_kdebug.h	/^	compat_int_t ins_array[MAX_INSTRUCTION];$/;"	m	struct:compat_config_record
ins_array	include/fbconfig_kdebug.h	/^	int ins_array[MAX_INSTRUCTION];$/;"	m	struct:CONFIG_RECORD
ins_num	include/fbconfig_kdebug.h	/^	compat_int_t ins_num;$/;"	m	struct:compat_config_record
ins_num	include/fbconfig_kdebug.h	/^	int ins_num;$/;"	m	struct:CONFIG_RECORD
insert	common/mtkfb_fence.h	/^	insert,$/;"	e	enum:BUFFER_STATE
interface_fence_fd	include/disp_session.h	/^	int interface_fence_fd;$/;"	m	struct:disp_buffer_info
interface_fence_id	mt8167/videox/primary_display.h	/^	uint32_t interface_fence_id;$/;"	m	struct:disp_internal_buffer_info
interface_idx	include/disp_session.h	/^	unsigned int interface_idx;$/;"	m	struct:disp_output_config
interface_idx	mt8167/videox/primary_display.h	/^	unsigned int interface_idx;$/;"	m	struct:disp_mem_output_config
interface_index	include/disp_session.h	/^	unsigned int interface_index;$/;"	m	struct:disp_buffer_info
interface_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event interface_trigger;$/;"	m	struct:DDP_MMP_Events_t
ioctl	mt8167/dispsys/ddp_info.h	/^	int (*ioctl)(enum DISP_MODULE_ENUM module, void *handle, unsigned int ioctl_cmd,$/;"	m	struct:DDP_MODULE_DRIVER
iommu_pdev	mt8167/dispsys/ddp_drv.h	/^	struct platform_device *iommu_pdev;$/;"	m	struct:dispsys_device	typeref:struct:dispsys_device::platform_device
ion_client	common/mtkfb_fence.c	/^static struct ion_client *ion_client;$/;"	v	typeref:struct:ion_client	file:
ion_client	include/mtkfb.h	/^	struct ion_client *ion_client;$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::ion_client
ion_fd	common/mtkfb.c	/^	compat_int_t ion_fd;	\/* 8135 CL 2340210 *\/$/;"	m	struct:compat_fb_overlay_layer	file:
ion_fd	common/mtkfb_fence.h	/^	int ion_fd;$/;"	m	struct:fb_overlay_buffer_t
ion_fd	include/disp_session.h	/^	int ion_fd;$/;"	m	struct:disp_buffer_info
ion_fd	include/disp_svp.h	/^	int ion_fd;$/;"	m	struct:disp_buffer_info
ion_fd	include/mtkfb.h	/^	int ion_fd;		\/* 8135 CL 2340210 *\/$/;"	m	struct:fb_overlay_layer
ion_fd	include/mtkfb.h	/^	int ion_fd;$/;"	m	struct:fb_overlay_buffer
ion_fd	mt8167/dispsys/display_recorder.c	/^	unsigned int ion_fd;$/;"	m	struct:dprec_fence_record	file:
ion_fd	mt8167/videox/mtkfb.c	/^	compat_int_t ion_fd;	\/* 8135 CL 2340210 *\/$/;"	m	struct:compat_fb_overlay_layer	file:
ion_handles	include/mtkfb.h	/^	struct ion_handle *ion_handles[4];$/;"	m	struct:update_ovls_work	typeref:struct:update_ovls_work::ion_handle
irq	mt8167/dispsys/ddp_drv.h	/^	int irq[DISP_REG_NUM];$/;"	m	struct:dispsys_device
irq_bit	mt8167/dispsys/ddp_manager.c	/^	enum DDP_IRQ_BIT irq_bit;$/;"	m	struct:DDP_IRQ_EVENT_MAPPING	typeref:enum:DDP_IRQ_EVENT_MAPPING::DDP_IRQ_BIT	file:
irq_callback_table	mt8167/dispsys/ddp_irq.c	/^static DDP_IRQ_CALLBACK irq_callback_table[DISP_MAX_IRQ_CALLBACK];$/;"	v	file:
irq_event_map	mt8167/dispsys/ddp_manager.c	/^	struct DDP_IRQ_EVENT_MAPPING irq_event_map[DISP_PATH_EVENT_NUM];$/;"	m	struct:ddp_path_handle	typeref:struct:ddp_path_handle::DDP_IRQ_EVENT_MAPPING	file:
irq_init	mt8167/dispsys/ddp_irq.c	/^static int irq_init;$/;"	v	file:
irq_log_level	mt8167/dispsys/ddp_debug.c	/^static unsigned int irq_log_level;$/;"	v	file:
irq_module_callback_table	mt8167/dispsys/ddp_irq.c	/^static DDP_IRQ_CALLBACK irq_module_callback_table[DISP_MODULE_NUM][DISP_MAX_IRQ_CALLBACK];$/;"	v	file:
is3DSupport	include/disp_session.h	/^	unsigned int is3DSupport;$/;"	m	struct:disp_session_info
isAEEEnabled	mt8167/videox/disp_assert_layer.c	/^unsigned int isAEEEnabled;$/;"	v
isConnected	include/disp_session.h	/^	unsigned int isConnected;$/;"	m	struct:disp_session_info
isConnected	include/disp_svp.h	/^	unsigned int isConnected;$/;"	m	struct:disp_session_info
isConnected	include/mtkfb_info.h	/^	unsigned int isConnected;$/;"	m	struct:mtk_dispif_info
isDSIOff	mt8167/videox/primary_display.c	/^unsigned int isDSIOff;$/;"	v
isDdp_Idle	mt8167/videox/primary_display.c	/^static atomic_t isDdp_Idle = ATOMIC_INIT(0);$/;"	v	file:
isDirty	common/mtkfb_fence.h	/^	unsigned int isDirty;$/;"	m	struct:FENCE_LAYER_INFO
isDirty	mt8167/dispsys/ddp_info.h	/^	unsigned int isDirty;$/;"	m	struct:OVL_CONFIG_STRUCT
isDirty	mt8167/videox/mtk_ovl.h	/^	unsigned int isDirty;$/;"	m	struct:ovl2mem_in_config
isDirty	mt8167/videox/primary_display.h	/^	unsigned int isDirty;$/;"	m	struct:primary_disp_input_config
isHDCPSupported	include/disp_session.h	/^	unsigned int isHDCPSupported;$/;"	m	struct:disp_session_info
isHwVsyncAvailable	include/disp_session.h	/^	unsigned int isHwVsyncAvailable;$/;"	m	struct:disp_session_info
isHwVsyncAvailable	include/disp_svp.h	/^	unsigned int isHwVsyncAvailable;$/;"	m	struct:disp_session_info
isHwVsyncAvailable	include/mtkfb_info.h	/^	unsigned int isHwVsyncAvailable;$/;"	m	struct:mtk_dispif_info
isIdlePowerOff	mt8167/videox/primary_display.c	/^unsigned int isIdlePowerOff;$/;"	v
isOVLDisabled	include/disp_session.h	/^	unsigned int isOVLDisabled;$/;"	m	struct:disp_session_info
isTdshp	common/mtkfb.c	/^	compat_uint_t isTdshp;	\/* set to 1, will go through tdshp first, then layer blending, then to color *\/$/;"	m	struct:compat_fb_overlay_layer	file:
isTdshp	include/disp_session.h	/^	__u8 isTdshp;$/;"	m	struct:disp_input_config
isTdshp	include/disp_svp.h	/^	unsigned int isTdshp;	\/* set to 1, will go through tdshp first, then layer blending, then to color *\/$/;"	m	struct:disp_input_config
isTdshp	include/mtkfb.h	/^	unsigned int isTdshp;	\/* set to 1, will go through tdshp first, then layer blending, then to color *\/$/;"	m	struct:fb_overlay_layer
isTdshp	mt8167/dispsys/ddp_info.h	/^	unsigned int isTdshp;$/;"	m	struct:OVL_CONFIG_STRUCT
isTdshp	mt8167/videox/mtk_ovl.h	/^	unsigned int isTdshp;$/;"	m	struct:ovl2mem_in_config
isTdshp	mt8167/videox/mtkfb.c	/^	compat_uint_t isTdshp;	\/* set to 1, will go through tdshp first, then layer blending, then to color *\/$/;"	m	struct:compat_fb_overlay_layer	file:
isTdshp	mt8167/videox/primary_display.h	/^	unsigned int isTdshp;$/;"	m	struct:primary_disp_input_config
is_DAL_Enabled	mt8167/videox/disp_assert_layer.c	/^int is_DAL_Enabled(void)$/;"	f
is_busy	mt8167/dispsys/ddp_info.h	/^	int (*is_busy)(enum DISP_MODULE_ENUM module);$/;"	m	struct:DDP_MODULE_DRIVER
is_dim_layer	mt8167/videox/primary_display.c	/^int is_dim_layer(unsigned int long mva)$/;"	f
is_early_suspended	common/mtkfb.c	/^bool is_early_suspended;$/;"	v
is_early_suspended	common/mtkfb_dummy.c	/^bool is_early_suspended;$/;"	v
is_early_suspended	mt8167/videox/mtkfb.c	/^bool is_early_suspended;$/;"	v
is_early_suspended	mtdummy/mtkfb.c	/^bool is_early_suspended;$/;"	v
is_fake_timer_inited	mt8167/videox/primary_display.c	/^static int is_fake_timer_inited;$/;"	v	file:
is_hwc_enabled	mt8167/videox/primary_display.c	/^unsigned int is_hwc_enabled;$/;"	v
is_hwc_update_frame	mt8167/videox/primary_display.c	/^static int is_hwc_update_frame;$/;"	v	file:
is_idle	mt8167/dispsys/ddp_info.h	/^	int (*is_idle)(enum DISP_MODULE_ENUM module);$/;"	m	struct:DDP_MODULE_DRIVER
is_inited	mt8167/videox/disp_lcm.h	/^	int is_inited;$/;"	m	struct:disp_lcm_handle
is_interlace	mt8167/dispsys/ddp_info.h	/^	bool is_interlace;$/;"	m	struct:RDMA_CONFIG_STRUCT
is_ipoh_bootup	common/mtkfb.c	/^bool is_ipoh_bootup;$/;"	v
is_ipoh_bootup	common/mtkfb_dummy.c	/^bool is_ipoh_bootup;$/;"	v
is_ipoh_bootup	mt8167/videox/mtkfb.c	/^bool is_ipoh_bootup;$/;"	v
is_ipoh_bootup	mtdummy/mtkfb.c	/^bool is_ipoh_bootup;$/;"	v
is_layer_enable	mt8167/videox/debug.c	/^static inline int is_layer_enable(unsigned int roi_ctl, unsigned int layer)$/;"	f	file:
is_lcm_inited	common/mtkfb.c	/^bool is_lcm_inited;$/;"	v
is_lcm_inited	mt8167/videox/mtkfb.c	/^bool is_lcm_inited;$/;"	v
is_lcm_inited	mtdummy/mtkfb.c	/^unsigned int is_lcm_inited;$/;"	v
is_memory	mt8167/dispsys/ddp_info.h	/^	bool is_memory;$/;"	m	struct:disp_ddp_path_config
is_module_in_path	mt8167/dispsys/ddp_manager.c	/^static int is_module_in_path(enum DISP_MODULE_ENUM module, struct ddp_path_handle *handle)$/;"	f	file:
is_multipass_trigger	mt8167/videox/primary_display.c	/^static bool is_multipass_trigger;$/;"	v	file:
is_output_rotated	include/disp_session.h	/^	int is_output_rotated;$/;"	m	struct:disp_caps_info
is_reg_addr_valid	mt8167/dispsys/ddp_debug.c	/^static unsigned int is_reg_addr_valid(unsigned int isVa, unsigned long addr)$/;"	f	file:
is_support_frame_cfg_ioctl	include/disp_session.h	/^	int is_support_frame_cfg_ioctl;$/;"	m	struct:disp_caps_info
is_switched_dst_mode	mt8167/videox/primary_display.c	/^bool is_switched_dst_mode;$/;"	v
is_top_filed	mt8167/dispsys/ddp_info.h	/^	bool is_top_filed;$/;"	m	struct:RDMA_CONFIG_STRUCT
is_updateFPS_stable	include/disp_session.h	/^	unsigned int is_updateFPS_stable;$/;"	m	struct:disp_session_info
is_videofb_parse_done	common/mtkfb.c	/^static int is_videofb_parse_done;$/;"	v	file:
is_videofb_parse_done	common/mtkfb_dummy.c	/^static int is_videofb_parse_done;$/;"	v	file:
is_videofb_parse_done	mt8167/videox/mtkfb.c	/^static int is_videofb_parse_done;$/;"	v	file:
is_videofb_parse_done	mtdummy/mtkfb.c	/^static int is_videofb_parse_done;$/;"	v	file:
islcmconnected	common/mtkfb.c	/^unsigned int islcmconnected;$/;"	v
islcmconnected	common/mtkfb_dummy.c	/^unsigned int islcmconnected;$/;"	v
islcmconnected	mt8167/videox/mtkfb.c	/^unsigned int islcmconnected;$/;"	v
islcmconnected	mtdummy/mtkfb.c	/^unsigned int islcmconnected;$/;"	v
islcmfound	common/mtkfb.c	/^	u32 islcmfound;$/;"	m	struct:tag_videolfb	file:
islcmfound	common/mtkfb_dummy.c	/^	u32 islcmfound;$/;"	m	struct:tag_videolfb	file:
islcmfound	mt8167/videox/mtkfb.c	/^	u32 islcmfound;$/;"	m	struct:tag_videolfb	file:
islcmfound	mtdummy/mtkfb.c	/^	u32 islcmfound;$/;"	m	struct:tag_videolfb	file:
kdispobj	mt8167/dispsys/ddp_drv.c	/^static struct kobject kdispobj;$/;"	v	typeref:struct:kobject	file:
key	common/mtkfb_fence.h	/^	unsigned int key;$/;"	m	struct:FENCE_LAYER_INFO
key	mt8167/dispsys/ddp_info.h	/^	unsigned int key;$/;"	m	struct:OVL_CONFIG_STRUCT
key	mt8167/videox/mtk_ovl.h	/^	unsigned int key;$/;"	m	struct:ovl2mem_in_config
key	mt8167/videox/primary_display.h	/^	unsigned int key;$/;"	m	struct:primary_disp_input_config
keyEn	common/mtkfb_fence.h	/^	unsigned int keyEn;$/;"	m	struct:FENCE_LAYER_INFO
keyEn	mt8167/dispsys/ddp_info.h	/^	unsigned int keyEn;$/;"	m	struct:OVL_CONFIG_STRUCT
keyEn	mt8167/videox/mtk_ovl.h	/^	unsigned int keyEn;$/;"	m	struct:ovl2mem_in_config
keyEn	mt8167/videox/primary_display.h	/^	unsigned int keyEn;$/;"	m	struct:primary_disp_input_config
larb_pdev	mt8167/dispsys/ddp_drv.h	/^	struct platform_device *larb_pdev[1];$/;"	m	struct:dispsys_device	typeref:struct:dispsys_device::platform_device
last_config	mt8167/dispsys/ddp_manager.c	/^	struct disp_ddp_path_config last_config;$/;"	m	struct:ddp_path_handle	typeref:struct:ddp_path_handle::disp_ddp_path_config	file:
last_primary_config	mt8167/videox/primary_display.c	/^struct disp_ddp_path_config last_primary_config;$/;"	v	typeref:struct:disp_ddp_path_config
last_primary_trigger_time	mt8167/videox/primary_display.c	/^unsigned long long last_primary_trigger_time = 0xffffffffffffffff;$/;"	v
last_primary_trigger_time	mt8167/videox/primary_display.c	/^unsigned long long last_primary_trigger_time;$/;"	v
last_trigger	mt8167/videox/primary_display.h	/^	long long last_trigger;$/;"	m	struct:display_primary_path_context
last_vsync_tick	mt8167/videox/primary_display.h	/^	unsigned int last_vsync_tick;$/;"	m	struct:display_primary_path_context
layer	common/mtkfb_fence.h	/^	unsigned int layer;$/;"	m	struct:FENCE_LAYER_INFO
layer	mt8167/dispsys/ddp_drv.h	/^	int layer;$/;"	m	struct:DISP_OVL_INFO
layer	mt8167/dispsys/ddp_info.h	/^	unsigned int layer;$/;"	m	struct:OVL_BASIC_STRUCT
layer	mt8167/dispsys/ddp_info.h	/^	unsigned int layer;$/;"	m	struct:OVL_CONFIG_STRUCT
layer	mt8167/dispsys/ddp_mmp.h	/^	mmp_event layer[4];$/;"	m	struct:DDP_MMP_Events_t
layer	mt8167/videox/mtk_ovl.h	/^	unsigned int layer;$/;"	m	struct:ovl2mem_in_config
layer	mt8167/videox/primary_display.h	/^	unsigned int layer;$/;"	m	struct:primary_disp_input_config
layerParent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event layerParent;$/;"	m	struct:DDP_MMP_Events_t
layer_config	include/disp_session.h	/^struct layer_config {$/;"	s
layer_config_dirty	include/mtkfb.h	/^	unsigned int layer_config_dirty;$/;"	m	struct:mtkfb_device
layer_debug_fops	mt8167/videox/debug.c	/^static const struct file_operations layer_debug_fops = {$/;"	v	typeref:struct:file_operations	file:
layer_debug_open	mt8167/videox/debug.c	/^static int layer_debug_open(struct inode *inode, struct file *file)$/;"	f	file:
layer_debug_read	mt8167/videox/debug.c	/^static ssize_t layer_debug_read(struct file *file, char __user *ubuf, size_t count, loff_t *ppos)$/;"	f	file:
layer_debug_release	mt8167/videox/debug.c	/^static int layer_debug_release(struct inode *inode, struct file *file)$/;"	f	file:
layer_debug_write	mt8167/videox/debug.c	/^static ssize_t layer_debug_write(struct file *file,$/;"	f	file:
layer_dirty_roi	include/disp_session.h	/^struct layer_dirty_roi {$/;"	s
layer_dump	mt8167/dispsys/ddp_mmp.h	/^	mmp_event layer_dump[4];$/;"	m	struct:DDP_MMP_Events_t
layer_dump_parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event layer_dump_parent;$/;"	m	struct:DDP_MMP_Events_t
layer_en	common/mtkfb_fence.h	/^	unsigned int layer_en;$/;"	m	struct:FENCE_LAYER_INFO
layer_en	common/mtkfb_fence.h	/^	unsigned int layer_en;$/;"	m	struct:fb_overlay_buffer_t
layer_en	include/disp_session.h	/^	unsigned int layer_en;$/;"	m	struct:disp_buffer_info
layer_en	include/disp_svp.h	/^	unsigned int layer_en;$/;"	m	struct:disp_buffer_info
layer_en	include/fbconfig_kdebug.h	/^	compat_int_t layer_en[TOTAL_OVL_LAYER_NUM];$/;"	m	struct:compat_pm_layer_en
layer_en	include/fbconfig_kdebug.h	/^	int layer_en[TOTAL_OVL_LAYER_NUM];$/;"	m	struct:PM_LAYER_EN
layer_en	include/mtkfb.h	/^	unsigned int layer_en;$/;"	m	struct:fb_overlay_buffer
layer_en	mt8167/dispsys/ddp_info.h	/^	unsigned int layer_en;$/;"	m	struct:OVL_BASIC_STRUCT
layer_en	mt8167/dispsys/ddp_info.h	/^	unsigned int layer_en;$/;"	m	struct:OVL_CONFIG_STRUCT
layer_en	mt8167/videox/mtk_ovl.h	/^	unsigned int layer_en;$/;"	m	struct:ovl2mem_in_config
layer_en	mt8167/videox/primary_display.h	/^	unsigned int layer_en;$/;"	m	struct:primary_disp_input_config
layer_enable	common/mtkfb.c	/^	compat_uint_t layer_enable;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_enable	include/disp_session.h	/^	__u8 layer_enable;$/;"	m	struct:disp_input_config
layer_enable	include/disp_svp.h	/^	unsigned int layer_enable;$/;"	m	struct:disp_input_config
layer_enable	include/mtkfb.h	/^	unsigned int layer_enable;$/;"	m	struct:fb_overlay_layer
layer_enable	include/mtkfb.h	/^	unsigned long layer_enable;$/;"	m	struct:mtkfb_device
layer_enable	mt8167/videox/mtkfb.c	/^	compat_uint_t layer_enable;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_enabled	include/mtkfb.h	/^	unsigned int layer_enabled;	\/* TO BE DEL *\/$/;"	m	struct:fb_overlay_layer_info
layer_format	include/mtkfb.h	/^	enum MTK_FB_FORMAT *layer_format;$/;"	m	struct:mtkfb_device	typeref:enum:mtkfb_device::MTK_FB_FORMAT
layer_id	common/mtkfb.c	/^	compat_uint_t layer_id;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_id	common/mtkfb_fence.h	/^	int layer_id;$/;"	m	struct:fb_overlay_buffer_t
layer_id	common/mtkfb_fence.h	/^	unsigned int layer_id;$/;"	m	struct:disp_sync_info
layer_id	common/mtkfb_fence.h	/^	unsigned int layer_id;$/;"	m	struct:mtkfb_fence_sync_info
layer_id	include/disp_session.h	/^	__u8 layer_id;$/;"	m	struct:disp_input_config
layer_id	include/disp_session.h	/^	unsigned int layer_id;$/;"	m	struct:disp_buffer_info
layer_id	include/disp_svp.h	/^	unsigned int layer_id;$/;"	m	struct:disp_buffer_info
layer_id	include/disp_svp.h	/^	unsigned int layer_id;$/;"	m	struct:disp_input_config
layer_id	include/mtkfb.h	/^	int layer_id;$/;"	m	struct:fb_overlay_buffer
layer_id	include/mtkfb.h	/^	unsigned int layer_id;$/;"	m	struct:fb_overlay_layer
layer_id	include/mtkfb.h	/^	unsigned int layer_id;$/;"	m	struct:fb_overlay_layer_info
layer_id	mt8167/videox/mtkfb.c	/^	compat_uint_t layer_id;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_index	mt8167/videox/debug.c	/^	uint32_t layer_index;$/;"	m	struct:MTKFB_LAYER_DBG_OPTIONS	file:
layer_num	include/disp_session.h	/^	int layer_num[2];$/;"	m	struct:disp_layer_info
layer_rotation	common/mtkfb.c	/^	compat_int_t layer_rotation;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_rotation	include/disp_session.h	/^	enum DISP_ORIENTATION layer_rotation;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_ORIENTATION
layer_rotation	include/disp_svp.h	/^	enum DISP_ORIENTATION layer_rotation;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_ORIENTATION
layer_rotation	include/mtkfb.h	/^	enum MTK_FB_ORIENTATION layer_rotation;$/;"	m	struct:fb_overlay_layer	typeref:enum:fb_overlay_layer::MTK_FB_ORIENTATION
layer_rotation	include/mtkfb.h	/^	enum MTK_FB_ORIENTATION layer_rotation;$/;"	m	struct:fb_overlay_layer_info	typeref:enum:fb_overlay_layer_info::MTK_FB_ORIENTATION
layer_rotation	mt8167/videox/mtkfb.c	/^	compat_int_t layer_rotation;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_size	include/fbconfig_kdebug.h	/^	compat_uint_t layer_size;$/;"	m	struct:compat_pm_layer_info
layer_size	include/fbconfig_kdebug.h	/^	unsigned int layer_size;$/;"	m	struct:PM_LAYER_INFO
layer_type	common/mtkfb.c	/^	compat_int_t layer_type;$/;"	m	struct:compat_fb_overlay_layer	file:
layer_type	common/mtkfb_fence.h	/^	unsigned int layer_type;$/;"	m	struct:mtkfb_fence_buf_info
layer_type	include/disp_session.h	/^	enum DISP_LAYER_TYPE layer_type;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_LAYER_TYPE
layer_type	include/disp_svp.h	/^	enum DISP_LAYER_TYPE layer_type;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_LAYER_TYPE
layer_type	include/mtkfb.h	/^	enum MTK_FB_LAYER_TYPE layer_type;$/;"	m	struct:fb_overlay_layer	typeref:enum:fb_overlay_layer::MTK_FB_LAYER_TYPE
layer_type	mt8167/videox/mtkfb.c	/^	compat_int_t layer_type;$/;"	m	struct:compat_fb_overlay_layer	file:
layers	include/mtkfb.h	/^	struct fb_overlay_layer layers[4];$/;"	m	struct:fb_overlay_config	typeref:struct:fb_overlay_config::fb_overlay_layer
lcd_fps	common/mtkfb.c	/^unsigned int lcd_fps = 6000;$/;"	v
lcd_fps	common/mtkfb_dummy.c	/^unsigned int lcd_fps = 6000;$/;"	v
lcd_fps	mt8167/videox/mtkfb.c	/^unsigned int lcd_fps = 6000;$/;"	v
lcd_fps	mtdummy/mtkfb.c	/^unsigned int lcd_fps = 6000;$/;"	v
lcmOriginalHeight	include/mtkfb_info.h	/^	unsigned int lcmOriginalHeight;$/;"	m	struct:mtk_dispif_info
lcmOriginalWidth	include/mtkfb_info.h	/^	unsigned int lcmOriginalWidth;$/;"	m	struct:mtk_dispif_info
lcm_bpp	mt8167/dispsys/ddp_info.h	/^	unsigned int lcm_bpp;$/;"	m	struct:disp_ddp_path_config
lcm_dts	mt8167/videox/disp_lcm.c	/^static LCM_DTS lcm_dts;$/;"	v	file:
lcm_fps	include/disp_session.h	/^	int lcm_fps;$/;"	m	struct:disp_session_vsync_config
lcm_fps	mt8167/videox/mtk_ovl.c	/^	unsigned int lcm_fps;$/;"	m	struct:__anon10	file:
lcm_fps	mt8167/videox/primary_display.h	/^	unsigned int lcm_fps;$/;"	m	struct:display_primary_path_context
lcm_height	mt8167/dispsys/ddp_dsi.c	/^	unsigned int lcm_height;$/;"	m	struct:t_dsi_context	file:
lcm_if_id	mt8167/videox/disp_lcm.h	/^	LCM_INTERFACE_ID lcm_if_id;$/;"	m	struct:disp_lcm_handle
lcm_mdelay	mt8167/dispsys/ddp_dpi.c	/^static void lcm_mdelay(uint32_t ms)$/;"	f	file:
lcm_mdelay	mt8167/dispsys/ddp_dsi.c	/^static void lcm_mdelay(uint32_t ms)$/;"	f	file:
lcm_original_height	mt8167/videox/disp_lcm.h	/^	unsigned int lcm_original_height;$/;"	m	struct:disp_lcm_handle
lcm_original_width	mt8167/videox/disp_lcm.h	/^	unsigned int lcm_original_width;$/;"	m	struct:disp_lcm_handle
lcm_param2	mt8167/videox/primary_display.c	/^LCM_PARAMS *lcm_param2;$/;"	v
lcm_send_cmd	mt8167/dispsys/ddp_dpi.c	/^static void lcm_send_cmd(uint32_t cmd)$/;"	f	file:
lcm_send_data	mt8167/dispsys/ddp_dpi.c	/^static void lcm_send_data(uint32_t data)$/;"	f	file:
lcm_set_reset_pin	mt8167/dispsys/ddp_dpi.c	/^static void lcm_set_reset_pin(uint32_t value)$/;"	f	file:
lcm_set_reset_pin	mt8167/dispsys/ddp_dsi.c	/^static void lcm_set_reset_pin(uint32_t value)$/;"	f	file:
lcm_type	include/fbconfig_kdebug.h	/^	compat_int_t lcm_type;$/;"	m	struct:compat_lcm_type_fb
lcm_type	include/fbconfig_kdebug.h	/^	int lcm_type;$/;"	m	struct:LCM_TYPE_FB
lcm_udelay	mt8167/dispsys/ddp_dpi.c	/^static void lcm_udelay(uint32_t us)$/;"	f	file:
lcm_udelay	mt8167/dispsys/ddp_dsi.c	/^static void lcm_udelay(uint32_t us)$/;"	f	file:
lcm_utils_dpi	mt8167/dispsys/ddp_dpi.c	/^static LCM_UTIL_FUNCS lcm_utils_dpi;$/;"	v	file:
lcm_utils_dsi0	mt8167/dispsys/ddp_dsi.c	/^static LCM_UTIL_FUNCS lcm_utils_dsi0;$/;"	v	file:
lcm_vendor_id	mt8167/videox/disp_lcm.c	/^static int lcm_vendor_id = -1;$/;"	v	file:
lcm_width	mt8167/dispsys/ddp_dsi.c	/^	unsigned int lcm_width;$/;"	m	struct:t_dsi_context	file:
lcmname	common/mtkfb.c	/^	char lcmname[1];	\/* this is the minimum size *\/$/;"	m	struct:tag_videolfb	file:
lcmname	common/mtkfb_dummy.c	/^	char lcmname[1];	\/* this is the minimum size *\/$/;"	m	struct:tag_videolfb	file:
lcmname	mt8167/videox/mtkfb.c	/^	char lcmname[1];	\/* this is the minimum size *\/$/;"	m	struct:tag_lyqboot	file:
lcmname	mt8167/videox/mtkfb.c	/^	char lcmname[1];	\/* this is the minimum size *\/$/;"	m	struct:tag_videolfb	file:
lcmname	mtdummy/mtkfb.c	/^	char lcmname[1];	\/* this is the minimum size *\/$/;"	m	struct:tag_videolfb	file:
len	mt8167/dispsys/display_recorder.c	/^	unsigned int len;$/;"	m	struct:logger_buffer	file:
level	mt8167/dispsys/display_recorder.h	/^	uint32_t level;$/;"	m	struct:dprec_logger_event
link	mt8167/videox/primary_display.h	/^	struct list_head link;$/;"	m	struct:sec_session_node	typeref:struct:sec_session_node::list_head
list	common/mtkfb_fence.h	/^	struct list_head list;$/;"	m	struct:mtkfb_fence_buf_info	typeref:struct:mtkfb_fence_buf_info::list_head
list	include/fbconfig_kdebug.h	/^	struct list_head list;$/;"	m	struct:CONFIG_RECORD_LIST	typeref:struct:CONFIG_RECORD_LIST::list_head
list	include/mtkfb.h	/^	struct list_head list;$/;"	m	struct:update_ovls_work	typeref:struct:update_ovls_work::list_head
list	mt8167/videox/primary_display.h	/^	struct list_head list;$/;"	m	struct:disp_internal_buffer_info	typeref:struct:disp_internal_buffer_info::list_head
load_lcm_resources_from_DT	mt8167/videox/disp_lcm.c	/^void load_lcm_resources_from_DT(LCM_DRIVER *lcm_drv)$/;"	f
lock	mt8167/videox/mtk_ovl.c	/^	struct mutex lock;$/;"	m	struct:__anon10	typeref:struct:__anon10::mutex	file:
lock	mt8167/videox/primary_display.h	/^	struct mutex lock;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::mutex
log_fps_wnd_size	mt8167/videox/debug.c	/^	unsigned int log_fps_wnd_size;$/;"	m	struct:DBG_OPTIONS	file:
log_name	mt8167/dispsys/display_recorder.h	/^	char *log_name;$/;"	m	struct:met_log_map
logger	mt8167/dispsys/display_recorder.c	/^static struct dprec_logger logger[DPREC_LOGGER_NUM];$/;"	v	typeref:struct:dprec_logger	file:
logger	mt8167/dispsys/display_recorder.c	/^struct dprec_logger logger[DPREC_LOGGER_NUM] = { { 0 } };$/;"	v	typeref:struct:dprec_logger
logger	mt8167/dispsys/display_recorder.h	/^	struct dprec_logger logger;$/;"	m	struct:dprec_logger_event	typeref:struct:dprec_logger_event::dprec_logger
logger_buffer	mt8167/dispsys/display_recorder.c	/^struct logger_buffer {$/;"	s	file:
lut	include/ddp_gamma.h	/^	gamma_entry lut[DISP_GAMMA_LUT_SIZE];$/;"	m	struct:__anon19
m	mt8167/dispsys/ddp_hal.h	/^	int m;$/;"	m	struct:m_to_b
m_to_b	mt8167/dispsys/ddp_hal.h	/^struct m_to_b {$/;"	s
mask	mt8167/dispsys/ddp_drv.h	/^	unsigned int mask;$/;"	m	struct:DISP_READ_REG
mask	mt8167/dispsys/ddp_drv.h	/^	unsigned int mask;$/;"	m	struct:DISP_WRITE_REG
mask	mt8167/dispsys/display_recorder.c	/^	unsigned int mask;$/;"	m	struct:dprec_reg_op_record	file:
maxHist	include/ddp_aal.h	/^	unsigned int maxHist[AAL_HIST_BIN];$/;"	m	struct:__anon14
maxHist	include/ddp_aal.h	/^	unsigned int maxHist[AAL_HIST_BIN];$/;"	m	struct:__anon15
maxLayerNum	include/disp_session.h	/^	unsigned int maxLayerNum;$/;"	m	struct:disp_session_info
maxLayerNum	include/disp_svp.h	/^	unsigned int maxLayerNum;$/;"	m	struct:disp_session_info
max_layer	mt8167/videox/mtk_ovl.c	/^	int max_layer;$/;"	m	struct:__anon10	file:
max_layer	mt8167/videox/primary_display.h	/^	int max_layer;$/;"	m	struct:display_primary_path_context
max_layer_num	include/disp_session.h	/^	unsigned int max_layer_num;$/;"	m	struct:disp_caps_info
max_layer_num	include/disp_session.h	/^	unsigned int max_layer_num;$/;"	m	struct:disp_session_layer_num_config
max_layer_num	include/disp_svp.h	/^	unsigned int max_layer_num;$/;"	m	struct:disp_session_layer_num_config
max_offset	mt8167/videox/primary_display.h	/^	unsigned int max_offset;$/;"	m	struct:disp_frm_seq_info
max_pq_num	include/disp_session.h	/^	unsigned int max_pq_num;$/;"	m	struct:disp_caps_info
mdp_color_cap	common/color20/ddp_color.c	/^static struct MDP_COLOR_CAP mdp_color_cap;$/;"	v	typeref:struct:MDP_COLOR_CAP	file:
mem_config	mt8167/videox/primary_display.c	/^static struct disp_mem_output_config mem_config;$/;"	v	typeref:struct:disp_mem_output_config	file:
mem_module	mt8167/dispsys/ddp_manager.c	/^	enum DISP_MODULE_ENUM mem_module;$/;"	m	struct:ddp_path_handle	typeref:enum:ddp_path_handle::DISP_MODULE_ENUM	file:
mem_start0	mt8167/dispsys/ddp_dsi.h	/^	unsigned mem_start0:8;$/;"	m	struct:DSI_T1_INS
mem_start0	mt8167/dispsys/ddp_dsi.h	/^	unsigned mem_start0:8;$/;"	m	struct:DSI_T3_INS
mem_start1	mt8167/dispsys/ddp_dsi.h	/^	unsigned mem_start1:8;$/;"	m	struct:DSI_T1_INS
mem_start1	mt8167/dispsys/ddp_dsi.h	/^	unsigned mem_start1:8;$/;"	m	struct:DSI_T3_INS
mem_subtractor_when_free	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle mem_subtractor_when_free;$/;"	m	struct:display_primary_path_context
merge_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void merge_dump_analysis(void)$/;"	f	file:
merge_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void merge_dump_reg(void)$/;"	f	file:
met_irq_handler	mt8167/dispsys/ddp_met.c	/^static void met_irq_handler(enum DISP_MODULE_ENUM module, unsigned int reg_val)$/;"	f	file:
met_log_map	mt8167/dispsys/display_recorder.h	/^struct met_log_map {$/;"	s
met_tag_on	mt8167/dispsys/ddp_met.c	/^unsigned int met_tag_on;$/;"	v
mfc_handle	mt8167/videox/disp_assert_layer.c	/^static MFC_HANDLE mfc_handle;$/;"	v	file:
mipi_tx_reg	mt8167/dispsys/ddp_drv.c	/^unsigned long mipi_tx_reg;$/;"	v
mirror	include/mtkfb.h	/^	int xscale, yscale, mirror;	\/* transformations.*\/$/;"	m	struct:mtkfb_device
misc_property	include/fbconfig_kdebug.h	/^struct misc_property {$/;"	s
mmp	mt8167/dispsys/display_recorder.h	/^	mmp_event mmp;$/;"	m	struct:dprec_logger_event
mmp_kernel_trace_begin	mt8167/dispsys/display_recorder.c	/^static inline void mmp_kernel_trace_begin(char *name)$/;"	f	file:
mmp_kernel_trace_counter	mt8167/dispsys/display_recorder.c	/^static inline void mmp_kernel_trace_counter(char *name, int count)$/;"	f	file:
mmp_kernel_trace_end	mt8167/dispsys/display_recorder.c	/^static inline void mmp_kernel_trace_end(void)$/;"	f	file:
mmsys_config_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void mmsys_config_dump_analysis(void)$/;"	f	file:
mmsys_config_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void mmsys_config_dump_reg(void)$/;"	f	file:
mode	include/disp_session.h	/^	enum DISP_MODE mode;$/;"	m	struct:disp_frame_cfg_t	typeref:enum:disp_frame_cfg_t::DISP_MODE
mode	include/disp_session.h	/^	enum DISP_MODE mode;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::DISP_MODE
mode	include/disp_svp.h	/^	enum DISP_MODE mode;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::DISP_MODE
mode	include/mtkfb.h	/^	enum MTK_DISP_MODE mode;$/;"	m	struct:fb_overlay_decouple	typeref:enum:fb_overlay_decouple::MTK_DISP_MODE
mode	include/mtkfb.h	/^	enum MTK_DISP_MODE mode;$/;"	m	struct:fb_overlay_mode	typeref:enum:fb_overlay_mode::MTK_DISP_MODE
mode	mt8167/dispsys/ddp_manager.c	/^	enum DDP_MODE mode;$/;"	m	struct:ddp_path_handle	typeref:enum:ddp_path_handle::DDP_MODE	file:
mode	mt8167/videox/mtk_ovl.h	/^	int mode;$/;"	m	struct:ovl2mem_io_config
mode	mt8167/videox/primary_display.h	/^	enum DISP_PRIMARY_PATH_MODE mode;$/;"	m	struct:display_primary_path_context	typeref:enum:display_primary_path_context::DISP_PRIMARY_PATH_MODE
mode	mt8167/videox/primary_display.h	/^	int mode;$/;"	m	struct:disp_mem_output_config
module	mt8167/dispsys/ddp_hal.h	/^	enum DISP_MODULE_ENUM module;$/;"	m	struct:module_map_s	typeref:enum:module_map_s::DISP_MODULE_ENUM
module	mt8167/dispsys/ddp_info.h	/^	enum DISP_MODULE_ENUM module;$/;"	m	struct:DDP_MODULE_DRIVER	typeref:enum:DDP_MODULE_DRIVER::DISP_MODULE_ENUM
module	mt8167/videox/disp_lcm.h	/^	int module;$/;"	m	struct:disp_lcm_handle
module_can_connect	mt8167/dispsys/ddp_path.c	/^static struct module_map_s module_can_connect[DISP_MODULE_NUM] = {$/;"	v	typeref:struct:module_map_s	file:
module_id	mt8167/videox/disp_lcm.h	/^	unsigned int module_id;$/;"	m	struct:disp_lcm_handle
module_list_scenario	mt8167/dispsys/ddp_reg.h	/^static unsigned int module_list_scenario[DDP_SCENARIO_MAX][DDP_ENING_NUM] = {$/;"	v
module_map_s	mt8167/dispsys/ddp_hal.h	/^struct module_map_s {$/;"	s
module_mutex_map	mt8167/dispsys/ddp_path.c	/^static struct module_map_s module_mutex_map[DISP_MODULE_NUM] = {$/;"	v	typeref:struct:module_map_s	file:
module_name	mt8167/dispsys/display_recorder.h	/^	char *module_name;$/;"	m	struct:reg_base_map
module_path_table	mt8167/dispsys/ddp_manager.c	/^	struct ddp_path_handle *module_path_table[DISP_MODULE_NUM];$/;"	m	struct:DDP_MANAGER_CONTEXT	typeref:struct:DDP_MANAGER_CONTEXT::ddp_path_handle	file:
module_power_off	mt8167/dispsys/ddp_manager.c	/^static int module_power_off(enum DISP_MODULE_ENUM module)$/;"	f	file:
module_power_on	mt8167/dispsys/ddp_manager.c	/^static int module_power_on(enum DISP_MODULE_ENUM module)$/;"	f	file:
module_reg_base	mt8167/dispsys/display_recorder.h	/^	unsigned int module_reg_base;$/;"	m	struct:reg_base_map
module_usage_table	mt8167/dispsys/ddp_manager.c	/^	int module_usage_table[DISP_MODULE_NUM];$/;"	m	struct:DDP_MANAGER_CONTEXT	file:
mout_map	mt8167/dispsys/ddp_path.c	/^struct mout_t mout_map[DDP_MOUT_NUM] = {$/;"	v	typeref:struct:mout_t
mout_t	mt8167/dispsys/ddp_hal.h	/^struct mout_t {$/;"	s
msec_high	mt8167/dispsys/display_recorder.c	/^static long long msec_high(unsigned long long nsec)$/;"	f	file:
msec_low	mt8167/dispsys/display_recorder.c	/^static unsigned long msec_low(unsigned long long nsec)$/;"	f	file:
msleep	mt8167/dispsys/ddp_dpi.c	64;"	d	file:
mt_eint_set_hw_debounce	mt8167/videox/primary_display.c	44;"	d	file:
mtk_disp_mgr_cdev	mt8167/videox/mtk_disp_mgr.c	/^static struct cdev *mtk_disp_mgr_cdev;$/;"	v	typeref:struct:cdev	file:
mtk_disp_mgr_class	mt8167/videox/mtk_disp_mgr.c	/^static struct class *mtk_disp_mgr_class;$/;"	v	typeref:struct:class	file:
mtk_disp_mgr_compat_ioctl	mt8167/videox/mtk_disp_mgr.c	/^static long mtk_disp_mgr_compat_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
mtk_disp_mgr_device	mt8167/videox/mtk_disp_mgr.c	/^static struct platform_device mtk_disp_mgr_device = {$/;"	v	typeref:struct:platform_device	file:
mtk_disp_mgr_device_release	mt8167/videox/mtk_disp_mgr.c	/^static void mtk_disp_mgr_device_release(struct device *dev)$/;"	f	file:
mtk_disp_mgr_devno	mt8167/videox/mtk_disp_mgr.c	/^static dev_t mtk_disp_mgr_devno;$/;"	v	file:
mtk_disp_mgr_dmamask	mt8167/videox/mtk_disp_mgr.c	/^static u64 mtk_disp_mgr_dmamask = ~(u32) 0;$/;"	v	file:
mtk_disp_mgr_driver	mt8167/videox/mtk_disp_mgr.c	/^static struct platform_driver mtk_disp_mgr_driver = {$/;"	v	typeref:struct:platform_driver	file:
mtk_disp_mgr_exit	mt8167/videox/mtk_disp_mgr.c	/^module_exit(mtk_disp_mgr_exit);$/;"	v
mtk_disp_mgr_exit	mt8167/videox/mtk_disp_mgr.c	/^static void __exit mtk_disp_mgr_exit(void)$/;"	f	file:
mtk_disp_mgr_flush	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_flush(struct file *a_pstFile, fl_owner_t a_id)$/;"	f	file:
mtk_disp_mgr_fops	mt8167/videox/mtk_disp_mgr.c	/^static const struct file_operations mtk_disp_mgr_fops = {$/;"	v	typeref:struct:file_operations	file:
mtk_disp_mgr_init	mt8167/videox/mtk_disp_mgr.c	/^module_init(mtk_disp_mgr_init);$/;"	v
mtk_disp_mgr_init	mt8167/videox/mtk_disp_mgr.c	/^static int __init mtk_disp_mgr_init(void)$/;"	f	file:
mtk_disp_mgr_ioctl	mt8167/videox/mtk_disp_mgr.c	/^long mtk_disp_mgr_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f
mtk_disp_mgr_mmap	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
mtk_disp_mgr_open	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_open(struct inode *inode, struct file *file)$/;"	f	file:
mtk_disp_mgr_probe	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_probe(struct platform_device *pdev)$/;"	f	file:
mtk_disp_mgr_read	mt8167/videox/mtk_disp_mgr.c	/^static ssize_t mtk_disp_mgr_read(struct file *file, char __user *data, size_t len, loff_t *ppos)$/;"	f	file:
mtk_disp_mgr_release	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_release(struct inode *inode, struct file *file)$/;"	f	file:
mtk_disp_mgr_remove	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_remove(struct platform_device *pdev)$/;"	f	file:
mtk_disp_mgr_resume	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_resume(struct platform_device *pdev)$/;"	f	file:
mtk_disp_mgr_shutdown	mt8167/videox/mtk_disp_mgr.c	/^static void mtk_disp_mgr_shutdown(struct platform_device *pdev)$/;"	f	file:
mtk_disp_mgr_suspend	mt8167/videox/mtk_disp_mgr.c	/^static int mtk_disp_mgr_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
mtk_dispif_info	include/mtkfb_info.h	/^struct mtk_dispif_info {$/;"	s
mtkfb_aee_print	common/mtkfb.c	913;"	d	file:
mtkfb_aee_print	mt8167/videox/mtkfb.c	933;"	d	file:
mtkfb_allocate_framebuffer	common/mtkfb_dummy.c	/^int mtkfb_allocate_framebuffer(phys_addr_t pa_start, phys_addr_t pa_end, unsigned int *va,$/;"	f
mtkfb_allocate_framebuffer	mtdummy/mtkfb.c	/^int mtkfb_allocate_framebuffer(phys_addr_t pa_start, phys_addr_t pa_end, unsigned int *va,$/;"	f
mtkfb_aod_power_mode	include/mtkfb.h	/^enum mtkfb_aod_power_mode {$/;"	g
mtkfb_blank	common/mtkfb.c	/^static int mtkfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
mtkfb_blank	mt8167/videox/mtkfb.c	/^static int mtkfb_blank(int blank_mode, struct fb_info *info)$/;"	f	file:
mtkfb_blank_resume	common/mtkfb.c	/^static void mtkfb_blank_resume(void)$/;"	f	file:
mtkfb_blank_resume	mt8167/videox/mtkfb.c	/^static void mtkfb_blank_resume(void)$/;"	f	file:
mtkfb_blank_suspend	common/mtkfb.c	/^static void mtkfb_blank_suspend(void)$/;"	f	file:
mtkfb_blank_suspend	mt8167/videox/mtkfb.c	/^static void mtkfb_blank_suspend(void)$/;"	f	file:
mtkfb_check_var	common/mtkfb.c	/^static int mtkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fbi)$/;"	f	file:
mtkfb_check_var	common/mtkfb_dummy.c	/^static int mtkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fbi)$/;"	f	file:
mtkfb_check_var	mt8167/videox/mtkfb.c	/^static int mtkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fbi)$/;"	f	file:
mtkfb_check_var	mtdummy/mtkfb.c	/^static int mtkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fbi)$/;"	f	file:
mtkfb_cleanup	common/mtkfb.c	/^module_exit(mtkfb_cleanup);$/;"	v
mtkfb_cleanup	common/mtkfb.c	/^static void __exit mtkfb_cleanup(void)$/;"	f	file:
mtkfb_cleanup	common/mtkfb_dummy.c	/^module_exit(mtkfb_cleanup);$/;"	v
mtkfb_cleanup	common/mtkfb_dummy.c	/^static void __exit mtkfb_cleanup(void)$/;"	f	file:
mtkfb_cleanup	mt8167/videox/mtkfb.c	/^module_exit(mtkfb_cleanup);$/;"	v
mtkfb_cleanup	mt8167/videox/mtkfb.c	/^static void __exit mtkfb_cleanup(void)$/;"	f	file:
mtkfb_cleanup	mtdummy/mtkfb.c	/^module_exit(mtkfb_cleanup);$/;"	v
mtkfb_cleanup	mtdummy/mtkfb.c	/^static void __exit mtkfb_cleanup(void)$/;"	f	file:
mtkfb_clear_lcm	common/mtkfb.c	/^void mtkfb_clear_lcm(void)$/;"	f
mtkfb_clear_lcm	common/mtkfb_dummy.c	/^void mtkfb_clear_lcm(void)$/;"	f
mtkfb_clear_lcm	mt8167/videox/mtkfb.c	/^void mtkfb_clear_lcm(void)$/;"	f
mtkfb_clear_lcm	mtdummy/mtkfb.c	/^void mtkfb_clear_lcm(void)$/;"	f
mtkfb_compat_ioctl	common/mtkfb.c	/^static int mtkfb_compat_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
mtkfb_compat_ioctl	mt8167/videox/mtkfb.c	/^static int mtkfb_compat_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
mtkfb_dbgfs	mt8167/videox/debug.c	/^struct dentry *mtkfb_dbgfs;$/;"	v	typeref:struct:dentry
mtkfb_device	include/mtkfb.h	/^struct mtkfb_device {$/;"	s
mtkfb_driver	common/mtkfb.c	/^static struct platform_driver mtkfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
mtkfb_driver	common/mtkfb_dummy.c	/^static struct platform_driver mtkfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
mtkfb_driver	mt8167/videox/mtkfb.c	/^static struct platform_driver mtkfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
mtkfb_driver	mtdummy/mtkfb.c	/^static struct platform_driver mtkfb_driver = {$/;"	v	typeref:struct:platform_driver	file:
mtkfb_dump_layer_info	common/mtkfb.c	/^void mtkfb_dump_layer_info(void)$/;"	f
mtkfb_dump_layer_info	mt8167/videox/mtkfb.c	/^void mtkfb_dump_layer_info(void)$/;"	f
mtkfb_fbi	common/mtkfb.c	/^struct fb_info *mtkfb_fbi;$/;"	v	typeref:struct:fb_info
mtkfb_fbi	common/mtkfb_dummy.c	/^struct fb_info *mtkfb_fbi;$/;"	v	typeref:struct:fb_info
mtkfb_fbi	mt8167/videox/mtkfb.c	/^struct fb_info *mtkfb_fbi;$/;"	v	typeref:struct:fb_info
mtkfb_fbi	mtdummy/mtkfb.c	/^struct fb_info *mtkfb_fbi;$/;"	v	typeref:struct:fb_info
mtkfb_fbinfo_cleanup	common/mtkfb.c	/^static void mtkfb_fbinfo_cleanup(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_fbinfo_cleanup	common/mtkfb_dummy.c	/^static void mtkfb_fbinfo_cleanup(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_fbinfo_cleanup	mt8167/videox/mtkfb.c	/^static void mtkfb_fbinfo_cleanup(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_fbinfo_cleanup	mtdummy/mtkfb.c	/^static void mtkfb_fbinfo_cleanup(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_fbinfo_init	common/mtkfb.c	/^static int mtkfb_fbinfo_init(struct fb_info *info)$/;"	f	file:
mtkfb_fbinfo_init	common/mtkfb_dummy.c	/^static int mtkfb_fbinfo_init(struct fb_info *info)$/;"	f	file:
mtkfb_fbinfo_init	mt8167/videox/mtkfb.c	/^static int mtkfb_fbinfo_init(struct fb_info *info)$/;"	f	file:
mtkfb_fbinfo_init	mtdummy/mtkfb.c	/^static int mtkfb_fbinfo_init(struct fb_info *info)$/;"	f	file:
mtkfb_fbinfo_modify	mt8167/videox/mtkfb.c	/^static int mtkfb_fbinfo_modify(struct fb_info *info, unsigned int fmt)$/;"	f	file:
mtkfb_fence_buf_info	common/mtkfb_fence.h	/^struct mtkfb_fence_buf_info {$/;"	s
mtkfb_fence_log_enable	common/mtkfb_fence.c	/^void mtkfb_fence_log_enable(bool enable)$/;"	f
mtkfb_fence_on	common/mtkfb_fence.c	/^static bool mtkfb_fence_on;$/;"	v	file:
mtkfb_fence_sync_info	common/mtkfb_fence.h	/^struct mtkfb_fence_sync_info {$/;"	s
mtkfb_find_lcm_driver	common/mtkfb.c	/^char *mtkfb_find_lcm_driver(void)$/;"	f
mtkfb_find_lcm_driver	mt8167/videox/mtkfb.c	/^char *mtkfb_find_lcm_driver(void)$/;"	f
mtkfb_fm_auto_test	common/mtkfb.c	/^unsigned int mtkfb_fm_auto_test(void)$/;"	f
mtkfb_fm_auto_test	common/mtkfb_dummy.c	/^unsigned int mtkfb_fm_auto_test(void)$/;"	f
mtkfb_fm_auto_test	mt8167/videox/mtkfb.c	/^unsigned int mtkfb_fm_auto_test(void)$/;"	f
mtkfb_fm_auto_test	mtdummy/mtkfb.c	/^unsigned int mtkfb_fm_auto_test(void)$/;"	f
mtkfb_free_resources	common/mtkfb.c	/^static void mtkfb_free_resources(struct mtkfb_device *fbdev, int state)$/;"	f	file:
mtkfb_free_resources	common/mtkfb_dummy.c	/^static void mtkfb_free_resources(struct mtkfb_device *fbdev, int state)$/;"	f	file:
mtkfb_free_resources	mt8167/videox/mtkfb.c	/^static void mtkfb_free_resources(struct mtkfb_device *fbdev, int state)$/;"	f	file:
mtkfb_free_resources	mtdummy/mtkfb.c	/^static void mtkfb_free_resources(struct mtkfb_device *fbdev, int state)$/;"	f	file:
mtkfb_get_backlight_pwm	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_get_backlight_pwm);$/;"	v
mtkfb_get_backlight_pwm	common/mtkfb.c	/^int mtkfb_get_backlight_pwm(int div, unsigned int *freq)$/;"	f
mtkfb_get_backlight_pwm	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_get_backlight_pwm);$/;"	v
mtkfb_get_backlight_pwm	mt8167/videox/mtkfb.c	/^int mtkfb_get_backlight_pwm(int div, unsigned int *freq)$/;"	f
mtkfb_get_buf_info	common/mtkfb_fence.c	/^static struct mtkfb_fence_buf_info *mtkfb_get_buf_info(void)$/;"	f	file:
mtkfb_get_debug_state	common/mtkfb.c	/^int mtkfb_get_debug_state(char *stringbuf, int buf_len)$/;"	f
mtkfb_get_debug_state	common/mtkfb_dummy.c	/^int mtkfb_get_debug_state(char *stringbuf, int buf_len)$/;"	f
mtkfb_get_debug_state	mt8167/videox/mtkfb.c	/^int mtkfb_get_debug_state(char *stringbuf, int buf_len)$/;"	f
mtkfb_get_debug_state	mtdummy/mtkfb.c	/^int mtkfb_get_debug_state(char *stringbuf, int buf_len)$/;"	f
mtkfb_get_fb_base	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_get_fb_base);$/;"	v
mtkfb_get_fb_base	common/mtkfb.c	/^phys_addr_t mtkfb_get_fb_base(void)$/;"	f
mtkfb_get_fb_base	common/mtkfb_dummy.c	/^phys_addr_t mtkfb_get_fb_base(void)$/;"	f
mtkfb_get_fb_base	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_get_fb_base);$/;"	v
mtkfb_get_fb_base	mt8167/videox/mtkfb.c	/^phys_addr_t mtkfb_get_fb_base(void)$/;"	f
mtkfb_get_fb_base	mtdummy/mtkfb.c	/^phys_addr_t mtkfb_get_fb_base(void)$/;"	f
mtkfb_get_fb_size	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_get_fb_size);$/;"	v
mtkfb_get_fb_size	common/mtkfb.c	/^size_t mtkfb_get_fb_size(void)$/;"	f
mtkfb_get_fb_size	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_get_fb_size);$/;"	v
mtkfb_get_fb_size	mt8167/videox/mtkfb.c	/^size_t mtkfb_get_fb_size(void)$/;"	f
mtkfb_get_overlay_layer_info	common/mtkfb.c	/^static int mtkfb_get_overlay_layer_info(struct fb_overlay_layer_info *layerInfo)$/;"	f	file:
mtkfb_get_overlay_layer_info	mt8167/videox/mtkfb.c	/^static int mtkfb_get_overlay_layer_info(struct fb_overlay_layer_info *layerInfo)$/;"	f	file:
mtkfb_init	common/mtkfb.c	/^int __init mtkfb_init(void)$/;"	f
mtkfb_init	common/mtkfb.c	/^module_init(mtkfb_init);$/;"	v
mtkfb_init	common/mtkfb_dummy.c	/^int __init mtkfb_init(void)$/;"	f
mtkfb_init	common/mtkfb_dummy.c	/^module_init(mtkfb_init);$/;"	v
mtkfb_init	mt8167/videox/mtkfb.c	/^int __init mtkfb_init(void)$/;"	f
mtkfb_init	mt8167/videox/mtkfb.c	/^module_init(mtkfb_init);$/;"	v
mtkfb_init	mtdummy/mtkfb.c	/^int __init mtkfb_init(void)$/;"	f
mtkfb_init	mtdummy/mtkfb.c	/^module_init(mtkfb_init);$/;"	v
mtkfb_init_buf_info	common/mtkfb_fence.c	/^struct mtkfb_fence_buf_info *mtkfb_init_buf_info(struct mtkfb_fence_buf_info *buf)$/;"	f
mtkfb_ioctl	common/mtkfb.c	/^static int mtkfb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
mtkfb_ioctl	mt8167/videox/mtkfb.c	/^static int mtkfb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)$/;"	f	file:
mtkfb_ion_cache_flush	common/mtkfb_fence.c	/^static void mtkfb_ion_cache_flush(struct ion_client *client, struct ion_handle *handle)$/;"	f	file:
mtkfb_ion_free_handle	common/mtkfb_fence.c	/^static void mtkfb_ion_free_handle(struct ion_client *client, struct ion_handle *handle)$/;"	f	file:
mtkfb_ion_import_handle	common/mtkfb_fence.c	/^static struct ion_handle *mtkfb_ion_import_handle(struct ion_client *client, int fd)$/;"	f	file:
mtkfb_ion_init	common/mtkfb_fence.c	/^static void mtkfb_ion_init(void)$/;"	f	file:
mtkfb_ion_phys_mmu_addr	common/mtkfb_fence.c	/^static size_t mtkfb_ion_phys_mmu_addr(struct ion_client *client, struct ion_handle *handle,$/;"	f	file:
mtkfb_ipo_init	common/mtkfb.c	/^int mtkfb_ipo_init(void)$/;"	f
mtkfb_ipo_init	common/mtkfb_dummy.c	/^int mtkfb_ipo_init(void)$/;"	f
mtkfb_ipo_init	mt8167/videox/mtkfb.c	/^int mtkfb_ipo_init(void)$/;"	f
mtkfb_ipo_init	mtdummy/mtkfb.c	/^int mtkfb_ipo_init(void)$/;"	f
mtkfb_ipoh_restore	common/mtkfb.c	/^int mtkfb_ipoh_restore(struct notifier_block *nb, unsigned long val, void *ign)$/;"	f
mtkfb_ipoh_restore	mt8167/videox/mtkfb.c	/^int mtkfb_ipoh_restore(struct notifier_block *nb, unsigned long val, void *ign)$/;"	f
mtkfb_is_suspend	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_is_suspend);$/;"	v
mtkfb_is_suspend	common/mtkfb.c	/^bool mtkfb_is_suspend(void)$/;"	f
mtkfb_is_suspend	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_is_suspend);$/;"	v
mtkfb_is_suspend	mt8167/videox/mtkfb.c	/^bool mtkfb_is_suspend(void)$/;"	f
mtkfb_layer_dbg_opt	mt8167/videox/debug.c	/^struct MTKFB_LAYER_DBG_OPTIONS mtkfb_layer_dbg_opt[DDP_OVL_LAYER_MUN];$/;"	v	typeref:struct:MTKFB_LAYER_DBG_OPTIONS
mtkfb_layer_dbgfs	mt8167/videox/debug.c	/^struct dentry *mtkfb_layer_dbgfs[DDP_OVL_LAYER_MUN];$/;"	v	typeref:struct:dentry
mtkfb_lcm_name	common/mtkfb.c	/^char mtkfb_lcm_name[256] = { 0 };$/;"	v
mtkfb_lcm_name	common/mtkfb_dummy.c	/^char mtkfb_lcm_name[256] = { 0 };$/;"	v
mtkfb_lcm_name	mt8167/videox/mtkfb.c	/^char mtkfb_lcm_name[256] = { 0 };$/;"	v
mtkfb_lcm_name	mtdummy/mtkfb.c	/^char mtkfb_lcm_name[256] = { 0 };$/;"	v
mtkfb_log_enable	common/mtkfb.c	/^void mtkfb_log_enable(int enable)$/;"	f
mtkfb_log_enable	mt8167/videox/mtkfb.c	/^void mtkfb_log_enable(int enable)$/;"	f
mtkfb_log_on	common/mtkfb.c	/^static size_t mtkfb_log_on = true;$/;"	v	file:
mtkfb_log_on	mt8167/videox/mtkfb.c	/^static size_t mtkfb_log_on = true;$/;"	v	file:
mtkfb_of_ids	common/mtkfb.c	/^static const struct of_device_id mtkfb_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
mtkfb_of_ids	common/mtkfb_dummy.c	/^static const struct of_device_id mtkfb_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
mtkfb_of_ids	mt8167/videox/mtkfb.c	/^static const struct of_device_id mtkfb_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
mtkfb_of_ids	mtdummy/mtkfb.c	/^static const struct of_device_id mtkfb_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
mtkfb_open	common/mtkfb.c	/^static int mtkfb_open(struct fb_info *info, int user)$/;"	f	file:
mtkfb_open	common/mtkfb_dummy.c	/^static int mtkfb_open(struct fb_info *info, int user)$/;"	f	file:
mtkfb_open	mt8167/videox/mtkfb.c	/^static int mtkfb_open(struct fb_info *info, int user)$/;"	f	file:
mtkfb_open	mtdummy/mtkfb.c	/^static int mtkfb_open(struct fb_info *info, int user)$/;"	f	file:
mtkfb_ops	common/mtkfb.c	/^static struct fb_ops mtkfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
mtkfb_ops	common/mtkfb_dummy.c	/^static struct fb_ops mtkfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
mtkfb_ops	mt8167/videox/mtkfb.c	/^static struct fb_ops mtkfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
mtkfb_ops	mtdummy/mtkfb.c	/^static struct fb_ops mtkfb_ops = {$/;"	v	typeref:struct:fb_ops	file:
mtkfb_pan_display_impl	common/mtkfb.c	/^static int mtkfb_pan_display_impl(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_impl	common/mtkfb_dummy.c	/^static int mtkfb_pan_display_impl(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_impl	mt8167/videox/mtkfb.c	/^static int mtkfb_pan_display_impl(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_impl	mtdummy/mtkfb.c	/^static int mtkfb_pan_display_impl(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_proxy	common/mtkfb.c	/^static int mtkfb_pan_display_proxy(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_proxy	common/mtkfb_dummy.c	/^static int mtkfb_pan_display_proxy(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_proxy	mt8167/videox/mtkfb.c	/^static int mtkfb_pan_display_proxy(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pan_display_proxy	mtdummy/mtkfb.c	/^static int mtkfb_pan_display_proxy(struct fb_var_screeninfo *var, struct fb_info *info)$/;"	f	file:
mtkfb_pm_freeze	common/mtkfb.c	/^int mtkfb_pm_freeze(struct device *device)$/;"	f
mtkfb_pm_freeze	common/mtkfb.c	2610;"	d	file:
mtkfb_pm_freeze	mt8167/videox/mtkfb.c	/^int mtkfb_pm_freeze(struct device *device)$/;"	f
mtkfb_pm_freeze	mt8167/videox/mtkfb.c	2707;"	d	file:
mtkfb_pm_ops	common/mtkfb.c	/^const struct dev_pm_ops mtkfb_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
mtkfb_pm_ops	mt8167/videox/mtkfb.c	/^const struct dev_pm_ops mtkfb_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
mtkfb_pm_restore_noirq	common/mtkfb.c	/^int mtkfb_pm_restore_noirq(struct device *device)$/;"	f
mtkfb_pm_restore_noirq	common/mtkfb.c	2609;"	d	file:
mtkfb_pm_restore_noirq	mt8167/videox/mtkfb.c	/^int mtkfb_pm_restore_noirq(struct device *device)$/;"	f
mtkfb_pm_restore_noirq	mt8167/videox/mtkfb.c	2706;"	d	file:
mtkfb_pm_resume	common/mtkfb.c	/^int mtkfb_pm_resume(struct device *device)$/;"	f
mtkfb_pm_resume	common/mtkfb.c	2608;"	d	file:
mtkfb_pm_resume	mt8167/videox/mtkfb.c	/^int mtkfb_pm_resume(struct device *device)$/;"	f
mtkfb_pm_resume	mt8167/videox/mtkfb.c	2705;"	d	file:
mtkfb_pm_suspend	common/mtkfb.c	/^int mtkfb_pm_suspend(struct device *device)$/;"	f
mtkfb_pm_suspend	common/mtkfb.c	2607;"	d	file:
mtkfb_pm_suspend	mt8167/videox/mtkfb.c	/^int mtkfb_pm_suspend(struct device *device)$/;"	f
mtkfb_pm_suspend	mt8167/videox/mtkfb.c	2704;"	d	file:
mtkfb_probe	common/mtkfb.c	/^static int mtkfb_probe(struct device *dev)$/;"	f	file:
mtkfb_probe	common/mtkfb_dummy.c	/^static int mtkfb_probe(struct device *dev)$/;"	f	file:
mtkfb_probe	mt8167/videox/mtkfb.c	/^static int mtkfb_probe(struct platform_device *pdev)$/;"	f	file:
mtkfb_probe	mtdummy/mtkfb.c	/^static int mtkfb_probe(struct device *dev)$/;"	f	file:
mtkfb_query_buf_info	common/mtkfb_fence.c	/^unsigned int mtkfb_query_buf_info(unsigned int session_id, unsigned int layer_id, unsigned long phy_addr,$/;"	f
mtkfb_query_buf_mva	common/mtkfb_fence.c	/^unsigned int mtkfb_query_buf_mva(unsigned int session_id, unsigned int layer_id, unsigned int idx)$/;"	f
mtkfb_query_buf_va	common/mtkfb_fence.c	/^unsigned int mtkfb_query_buf_va(unsigned int session_id, unsigned int layer_id, unsigned int idx)$/;"	f
mtkfb_query_frm_seq_by_addr	common/mtkfb_fence.c	/^unsigned int mtkfb_query_frm_seq_by_addr(unsigned int session_id, unsigned int layer_id,$/;"	f
mtkfb_query_idx_by_ticket	common/mtkfb_fence.c	/^unsigned int mtkfb_query_idx_by_ticket(unsigned int session_id, unsigned int layer_id,$/;"	f
mtkfb_query_release_idx	common/mtkfb_fence.c	/^unsigned int mtkfb_query_release_idx(unsigned int session_id, unsigned int layer_id,$/;"	f
mtkfb_register_sysfs	common/mtkfb.c	/^static int mtkfb_register_sysfs(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_register_sysfs	mt8167/videox/mtkfb.c	/^static int mtkfb_register_sysfs(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_release	common/mtkfb.c	/^static int mtkfb_release(struct fb_info *info, int user)$/;"	f	file:
mtkfb_release	common/mtkfb_dummy.c	/^static int mtkfb_release(struct fb_info *info, int user)$/;"	f	file:
mtkfb_release	mt8167/videox/mtkfb.c	/^static int mtkfb_release(struct fb_info *info, int user)$/;"	f	file:
mtkfb_release	mtdummy/mtkfb.c	/^static int mtkfb_release(struct fb_info *info, int user)$/;"	f	file:
mtkfb_release_fence	common/mtkfb_fence.c	/^void mtkfb_release_fence(unsigned int session_id, unsigned int layer_id, int fence)$/;"	f
mtkfb_release_layer_fence	common/mtkfb_fence.c	/^void mtkfb_release_layer_fence(unsigned int session_id, unsigned int layer_id)$/;"	f
mtkfb_release_session_fence	common/mtkfb_fence.c	/^void mtkfb_release_session_fence(unsigned int session_id)$/;"	f
mtkfb_remove	common/mtkfb.c	/^static int mtkfb_remove(struct device *dev)$/;"	f	file:
mtkfb_remove	common/mtkfb_dummy.c	/^static int mtkfb_remove(struct device *dev)$/;"	f	file:
mtkfb_remove	mt8167/videox/mtkfb.c	/^static int mtkfb_remove(struct platform_device *pdev)$/;"	f	file:
mtkfb_remove	mtdummy/mtkfb.c	/^static int mtkfb_remove(struct device *dev)$/;"	f	file:
mtkfb_resume	common/mtkfb.c	/^static int mtkfb_resume(struct device *pdev)$/;"	f	file:
mtkfb_resume	mt8167/videox/mtkfb.c	/^static int mtkfb_resume(struct platform_device *pdev)$/;"	f	file:
mtkfb_set_backlight_level	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_set_backlight_level);$/;"	v
mtkfb_set_backlight_level	common/mtkfb.c	/^int mtkfb_set_backlight_level(unsigned int level)$/;"	f
mtkfb_set_backlight_level	common/mtkfb_dummy.c	/^int mtkfb_set_backlight_level(unsigned int level)$/;"	f
mtkfb_set_backlight_level	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_set_backlight_level);$/;"	v
mtkfb_set_backlight_level	mt8167/videox/mtkfb.c	/^int mtkfb_set_backlight_level(unsigned int level)$/;"	f
mtkfb_set_backlight_mode	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_set_backlight_mode);$/;"	v
mtkfb_set_backlight_mode	common/mtkfb.c	/^int mtkfb_set_backlight_mode(unsigned int mode)$/;"	f
mtkfb_set_backlight_mode	common/mtkfb_dummy.c	/^int mtkfb_set_backlight_mode(unsigned int mode)$/;"	f
mtkfb_set_backlight_mode	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_set_backlight_mode);$/;"	v
mtkfb_set_backlight_mode	mt8167/videox/mtkfb.c	/^int mtkfb_set_backlight_mode(unsigned int mode)$/;"	f
mtkfb_set_backlight_pwm	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_set_backlight_pwm);$/;"	v
mtkfb_set_backlight_pwm	common/mtkfb.c	/^int mtkfb_set_backlight_pwm(int div)$/;"	f
mtkfb_set_backlight_pwm	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_set_backlight_pwm);$/;"	v
mtkfb_set_backlight_pwm	mt8167/videox/mtkfb.c	/^int mtkfb_set_backlight_pwm(int div)$/;"	f
mtkfb_set_lcm_inited	common/mtkfb.c	/^void mtkfb_set_lcm_inited(bool inited)$/;"	f
mtkfb_set_lcm_inited	mt8167/videox/mtkfb.c	/^void mtkfb_set_lcm_inited(bool inited)$/;"	f
mtkfb_set_par	common/mtkfb.c	/^static int mtkfb_set_par(struct fb_info *fbi)$/;"	f	file:
mtkfb_set_par	common/mtkfb_dummy.c	/^static int mtkfb_set_par(struct fb_info *fbi)$/;"	f	file:
mtkfb_set_par	mt8167/videox/mtkfb.c	/^static int mtkfb_set_par(struct fb_info *fbi)$/;"	f	file:
mtkfb_set_par	mtdummy/mtkfb.c	/^static int mtkfb_set_par(struct fb_info *fbi)$/;"	f	file:
mtkfb_setcolreg	common/mtkfb.c	/^static int mtkfb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
mtkfb_setcolreg	common/mtkfb_dummy.c	/^static int mtkfb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
mtkfb_setcolreg	mt8167/videox/mtkfb.c	/^static int mtkfb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
mtkfb_setcolreg	mtdummy/mtkfb.c	/^static int mtkfb_setcolreg(u_int regno, u_int red, u_int green,$/;"	f	file:
mtkfb_shutdown	common/mtkfb.c	/^static void mtkfb_shutdown(struct device *pdev)$/;"	f	file:
mtkfb_shutdown	mt8167/videox/mtkfb.c	/^static void mtkfb_shutdown(struct platform_device *pdev)$/;"	f	file:
mtkfb_soft_cursor	common/mtkfb.c	/^static int mtkfb_soft_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
mtkfb_soft_cursor	mt8167/videox/mtkfb.c	/^static int mtkfb_soft_cursor(struct fb_info *info, struct fb_cursor *cursor)$/;"	f	file:
mtkfb_state	include/mtkfb.h	/^enum mtkfb_state {$/;"	g
mtkfb_suspend	common/mtkfb.c	/^static int mtkfb_suspend(struct device *pdev, pm_message_t mesg)$/;"	f	file:
mtkfb_suspend	mt8167/videox/mtkfb.c	/^static int mtkfb_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
mtkfb_unregister_sysfs	common/mtkfb.c	/^static void mtkfb_unregister_sysfs(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_unregister_sysfs	mt8167/videox/mtkfb.c	/^static void mtkfb_unregister_sysfs(struct mtkfb_device *fbdev)$/;"	f	file:
mtkfb_update_buf_info	common/mtkfb_fence.c	/^bool mtkfb_update_buf_info(unsigned int session_id, unsigned int layer_id, unsigned int idx,$/;"	f
mtkfb_update_buf_info_new	common/mtkfb_fence.c	/^bool mtkfb_update_buf_info_new(unsigned int session_id, unsigned int mva_offset, struct disp_input_config *buf_info)$/;"	f
mtkfb_update_buf_ticket	common/mtkfb_fence.c	/^unsigned int mtkfb_update_buf_ticket(unsigned int session_id, unsigned int layer_id,$/;"	f
mtkfb_waitVsync	common/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_waitVsync);$/;"	v
mtkfb_waitVsync	common/mtkfb.c	/^void mtkfb_waitVsync(void)$/;"	f
mtkfb_waitVsync	mt8167/videox/mtkfb.c	/^EXPORT_SYMBOL(mtkfb_waitVsync);$/;"	v
mtkfb_waitVsync	mt8167/videox/mtkfb.c	/^void mtkfb_waitVsync(void)$/;"	f
mutex_done_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int mutex_done_irq_cnt[5];$/;"	v
mutex_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void mutex_dump_analysis(void)$/;"	f	file:
mutex_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void mutex_dump_reg(void)$/;"	f	file:
mutex_idx	mt8167/dispsys/ddp_manager.c	/^	int mutex_idx;$/;"	m	struct:DDP_MANAGER_CONTEXT	file:
mutex_lock	common/mtkfb_fence.h	/^	struct mutex mutex_lock;$/;"	m	struct:mtkfb_fence_sync_info	typeref:struct:mtkfb_fence_sync_info::mutex
mutex_lock	mt8167/dispsys/ddp_manager.c	/^	struct mutex mutex_lock;$/;"	m	struct:DDP_MANAGER_CONTEXT	typeref:struct:DDP_MANAGER_CONTEXT::mutex	file:
mutex_lock	mt8167/dispsys/ddp_manager.c	/^	struct mutex mutex_lock;$/;"	m	struct:ddp_path_handle	typeref:struct:ddp_path_handle::mutex	file:
mutex_locker	mt8167/videox/mtk_ovl.c	/^	const char *mutex_locker;$/;"	m	struct:__anon10	file:
mutex_locker	mt8167/videox/primary_display.h	/^	char *mutex_locker;$/;"	m	struct:display_primary_path_context
mutex_start_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int mutex_start_irq_cnt[5];$/;"	v
mva	common/mtkfb_fence.h	/^	unsigned long mva;$/;"	m	struct:mtkfb_fence_buf_info
mva	mt8167/videox/primary_display.h	/^	uint32_t mva;$/;"	m	struct:disp_internal_buffer_info
mva	mt8167/videox/primary_display.h	/^	unsigned int mva;$/;"	m	struct:disp_frm_seq_info
mva_offset	common/mtkfb_fence.h	/^	unsigned int mva_offset;$/;"	m	struct:mtkfb_fence_buf_info
name	include/mtkfb.h	/^	char name[32];$/;"	m	struct:disp_dfo_item
name	mt8167/dispsys/display_recorder.h	/^	int8_t name[24];$/;"	m	struct:dprec_logger_event
ncs_tuning_mode	common/color20/ddp_color.c	/^int ncs_tuning_mode;$/;"	v
need_esd_check	common/mtkfb.c	/^unsigned int need_esd_check;$/;"	v
need_esd_check	mt8167/videox/mtkfb.c	/^unsigned int need_esd_check;$/;"	v
need_merge	include/disp_session.h	/^	int need_merge;$/;"	m	struct:disp_session_config
need_trigger_dcMirror_out	mt8167/videox/primary_display.h	/^	int need_trigger_dcMirror_out;$/;"	m	struct:display_primary_path_context
need_trigger_overlay	mt8167/videox/primary_display.h	/^	int need_trigger_overlay;$/;"	m	struct:display_primary_path_context
need_trigger_ovl1to2	mt8167/videox/primary_display.h	/^	int need_trigger_ovl1to2;$/;"	m	struct:display_primary_path_context
need_trigger_path	mt8167/videox/mtk_ovl.c	/^	int need_trigger_path;$/;"	m	struct:__anon10	file:
next_buff_idx	common/mtkfb.c	/^	compat_int_t next_buff_idx;$/;"	m	struct:compat_fb_overlay_layer	file:
next_buff_idx	include/disp_session.h	/^	__u32 next_buff_idx;$/;"	m	struct:disp_input_config
next_buff_idx	include/disp_svp.h	/^	unsigned int next_buff_idx;$/;"	m	struct:disp_input_config
next_buff_idx	include/mtkfb.h	/^	int next_buff_idx;$/;"	m	struct:fb_overlay_layer
next_buff_idx	mt8167/videox/mtkfb.c	/^	compat_int_t next_buff_idx;$/;"	m	struct:compat_fb_overlay_layer	file:
next_conn_type	include/mtkfb.h	/^	int next_conn_type;$/;"	m	struct:fb_overlay_layer_info
next_conn_type	mt8167/videox/primary_display.h	/^	int next_conn_type;$/;"	m	struct:DISP_LAYER_INFO
next_en	include/mtkfb.h	/^	unsigned int next_en;$/;"	m	struct:fb_overlay_layer_info
next_en	mt8167/videox/primary_display.h	/^	unsigned int next_en;$/;"	m	struct:DISP_LAYER_INFO
next_identity	include/mtkfb.h	/^	int next_identity;$/;"	m	struct:fb_overlay_layer_info
next_identity	mt8167/videox/primary_display.h	/^	int next_identity;$/;"	m	struct:DISP_LAYER_INFO
next_idx	include/mtkfb.h	/^	int next_idx;$/;"	m	struct:fb_overlay_layer_info
next_idx	mt8167/videox/primary_display.h	/^	int next_idx;$/;"	m	struct:DISP_LAYER_INFO
no_update	common/mtkfb.c	/^static bool no_update;$/;"	v	file:
no_update	mt8167/videox/mtkfb.c	/^static bool no_update;$/;"	v	file:
node_lock	mt8167/dispsys/ddp_drv.c	/^	spinlock_t node_lock;$/;"	m	struct:disp_node_struct	file:
nr_dispsys_dev	mt8167/dispsys/ddp_drv.c	/^static int nr_dispsys_dev;$/;"	v	file:
nsec_high	mt8167/dispsys/display_recorder.c	/^static long long nsec_high(unsigned long long nsec)$/;"	f	file:
nsec_low	mt8167/dispsys/display_recorder.c	/^static unsigned long nsec_low(unsigned long long nsec)$/;"	f	file:
od_clock_off	common/od10/ddp_od.c	/^static int od_clock_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
od_clock_on	common/od10/ddp_od.c	/^static int od_clock_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
od_config_od	common/od10/ddp_od.c	/^static int od_config_od(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *cmdq)$/;"	f	file:
od_debug_reg	common/od10/ddp_od.c	/^void od_debug_reg(void)$/;"	f
od_dump_all	common/od10/ddp_od.c	/^static void od_dump_all(void)$/;"	f	file:
od_dump_reg	common/od10/ddp_od.c	/^static void od_dump_reg(const char *reg_list)$/;"	f	file:
od_log_level	common/od10/ddp_od.c	/^static int od_log_level = 2;$/;"	v	file:
od_parse_triple	common/od10/ddp_od.c	/^static int od_parse_triple(const char *cmd, unsigned long *offset, unsigned int *value, unsigned int *mask)$/;"	f	file:
od_refresh_screen	common/od10/ddp_od.c	/^static void od_refresh_screen(void)$/;"	f	file:
od_set_debug_function	common/od10/ddp_od.c	/^static void od_set_debug_function(void *cmdq)$/;"	f	file:
od_set_listener	common/od10/ddp_od.c	/^static int od_set_listener(enum DISP_MODULE_ENUM module, ddp_module_notify notify)$/;"	f	file:
od_simple_strtoul	common/od10/ddp_od.c	/^static unsigned long od_simple_strtoul(char *next, char **new_next, int base)$/;"	f	file:
od_start	common/od10/ddp_od.c	/^static int od_start(enum DISP_MODULE_ENUM module, void *cmdq)$/;"	f	file:
od_test	common/od10/ddp_od.c	/^void od_test(const char *cmd, char *debug_output)$/;"	f
od_test_slow_mode	common/od10/ddp_od.c	/^static void od_test_slow_mode(void)$/;"	f	file:
od_test_stress_table	common/od10/ddp_od.c	/^static void od_test_stress_table(void *cmdq)$/;"	f	file:
offset	include/mtkfb.h	/^	unsigned long offset;$/;"	m	struct:fb_frame_offset
open_pid	mt8167/dispsys/ddp_drv.c	/^	pid_t open_pid;$/;"	m	struct:disp_node_struct	file:
open_tgid	mt8167/dispsys/ddp_drv.c	/^	pid_t open_tgid;$/;"	m	struct:disp_node_struct	file:
out_id_bit_map	mt8167/dispsys/ddp_hal.h	/^	struct m_to_b out_id_bit_map[5];$/;"	m	struct:mout_t	typeref:struct:mout_t::m_to_b
outputBuffer	include/mtkfb.h	/^	char *outputBuffer;$/;"	m	struct:fb_slt_catpure
outputFormat	mt8167/dispsys/ddp_info.h	/^	enum DP_COLOR_ENUM outputFormat;$/;"	m	struct:WDMA_CONFIG_STRUCT	typeref:enum:WDMA_CONFIG_STRUCT::DP_COLOR_ENUM
output_cfg	include/disp_session.h	/^	struct disp_output_config output_cfg;$/;"	m	struct:disp_frame_cfg_t	typeref:struct:disp_frame_cfg_t::disp_output_config
output_en	include/disp_session.h	/^	int output_en;$/;"	m	struct:disp_frame_cfg_t
output_fence_id	mt8167/videox/primary_display.h	/^	uint32_t output_fence_id;$/;"	m	struct:disp_internal_buffer_info
output_mode	include/disp_session.h	/^	enum DISP_CAP_OUTPUT_MODE output_mode;$/;"	m	struct:disp_caps_info	typeref:enum:disp_caps_info::DISP_CAP_OUTPUT_MODE
output_pass	include/disp_session.h	/^	enum DISP_CAP_OUTPUT_PASS output_pass;$/;"	m	struct:disp_caps_info	typeref:enum:disp_caps_info::DISP_CAP_OUTPUT_PASS
overall_layer_num	include/fbconfig_kdebug.h	/^	unsigned int overall_layer_num:5;$/;"	m	struct:misc_property
overall_switch	mt8167/dispsys/display_recorder.h	/^	int overall_switch;$/;"	m	struct:dprec_debug_control
overlap_layer_num	include/disp_session.h	/^	unsigned int overlap_layer_num;$/;"	m	struct:disp_frame_cfg_t
ovl1_layer	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ovl1_layer[4];$/;"	m	struct:DDP_MMP_Events_t
ovl1_status	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ovl1_status;$/;"	m	struct:DDP_MMP_Events_t
ovl1_status	mt8167/dispsys/ddp_ovl.c	/^enum DISP_OVL1_STATUS ovl1_status = DDP_OVL1_STATUS_IDLE;$/;"	v	typeref:enum:DISP_OVL1_STATUS
ovl1layer_dump	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ovl1layer_dump[4];$/;"	m	struct:DDP_MMP_Events_t
ovl2mem_callback	mt8167/videox/mtk_ovl.c	/^static int ovl2mem_callback(unsigned int userdata)$/;"	f	file:
ovl2mem_cmdq_enabled	mt8167/videox/mtk_ovl.c	/^enum CMDQ_SWITCH ovl2mem_cmdq_enabled(void)$/;"	f
ovl2mem_deinit	mt8167/videox/mtk_ovl.c	/^int ovl2mem_deinit(void)$/;"	f
ovl2mem_get_info	mt8167/videox/mtk_ovl.c	/^int ovl2mem_get_info(void *info)$/;"	f
ovl2mem_in_cached_config	mt8167/videox/mtk_disp_mgr.c	/^struct OVL_CONFIG_STRUCT ovl2mem_in_cached_config[2*DDP_OVL_LAYER_MUN] = {$/;"	v	typeref:struct:OVL_CONFIG_STRUCT
ovl2mem_in_cached_config	mt8167/videox/mtk_disp_mgr.c	/^struct OVL_CONFIG_STRUCT ovl2mem_in_cached_config[DDP_OVL_LAYER_MUN] = {$/;"	v	typeref:struct:OVL_CONFIG_STRUCT
ovl2mem_in_config	mt8167/videox/mtk_ovl.h	/^struct ovl2mem_in_config {$/;"	s
ovl2mem_init	mt8167/videox/mtk_ovl.c	/^int ovl2mem_init(unsigned int session)$/;"	f
ovl2mem_input_config	mt8167/videox/mtk_ovl.c	/^int ovl2mem_input_config(struct ovl2mem_in_config *input)$/;"	f
ovl2mem_io_config	mt8167/videox/mtk_ovl.h	/^struct ovl2mem_io_config {$/;"	s
ovl2mem_layer_num	mt8167/videox/mtk_ovl.c	/^static int ovl2mem_layer_num = OVL_LAYER_NUM;$/;"	v	file:
ovl2mem_output_config	mt8167/videox/mtk_ovl.c	/^int ovl2mem_output_config(struct disp_mem_output_config *out)$/;"	f
ovl2mem_path_context	mt8167/videox/mtk_ovl.c	/^} ovl2mem_path_context;$/;"	t	typeref:struct:__anon10	file:
ovl2mem_path_handle	mt8167/videox/primary_display.h	/^	disp_path_handle ovl2mem_path_handle;$/;"	m	struct:display_primary_path_context
ovl2mem_setlayernum	mt8167/videox/mtk_ovl.c	/^void ovl2mem_setlayernum(int layer_num)$/;"	f
ovl2mem_trigger	mt8167/videox/mtk_ovl.c	/^int ovl2mem_trigger(int blocking, void *callback, unsigned int userdata)$/;"	f
ovl2mem_use_cmdq	mt8167/videox/mtk_ovl.c	/^int ovl2mem_use_cmdq = CMDQ_ENABLE;$/;"	v
ovl2mem_use_m4u	mt8167/videox/mtk_ovl.c	/^int ovl2mem_use_m4u = 1;$/;"	v
ovl2mem_wait_done	mt8167/videox/mtk_ovl.c	/^void ovl2mem_wait_done(void)$/;"	f
ovl_build_cmdq	mt8167/dispsys/ddp_ovl.c	/^int ovl_build_cmdq(enum DISP_MODULE_ENUM module, void *cmdq_trigger_handle, enum CMDQ_STATE state)$/;"	f
ovl_check_input_param	mt8167/dispsys/ddp_ovl.c	/^static int ovl_check_input_param(struct OVL_CONFIG_STRUCT *config)$/;"	f	file:
ovl_clock_off	mt8167/dispsys/ddp_ovl.c	/^int ovl_clock_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_clock_on	mt8167/dispsys/ddp_ovl.c	/^int ovl_clock_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_complete_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int ovl_complete_irq_cnt[2] = { 0, 0 };$/;"	v
ovl_config	mt8167/dispsys/ddp_info.h	/^	struct OVL_CONFIG_STRUCT ovl_config[OVL_LAYER_NUM];$/;"	m	struct:disp_ddp_path_config	typeref:struct:disp_ddp_path_config::OVL_CONFIG_STRUCT
ovl_config_l	mt8167/dispsys/ddp_ovl.c	/^static int ovl_config_l(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *handle)$/;"	f	file:
ovl_deinit	mt8167/dispsys/ddp_ovl.c	/^int ovl_deinit(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_dirty	mt8167/dispsys/ddp_info.h	/^	bool ovl_dirty;$/;"	m	struct:disp_ddp_path_config
ovl_disable	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ovl_disable;$/;"	m	struct:DDP_MMP_Events_t
ovl_dump	mt8167/dispsys/ddp_ovl.c	/^int ovl_dump(enum DISP_MODULE_ENUM module, int level)$/;"	f
ovl_dump_analysis	mt8167/dispsys/ddp_ovl.c	/^void ovl_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f
ovl_dump_reg	mt8167/dispsys/ddp_ovl.c	/^void ovl_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f
ovl_enable	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ovl_enable;$/;"	m	struct:DDP_MMP_Events_t
ovl_get_address	mt8167/dispsys/ddp_ovl.c	/^void ovl_get_address(enum DISP_MODULE_ENUM module, unsigned long *add)$/;"	f
ovl_get_info	mt8167/dispsys/ddp_ovl.c	/^void ovl_get_info(int idx, void *data)$/;"	f
ovl_get_sec_mode	mt8167/dispsys/ddp_ovl.c	/^static int ovl_get_sec_mode(enum DISP_MODULE_ENUM module)$/;"	f	file:
ovl_get_state_name	mt8167/dispsys/ddp_ovl.c	/^static char *ovl_get_state_name(unsigned int status)$/;"	f	file:
ovl_get_status	mt8167/dispsys/ddp_ovl.c	/^enum DISP_OVL1_STATUS ovl_get_status(void)$/;"	f
ovl_get_status_name	mt8167/dispsys/ddp_ovl.c	/^static char *ovl_get_status_name(enum DISP_OVL1_STATUS status)$/;"	f	file:
ovl_id	include/disp_session.h	/^	unsigned int ovl_id;$/;"	m	struct:layer_config
ovl_index	mt8167/dispsys/ddp_info.h	/^	unsigned int ovl_index;$/;"	m	struct:OVL_CONFIG_STRUCT
ovl_index	mt8167/dispsys/ddp_ovl.c	/^static unsigned int ovl_index(enum DISP_MODULE_ENUM module)$/;"	f	file:
ovl_init	mt8167/dispsys/ddp_ovl.c	/^int ovl_init(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_input_fmt	mt8167/dispsys/ddp_ovl.c	/^static enum DP_COLOR_ENUM ovl_input_fmt(enum OVL_INPUT_FORMAT fmt, int swap)$/;"	f	file:
ovl_input_fmt_bpp	mt8167/dispsys/ddp_ovl.c	/^static unsigned int ovl_input_fmt_bpp(enum OVL_INPUT_FORMAT fmt)$/;"	f	file:
ovl_input_fmt_byte_swap	mt8167/dispsys/ddp_ovl.c	/^static unsigned int ovl_input_fmt_byte_swap(enum OVL_INPUT_FORMAT fmt)$/;"	f	file:
ovl_input_fmt_color_space	mt8167/dispsys/ddp_ovl.c	/^static enum OVL_COLOR_SPACE ovl_input_fmt_color_space(enum OVL_INPUT_FORMAT fmt)$/;"	f	file:
ovl_input_fmt_convert	mt8167/dispsys/ddp_ovl.c	/^static enum OVL_INPUT_FORMAT ovl_input_fmt_convert(enum DP_COLOR_ENUM fmt)$/;"	f	file:
ovl_input_fmt_reg_value	mt8167/dispsys/ddp_ovl.c	/^static unsigned int ovl_input_fmt_reg_value(enum OVL_INPUT_FORMAT fmt)$/;"	f	file:
ovl_intput_format_name	mt8167/dispsys/ddp_ovl.c	/^static char *ovl_intput_format_name(enum OVL_INPUT_FORMAT fmt, int swap)$/;"	f	file:
ovl_io	mt8167/dispsys/ddp_ovl.c	/^static int ovl_io(enum DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)$/;"	f	file:
ovl_is_idle	mt8167/dispsys/ddp_ovl.c	/^int ovl_is_idle(enum DISP_MODULE_ENUM module)$/;"	f
ovl_is_sec	mt8167/dispsys/ddp_ovl.c	/^static int ovl_is_sec[2];$/;"	v	file:
ovl_layer_config	mt8167/dispsys/ddp_ovl.c	/^int ovl_layer_config(enum DISP_MODULE_ENUM module,$/;"	f
ovl_layer_switch	mt8167/dispsys/ddp_ovl.c	/^int ovl_layer_switch(enum DISP_MODULE_ENUM module, unsigned layer, unsigned int en, void *handle)$/;"	f
ovl_pa_base	include/mtkfb.h	/^	dma_addr_t ovl_pa_base;	\/* Bus physical address *\/$/;"	m	struct:mtkfb_device
ovl_printf_status	mt8167/dispsys/ddp_ovl.c	/^static void ovl_printf_status(int idx, unsigned int status)$/;"	f	file:
ovl_reset	mt8167/dispsys/ddp_ovl.c	/^int ovl_reset(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_reset_by_cmdq	mt8167/dispsys/ddp_ovl.c	/^void ovl_reset_by_cmdq(void *handle, enum DISP_MODULE_ENUM module)$/;"	f
ovl_restore_regs	mt8167/dispsys/ddp_ovl.c	/^static void ovl_restore_regs(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
ovl_resume	mt8167/dispsys/ddp_ovl.c	/^int ovl_resume(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_roi	mt8167/dispsys/ddp_ovl.c	/^int ovl_roi(enum DISP_MODULE_ENUM module,$/;"	f
ovl_set_status	mt8167/dispsys/ddp_ovl.c	/^void ovl_set_status(enum DISP_OVL1_STATUS status)$/;"	f
ovl_size_in_byte	include/mtkfb.h	/^	unsigned long ovl_size_in_byte;$/;"	m	struct:mtkfb_device
ovl_start	mt8167/dispsys/ddp_ovl.c	/^int ovl_start(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_status_info	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle ovl_status_info;$/;"	m	struct:display_primary_path_context
ovl_stop	mt8167/dispsys/ddp_ovl.c	/^int ovl_stop(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_store_regs	mt8167/dispsys/ddp_ovl.c	/^static void ovl_store_regs(enum DISP_MODULE_ENUM module)$/;"	f	file:
ovl_suspend	mt8167/dispsys/ddp_ovl.c	/^int ovl_suspend(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
ovl_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event ovl_trigger;$/;"	m	struct:DDP_MMP_Events_t
ovl_va_base	include/mtkfb.h	/^	void *ovl_va_base;	\/* MPU virtual address *\/$/;"	m	struct:mtkfb_device
ovl_wait_queue	mt8167/dispsys/ddp_manager.c	/^wait_queue_head_t ovl_wait_queue;$/;"	v
pFrameBaseSW	mt8167/dispsys/ddp_drv.h	/^	uint32_t *pFrameBaseSW;$/;"	m	struct:DISP_EXEC_COMMAND
pLcm_drv	common/fbconfig_kdebug.c	/^	LCM_DRIVER *pLcm_drv;$/;"	m	struct:PM_TOOL_S	file:
pLcm_params	common/fbconfig_kdebug.c	/^	LCM_PARAMS *pLcm_params;$/;"	m	struct:PM_TOOL_S	file:
pTileBaseSW	mt8167/dispsys/ddp_drv.h	/^	uint32_t *pTileBaseSW;$/;"	m	struct:DISP_EXEC_COMMAND
pa	include/disp_session.h	/^	void *pa;$/;"	m	struct:disp_output_config
pa	include/disp_svp.h	/^	unsigned int pa;$/;"	m	struct:disp_output_config
pa_of_dma0	common/od10/ddp_od.c	/^	unsigned long pa_of_dma0;$/;"	m	struct:OD_BUFFER_STRUCT	file:
pa_of_dma1	common/od10/ddp_od.c	/^	unsigned long pa_of_dma1;$/;"	m	struct:OD_BUFFER_STRUCT	file:
pages	mt8167/dispsys/ddp_mmp.c	/^struct page **pages;$/;"	v	typeref:struct:page
para_num	include/fbconfig_kdebug.h	/^	compat_int_t para_num;$/;"	m	struct:compat_esd_para
para_num	include/fbconfig_kdebug.h	/^	int para_num;$/;"	m	struct:ESD_PARA
param	mt8167/dispsys/ddp_drv.h	/^	int param[40];$/;"	m	struct:DISP_PQ_DC_PARAM
param	mt8167/dispsys/ddp_drv.h	/^	int param[PQ_DS_INDEX_MAX];$/;"	m	struct:DISP_PQ_DS_PARAM
param0	mt8167/dispsys/ddp_drv.h	/^	unsigned int param0;$/;"	m	struct:DISP_OD_CMD
param1	mt8167/dispsys/ddp_drv.h	/^	unsigned int param1;$/;"	m	struct:DISP_OD_CMD
param2	mt8167/dispsys/ddp_drv.h	/^	unsigned int param2;$/;"	m	struct:DISP_OD_CMD
param3	mt8167/dispsys/ddp_drv.h	/^	unsigned int param3;$/;"	m	struct:DISP_OD_CMD
params	mt8167/videox/disp_lcm.h	/^	LCM_PARAMS *params;$/;"	m	struct:disp_lcm_handle
parse_color_format	mt8167/dispsys/ddp_met.c	/^static const char *const parse_color_format(enum DP_COLOR_ENUM fmt)$/;"	f	file:
parse_lcm_ops_dt_node	mt8167/videox/disp_lcm.c	/^void parse_lcm_ops_dt_node(struct device_node *np, LCM_DTS *lcm_dts, unsigned char *dts)$/;"	f
parse_lcm_params_dt_node	mt8167/videox/disp_lcm.c	/^void parse_lcm_params_dt_node(struct device_node *np, LCM_PARAMS *lcm_params)$/;"	f
path_event_name	mt8167/dispsys/ddp_manager.c	/^static char *path_event_name(enum DISP_PATH_EVENT event)$/;"	f	file:
path_top_clock_off	mt8167/dispsys/ddp_manager.c	/^static int path_top_clock_off(void)$/;"	f	file:
path_top_clock_on	mt8167/dispsys/ddp_manager.c	/^static int path_top_clock_on(void)$/;"	f	file:
pdata	mt8167/dispsys/ddp_dsi.h	/^	unsigned int *pdata;$/;"	m	struct:DSI_T2_INS
pending_configs	include/mtkfb.h	/^	struct list_head pending_configs;	\/* CL2340210 *\/$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::list_head
period_frame	mt8167/dispsys/display_recorder.h	/^	unsigned long long period_frame;$/;"	m	struct:dprec_logger
period_max_frame	mt8167/dispsys/display_recorder.h	/^	unsigned long long period_max_frame;$/;"	m	struct:dprec_logger
period_min_frame	mt8167/dispsys/display_recorder.h	/^	unsigned long long period_min_frame;$/;"	m	struct:dprec_logger
period_total	mt8167/dispsys/display_recorder.h	/^	unsigned long long period_total;$/;"	m	struct:dprec_logger
pfence	mt8167/videox/primary_display.h	/^	struct sync_fence *pfence;$/;"	m	struct:disp_internal_buffer_info	typeref:struct:disp_internal_buffer_info::sync_fence
pgc	mt8167/videox/mtk_ovl.c	73;"	d	file:
pgc	mt8167/videox/primary_display.c	227;"	d	file:
phy_addr	include/mtkfb.h	/^	void *phy_addr;$/;"	m	struct:fb_post_video_buffer
physicalHeight	include/disp_session.h	/^	unsigned int physicalHeight;$/;"	m	struct:disp_session_info
physicalHeight	include/disp_svp.h	/^	unsigned int physicalHeight;	\/* length: mm, for legacy use *\/$/;"	m	struct:disp_session_info
physicalHeight	include/mtkfb_info.h	/^	unsigned int physicalHeight;$/;"	m	struct:mtk_dispif_info
physicalHeightUm	include/disp_session.h	/^	unsigned int physicalHeightUm;	\/* length: um, for more precise precision *\/$/;"	m	struct:disp_session_info
physicalHeightUm	include/disp_svp.h	/^	unsigned int physicalHeightUm;	\/* length: um, for more precise precision *\/$/;"	m	struct:disp_session_info
physicalWidth	include/disp_session.h	/^	unsigned int physicalWidth;$/;"	m	struct:disp_session_info
physicalWidth	include/disp_svp.h	/^	unsigned int physicalWidth;	\/* length: mm, for legacy use *\/$/;"	m	struct:disp_session_info
physicalWidth	include/mtkfb_info.h	/^	unsigned int physicalWidth;$/;"	m	struct:mtk_dispif_info
physicalWidthUm	include/disp_session.h	/^	unsigned int physicalWidthUm;	\/* length: um, for more precise precision *\/$/;"	m	struct:disp_session_info
physicalWidthUm	include/disp_svp.h	/^	unsigned int physicalWidthUm;	\/* length: um, for more precise precision *\/$/;"	m	struct:disp_session_info
pitch	include/disp_session.h	/^	unsigned int pitch;$/;"	m	struct:disp_output_config
pitch	include/disp_svp.h	/^	unsigned int pitch;$/;"	m	struct:disp_output_config
pitch	mt8167/dispsys/ddp_drv.h	/^	int pitch;$/;"	m	struct:DISP_OVL_INFO
pitch	mt8167/dispsys/ddp_info.h	/^	unsigned pitch;$/;"	m	struct:RDMA_CONFIG_STRUCT
pitch	mt8167/videox/mtk_ovl.h	/^	unsigned int pitch;$/;"	m	struct:ovl2mem_io_config
pitch	mt8167/videox/primary_display.h	/^	unsigned int pitch;$/;"	m	struct:disp_mem_output_config
pitchUV	include/disp_session.h	/^	unsigned int pitchUV;$/;"	m	struct:disp_output_config
pitchUV	include/disp_svp.h	/^	unsigned int pitchUV;$/;"	m	struct:disp_output_config
pitchUV	mt8167/videox/mtk_ovl.h	/^	unsigned int pitchUV;$/;"	m	struct:ovl2mem_io_config
pitchUV	mt8167/videox/primary_display.h	/^	unsigned int pitchUV;$/;"	m	struct:disp_mem_output_config
plcm	mt8167/videox/primary_display.h	/^	struct disp_lcm_handle *plcm;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::disp_lcm_handle
pm_get_dsi_handle	common/fbconfig_kdebug.c	/^static enum DISP_MODULE_ENUM pm_get_dsi_handle(enum DSI_INDEX dsi_id)$/;"	f	file:
pm_get_handle	common/fbconfig_kdebug.c	/^static void *pm_get_handle(void)$/;"	f	file:
pm_nb	common/mtkfb.c	/^struct notifier_block pm_nb;$/;"	v	typeref:struct:notifier_block
pm_nb	mt8167/videox/mtkfb.c	/^struct notifier_block pm_nb;$/;"	v	typeref:struct:notifier_block
pm_params	common/fbconfig_kdebug.c	/^static struct PM_TOOL_S pm_params = {$/;"	v	typeref:struct:PM_TOOL_S	file:
pos_x	mt8167/dispsys/ddp_drv.h	/^	unsigned int pos_x;$/;"	m	struct:MDP_COLOR_CAP
pos_y	mt8167/dispsys/ddp_drv.h	/^	unsigned int pos_y;$/;"	m	struct:MDP_COLOR_CAP
power_down_mode	mt8167/dispsys/ddp_mmp.h	/^	mmp_event power_down_mode;$/;"	m	struct:DDP_MMP_Events_t
power_off	mt8167/dispsys/ddp_info.h	/^	int (*power_off)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
power_on	mt8167/dispsys/ddp_info.h	/^	int (*power_on)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
power_sate	mt8167/dispsys/ddp_manager.c	/^	int power_sate;$/;"	m	struct:DDP_MANAGER_CONTEXT	file:
power_sate	mt8167/dispsys/ddp_manager.c	/^	int power_sate;$/;"	m	struct:ddp_path_handle	file:
pq_debug_flag	mt8167/dispsys/ddp_debug.c	/^unsigned char pq_debug_flag;$/;"	v
prepare_ion_buf	common/mtkfb_fence.c	/^static int prepare_ion_buf(struct disp_buffer_info *buf, struct mtkfb_fence_buf_info *buf_info)$/;"	f	file:
present_fence_fd	include/disp_session.h	/^	int present_fence_fd;$/;"	m	struct:disp_present_fence
present_fence_get	mt8167/dispsys/ddp_mmp.h	/^	mmp_event present_fence_get;$/;"	m	struct:DDP_MMP_Events_t
present_fence_idx	include/disp_session.h	/^	unsigned int present_fence_idx;$/;"	m	struct:disp_frame_cfg_t
present_fence_idx	include/disp_session.h	/^	unsigned int present_fence_idx;$/;"	m	struct:disp_session_config
present_fence_index	include/disp_session.h	/^	unsigned int present_fence_index;$/;"	m	struct:disp_present_fence
present_fence_release	mt8167/dispsys/ddp_mmp.h	/^	mmp_event present_fence_release;$/;"	m	struct:DDP_MMP_Events_t
present_fence_release_worker_task	mt8167/videox/primary_display.c	/^static struct task_struct *present_fence_release_worker_task;$/;"	v	typeref:struct:task_struct	file:
present_fence_set	mt8167/dispsys/ddp_mmp.h	/^	mmp_event present_fence_set;$/;"	m	struct:DDP_MMP_Events_t
prev_present_fence_fd	include/disp_session.h	/^	int prev_present_fence_fd;$/;"	m	struct:disp_frame_cfg_t
prev_present_fence_struct	include/disp_session.h	/^	void *prev_present_fence_struct;$/;"	m	struct:disp_frame_cfg_t
primary_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_Parent;$/;"	m	struct:DDP_MMP_Events_t
primary_alloc_sec_buffer	mt8167/videox/primary_display.c	/^static int primary_alloc_sec_buffer(void)$/;"	f	file:
primary_cache_sync	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_cache_sync;$/;"	m	struct:DDP_MMP_Events_t
primary_cmdq_done	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_cmdq_done;$/;"	m	struct:DDP_MMP_Events_t
primary_cmdq_flush	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_cmdq_flush;$/;"	m	struct:DDP_MMP_Events_t
primary_config	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_config;$/;"	m	struct:DDP_MMP_Events_t
primary_disp_input_config	mt8167/videox/primary_display.h	/^struct primary_disp_input_config {$/;"	s
primary_display_aalod_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_display_aalod_trigger;$/;"	m	struct:DDP_MMP_Events_t
primary_display_capture_framebuffer	mt8167/videox/primary_display.c	/^int primary_display_capture_framebuffer(unsigned long pbuf)$/;"	f
primary_display_capture_framebuffer_decouple	mt8167/videox/primary_display.c	/^int primary_display_capture_framebuffer_decouple(unsigned long pbuf, unsigned int format)$/;"	f
primary_display_capture_framebuffer_ovl	mt8167/videox/primary_display.c	/^int primary_display_capture_framebuffer_ovl(unsigned long pbuf, unsigned int format)$/;"	f
primary_display_capture_framebuffer_wdma	mt8167/videox/primary_display.c	/^int primary_display_capture_framebuffer_wdma(void *data)$/;"	f
primary_display_change_lcm_resolution	mt8167/videox/primary_display.c	/^int primary_display_change_lcm_resolution(unsigned int width, unsigned int height)$/;"	f
primary_display_check_clock	mt8167/videox/primary_display.c	/^static void primary_display_check_clock(void)$/;"	f	file:
primary_display_check_path	mt8167/videox/primary_display.c	/^int primary_display_check_path(char *stringbuf, int buf_len)$/;"	f
primary_display_check_test	mt8167/videox/primary_display.c	/^int primary_display_check_test(void)$/;"	f
primary_display_cmd	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_display_cmd;$/;"	m	struct:DDP_MMP_Events_t
primary_display_cmdq_enabled	mt8167/videox/primary_display.c	/^enum CMDQ_SWITCH primary_display_cmdq_enabled(void)$/;"	f
primary_display_cmdq_set_reg	mt8167/videox/primary_display.c	/^int primary_display_cmdq_set_reg(unsigned int addr, unsigned int val)$/;"	f
primary_display_config_input_multiple	mt8167/videox/primary_display.c	/^int primary_display_config_input_multiple(struct disp_session_input_config *session_input)$/;"	f
primary_display_config_interface_input	mt8167/videox/primary_display.c	/^int primary_display_config_interface_input(struct primary_disp_input_config *input)$/;"	f
primary_display_config_output	mt8167/videox/primary_display.c	/^int primary_display_config_output(struct disp_mem_output_config *output, unsigned int session_id)$/;"	f
primary_display_cur_dst_mode	mt8167/videox/primary_display.c	/^int primary_display_cur_dst_mode;$/;"	v
primary_display_def_dst_mode	mt8167/videox/primary_display.c	/^int primary_display_def_dst_mode;$/;"	v
primary_display_deinit	mt8167/videox/primary_display.c	/^int primary_display_deinit(void)$/;"	f
primary_display_diagnose	mt8167/videox/primary_display.c	/^int primary_display_diagnose(void)$/;"	f
primary_display_enable_path_cg	mt8167/videox/primary_display.c	/^int primary_display_enable_path_cg(int enable)$/;"	f
primary_display_esd_check	mt8167/videox/primary_display.c	/^int primary_display_esd_check(void)$/;"	f
primary_display_esd_check_enable	mt8167/videox/primary_display.c	/^void primary_display_esd_check_enable(int enable)$/;"	f
primary_display_esd_check_task	mt8167/videox/primary_display.c	/^static struct task_struct *primary_display_esd_check_task;$/;"	v	typeref:struct:task_struct	file:
primary_display_esd_check_worker_kthread	mt8167/videox/primary_display.c	/^static int primary_display_esd_check_worker_kthread(void *data)$/;"	f	file:
primary_display_esd_cust_bycmdq	mt8167/videox/primary_display.c	/^void primary_display_esd_cust_bycmdq(int enable)$/;"	f
primary_display_esd_cust_get	mt8167/videox/primary_display.c	/^int primary_display_esd_cust_get(void)$/;"	f
primary_display_esd_recovery	mt8167/videox/primary_display.c	/^int primary_display_esd_recovery(void)$/;"	f
primary_display_force_set_vsync_fps	mt8167/videox/primary_display.c	/^int primary_display_force_set_vsync_fps(unsigned int fps)$/;"	f
primary_display_fps_get	mt8167/videox/primary_display.c	/^static unsigned int primary_display_fps_get(void)$/;"	f	file:
primary_display_fps_update	mt8167/videox/primary_display.c	/^static int primary_display_fps_update(void)$/;"	f	file:
primary_display_frame_update_event	mt8167/videox/primary_display.c	/^atomic_t primary_display_frame_update_event = ATOMIC_INIT(0);$/;"	v
primary_display_frame_update_irq_callback	mt8167/videox/primary_display.c	/^static void primary_display_frame_update_irq_callback(enum DISP_MODULE_ENUM module, unsigned int param)$/;"	f	file:
primary_display_frame_update_kthread	mt8167/videox/primary_display.c	/^static int primary_display_frame_update_kthread(void *data)$/;"	f	file:
primary_display_frame_update_task	mt8167/videox/primary_display.c	/^struct task_struct *primary_display_frame_update_task;$/;"	v	typeref:struct:task_struct
primary_display_frame_update_wq	mt8167/videox/primary_display.c	/^wait_queue_head_t primary_display_frame_update_wq;$/;"	v
primary_display_get_bpp	mt8167/videox/primary_display.c	/^int primary_display_get_bpp(void)$/;"	f
primary_display_get_dc_bpp	mt8167/videox/primary_display.c	/^int primary_display_get_dc_bpp(void)$/;"	f
primary_display_get_debug_info	mt8167/videox/primary_display.c	/^int primary_display_get_debug_info(char *buf)$/;"	f
primary_display_get_debug_state	mt8167/videox/primary_display.c	/^int primary_display_get_debug_state(char *stringbuf, int buf_len)$/;"	f
primary_display_get_fps	mt8167/videox/primary_display.c	/^unsigned int primary_display_get_fps(void)$/;"	f
primary_display_get_frame_buffer_mva_address	mt8167/videox/primary_display.c	/^unsigned long primary_display_get_frame_buffer_mva_address(void)$/;"	f
primary_display_get_frame_buffer_va_address	mt8167/videox/primary_display.c	/^unsigned long primary_display_get_frame_buffer_va_address(void)$/;"	f
primary_display_get_height	mt8167/videox/primary_display.c	/^int primary_display_get_height(void)$/;"	f
primary_display_get_info	mt8167/videox/primary_display.c	/^int primary_display_get_info(void *info)$/;"	f
primary_display_get_lcm_index	mt8167/videox/primary_display.c	/^int primary_display_get_lcm_index(void)$/;"	f
primary_display_get_option	mt8167/videox/primary_display.c	/^unsigned int primary_display_get_option(const char *option)$/;"	f
primary_display_get_original_height	mt8167/videox/primary_display.c	/^int primary_display_get_original_height(void)$/;"	f
primary_display_get_original_width	mt8167/videox/primary_display.c	/^int primary_display_get_original_width(void)$/;"	f
primary_display_get_pages	mt8167/videox/primary_display.c	/^int primary_display_get_pages(void)$/;"	f
primary_display_get_session_mode	mt8167/videox/primary_display.c	/^int primary_display_get_session_mode(void)$/;"	f
primary_display_get_ticket	mt8167/videox/primary_display.c	/^unsigned int primary_display_get_ticket(void)$/;"	f
primary_display_get_width	mt8167/videox/primary_display.c	/^int primary_display_get_width(void)$/;"	f
primary_display_idle_detect_task	mt8167/videox/primary_display.c	/^static struct task_struct *primary_display_idle_detect_task;$/;"	v	typeref:struct:task_struct	file:
primary_display_idlemgr_enter_idle	mt8167/videox/primary_display.c	/^void primary_display_idlemgr_enter_idle(void)$/;"	f
primary_display_idlemgr_kick	mt8167/videox/primary_display.c	/^void primary_display_idlemgr_kick(char *source)$/;"	f
primary_display_idlemgr_leave_idle	mt8167/videox/primary_display.c	/^void primary_display_idlemgr_leave_idle(void)$/;"	f
primary_display_idlemgr_task	mt8167/videox/primary_display.c	/^struct task_struct *primary_display_idlemgr_task;$/;"	v	typeref:struct:task_struct
primary_display_init	mt8167/videox/primary_display.c	/^int primary_display_init(char *lcm_name, unsigned int lcm_fps)$/;"	f
primary_display_insert_session_buf	mt8167/videox/primary_display.c	/^int primary_display_insert_session_buf(struct disp_session_buf_info *session_buf_info)$/;"	f
primary_display_ipoh_recover	mt8167/videox/primary_display.c	/^int primary_display_ipoh_recover(void)$/;"	f
primary_display_ipoh_restore	mt8167/videox/primary_display.c	/^int primary_display_ipoh_restore(void)$/;"	f
primary_display_is_alive	mt8167/videox/primary_display.c	/^int primary_display_is_alive(void)$/;"	f
primary_display_is_decouple_mode	mt8167/videox/primary_display.c	/^int primary_display_is_decouple_mode(void)$/;"	f
primary_display_is_directlink_mode	mt8167/videox/primary_display.c	/^int primary_display_is_directlink_mode(void)$/;"	f
primary_display_is_mirror_mode	mt8167/videox/primary_display.c	/^int primary_display_is_mirror_mode(void)$/;"	f
primary_display_is_ovl1to2_handle	mt8167/videox/primary_display.c	/^int primary_display_is_ovl1to2_handle(struct cmdqRecStruct *handle)$/;"	f
primary_display_is_secure_path	mt8167/videox/primary_display.c	/^static int primary_display_is_secure_path(enum DISP_SESSION_TYPE session_type)$/;"	f	file:
primary_display_is_sleepd	mt8167/videox/primary_display.c	/^int primary_display_is_sleepd(void)$/;"	f
primary_display_is_sleepd_nolock	mt8167/videox/primary_display.c	/^int primary_display_is_sleepd_nolock(void)$/;"	f
primary_display_is_video_mode	mt8167/videox/primary_display.c	/^int primary_display_is_video_mode(void)$/;"	f
primary_display_lcm_ATA	mt8167/videox/primary_display.c	/^int primary_display_lcm_ATA(void)$/;"	f
primary_display_manual_lock	mt8167/videox/primary_display.c	/^int primary_display_manual_lock(void)$/;"	f
primary_display_manual_unlock	mt8167/videox/primary_display.c	/^int primary_display_manual_unlock(void)$/;"	f
primary_display_mem_out_trigger	mt8167/videox/primary_display.c	/^int primary_display_mem_out_trigger(int blocking, void *callback, unsigned int userdata)$/;"	f
primary_display_memory_trigger	mt8167/videox/primary_display.c	/^int primary_display_memory_trigger(int blocking, void *callback, unsigned int userdata)$/;"	f
primary_display_merge_session_cmd	mt8167/videox/primary_display.c	/^int primary_display_merge_session_cmd(struct disp_session_config *config)$/;"	f
primary_display_mode	mt8167/videox/primary_display.c	/^enum DISP_PRIMARY_PATH_MODE primary_display_mode = DECOUPLE_MODE;$/;"	v	typeref:enum:DISP_PRIMARY_PATH_MODE
primary_display_mode	mt8167/videox/primary_display.c	/^enum DISP_PRIMARY_PATH_MODE primary_display_mode = DIRECT_LINK_MODE;$/;"	v	typeref:enum:DISP_PRIMARY_PATH_MODE
primary_display_ovl2mem_callback	mt8167/videox/primary_display.c	/^static int primary_display_ovl2mem_callback(unsigned int userdata)$/;"	f	file:
primary_display_path_lock	mt8167/videox/primary_display.c	/^struct display_primary_path_context *primary_display_path_lock(const char *caller)$/;"	f
primary_display_path_unlock	mt8167/videox/primary_display.c	/^void primary_display_path_unlock(const char *caller)$/;"	f
primary_display_pullclk_task	mt8167/videox/primary_display.c	/^static struct task_struct *primary_display_pullclk_task;$/;"	v	typeref:struct:task_struct	file:
primary_display_release_fence_fake	mt8167/videox/primary_display.c	/^int primary_display_release_fence_fake(void)$/;"	f
primary_display_remap_irq_event_map	mt8167/videox/primary_display.c	/^int primary_display_remap_irq_event_map(void)$/;"	f
primary_display_remove_output	mt8167/videox/primary_display.c	/^static int primary_display_remove_output(void *callback, unsigned int userdata)$/;"	f	file:
primary_display_reset	mt8167/videox/primary_display.c	/^void primary_display_reset(void)$/;"	f
primary_display_reset_ovl_by_cmdq	mt8167/videox/primary_display.c	/^void primary_display_reset_ovl_by_cmdq(unsigned int force)$/;"	f
primary_display_resolution_test	mt8167/videox/primary_display.c	/^int primary_display_resolution_test(void)$/;"	f
primary_display_resume	mt8167/videox/primary_display.c	/^int primary_display_resume(void)$/;"	f
primary_display_roi_test	mt8167/videox/primary_display.c	/^int primary_display_roi_test(int x, int y)$/;"	f
primary_display_save_power_for_idle	mt8167/videox/primary_display.c	/^int primary_display_save_power_for_idle(int enter, unsigned int need_primary_lock)$/;"	f
primary_display_set_cmd	mt8167/videox/primary_display.c	/^int primary_display_set_cmd(int *lcm_cmd, unsigned int cmd_num)$/;"	f
primary_display_set_frame_buffer_address	mt8167/videox/primary_display.c	/^int primary_display_set_frame_buffer_address(unsigned long va, unsigned long mva)$/;"	f
primary_display_set_max_layer	mt8167/videox/primary_display.c	/^void primary_display_set_max_layer(int maxlayer)$/;"	f
primary_display_set_secondary_display	mt8167/videox/primary_display.c	/^int primary_display_set_secondary_display(int add, enum DISP_SESSION_TYPE type)$/;"	f
primary_display_setbacklight	mt8167/videox/primary_display.c	/^int primary_display_setbacklight(unsigned int level)$/;"	f
primary_display_sodi_rule_init	mt8167/videox/primary_display.c	/^void primary_display_sodi_rule_init(void)$/;"	f
primary_display_start	mt8167/videox/primary_display.c	/^int primary_display_start(void)$/;"	f
primary_display_stop	mt8167/videox/primary_display.c	/^int primary_display_stop(void)$/;"	f
primary_display_suspend	mt8167/videox/primary_display.c	/^int primary_display_suspend(void)$/;"	f
primary_display_switch_cmdq_cpu	mt8167/videox/primary_display.c	/^int primary_display_switch_cmdq_cpu(enum CMDQ_SWITCH use_cmdq)$/;"	f
primary_display_switch_dst_mode	mt8167/videox/primary_display.c	/^int primary_display_switch_dst_mode(int mode)$/;"	f
primary_display_switch_dst_mode_task	mt8167/videox/primary_display.c	/^static struct task_struct *primary_display_switch_dst_mode_task;$/;"	v	typeref:struct:task_struct	file:
primary_display_switch_esd_mode	mt8167/videox/primary_display.c	/^int primary_display_switch_esd_mode(int mode)$/;"	f
primary_display_switch_mode	mt8167/videox/primary_display.c	/^int primary_display_switch_mode(int sess_mode, unsigned int session, int force)$/;"	f
primary_display_switch_mode_nolock	mt8167/videox/primary_display.c	/^int primary_display_switch_mode_nolock(int sess_mode, unsigned int session, int force)$/;"	f
primary_display_switch_wdma_dump	mt8167/videox/primary_display.c	/^int primary_display_switch_wdma_dump(int on)$/;"	f
primary_display_te_test	mt8167/videox/primary_display.c	/^int primary_display_te_test(void)$/;"	f
primary_display_trigger	mt8167/videox/primary_display.c	/^int primary_display_trigger(int blocking, void *callback, unsigned int userdata)$/;"	f
primary_display_update_present_fence	mt8167/videox/primary_display.c	/^void primary_display_update_present_fence(unsigned int fence_idx)$/;"	f
primary_display_use_cmdq	mt8167/videox/primary_display.c	/^int primary_display_use_cmdq = CMDQ_DISABLE;$/;"	v
primary_display_use_m4u	mt8167/videox/primary_display.c	/^int primary_display_use_m4u = 1;$/;"	v
primary_display_user_cmd	mt8167/videox/primary_display.c	/^int primary_display_user_cmd(unsigned int cmd, unsigned long arg)$/;"	f
primary_display_vdo_pullclk_worker_kthread	mt8167/videox/primary_display.c	/^static int primary_display_vdo_pullclk_worker_kthread(void *data)$/;"	f	file:
primary_display_wait_for_dump	mt8167/videox/primary_display.c	/^int primary_display_wait_for_dump(void)$/;"	f
primary_display_wait_for_idle	mt8167/videox/primary_display.c	/^int primary_display_wait_for_idle(void)$/;"	f
primary_display_wait_for_vsync	mt8167/videox/primary_display.c	/^int primary_display_wait_for_vsync(void *config)$/;"	f
primary_display_wdma_out	mt8167/videox/primary_display.c	/^static struct task_struct *primary_display_wdma_out;$/;"	v	typeref:struct:task_struct	file:
primary_dump_wdma	mt8167/videox/primary_display.c	/^static unsigned int primary_dump_wdma;$/;"	v	file:
primary_error	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_error;$/;"	m	struct:DDP_MMP_Events_t
primary_free_sec_buffer	mt8167/videox/primary_display.c	/^static int primary_free_sec_buffer(void)$/;"	f	file:
primary_get_dpmgr_handle	mt8167/videox/primary_display.c	/^void *primary_get_dpmgr_handle(void)$/;"	f
primary_ovl_fence_release	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_ovl_fence_release;$/;"	m	struct:DDP_MMP_Events_t
primary_path_aal_task	mt8167/videox/primary_display.c	/^static struct task_struct *primary_path_aal_task;$/;"	v	typeref:struct:task_struct	file:
primary_rdma_config	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_rdma_config;$/;"	m	struct:DDP_MMP_Events_t
primary_resume	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_resume;$/;"	m	struct:DDP_MMP_Events_t
primary_seq_config	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_seq_config;$/;"	m	struct:DDP_MMP_Events_t
primary_seq_insert	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_seq_insert;$/;"	m	struct:DDP_MMP_Events_t
primary_seq_rdma_irq	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_seq_rdma_irq;$/;"	m	struct:DDP_MMP_Events_t
primary_seq_release	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_seq_release;$/;"	m	struct:DDP_MMP_Events_t
primary_seq_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_seq_trigger;$/;"	m	struct:DDP_MMP_Events_t
primary_session_id	mt8167/videox/primary_display.c	/^static unsigned int primary_session_id = MAKE_DISP_SESSION(DISP_SESSION_PRIMARY, 0);$/;"	v	file:
primary_set_bl	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_set_bl;$/;"	m	struct:DDP_MMP_Events_t
primary_set_dirty	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_set_dirty;$/;"	m	struct:DDP_MMP_Events_t
primary_suspend	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_suspend;$/;"	m	struct:DDP_MMP_Events_t
primary_suspend_clr_ovl_config	mt8167/videox/primary_display.c	/^int primary_suspend_clr_ovl_config(void)$/;"	f
primary_suspend_outputbuf_fence_release	mt8167/videox/primary_display.c	/^int primary_suspend_outputbuf_fence_release(void)$/;"	f
primary_suspend_release_fence	mt8167/videox/primary_display.c	/^int primary_suspend_release_fence(void)$/;"	f
primary_suspend_release_ovl_fence	mt8167/videox/primary_display.c	/^int primary_suspend_release_ovl_fence(struct disp_session_input_config *session_input)$/;"	f
primary_suspend_release_present_fence	mt8167/videox/primary_display.c	/^static void primary_suspend_release_present_fence(void)$/;"	f	file:
primary_sw_mutex	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_sw_mutex;$/;"	m	struct:DDP_MMP_Events_t
primary_switch_mode	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_switch_mode;$/;"	m	struct:DDP_MMP_Events_t
primary_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_trigger;$/;"	m	struct:DDP_MMP_Events_t
primary_trigger_cnt	mt8167/videox/primary_display.c	/^int primary_trigger_cnt;$/;"	v
primary_wakeup	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_wakeup;$/;"	m	struct:DDP_MMP_Events_t
primary_wdma_config	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_wdma_config;$/;"	m	struct:DDP_MMP_Events_t
primary_wdma_fence_release	mt8167/dispsys/ddp_mmp.h	/^	mmp_event primary_wdma_fence_release;$/;"	m	struct:DDP_MMP_Events_t
priority	mt8167/dispsys/ddp_drv.h	/^	uint32_t priority;$/;"	m	struct:DISP_EXEC_COMMAND
proc_entry	mt8167/videox/mtk_mira.c	/^static struct proc_dir_entry *proc_entry;$/;"	v	typeref:struct:proc_dir_entry	file:
process_dbg_cmd	mt8167/dispsys/ddp_debug.c	/^static void process_dbg_cmd(char *cmd)$/;"	f	file:
process_dbg_cmd	mt8167/videox/debug.c	/^static void process_dbg_cmd(char *cmd)$/;"	f	file:
process_dbg_opt	mt8167/dispsys/ddp_debug.c	/^static void process_dbg_opt(const char *opt)$/;"	f	file:
process_dbg_opt	mt8167/videox/debug.c	/^static void process_dbg_opt(const char *opt)$/;"	f	file:
pseudo_palette	include/mtkfb.h	/^	u32 pseudo_palette[17];$/;"	m	struct:mtkfb_device
pwm_dbg_en	common/pwm10/ddp_pwm.c	/^static int pwm_dbg_en;$/;"	v	file:
pwm_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void pwm_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f	file:
pwm_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void pwm_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f	file:
pwm_get_id_from_module	common/pwm10/ddp_pwm.c	67;"	d	file:
pwm_get_id_from_module	common/pwm10/ddp_pwm.c	79;"	d	file:
pwm_get_reg_base	common/pwm10/ddp_pwm.c	66;"	d	file:
pwm_get_reg_base	common/pwm10/ddp_pwm.c	78;"	d	file:
pwm_parse_triple	common/pwm10/ddp_pwm.c	/^static int pwm_parse_triple(const char *cmd, unsigned long *offset, unsigned long *value, unsigned long *mask)$/;"	f	file:
pwm_simple_strtoul	common/pwm10/ddp_pwm.c	/^static int pwm_simple_strtoul(char *ptr, unsigned long *res)$/;"	f	file:
rdma_base_addr	common/rdma20/ddp_rdma.c	/^unsigned long rdma_base_addr(enum DISP_MODULE_ENUM module)$/;"	f
rdma_buff_info	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle rdma_buff_info;$/;"	m	struct:display_primary_path_context
rdma_clock_off	mt8167/dispsys/ddp_rdma_ex.c	/^int rdma_clock_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_clock_on	mt8167/dispsys/ddp_rdma_ex.c	/^int rdma_clock_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_config	mt8167/dispsys/ddp_info.h	/^	struct RDMA_CONFIG_STRUCT rdma_config;$/;"	m	struct:disp_ddp_path_config	typeref:struct:disp_ddp_path_config::RDMA_CONFIG_STRUCT
rdma_config	mt8167/dispsys/ddp_rdma_ex.c	/^static int rdma_config(enum DISP_MODULE_ENUM module,$/;"	f	file:
rdma_config_l	mt8167/dispsys/ddp_rdma_ex.c	/^static int rdma_config_l(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *handle)$/;"	f	file:
rdma_config_mode	mt8167/dispsys/ddp_rdma_ex.c	/^static inline enum RDMA_MODE rdma_config_mode(unsigned long address)$/;"	f	file:
rdma_deinit	common/rdma10/ddp_rdma.c	/^int rdma_deinit(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_deinit	common/rdma20/ddp_rdma.c	/^int rdma_deinit(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_dirty	mt8167/dispsys/ddp_info.h	/^	bool rdma_dirty;$/;"	m	struct:disp_ddp_path_config
rdma_done_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int rdma_done_irq_cnt[RDMA_INSTANCES];$/;"	v
rdma_dump	mt8167/dispsys/ddp_mmp.h	/^	mmp_event rdma_dump[2];$/;"	m	struct:DDP_MMP_Events_t
rdma_dump	mt8167/dispsys/ddp_rdma_ex.c	/^static int rdma_dump(enum DISP_MODULE_ENUM module, int level)$/;"	f	file:
rdma_dump_analysis	mt8167/dispsys/ddp_rdma_ex.c	/^void rdma_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f
rdma_dump_reg	mt8167/dispsys/ddp_rdma_ex.c	/^void rdma_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f
rdma_enable_irq	mt8167/dispsys/ddp_rdma_ex.c	/^int rdma_enable_irq(enum DISP_MODULE_ENUM module, void *handle, enum DDP_IRQ_LEVEL irq_level)$/;"	f
rdma_end_time	mt8167/dispsys/ddp_irq.c	/^unsigned long long rdma_end_time[RDMA_INSTANCES] = { 0 };$/;"	v
rdma_error	common/od10/ddp_od.c	/^	unsigned int rdma_error;$/;"	m	struct:__anon5	file:
rdma_fps	mt8167/dispsys/ddp_rdma_ex.c	/^static unsigned int rdma_fps[RDMA_INSTANCES] = { 60, 60 };$/;"	v	file:
rdma_get_address	common/rdma10/ddp_rdma.c	/^void rdma_get_address(enum DISP_MODULE_ENUM module, unsigned long *addr)$/;"	f
rdma_get_address	common/rdma20/ddp_rdma.c	/^void rdma_get_address(enum DISP_MODULE_ENUM module, unsigned long *addr)$/;"	f
rdma_get_info	mt8167/dispsys/ddp_rdma_ex.c	/^void rdma_get_info(int idx, struct RDMA_BASIC_STRUCT *info)$/;"	f
rdma_index	common/rdma10/ddp_rdma.c	/^unsigned int rdma_index(enum DISP_MODULE_ENUM module)$/;"	f
rdma_index	common/rdma20/ddp_rdma.c	/^unsigned int rdma_index(enum DISP_MODULE_ENUM module)$/;"	f
rdma_init	common/rdma10/ddp_rdma.c	/^int rdma_init(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_init	common/rdma20/ddp_rdma.c	/^int rdma_init(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_input_format_bpp	mt8167/dispsys/ddp_rdma_ex.c	/^static unsigned int rdma_input_format_bpp(enum RDMA_INPUT_FORMAT inputFormat)$/;"	f	file:
rdma_input_format_byte_swap	mt8167/dispsys/ddp_rdma_ex.c	/^static unsigned int rdma_input_format_byte_swap(enum RDMA_INPUT_FORMAT inputFormat)$/;"	f	file:
rdma_input_format_color_space	mt8167/dispsys/ddp_rdma_ex.c	/^static unsigned int rdma_input_format_color_space(enum RDMA_INPUT_FORMAT inputFormat)$/;"	f	file:
rdma_input_format_convert	mt8167/dispsys/ddp_rdma_ex.c	/^static enum RDMA_INPUT_FORMAT rdma_input_format_convert(enum DP_COLOR_ENUM fmt)$/;"	f	file:
rdma_input_format_reg_value	mt8167/dispsys/ddp_rdma_ex.c	/^static unsigned int rdma_input_format_reg_value(enum RDMA_INPUT_FORMAT inputFormat)$/;"	f	file:
rdma_intput_format_name	mt8167/dispsys/ddp_rdma_ex.c	/^static char *rdma_intput_format_name(enum RDMA_INPUT_FORMAT fmt, int swap)$/;"	f	file:
rdma_normal	common/od10/ddp_od.c	/^	unsigned int rdma_normal;$/;"	m	struct:__anon5	file:
rdma_reset	mt8167/dispsys/ddp_rdma_ex.c	/^int rdma_reset(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_set_target_line	common/rdma10/ddp_rdma.c	/^void rdma_set_target_line(enum DISP_MODULE_ENUM module, unsigned int line, void *handle)$/;"	f
rdma_set_target_line	common/rdma20/ddp_rdma.c	/^void rdma_set_target_line(enum DISP_MODULE_ENUM module, unsigned int line, void *handle)$/;"	f
rdma_set_ultra	mt8167/dispsys/ddp_rdma_ex.c	/^void rdma_set_ultra(unsigned int idx, unsigned int width, unsigned int height, unsigned int bpp,$/;"	f
rdma_start	mt8167/dispsys/ddp_rdma_ex.c	/^int rdma_start(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_start_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int rdma_start_irq_cnt[RDMA_INSTANCES];$/;"	v
rdma_start_time	mt8167/dispsys/ddp_irq.c	/^unsigned long long rdma_start_time[RDMA_INSTANCES] = { 0 };$/;"	v
rdma_state_info	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle rdma_state_info;$/;"	m	struct:display_primary_path_context
rdma_stop	mt8167/dispsys/ddp_rdma_ex.c	/^int rdma_stop(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
rdma_targetline_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int rdma_targetline_irq_cnt[RDMA_INSTANCES];$/;"	v
rdma_underflow_irq_cnt	mt8167/dispsys/ddp_irq.c	/^unsigned int rdma_underflow_irq_cnt[RDMA_INSTANCES];$/;"	v
read_done	common/mtkfb_fence.h	/^	read_done$/;"	e	enum:BUFFER_STATE
rec	mt8167/dispsys/display_recorder.c	/^	} rec;$/;"	m	struct:dprec_record	typeref:union:dprec_record::__anon9	file:
record	include/fbconfig_kdebug.h	/^	struct CONFIG_RECORD record;$/;"	m	struct:CONFIG_RECORD_LIST	typeref:struct:CONFIG_RECORD_LIST::CONFIG_RECORD
refreshLatency	include/ddp_aal.h	/^	int refreshLatency;	\/* DISP_AAL_REFRESH_LATENCY *\/$/;"	m	struct:__anon16
reg	mt8167/dispsys/ddp_drv.h	/^	unsigned int reg;$/;"	m	struct:DISP_READ_REG
reg	mt8167/dispsys/ddp_drv.h	/^	unsigned int reg;$/;"	m	struct:DISP_WRITE_REG
reg	mt8167/dispsys/ddp_hal.h	/^	volatile unsigned long *reg;$/;"	m	struct:mout_t
reg	mt8167/dispsys/ddp_hal.h	/^	volatile unsigned long *reg;$/;"	m	struct:sel_t
reg	mt8167/dispsys/display_recorder.c	/^	unsigned int reg;$/;"	m	struct:dprec_reg_op_record	file:
regBackup	mt8167/dispsys/ddp_dsi.c	/^	volatile struct DSI_REGS regBackup;$/;"	m	struct:t_dsi_context	typeref:struct:t_dsi_context::DSI_REGS	file:
reg_back	mt8167/dispsys/ddp_ovl.c	/^static struct OVL_REG reg_back[OVL_NUM][OVL_REG_BACK_MAX];$/;"	v	typeref:struct:OVL_REG	file:
reg_back_cnt	mt8167/dispsys/ddp_ovl.c	/^static int reg_back_cnt[OVL_NUM];$/;"	v	file:
reg_base_map	mt8167/dispsys/display_recorder.h	/^struct reg_base_map {$/;"	s
reg_configed	common/mtkfb_fence.h	/^	reg_configed,$/;"	e	enum:BUFFER_STATE
reg_op	mt8167/dispsys/display_recorder.c	/^		struct dprec_reg_op_record reg_op;$/;"	m	union:dprec_record::__anon9	typeref:struct:dprec_record::__anon9::dprec_reg_op_record	file:
reg_read	common/fbconfig_kdebug.c	/^	struct LCM_REG_READ reg_read;$/;"	m	struct:PM_TOOL_S	typeref:struct:PM_TOOL_S::LCM_REG_READ	file:
reg_read	common/fbconfig_kdebug.c	/^struct LCM_REG_READ reg_read;$/;"	v	typeref:struct:LCM_REG_READ
reg_update_wq	common/mtkfb.c	/^DECLARE_WAIT_QUEUE_HEAD(reg_update_wq);$/;"	v
reg_update_wq	mt8167/videox/mtkfb.c	/^DECLARE_WAIT_QUEUE_HEAD(reg_update_wq);$/;"	v
reg_updated	common/mtkfb_fence.h	/^	reg_updated,$/;"	e	enum:BUFFER_STATE
reg_val	mt8167/dispsys/ddp_hal.h	/^	unsigned int reg_val;$/;"	m	struct:mout_t
reg_val	mt8167/dispsys/ddp_hal.h	/^	unsigned int reg_val;$/;"	m	struct:sel_t
regs	mt8167/dispsys/ddp_drv.h	/^	void __iomem *regs[DISP_REG_NUM];$/;"	m	struct:dispsys_device
release_delay	mt8167/dispsys/ddp_mmp.h	/^	mmp_event release_delay;$/;"	m	struct:DDP_MMP_Events_t
release_idle_lp_dc_buffer	mt8167/videox/primary_display.c	/^static int release_idle_lp_dc_buffer(unsigned int need_primary_lock)$/;"	f	file:
release_mutex	mt8167/dispsys/ddp_manager.c	/^static int release_mutex(int mutex_idx)$/;"	f	file:
release_session_buffer	mt8167/videox/mtk_disp_mgr.c	/^bool release_session_buffer(enum DISP_SESSION_TYPE type, unsigned int layerid,$/;"	f
release_ticket	common/mtkfb_fence.h	/^	unsigned int release_ticket;$/;"	m	struct:mtkfb_fence_buf_info
remove_assert_layer	mt8167/videox/mtk_disp_mgr.c	/^static inline void remove_assert_layer(struct disp_session_input_config *input)$/;"	f	file:
requestPartial	include/ddp_aal.h	/^	int requestPartial;$/;"	m	struct:__anon14
reserved	include/fbconfig_kdebug.h	/^	unsigned int reserved:26;$/;"	m	struct:misc_property
reset	mt8167/dispsys/ddp_info.h	/^	int (*reset)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
reset_buffer	mt8167/videox/primary_display.c	/^void reset_buffer(struct display_primary_path_context *ctx, struct disp_internal_buffer_info *buf)$/;"	f
reset_fps_logger	mt8167/videox/debug.c	/^static inline void reset_fps_logger(void)$/;"	f	file:
reset_hdmi_fps_logger	mt8167/videox/debug.c	/^static inline void reset_hdmi_fps_logger(void)$/;"	f	file:
resume	mt8167/dispsys/ddp_info.h	/^	int (*resume)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
ret	mt8167/dispsys/ddp_drv.h	/^	unsigned int ret;$/;"	m	struct:DISP_OD_CMD
roi_dirty	mt8167/dispsys/ddp_info.h	/^	bool roi_dirty;$/;"	m	struct:disp_ddp_path_config
rows	mt8167/videox/mtkfb_console.h	/^	uint32_t rows;$/;"	m	struct:MFC_CONTEXT
rsv1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv1:3;$/;"	m	struct:DPI_REG_YUV422_SETTING
rsv1	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv1:4;$/;"	m	struct:DSI_PHY_CON_REG
rsv10	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv10:6;$/;"	m	struct:DSI_STATE_DBG2_REG
rsv11	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv11:1;$/;"	m	struct:DSI_STATE_DBG7_REG
rsv12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv12:4;$/;"	m	struct:DPI_REG_C_LIMIT
rsv12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv12:4;$/;"	m	struct:DPI_REG_Y_LIMIT
rsv12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv12:3;$/;"	m	struct:DSI_BIST_CON_REG
rsv13	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv13:19;$/;"	m	struct:DSI_STATE_DBG4_REG
rsv13	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv13:3;$/;"	m	struct:DSI_STATE_DBG3_REG
rsv14	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv14:18;$/;"	m	struct:DSI_STATE_DBG8_REG
rsv14	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv14:2;$/;"	m	struct:DSI_STATE_DBG6_REG
rsv15	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv15:1;$/;"	m	struct:DSI_STATE_DBG1_REG
rsv16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv16:16;$/;"	m	struct:DSI_CKSM_OUT_REG
rsv16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv16:16;$/;"	m	struct:DSI_MEM_CONTI_REG
rsv16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv16:16;$/;"	m	struct:DSI_STATE_DBG7_REG
rsv174	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv174;		\/* 0174 *\/$/;"	m	struct:DSI_REGS
rsv2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv2:2;$/;"	m	struct:DPI_REG_CLPF_SETTING
rsv2	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv2:30;$/;"	m	struct:DSI_RACK_REG
rsv20	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv20:12;$/;"	m	struct:DSI_PHY_TIMCON4_REG
rsv20	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv20:8;$/;"	m	struct:DSI_STATE_DBG5_REG
rsv21	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv21:11;$/;"	m	struct:DSI_FRM_BC_REG
rsv21	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv21:11;$/;"	m	struct:DSI_STATE_DBG0_REG
rsv21	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv21:3;$/;"	m	struct:DSI_STATE_DBG1_REG
rsv21	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv21:3;$/;"	m	struct:DSI_STATE_DBG2_REG
rsv21	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv21:3;$/;"	m	struct:DSI_STATE_DBG3_REG
rsv22	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv22:10;$/;"	m	struct:DSI_STATE_DBG6_REG
rsv22	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv22:10;$/;"	m	struct:DSI_STATE_DBG9_REG
rsv24	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv24:8;$/;"	m	struct:DSI_BIST_CON_REG
rsv24	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv24:8;$/;"	m	struct:DSI_PHY_TIMCON3_REG
rsv28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv28:4;$/;"	m	struct:DPI_REG_C_LIMIT
rsv28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv28:4;$/;"	m	struct:DPI_REG_Y_LIMIT
rsv29	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv29:3;$/;"	m	struct:DSI_STATE_DBG2_REG
rsv29	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv29:3;$/;"	m	struct:DSI_STATE_DBG3_REG
rsv3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv3:24;$/;"	m	struct:DSI_PHY_LCPAT_REG
rsv3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv3:28;$/;"	m	struct:DSI_PHY_LD0CON_REG
rsv3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv3:29;$/;"	m	struct:DSI_PHY_LCCON_REG
rsv5	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv5:27;$/;"	m	struct:DPI_REG_CLPF_SETTING
rsv5	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv5:1;$/;"	m	struct:DSI_BIST_CON_REG
rsv5	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv5:27;$/;"	m	struct:DSI_DEBUG_SEL_REG
rsv5	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv5:3;$/;"	m	struct:DSI_STATE_DBG3_REG
rsv5	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv5:3;$/;"	m	struct:DSI_STATE_DBG4_REG
rsv6	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv6:26;$/;"	m	struct:DSI_TRIG_STA_REG
rsv6	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv6:2;$/;"	m	struct:DSI_VM_CMD_CON_REG
rsv8	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv8:24;$/;"	m	struct:DPI_REG_YUV422_SETTING
rsv8	mt8167/dispsys/ddp_reg.h	/^	unsigned char rsv8;$/;"	m	struct:DSI_PHY_TIMCON2_REG
rsv8	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv8:24;$/;"	m	struct:DSI_PHY_CON_REG
rsv9	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv9:7;$/;"	m	struct:DSI_STATE_DBG0_REG
rsv_0	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_0:4;$/;"	m	struct:LCD_REG_CMD_ADDR
rsv_0	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_0:4;$/;"	m	struct:LCD_REG_DAT_ADDR
rsv_0	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_0:1;$/;"	m	struct:DSI_STATUS_REG
rsv_0	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_0:2;$/;"	m	struct:DSI_HSTX_CKL_WC_REG
rsv_0068	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_0068[3];	\/* 0068..0070 *\/$/;"	m	struct:DSI_REGS
rsv_008C	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_008C;	\/* 008C *\/$/;"	m	struct:DSI_REGS
rsv_0098	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_0098[26];	\/* 0098..00ff *\/$/;"	m	struct:DSI_REGS
rsv_010C	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_010C;	\/* 010C *\/$/;"	m	struct:DSI_REGS
rsv_0124	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_0124[3];	\/* 0124..012c *\/$/;"	m	struct:DSI_REGS
rsv_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_1:31;$/;"	m	struct:DPI_REG_EN
rsv_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_1:31;$/;"	m	struct:DPI_REG_RST
rsv_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_1:31;$/;"	m	struct:DPI_REG_TMODE
rsv_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_1:3;$/;"	m	struct:DPI_REG_PATTERN
rsv_1	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_1:7;$/;"	m	struct:LVDS_REG_RGTST_PAT
rsv_1	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_1:1;$/;"	m	struct:DSI_START_REG
rsv_1	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_1:31;$/;"	m	struct:MIPITX_DSI_PLL_CHG_REG
rsv_1	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_1:31;$/;"	m	struct:MIPITX_DSI_RGS_REG
rsv_1	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_1:31;$/;"	m	struct:MIPITX_DSI_SW_CTRL_REG
rsv_10	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_10:22;$/;"	m	struct:LVDS_REG_CLK_CTRL
rsv_10	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_10:2;$/;"	m	struct:DPI_REG_MATRIX_SET
rsv_10	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_10:22;$/;"	m	struct:MIPITX_DSI_DATA_LANE1_REG
rsv_10	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_10:22;$/;"	m	struct:MIPITX_DSI_DATA_LANE2_REG
rsv_10	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_10:22;$/;"	m	struct:MIPITX_DSI_DATA_LANE3_REG
rsv_11	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_11:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
rsv_11	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_11:21;$/;"	m	struct:LVDS_REG_CRC_CTRL
rsv_11	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_11:1;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_CODE_SET0
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_CODE_SET1
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_FTIM
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_LEVEN
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_LOAD
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_REVEN
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_ROAD
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_HPORCH
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LEVEN
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LODD
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_REVEN
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_RODD
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LEVEN
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LODD
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_REVEN
rsv_12	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_12:4;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_RODD
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:DSI_BLLP_WC_REG
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:DSI_HBP_WC_REG
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:DSI_HFP_WC_REG
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:DSI_HSA_WC_REG
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:DSI_VACT_NL_REG
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:MIPITX_DSI_DATA_LANE0_REG
rsv_12	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_12:20;$/;"	m	struct:MIPITX_DSI_GPIO_EN_REG
rsv_13	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_13:2;$/;"	m	struct:LCD_REG_WROI_CON
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:12;$/;"	m	struct:DPI_REG_CLKCNTL
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:19;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET4
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:19;$/;"	m	struct:DPI_REG_MATRIX_POSTADD_SET1
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_BG_HCNTL
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_BG_VCNTL
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET0
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET1
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET2
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET3
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_POSTADD_SET0
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_SIZE
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:DPI_REG_STATUS
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:LVDS_REG_PATN_ACTIVE
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:LVDS_REG_PATN_START
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:LVDS_REG_PATN_TOTAL
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_13:3;$/;"	m	struct:LVDS_REG_PATN_WIDTH
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_13:19;$/;"	m	struct:DPI_REG_MATRIX_COEF_22
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_13:19;$/;"	m	struct:DPI_REG_MATRIX_SET
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_00
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_02
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_11
rsv_13	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_13:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_20
rsv_13	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_13:19;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
rsv_13	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_13:19;$/;"	m	struct:MIPITX_DSI_PLL_CON0_REG
rsv_14	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_14:2;$/;"	m	struct:DSI_PSCTRL_REG
rsv_15	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_15:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
rsv_15	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_15:1;$/;"	m	struct:LVDS_ANA_REG_CTL3
rsv_15	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_15:1;$/;"	m	struct:LVDS_REG_CH_SWAP
rsv_15	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_15:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
rsv_15	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_15:17;$/;"	m	struct:MIPITX_DSI_CON_REG
rsv_15	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_15:1;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
rsv_16	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_16:8;$/;"	m	struct:LCD_REG_WROI_CON
rsv_16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_16:16;$/;"	m	struct:DSI_HSTX_CKL_WC_REG
rsv_16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_16:16;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
rsv_16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_16:16;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON0_REG
rsv_16	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_16:16;$/;"	m	struct:MIPITX_DSI_TOP_CON_REG
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:DPI_REG_ESAV_CODE_SET1
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LEVEN
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_LODD
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_REVEN
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:DPI_REG_TGEN_VWIDTH_RODD
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:LVDS_REG_RGCRC_STATU
rsv_17	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_17:15;$/;"	m	struct:LVDS_REG_RG_MON
rsv_17	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_17:15;$/;"	m	struct:DSI_START_REG
rsv_17	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_17:15;$/;"	m	struct:DSI_TXRX_CTRL_REG
rsv_18	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_18:2;$/;"	m	struct:DPI_REG_STATUS
rsv_18	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_18:2;$/;"	m	struct:LVDS_ANA_REG_CTL3
rsv_18	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_18[10];	\/* 0018..003C *\/$/;"	m	struct:DSI_PHY_REGS
rsv_18	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_18:14;$/;"	m	struct:DSI_PSCTRL_REG
rsv_19	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_19:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
rsv_19	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_19:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
rsv_19	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_19:1;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
rsv_2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_2:30;$/;"	m	struct:LVDS_REG_SOFT_RESET
rsv_2	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_2:6;$/;"	m	struct:LVDS_REG_CRC_CTRL
rsv_2	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_2:14;$/;"	m	struct:DSI_MODE_CTRL_REG
rsv_2	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_2:2;$/;"	m	struct:DSI_COM_CTRL_REG
rsv_2	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_2:2;$/;"	m	struct:DSI_STATUS_REG
rsv_2	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_2:6;$/;"	m	struct:MIPITX_DSI_PLL_PWR_REG
rsv_20	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_20:11;$/;"	m	struct:LVDS_REG_RGCHL_SRC1
rsv_21	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_21:3;$/;"	m	struct:LVDS_REG_CH_SWAP
rsv_22	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_22:10;$/;"	m	struct:DPI_REG_STATUS
rsv_22	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_22:10;$/;"	m	struct:DSI_MODE_CTRL_REG
rsv_23	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_23:9;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
rsv_23	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_23:1;$/;"	m	struct:MIPITX_DSI_BG_CON_REG
rsv_23	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_23:9;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:3;$/;"	m	struct:DPI_REG_MATRIX_POSTADD_SET0
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:6;$/;"	m	struct:DPI_REG_CHKSUM
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:7;$/;"	m	struct:DPI_REG_MATRIX_PREADD_SET0
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:DPI_REG_BG_COLOR
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:DPI_REG_CNTL
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:LVDS_REG_B_SEL
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:LVDS_REG_G_SEL
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:LVDS_REG_RGPAT_EDGE
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:LVDS_REG_RGPAT_SRC
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:LVDS_REG_R_SEL
rsv_24	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_24:8;$/;"	m	struct:LVDS_VPLL_REG_CTL2
rsv_25	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_25:7;$/;"	m	struct:DPI_REG_TGEN_VCNTL
rsv_25	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_25:7;$/;"	m	struct:DPI_REG_MATRIX_IN_OFFSET_0
rsv_25	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_25:7;$/;"	m	struct:DPI_REG_MATRIX_OUT_OFFSET_0
rsv_26	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_26:5;$/;"	m	struct:DPI_REG_CLKCNTL
rsv_26	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_26:6;$/;"	m	struct:DPI_REG_TGEN_HCNTL
rsv_26	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_26:6;$/;"	m	struct:DPI_REG_BLANK_CODE_SET
rsv_27	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_27:5;$/;"	m	struct:LVDS_ANA_REG_CTL2
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:3;$/;"	m	struct:DPI_REG_SIZE
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_ESAV_CODE_SET0
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_ESAV_FTIM
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_LEVEN
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_LOAD
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_REVEN
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_ESAV_VTIM_ROAD
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_TGEN_HPORCH
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LEVEN
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_LODD
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_REVEN
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:DPI_REG_TGEN_VPORCH_RODD
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:LVDS_REG_PATN_ACTIVE
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:LVDS_REG_PATN_START
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:LVDS_REG_PATN_TOTAL
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:LVDS_REG_PATN_WIDTH
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:LVDS_REG_RGTST_PAT
rsv_28	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_28:4;$/;"	m	struct:LVDS_VPLL_REG_CTL1
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:2;$/;"	m	struct:LVDS_REG_CH_SWAP
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:3;$/;"	m	struct:DPI_REG_BG_HCNTL
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:3;$/;"	m	struct:DPI_REG_BG_VCNTL
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET0
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET1
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET2
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEFF_SET3
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_00
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_02
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_11
rsv_29	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_29:3;$/;"	m	struct:DPI_REG_MATRIX_COEF_20
rsv_3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_3:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
rsv_3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_3:1;$/;"	m	struct:LVDS_REG_FMTCNTL
rsv_3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_3:1;$/;"	m	struct:LVDS_VPLL_REG_CTL1
rsv_3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_3:1;$/;"	m	struct:LVDS_VPLL_REG_CTL2
rsv_3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_3:29;$/;"	m	struct:DPI_REG_INTERRUPT
rsv_3	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_3:5;$/;"	m	struct:LVDS_REG_CLK_CTRL
rsv_3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_3:13;$/;"	m	struct:DSI_START_REG
rsv_3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_3:13;$/;"	m	struct:MIPITX_DSI_PLL_CON1_REG
rsv_3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_3:1;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
rsv_3	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_3:29;$/;"	m	struct:MIPITX_DSI_DBG_CON_REG
rsv_30	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_30:2;$/;"	m	struct:LVDS_ANA_REG_CTL3
rsv_30	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_30:2;$/;"	m	struct:LVDS_REG_RGCHL_SRC0
rsv_30	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_30[8];	\/* 0030..004C *\/$/;"	m	struct:DSI_REGS
rsv_31	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_31:1;$/;"	m	struct:MIPITX_DSI_PLL_CON2_REG
rsv_4	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_4:28;$/;"	m	struct:LVDS_REG_OUT_CTRL
rsv_4	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_4: 28;$/;"	m	struct:LVDS_VPLL_REG_CTL3
rsv_4	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_4:4;$/;"	m	struct:MIPITX_DSI_PLL_TOP_REG
rsv_48	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_48[2]; \/* 0048..004C *\/$/;"	m	struct:DSI_PHY_REGS
rsv_4C	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t rsv_4C;$/;"	m	struct:DPI_REGS
rsv_5	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_5:3;$/;"	m	struct:DPI_REG_FIFO_CTL
rsv_5	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_5:3;$/;"	m	struct:DPI_REG_MATRIX_SET
rsv_5	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_5:27;$/;"	m	struct:DSI_COM_CTRL_REG
rsv_54	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t rsv_54[5];$/;"	m	struct:DPI_REGS
rsv_6	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_6:6;$/;"	m	struct:LCD_REG_WROI_CON
rsv_6	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_6:1;$/;"	m	struct:DPI_REG_PATTERN
rsv_6	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_6:2;$/;"	m	struct:DPI_REG_CLKCNTL
rsv_6	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_6:2;$/;"	m	struct:DPI_REG_DDR_SETTING
rsv_6	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_6:2;$/;"	m	struct:LVDS_REG_DATA_SRC
rsv_6	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_6:2;$/;"	m	struct:LVDS_REG_RG_MON
rsv_6	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_6:26;$/;"	m	struct:DSI_CMDQ_CTRL_REG
rsv_6	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_6:2;$/;"	m	struct:MIPITX_DSI_CLOCK_LANE_REG
rsv_6C	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_6C;	\/* 006C *\/$/;"	m	struct:DSI_PHY_REGS
rsv_7	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_7:1;$/;"	m	struct:DPI_REG_CNTL
rsv_7	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_7:1;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
rsv_7	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_7:1;$/;"	m	struct:DPI_REG_OUTPUT_SETTING
rsv_7	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_7:25;$/;"	m	struct:LVDS_REG_FMTCNTL
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:1;$/;"	m	struct:MIPITX_DSI_CON_REG
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:1;$/;"	m	struct:MIPITX_DSI_PHY_SEL_REG
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:24;$/;"	m	struct:DSI_INT_STATUS_REG
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:25;$/;"	m	struct:DSI_INT_ENABLE_REG
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:25;$/;"	m	struct:DSI_VBP_NL_REG
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:25;$/;"	m	struct:DSI_VFP_NL_REG
rsv_7	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_7:25;$/;"	m	struct:DSI_VSA_NL_REG
rsv_7C	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_7C;	\/* 007C *\/$/;"	m	struct:DSI_PHY_REGS
rsv_8	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_8:24;$/;"	m	struct:LCD_REG_CMD_ADDR
rsv_8	mt8167/dispsys/ddp_dpi.h	/^		unsigned rsv_8:24;$/;"	m	struct:LCD_REG_DAT_ADDR
rsv_8	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_8:24;$/;"	m	struct:DSI_STATUS_REG
rsv_8	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_8:24;$/;"	m	struct:MIPITX_DSI_GPIO_OUT_REG
rsv_8	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_8:24;$/;"	m	struct:MIPITX_DSI_SW_CTRL_CON2_REG
rsv_8C	mt8167/dispsys/ddp_reg.h	/^	uint32_t rsv_8C;	\/* 008C *\/$/;"	m	struct:DSI_PHY_REGS
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:1;$/;"	m	struct:LVDS_REG_CRC_CTRL
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:23;$/;"	m	struct:DPI_REG_DDR_SETTING
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:23;$/;"	m	struct:DPI_REG_FIFO_CTL
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:23;$/;"	m	struct:DPI_REG_MATRIX_PREADD_SET1
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:23;$/;"	m	struct:LVDS_REG_CNTL
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:23;$/;"	m	struct:LVDS_REG_RG_CLK
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:3;$/;"	m	struct:DPI_REG_CNTL
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:3;$/;"	m	struct:DPI_REG_EMBSYNC_SETTING
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:3;$/;"	m	struct:LVDS_VPLL_REG_CTL1
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:7;$/;"	m	struct:DPI_REG_MATRIX_PREADD_SET0
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^		unsigned rsv_9:7;$/;"	m	struct:LVDS_REG_RG_MON
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_9:23;$/;"	m	struct:DPI_REG_MATRIX_IN_OFFSET_2
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_9:23;$/;"	m	struct:DPI_REG_MATRIX_OUT_OFFSET_2
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_9:7;$/;"	m	struct:DPI_REG_MATRIX_IN_OFFSET_0
rsv_9	mt8167/dispsys/ddp_dpi_reg.h	/^	unsigned rsv_9:7;$/;"	m	struct:DPI_REG_MATRIX_OUT_OFFSET_0
rsv_9	mt8167/dispsys/ddp_reg.h	/^	unsigned rsv_9:23;$/;"	m	struct:MIPITX_DSI_PLL_PWR_REG
rsv_dc	mt8167/dispsys/ddp_dpi_reg.h	/^		uint32_t rsv_dc;$/;"	m	struct:DPI_REGS
rsz_in_res_list	include/disp_session.h	/^	unsigned int rsz_in_res_list[RSZ_RES_LIST_NUM][2];$/;"	m	struct:disp_caps_info
s_isDpi1Config	mt8167/dispsys/ddp_dpi.c	/^static bool s_isDpi1Config;$/;"	v	file:
s_isDpi1PowerOn	mt8167/dispsys/ddp_dpi.c	/^static bool s_isDpi1PowerOn;$/;"	v	file:
s_isDpiConfig	mt8167/dispsys/ddp_dpi.c	/^static bool s_isDpiConfig;$/;"	v	file:
s_isDpiPowerOn	mt8167/dispsys/ddp_dpi.c	/^static bool s_isDpiPowerOn;$/;"	v	file:
s_isDpiStart	mt8167/dispsys/ddp_dpi.c	/^static bool s_isDpiStart;$/;"	v	file:
s_isDsiPowerOn	mt8167/dispsys/ddp_dsi.c	/^static int s_isDsiPowerOn;$/;"	v	file:
scenario	include/disp_session.h	/^	unsigned int scenario;$/;"	m	struct:disp_scenario_config_t
scenario	mt8167/dispsys/ddp_drv.h	/^	uint32_t scenario;$/;"	m	struct:DISP_EXEC_COMMAND
scenario	mt8167/dispsys/ddp_manager.c	/^	enum DDP_SCENARIO_ENUM scenario;$/;"	m	struct:ddp_path_handle	typeref:enum:ddp_path_handle::DDP_SCENARIO_ENUM	file:
screen_color	mt8167/videox/mtkfb_console.h	/^	uint32_t screen_color;$/;"	m	struct:MFC_CONTEXT
screen_idle_switch_decouple	mt8167/videox/disp_helper.c	/^static int screen_idle_switch_decouple = 1;$/;"	v	file:
screen_update_wq	common/mtkfb.c	/^wait_queue_head_t screen_update_wq;$/;"	v
screen_update_wq	mt8167/videox/mtkfb.c	/^wait_queue_head_t screen_update_wq;$/;"	v
sec_session_node	mt8167/videox/primary_display.h	/^struct sec_session_node {$/;"	s
secure_memory_session_handle	mt8167/videox/primary_display.c	/^static KREE_SESSION_HANDLE secure_memory_session_handle(void)$/;"	f	file:
security	common/mtkfb.c	/^	compat_uint_t security;$/;"	m	struct:compat_fb_overlay_layer	file:
security	common/mtkfb_fence.h	/^	unsigned int security;$/;"	m	struct:FENCE_LAYER_INFO
security	include/disp_session.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_BUFFER_TYPE
security	include/disp_session.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:disp_output_config	typeref:enum:disp_output_config::DISP_BUFFER_TYPE
security	include/disp_svp.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_BUFFER_TYPE
security	include/disp_svp.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:disp_output_config	typeref:enum:disp_output_config::DISP_BUFFER_TYPE
security	include/mtkfb.h	/^	unsigned int security;$/;"	m	struct:fb_overlay_layer
security	mt8167/dispsys/ddp_info.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:OVL_CONFIG_STRUCT	typeref:enum:OVL_CONFIG_STRUCT::DISP_BUFFER_TYPE
security	mt8167/dispsys/ddp_info.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:RDMA_CONFIG_STRUCT	typeref:enum:RDMA_CONFIG_STRUCT::DISP_BUFFER_TYPE
security	mt8167/dispsys/ddp_info.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:WDMA_CONFIG_STRUCT	typeref:enum:WDMA_CONFIG_STRUCT::DISP_BUFFER_TYPE
security	mt8167/videox/mtk_ovl.h	/^	unsigned int security;$/;"	m	struct:ovl2mem_in_config
security	mt8167/videox/mtk_ovl.h	/^	unsigned int security;$/;"	m	struct:ovl2mem_io_config
security	mt8167/videox/mtkfb.c	/^	compat_uint_t security;$/;"	m	struct:compat_fb_overlay_layer	file:
security	mt8167/videox/primary_display.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:disp_mem_output_config	typeref:enum:disp_mem_output_config::DISP_BUFFER_TYPE
security	mt8167/videox/primary_display.h	/^	enum DISP_BUFFER_TYPE security;$/;"	m	struct:primary_disp_input_config	typeref:enum:primary_disp_input_config::DISP_BUFFER_TYPE
sel_in_map	mt8167/dispsys/ddp_path.c	/^struct sel_t sel_in_map[DDP_SEL_IN_NUM] = {$/;"	v	typeref:struct:sel_t
sel_out_map	mt8167/dispsys/ddp_path.c	/^struct sel_t sel_out_map[DDP_SEL_OUT_NUM] = {$/;"	v	typeref:struct:sel_t
sel_t	mt8167/dispsys/ddp_hal.h	/^struct sel_t {$/;"	s
select_session_mode	mt8167/videox/mtk_disp_mgr.c	/^static enum DISP_MODE select_session_mode(struct disp_session_config *session_info)$/;"	f	file:
sem	mt8167/videox/mtkfb_console.h	/^	struct semaphore sem;$/;"	m	struct:MFC_CONTEXT	typeref:struct:MFC_CONTEXT::semaphore
sem_early_suspend	common/mtkfb.c	/^DEFINE_SEMAPHORE(sem_early_suspend);$/;"	v
sem_early_suspend	mt8167/videox/mtkfb.c	/^DEFINE_SEMAPHORE(sem_early_suspend);$/;"	v
sem_early_suspend_cnt	common/mtkfb.c	/^static int sem_early_suspend_cnt = 1;$/;"	v	file:
sem_early_suspend_cnt	mt8167/videox/mtkfb.c	/^static int sem_early_suspend_cnt = 1;$/;"	v	file:
sem_flipping	common/mtkfb.c	/^DEFINE_SEMAPHORE(sem_flipping);$/;"	v
sem_flipping	mt8167/videox/mtkfb.c	/^DEFINE_SEMAPHORE(sem_flipping);$/;"	v
sem_flipping_cnt	common/mtkfb.c	/^static int sem_flipping_cnt = 1;$/;"	v	file:
sem_flipping_cnt	mt8167/videox/mtkfb.c	/^static int sem_flipping_cnt = 1;$/;"	v	file:
sem_overlay_buffer	common/mtkfb.c	/^DEFINE_SEMAPHORE(sem_overlay_buffer);$/;"	v
sem_overlay_buffer	mt8167/videox/mtkfb.c	/^DEFINE_SEMAPHORE(sem_overlay_buffer);$/;"	v
seq	common/mtkfb_fence.h	/^	unsigned int seq;$/;"	m	struct:mtkfb_fence_buf_info
seq	mt8167/videox/primary_display.h	/^	unsigned int seq;$/;"	m	struct:disp_frm_seq_info
serviceFlags	include/ddp_aal.h	/^	unsigned int serviceFlags;$/;"	m	struct:__anon14
session	include/mtkfb.h	/^	unsigned int session;	\/* one or more @MTK_DISP_SESSION combined *\/$/;"	m	struct:fb_overlay_session
session	include/mtkfb.h	/^	unsigned int session;$/;"	m	struct:fb_overlay_decouple
session	mt8167/videox/mtk_ovl.c	/^	unsigned int session;$/;"	m	struct:__anon10	file:
session_Parent	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_Parent;$/;"	m	struct:DDP_MMP_Events_t
session_buf	mt8167/videox/primary_display.h	/^	unsigned int session_buf[3];$/;"	m	struct:display_primary_path_context
session_buf_id	mt8167/videox/primary_display.h	/^	unsigned int session_buf_id;$/;"	m	struct:display_primary_path_context
session_cnt	mt8167/videox/mtk_disp_mgr.c	/^static unsigned int session_cnt[MAX_SESSION_COUNT];$/;"	v	file:
session_config	mt8167/videox/mtk_disp_mgr.c	/^static unsigned int session_config[MAX_SESSION_COUNT];$/;"	v	file:
session_config_mutex	mt8167/videox/mtk_disp_mgr.c	/^DEFINE_MUTEX(session_config_mutex);$/;"	v
session_find_idx	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_find_idx;$/;"	m	struct:DDP_MMP_Events_t
session_id	common/mtkfb_fence.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_sync_info
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_buffer_info
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_frame_cfg_t
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_present_fence
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_present_fence_info
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_scenario_config_t
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_buf_info
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_config
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_info
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_input_config
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_layer_num_config
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_output_config
session_id	include/disp_session.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_vsync_config
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_buffer_info
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_config
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_info
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_input_config
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_layer_num_config
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_output_config
session_id	include/disp_svp.h	/^	unsigned int session_id;$/;"	m	struct:disp_session_vsync_config
session_id	mt8167/videox/primary_display.h	/^	unsigned int session_id;$/;"	m	struct:display_primary_path_context
session_input	common/mtkfb.c	/^static struct disp_session_input_config session_input;$/;"	v	typeref:struct:disp_session_input_config	file:
session_input	mt8167/videox/mtkfb.c	/^static struct disp_session_input_config session_input;$/;"	v	typeref:struct:disp_session_input_config	file:
session_layer_info	common/mtkfb_fence.h	/^	struct disp_sync_info session_layer_info[DISP_SESSION_TIMELINE_COUNT];$/;"	m	struct:disp_session_sync_info	typeref:struct:disp_session_sync_info::disp_sync_info
session_mode	mt8167/videox/primary_display.h	/^	int session_mode;$/;"	m	struct:display_primary_path_context
session_mode_spy	mt8167/videox/primary_display.c	/^const char *session_mode_spy(unsigned int mode)$/;"	f
session_prepare	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_prepare;$/;"	m	struct:DDP_MMP_Events_t
session_release	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_release;$/;"	m	struct:DDP_MMP_Events_t
session_set_input	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_set_input;$/;"	m	struct:DDP_MMP_Events_t
session_trigger	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_trigger;$/;"	m	struct:DDP_MMP_Events_t
session_wait_vsync	mt8167/dispsys/ddp_mmp.h	/^	mmp_event session_wait_vsync;$/;"	m	struct:DDP_MMP_Events_t
set_cmd_mode	include/fbconfig_kdebug.h	/^	void (*set_cmd_mode)(void);$/;"	m	struct:FBCONFIG_DISP_IF
set_color_bypass	common/color20/ddp_color.c	/^void set_color_bypass(enum DISP_MODULE_ENUM module, int bypass, void *cmdq_handle)$/;"	f
set_continuous_clock	include/fbconfig_kdebug.h	/^	void (*set_continuous_clock)(int enable);$/;"	m	struct:FBCONFIG_DISP_IF
set_dsi_post	include/fbconfig_kdebug.h	/^	void (*set_dsi_post)(void);$/;"	m	struct:FBCONFIG_DISP_IF
set_external_buffer	mt8167/videox/mtk_disp_mgr.c	/^static int set_external_buffer(struct disp_session_input_config *input)$/;"	f	file:
set_fb_fix	common/mtkfb.c	/^static void set_fb_fix(struct mtkfb_device *fbdev)$/;"	f	file:
set_fb_fix	common/mtkfb_dummy.c	/^static void set_fb_fix(struct mtkfb_device *fbdev)$/;"	f	file:
set_fb_fix	mt8167/videox/mtkfb.c	/^static void set_fb_fix(struct mtkfb_device *fbdev)$/;"	f	file:
set_fb_fix	mtdummy/mtkfb.c	/^static void set_fb_fix(struct mtkfb_device *fbdev)$/;"	f	file:
set_get_misc	include/fbconfig_kdebug.h	/^	int (*set_get_misc)(const char *name, void *parameter);$/;"	m	struct:FBCONFIG_DISP_IF
set_input_ticket	common/mtkfb_fence.h	/^	unsigned int set_input_ticket;$/;"	m	struct:mtkfb_fence_buf_info
set_lane_num	include/fbconfig_kdebug.h	/^	void (*set_lane_num)(unsigned int lane_num);$/;"	m	struct:FBCONFIG_DISP_IF
set_lcm_utils	mt8167/dispsys/ddp_info.h	/^	int (*set_lcm_utils)(enum DISP_MODULE_ENUM module, LCM_DRIVER *lcm_drv);$/;"	m	struct:DDP_MODULE_DRIVER
set_listener	mt8167/dispsys/ddp_info.h	/^	int (*set_listener)(enum DISP_MODULE_ENUM module, ddp_module_notify notify);$/;"	m	struct:DDP_MODULE_DRIVER
set_memory_buffer	mt8167/videox/mtk_disp_mgr.c	/^static int set_memory_buffer(struct disp_session_input_config *input)$/;"	f	file:
set_mipi_clk	include/fbconfig_kdebug.h	/^	int (*set_mipi_clk)(unsigned int clk);$/;"	m	struct:FBCONFIG_DISP_IF
set_mipi_timing	include/fbconfig_kdebug.h	/^	void (*set_mipi_timing)(struct MIPI_TIMING timing);$/;"	m	struct:FBCONFIG_DISP_IF
set_primary_buffer	mt8167/videox/mtk_disp_mgr.c	/^static int set_primary_buffer(struct disp_session_input_config *input)$/;"	f	file:
set_session_mode	mt8167/videox/mtk_disp_mgr.c	/^int set_session_mode(struct disp_session_config *config_info, int force)$/;"	f
set_spread_frequency	include/fbconfig_kdebug.h	/^	int (*set_spread_frequency)(unsigned int clk);$/;"	m	struct:FBCONFIG_DISP_IF
set_te_enable	include/fbconfig_kdebug.h	/^	void (*set_te_enable)(char enable);$/;"	m	struct:FBCONFIG_DISP_IF
setter	include/disp_session.h	/^	enum DISP_SESSION_USER setter;$/;"	m	struct:disp_frame_cfg_t	typeref:enum:disp_frame_cfg_t::DISP_SESSION_USER
setter	include/disp_session.h	/^	enum DISP_SESSION_USER setter;$/;"	m	struct:disp_session_input_config	typeref:enum:disp_session_input_config::DISP_SESSION_USER
setup_rdma_sec	mt8167/dispsys/ddp_rdma_ex.c	/^static int setup_rdma_sec(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *handle)$/;"	f	file:
size	common/mtkfb_fence.h	/^	unsigned int size;$/;"	m	struct:mtkfb_fence_buf_info
size	common/od10/ddp_od.c	/^	unsigned int size;$/;"	m	struct:OD_BUFFER_STRUCT	file:
size	include/mtkfb.h	/^	unsigned int size;$/;"	m	struct:fb_overlay_buffer_info
size	mt8167/dispsys/ddp_drv.h	/^	unsigned int size;$/;"	m	struct:DISP_OD_CMD
size	mt8167/dispsys/display_recorder.c	/^	const unsigned int size;$/;"	m	struct:logger_buffer	file:
size	mt8167/videox/primary_display.h	/^	uint32_t size;$/;"	m	struct:disp_internal_buffer_info
sodi_disable	mt8167/dispsys/ddp_mmp.h	/^	mmp_event sodi_disable;$/;"	m	struct:DDP_MMP_Events_t
sodi_enable	mt8167/dispsys/ddp_mmp.h	/^	mmp_event sodi_enable;$/;"	m	struct:DDP_MMP_Events_t
source	mt8167/dispsys/ddp_info.h	/^	enum OVL_LAYER_SOURCE source;$/;"	m	struct:OVL_CONFIG_STRUCT	typeref:enum:OVL_CONFIG_STRUCT::OVL_LAYER_SOURCE
split_dump_analysis	mt8167/dispsys/ddp_dump.c	/^static void split_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f	file:
split_dump_reg	mt8167/dispsys/ddp_dump.c	/^static void split_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f	file:
split_en	mt8167/dispsys/ddp_drv.h	/^	int split_en;$/;"	m	struct:DISP_PQ_WIN_PARAM
srcHeight	mt8167/dispsys/ddp_info.h	/^	unsigned srcHeight;	\/* input *\/$/;"	m	struct:WDMA_CONFIG_STRUCT
srcWidth	mt8167/dispsys/ddp_info.h	/^	unsigned srcWidth;$/;"	m	struct:WDMA_CONFIG_STRUCT
src_alpha	include/disp_session.h	/^	enum DISP_ALPHA_TYPE src_alpha;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_ALPHA_TYPE
src_alpha	include/disp_svp.h	/^	DISP_ALPHA_TYPE src_alpha;$/;"	m	struct:disp_input_config
src_alpha	mt8167/dispsys/ddp_info.h	/^	unsigned int src_alpha;$/;"	m	struct:OVL_CONFIG_STRUCT
src_alpha	mt8167/videox/mtk_ovl.h	/^	unsigned int src_alpha;$/;"	m	struct:ovl2mem_in_config
src_alpha	mt8167/videox/primary_display.h	/^	unsigned int src_alpha;$/;"	m	struct:primary_disp_input_config
src_base_addr	common/mtkfb.c	/^	compat_uptr_t src_base_addr;$/;"	m	struct:compat_fb_overlay_layer	file:
src_base_addr	include/disp_session.h	/^	void *src_base_addr;$/;"	m	struct:disp_input_config
src_base_addr	include/disp_svp.h	/^	void *src_base_addr;$/;"	m	struct:disp_input_config
src_base_addr	include/mtkfb.h	/^	void *src_base_addr;$/;"	m	struct:fb_overlay_layer
src_base_addr	mt8167/videox/mtkfb.c	/^	compat_uptr_t src_base_addr;$/;"	m	struct:compat_fb_overlay_layer	file:
src_color_key	common/mtkfb.c	/^	compat_uint_t src_color_key;$/;"	m	struct:compat_fb_overlay_layer	file:
src_color_key	include/disp_session.h	/^	__u32 src_color_key;$/;"	m	struct:disp_input_config
src_color_key	include/disp_svp.h	/^	unsigned int src_color_key;$/;"	m	struct:disp_input_config
src_color_key	include/mtkfb.h	/^	unsigned int src_color_key;$/;"	m	struct:fb_overlay_layer
src_color_key	mt8167/videox/mtkfb.c	/^	compat_uint_t src_color_key;$/;"	m	struct:compat_fb_overlay_layer	file:
src_direct_link	common/mtkfb.c	/^	compat_uint_t src_direct_link;$/;"	m	struct:compat_fb_overlay_layer	file:
src_direct_link	include/disp_session.h	/^	__u8 src_direct_link;$/;"	m	struct:disp_input_config
src_direct_link	include/disp_svp.h	/^	unsigned int src_direct_link;$/;"	m	struct:disp_input_config
src_direct_link	include/mtkfb.h	/^	unsigned int src_direct_link;$/;"	m	struct:fb_overlay_layer
src_direct_link	mt8167/videox/mtkfb.c	/^	compat_uint_t src_direct_link;$/;"	m	struct:compat_fb_overlay_layer	file:
src_fence_fd	include/disp_session.h	/^	int src_fence_fd;	\/* fence to be waited before using this buffer. -1 if invalid *\/$/;"	m	struct:disp_input_config
src_fence_fd	include/disp_session.h	/^	int src_fence_fd;	\/* fence to be waited before using this buffer. -1 if invalid *\/$/;"	m	struct:disp_output_config
src_fence_struct	include/disp_session.h	/^	void *src_fence_struct;		\/* fence struct of src_fence_fd, used in kernel *\/$/;"	m	struct:disp_output_config
src_fence_struct	include/disp_session.h	/^	void *src_fence_struct;	\/* fence struct of src_fence_fd, used in kernel *\/$/;"	m	struct:disp_input_config
src_fmt	common/mtkfb.c	/^	compat_int_t src_fmt;$/;"	m	struct:compat_fb_overlay_layer	file:
src_fmt	include/disp_session.h	/^	enum DISP_FORMAT src_fmt;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_FORMAT
src_fmt	include/disp_session.h	/^	enum DISP_FORMAT src_fmt;$/;"	m	struct:layer_config	typeref:enum:layer_config::DISP_FORMAT
src_fmt	include/disp_svp.h	/^	enum DISP_FORMAT src_fmt;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_FORMAT
src_fmt	include/mtkfb.h	/^	enum MTK_FB_FORMAT src_fmt;$/;"	m	struct:fb_overlay_layer	typeref:enum:fb_overlay_layer::MTK_FB_FORMAT
src_fmt	mt8167/videox/mtkfb.c	/^	compat_int_t src_fmt;$/;"	m	struct:compat_fb_overlay_layer	file:
src_h	common/mtkfb_fence.h	/^	unsigned int src_h;$/;"	m	struct:FENCE_LAYER_INFO
src_h	mt8167/dispsys/ddp_info.h	/^	unsigned int src_h;$/;"	m	struct:OVL_BASIC_STRUCT
src_h	mt8167/dispsys/ddp_info.h	/^	unsigned int src_h;$/;"	m	struct:OVL_CONFIG_STRUCT
src_h	mt8167/dispsys/ddp_info.h	/^	unsigned int src_h;$/;"	m	struct:RDMA_BASIC_STRUCT
src_h	mt8167/videox/mtk_ovl.h	/^	unsigned int src_h;$/;"	m	struct:ovl2mem_in_config
src_h	mt8167/videox/primary_display.h	/^	unsigned int src_h;$/;"	m	struct:primary_disp_input_config
src_height	common/mtkfb.c	/^	compat_uint_t src_width, src_height;$/;"	m	struct:compat_fb_overlay_layer	file:
src_height	include/disp_session.h	/^	__u16 src_width, src_height;$/;"	m	struct:disp_input_config
src_height	include/disp_session.h	/^	unsigned int src_width, src_height;$/;"	m	struct:layer_config
src_height	include/disp_svp.h	/^	unsigned int src_width, src_height;$/;"	m	struct:disp_input_config
src_height	include/mtkfb.h	/^	unsigned int src_width, src_height;$/;"	m	struct:fb_overlay_layer
src_height	mt8167/videox/mtkfb.c	/^	compat_uint_t src_width, src_height;$/;"	m	struct:compat_fb_overlay_layer	file:
src_offset_x	common/mtkfb.c	/^	compat_uint_t src_offset_x, src_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
src_offset_x	include/disp_session.h	/^	__u16 src_offset_x, src_offset_y;$/;"	m	struct:disp_input_config
src_offset_x	include/disp_svp.h	/^	unsigned int src_offset_x, src_offset_y;$/;"	m	struct:disp_input_config
src_offset_x	include/mtkfb.h	/^	unsigned int src_offset_x, src_offset_y;$/;"	m	struct:fb_overlay_layer
src_offset_x	mt8167/videox/mtkfb.c	/^	compat_uint_t src_offset_x, src_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
src_offset_y	common/mtkfb.c	/^	compat_uint_t src_offset_x, src_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
src_offset_y	include/disp_session.h	/^	__u16 src_offset_x, src_offset_y;$/;"	m	struct:disp_input_config
src_offset_y	include/disp_svp.h	/^	unsigned int src_offset_x, src_offset_y;$/;"	m	struct:disp_input_config
src_offset_y	include/mtkfb.h	/^	unsigned int src_offset_x, src_offset_y;$/;"	m	struct:fb_overlay_layer
src_offset_y	mt8167/videox/mtkfb.c	/^	compat_uint_t src_offset_x, src_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
src_phy_addr	common/mtkfb.c	/^	compat_uptr_t src_phy_addr;$/;"	m	struct:compat_fb_overlay_layer	file:
src_phy_addr	include/disp_session.h	/^	void *src_phy_addr;$/;"	m	struct:disp_input_config
src_phy_addr	include/disp_svp.h	/^	void *src_phy_addr;$/;"	m	struct:disp_input_config
src_phy_addr	include/mtkfb.h	/^	void *src_phy_addr;$/;"	m	struct:fb_overlay_layer
src_phy_addr	mt8167/videox/mtkfb.c	/^	compat_uptr_t src_phy_addr;$/;"	m	struct:compat_fb_overlay_layer	file:
src_pitch	common/mtkfb.c	/^	compat_uint_t src_pitch;$/;"	m	struct:compat_fb_overlay_layer	file:
src_pitch	common/mtkfb_fence.h	/^	unsigned int src_pitch;$/;"	m	struct:FENCE_LAYER_INFO
src_pitch	include/disp_session.h	/^	__u16 src_pitch;$/;"	m	struct:disp_input_config
src_pitch	include/disp_svp.h	/^	unsigned int src_pitch;$/;"	m	struct:disp_input_config
src_pitch	include/mtkfb.h	/^	unsigned int src_pitch;$/;"	m	struct:fb_overlay_layer
src_pitch	mt8167/dispsys/ddp_info.h	/^	unsigned int src_pitch;$/;"	m	struct:OVL_BASIC_STRUCT
src_pitch	mt8167/dispsys/ddp_info.h	/^	unsigned int src_pitch;$/;"	m	struct:OVL_CONFIG_STRUCT
src_pitch	mt8167/videox/mtk_ovl.h	/^	unsigned int src_pitch;$/;"	m	struct:ovl2mem_in_config
src_pitch	mt8167/videox/mtkfb.c	/^	compat_uint_t src_pitch;$/;"	m	struct:compat_fb_overlay_layer	file:
src_pitch	mt8167/videox/primary_display.h	/^	unsigned int src_pitch;$/;"	m	struct:primary_disp_input_config
src_use_color_key	common/mtkfb.c	/^	compat_uint_t src_use_color_key;$/;"	m	struct:compat_fb_overlay_layer	file:
src_use_color_key	include/disp_session.h	/^	__u8 src_use_color_key;$/;"	m	struct:disp_input_config
src_use_color_key	include/disp_svp.h	/^	unsigned int src_use_color_key;$/;"	m	struct:disp_input_config
src_use_color_key	include/mtkfb.h	/^	unsigned int src_use_color_key;$/;"	m	struct:fb_overlay_layer
src_use_color_key	mt8167/videox/mtkfb.c	/^	compat_uint_t src_use_color_key;$/;"	m	struct:compat_fb_overlay_layer	file:
src_vir_addr	include/mtkfb.h	/^	unsigned int src_vir_addr;$/;"	m	struct:fb_overlay_buffer_info
src_w	common/mtkfb_fence.h	/^	unsigned int src_w;$/;"	m	struct:FENCE_LAYER_INFO
src_w	mt8167/dispsys/ddp_info.h	/^	unsigned int src_w;$/;"	m	struct:OVL_BASIC_STRUCT
src_w	mt8167/dispsys/ddp_info.h	/^	unsigned int src_w;$/;"	m	struct:OVL_CONFIG_STRUCT
src_w	mt8167/dispsys/ddp_info.h	/^	unsigned int src_w;$/;"	m	struct:RDMA_BASIC_STRUCT
src_w	mt8167/videox/mtk_ovl.h	/^	unsigned int src_w;$/;"	m	struct:ovl2mem_in_config
src_w	mt8167/videox/primary_display.h	/^	unsigned int src_w;$/;"	m	struct:primary_disp_input_config
src_width	common/mtkfb.c	/^	compat_uint_t src_width, src_height;$/;"	m	struct:compat_fb_overlay_layer	file:
src_width	include/disp_session.h	/^	__u16 src_width, src_height;$/;"	m	struct:disp_input_config
src_width	include/disp_session.h	/^	unsigned int src_width, src_height;$/;"	m	struct:layer_config
src_width	include/disp_svp.h	/^	unsigned int src_width, src_height;$/;"	m	struct:disp_input_config
src_width	include/mtkfb.h	/^	unsigned int src_width, src_height;$/;"	m	struct:fb_overlay_layer
src_width	mt8167/videox/mtkfb.c	/^	compat_uint_t src_width, src_height;$/;"	m	struct:compat_fb_overlay_layer	file:
src_x	common/mtkfb_fence.h	/^	unsigned int src_x;$/;"	m	struct:FENCE_LAYER_INFO
src_x	mt8167/dispsys/ddp_info.h	/^	unsigned int src_x;$/;"	m	struct:OVL_CONFIG_STRUCT
src_x	mt8167/videox/mtk_ovl.h	/^	unsigned int src_x;$/;"	m	struct:ovl2mem_in_config
src_x	mt8167/videox/primary_display.h	/^	unsigned int src_x;$/;"	m	struct:primary_disp_input_config
src_y	common/mtkfb_fence.h	/^	unsigned int src_y;$/;"	m	struct:FENCE_LAYER_INFO
src_y	mt8167/dispsys/ddp_info.h	/^	unsigned int src_y;$/;"	m	struct:OVL_CONFIG_STRUCT
src_y	mt8167/videox/mtk_ovl.h	/^	unsigned int src_y;$/;"	m	struct:ovl2mem_in_config
src_y	mt8167/videox/primary_display.h	/^	unsigned int src_y;$/;"	m	struct:primary_disp_input_config
start	mt8167/dispsys/ddp_info.h	/^	int (*start)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
start_time_us	mt8167/videox/debug.c	/^	long int start_time_us;$/;"	m	struct:FPS_LOGGER	file:
start_x	mt8167/dispsys/ddp_drv.h	/^	int start_x;$/;"	m	struct:DISP_PQ_WIN_PARAM
start_y	mt8167/dispsys/ddp_drv.h	/^	int start_y;$/;"	m	struct:DISP_PQ_WIN_PARAM
state	include/mtkfb.h	/^	int state;$/;"	m	struct:mtkfb_device
state	mt8167/videox/mtk_ovl.c	/^	int state;$/;"	m	struct:__anon10	file:
state	mt8167/videox/primary_display.h	/^	enum DISP_FRM_SEQ_STATE state;$/;"	m	struct:disp_frm_seq_info	typeref:enum:disp_frm_seq_info::DISP_FRM_SEQ_STATE
state	mt8167/videox/primary_display.h	/^	enum DISP_POWER_STATE state;$/;"	m	struct:display_primary_path_context	typeref:enum:display_primary_path_context::DISP_POWER_STATE
stop	mt8167/dispsys/ddp_info.h	/^	int (*stop)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
subtractor_when_free	mt8167/videox/primary_display.h	/^	cmdqBackupSlotHandle subtractor_when_free;$/;"	m	struct:display_primary_path_context
sur_aen	include/disp_session.h	/^	__u8 sur_aen;$/;"	m	struct:disp_input_config
sur_aen	include/disp_svp.h	/^	unsigned int sur_aen;$/;"	m	struct:disp_input_config
sur_aen	mt8167/dispsys/ddp_info.h	/^	unsigned int sur_aen;$/;"	m	struct:OVL_CONFIG_STRUCT
sur_aen	mt8167/videox/mtk_ovl.h	/^	unsigned int sur_aen;$/;"	m	struct:ovl2mem_in_config
sur_aen	mt8167/videox/primary_display.h	/^	unsigned int sur_aen;$/;"	m	struct:primary_disp_input_config
suspend	mt8167/dispsys/ddp_info.h	/^	int (*suspend)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
switch_dst_lock	mt8167/videox/primary_display.h	/^	struct mutex switch_dst_lock;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::mutex
switch_ovl1_to_mem	mt8167/videox/debug.c	/^void switch_ovl1_to_mem(bool on)$/;"	f
sync_lock	common/mtkfb_fence.h	/^	struct mutex sync_lock;$/;"	m	struct:disp_sync_info	typeref:struct:disp_sync_info::mutex
systrace	mt8167/dispsys/display_recorder.h	/^	int systrace;$/;"	m	struct:dprec_debug_control
t_dsi_context	mt8167/dispsys/ddp_dsi.c	/^struct t_dsi_context {$/;"	s	file:
table	mt8167/videox/primary_display.c	/^struct sg_table table;$/;"	v	typeref:struct:sg_table
tag_lyqboot	mt8167/videox/mtkfb.c	/^struct tag_lyqboot {$/;"	s	file:
tag_videolfb	common/mtkfb.c	/^struct tag_videolfb {$/;"	s	file:
tag_videolfb	common/mtkfb_dummy.c	/^struct tag_videolfb {$/;"	s	file:
tag_videolfb	mt8167/videox/mtkfb.c	/^struct tag_videolfb {$/;"	s	file:
tag_videolfb	mtdummy/mtkfb.c	/^struct tag_videolfb {$/;"	s	file:
taskID	mt8167/dispsys/ddp_drv.h	/^	int taskID;$/;"	m	struct:DISP_EXEC_COMMAND
tdshp_index_init	common/color20/ddp_color.c	/^int tdshp_index_init;$/;"	v
testList	mt8167/dispsys/ddp_drv.c	/^	struct list_head testList;$/;"	m	struct:disp_node_struct	typeref:struct:disp_node_struct::list_head	file:
tgid	mt8167/videox/primary_display.h	/^	unsigned int tgid;$/;"	m	struct:sec_session_node
tgt_height	common/mtkfb.c	/^	compat_uint_t tgt_width, tgt_height;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_height	include/disp_session.h	/^	__u16 tgt_width, tgt_height;$/;"	m	struct:disp_input_config
tgt_height	include/disp_svp.h	/^	unsigned int tgt_width, tgt_height;$/;"	m	struct:disp_input_config
tgt_height	include/mtkfb.h	/^	unsigned int tgt_width, tgt_height;$/;"	m	struct:fb_overlay_layer
tgt_height	mt8167/videox/mtkfb.c	/^	compat_uint_t tgt_width, tgt_height;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_offset_x	common/mtkfb.c	/^	compat_uint_t tgt_offset_x, tgt_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_offset_x	include/disp_session.h	/^	__u16 tgt_offset_x, tgt_offset_y;$/;"	m	struct:disp_input_config
tgt_offset_x	include/disp_svp.h	/^	unsigned int tgt_offset_x, tgt_offset_y;$/;"	m	struct:disp_input_config
tgt_offset_x	include/mtkfb.h	/^	unsigned int tgt_offset_x, tgt_offset_y;$/;"	m	struct:fb_overlay_layer
tgt_offset_x	mt8167/videox/mtkfb.c	/^	compat_uint_t tgt_offset_x, tgt_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_offset_y	common/mtkfb.c	/^	compat_uint_t tgt_offset_x, tgt_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_offset_y	include/disp_session.h	/^	__u16 tgt_offset_x, tgt_offset_y;$/;"	m	struct:disp_input_config
tgt_offset_y	include/disp_svp.h	/^	unsigned int tgt_offset_x, tgt_offset_y;$/;"	m	struct:disp_input_config
tgt_offset_y	include/mtkfb.h	/^	unsigned int tgt_offset_x, tgt_offset_y;$/;"	m	struct:fb_overlay_layer
tgt_offset_y	mt8167/videox/mtkfb.c	/^	compat_uint_t tgt_offset_x, tgt_offset_y;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_width	common/mtkfb.c	/^	compat_uint_t tgt_width, tgt_height;$/;"	m	struct:compat_fb_overlay_layer	file:
tgt_width	include/disp_session.h	/^	__u16 tgt_width, tgt_height;$/;"	m	struct:disp_input_config
tgt_width	include/disp_svp.h	/^	unsigned int tgt_width, tgt_height;$/;"	m	struct:disp_input_config
tgt_width	include/mtkfb.h	/^	unsigned int tgt_width, tgt_height;$/;"	m	struct:fb_overlay_layer
tgt_width	mt8167/videox/mtkfb.c	/^	compat_uint_t tgt_width, tgt_height;$/;"	m	struct:compat_fb_overlay_layer	file:
this_pctrl	mt8167/videox/disp_dts_gpio.c	/^static struct pinctrl *this_pctrl; \/* static pinctrl instance *\/$/;"	v	typeref:struct:pinctrl	file:
this_state_name	mt8167/videox/disp_dts_gpio.c	/^static const char *this_state_name[DTS_GPIO_STATE_MAX] = {$/;"	v	file:
tigger_mode	include/disp_session.h	/^	enum EXTD_TRIGGER_MODE tigger_mode;$/;"	m	struct:disp_frame_cfg_t	typeref:enum:disp_frame_cfg_t::EXTD_TRIGGER_MODE
tigger_mode	include/disp_session.h	/^	enum EXTD_TRIGGER_MODE tigger_mode;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::EXTD_TRIGGER_MODE
tigger_mode	include/disp_svp.h	/^	enum EXTD_TRIGGER_MODE tigger_mode;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::EXTD_TRIGGER_MODE
time	include/mtkfb.h	/^	int time;$/;"	m	struct:fb_overlay_config
timeline	common/mtkfb_fence.h	/^	struct sw_sync_timeline *timeline;$/;"	m	struct:disp_sync_info	typeref:struct:disp_sync_info::sw_sync_timeline
timeline	common/mtkfb_fence.h	/^	struct sw_sync_timeline *timeline;$/;"	m	struct:mtkfb_fence_sync_info	typeref:struct:mtkfb_fence_sync_info::sw_sync_timeline
timeline	include/mtkfb.h	/^	struct sw_sync_timeline *timeline;$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::sw_sync_timeline
timeline_idx	common/mtkfb_fence.h	/^	unsigned int timeline_idx;$/;"	m	struct:disp_sync_info
timeline_idx	common/mtkfb_fence.h	/^	unsigned int timeline_idx;$/;"	m	struct:mtkfb_fence_sync_info
timeline_lock	include/mtkfb.h	/^	struct mutex timeline_lock;$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::mutex
timeline_max	include/mtkfb.h	/^	int timeline_max;$/;"	m	struct:mtkfb_device
timestamp	mt8167/videox/primary_display.h	/^	unsigned long long timestamp;$/;"	m	struct:disp_internal_buffer_info
timevaldiff	common/aal20/ddp_aal.c	/^static unsigned long timevaldiff(struct timeval *starttime, struct timeval *finishtime)$/;"	f	file:
timevaldiff	common/aal30/ddp_aal.c	/^static unsigned long timevaldiff(struct timeval *starttime, struct timeval *finishtime)$/;"	f	file:
total_hdmi_time_us	mt8167/videox/debug.c	/^	long int total_hdmi_time_us;$/;"	m	struct:FPS_LOGGER	file:
total_lcd_time_us	mt8167/videox/debug.c	/^	long int total_lcd_time_us;$/;"	m	struct:FPS_LOGGER	file:
total_te_delay_time_us	mt8167/videox/debug.c	/^	long int total_te_delay_time_us;$/;"	m	struct:FPS_LOGGER	file:
tracing_mark_write_addr	mt8167/dispsys/display_recorder.c	/^static unsigned long __read_mostly tracing_mark_write_addr;$/;"	v	file:
trigger	mt8167/dispsys/ddp_info.h	/^	int (*trigger)(enum DISP_MODULE_ENUM module, void *handle);$/;"	m	struct:DDP_MODULE_DRIVER
trigger_delay	mt8167/dispsys/ddp_mmp.h	/^	mmp_event trigger_delay;$/;"	m	struct:DDP_MMP_Events_t
trigger_hdmi_count	mt8167/videox/debug.c	/^	unsigned int trigger_hdmi_count;$/;"	m	struct:FPS_LOGGER	file:
trigger_hdmi_time_us	mt8167/videox/debug.c	/^	long int trigger_hdmi_time_us;$/;"	m	struct:FPS_LOGGER	file:
trigger_lcd_count	mt8167/videox/debug.c	/^	unsigned int trigger_lcd_count;$/;"	m	struct:FPS_LOGGER	file:
trigger_lcd_time_us	mt8167/videox/debug.c	/^	long int trigger_lcd_time_us;$/;"	m	struct:FPS_LOGGER	file:
trigger_ticket	common/mtkfb_fence.h	/^	unsigned int trigger_ticket;	\/* we can't update trigger_ticket_end,*\/$/;"	m	struct:mtkfb_fence_buf_info
ts	mt8167/dispsys/display_recorder.c	/^	unsigned int ts;$/;"	m	struct:dprec_record	file:
ts_create	common/mtkfb_fence.h	/^	unsigned long long ts_create;$/;"	m	struct:mtkfb_fence_buf_info
ts_dprec_reset	mt8167/dispsys/display_recorder.c	/^static unsigned long long ts_dprec_reset;$/;"	v	file:
ts_period_keep	common/mtkfb_fence.h	/^	unsigned long long ts_period_keep;$/;"	m	struct:mtkfb_fence_buf_info
ts_start	mt8167/dispsys/display_recorder.h	/^	unsigned long long ts_start;$/;"	m	struct:dprec_logger
ts_trigger	mt8167/dispsys/display_recorder.h	/^	unsigned long long ts_trigger;$/;"	m	struct:dprec_logger
tsec	common/pwm10/ddp_pwm.c	/^	unsigned long tsec;$/;"	m	struct:__anon8	file:
tusec	common/pwm10/ddp_pwm.c	/^	unsigned long tusec;$/;"	m	struct:__anon8	file:
type	include/disp_session.h	/^	enum DISP_SESSION_TYPE type;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::DISP_SESSION_TYPE
type	include/disp_svp.h	/^	enum DISP_SESSION_TYPE type;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::DISP_SESSION_TYPE
type	include/fbconfig_kdebug.h	/^	compat_int_t type;	\/* msleep;cmd;setpin;resetpin. *\/$/;"	m	struct:compat_config_record
type	include/fbconfig_kdebug.h	/^	compat_int_t type;$/;"	m	struct:compat_esd_para
type	include/fbconfig_kdebug.h	/^	compat_int_t type;$/;"	m	struct:compat_mipi_timing
type	include/fbconfig_kdebug.h	/^	enum MIPI_SETTING_TYPE type;$/;"	m	struct:MIPI_TIMING	typeref:enum:MIPI_TIMING::MIPI_SETTING_TYPE
type	include/fbconfig_kdebug.h	/^	enum RECORD_TYPE type;	\/* msleep;cmd;setpin;resetpin. *\/$/;"	m	struct:CONFIG_RECORD	typeref:enum:CONFIG_RECORD::RECORD_TYPE
type	include/fbconfig_kdebug.h	/^	int type;$/;"	m	struct:ESD_PARA
type	mt8167/dispsys/ddp_drv.h	/^	unsigned int type;$/;"	m	struct:DISP_OD_CMD
type	mt8167/dispsys/ddp_dsi.h	/^	unsigned type:2;$/;"	m	struct:DSI_CMDQ_CONFG
type	mt8167/dispsys/display_recorder.c	/^	enum dprec_record_type type;$/;"	m	struct:dprec_record	typeref:enum:dprec_record::dprec_record_type	file:
u4Brightness	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4Brightness;	\/* 0 : min , 9 : max. *\/$/;"	m	struct:DISP_PQ_PARAM
u4Ccorr	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4Ccorr;	\/* 0 : min , 3 : max.  ccorr feature *\/$/;"	m	struct:DISP_PQ_PARAM
u4Contrast	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4Contrast;	\/* 0 : min , 9 : max. *\/$/;"	m	struct:DISP_PQ_PARAM
u4HueAdj	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4HueAdj[PQ_HUE_ADJ_PHASE_CNT];$/;"	m	struct:DISP_PQ_PARAM
u4PartialY	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4PartialY;	\/* 0 : min , 9 : max. *\/$/;"	m	struct:DISP_PQ_PARAM
u4SHPGain	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4SHPGain;	\/* 0 : min , 9 : max. *\/$/;"	m	struct:DISP_PQ_PARAM
u4SatAdj	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4SatAdj[PQ_SAT_ADJ_PHASE_CNT];$/;"	m	struct:DISP_PQ_PARAM
u4SatGain	mt8167/dispsys/ddp_drv.h	/^	unsigned int u4SatGain;	\/* 0 : min , 9 : max. *\/$/;"	m	struct:DISP_PQ_PARAM
updateFPS	include/disp_session.h	/^	unsigned int updateFPS;$/;"	m	struct:disp_session_info
update_debug_fps_meter	mt8167/videox/primary_display.c	/^static void update_debug_fps_meter(struct disp_ddp_path_config *data_config)$/;"	f	file:
update_frm_seq_info	mt8167/videox/primary_display.c	/^static void update_frm_seq_info(unsigned int addr, unsigned int addr_offset, unsigned int seq,$/;"	f	file:
update_ovls_work	include/mtkfb.h	/^struct update_ovls_work {$/;"	s
update_ovls_wq	include/mtkfb.h	/^	struct workqueue_struct *update_ovls_wq;$/;"	m	struct:mtkfb_device	typeref:struct:mtkfb_device::workqueue_struct
update_test_kthread	common/mtkfb.c	/^static int update_test_kthread(void *data)$/;"	f	file:
update_test_kthread	mt8167/videox/mtkfb.c	/^static int update_test_kthread(void *data)$/;"	f	file:
useSpecifiedAlpha	mt8167/dispsys/ddp_info.h	/^	unsigned int useSpecifiedAlpha;$/;"	m	struct:WDMA_CONFIG_STRUCT
use_cmdq	mt8167/dispsys/display_recorder.c	/^	unsigned int use_cmdq;$/;"	m	struct:dprec_reg_op_record	file:
user	include/disp_session.h	/^	enum DISP_SESSION_USER user;$/;"	m	struct:disp_frame_cfg_t	typeref:enum:disp_frame_cfg_t::DISP_SESSION_USER
user	include/disp_session.h	/^	enum DISP_SESSION_USER user;$/;"	m	struct:disp_session_config	typeref:enum:disp_session_config::DISP_SESSION_USER
v	mt8167/dispsys/ddp_hal.h	/^	int v;$/;"	m	struct:m_to_b
va	common/mtkfb_fence.h	/^	unsigned long va;$/;"	m	struct:mtkfb_fence_buf_info
va	include/disp_session.h	/^	void *va;$/;"	m	struct:disp_output_config
va	include/disp_svp.h	/^	unsigned int va;$/;"	m	struct:disp_output_config
va	mt8167/videox/primary_display.h	/^	void *va;$/;"	m	struct:disp_internal_buffer_info
va_of_dma0	common/od10/ddp_od.c	/^	void *va_of_dma0;$/;"	m	struct:OD_BUFFER_STRUCT	file:
va_of_dma1	common/od10/ddp_od.c	/^	void *va_of_dma1;$/;"	m	struct:OD_BUFFER_STRUCT	file:
vaddr	common/mtkfb_fence.h	/^	unsigned long vaddr;$/;"	m	struct:FENCE_LAYER_INFO
vaddr	mt8167/dispsys/ddp_info.h	/^	unsigned long vaddr;$/;"	m	struct:OVL_CONFIG_STRUCT
vaddr	mt8167/videox/mtk_ovl.h	/^	unsigned long vaddr;$/;"	m	struct:ovl2mem_in_config
vaddr	mt8167/videox/mtk_ovl.h	/^	unsigned long vaddr;$/;"	m	struct:ovl2mem_io_config
vaddr	mt8167/videox/primary_display.h	/^	unsigned long vaddr;$/;"	m	struct:disp_mem_output_config
vaddr	mt8167/videox/primary_display.h	/^	unsigned long vaddr;$/;"	m	struct:primary_disp_input_config
val	mt8167/dispsys/ddp_drv.h	/^	unsigned int val;$/;"	m	struct:DISP_READ_REG
val	mt8167/dispsys/ddp_drv.h	/^	unsigned int val;$/;"	m	struct:DISP_WRITE_REG
val	mt8167/dispsys/display_recorder.c	/^	unsigned int val;$/;"	m	struct:dprec_reg_op_record	file:
value	common/pwm10/ddp_pwm.c	/^	int value;$/;"	m	struct:__anon8	file:
value	include/fbconfig_kdebug.h	/^	compat_uint_t value;$/;"	m	struct:compat_mipi_timing
value	include/fbconfig_kdebug.h	/^	unsigned int value;$/;"	m	struct:MIPI_TIMING
value	include/fbconfig_kdebug.h	/^	unsigned int value[NUM_OF_DSI];$/;"	m	struct:SETTING_VALUE
value	include/mtkfb.h	/^	int value;$/;"	m	struct:disp_dfo_item
value	mt8167/dispsys/ddp_ovl.c	/^	unsigned int value;$/;"	m	struct:OVL_REG	file:
video	mt8167/dispsys/ddp_drv.h	/^	int video;$/;"	m	struct:DISP_PQ_MAPPING_PARAM
video_layerInfo	common/mtkfb.c	/^struct fb_overlay_layer video_layerInfo;$/;"	v	typeref:struct:fb_overlay_layer
video_layerInfo	mt8167/videox/mtkfb.c	/^struct fb_overlay_layer video_layerInfo;$/;"	v	typeref:struct:fb_overlay_layer
video_node	common/mtkfb.c	/^static unsigned long video_node;$/;"	v	file:
video_node	common/mtkfb_dummy.c	/^static unsigned long video_node;$/;"	v	file:
video_node	mt8167/videox/mtkfb.c	/^static unsigned long video_node;$/;"	v	file:
video_rotation	common/mtkfb.c	/^	compat_int_t video_rotation;$/;"	m	struct:compat_fb_overlay_layer	file:
video_rotation	include/disp_session.h	/^	enum DISP_ORIENTATION video_rotation;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_ORIENTATION
video_rotation	include/disp_svp.h	/^	enum DISP_ORIENTATION video_rotation;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_ORIENTATION
video_rotation	include/mtkfb.h	/^	enum MTK_FB_ORIENTATION video_rotation;$/;"	m	struct:fb_overlay_layer	typeref:enum:fb_overlay_layer::MTK_FB_ORIENTATION
video_rotation	mt8167/videox/mtkfb.c	/^	compat_int_t video_rotation;$/;"	m	struct:compat_fb_overlay_layer	file:
vir_addr	include/mtkfb.h	/^	void *vir_addr;$/;"	m	struct:fb_post_video_buffer
vram	common/mtkfb.c	/^	u32 vram;$/;"	m	struct:tag_videolfb	file:
vram	common/mtkfb_dummy.c	/^	u32 vram;$/;"	m	struct:tag_videolfb	file:
vram	mt8167/videox/mtkfb.c	/^	u32 vram;$/;"	m	struct:tag_videolfb	file:
vram	mtdummy/mtkfb.c	/^	u32 vram;$/;"	m	struct:tag_videolfb	file:
vramsize	common/mtkfb.c	/^unsigned int vramsize;$/;"	v
vramsize	common/mtkfb_dummy.c	/^unsigned int vramsize;$/;"	v
vramsize	mt8167/videox/mtkfb.c	/^unsigned int vramsize;$/;"	v
vramsize	mtdummy/mtkfb.c	/^unsigned int vramsize;$/;"	v
vsyncFPS	include/disp_session.h	/^	unsigned int vsyncFPS;$/;"	m	struct:disp_session_info
vsyncFPS	include/disp_svp.h	/^	unsigned int vsyncFPS;$/;"	m	struct:disp_session_info
vsyncFPS	include/mtkfb_info.h	/^	unsigned int vsyncFPS;$/;"	m	struct:mtk_dispif_info
vsync_cnt	common/mtkfb.c	/^static int vsync_cnt;$/;"	v	file:
vsync_cnt	include/disp_session.h	/^	unsigned int vsync_cnt;$/;"	m	struct:disp_session_vsync_config
vsync_cnt	include/disp_svp.h	/^	unsigned int vsync_cnt;$/;"	m	struct:disp_session_vsync_config
vsync_cnt	mt8167/dispsys/display_recorder.c	/^static unsigned int vsync_cnt;$/;"	v	file:
vsync_cnt	mt8167/videox/mtkfb.c	/^static int vsync_cnt;$/;"	v	file:
vsync_count	mt8167/dispsys/ddp_mmp.h	/^	mmp_event vsync_count;$/;"	m	struct:DDP_MMP_Events_t
vsync_drop	mt8167/videox/primary_display.h	/^	int vsync_drop;$/;"	m	struct:display_primary_path_context
vsync_lock	mt8167/videox/primary_display.h	/^	struct mutex vsync_lock;$/;"	m	struct:display_primary_path_context	typeref:struct:display_primary_path_context::mutex
vsync_src	include/mtkfb_vsync.h	/^enum vsync_src {$/;"	g
vsync_ts	include/disp_session.h	/^	unsigned long long vsync_ts;$/;"	m	struct:disp_session_vsync_config
vsync_ts	include/disp_svp.h	/^	long int vsync_ts;$/;"	m	struct:disp_session_vsync_config
w	mt8167/dispsys/ddp_drv.h	/^	int w;$/;"	m	struct:DISP_OVL_INFO
w	mt8167/videox/mtk_ovl.h	/^	unsigned int w;$/;"	m	struct:ovl2mem_io_config
w	mt8167/videox/primary_display.h	/^	unsigned int w;$/;"	m	struct:disp_mem_output_config
waitRDDone	mt8167/dispsys/ddp_dsi.c	/^static bool waitRDDone;$/;"	v	file:
wait_sleep_out_done	mt8167/dispsys/ddp_dsi.c	/^static bool wait_sleep_out_done;$/;"	v	file:
wait_vm_cmd_done	mt8167/dispsys/ddp_dsi.c	/^static bool wait_vm_cmd_done;$/;"	v	file:
wait_vm_done_irq	mt8167/dispsys/ddp_dsi.c	/^static bool wait_vm_done_irq;$/;"	v	file:
wdma_base_addr	common/wdma20/ddp_wdma.c	/^unsigned long wdma_base_addr(enum DISP_MODULE_ENUM module)$/;"	f
wdma_build_cmdq	mt8167/dispsys/ddp_wdma_ex.c	/^int wdma_build_cmdq(enum DISP_MODULE_ENUM module, void *cmdq_trigger_handle, enum CMDQ_STATE state)$/;"	f
wdma_calc_ultra	mt8167/dispsys/ddp_wdma_ex.c	/^void wdma_calc_ultra(unsigned int idx, unsigned int width, unsigned int height, unsigned int bpp,$/;"	f
wdma_check_input_param	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_check_input_param(struct WDMA_CONFIG_STRUCT *config)$/;"	f	file:
wdma_clock_off	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_clock_off(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
wdma_clock_on	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_clock_on(enum DISP_MODULE_ENUM module, void *handle)$/;"	f	file:
wdma_config	mt8167/dispsys/ddp_info.h	/^	struct WDMA_CONFIG_STRUCT wdma_config;$/;"	m	struct:disp_ddp_path_config	typeref:struct:disp_ddp_path_config::WDMA_CONFIG_STRUCT
wdma_config	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_config(enum DISP_MODULE_ENUM module,$/;"	f	file:
wdma_config_l	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_config_l(enum DISP_MODULE_ENUM module, struct disp_ddp_path_config *pConfig, void *handle)$/;"	f	file:
wdma_config_yuv420	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_config_yuv420(enum DISP_MODULE_ENUM module,$/;"	f	file:
wdma_dirty	mt8167/dispsys/ddp_info.h	/^	bool wdma_dirty;$/;"	m	struct:disp_ddp_path_config
wdma_dump	mt8167/dispsys/ddp_mmp.h	/^	mmp_event wdma_dump[2];$/;"	m	struct:DDP_MMP_Events_t
wdma_dump	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_dump(enum DISP_MODULE_ENUM module, int level)$/;"	f	file:
wdma_dump_analysis	mt8167/dispsys/ddp_wdma_ex.c	/^void wdma_dump_analysis(enum DISP_MODULE_ENUM module)$/;"	f
wdma_dump_reg	mt8167/dispsys/ddp_wdma_ex.c	/^void wdma_dump_reg(enum DISP_MODULE_ENUM module)$/;"	f
wdma_get_status	mt8167/dispsys/ddp_wdma_ex.c	/^static char *wdma_get_status(unsigned int status)$/;"	f	file:
wdma_height	include/mtkfb.h	/^	unsigned int wdma_height;$/;"	m	struct:fb_slt_catpure
wdma_index	common/wdma10/ddp_wdma.c	/^unsigned int wdma_index(enum DISP_MODULE_ENUM module)$/;"	f
wdma_index	common/wdma20/ddp_wdma.c	/^unsigned int wdma_index(enum DISP_MODULE_ENUM module)$/;"	f
wdma_is_sec	mt8167/dispsys/ddp_wdma_ex.c	/^static int wdma_is_sec[2];$/;"	v	file:
wdma_reset	common/wdma10/ddp_wdma.c	/^int wdma_reset(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
wdma_reset	common/wdma20/ddp_wdma.c	/^int wdma_reset(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
wdma_start	mt8167/dispsys/ddp_wdma_ex.c	/^int wdma_start(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
wdma_stop	common/wdma10/ddp_wdma.c	/^int wdma_stop(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
wdma_stop	common/wdma20/ddp_wdma.c	/^int wdma_stop(enum DISP_MODULE_ENUM module, void *handle)$/;"	f
wdma_width	include/mtkfb.h	/^	unsigned int wdma_width;$/;"	m	struct:fb_slt_catpure
width	include/disp_session.h	/^	unsigned int width;$/;"	m	struct:disp_output_config
width	include/disp_svp.h	/^	unsigned int width;$/;"	m	struct:disp_output_config
width	include/fbconfig_kdebug.h	/^	compat_int_t width;$/;"	m	struct:compat_pm_layer_info
width	include/fbconfig_kdebug.h	/^	int width;$/;"	m	struct:PM_LAYER_INFO
width	include/mtkfb.h	/^	unsigned int width, height;$/;"	m	struct:fb_post_video_buffer
width	include/mtkfb.h	/^	unsigned int width, height;$/;"	m	struct:fb_update_window
width	mt8167/dispsys/ddp_info.h	/^	unsigned width;$/;"	m	struct:RDMA_CONFIG_STRUCT
width_array	mt8167/videox/primary_display.c	/^static int width_array[] = { 2560, 1440, 1920, 1280, 1200, 800, 960, 640 };$/;"	v	file:
work	include/mtkfb.h	/^	struct work_struct work;$/;"	m	struct:update_ovls_work	typeref:struct:update_ovls_work::work_struct
working_buf	mt8167/videox/debug.c	/^	unsigned long working_buf;$/;"	m	struct:MTKFB_LAYER_DBG_OPTIONS	file:
working_size	mt8167/videox/debug.c	/^	uint32_t working_size;$/;"	m	struct:MTKFB_LAYER_DBG_OPTIONS	file:
wq	mt8167/dispsys/ddp_manager.c	/^	wait_queue_head_t wq;$/;"	m	struct:DPMGR_WQ_HANDLE	file:
wq_list	mt8167/dispsys/ddp_manager.c	/^	struct DPMGR_WQ_HANDLE wq_list[DISP_PATH_EVENT_NUM];$/;"	m	struct:ddp_path_handle	typeref:struct:ddp_path_handle::DPMGR_WQ_HANDLE	file:
x	include/disp_session.h	/^	unsigned int x;$/;"	m	struct:disp_output_config
x	include/disp_svp.h	/^	unsigned int x;$/;"	m	struct:disp_output_config
x	include/mtkfb.h	/^	unsigned int x, y;$/;"	m	struct:fb_update_window
x	mt8167/dispsys/ddp_drv.h	/^	int x;$/;"	m	struct:DISP_OVL_INFO
x	mt8167/videox/mtk_ovl.h	/^	unsigned int x;$/;"	m	struct:ovl2mem_io_config
x	mt8167/videox/primary_display.h	/^	unsigned int x;$/;"	m	struct:disp_mem_output_config
xscale	include/mtkfb.h	/^	int xscale, yscale, mirror;	\/* transformations.*\/$/;"	m	struct:mtkfb_device
xscale	include/mtkfb.h	/^	unsigned int xscale, yscale;$/;"	m	struct:fb_scale
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	mt8167/videox/primary_display.c	5138;"	d	file:
y	include/disp_session.h	/^	unsigned int y;$/;"	m	struct:disp_output_config
y	include/disp_svp.h	/^	unsigned int y;$/;"	m	struct:disp_output_config
y	include/mtkfb.h	/^	unsigned int x, y;$/;"	m	struct:fb_update_window
y	mt8167/dispsys/ddp_drv.h	/^	int y;$/;"	m	struct:DISP_OVL_INFO
y	mt8167/videox/mtk_ovl.h	/^	unsigned int y;$/;"	m	struct:ovl2mem_io_config
y	mt8167/videox/primary_display.h	/^	unsigned int y;$/;"	m	struct:disp_mem_output_config
yscale	include/mtkfb.h	/^	int xscale, yscale, mirror;	\/* transformations.*\/$/;"	m	struct:mtkfb_device
yscale	include/mtkfb.h	/^	unsigned int xscale, yscale;$/;"	m	struct:fb_scale
yuv_range	include/disp_session.h	/^	enum DISP_YUV_RANGE_ENUM yuv_range;$/;"	m	struct:disp_input_config	typeref:enum:disp_input_config::DISP_YUV_RANGE_ENUM
yuv_range	mt8167/dispsys/ddp_info.h	/^	unsigned int yuv_range;$/;"	m	struct:OVL_CONFIG_STRUCT
yuv_range	mt8167/videox/primary_display.h	/^	unsigned int yuv_range;$/;"	m	struct:primary_disp_input_config
