// Seed: 632059570
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  logic id_3;
  logic id_4;
  always @({id_3, 1}) id_3 = 1 < 1;
  reg   id_5;
  logic id_6 = 1;
  always id_5 = #1 1;
  type_12(
      id_1, 1'd0 - (id_4 - id_5)
  ); type_13(
      1, 1
  );
  logic id_7;
  assign id_4 = 1;
  assign id_1 = id_3;
endmodule
