Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Dec  5 16:10:24 2019
| Host             : DESKTOP-4H8L9CM running 64-bit major release  (build 9200)
| Command          : report_power -file Lab5_power_routed.rpt -pb Lab5_power_summary_routed.pb -rpx Lab5_power_routed.rpx
| Design           : Lab5
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.469        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.372        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.6         |
| Junction Temperature (C) | 30.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        9 |       --- |             --- |
| Slice Logic    |    <0.001 |     1138 |       --- |             --- |
|   LUT as Logic |    <0.001 |      511 |     17600 |            2.90 |
|   CARRY4       |    <0.001 |       91 |      4400 |            2.07 |
|   Register     |    <0.001 |      306 |     35200 |            0.87 |
|   F7/F8 Muxes  |    <0.001 |       16 |     17600 |            0.09 |
|   Others       |     0.000 |       41 |       --- |             --- |
| Signals        |    <0.001 |      817 |       --- |             --- |
| PLL            |     0.230 |        2 |         2 |          100.00 |
| I/O            |     0.137 |       22 |       100 |           22.00 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.469 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.027 |      0.004 |
| Vccaux    |       1.800 |     0.122 |       0.117 |      0.006 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------------------------------+-----------------+
| Clock                | Domain                                               | Constraint (ns) |
+----------------------+------------------------------------------------------+-----------------+
| CLKFBIN              | hdmi_controller/ClockGenInternal.ClockGenX/CLKFBIN   |            13.5 |
| PixelClkIO           | hdmi_controller/ClockGenInternal.ClockGenX/PixelClk  |            13.5 |
| SerialClkIO          | hdmi_controller/ClockGenInternal.ClockGenX/SerialClk |             2.7 |
| clk_out1_pxl_clk_gen | pixel_clock_gen/inst/clk_out1_pxl_clk_gen            |            13.5 |
| clk_out2_pxl_clk_gen | pixel_clock_gen/inst/clk_out2_pxl_clk_gen            |            81.7 |
| clkfbout_pxl_clk_gen | pixel_clock_gen/inst/clkfbout_pxl_clk_gen            |            16.0 |
| sys_clk              | sys_clk                                              |             8.0 |
+----------------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| Lab5                               |     0.372 |
|   hdmi_controller                  |     0.252 |
|     ClockGenInternal.ClockGenX     |     0.114 |
|     ClockSerializer                |     0.033 |
|     DataEncoders[0].DataSerializer |     0.034 |
|     DataEncoders[1].DataSerializer |     0.035 |
|     DataEncoders[2].DataSerializer |     0.035 |
|   pixel_clock_gen                  |     0.117 |
|     inst                           |     0.117 |
|   timing_inst                      |     0.001 |
+------------------------------------+-----------+


