# Verilog-train
![E1](https://user-images.githubusercontent.com/93378241/190861925-98c82e40-fc2b-4e79-bd31-2aaffacfea51.jpg)
