<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v</a>
defines: 
time_elapsed: 1.168s
ram usage: 35940 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3p3nqe33/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp3p3nqe33/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3p3nqe33/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3p3nqe33/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:15
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (j), line:15
           |vpiName:j
           |vpiFullName:work@test.j
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:16
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (jel), line:16
           |vpiName:jel
           |vpiFullName:work@test.jel
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:17
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (x), line:17
           |vpiName:x
           |vpiFullName:work@test.x
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (xel), line:18
           |vpiName:xel
           |vpiFullName:work@test.xel
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiStmt:
       \_if_else: , line:10
         |vpiCondition:
         \_operation: , line:10
           |vpiOpType:26
           |vpiOperand:
           \_operation: , line:10
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:10
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (jel), line:10
                 |vpiName:jel
                 |vpiFullName:work@test.jel
               |vpiOperand:
               \_constant: , line:10
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiOperand:
             \_operation: , line:10
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (x), line:10
                 |vpiName:x
                 |vpiFullName:work@test.x
               |vpiOperand:
               \_constant: , line:10
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
           |vpiOperand:
           \_operation: , line:10
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:10
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (jel), line:10
                 |vpiName:jel
                 |vpiFullName:work@test.jel
               |vpiOperand:
               \_constant: , line:11
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiOperand:
             \_operation: , line:20
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (x), line:20
                 |vpiName:x
                 |vpiFullName:work@test.x
               |vpiOperand:
               \_constant: , line:20
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
         |vpiStmt:
         \_sys_func_call: ($display), line:22
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:22
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:24
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:24
             |vpiConstType:6
             |vpiDecompile:&#34;FAILED&#34;
             |vpiSize:8
             |STRING:&#34;FAILED&#34;
   |vpiNet:
   \_logic_net: (j), line:3
     |vpiName:j
     |vpiFullName:work@test.j
   |vpiNet:
   \_logic_net: (jel), line:4
     |vpiName:jel
     |vpiFullName:work@test.jel
   |vpiNet:
   \_logic_net: (x), line:5
     |vpiName:x
     |vpiFullName:work@test.x
   |vpiNet:
   \_logic_net: (xel), line:6
     |vpiName:xel
     |vpiFullName:work@test.xel
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (j), line:3, parent:work@test
     |vpiName:j
     |vpiFullName:work@test.j
   |vpiNet:
   \_logic_net: (jel), line:4, parent:work@test
     |vpiName:jel
     |vpiFullName:work@test.jel
   |vpiNet:
   \_logic_net: (x), line:5, parent:work@test
     |vpiName:x
     |vpiFullName:work@test.x
   |vpiNet:
   \_logic_net: (xel), line:6, parent:work@test
     |vpiName:xel
     |vpiFullName:work@test.xel
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \j of type 36
Object: \jel of type 36
Object: \x of type 36
Object: \xel of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \j of type 608
Object:  of type 7
Object:  of type 3
Object: \jel of type 608
Object:  of type 7
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \xel of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \jel of type 608
Object:  of type 7
Object:  of type 39
Object: \x of type 608
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \jel of type 608
Object:  of type 7
Object:  of type 39
Object: \x of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \j of type 36
Object: \jel of type 36
Object: \x of type 36
Object: \xel of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df4820] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:3</a>.0-3.0&gt; [0x2df4b10] str=&#39;\j&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:4</a>.0-4.0&gt; [0x2df4dc0] str=&#39;\jel&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:5</a>.0-5.0&gt; [0x2df4f50] str=&#39;\x&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:6</a>.0-6.0&gt; [0x2df50c0] str=&#39;\xel&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df5350]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:14</a>.0-14.0&gt; [0x2df5500]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0&gt; [0x2df5860]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0&gt; [0x2df5c80] str=&#39;\j&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0&gt; [0x2df6100] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0&gt; [0x2df5fc0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0&gt; [0x2df62b0] str=&#39;\jel&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0&gt; [0x2df65b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0&gt; [0x2df6470]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0&gt; [0x2df6760] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0&gt; [0x2df6a40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0&gt; [0x2df6920]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0&gt; [0x2df6bf0] str=&#39;\xel&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0&gt; [0x2df6ed0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df6db0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df7060]
              AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df7180]
                AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df7320]
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df77c0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df7960]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df7e30] str=&#39;\jel&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e094d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e093b0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e09660]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09780] str=&#39;\x&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09aa0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09960]
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09c50]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e09dc0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09ee0] str=&#39;\jel&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:11</a>.0-11.0&gt; [0x2e0a200] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:20</a>.0-20.0&gt; [0x2e0a0c0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0a3b0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:20</a>.0-20.0&gt; [0x2e0a4d0] str=&#39;\x&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:20</a>.0-20.0&gt; [0x2e0a7f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0a6b0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0a9a0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0abe0]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:22</a>.0-22.0&gt; [0x2e0aac0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:22</a>.0-22.0&gt; [0x2e0ada0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0af10]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0b030]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0b5e0]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:24</a>.0-24.0&gt; [0x2e0b150] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:24</a>.0-24.0&gt; [0x2e0b470] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
--- END OF AST DUMP ---
Warning: wire &#39;\j&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0.
Warning: wire &#39;\jel&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0.
Warning: wire &#39;\x&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0.
Warning: wire &#39;\xel&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0.
&#34;PASSED&#34;
&#34;FAILED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df4820] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:3</a>.0-3.0&gt; [0x2df4b10] str=&#39;\j&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:4</a>.0-4.0&gt; [0x2df4dc0] str=&#39;\jel&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:5</a>.0-5.0&gt; [0x2df4f50] str=&#39;\x&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:6</a>.0-6.0&gt; [0x2df50c0] str=&#39;\xel&#39; basic_prep range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df5350] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:14</a>.0-14.0&gt; [0x2df5500] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0&gt; [0x2df5860] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0&gt; [0x2df5c80 -&gt; 0x2df4b10] str=&#39;\j&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:15</a>.0-15.0&gt; [0x2df6100] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0&gt; [0x2df5fc0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0&gt; [0x2df62b0 -&gt; 0x2df4dc0] str=&#39;\jel&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:16</a>.0-16.0&gt; [0x2df65b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0&gt; [0x2df6470] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0&gt; [0x2df6760 -&gt; 0x2df4f50] str=&#39;\x&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:17</a>.0-17.0&gt; [0x2df6a40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0&gt; [0x2df6920] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0&gt; [0x2df6bf0 -&gt; 0x2df50c0] str=&#39;\xel&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:18</a>.0-18.0&gt; [0x2df6ed0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df6db0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df7060] basic_prep
              AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df7180] basic_prep
                AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df7320] basic_prep
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df77c0] basic_prep
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2df7960] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2df7e30 -&gt; 0x2df4dc0] str=&#39;\jel&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e094d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e093b0] basic_prep
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e09660] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09780 -&gt; 0x2df4f50] str=&#39;\x&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09aa0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09960] basic_prep
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09c50] basic_prep
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e09dc0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&gt; [0x2e09ee0 -&gt; 0x2df4dc0] str=&#39;\jel&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:11</a>.0-11.0&gt; [0x2e0a200] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:20</a>.0-20.0&gt; [0x2e0a0c0] basic_prep
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0a3b0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:20</a>.0-20.0&gt; [0x2e0a4d0 -&gt; 0x2df4f50] str=&#39;\x&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:20</a>.0-20.0&gt; [0x2e0a7f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0a6b0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0a9a0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0abe0] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:22</a>.0-22.0&gt; [0x2e0aac0] basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0af10] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0b030] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e0b5e0] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:24</a>.0-24.0&gt; [0x2e0b150] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_test

2.2. Analyzing design hierarchy..
Top module:  \work_test
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_test.\j&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
No latch inferred for signal `\work_test.\jel&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
No latch inferred for signal `\work_test.\x&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
No latch inferred for signal `\work_test.\xel&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test ===

   Number of wires:                 15
   Number of wire bits:             15
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             4
     $logic_and                      3

8. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 2 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 8 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\j[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\jel[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\x[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\xel[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34;
          }
        },
        &#34;j&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:3</a>.0-3.0&#34;
          }
        },
        &#34;jel&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:4</a>.0-4.0&#34;
          }
        },
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:5</a>.0-5.0&#34;
          }
        },
        &#34;xel&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:6</a>.0-6.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_test&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_test();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _00_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _01_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _06_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:3</a>.0-3.0&#34; *)
  wire j;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:4</a>.0-4.0&#34; *)
  wire jel;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:5</a>.0-5.0&#34; *)
  wire x;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:6</a>.0-6.0&#34; *)
  wire xel;
  assign _04_ = 32&#39;h1 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _05_ = 32&#39;h0 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d2;
  assign _06_ = 32&#39;h1 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _07_ = 32&#39;h0 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d2;
  assign _08_ = _04_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34; *) _05_;
  assign _09_ = _06_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34; *) _07_;
  assign _10_ = _08_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/macsub.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/macsub.v:10</a>.0-10.0&#34; *) _09_;
  assign _03_ = 1&#39;h1;
  assign _02_ = 1&#39;h0;
  assign _01_ = 1&#39;h1;
  assign _00_ = 1&#39;h0;
  assign j = 1&#39;h0;
  assign jel = 1&#39;h1;
  assign x = 1&#39;h0;
  assign xel = 1&#39;h1;
endmodule

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 29788fdca2, CPU: user 0.01s system 0.00s, MEM: 12.74 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 1x proc_dff (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>