

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 22 14:03:37 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.58|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  9509|  15653|  9510|  15654|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!cond)
	5  / (cond)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %X) nounwind, !map !7

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %function_r) nounwind, !map !13

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %Y) nounwind, !map !19

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: function_read [1/1] 0.00ns
:4  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r) nounwind

ST_1: temp [1/1] 2.71ns
:5  %temp = alloca [64 x float], align 4

ST_1: cond [1/1] 2.00ns
:6  %cond = icmp eq i8 %function_read, 1

ST_1: stg_14 [1/1] 0.00ns
:7  br i1 %cond, label %1, label %2

ST_1: stg_15 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture @T, [64 x float]* nocapture %X, [64 x float]* nocapture %temp) nounwind

ST_1: stg_16 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture @Tinv, [64 x float]* nocapture %X, [64 x float]* nocapture %temp) nounwind


 <State 2>: 0.00ns
ST_2: stg_17 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture @T, [64 x float]* nocapture %X, [64 x float]* nocapture %temp) nounwind


 <State 3>: 0.00ns
ST_3: stg_18 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture %temp, [64 x float]* nocapture @Tinv, [64 x float]* nocapture %Y) nounwind


 <State 4>: 0.00ns
ST_4: stg_19 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture %temp, [64 x float]* nocapture @Tinv, [64 x float]* nocapture %Y) nounwind

ST_4: stg_20 [1/1] 0.00ns
:2  br label %3

ST_4: stg_21 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture %temp, [64 x float]* nocapture @T, [64 x float]* nocapture %Y) nounwind

ST_4: stg_22 [1/1] 0.00ns
:2  br label %3

ST_4: stg_23 [1/1] 0.00ns
:0  ret void


 <State 5>: 0.00ns
ST_5: stg_24 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture @Tinv, [64 x float]* nocapture %X, [64 x float]* nocapture %temp) nounwind


 <State 6>: 0.00ns
ST_6: stg_25 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply([64 x float]* nocapture %temp, [64 x float]* nocapture @T, [64 x float]* nocapture %Y) nounwind



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x6d7f245bb0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6d7f244140; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x6d7f243f90; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Tinv]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x6d7f245d60; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ T]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x6d7f244c80; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7         (specbitsmap  ) [ 0000000]
stg_8         (specbitsmap  ) [ 0000000]
stg_9         (specbitsmap  ) [ 0000000]
stg_10        (spectopmodule) [ 0000000]
function_read (read         ) [ 0000000]
temp          (alloca       ) [ 0011111]
cond          (icmp         ) [ 0111111]
stg_14        (br           ) [ 0000000]
stg_17        (call         ) [ 0000000]
stg_19        (call         ) [ 0000000]
stg_20        (br           ) [ 0000000]
stg_21        (call         ) [ 0000000]
stg_22        (br           ) [ 0000000]
stg_23        (ret          ) [ 0000000]
stg_24        (call         ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Tinv">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="T">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="temp_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="function_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_DCT_MAT_Multiply_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="0" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="0"/>
<pin id="38" dir="0" index="2" bw="32" slack="0"/>
<pin id="39" dir="0" index="3" bw="32" slack="0"/>
<pin id="40" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_15/1 stg_16/1 stg_18/3 stg_25/6 "/>
</bind>
</comp>

<comp id="49" class="1004" name="cond_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="55" class="1005" name="cond_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="3"/>
<pin id="57" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="18" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="16" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="41"><net_src comp="22" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="35" pin=2"/></net>

<net id="44"><net_src comp="24" pin="1"/><net_sink comp="35" pin=3"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="35" pin=2"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="35" pin=3"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="35" pin=2"/></net>

<net id="53"><net_src comp="28" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="58"><net_src comp="49" pin="2"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_14 : 1
		stg_15 : 1
		stg_16 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_DCT_MAT_Multiply_fu_35 |    1    |    4    |  14.139 |   793   |   1293  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   icmp   |         cond_fu_49         |    0    |    0    |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   read   |  function_read_read_fu_28  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    1    |    4    |  14.139 |   793   |   1296  |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  T |    1   |    0   |    0   |
|Tinv|    1   |    0   |    0   |
|temp|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    3   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|cond_reg_55|    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_DCT_MAT_Multiply_fu_35 |  p1  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply_fu_35 |  p2  |   3  |  32  |   96   ||    32   |
| grp_DCT_MAT_Multiply_fu_35 |  p3  |   2  |  32  |   64   ||    32   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   224  ||  4.713  ||    96   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    4   |   14   |   793  |  1296  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   96   |
|  Register |    -   |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   18   |   794  |  1392  |
+-----------+--------+--------+--------+--------+--------+
