{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-296,-114",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 6 -x 1470 -y 60 -defaultsOSRD
preplace port GPIO_LED -pg 1 -lvl 6 -x 1470 -y 360 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 6 -x 1470 -y 220 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port CLK_125 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 280 -defaultsOSRD -pinDir CLK_IN1_D left -pinY CLK_IN1_D 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 470 -y 280 -swap {0 3 1 2 4 5 6 7 9 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst axi_uart -pg 1 -lvl 5 -x 1330 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 23 21} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt left -pinY interrupt 20L
preplace inst smartconnect -pg 1 -lvl 4 -x 1050 -y 140 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir M01_AXI right -pinY M01_AXI 220R -pinDir aclk left -pinY aclk 200L -pinDir aresetn left -pinY aresetn 220L
preplace inst axi_gpio_inputs -pg 1 -lvl 5 -x 1330 -y 220 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_outputs -pg 1 -lvl 5 -x 1330 -y 360 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_uart_bridge -pg 1 -lvl 3 -x 790 -y 60 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40 42} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 80R -pinDir M_UART right -pinY M_UART 0R -pinDir aclk left -pinY aclk 220L -pinDir aresetn left -pinY aresetn 200L -pinDir UART_INT right -pinY UART_INT 100R
preplace netloc ext_reset_in_0_1 1 0 2 NJ 340 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 650 440 NJ 440 1210
preplace netloc system_clock_clk_100mhz 1 1 4 280 420 670 340 910 420 1190
preplace netloc system_reset_interconnect_aresetn 1 2 2 N 360 NJ
preplace netloc axi_uart_interrupt 1 3 2 910 80 NJ
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 220
preplace netloc smartconnect_0_M01_AXI 1 4 1 N 360
preplace netloc axi_uart_UART 1 5 1 NJ 60
preplace netloc axi_uart_bridge_0_M_AXI 1 3 1 N 140
preplace netloc axi_uart_bridge_0_M_UART 1 3 2 N 60 NJ
preplace netloc axi_gpio_outputs_GPIO 1 5 1 NJ 360
preplace netloc axi_gpio_inputs_GPIO 1 5 1 NJ 220
preplace netloc CLK_IN1_D_0_1 1 0 1 NJ 280
levelinfo -pg 1 0 150 470 790 1050 1330 1470
pagesize -pg 1 -db -bbox -sgen -140 0 1590 460
",
   "No Loops_ScaleFactor":"0.78314",
   "No Loops_TopLeft":"-132,-234",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace netloc clk_in1_n_0_1 1 0 1 NJ 80
preplace netloc clk_in1_p_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 1 280 80n
preplace netloc ext_reset_in_0_1 1 0 2 NJ 160 NJ
levelinfo -pg 1 0 150 470 660
pagesize -pg 1 -db -bbox -sgen -140 0 660 280
"
}
{
   "da_board_cnt":"3",
   "da_clkrst_cnt":"5"
}
