Fitter Route Stage Report for quartus_compile
Wed Apr  5 15:38:27 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 7,719 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 6 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 6,118 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,411 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 2,984 / 1,214,760 ( < 1 % ) ;
; R32 interconnects            ; 4 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 8 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 4,954 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 5 / 704 ( < 1 % )           ;
; Spine clocks                 ; 6 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 15:33:40 2023
    Info: System process ID: 933
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.16 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:26


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 2438.9            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[28]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.593             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[13]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[13]                                                                                                                                                                                                                                                                                                     ; 0.583             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[25]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[25]                                                                                                                                                                                                                                                                                                     ; 0.582             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[24]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[24]                                                                                                                                                                                                                                                                                                     ; 0.582             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[41]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[41]                                                                                                                                                                                                                                                                                                     ; 0.579             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[34]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[34]                                                                                                                                                                                                                                                                                                     ; 0.576             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thematvec_B7_merge_reg_aunroll_x|matvec_B7_merge_reg_data_reg_2_x_q[6]                                                                                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist3_sync_together88_aunroll_x_in_c0_eni3108_2_tpl_1_q[6]                                                                                                                                                                                                                     ; 0.569             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[35]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[35]                                                                                                                                                                                                                                                                                                     ; 0.563             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[14]                                                                                                                                                                                                                                                                                                     ; 0.562             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[30]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][34]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.562             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[22]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][26]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.559             ;
; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][12]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0                                                                                                                                                                                                                                                                                         ; 0.559             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[27]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][31]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.555             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[6]                                                                                                                                                                                                                                                                                          ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][10]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.555             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thematvec_B7_branch|c0_exe2120_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][36]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.553             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[16]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][20]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.553             ;
; matvec_V_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[86]                                                                                                                                                                                                                                                ; 0.552             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thereaddata_reg_unnamed_matvec6_matvec0|readdata_reg_unnamed_matvec6_matvec0_data_reg_q[31]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.552             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thematvec_B7_branch|c0_exe2120_reg_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_0_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.552             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thematvec_B7_merge_reg_aunroll_x|matvec_B7_merge_reg_data_reg_2_x_q[2]                                                                                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist3_sync_together88_aunroll_x_in_c0_eni3108_2_tpl_1_q[2]                                                                                                                                                                                                                     ; 0.552             ;
; matvec_avmm_0_rw_readdata_reg[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|agent_read_pipe.data[32]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.552             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist13_i_idxprom_matvec14_vt_join_q_1_q[29]                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a29~reg0                                                                                                                                                                                                                                                                          ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[21]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][25]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[20]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][24]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[14]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][18]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[33]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[33]                                                                                                                                                                                                                                                                                                     ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[22]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[22]                                                                                                                                                                                                                                                                                                     ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[47]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[47]                                                                                                                                                                                                                                                                                                     ; 0.549             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.549             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[49]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[49]                                                                                                                                                                                                                                                                                                     ; 0.546             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[16]                                                                                                                                                                                                                                                                                                     ; 0.546             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[23]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[23]                                                                                                                                                                                                                                                                                                     ; 0.546             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[27]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[27]                                                                                                                                                                                                                                                                                                     ; 0.546             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[28]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[28]                                                                                                                                                                                                                                                                                                     ; 0.545             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thematvec_B7_merge_reg_aunroll_x|matvec_B7_merge_reg_data_reg_2_x_q[3]                                                                                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist3_sync_together88_aunroll_x_in_c0_eni3108_2_tpl_1_q[3]                                                                                                                                                                                                                     ; 0.545             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[17]                                                                                                                                                                                                                                                                                                     ; 0.545             ;
; matvec_V_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[70]                                                                                                                                                                                                                                                ; 0.543             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[12]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[12]                                                                                                                                                                                                                                                                                                     ; 0.543             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[18]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[18]                                                                                                                                                                                                                                                                                                     ; 0.543             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[48]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[48]                                                                                                                                                                                                                                                                                                     ; 0.542             ;
; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][11]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0                                                                                                                                                                                                                                                                                         ; 0.542             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[3]                                                                                                                                                                                                                                                                                          ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.542             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.542             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[42]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[42]                                                                                                                                                                                                                                                                                                     ; 0.542             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.542             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[0]                                                                                                                                                                                                                                                                                          ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.542             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[45]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[45]                                                                                                                                                                                                                                                                                                     ; 0.539             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                         ; 0.539             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                   ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                        ; 0.539             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist13_i_idxprom_matvec14_vt_join_q_1_q[24]                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24~reg0                                                                                                                                                                                                                                                                          ; 0.539             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_matvecs_c0_exit118_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_matvecs_c0_exit118_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_matvecs_c0_exit118_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_matvecs_c0_exit118_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_matvecs_c0_exit118_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_matvecs_c0_exit118_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; 0.538             ;
; matvec_V_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[122]                                                                                                                                                                                                                                               ; 0.538             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist13_i_idxprom_matvec14_vt_join_q_1_q[26]                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg0                                                                                                                                                                                                                                                                          ; 0.538             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist13_i_idxprom_matvec14_vt_join_q_1_q[25]                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                                                                                                                                                                          ; 0.538             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[38]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[38]                                                                                                                                                                                                                                                                                                     ; 0.538             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist13_i_idxprom_matvec14_vt_join_q_1_q[30]                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                                                                                                                                                                                          ; 0.536             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.536             ;
; matvec_V_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[11]                                                                                                                                                                                                                                                                    ; 0.536             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.536             ;
; matvec_Out0_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec5_matvec6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec5_matvec1|source_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                     ; 0.536             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[50]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[50]                                                                                                                                                                                                                                                                                                     ; 0.536             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[23]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][27]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.535             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.533             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.533             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|i_masked34_matvec37_delay|delays[0][0]                                                                                                                                                                                                                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist9_i_masked34_matvec37_q_9|delays[0][0]                                                                                                                                                                                                                                     ; 0.533             ;
; matvec_V_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[59]                                                                                                                                                                                                                                                                    ; 0.533             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.533             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist13_i_idxprom_matvec14_vt_join_q_1_q[28]                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg0                                                                                                                                                                                                                                                                          ; 0.533             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.533             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[23]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][27]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.533             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[1]                                                                                                                                                                                                                                                                                          ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][5]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.533             ;
; matvec_V_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[28]                                                                                                                                                                                                                                                                    ; 0.532             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thereaddata_reg_unnamed_matvec6_matvec0|readdata_reg_unnamed_matvec6_matvec0_data_reg_q[0]                                                                                                                                                                                                                                                                                          ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.532             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.532             ;
; matvec_V_reg[58]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[123]                                                                                                                                                                                                                                               ; 0.532             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]                                                                                                                                                                                                                                                              ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                                                                                              ; 0.532             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.532             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thereaddata_reg_unnamed_matvec6_matvec0|readdata_reg_unnamed_matvec6_matvec0_data_reg_q[17]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][21]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.532             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                         ; 0.532             ;
; matvec_V_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[43]                                                                                                                                                                                                                                                                    ; 0.532             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][17]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.532             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[20]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][24]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.529             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thereaddata_reg_unnamed_matvec6_matvec0|readdata_reg_unnamed_matvec6_matvec0_data_reg_q[14]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][18]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.529             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[16]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[16]                                                                                                                                                                                                                                                                                                                                                        ; 0.529             ;
; matvec_Out0_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec5_matvec6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec5_matvec1|source_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                    ; 0.529             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thematvec_B7_branch|c0_exe3121_reg_q[26]                                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][30]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.529             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.529             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[39]                                                                                                                                                                                                                                                                    ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec0|thei_llvm_fpga_ffwd_dest_p1024i32_v3518_matvec1|gen_stallable.data_reg[39]                                                                                                                                                                                                                                                                                                     ; 0.528             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[26]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][30]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.528             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thereaddata_reg_unnamed_matvec8_matvec2|readdata_reg_unnamed_matvec8_matvec2_data_reg_q[31]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.528             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thereaddata_reg_unnamed_matvec6_matvec0|readdata_reg_unnamed_matvec6_matvec0_data_reg_q[27]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][31]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.528             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[22]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][26]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.528             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                         ; 0.528             ;
; matvec_V_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_matvec4_matvec1|source_NO_SHIFT_REG[50]                                                                                                                                                                                                                                                                    ; 0.528             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thereaddata_reg_unnamed_matvec6_matvec0|readdata_reg_unnamed_matvec6_matvec0_data_reg_q[13]                                                                                                                                                                                                                                                                                         ; matvec_inst|matvec_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][17]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.528             ;
; matvec_Out0_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[140]                                                                                                                                                                                                                                               ; 0.528             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.526             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[28]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.526             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B8_sr_0_aunroll_x|sr_1_x_q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; matvec_inst|matvec_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][10]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.526             ;
; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec_inst|matvec_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.526             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


