{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 22:52:59 2019 " "Info: Processing started: Sun Feb 17 22:52:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_bit " "Info: Assuming node \"set_bit\" is an undefined clock" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_bit" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Instruction_Set:comb_3\|sample " "Info: Detected ripple clock \"Instruction_Set:comb_3\|sample\" as buffer" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instruction_Set:comb_3\|sample" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Servo_Driver:launcher\|counter\[2\] register Servo_Driver:launcher\|pulse 161.58 MHz 6.189 ns Internal " "Info: Clock \"clk\" has Internal fmax of 161.58 MHz between source register \"Servo_Driver:launcher\|counter\[2\]\" and destination register \"Servo_Driver:launcher\|pulse\" (period= 6.189 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.958 ns + Longest register register " "Info: + Longest register to register delay is 5.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Servo_Driver:launcher\|counter\[2\] 1 REG LCFF_X44_Y20_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y20_N17; Fanout = 3; REG Node = 'Servo_Driver:launcher\|counter\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Servo_Driver:launcher|counter[2] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.455 ns) 1.356 ns Servo_Driver:launcher\|LessThan0~2 2 COMB LCCOMB_X43_Y19_N22 2 " "Info: 2: + IC(0.901 ns) + CELL(0.455 ns) = 1.356 ns; Loc. = LCCOMB_X43_Y19_N22; Fanout = 2; COMB Node = 'Servo_Driver:launcher\|LessThan0~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Servo_Driver:launcher|counter[2] Servo_Driver:launcher|LessThan0~2 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.517 ns) 2.762 ns Servo_Driver:launcher\|LessThan1~1 3 COMB LCCOMB_X43_Y20_N2 1 " "Info: 3: + IC(0.889 ns) + CELL(0.517 ns) = 2.762 ns; Loc. = LCCOMB_X43_Y20_N2; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { Servo_Driver:launcher|LessThan0~2 Servo_Driver:launcher|LessThan1~1 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.842 ns Servo_Driver:launcher\|LessThan1~3 4 COMB LCCOMB_X43_Y20_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.842 ns; Loc. = LCCOMB_X43_Y20_N4; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~3'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~1 Servo_Driver:launcher|LessThan1~3 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.922 ns Servo_Driver:launcher\|LessThan1~5 5 COMB LCCOMB_X43_Y20_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.922 ns; Loc. = LCCOMB_X43_Y20_N6; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~3 Servo_Driver:launcher|LessThan1~5 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.002 ns Servo_Driver:launcher\|LessThan1~7 6 COMB LCCOMB_X43_Y20_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.002 ns; Loc. = LCCOMB_X43_Y20_N8; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~7'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~5 Servo_Driver:launcher|LessThan1~7 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.082 ns Servo_Driver:launcher\|LessThan1~9 7 COMB LCCOMB_X43_Y20_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.082 ns; Loc. = LCCOMB_X43_Y20_N10; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~9'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~7 Servo_Driver:launcher|LessThan1~9 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.162 ns Servo_Driver:launcher\|LessThan1~11 8 COMB LCCOMB_X43_Y20_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.162 ns; Loc. = LCCOMB_X43_Y20_N12; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~11'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~9 Servo_Driver:launcher|LessThan1~11 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.336 ns Servo_Driver:launcher\|LessThan1~13 9 COMB LCCOMB_X43_Y20_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 3.336 ns; Loc. = LCCOMB_X43_Y20_N14; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~13'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Servo_Driver:launcher|LessThan1~11 Servo_Driver:launcher|LessThan1~13 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.416 ns Servo_Driver:launcher\|LessThan1~15 10 COMB LCCOMB_X43_Y20_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.416 ns; Loc. = LCCOMB_X43_Y20_N16; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~15'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~13 Servo_Driver:launcher|LessThan1~15 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.496 ns Servo_Driver:launcher\|LessThan1~17 11 COMB LCCOMB_X43_Y20_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.496 ns; Loc. = LCCOMB_X43_Y20_N18; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~17'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~15 Servo_Driver:launcher|LessThan1~17 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.576 ns Servo_Driver:launcher\|LessThan1~19 12 COMB LCCOMB_X43_Y20_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.576 ns; Loc. = LCCOMB_X43_Y20_N20; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~19'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~17 Servo_Driver:launcher|LessThan1~19 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.656 ns Servo_Driver:launcher\|LessThan1~21 13 COMB LCCOMB_X43_Y20_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.656 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~21'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~19 Servo_Driver:launcher|LessThan1~21 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.736 ns Servo_Driver:launcher\|LessThan1~23 14 COMB LCCOMB_X43_Y20_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.736 ns; Loc. = LCCOMB_X43_Y20_N24; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~23'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~21 Servo_Driver:launcher|LessThan1~23 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.816 ns Servo_Driver:launcher\|LessThan1~25 15 COMB LCCOMB_X43_Y20_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.816 ns; Loc. = LCCOMB_X43_Y20_N26; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~25'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~23 Servo_Driver:launcher|LessThan1~25 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.896 ns Servo_Driver:launcher\|LessThan1~27 16 COMB LCCOMB_X43_Y20_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.896 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~27'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|LessThan1~25 Servo_Driver:launcher|LessThan1~27 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.354 ns Servo_Driver:launcher\|LessThan1~28 17 COMB LCCOMB_X43_Y20_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 4.354 ns; Loc. = LCCOMB_X43_Y20_N30; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|LessThan1~28'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:launcher|LessThan1~27 Servo_Driver:launcher|LessThan1~28 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 5.394 ns Servo_Driver:launcher\|pulse~0 18 COMB LCCOMB_X43_Y19_N0 1 " "Info: 18: + IC(0.862 ns) + CELL(0.178 ns) = 5.394 ns; Loc. = LCCOMB_X43_Y19_N0; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|pulse~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Servo_Driver:launcher|LessThan1~28 Servo_Driver:launcher|pulse~0 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 5.862 ns Servo_Driver:launcher\|pulse~1 19 COMB LCCOMB_X43_Y19_N8 1 " "Info: 19: + IC(0.290 ns) + CELL(0.178 ns) = 5.862 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|pulse~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Servo_Driver:launcher|pulse~0 Servo_Driver:launcher|pulse~1 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.958 ns Servo_Driver:launcher\|pulse 20 REG LCFF_X43_Y19_N9 2 " "Info: 20: + IC(0.000 ns) + CELL(0.096 ns) = 5.958 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 2; REG Node = 'Servo_Driver:launcher\|pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:launcher|pulse~1 Servo_Driver:launcher|pulse } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 50.62 % ) " "Info: Total cell delay = 3.016 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.942 ns ( 49.38 % ) " "Info: Total interconnect delay = 2.942 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { Servo_Driver:launcher|counter[2] Servo_Driver:launcher|LessThan0~2 Servo_Driver:launcher|LessThan1~1 Servo_Driver:launcher|LessThan1~3 Servo_Driver:launcher|LessThan1~5 Servo_Driver:launcher|LessThan1~7 Servo_Driver:launcher|LessThan1~9 Servo_Driver:launcher|LessThan1~11 Servo_Driver:launcher|LessThan1~13 Servo_Driver:launcher|LessThan1~15 Servo_Driver:launcher|LessThan1~17 Servo_Driver:launcher|LessThan1~19 Servo_Driver:launcher|LessThan1~21 Servo_Driver:launcher|LessThan1~23 Servo_Driver:launcher|LessThan1~25 Servo_Driver:launcher|LessThan1~27 Servo_Driver:launcher|LessThan1~28 Servo_Driver:launcher|pulse~0 Servo_Driver:launcher|pulse~1 Servo_Driver:launcher|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { Servo_Driver:launcher|counter[2] {} Servo_Driver:launcher|LessThan0~2 {} Servo_Driver:launcher|LessThan1~1 {} Servo_Driver:launcher|LessThan1~3 {} Servo_Driver:launcher|LessThan1~5 {} Servo_Driver:launcher|LessThan1~7 {} Servo_Driver:launcher|LessThan1~9 {} Servo_Driver:launcher|LessThan1~11 {} Servo_Driver:launcher|LessThan1~13 {} Servo_Driver:launcher|LessThan1~15 {} Servo_Driver:launcher|LessThan1~17 {} Servo_Driver:launcher|LessThan1~19 {} Servo_Driver:launcher|LessThan1~21 {} Servo_Driver:launcher|LessThan1~23 {} Servo_Driver:launcher|LessThan1~25 {} Servo_Driver:launcher|LessThan1~27 {} Servo_Driver:launcher|LessThan1~28 {} Servo_Driver:launcher|pulse~0 {} Servo_Driver:launcher|pulse~1 {} Servo_Driver:launcher|pulse {} } { 0.000ns 0.901ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.862ns 0.290ns 0.000ns } { 0.000ns 0.455ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns Servo_Driver:launcher\|pulse 3 REG LCFF_X43_Y19_N9 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 2; REG Node = 'Servo_Driver:launcher\|pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl Servo_Driver:launcher|pulse } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl Servo_Driver:launcher|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:launcher|pulse {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns Servo_Driver:launcher\|counter\[2\] 3 REG LCFF_X44_Y20_N17 3 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X44_Y20_N17; Fanout = 3; REG Node = 'Servo_Driver:launcher\|counter\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl Servo_Driver:launcher|counter[2] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Servo_Driver:launcher|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:launcher|counter[2] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl Servo_Driver:launcher|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:launcher|pulse {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Servo_Driver:launcher|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:launcher|counter[2] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { Servo_Driver:launcher|counter[2] Servo_Driver:launcher|LessThan0~2 Servo_Driver:launcher|LessThan1~1 Servo_Driver:launcher|LessThan1~3 Servo_Driver:launcher|LessThan1~5 Servo_Driver:launcher|LessThan1~7 Servo_Driver:launcher|LessThan1~9 Servo_Driver:launcher|LessThan1~11 Servo_Driver:launcher|LessThan1~13 Servo_Driver:launcher|LessThan1~15 Servo_Driver:launcher|LessThan1~17 Servo_Driver:launcher|LessThan1~19 Servo_Driver:launcher|LessThan1~21 Servo_Driver:launcher|LessThan1~23 Servo_Driver:launcher|LessThan1~25 Servo_Driver:launcher|LessThan1~27 Servo_Driver:launcher|LessThan1~28 Servo_Driver:launcher|pulse~0 Servo_Driver:launcher|pulse~1 Servo_Driver:launcher|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { Servo_Driver:launcher|counter[2] {} Servo_Driver:launcher|LessThan0~2 {} Servo_Driver:launcher|LessThan1~1 {} Servo_Driver:launcher|LessThan1~3 {} Servo_Driver:launcher|LessThan1~5 {} Servo_Driver:launcher|LessThan1~7 {} Servo_Driver:launcher|LessThan1~9 {} Servo_Driver:launcher|LessThan1~11 {} Servo_Driver:launcher|LessThan1~13 {} Servo_Driver:launcher|LessThan1~15 {} Servo_Driver:launcher|LessThan1~17 {} Servo_Driver:launcher|LessThan1~19 {} Servo_Driver:launcher|LessThan1~21 {} Servo_Driver:launcher|LessThan1~23 {} Servo_Driver:launcher|LessThan1~25 {} Servo_Driver:launcher|LessThan1~27 {} Servo_Driver:launcher|LessThan1~28 {} Servo_Driver:launcher|pulse~0 {} Servo_Driver:launcher|pulse~1 {} Servo_Driver:launcher|pulse {} } { 0.000ns 0.901ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.862ns 0.290ns 0.000ns } { 0.000ns 0.455ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.096ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl Servo_Driver:launcher|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:launcher|pulse {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Servo_Driver:launcher|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:launcher|counter[2] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "set_bit register Instruction_Set:comb_3\|mbed_data\[2\] register Servo_Driver:launcher\|pulse_length\[16\] 175.5 MHz 5.698 ns Internal " "Info: Clock \"set_bit\" has Internal fmax of 175.5 MHz between source register \"Instruction_Set:comb_3\|mbed_data\[2\]\" and destination register \"Servo_Driver:launcher\|pulse_length\[16\]\" (period= 5.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.630 ns + Longest register register " "Info: + Longest register to register delay is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction_Set:comb_3\|mbed_data\[2\] 1 REG LCFF_X38_Y16_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N9; Fanout = 8; REG Node = 'Instruction_Set:comb_3\|mbed_data\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Set:comb_3|mbed_data[2] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.544 ns) 1.857 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[10\]~7 2 COMB LCCOMB_X40_Y17_N28 2 " "Info: 2: + IC(1.313 ns) + CELL(0.544 ns) = 1.857 ns; Loc. = LCCOMB_X40_Y17_N28; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[10\]~7'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Instruction_Set:comb_3|mbed_data[2] Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7 } "NODE_NAME" } } { "multcore.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.517 ns) 3.542 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~7 3 COMB LCCOMB_X38_Y16_N18 2 " "Info: 3: + IC(1.168 ns) + CELL(0.517 ns) = 3.542 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~7'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.622 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~9 4 COMB LCCOMB_X38_Y16_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.622 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~9'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~7 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.702 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~11 5 COMB LCCOMB_X38_Y16_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.702 ns; Loc. = LCCOMB_X38_Y16_N22; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~11'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.782 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~13 6 COMB LCCOMB_X38_Y16_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.782 ns; Loc. = LCCOMB_X38_Y16_N24; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~13'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.240 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~14 7 COMB LCCOMB_X38_Y16_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 4.240 ns; Loc. = LCCOMB_X38_Y16_N26; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~14'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~13 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.517 ns) 5.996 ns Servo_Driver:launcher\|pulse_length\[14\]~36 8 COMB LCCOMB_X40_Y17_N22 2 " "Info: 8: + IC(1.239 ns) + CELL(0.517 ns) = 5.996 ns; Loc. = LCCOMB_X40_Y17_N22; Fanout = 2; COMB Node = 'Servo_Driver:launcher\|pulse_length\[14\]~36'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~14 Servo_Driver:launcher|pulse_length[14]~36 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.076 ns Servo_Driver:launcher\|pulse_length\[15\]~38 9 COMB LCCOMB_X40_Y17_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.076 ns; Loc. = LCCOMB_X40_Y17_N24; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|pulse_length\[15\]~38'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:launcher|pulse_length[14]~36 Servo_Driver:launcher|pulse_length[15]~38 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.534 ns Servo_Driver:launcher\|pulse_length\[16\]~39 10 COMB LCCOMB_X40_Y17_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 6.534 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|pulse_length\[16\]~39'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:launcher|pulse_length[15]~38 Servo_Driver:launcher|pulse_length[16]~39 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.630 ns Servo_Driver:launcher\|pulse_length\[16\] 11 REG LCFF_X40_Y17_N27 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 6.630 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'Servo_Driver:launcher\|pulse_length\[16\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:launcher|pulse_length[16]~39 Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 43.89 % ) " "Info: Total cell delay = 2.910 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.720 ns ( 56.11 % ) " "Info: Total interconnect delay = 3.720 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { Instruction_Set:comb_3|mbed_data[2] Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~7 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~13 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~14 Servo_Driver:launcher|pulse_length[14]~36 Servo_Driver:launcher|pulse_length[15]~38 Servo_Driver:launcher|pulse_length[16]~39 Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { Instruction_Set:comb_3|mbed_data[2] {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~7 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~13 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~14 {} Servo_Driver:launcher|pulse_length[14]~36 {} Servo_Driver:launcher|pulse_length[15]~38 {} Servo_Driver:launcher|pulse_length[16]~39 {} Servo_Driver:launcher|pulse_length[16] {} } { 0.000ns 1.313ns 1.168ns 0.000ns 0.000ns 0.000ns 0.000ns 1.239ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.544ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.020 ns - Smallest " "Info: - Smallest clock skew is 4.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 7.083 ns + Shortest register " "Info: + Shortest clock path from clock \"set_bit\" to destination register is 7.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.879 ns) 3.228 ns Instruction_Set:comb_3\|sample 2 REG LCFF_X38_Y15_N3 8 " "Info: 2: + IC(1.515 ns) + CELL(0.879 ns) = 3.228 ns; Loc. = LCFF_X38_Y15_N3; Fanout = 8; REG Node = 'Instruction_Set:comb_3\|sample'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { set_bit Instruction_Set:comb_3|sample } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.000 ns) 5.509 ns Instruction_Set:comb_3\|sample~clkctrl 3 COMB CLKCTRL_G13 14 " "Info: 3: + IC(2.281 ns) + CELL(0.000 ns) = 5.509 ns; Loc. = CLKCTRL_G13; Fanout = 14; COMB Node = 'Instruction_Set:comb_3\|sample~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 7.083 ns Servo_Driver:launcher\|pulse_length\[16\] 4 REG LCFF_X40_Y17_N27 2 " "Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 7.083 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'Servo_Driver:launcher\|pulse_length\[16\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 32.68 % ) " "Info: Total cell delay = 2.315 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.768 ns ( 67.32 % ) " "Info: Total interconnect delay = 4.768 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:launcher|pulse_length[16] {} } { 0.000ns 0.000ns 1.515ns 2.281ns 0.972ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 3.063 ns - Longest register " "Info: - Longest clock path from clock \"set_bit\" to source register is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.602 ns) 3.063 ns Instruction_Set:comb_3\|mbed_data\[2\] 2 REG LCFF_X38_Y16_N9 8 " "Info: 2: + IC(1.627 ns) + CELL(0.602 ns) = 3.063 ns; Loc. = LCFF_X38_Y16_N9; Fanout = 8; REG Node = 'Instruction_Set:comb_3\|mbed_data\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { set_bit Instruction_Set:comb_3|mbed_data[2] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 46.88 % ) " "Info: Total cell delay = 1.436 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 53.12 % ) " "Info: Total interconnect delay = 1.627 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { set_bit Instruction_Set:comb_3|mbed_data[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[2] {} } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:launcher|pulse_length[16] {} } { 0.000ns 0.000ns 1.515ns 2.281ns 0.972ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { set_bit Instruction_Set:comb_3|mbed_data[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[2] {} } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { Instruction_Set:comb_3|mbed_data[2] Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~7 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~13 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~14 Servo_Driver:launcher|pulse_length[14]~36 Servo_Driver:launcher|pulse_length[15]~38 Servo_Driver:launcher|pulse_length[16]~39 Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { Instruction_Set:comb_3|mbed_data[2] {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~7 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~13 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~14 {} Servo_Driver:launcher|pulse_length[14]~36 {} Servo_Driver:launcher|pulse_length[15]~38 {} Servo_Driver:launcher|pulse_length[16]~39 {} Servo_Driver:launcher|pulse_length[16] {} } { 0.000ns 1.313ns 1.168ns 0.000ns 0.000ns 0.000ns 0.000ns 1.239ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.544ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.096ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:launcher|pulse_length[16] {} } { 0.000ns 0.000ns 1.515ns 2.281ns 0.972ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { set_bit Instruction_Set:comb_3|mbed_data[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[2] {} } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "set_bit 74 " "Warning: Circuit may not operate. Detected 74 non-operational path(s) clocked by clock \"set_bit\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instruction_Set:comb_3\|mbed_data\[3\] Servo_Driver:launcher\|pulse_length\[6\] set_bit 2.741 ns " "Info: Found hold time violation between source  pin or register \"Instruction_Set:comb_3\|mbed_data\[3\]\" and destination pin or register \"Servo_Driver:launcher\|pulse_length\[6\]\" for clock \"set_bit\" (Hold time is 2.741 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.711 ns + Largest " "Info: + Largest clock skew is 3.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 7.083 ns + Longest register " "Info: + Longest clock path from clock \"set_bit\" to destination register is 7.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.879 ns) 3.228 ns Instruction_Set:comb_3\|sample 2 REG LCFF_X38_Y15_N3 8 " "Info: 2: + IC(1.515 ns) + CELL(0.879 ns) = 3.228 ns; Loc. = LCFF_X38_Y15_N3; Fanout = 8; REG Node = 'Instruction_Set:comb_3\|sample'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { set_bit Instruction_Set:comb_3|sample } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.000 ns) 5.509 ns Instruction_Set:comb_3\|sample~clkctrl 3 COMB CLKCTRL_G13 14 " "Info: 3: + IC(2.281 ns) + CELL(0.000 ns) = 5.509 ns; Loc. = CLKCTRL_G13; Fanout = 14; COMB Node = 'Instruction_Set:comb_3\|sample~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 7.083 ns Servo_Driver:launcher\|pulse_length\[6\] 4 REG LCFF_X40_Y17_N7 2 " "Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 7.083 ns; Loc. = LCFF_X40_Y17_N7; Fanout = 2; REG Node = 'Servo_Driver:launcher\|pulse_length\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 32.68 % ) " "Info: Total cell delay = 2.315 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.768 ns ( 67.32 % ) " "Info: Total interconnect delay = 4.768 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:launcher|pulse_length[6] {} } { 0.000ns 0.000ns 1.515ns 2.281ns 0.972ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 3.372 ns - Shortest register " "Info: - Shortest clock path from clock \"set_bit\" to source register is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.602 ns) 3.372 ns Instruction_Set:comb_3\|mbed_data\[3\] 2 REG LCFF_X40_Y17_N29 7 " "Info: 2: + IC(1.936 ns) + CELL(0.602 ns) = 3.372 ns; Loc. = LCFF_X40_Y17_N29; Fanout = 7; REG Node = 'Instruction_Set:comb_3\|mbed_data\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 42.59 % ) " "Info: Total cell delay = 1.436 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 57.41 % ) " "Info: Total interconnect delay = 1.936 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:launcher|pulse_length[6] {} } { 0.000ns 0.000ns 1.515ns 2.281ns 0.972ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.979 ns - Shortest register register " "Info: - Shortest register to register delay is 0.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction_Set:comb_3\|mbed_data\[3\] 1 REG LCFF_X40_Y17_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y17_N29; Fanout = 7; REG Node = 'Instruction_Set:comb_3\|mbed_data\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.521 ns) 0.883 ns Servo_Driver:launcher\|pulse_length\[6\]~19 2 COMB LCCOMB_X40_Y17_N6 1 " "Info: 2: + IC(0.362 ns) + CELL(0.521 ns) = 0.883 ns; Loc. = LCCOMB_X40_Y17_N6; Fanout = 1; COMB Node = 'Servo_Driver:launcher\|pulse_length\[6\]~19'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { Instruction_Set:comb_3|mbed_data[3] Servo_Driver:launcher|pulse_length[6]~19 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.979 ns Servo_Driver:launcher\|pulse_length\[6\] 3 REG LCFF_X40_Y17_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.979 ns; Loc. = LCFF_X40_Y17_N7; Fanout = 2; REG Node = 'Servo_Driver:launcher\|pulse_length\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:launcher|pulse_length[6]~19 Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 63.02 % ) " "Info: Total cell delay = 0.617 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.362 ns ( 36.98 % ) " "Info: Total interconnect delay = 0.362 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Instruction_Set:comb_3|mbed_data[3] Servo_Driver:launcher|pulse_length[6]~19 Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.979 ns" { Instruction_Set:comb_3|mbed_data[3] {} Servo_Driver:launcher|pulse_length[6]~19 {} Servo_Driver:launcher|pulse_length[6] {} } { 0.000ns 0.362ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:launcher|pulse_length[6] {} } { 0.000ns 0.000ns 1.515ns 2.281ns 0.972ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.834ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Instruction_Set:comb_3|mbed_data[3] Servo_Driver:launcher|pulse_length[6]~19 Servo_Driver:launcher|pulse_length[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.979 ns" { Instruction_Set:comb_3|mbed_data[3] {} Servo_Driver:launcher|pulse_length[6]~19 {} Servo_Driver:launcher|pulse_length[6] {} } { 0.000ns 0.362ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Instruction_Set:comb_3\|pulse_count\[2\] reset set_bit 5.883 ns register " "Info: tsu for register \"Instruction_Set:comb_3\|pulse_count\[2\]\" (data pin = \"reset\", clock pin = \"set_bit\") is 5.883 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.676 ns + Longest pin register " "Info: + Longest pin to register delay is 8.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns reset 1 PIN PIN_J18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J18; Fanout = 7; PIN Node = 'reset'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.667 ns) + CELL(0.545 ns) 7.056 ns Instruction_Set:comb_3\|pulse_count\[3\]~1 2 COMB LCCOMB_X42_Y19_N30 4 " "Info: 2: + IC(5.667 ns) + CELL(0.545 ns) = 7.056 ns; Loc. = LCCOMB_X42_Y19_N30; Fanout = 4; COMB Node = 'Instruction_Set:comb_3\|pulse_count\[3\]~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { reset Instruction_Set:comb_3|pulse_count[3]~1 } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.758 ns) 8.676 ns Instruction_Set:comb_3\|pulse_count\[2\] 3 REG LCFF_X43_Y15_N21 3 " "Info: 3: + IC(0.862 ns) + CELL(0.758 ns) = 8.676 ns; Loc. = LCFF_X43_Y15_N21; Fanout = 3; REG Node = 'Instruction_Set:comb_3\|pulse_count\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { Instruction_Set:comb_3|pulse_count[3]~1 Instruction_Set:comb_3|pulse_count[2] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 24.75 % ) " "Info: Total cell delay = 2.147 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.529 ns ( 75.25 % ) " "Info: Total interconnect delay = 6.529 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.676 ns" { reset Instruction_Set:comb_3|pulse_count[3]~1 Instruction_Set:comb_3|pulse_count[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.676 ns" { reset {} reset~combout {} Instruction_Set:comb_3|pulse_count[3]~1 {} Instruction_Set:comb_3|pulse_count[2] {} } { 0.000ns 0.000ns 5.667ns 0.862ns } { 0.000ns 0.844ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 2.755 ns - Shortest register " "Info: - Shortest clock path from clock \"set_bit\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.602 ns) 2.755 ns Instruction_Set:comb_3\|pulse_count\[2\] 2 REG LCFF_X43_Y15_N21 3 " "Info: 2: + IC(1.319 ns) + CELL(0.602 ns) = 2.755 ns; Loc. = LCFF_X43_Y15_N21; Fanout = 3; REG Node = 'Instruction_Set:comb_3\|pulse_count\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { set_bit Instruction_Set:comb_3|pulse_count[2] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 52.12 % ) " "Info: Total cell delay = 1.436 ns ( 52.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 47.88 % ) " "Info: Total interconnect delay = 1.319 ns ( 47.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { set_bit Instruction_Set:comb_3|pulse_count[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|pulse_count[2] {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.676 ns" { reset Instruction_Set:comb_3|pulse_count[3]~1 Instruction_Set:comb_3|pulse_count[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.676 ns" { reset {} reset~combout {} Instruction_Set:comb_3|pulse_count[3]~1 {} Instruction_Set:comb_3|pulse_count[2] {} } { 0.000ns 0.000ns 5.667ns 0.862ns } { 0.000ns 0.844ns 0.545ns 0.758ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { set_bit Instruction_Set:comb_3|pulse_count[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|pulse_count[2] {} } { 0.000ns 0.000ns 1.319ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "set_bit mbed_data\[7\] Instruction_Set:comb_3\|mbed_data\[7\] 9.809 ns register " "Info: tco from clock \"set_bit\" to destination pin \"mbed_data\[7\]\" through register \"Instruction_Set:comb_3\|mbed_data\[7\]\" is 9.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 3.785 ns + Longest register " "Info: + Longest clock path from clock \"set_bit\" to source register is 3.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.602 ns) 3.785 ns Instruction_Set:comb_3\|mbed_data\[7\] 2 REG LCFF_X38_Y15_N1 7 " "Info: 2: + IC(2.349 ns) + CELL(0.602 ns) = 3.785 ns; Loc. = LCFF_X38_Y15_N1; Fanout = 7; REG Node = 'Instruction_Set:comb_3\|mbed_data\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { set_bit Instruction_Set:comb_3|mbed_data[7] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 37.94 % ) " "Info: Total cell delay = 1.436 ns ( 37.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 62.06 % ) " "Info: Total interconnect delay = 2.349 ns ( 62.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { set_bit Instruction_Set:comb_3|mbed_data[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[7] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.747 ns + Longest register pin " "Info: + Longest register to pin delay is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction_Set:comb_3\|mbed_data\[7\] 1 REG LCFF_X38_Y15_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N1; Fanout = 7; REG Node = 'Instruction_Set:comb_3\|mbed_data\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Set:comb_3|mbed_data[7] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(2.995 ns) 5.747 ns mbed_data\[7\] 2 PIN PIN_U18 0 " "Info: 2: + IC(2.752 ns) + CELL(2.995 ns) = 5.747 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'mbed_data\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { Instruction_Set:comb_3|mbed_data[7] mbed_data[7] } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.995 ns ( 52.11 % ) " "Info: Total cell delay = 2.995 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.752 ns ( 47.89 % ) " "Info: Total interconnect delay = 2.752 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { Instruction_Set:comb_3|mbed_data[7] mbed_data[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { Instruction_Set:comb_3|mbed_data[7] {} mbed_data[7] {} } { 0.000ns 2.752ns } { 0.000ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { set_bit Instruction_Set:comb_3|mbed_data[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[7] {} } { 0.000ns 0.000ns 2.349ns } { 0.000ns 0.834ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { Instruction_Set:comb_3|mbed_data[7] mbed_data[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { Instruction_Set:comb_3|mbed_data[7] {} mbed_data[7] {} } { 0.000ns 2.752ns } { 0.000ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Instruction_Set:comb_3\|mbed_data\[0\] input_bit set_bit -3.590 ns register " "Info: th for register \"Instruction_Set:comb_3\|mbed_data\[0\]\" (data pin = \"input_bit\", clock pin = \"set_bit\") is -3.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 3.063 ns + Longest register " "Info: + Longest clock path from clock \"set_bit\" to destination register is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.602 ns) 3.063 ns Instruction_Set:comb_3\|mbed_data\[0\] 2 REG LCFF_X38_Y16_N3 11 " "Info: 2: + IC(1.627 ns) + CELL(0.602 ns) = 3.063 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 11; REG Node = 'Instruction_Set:comb_3\|mbed_data\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { set_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 46.88 % ) " "Info: Total cell delay = 1.436 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 53.12 % ) " "Info: Total interconnect delay = 1.627 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { set_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.939 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns input_bit 1 PIN PIN_L18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L18; Fanout = 1; PIN Node = 'input_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.692 ns) + CELL(0.413 ns) 6.939 ns Instruction_Set:comb_3\|mbed_data\[0\] 2 REG LCFF_X38_Y16_N3 11 " "Info: 2: + IC(5.692 ns) + CELL(0.413 ns) = 6.939 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 11; REG Node = 'Instruction_Set:comb_3\|mbed_data\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.105 ns" { input_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 17.97 % ) " "Info: Total cell delay = 1.247 ns ( 17.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.692 ns ( 82.03 % ) " "Info: Total interconnect delay = 5.692 ns ( 82.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { input_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { input_bit {} input_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 5.692ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { set_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 1.627ns } { 0.000ns 0.834ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { input_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { input_bit {} input_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 5.692ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 17 22:52:59 2019 " "Info: Processing ended: Sun Feb 17 22:52:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
