<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\gr_picorv32_soc\gowin_ip\bootram_2kx8_0\bootram_2kx8_0.v<br>
Q:\gr_picorv32_soc\gowin_ip\bootram_2kx8_1\bootram_2kx8_1.v<br>
Q:\gr_picorv32_soc\gowin_ip\bootram_2kx8_2\bootram_2kx8_2.v<br>
Q:\gr_picorv32_soc\gowin_ip\bootram_2kx8_3\bootram_2kx8_3.v<br>
Q:\gr_picorv32_soc\gowin_ip\gowin_clkdiv\gowin_clkdiv.v<br>
Q:\gr_picorv32_soc\gowin_ip\gowin_rpll\gowin_rpll.v<br>
Q:\gr_picorv32_soc\gowin_ip\sram_2kx8\sram_2kx8.v<br>
Q:\gr_picorv32_soc\hw\core\picorv32.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_defines.vh<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_enc.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_hdmi_top.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_openldi.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_tcard.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_term.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_tmds.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_utils.v<br>
Q:\gr_picorv32_soc\hw\hdmi\svo_vdma.v<br>
Q:\gr_picorv32_soc\hw\memories\picomemory.v<br>
Q:\gr_picorv32_soc\hw\peripherals\PicoCounter.sv<br>
Q:\gr_picorv32_soc\hw\peripherals\PicoGPIO.sv<br>
Q:\gr_picorv32_soc\hw\peripherals\PicoMux_4_1.sv<br>
Q:\gr_picorv32_soc\hw\peripherals\PicoResetSync.sv<br>
Q:\gr_picorv32_soc\hw\peripherals\PicoSPI_Flash.sv<br>
Q:\gr_picorv32_soc\hw\peripherals\PicoUART.sv<br>
Q:\gr_picorv32_soc\hw\picorv32_soc.v<br>
Q:\gr_picorv32_soc\hw\picorv32_soc_top.sv<br>
Q:\gr_picorv32_soc\hw\simpleuart.v<br>
Q:\gr_picorv32_soc\hw\spimemio_puya.v<br>
Q:\gr_picorv32_soc\hw\led_mux\led_mux.sv<br>
Q:\gr_picorv32_soc\hw\led_mux\PicoLedMux.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 04 00:44:40 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>picorv32_soc_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 201.828MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.362s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.191s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.589s, Peak memory usage = 201.828MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.181s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 201.828MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.828s, Elapsed time = 0h 0m 0.84s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.15s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.13s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 20s, Elapsed time = 0h 0m 20s, Peak memory usage = 201.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.487s, Peak memory usage = 201.828MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.457s, Peak memory usage = 201.828MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 24s, Elapsed time = 0h 0m 24s, Peak memory usage = 201.828MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1918</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>246</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>776</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>257</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>463</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>128</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3478</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>327</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>921</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2230</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>667</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>667</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4259(3496 LUT, 667 ALU, 16 RAM16) / 8640</td>
<td>50%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1918 / 6693</td>
<td>29%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1918 / 6693</td>
<td>29%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 26</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>i4/u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.2</td>
<td>0.000</td>
<td>19.841</td>
<td>i4/u_pll/rpll_inst/CLKOUT</td>
<td>i4/u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.2(MHz)</td>
<td>41.9(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n404_s5/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>i4/u_hdmi/svo_tmds_0/n404_s5/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s2/I1</td>
</tr>
<tr>
<td>5.922</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s12/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s12/F</td>
</tr>
<tr>
<td>9.720</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s10/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>11.299</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n147_s18/I0</td>
</tr>
<tr>
<td>12.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n147_s18/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>13.856</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>13.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>14.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>14.899</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>15.857</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>16.900</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n378_s6/I1</td>
</tr>
<tr>
<td>17.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>18.479</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s6/I3</td>
</tr>
<tr>
<td>19.105</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s6/F</td>
</tr>
<tr>
<td>19.585</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s4/I0</td>
</tr>
<tr>
<td>20.617</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s1/I1</td>
</tr>
<tr>
<td>22.196</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>22.676</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>23.708</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>24.188</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.323, 65.311%; route: 7.680, 32.735%; tC2Q: 0.458, 1.954%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_5_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_5_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s10/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s10/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s7/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s0/I1</td>
</tr>
<tr>
<td>7.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>i4/u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>7.914</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n175_s16/I2</td>
</tr>
<tr>
<td>8.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>9.216</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n175_s14/I1</td>
</tr>
<tr>
<td>10.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>i4/u_hdmi/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>10.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n174_s18/I3</td>
</tr>
<tr>
<td>11.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>11.901</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>13.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>13.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>14.525</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n325_s/COUT</td>
</tr>
<tr>
<td>14.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_2/n324_s/CIN</td>
</tr>
<tr>
<td>15.088</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n324_s/SUM</td>
</tr>
<tr>
<td>15.568</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_2/n324_s0/I0</td>
</tr>
<tr>
<td>16.551</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>17.031</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>18.543</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s5/I3</td>
</tr>
<tr>
<td>19.169</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s5/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s3/I0</td>
</tr>
<tr>
<td>20.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s3/F</td>
</tr>
<tr>
<td>21.161</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s1/I0</td>
</tr>
<tr>
<td>22.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>22.673</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>23.705</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>24.185</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.320, 65.307%; route: 7.680, 32.739%; tC2Q: 0.458, 1.954%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_13_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_13_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s10/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s10/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s0/I1</td>
</tr>
<tr>
<td>7.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>i4/u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>7.914</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>8.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>9.216</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>10.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>i4/u_hdmi/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>10.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n174_s18/I3</td>
</tr>
<tr>
<td>11.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_1/n174_s18/F</td>
</tr>
<tr>
<td>11.901</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n174_s15/I1</td>
</tr>
<tr>
<td>13.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/u_hdmi/svo_tmds_1/n174_s15/F</td>
</tr>
<tr>
<td>13.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_1/n325_s/I1</td>
</tr>
<tr>
<td>14.525</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n325_s/COUT</td>
</tr>
<tr>
<td>14.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_1/n324_s/CIN</td>
</tr>
<tr>
<td>15.088</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n324_s/SUM</td>
</tr>
<tr>
<td>15.568</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_1/n324_s0/I0</td>
</tr>
<tr>
<td>16.551</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>17.031</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n378_s5/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_1/n378_s5/F</td>
</tr>
<tr>
<td>18.543</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s5/I3</td>
</tr>
<tr>
<td>19.169</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s3/I0</td>
</tr>
<tr>
<td>20.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s3/F</td>
</tr>
<tr>
<td>21.161</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s1/I0</td>
</tr>
<tr>
<td>22.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>22.673</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>23.705</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>24.185</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.320, 65.307%; route: 7.680, 32.739%; tC2Q: 0.458, 1.954%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n404_s5/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>i4/u_hdmi/svo_tmds_0/n404_s5/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s2/I1</td>
</tr>
<tr>
<td>5.922</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s12/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s12/F</td>
</tr>
<tr>
<td>9.720</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s10/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>11.299</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n147_s18/I0</td>
</tr>
<tr>
<td>12.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n147_s18/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>13.856</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>13.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>14.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>14.899</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>15.857</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>16.900</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n378_s6/I1</td>
</tr>
<tr>
<td>17.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>18.479</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n380_s4/I1</td>
</tr>
<tr>
<td>19.578</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>20.058</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n380_s1/I1</td>
</tr>
<tr>
<td>21.157</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>21.637</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>22.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>23.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.764, 65.845%; route: 7.200, 32.111%; tC2Q: 0.458, 2.044%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>i4/u_hdmi/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n404_s5/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>i4/u_hdmi/svo_tmds_0/n404_s5/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s2/I1</td>
</tr>
<tr>
<td>5.922</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.508</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>i4/u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s12/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s12/F</td>
</tr>
<tr>
<td>9.720</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s10/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>11.299</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n147_s18/I0</td>
</tr>
<tr>
<td>12.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n147_s18/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>13.856</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>13.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>14.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>14.899</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>15.857</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/u_hdmi/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>16.900</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n378_s6/I1</td>
</tr>
<tr>
<td>17.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>i4/u_hdmi/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>18.479</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n379_s4/I1</td>
</tr>
<tr>
<td>19.578</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n379_s4/F</td>
</tr>
<tr>
<td>20.058</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n379_s1/I1</td>
</tr>
<tr>
<td>21.157</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>21.637</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>22.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>23.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1953</td>
<td>i4/u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_hdmi/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.764, 65.845%; route: 7.200, 32.111%; tC2Q: 0.458, 2.044%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
