

================================================================
== Vitis HLS Report for 'mm2s_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Wed Dec  3 14:35:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mm2s
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      57|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      66|    -|
|Register         |        -|     -|       36|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       36|     123|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_123_p2                |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_133_p2               |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  57|          68|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   2|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   2|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |  29|          2|   31|         62|
    |gmem_blk_n_R                      |   2|          2|    1|          2|
    |i_fu_70                           |  29|          2|   31|         62|
    |s_TDATA_blk_n                     |   2|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  66|         12|   66|        132|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_70                           |  31|   0|   31|          0|
    |icmp_ln29_reg_162                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  36|   0|   36|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mm2s_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mm2s_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mm2s_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mm2s_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mm2s_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mm2s_Pipeline_VITIS_LOOP_29_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|s_TREADY             |   in|    1|        axis|                     s_V_data_V|       pointer|
|s_TDATA              |  out|   32|        axis|                     s_V_data_V|       pointer|
|sext_ln29            |   in|   62|     ap_none|                      sext_ln29|        scalar|
|size                 |   in|   32|     ap_none|                           size|        scalar|
|s_TVALID             |  out|    1|        axis|                     s_V_last_V|       pointer|
|s_TLAST              |  out|    1|        axis|                     s_V_last_V|       pointer|
|s_TKEEP              |  out|    4|        axis|                     s_V_keep_V|       pointer|
|s_TSTRB              |  out|    4|        axis|                     s_V_strb_V|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

