Analysis & Synthesis report for WSYCPU
Fri Jul 06 13:51:17 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for CM:inst10|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_1901:auto_generated
 14. Source assignments for Memory:inst5|LPM_RAM_DQ:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated
 15. Source assignments for Memory:inst5|LPM_RAM_DQ:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated
 16. Parameter Settings for User Entity Instance: CM:inst10|LPM_ROM:inst
 17. Parameter Settings for User Entity Instance: Memory:inst5|LPM_RAM_DQ:inst8
 18. Parameter Settings for User Entity Instance: Memory:inst5|LPM_RAM_DQ:inst7
 19. Parameter Settings for User Entity Instance: PC:inst4|PC_conter:inst|74161:inst
 20. Parameter Settings for User Entity Instance: PC:inst4|PC_conter:inst|74161:inst1
 21. Parameter Settings for User Entity Instance: uPC:inst9|74161:inst
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 06 13:51:17 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; WSYCPU                                      ;
; Top-level Entity Name              ; CPUU                                        ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 280                                         ;
;     Total combinational functions  ; 205                                         ;
;     Dedicated logic registers      ; 106                                         ;
; Total registers                    ; 106                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 248                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40U484C8       ;                    ;
; Top-level entity name                                                      ; CPUU               ; WSYCPU             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; CPUU.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/CPUU.bdf                                  ;         ;
; _Memory/Memory_tri.bdf           ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_Memory/Memory_tri.bdf                    ;         ;
; _Memory/Memory_MDR_tri.bdf       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_Memory/Memory_MDR_tri.bdf                ;         ;
; _Memory/Memory_MDR.bdf           ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_Memory/Memory_MDR.bdf                    ;         ;
; _Memory/Memory_MAR.bdf           ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_Memory/Memory_MAR.bdf                    ;         ;
; _Memory/Memory.bdf               ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_Memory/Memory.bdf                        ;         ;
; _IR/IR.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_IR/IR.bdf                                ;         ;
; _CU/CU.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_CU/CU.bdf                                ;         ;
; _CM/CM.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_CM/CM.bdf                                ;         ;
; _ALU/ALU.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_ALU/ALU.bdf                              ;         ;
; _ALU/ALU_tri.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_ALU/ALU_tri.bdf                          ;         ;
; _ALU/ALU_RB.bdf                  ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_ALU/ALU_RB.bdf                           ;         ;
; _ALU/ALU_RA.bdf                  ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_ALU/ALU_RA.bdf                           ;         ;
; _ALU/ALU_unit.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_ALU/ALU_unit.bdf                         ;         ;
; _RBL/RBL_tri.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_RBL/RBL_tri.bdf                          ;         ;
; _RBL/RBL_latch.bdf               ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_RBL/RBL_latch.bdf                        ;         ;
; _RBL/RBL.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_RBL/RBL.bdf                              ;         ;
; _PC/PC_tri.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_PC/PC_tri.bdf                            ;         ;
; _PC/PC_conter.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_PC/PC_conter.bdf                         ;         ;
; _PC/PC.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_PC/PC.bdf                                ;         ;
; _uPC/uPC.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_uPC/uPC.bdf                              ;         ;
; _uIR/uIR.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_uIR/uIR.bdf                              ;         ;
; _timer/timer.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_timer/timer.bdf                          ;         ;
; _REG1/REG1.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/syyx2/Desktop/WSYCPU/_REG1/REG1.bdf                            ;         ;
; 74273.bdf                        ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/74273.bdf           ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/lpm_rom.tdf           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altrom.tdf            ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1901.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/syyx2/Desktop/WSYCPU/db/altsyncram_1901.tdf                    ;         ;
; _cm/cm.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/syyx2/Desktop/WSYCPU/_cm/cm.mif                                ;         ;
; 74670.bdf                        ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/74670.bdf           ;         ;
; 74244.bdf                        ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/74244.bdf           ;         ;
; 74181.bdf                        ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/74181.bdf           ;         ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf        ;         ;
; altram.tdf                       ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/altram.tdf            ;         ;
; db/altsyncram_tba1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/syyx2/Desktop/WSYCPU/db/altsyncram_tba1.tdf                    ;         ;
; db/altsyncram_gja1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/syyx2/Desktop/WSYCPU/db/altsyncram_gja1.tdf                    ;         ;
; _memory/mem_odd.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/syyx2/Desktop/WSYCPU/_memory/mem_odd.mif                       ;         ;
; 74161.tdf                        ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/74161.tdf           ;         ;
; aglobal.inc                      ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/megafunctions/aglobal.inc           ;         ;
; f74161.bdf                       ; yes             ; Megafunction                           ; d:/quartus ii13.0/quartus/libraries/others/maxplus2/f74161.bdf          ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 280               ;
;                                             ;                   ;
; Total combinational functions               ; 205               ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 101               ;
;     -- 3 input functions                    ; 74                ;
;     -- <=2 input functions                  ; 30                ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 205               ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 106               ;
;     -- Dedicated logic registers            ; 106               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 71                ;
; Total memory bits                           ; 248               ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; CU:inst12|inst9~0 ;
; Maximum fan-out                             ; 32                ;
; Total fan-out                               ; 1202              ;
; Average fan-out                             ; 2.42              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |CPUU                                           ; 205 (1)           ; 106 (0)      ; 248         ; 0            ; 0       ; 0         ; 71   ; 0            ; |CPUU                                                                                               ;              ;
;    |ALU:inst2|                                  ; 118 (0)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2                                                                                     ;              ;
;       |ALU_RA:inst|                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_RA:inst                                                                         ;              ;
;          |74273:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_RA:inst|74273:inst1                                                             ;              ;
;          |74273:inst|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_RA:inst|74273:inst                                                              ;              ;
;       |ALU_RB:inst2|                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_RB:inst2                                                                        ;              ;
;          |74273:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_RB:inst2|74273:inst1                                                            ;              ;
;          |74273:inst|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_RB:inst2|74273:inst                                                             ;              ;
;       |ALU_tri:inst4|                           ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_tri:inst4                                                                       ;              ;
;          |74244:inst1|                          ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_tri:inst4|74244:inst1                                                           ;              ;
;          |74244:inst|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_tri:inst4|74244:inst                                                            ;              ;
;       |ALU_unit:inst3|                          ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_unit:inst3                                                                      ;              ;
;          |74181:inst1|                          ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_unit:inst3|74181:inst1                                                          ;              ;
;          |74181:inst2|                          ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_unit:inst3|74181:inst2                                                          ;              ;
;          |74181:inst3|                          ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_unit:inst3|74181:inst3                                                          ;              ;
;          |74181:inst|                           ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|ALU:inst2|ALU_unit:inst3|74181:inst                                                           ;              ;
;    |CM:inst10|                                  ; 0 (0)             ; 0 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|CM:inst10                                                                                     ;              ;
;       |lpm_rom:inst|                            ; 0 (0)             ; 0 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|CM:inst10|lpm_rom:inst                                                                        ;              ;
;          |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|CM:inst10|lpm_rom:inst|altrom:srom                                                            ;              ;
;             |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|CM:inst10|lpm_rom:inst|altrom:srom|altsyncram:rom_block                                       ;              ;
;                |altsyncram_1901:auto_generated| ; 0 (0)             ; 0 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|CM:inst10|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_1901:auto_generated        ;              ;
;    |CU:inst12|                                  ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|CU:inst12                                                                                     ;              ;
;    |Memory:inst5|                               ; 1 (0)             ; 16 (0)       ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5                                                                                  ;              ;
;       |Memory_MDR:inst1|                        ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|Memory_MDR:inst1                                                                 ;              ;
;          |74273:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|Memory_MDR:inst1|74273:inst1                                                     ;              ;
;          |74273:inst|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|Memory_MDR:inst1|74273:inst                                                      ;              ;
;       |Memory_MDR_tri:inst2|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|Memory_MDR_tri:inst2                                                             ;              ;
;          |74244:inst|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|Memory_MDR_tri:inst2|74244:inst                                                  ;              ;
;       |lpm_ram_dq:inst7|                        ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|lpm_ram_dq:inst7                                                                 ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|lpm_ram_dq:inst7|altram:sram                                                     ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block                                ;              ;
;                |altsyncram_gja1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated ;              ;
;    |RBL:inst3|                                  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|RBL:inst3                                                                                     ;              ;
;       |RBL_latch:inst|                          ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|RBL:inst3|RBL_latch:inst                                                                      ;              ;
;          |74273:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|RBL:inst3|RBL_latch:inst|74273:inst1                                                          ;              ;
;          |74273:inst|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|RBL:inst3|RBL_latch:inst|74273:inst                                                           ;              ;
;    |REG1:inst|                                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|REG1:inst                                                                                     ;              ;
;       |74670:10|                                ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|REG1:inst|74670:10                                                                            ;              ;
;       |74670:9|                                 ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|REG1:inst|74670:9                                                                             ;              ;
;    |timer:inst13|                               ; 12 (12)           ; 12 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|timer:inst13                                                                                  ;              ;
;       |74273:125|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|timer:inst13|74273:125                                                                        ;              ;
;    |uIR:inst11|                                 ; 0 (0)             ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uIR:inst11                                                                                    ;              ;
;       |74273:inst6|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uIR:inst11|74273:inst6                                                                        ;              ;
;       |74273:inst7|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uIR:inst11|74273:inst7                                                                        ;              ;
;       |74273:inst8|                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uIR:inst11|74273:inst8                                                                        ;              ;
;       |74273:inst|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uIR:inst11|74273:inst                                                                         ;              ;
;    |uPC:inst9|                                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uPC:inst9                                                                                     ;              ;
;       |74161:inst|                              ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uPC:inst9|74161:inst                                                                          ;              ;
;          |f74161:sub|                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUU|uPC:inst9|74161:inst|f74161:sub                                                               ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; CM:inst10|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_1901:auto_generated|ALTSYNCRAM        ; AUTO ; ROM         ; 2048         ; 27           ; --           ; --           ; 55296 ; _CM/CM.mif          ;
; Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 16           ; --           ; --           ; 2048  ; _Memory/Mem_odd.mif ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; REG1:inst|74670:10|95                              ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:10|56                              ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:10|51                              ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:10|5                               ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:9|95                               ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:9|56                               ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:9|51                               ; CU:inst12|inst10    ; yes                    ;
; REG1:inst|74670:9|5                                ; CU:inst12|inst10    ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|110 ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|99  ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|87  ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|9   ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|110  ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|99   ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|87   ; Stuck at GND due to stuck port clock   ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|9    ; Stuck at GND due to stuck port clock   ;
; Memory:inst5|Memory_MAR:inst|74273:inst|19         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|18         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|17         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|16         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|15         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|14         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|13         ; Stuck at GND due to stuck port data_in ;
; Memory:inst5|Memory_MAR:inst|74273:inst|12         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 16             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+----------------------------------------------------+-------------------------+--------------------------------------------+
; Register name                                      ; Reason for Removal      ; Registers Removed due to This Register     ;
+----------------------------------------------------+-------------------------+--------------------------------------------+
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|110 ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|12 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|99  ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|13 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|87  ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|14 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst1|f74161:sub|9   ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|15 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|110  ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|16 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|99   ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|17 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|87   ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|18 ;
;                                                    ; due to stuck port clock ;                                            ;
; PC:inst4|PC_conter:inst|74161:inst|f74161:sub|9    ; Stuck at GND            ; Memory:inst5|Memory_MAR:inst|74273:inst|19 ;
;                                                    ; due to stuck port clock ;                                            ;
+----------------------------------------------------+-------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 106   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CM:inst10|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_1901:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst5|LPM_RAM_DQ:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst5|LPM_RAM_DQ:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CM:inst10|LPM_ROM:inst ;
+------------------------+--------------+-----------------------------+
; Parameter Name         ; Value        ; Type                        ;
+------------------------+--------------+-----------------------------+
; LPM_WIDTH              ; 27           ; Untyped                     ;
; LPM_WIDTHAD            ; 11           ; Untyped                     ;
; LPM_NUMWORDS           ; 2048         ; Untyped                     ;
; LPM_ADDRESS_CONTROL    ; UNREGISTERED ; Untyped                     ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                     ;
; LPM_FILE               ; _CM/CM.mif   ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE              ;
+------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst5|LPM_RAM_DQ:inst8 ;
+------------------------+------------------+--------------------------------+
; Parameter Name         ; Value            ; Type                           ;
+------------------------+------------------+--------------------------------+
; LPM_WIDTH              ; 16               ; Untyped                        ;
; LPM_WIDTHAD            ; 7                ; Untyped                        ;
; LPM_NUMWORDS           ; 128              ; Untyped                        ;
; LPM_INDATA             ; REGISTERED       ; Untyped                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED       ; Untyped                        ;
; LPM_OUTDATA            ; REGISTERED       ; Untyped                        ;
; LPM_FILE               ; _Memory/Mem_even ; Untyped                        ;
; USE_EAB                ; ON               ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone III      ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING          ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON               ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF              ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON               ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF              ; IGNORE_CASCADE                 ;
+------------------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst5|LPM_RAM_DQ:inst7 ;
+------------------------+---------------------+-----------------------------+
; Parameter Name         ; Value               ; Type                        ;
+------------------------+---------------------+-----------------------------+
; LPM_WIDTH              ; 16                  ; Untyped                     ;
; LPM_WIDTHAD            ; 7                   ; Untyped                     ;
; LPM_NUMWORDS           ; 128                 ; Untyped                     ;
; LPM_INDATA             ; REGISTERED          ; Untyped                     ;
; LPM_ADDRESS_CONTROL    ; REGISTERED          ; Untyped                     ;
; LPM_OUTDATA            ; REGISTERED          ; Untyped                     ;
; LPM_FILE               ; _Memory/Mem_odd.mif ; Untyped                     ;
; USE_EAB                ; ON                  ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone III         ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING             ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON                  ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF                 ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON                  ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF                 ; IGNORE_CASCADE              ;
+------------------------+---------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst4|PC_conter:inst|74161:inst ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst4|PC_conter:inst|74161:inst1 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uPC:inst9|74161:inst ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; DEVICE_FAMILY          ; Cyclone III ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Jul 06 13:51:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WSYCPU -c WSYCPU
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cpuu.bdf
    Info (12023): Found entity 1: CPUU
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory_tri.bdf
    Info (12023): Found entity 1: Memory_tri
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory_mux.bdf
    Info (12023): Found entity 1: Memory_MUX
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory_mdr_tri.bdf
    Info (12023): Found entity 1: Memory_MDR_tri
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory_mdr.bdf
    Info (12023): Found entity 1: Memory_MDR
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory_mar_tri.bdf
    Info (12023): Found entity 1: Memory_MAR_tri
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory_mar.bdf
    Info (12023): Found entity 1: Memory_MAR
Info (12021): Found 1 design units, including 1 entities, in source file _memory/memory.bdf
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file _ir/ir.bdf
    Info (12023): Found entity 1: IR
Info (12021): Found 1 design units, including 1 entities, in source file _cu/cu.bdf
    Info (12023): Found entity 1: CU
Info (12021): Found 1 design units, including 1 entities, in source file _cm/cm.bdf
    Info (12023): Found entity 1: CM
Info (12021): Found 1 design units, including 1 entities, in source file _alu/alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file _alu/alu_tri.bdf
    Info (12023): Found entity 1: ALU_tri
Info (12021): Found 1 design units, including 1 entities, in source file _alu/alu_rb.bdf
    Info (12023): Found entity 1: ALU_RB
Info (12021): Found 1 design units, including 1 entities, in source file _alu/alu_ra.bdf
    Info (12023): Found entity 1: ALU_RA
Info (12021): Found 1 design units, including 1 entities, in source file _alu/alu_unit.bdf
    Info (12023): Found entity 1: ALU_unit
Info (12021): Found 1 design units, including 1 entities, in source file _rbl/rbl_tri.bdf
    Info (12023): Found entity 1: RBL_tri
Info (12021): Found 1 design units, including 1 entities, in source file _rbl/rbl_latch.bdf
    Info (12023): Found entity 1: RBL_latch
Info (12021): Found 1 design units, including 1 entities, in source file _rbl/rbl.bdf
    Info (12023): Found entity 1: RBL
Info (12021): Found 1 design units, including 1 entities, in source file _pc/pc_tri.bdf
    Info (12023): Found entity 1: PC_tri
Info (12021): Found 1 design units, including 1 entities, in source file _pc/pc_conter.bdf
    Info (12023): Found entity 1: PC_conter
Info (12021): Found 1 design units, including 1 entities, in source file _pc/pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file _rbl1/rbl1.bdf
    Info (12023): Found entity 1: RBL1
Info (12021): Found 1 design units, including 1 entities, in source file _upc/upc.bdf
    Info (12023): Found entity 1: uPC
Info (12021): Found 1 design units, including 1 entities, in source file _uir/uir.bdf
    Info (12023): Found entity 1: uIR
Info (12021): Found 1 design units, including 1 entities, in source file _timer/timer.bdf
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file _reg1/reg1.bdf
    Info (12023): Found entity 1: REG1
Info (12021): Found 1 design units, including 1 entities, in source file _reg/reg_tri.bdf
    Info (12023): Found entity 1: REG_tri
Info (12021): Found 1 design units, including 1 entities, in source file _reg/reg_r.bdf
    Info (12023): Found entity 1: REG_R
Info (12021): Found 1 design units, including 1 entities, in source file _reg/reg.bdf
    Info (12023): Found entity 1: REG
Info (12127): Elaborating entity "CPUU" for the top level hierarchy
Warning (275043): Pin "PV-BUS" is missing source
Info (12128): Elaborating entity "CU" for hierarchy "CU:inst12"
Warning (275009): Pin "M6" not connected
Warning (275009): Pin "M0" not connected
Info (12128): Elaborating entity "timer" for hierarchy "timer:inst13"
Info (12128): Elaborating entity "74273" for hierarchy "timer:inst13|74273:125"
Info (12130): Elaborated megafunction instantiation "timer:inst13|74273:125"
Info (12128): Elaborating entity "uIR" for hierarchy "uIR:inst11"
Info (12128): Elaborating entity "CM" for hierarchy "CM:inst10"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "CM:inst10|LPM_ROM:inst"
Info (12130): Elaborated megafunction instantiation "CM:inst10|LPM_ROM:inst"
Info (12133): Instantiated megafunction "CM:inst10|LPM_ROM:inst" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "_CM/CM.mif"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "27"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
Info (12128): Elaborating entity "altrom" for hierarchy "CM:inst10|LPM_ROM:inst|altrom:srom"
Warning (287001): Assertion warning: Can't convert ROM for Cyclone III device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different.
Info (287000): Assertion information: Clocko port is used as clock for the address input port
Info (12131): Elaborated megafunction instantiation "CM:inst10|LPM_ROM:inst|altrom:srom", which is child of megafunction instantiation "CM:inst10|LPM_ROM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CM:inst10|LPM_ROM:inst|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "CM:inst10|LPM_ROM:inst|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "CM:inst10|LPM_ROM:inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1901.tdf
    Info (12023): Found entity 1: altsyncram_1901
Info (12128): Elaborating entity "altsyncram_1901" for hierarchy "CM:inst10|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_1901:auto_generated"
Info (12128): Elaborating entity "IR" for hierarchy "IR:inst1"
Warning (275043): Pin "O[15..0]" is missing source
Info (12128): Elaborating entity "REG1" for hierarchy "REG1:inst"
Info (12128): Elaborating entity "74670" for hierarchy "REG1:inst|74670:11"
Info (12130): Elaborated megafunction instantiation "REG1:inst|74670:11"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst2"
Info (12128): Elaborating entity "ALU_tri" for hierarchy "ALU:inst2|ALU_tri:inst4"
Info (12128): Elaborating entity "74244" for hierarchy "ALU:inst2|ALU_tri:inst4|74244:inst"
Info (12130): Elaborated megafunction instantiation "ALU:inst2|ALU_tri:inst4|74244:inst"
Info (12128): Elaborating entity "ALU_unit" for hierarchy "ALU:inst2|ALU_unit:inst3"
Info (12128): Elaborating entity "74181" for hierarchy "ALU:inst2|ALU_unit:inst3|74181:inst"
Info (12130): Elaborated megafunction instantiation "ALU:inst2|ALU_unit:inst3|74181:inst"
Info (12128): Elaborating entity "ALU_RA" for hierarchy "ALU:inst2|ALU_RA:inst"
Info (12128): Elaborating entity "ALU_RB" for hierarchy "ALU:inst2|ALU_RB:inst2"
Info (12128): Elaborating entity "RBL" for hierarchy "RBL:inst3"
Info (12128): Elaborating entity "RBL_tri" for hierarchy "RBL:inst3|RBL_tri:inst1"
Info (12128): Elaborating entity "RBL_latch" for hierarchy "RBL:inst3|RBL_latch:inst"
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:inst5"
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming _Memory/Mem_odd.mif was intended to be a quoted string
Warning (275004): Undeclared parameter _Memory/Mem_even
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming _Memory/Mem_even was intended to be a quoted string
Info (12128): Elaborating entity "Memory_MDR_tri" for hierarchy "Memory:inst5|Memory_MDR_tri:inst2"
Warning (275083): Bus "O1[0]" found using same base name as "O", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "O" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "O[15..0]" to "O15..0"
Warning (275080): Converted elements in bus name "O1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "O1[0]" to "O10"
Info (12128): Elaborating entity "Memory_MDR" for hierarchy "Memory:inst5|Memory_MDR:inst1"
Info (12128): Elaborating entity "Memory_tri" for hierarchy "Memory:inst5|Memory_tri:inst10"
Warning (275083): Bus "O1[0]" found using same base name as "O", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "O" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "O[15..0]" to "O15..0"
Warning (275080): Converted elements in bus name "O1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "O1[0]" to "O10"
Info (12128): Elaborating entity "Memory_MAR" for hierarchy "Memory:inst5|Memory_MAR:inst"
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst8"
Info (12130): Elaborated megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst8"
Info (12133): Instantiated megafunction "Memory:inst5|LPM_RAM_DQ:inst8" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "_Memory/Mem_even"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHAD" = "7"
Info (12128): Elaborating entity "altram" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst8|altram:sram"
Warning (287001): Assertion warning: altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices
Info (12131): Elaborated megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst8|altram:sram", which is child of megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst8|altram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst8|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tba1.tdf
    Info (12023): Found entity 1: altsyncram_tba1
Info (12128): Elaborating entity "altsyncram_tba1" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated"
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst7"
Info (12130): Elaborated megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst7"
Info (12133): Instantiated megafunction "Memory:inst5|LPM_RAM_DQ:inst7" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "_Memory/Mem_odd.mif"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHAD" = "7"
Info (12128): Elaborating entity "altram" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst7|altram:sram"
Warning (287001): Assertion warning: altram does not support Cyclone III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone III devices
Info (12131): Elaborated megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst7|altram:sram", which is child of megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst7|altram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst7|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memory:inst5|LPM_RAM_DQ:inst7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gja1.tdf
    Info (12023): Found entity 1: altsyncram_gja1
Info (12128): Elaborating entity "altsyncram_gja1" for hierarchy "Memory:inst5|LPM_RAM_DQ:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst4"
Info (12128): Elaborating entity "PC_tri" for hierarchy "PC:inst4|PC_tri:inst1"
Info (12128): Elaborating entity "PC_conter" for hierarchy "PC:inst4|PC_conter:inst"
Info (12128): Elaborating entity "74161" for hierarchy "PC:inst4|PC_conter:inst|74161:inst"
Info (12130): Elaborated megafunction instantiation "PC:inst4|PC_conter:inst|74161:inst"
Info (12128): Elaborating entity "f74161" for hierarchy "PC:inst4|PC_conter:inst|74161:inst|f74161:sub"
Info (12131): Elaborated megafunction instantiation "PC:inst4|PC_conter:inst|74161:inst|f74161:sub", which is child of megafunction instantiation "PC:inst4|PC_conter:inst|74161:inst"
Info (12128): Elaborating entity "74161" for hierarchy "PC:inst4|PC_conter:inst|74161:inst1"
Info (12130): Elaborated megafunction instantiation "PC:inst4|PC_conter:inst|74161:inst1"
Info (12128): Elaborating entity "uPC" for hierarchy "uPC:inst9"
Info (12128): Elaborating entity "74161" for hierarchy "uPC:inst9|74161:inst"
Info (12130): Elaborated megafunction instantiation "uPC:inst9|74161:inst"
Warning (14025): LATCH primitive "REG1:inst|74670:12|86" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|85" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|76" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|56" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|65" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|66" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|75" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|51" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|40" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|39" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|30" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|5" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|19" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|20" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|29" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|86" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|85" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|76" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|56" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|65" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|66" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|75" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|51" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|40" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|39" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|30" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|5" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|19" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|20" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|29" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:12|95" is permanently disabled
Warning (14025): LATCH primitive "REG1:inst|74670:11|95" is permanently disabled
Info (13014): Ignored 62 buffer(s)
    Info (13015): Ignored 2 CARRY buffer(s)
    Info (13019): Ignored 60 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|26" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|27" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|31" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|36" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PC:inst4|PC_tri:inst1|74244:inst4|11" feeding internal logic into a wire
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[15]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[14]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[13]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[12]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[11]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[10]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[9]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[8]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[7]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[6]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[5]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[4]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[3]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[2]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[1]" into a selector
    Warning (13048): Converted tri-state node "Memory:inst5|DBUS[0]" into a selector
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "CM:inst10|lpm_rom:inst|otri[0]" feeding internal logic into a wire
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "Memory:inst5|lpm_ram_dq:inst8|altram:sram|altsyncram:ram_block|altsyncram_tba1:auto_generated|q_a[15]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CU:inst12|inst21~synth
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:12|125" to the node "BUS[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:12|122" to the node "BUS[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:12|111" to the node "BUS[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:12|108" to the node "BUS[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:11|125" to the node "BUS[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:11|122" to the node "BUS[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:11|111" to the node "BUS[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "REG1:inst|74670:11|108" to the node "BUS[8]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|26" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|27" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|31" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|36" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|11" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|10" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|6" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ALU:inst2|ALU_tri:inst4|74244:inst1|1" to the node "ALU:inst2|ALU_RA:inst|74273:inst1|19" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:10|125" to the node "ALU:inst2|ALU_RA:inst|74273:inst|12" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:10|122" to the node "ALU:inst2|ALU_RA:inst|74273:inst|13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:10|111" to the node "ALU:inst2|ALU_RA:inst|74273:inst|14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:10|108" to the node "ALU:inst2|ALU_RA:inst|74273:inst|15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:9|125" to the node "ALU:inst2|ALU_RA:inst|74273:inst|16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:9|122" to the node "ALU:inst2|ALU_RA:inst|74273:inst|17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:9|111" to the node "ALU:inst2|ALU_RA:inst|74273:inst|18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG1:inst|74670:9|108" to the node "ALU:inst2|ALU_RA:inst|74273:inst|19" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PV-BUS" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "CM:inst10|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_1901:auto_generated|ALTSYNCRAM"
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Memory:inst5|lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_gja1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND
Info (21057): Implemented 410 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 296 logic cells
    Info (21064): Implemented 43 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 4656 megabytes
    Info: Processing ended: Fri Jul 06 13:51:17 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


