VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob140_fsm_hdlc_test.sv:20: $finish called at 4006 (1ps)
Hint: Output 'disc' has 15 mismatches. First mismatch occurred at time 480.
Hint: Output 'flag' has 33 mismatches. First mismatch occurred at time 95.
Hint: Output 'err' has 25 mismatches. First mismatch occurred at time 95.
Hint: Total mismatched samples is 48 out of 801 samples

Simulation finished at 4006 ps
Mismatches: 48 in 801 samples
