/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:28780:7: warning: Added loop label VITIS_LOOP_1207_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1207_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:28780:7: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29754:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29754:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29768:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29768:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29782:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:29782:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:31399:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:31399:7: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:33382:9: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < N; i++) {
        ^~~
        VITIS_LOOP_27_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:33382:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:33395:9: warning: Added loop label VITIS_LOOP_40_1:   [xilinx-label-all-loops]
        for (size_t i = 0; i < N; i++) {
        ^~~
        VITIS_LOOP_40_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:33395:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57291:5: warning: Added loop label VITIS_LOOP_265_1:   [xilinx-label-all-loops]
    for (typename std::vector<src_T>::const_iterator i = in_begin; i != in_end; ++i) {
    ^~~
    VITIS_LOOP_265_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57291:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57301:5: warning: Added loop label VITIS_LOOP_275_1:   [xilinx-label-all-loops]
    for (auto i = 0; i < SIZE; i++)
    ^~~
    VITIS_LOOP_275_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57301:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57312:5: warning: Added loop label VITIS_LOOP_286_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE; i++) {
    ^~~
    VITIS_LOOP_286_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57312:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57319:5: warning: Added loop label VITIS_LOOP_293_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE / res_T::size; i++) {
    ^~~
    VITIS_LOOP_293_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57319:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57321:9: warning: Added loop label VITIS_LOOP_295_2:   [xilinx-label-all-loops]
        for (int j = 0; j < res_T::size; j++) {
        ^~~
        VITIS_LOOP_295_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57321:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57333:5: warning: Added loop label VITIS_LOOP_307_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE / data_T::size; i++) {
    ^~~
    VITIS_LOOP_307_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57333:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57335:9: warning: Added loop label VITIS_LOOP_309_2:   [xilinx-label-all-loops]
        for (int j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_309_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57335:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57350:5: warning: Added loop label VITIS_LOOP_324_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < nrows; ii++) {
    ^~~
    VITIS_LOOP_324_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57350:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57370:5: warning: Added loop label VITIS_LOOP_344_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < nrows; ii++) {
    ^~~
    VITIS_LOOP_344_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57370:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57371:9: warning: Added loop label VITIS_LOOP_345_2:   [xilinx-label-all-loops]
        for (int jj = 0; jj < ncols; jj++) {
        ^~~
        VITIS_LOOP_345_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57371:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57386:5: warning: Added loop label VITIS_LOOP_360_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_IN; ii++) {
    ^~~
    VITIS_LOOP_360_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57386:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57393:5: warning: Added loop label VITIS_LOOP_367_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_IN; ii++) {
    ^~~
    VITIS_LOOP_367_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57393:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57516:2: warning: Added loop label VITIS_LOOP_31_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_31_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57516:2: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57528:5: warning: Added loop label VITIS_LOOP_43_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_43_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57528:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57542:5: warning: Added loop label VITIS_LOOP_57_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_57_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57542:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57569:5: warning: Added loop label VITIS_LOOP_84_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_84_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57569:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57599:5: warning: Added loop label VITIS_LOOP_114_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_114_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57599:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57636:5: warning: Added loop label VITIS_LOOP_151_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::table_size; i++) {
    ^~~
    VITIS_LOOP_151_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57636:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57647:5: warning: Added loop label VITIS_LOOP_162_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::table_size; i++) {
    ^~~
    VITIS_LOOP_162_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57647:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57680:5: warning: Added loop label VITIS_LOOP_195_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_195_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57680:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57694:5: warning: Added loop label VITIS_LOOP_209_2:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_209_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57694:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57728:5: warning: Added loop label VITIS_LOOP_243_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_243_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57728:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57737:5: warning: Added loop label VITIS_LOOP_252_2:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_252_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57737:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57751:5: warning: Added loop label VITIS_LOOP_266_3:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_266_3: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57751:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57758:5: warning: Added loop label VITIS_LOOP_273_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_273_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57758:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57771:5: warning: Added loop label VITIS_LOOP_286_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_286_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57771:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57808:5: warning: Added loop label VITIS_LOOP_323_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_323_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57808:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57813:5: warning: Added loop label VITIS_LOOP_328_2:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_328_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57813:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57814:9: warning: Added loop label VITIS_LOOP_329_3:   [xilinx-label-all-loops]
        for (int jj = 0; jj < CONFIG_T::n_in; jj++) {
        ^~~
        VITIS_LOOP_329_3: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57814:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57831:5: warning: Added loop label VITIS_LOOP_346_4:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_346_4: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57831:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57844:5: warning: Added loop label VITIS_LOOP_359_1:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_359_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57844:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57852:5: warning: Added loop label VITIS_LOOP_367_2:   [xilinx-label-all-loops]
    for (int i = 1; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_367_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57852:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57887:5: warning: Added loop label VITIS_LOOP_402_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_402_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57887:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57917:5: warning: Added loop label VITIS_LOOP_432_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_432_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57917:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57936:2: warning: Added loop label VITIS_LOOP_451_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_451_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57936:2: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57952:5: warning: Added loop label VITIS_LOOP_467_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_467_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57952:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57970:5: warning: Added loop label VITIS_LOOP_485_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_485_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57970:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57987:5: warning: Added loop label VITIS_LOOP_502_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_502_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:57987:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58004:5: warning: Added loop label VITIS_LOOP_519_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_519_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58004:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58034:5: warning: Added loop label VITIS_LOOP_549_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_549_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58034:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58053:5: warning: Added loop label VITIS_LOOP_568_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_568_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58053:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58083:5: warning: Added loop label VITIS_LOOP_598_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_598_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58083:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58102:5: warning: Added loop label VITIS_LOOP_617_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_617_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58102:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58132:5: warning: Added loop label VITIS_LOOP_647_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_647_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58132:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58159:5: warning: Added loop label VITIS_LOOP_674_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_674_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58159:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58188:5: warning: Added loop label VITIS_LOOP_703_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_703_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58188:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58209:5: warning: Added loop label VITIS_LOOP_724_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_724_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58209:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58227:5: warning: Added loop label VITIS_LOOP_742_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_742_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58227:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58247:5: warning: Added loop label VITIS_LOOP_762_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_762_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58247:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58343:9: warning: Added loop label VITIS_LOOP_73_1:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_73_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58343:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58350:13: warning: Added loop label VITIS_LOOP_80_2:   [xilinx-label-all-loops]
            for (int j = 0; j < data_T::size; j++) {
            ^~~
            VITIS_LOOP_80_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58350:13: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58359:9: warning: Added loop label VITIS_LOOP_89_3:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_89_3: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58359:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58368:13: warning: Added loop label VITIS_LOOP_98_4:   [xilinx-label-all-loops]
            for (int j = 0; j < pack_diff; j++) {
            ^~~
            VITIS_LOOP_98_4: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58368:13: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58372:17: warning: Added loop label VITIS_LOOP_102_5:   [xilinx-label-all-loops]
                for (int k = 0; k < res_T::size; k++) {
                ^~~
                VITIS_LOOP_102_5: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58372:17: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58383:9: warning: Added loop label VITIS_LOOP_113_6:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_113_6: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58383:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58387:13: warning: Added loop label VITIS_LOOP_117_7:   [xilinx-label-all-loops]
            for (int j = 0; j < data_T::size; j++) {
            ^~~
            VITIS_LOOP_117_7: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58387:13: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58411:9: warning: Added loop label VITIS_LOOP_141_1:   [xilinx-label-all-loops]
        for (int j = 0; j < n_dupl; j++) {
        ^~~
        VITIS_LOOP_141_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58411:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58415:13: warning: Added loop label VITIS_LOOP_145_2:   [xilinx-label-all-loops]
            for (int k = 0; k < res_T::size; k++) {
            ^~~
            VITIS_LOOP_145_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58415:13: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58434:9: warning: Added loop label VITIS_LOOP_164_1:   [xilinx-label-all-loops]
        for (int k = 0; k < res_T::size; k++) {
        ^~~
        VITIS_LOOP_164_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58434:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58457:2: warning: Added loop label VITIS_LOOP_187_1:   [xilinx-label-all-loops]
 for (int i = 0; i < CONFIG_T::height * CONFIG_T::width / data_T::size; i++) {
 ^~~
 VITIS_LOOP_187_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58457:2: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58460:9: warning: Added loop label VITIS_LOOP_190_2:   [xilinx-label-all-loops]
        for (int j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_190_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58460:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58465:5: warning: Added loop label VITIS_LOOP_195_3:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::height * CONFIG_T::width / res_T::size; i++) {
    ^~~
    VITIS_LOOP_195_3: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58465:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58469:9: warning: Added loop label VITIS_LOOP_199_4:   [xilinx-label-all-loops]
        for (int j = 0; j < res_T::size; j++) {
        ^~~
        VITIS_LOOP_199_4: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58469:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58683:9: warning: Added loop label VITIS_LOOP_213_1:   [xilinx-label-all-loops]
        for (unsigned j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_213_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58683:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58692:9: warning: Added loop label VITIS_LOOP_222_2:   [xilinx-label-all-loops]
        for (unsigned j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_222_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58692:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58798:5: warning: Added loop label VITIS_LOOP_328_1:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::n_in / res_T::size; i++) {
    ^~~
    VITIS_LOOP_328_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58798:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58803:9: warning: Added loop label VITIS_LOOP_333_2:   [xilinx-label-all-loops]
        for (int i = 0; i < res_T::size; i++) {
        ^~~
        VITIS_LOOP_333_2: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58803:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58811:9: warning: Added loop label VITIS_LOOP_341_3:   [xilinx-label-all-loops]
        for (int i = 1; i < res_T::size; i++) {
        ^~~
        VITIS_LOOP_341_3: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:58811:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60063:9: warning: Added loop label VITIS_LOOP_64_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < __SHIFT_DEPTH__; ++i)
        ^~~
        VITIS_LOOP_64_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60063:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60070:9: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < __SHIFT_DEPTH__; ++i)
        ^~~
        VITIS_LOOP_71_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60070:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60598:5: warning: Added loop label VITIS_LOOP_14_1:   [xilinx-label-all-loops]
    for (unsigned k = 0; k < CONFIG_T::n_out; k++) {
    ^~~
    VITIS_LOOP_14_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60598:5: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60658:9: warning: Added loop label VITIS_LOOP_74_1:   [xilinx-label-all-loops]
        for (int im = 0; im < CONFIG_T::n_out; im++) {
        ^~~
        VITIS_LOOP_74_1: 
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60658:9: note: FIX-IT applied suggested code changes
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60995:43: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=w2 type=rom_1p impl=bram
                                          ^
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60996:43: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=b2 type=rom_1p impl=bram
                                          ^
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60997:43: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=w4 type=rom_1p impl=bram
                                          ^
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60998:43: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=b4 type=rom_1p impl=bram
                                          ^
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:60999:43: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=w7 type=rom_1p impl=bram
                                          ^
/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp:61000:43: error: Invalid Directive: for current device, rom_1p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=b7 type=rom_1p impl=bram
                                          ^
