# compile verilog/system verilog design source files
verilog xil_defaultlib  "TB32_ZDetector_time_synth.v"
verilog xil_defaultlib  "../../../../../../RTL/TestBench_32_New.v"
verilog xil_defaultlib  "../../../../../../RTL/TBMULTZERO32.v"
verilog xil_defaultlib  "../../../../../../RTL/TB32_ZDetector.v"

# Do not sort compile order
nosort
