verilog xil_defaultlib --include "../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/1b7e/hdl/verilog" --include "../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/122e/hdl/verilog" --include "../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/ec67/hdl" --include "../../../../multicore_fpga.srcs/sources_1/bd/mc_top/ipshared/85a3" \
"../../../bd/mc_top/ip/mc_top_jtag_axi_0_0/sim/mc_top_jtag_axi_0_0.v" \
"../../../bd/mc_top/ip/mc_top_xbar_0/sim/mc_top_xbar_0.v" \
"../../../bd/mc_top/ip/mc_top_clk_wiz_0/mc_top_clk_wiz_0_clk_wiz.v" \
"../../../bd/mc_top/ip/mc_top_clk_wiz_0/mc_top_clk_wiz_0.v" \
"../../../bd/mc_top/ip/mc_top_core_top_wrapper_0_0/sim/mc_top_core_top_wrapper_0_0.v" \
"../../../bd/mc_top/ipshared/0cc6/hdl/core_wrapper_v1_0_m_instr.v" \
"../../../bd/mc_top/ipshared/0cc6/hdl/core_wrapper_v1_0_m_data.v" \
"../../../bd/mc_top/ipshared/0cc6/hdl/core_wrapper_v1_0.v" \
"../../../bd/mc_top/ip/mc_top_core_wrapper_0_0/sim/mc_top_core_wrapper_0_0.v" \
"../../../bd/mc_top/ip/mc_top_data_mem_0/sim/mc_top_data_mem_0.v" \
"../../../bd/mc_top/ip/mc_top_instr_mem_0/sim/mc_top_instr_mem_0.v" \
"../../../bd/mc_top/ip/mc_top_auto_pc_0/sim/mc_top_auto_pc_0.v" \
"../../../bd/mc_top/sim/mc_top.v" \

verilog xil_defaultlib "glbl.v"

nosort
