Analysis & Elaboration report for ProcesadorARMv4
Thu Aug 06 03:16:47 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated
  6. Source assignments for general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated
  7. Parameter Settings for User Entity Instance: general:DUT|restador:restaROM
  8. Parameter Settings for User Entity Instance: general:DUT|restador:restaRAM
  9. Parameter Settings for User Entity Instance: general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: general:DUT|chipSet:chipset
 11. Parameter Settings for User Entity Instance: general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: general:DUT|registro:timer1
 13. Parameter Settings for User Entity Instance: general:DUT|mux3_1:mux3_1
 14. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg1
 15. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg0
 16. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:pcMux
 17. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|programCounter:program_Counter
 18. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|sumador:AdderPlus4
 19. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|sumador:AdderPlus8
 20. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:MemRegMux1
 21. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:MemRegMux2
 22. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:outMemDataMux
 23. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:muxInputALU
 24. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu
 25. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|sum_rest:srALU
 26. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|and_:andALU
 27. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|or_:orALU
 28. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|xor_:xorALU
 29. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|not_:notALU
 30. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|shift_left_logical:sll
 31. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|shift_right_logical:srl
 32. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|aritm_shift_right:asr
 33. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|flag_Zero:flagZ
 34. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|flag_Negativo:flagN
 35. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|flag_Overflow:flagO
 36. Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|mux_ALU:mux_NALU
 37. altsyncram Parameter Settings by Entity Instance
 38. Analysis & Elaboration Settings
 39. Port Connectivity Checks: "general:DUT|armv4:arm|ALU:alu|flag_Overflow:flagO"
 40. Port Connectivity Checks: "general:DUT|armv4:arm|ALU:alu|shift_left_logical:sll"
 41. Port Connectivity Checks: "general:DUT|armv4:arm|mux_:MemRegMux1"
 42. Port Connectivity Checks: "general:DUT|armv4:arm|sumador:AdderPlus8"
 43. Port Connectivity Checks: "general:DUT|armv4:arm|sumador:AdderPlus4"
 44. Port Connectivity Checks: "general:DUT|armv4:arm|programCounter:program_Counter"
 45. Port Connectivity Checks: "general:DUT|armv4:arm|mux_:pcMux"
 46. Port Connectivity Checks: "general:DUT|armv4:arm"
 47. Port Connectivity Checks: "general:DUT|mux3_1:mux3_1"
 48. Port Connectivity Checks: "general:DUT|restador:restaRAM"
 49. Port Connectivity Checks: "general:DUT|restador:restaROM"
 50. Port Connectivity Checks: "general:DUT"
 51. Analysis & Elaboration Messages
 52. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Aug 06 03:16:47 2020       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; ProcesadorARMv4                             ;
; Top-level Entity Name         ; testbench                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |testbench|general:DUT|MEM_DATA:RAM      ; MEM_DATA.v      ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |testbench|general:DUT|MEM_INST:memInstr ; MEM_INST.v      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|restador:restaROM ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|restador:restaRAM ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; ROM1.mif             ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7f1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|chipSet:chipset ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; size           ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; RAM.mif              ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_25o1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|registro:timer1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|mux3_1:mux3_1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:pcMux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; size           ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|programCounter:program_Counter ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|sumador:AdderPlus4 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|sumador:AdderPlus8 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:MemRegMux1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; size           ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:MemRegMux2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; size           ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:outMemDataMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|mux_:muxInputALU ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|sum_rest:srALU ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|and_:andALU ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|or_:orALU ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|xor_:xorALU ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|not_:notALU ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|shift_left_logical:sll ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|shift_right_logical:srl ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|aritm_shift_right:asr ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|flag_Zero:flagZ ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|flag_Negativo:flagN ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|flag_Overflow:flagO ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: general:DUT|armv4:arm|ALU:alu|mux_ALU:mux_NALU ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testbench          ; ProcesadorARMv4    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|ALU:alu|flag_Overflow:flagO"                                                                                                                                   ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUSelect ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|ALU:alu|shift_left_logical:sll"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|mux_:MemRegMux1" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; value1 ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|sumador:AdderPlus8" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                           ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; B[2]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|sumador:AdderPlus4" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                           ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; B[2]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|programCounter:program_Counter"                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm|mux_:pcMux"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|armv4:arm"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|mux3_1:mux3_1" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; value2[31..8] ; Input ; Info     ; Stuck at GND       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|restador:restaRAM"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; b             ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT|restador:restaROM"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..12]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[10..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[11]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "general:DUT"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; WriteData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DataAdr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Aug 06 03:16:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARMv4 -c ProcesadorARMv4 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file bancoregistros.sv
    Info (12023): Found entity 1: bancoRegistros File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/bancoRegistros.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: Sign_Extend File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/Sign_Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sum_rest.sv
    Info (12023): Found entity 1: sum_rest File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/sum_rest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_.sv
    Info (12023): Found entity 1: and_ File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/and_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_.sv
    Info (12023): Found entity 1: or_ File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/or_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_.sv
    Info (12023): Found entity 1: xor_ File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/xor_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_.sv
    Info (12023): Found entity 1: not_ File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/not_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_logical.sv
    Info (12023): Found entity 1: shift_left_logical File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/shift_left_logical.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_logical.sv
    Info (12023): Found entity 1: shift_right_logical File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/shift_right_logical.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aritm_shift_right.sv
    Info (12023): Found entity 1: aritm_shift_right File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/aritm_shift_right.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_zero.sv
    Info (12023): Found entity 1: flag_Zero File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Zero.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_negativo.sv
    Info (12023): Found entity 1: flag_Negativo File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Negativo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_overflow.sv
    Info (12023): Found entity 1: flag_Overflow File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Overflow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flagmux.sv
    Info (12023): Found entity 1: flagMux File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flagMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_alu.sv
    Info (12023): Found entity 1: mux_ALU File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/mux_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: sumador File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_.sv
    Info (12023): Found entity 1: mux_ File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/mux_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_inst.v
    Info (12023): Found entity 1: MEM_INST File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mem_data.v
    Info (12023): Found entity 1: MEM_DATA File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: programCounter File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/programCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadcontrol.sv
    Info (12023): Found entity 1: unidadControl File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoalu.sv
    Info (12023): Found entity 1: decoALU File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/decoALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro.sv
    Info (12023): Found entity 1: registro File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/registro.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logic_condicion.sv
    Info (12023): Found entity 1: logic_Condicion File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/logic_Condicion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file armv4.sv
    Info (12023): Found entity 1: armv4 File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file general.sv
    Info (12023): Found entity 1: general File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 1
Warning (10229): Verilog HDL Expression warning at chipSet.sv(36): truncated literal to match 8 bits File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/chipSet.sv Line: 36
Warning (10229): Verilog HDL Expression warning at chipSet.sv(41): truncated literal to match 8 bits File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/chipSet.sv Line: 41
Warning (10229): Verilog HDL Expression warning at chipSet.sv(47): truncated literal to match 8 bits File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/chipSet.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file chipset.sv
    Info (12023): Found entity 1: chipSet File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/chipSet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3_1.sv
    Info (12023): Found entity 1: mux3_1 File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/mux3_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restador.sv
    Info (12023): Found entity 1: restador File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/restador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.sv
    Info (12023): Found entity 1: rom File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file corrimiento_circular.sv
    Info (12023): Found entity 1: corrimiento_Circular File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/corrimiento_Circular.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/condcheck.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at flag_Overflow.sv(18): created implicit net for "signOpuesto" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Overflow.sv Line: 18
Warning (10236): Verilog HDL Implicit Net warning at unidadControl.sv(17): created implicit net for "clk" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv Line: 17
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10755): Verilog HDL warning at testbench.sv(34): assignments to clk create a combinational loop File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv Line: 34
Info (12128): Elaborating entity "general" for hierarchy "general:DUT" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv Line: 12
Info (12128): Elaborating entity "restador" for hierarchy "general:DUT|restador:restaROM" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 21
Info (12128): Elaborating entity "MEM_INST" for hierarchy "general:DUT|MEM_INST:memInstr" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v Line: 82
Info (12130): Elaborated megafunction instantiation "general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v Line: 82
Info (12133): Instantiated megafunction "general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component" with the following parameter: File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7f1.tdf
    Info (12023): Found entity 1: altsyncram_s7f1 File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/db/altsyncram_s7f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s7f1" for hierarchy "general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "chipSet" for hierarchy "general:DUT|chipSet:chipset" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 28
Info (12128): Elaborating entity "rom" for hierarchy "general:DUT|rom:ROM_SMS" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 31
Warning (10850): Verilog HDL warning at ROM.sv(7): number of words (14) in memory file does not match the number of elements in the address range [0:255] File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ROM.sv Line: 7
Warning (10030): Net "ROM.data_a" at ROM.sv(4) has no driver or initial value, using a default initial value '0' File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ROM.sv Line: 4
Warning (10030): Net "ROM.waddr_a" at ROM.sv(4) has no driver or initial value, using a default initial value '0' File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ROM.sv Line: 4
Warning (10030): Net "ROM.we_a" at ROM.sv(4) has no driver or initial value, using a default initial value '0' File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ROM.sv Line: 4
Info (12128): Elaborating entity "MEM_DATA" for hierarchy "general:DUT|MEM_DATA:RAM" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v Line: 86
Info (12130): Elaborated megafunction instantiation "general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v Line: 86
Info (12133): Instantiated megafunction "general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component" with the following parameter: File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_25o1.tdf
    Info (12023): Found entity 1: altsyncram_25o1 File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/db/altsyncram_25o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_25o1" for hierarchy "general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "registro" for hierarchy "general:DUT|registro:timer1" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 38
Info (12128): Elaborating entity "mux3_1" for hierarchy "general:DUT|mux3_1:mux3_1" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 41
Info (12128): Elaborating entity "armv4" for hierarchy "general:DUT|armv4:arm" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv Line: 43
Info (12128): Elaborating entity "unidadControl" for hierarchy "general:DUT|armv4:arm|unidadControl:unitControl" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 28
Info (12128): Elaborating entity "decoALU" for hierarchy "general:DUT|armv4:arm|unidadControl:unitControl|decoALU:deco" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv Line: 15
Warning (10230): Verilog HDL assignment warning at decoALU.sv(56): truncated value with size 4 to match size of target (2) File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/decoALU.sv Line: 56
Info (12128): Elaborating entity "logic_Condicion" for hierarchy "general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv Line: 17
Info (12128): Elaborating entity "registro" for hierarchy "general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg1" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/logic_Condicion.sv Line: 12
Info (12128): Elaborating entity "condcheck" for hierarchy "general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|condcheck:cc" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/logic_Condicion.sv Line: 16
Info (12128): Elaborating entity "mux_" for hierarchy "general:DUT|armv4:arm|mux_:pcMux" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 32
Info (12128): Elaborating entity "programCounter" for hierarchy "general:DUT|armv4:arm|programCounter:program_Counter" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 33
Info (12128): Elaborating entity "sumador" for hierarchy "general:DUT|armv4:arm|sumador:AdderPlus4" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 34
Info (12128): Elaborating entity "mux_" for hierarchy "general:DUT|armv4:arm|mux_:MemRegMux1" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 39
Info (12128): Elaborating entity "bancoRegistros" for hierarchy "general:DUT|armv4:arm|bancoRegistros:regFile" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 45
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "general:DUT|armv4:arm|Sign_Extend:extend" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 49
Info (12128): Elaborating entity "ALU" for hierarchy "general:DUT|armv4:arm|ALU:alu" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 56
Info (12128): Elaborating entity "sum_rest" for hierarchy "general:DUT|armv4:arm|ALU:alu|sum_rest:srALU" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 9
Info (12128): Elaborating entity "and_" for hierarchy "general:DUT|armv4:arm|ALU:alu|and_:andALU" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 11
Info (12128): Elaborating entity "or_" for hierarchy "general:DUT|armv4:arm|ALU:alu|or_:orALU" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 12
Info (12128): Elaborating entity "xor_" for hierarchy "general:DUT|armv4:arm|ALU:alu|xor_:xorALU" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 13
Info (12128): Elaborating entity "not_" for hierarchy "general:DUT|armv4:arm|ALU:alu|not_:notALU" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 14
Info (12128): Elaborating entity "corrimiento_Circular" for hierarchy "general:DUT|armv4:arm|ALU:alu|corrimiento_Circular:cC" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 18
Info (12128): Elaborating entity "shift_left_logical" for hierarchy "general:DUT|armv4:arm|ALU:alu|shift_left_logical:sll" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 20
Info (12128): Elaborating entity "shift_right_logical" for hierarchy "general:DUT|armv4:arm|ALU:alu|shift_right_logical:srl" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 21
Info (12128): Elaborating entity "aritm_shift_right" for hierarchy "general:DUT|armv4:arm|ALU:alu|aritm_shift_right:asr" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 22
Warning (10764): Verilog HDL warning at aritm_shift_right.sv(5): converting signed shift amount to unsigned File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/aritm_shift_right.sv Line: 5
Info (12128): Elaborating entity "flag_Zero" for hierarchy "general:DUT|armv4:arm|ALU:alu|flag_Zero:flagZ" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 26
Info (12128): Elaborating entity "flag_Negativo" for hierarchy "general:DUT|armv4:arm|ALU:alu|flag_Negativo:flagN" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 27
Info (12128): Elaborating entity "flag_Overflow" for hierarchy "general:DUT|armv4:arm|ALU:alu|flag_Overflow:flagO" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 28
Info (12128): Elaborating entity "mux_ALU" for hierarchy "general:DUT|armv4:arm|ALU:alu|mux_ALU:mux_NALU" File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv Line: 45
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "general:DUT|armv4:arm|PC[31]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[30]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[29]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[28]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[27]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[26]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[25]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[24]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[23]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[22]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[21]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[20]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[19]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[18]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[17]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[16]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[15]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[14]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[13]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[12]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[11]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[10]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[9]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
    Warning (12110): Net "general:DUT|armv4:arm|PC[8]" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv Line: 2
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv Line: 9
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/output_files/ProcesadorARMv4.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Thu Aug 06 03:16:47 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:27


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/output_files/ProcesadorARMv4.map.smsg.


