#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000025f57108d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025f56e4bc90 .scope module, "layer2_discriminator_tb" "layer2_discriminator_tb" 3 3;
 .timescale -9 -12;
v0000025f57172880_0 .var "clk", 0 0;
v0000025f57172740_0 .net "done", 0 0, v0000025f5710ed40_0;  1 drivers
v0000025f57172920_0 .var/s "flat_input", 2047 0;
v0000025f57172380_0 .net/s "flat_output", 511 0, v0000025f5710ee80_0;  1 drivers
v0000025f57172b00_0 .var/i "i_pack", 31 0;
v0000025f57172420 .array/s "inputs", 127 0, 15 0;
v0000025f57172ba0_0 .var/i "k", 31 0;
v0000025f571722e0_0 .var/i "m", 31 0;
v0000025f571724c0_0 .var "rst", 0 0;
v0000025f57172c40_0 .var "start", 0 0;
E_0000025f57109100 .event anyedge, v0000025f5710ed40_0;
v0000025f57172420_0 .array/port v0000025f57172420, 0;
v0000025f57172420_1 .array/port v0000025f57172420, 1;
v0000025f57172420_2 .array/port v0000025f57172420, 2;
v0000025f57172420_3 .array/port v0000025f57172420, 3;
E_0000025f5710aac0/0 .event anyedge, v0000025f57172420_0, v0000025f57172420_1, v0000025f57172420_2, v0000025f57172420_3;
v0000025f57172420_4 .array/port v0000025f57172420, 4;
v0000025f57172420_5 .array/port v0000025f57172420, 5;
v0000025f57172420_6 .array/port v0000025f57172420, 6;
v0000025f57172420_7 .array/port v0000025f57172420, 7;
E_0000025f5710aac0/1 .event anyedge, v0000025f57172420_4, v0000025f57172420_5, v0000025f57172420_6, v0000025f57172420_7;
v0000025f57172420_8 .array/port v0000025f57172420, 8;
v0000025f57172420_9 .array/port v0000025f57172420, 9;
v0000025f57172420_10 .array/port v0000025f57172420, 10;
v0000025f57172420_11 .array/port v0000025f57172420, 11;
E_0000025f5710aac0/2 .event anyedge, v0000025f57172420_8, v0000025f57172420_9, v0000025f57172420_10, v0000025f57172420_11;
v0000025f57172420_12 .array/port v0000025f57172420, 12;
v0000025f57172420_13 .array/port v0000025f57172420, 13;
v0000025f57172420_14 .array/port v0000025f57172420, 14;
v0000025f57172420_15 .array/port v0000025f57172420, 15;
E_0000025f5710aac0/3 .event anyedge, v0000025f57172420_12, v0000025f57172420_13, v0000025f57172420_14, v0000025f57172420_15;
v0000025f57172420_16 .array/port v0000025f57172420, 16;
v0000025f57172420_17 .array/port v0000025f57172420, 17;
v0000025f57172420_18 .array/port v0000025f57172420, 18;
v0000025f57172420_19 .array/port v0000025f57172420, 19;
E_0000025f5710aac0/4 .event anyedge, v0000025f57172420_16, v0000025f57172420_17, v0000025f57172420_18, v0000025f57172420_19;
v0000025f57172420_20 .array/port v0000025f57172420, 20;
v0000025f57172420_21 .array/port v0000025f57172420, 21;
v0000025f57172420_22 .array/port v0000025f57172420, 22;
v0000025f57172420_23 .array/port v0000025f57172420, 23;
E_0000025f5710aac0/5 .event anyedge, v0000025f57172420_20, v0000025f57172420_21, v0000025f57172420_22, v0000025f57172420_23;
v0000025f57172420_24 .array/port v0000025f57172420, 24;
v0000025f57172420_25 .array/port v0000025f57172420, 25;
v0000025f57172420_26 .array/port v0000025f57172420, 26;
v0000025f57172420_27 .array/port v0000025f57172420, 27;
E_0000025f5710aac0/6 .event anyedge, v0000025f57172420_24, v0000025f57172420_25, v0000025f57172420_26, v0000025f57172420_27;
v0000025f57172420_28 .array/port v0000025f57172420, 28;
v0000025f57172420_29 .array/port v0000025f57172420, 29;
v0000025f57172420_30 .array/port v0000025f57172420, 30;
v0000025f57172420_31 .array/port v0000025f57172420, 31;
E_0000025f5710aac0/7 .event anyedge, v0000025f57172420_28, v0000025f57172420_29, v0000025f57172420_30, v0000025f57172420_31;
v0000025f57172420_32 .array/port v0000025f57172420, 32;
v0000025f57172420_33 .array/port v0000025f57172420, 33;
v0000025f57172420_34 .array/port v0000025f57172420, 34;
v0000025f57172420_35 .array/port v0000025f57172420, 35;
E_0000025f5710aac0/8 .event anyedge, v0000025f57172420_32, v0000025f57172420_33, v0000025f57172420_34, v0000025f57172420_35;
v0000025f57172420_36 .array/port v0000025f57172420, 36;
v0000025f57172420_37 .array/port v0000025f57172420, 37;
v0000025f57172420_38 .array/port v0000025f57172420, 38;
v0000025f57172420_39 .array/port v0000025f57172420, 39;
E_0000025f5710aac0/9 .event anyedge, v0000025f57172420_36, v0000025f57172420_37, v0000025f57172420_38, v0000025f57172420_39;
v0000025f57172420_40 .array/port v0000025f57172420, 40;
v0000025f57172420_41 .array/port v0000025f57172420, 41;
v0000025f57172420_42 .array/port v0000025f57172420, 42;
v0000025f57172420_43 .array/port v0000025f57172420, 43;
E_0000025f5710aac0/10 .event anyedge, v0000025f57172420_40, v0000025f57172420_41, v0000025f57172420_42, v0000025f57172420_43;
v0000025f57172420_44 .array/port v0000025f57172420, 44;
v0000025f57172420_45 .array/port v0000025f57172420, 45;
v0000025f57172420_46 .array/port v0000025f57172420, 46;
v0000025f57172420_47 .array/port v0000025f57172420, 47;
E_0000025f5710aac0/11 .event anyedge, v0000025f57172420_44, v0000025f57172420_45, v0000025f57172420_46, v0000025f57172420_47;
v0000025f57172420_48 .array/port v0000025f57172420, 48;
v0000025f57172420_49 .array/port v0000025f57172420, 49;
v0000025f57172420_50 .array/port v0000025f57172420, 50;
v0000025f57172420_51 .array/port v0000025f57172420, 51;
E_0000025f5710aac0/12 .event anyedge, v0000025f57172420_48, v0000025f57172420_49, v0000025f57172420_50, v0000025f57172420_51;
v0000025f57172420_52 .array/port v0000025f57172420, 52;
v0000025f57172420_53 .array/port v0000025f57172420, 53;
v0000025f57172420_54 .array/port v0000025f57172420, 54;
v0000025f57172420_55 .array/port v0000025f57172420, 55;
E_0000025f5710aac0/13 .event anyedge, v0000025f57172420_52, v0000025f57172420_53, v0000025f57172420_54, v0000025f57172420_55;
v0000025f57172420_56 .array/port v0000025f57172420, 56;
v0000025f57172420_57 .array/port v0000025f57172420, 57;
v0000025f57172420_58 .array/port v0000025f57172420, 58;
v0000025f57172420_59 .array/port v0000025f57172420, 59;
E_0000025f5710aac0/14 .event anyedge, v0000025f57172420_56, v0000025f57172420_57, v0000025f57172420_58, v0000025f57172420_59;
v0000025f57172420_60 .array/port v0000025f57172420, 60;
v0000025f57172420_61 .array/port v0000025f57172420, 61;
v0000025f57172420_62 .array/port v0000025f57172420, 62;
v0000025f57172420_63 .array/port v0000025f57172420, 63;
E_0000025f5710aac0/15 .event anyedge, v0000025f57172420_60, v0000025f57172420_61, v0000025f57172420_62, v0000025f57172420_63;
v0000025f57172420_64 .array/port v0000025f57172420, 64;
v0000025f57172420_65 .array/port v0000025f57172420, 65;
v0000025f57172420_66 .array/port v0000025f57172420, 66;
v0000025f57172420_67 .array/port v0000025f57172420, 67;
E_0000025f5710aac0/16 .event anyedge, v0000025f57172420_64, v0000025f57172420_65, v0000025f57172420_66, v0000025f57172420_67;
v0000025f57172420_68 .array/port v0000025f57172420, 68;
v0000025f57172420_69 .array/port v0000025f57172420, 69;
v0000025f57172420_70 .array/port v0000025f57172420, 70;
v0000025f57172420_71 .array/port v0000025f57172420, 71;
E_0000025f5710aac0/17 .event anyedge, v0000025f57172420_68, v0000025f57172420_69, v0000025f57172420_70, v0000025f57172420_71;
v0000025f57172420_72 .array/port v0000025f57172420, 72;
v0000025f57172420_73 .array/port v0000025f57172420, 73;
v0000025f57172420_74 .array/port v0000025f57172420, 74;
v0000025f57172420_75 .array/port v0000025f57172420, 75;
E_0000025f5710aac0/18 .event anyedge, v0000025f57172420_72, v0000025f57172420_73, v0000025f57172420_74, v0000025f57172420_75;
v0000025f57172420_76 .array/port v0000025f57172420, 76;
v0000025f57172420_77 .array/port v0000025f57172420, 77;
v0000025f57172420_78 .array/port v0000025f57172420, 78;
v0000025f57172420_79 .array/port v0000025f57172420, 79;
E_0000025f5710aac0/19 .event anyedge, v0000025f57172420_76, v0000025f57172420_77, v0000025f57172420_78, v0000025f57172420_79;
v0000025f57172420_80 .array/port v0000025f57172420, 80;
v0000025f57172420_81 .array/port v0000025f57172420, 81;
v0000025f57172420_82 .array/port v0000025f57172420, 82;
v0000025f57172420_83 .array/port v0000025f57172420, 83;
E_0000025f5710aac0/20 .event anyedge, v0000025f57172420_80, v0000025f57172420_81, v0000025f57172420_82, v0000025f57172420_83;
v0000025f57172420_84 .array/port v0000025f57172420, 84;
v0000025f57172420_85 .array/port v0000025f57172420, 85;
v0000025f57172420_86 .array/port v0000025f57172420, 86;
v0000025f57172420_87 .array/port v0000025f57172420, 87;
E_0000025f5710aac0/21 .event anyedge, v0000025f57172420_84, v0000025f57172420_85, v0000025f57172420_86, v0000025f57172420_87;
v0000025f57172420_88 .array/port v0000025f57172420, 88;
v0000025f57172420_89 .array/port v0000025f57172420, 89;
v0000025f57172420_90 .array/port v0000025f57172420, 90;
v0000025f57172420_91 .array/port v0000025f57172420, 91;
E_0000025f5710aac0/22 .event anyedge, v0000025f57172420_88, v0000025f57172420_89, v0000025f57172420_90, v0000025f57172420_91;
v0000025f57172420_92 .array/port v0000025f57172420, 92;
v0000025f57172420_93 .array/port v0000025f57172420, 93;
v0000025f57172420_94 .array/port v0000025f57172420, 94;
v0000025f57172420_95 .array/port v0000025f57172420, 95;
E_0000025f5710aac0/23 .event anyedge, v0000025f57172420_92, v0000025f57172420_93, v0000025f57172420_94, v0000025f57172420_95;
v0000025f57172420_96 .array/port v0000025f57172420, 96;
v0000025f57172420_97 .array/port v0000025f57172420, 97;
v0000025f57172420_98 .array/port v0000025f57172420, 98;
v0000025f57172420_99 .array/port v0000025f57172420, 99;
E_0000025f5710aac0/24 .event anyedge, v0000025f57172420_96, v0000025f57172420_97, v0000025f57172420_98, v0000025f57172420_99;
v0000025f57172420_100 .array/port v0000025f57172420, 100;
v0000025f57172420_101 .array/port v0000025f57172420, 101;
v0000025f57172420_102 .array/port v0000025f57172420, 102;
v0000025f57172420_103 .array/port v0000025f57172420, 103;
E_0000025f5710aac0/25 .event anyedge, v0000025f57172420_100, v0000025f57172420_101, v0000025f57172420_102, v0000025f57172420_103;
v0000025f57172420_104 .array/port v0000025f57172420, 104;
v0000025f57172420_105 .array/port v0000025f57172420, 105;
v0000025f57172420_106 .array/port v0000025f57172420, 106;
v0000025f57172420_107 .array/port v0000025f57172420, 107;
E_0000025f5710aac0/26 .event anyedge, v0000025f57172420_104, v0000025f57172420_105, v0000025f57172420_106, v0000025f57172420_107;
v0000025f57172420_108 .array/port v0000025f57172420, 108;
v0000025f57172420_109 .array/port v0000025f57172420, 109;
v0000025f57172420_110 .array/port v0000025f57172420, 110;
v0000025f57172420_111 .array/port v0000025f57172420, 111;
E_0000025f5710aac0/27 .event anyedge, v0000025f57172420_108, v0000025f57172420_109, v0000025f57172420_110, v0000025f57172420_111;
v0000025f57172420_112 .array/port v0000025f57172420, 112;
v0000025f57172420_113 .array/port v0000025f57172420, 113;
v0000025f57172420_114 .array/port v0000025f57172420, 114;
v0000025f57172420_115 .array/port v0000025f57172420, 115;
E_0000025f5710aac0/28 .event anyedge, v0000025f57172420_112, v0000025f57172420_113, v0000025f57172420_114, v0000025f57172420_115;
v0000025f57172420_116 .array/port v0000025f57172420, 116;
v0000025f57172420_117 .array/port v0000025f57172420, 117;
v0000025f57172420_118 .array/port v0000025f57172420, 118;
v0000025f57172420_119 .array/port v0000025f57172420, 119;
E_0000025f5710aac0/29 .event anyedge, v0000025f57172420_116, v0000025f57172420_117, v0000025f57172420_118, v0000025f57172420_119;
v0000025f57172420_120 .array/port v0000025f57172420, 120;
v0000025f57172420_121 .array/port v0000025f57172420, 121;
v0000025f57172420_122 .array/port v0000025f57172420, 122;
v0000025f57172420_123 .array/port v0000025f57172420, 123;
E_0000025f5710aac0/30 .event anyedge, v0000025f57172420_120, v0000025f57172420_121, v0000025f57172420_122, v0000025f57172420_123;
v0000025f57172420_124 .array/port v0000025f57172420, 124;
v0000025f57172420_125 .array/port v0000025f57172420, 125;
v0000025f57172420_126 .array/port v0000025f57172420, 126;
v0000025f57172420_127 .array/port v0000025f57172420, 127;
E_0000025f5710aac0/31 .event anyedge, v0000025f57172420_124, v0000025f57172420_125, v0000025f57172420_126, v0000025f57172420_127;
E_0000025f5710aac0 .event/or E_0000025f5710aac0/0, E_0000025f5710aac0/1, E_0000025f5710aac0/2, E_0000025f5710aac0/3, E_0000025f5710aac0/4, E_0000025f5710aac0/5, E_0000025f5710aac0/6, E_0000025f5710aac0/7, E_0000025f5710aac0/8, E_0000025f5710aac0/9, E_0000025f5710aac0/10, E_0000025f5710aac0/11, E_0000025f5710aac0/12, E_0000025f5710aac0/13, E_0000025f5710aac0/14, E_0000025f5710aac0/15, E_0000025f5710aac0/16, E_0000025f5710aac0/17, E_0000025f5710aac0/18, E_0000025f5710aac0/19, E_0000025f5710aac0/20, E_0000025f5710aac0/21, E_0000025f5710aac0/22, E_0000025f5710aac0/23, E_0000025f5710aac0/24, E_0000025f5710aac0/25, E_0000025f5710aac0/26, E_0000025f5710aac0/27, E_0000025f5710aac0/28, E_0000025f5710aac0/29, E_0000025f5710aac0/30, E_0000025f5710aac0/31;
S_0000025f56e4be20 .scope function.real, "q8_8_to_real" "q8_8_to_real" 3 35, 3 35 0, S_0000025f56e4bc90;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_0000025f56e4be20
v0000025f570db190_0 .var/s "val", 15 0;
TD_layer2_discriminator_tb.q8_8_to_real ;
    %load/vec4 v0000025f570db190_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_0000025f5710ea20 .scope module, "uut" "layer2_discriminator" 3 17, 4 8 0, S_0000025f56e4bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_0000025f5710ebb0 .param/l "LAST_INPUT" 1 4 29, +C4<00000000000000000000000001111111>;
P_0000025f5710ebe8 .param/l "LAST_NEURON" 1 4 28, +C4<00000000000000000000000000011111>;
P_0000025f5710ec20 .param/l "MAC_PHASE_ACCUM" 1 4 33, C4<1>;
P_0000025f5710ec58 .param/l "MAC_PHASE_ISSUE" 1 4 32, C4<0>;
P_0000025f5710ec90 .param/l "TOTAL_INPUTS" 1 4 27, +C4<00000000000000000000000010000000>;
P_0000025f5710ecc8 .param/l "TOTAL_NEURONS" 1 4 26, +C4<00000000000000000000000000100000>;
P_0000025f5710ed00 .param/l "WEIGHT_ADDR_WIDTH" 1 4 30, +C4<00000000000000000000000000001100>;
v0000025f570db230_0 .var/s "accumulator", 31 0;
v0000025f57105eb0_0 .var "busy", 0 0;
v0000025f57105f50_0 .net "clk", 0 0, v0000025f57172880_0;  1 drivers
v0000025f5710ed40_0 .var "done", 0 0;
v0000025f5710ede0_0 .net/s "flat_input_flat", 2047 0, v0000025f57172920_0;  1 drivers
v0000025f5710ee80_0 .var/s "flat_output_flat", 511 0;
v0000025f5710ef20_0 .var "input_idx", 7 0;
v0000025f5710efc0_0 .var/s "input_sample_reg", 15 0;
v0000025f57161ff0 .array/s "layer2_disc_bias", 31 0, 15 0;
v0000025f57162090 .array/s "layer2_disc_weights", 4095 0, 15 0;
v0000025f57172150_0 .var "mac_phase", 0 0;
v0000025f571721f0_0 .var/s "mac_result", 31 0;
v0000025f571727e0_0 .var "neuron_idx", 5 0;
v0000025f571729c0_0 .net "rst", 0 0, v0000025f571724c0_0;  1 drivers
v0000025f57172560_0 .net "start", 0 0, v0000025f57172c40_0;  1 drivers
v0000025f571726a0_0 .var "weight_addr", 11 0;
v0000025f57172a60_0 .var/s "weight_data", 15 0;
E_0000025f5710a9c0 .event posedge, v0000025f57105f50_0;
    .scope S_0000025f5710ea20;
T_1 ;
    %vpi_call/w 4 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v0000025f57162090 {0 0 0};
    %vpi_call/w 4 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v0000025f57161ff0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000025f5710ea20;
T_2 ;
    %wait E_0000025f5710a9c0;
    %load/vec4 v0000025f571729c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025f57172a60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025f571726a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000025f57162090, 4;
    %assign/vec4 v0000025f57172a60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025f5710ea20;
T_3 ;
    %wait E_0000025f5710a9c0;
    %load/vec4 v0000025f571729c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000025f571727e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025f5710ef20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025f570db230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f57105eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5710ed40_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000025f5710ee80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000025f571726a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f57172150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000025f5710efc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5710ed40_0, 0;
    %load/vec4 v0000025f57172560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000025f57105eb0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000025f571727e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025f5710ef20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000025f57161ff0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000025f570db230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f57105eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f57172150_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000025f571726a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000025f57105eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0000025f57172150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0000025f5710ede0_0;
    %load/vec4 v0000025f5710ef20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v0000025f5710efc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f57172150_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000025f570db230_0;
    %load/vec4 v0000025f5710efc0_0;
    %pad/s 32;
    %load/vec4 v0000025f57172a60_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0000025f571721f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f57172150_0, 0;
    %load/vec4 v0000025f5710ef20_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0000025f571721f0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000025f571727e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000025f5710ee80_0, 4, 5;
    %load/vec4 v0000025f571727e0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f57105eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f5710ed40_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000025f571727e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000025f571727e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025f5710ef20_0, 0;
    %load/vec4 v0000025f571727e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000025f57161ff0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000025f570db230_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000025f5710ef20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000025f5710ef20_0, 0;
    %load/vec4 v0000025f571721f0_0;
    %assign/vec4 v0000025f570db230_0, 0;
T_3.11 ;
    %load/vec4 v0000025f5710ef20_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.16, 4;
    %load/vec4 v0000025f571727e0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0000025f571726a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000025f571726a0_0, 0;
T_3.14 ;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f57172150_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025f56e4bc90;
T_4 ;
    %wait E_0000025f5710aac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f57172b00_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000025f57172b00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0000025f57172b00_0;
    %load/vec4a v0000025f57172420, 4;
    %load/vec4 v0000025f57172b00_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000025f57172920_0, 4, 16;
    %load/vec4 v0000025f57172b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f57172b00_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025f56e4bc90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f57172880_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025f57172880_0;
    %inv;
    %store/vec4 v0000025f57172880_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000025f56e4bc90;
T_6 ;
    %vpi_call/w 3 51 "$dumpfile", "discriminator_layer2_test.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025f56e4bc90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f571724c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f57172c40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f571724c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f57172ba0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000025f57172ba0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000025f57172ba0_0;
    %store/vec4a v0000025f57172420, 4, 0;
    %load/vec4 v0000025f57172ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f57172ba0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call/w 3 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 66 "$display", "   TESTING DISCRIMINATOR LAYER 2" {0 0 0};
    %vpi_call/w 3 67 "$display", "   128 inputs -> 32 neurons" {0 0 0};
    %vpi_call/w 3 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f57172ba0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000025f57172ba0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000025f57172ba0_0;
    %store/vec4a v0000025f57172420, 4, 0;
    %load/vec4 v0000025f57172ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f57172ba0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %wait E_0000025f5710a9c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f57172c40_0, 0, 1;
    %wait E_0000025f5710a9c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f57172c40_0, 0, 1;
T_6.4 ;
    %load/vec4 v0000025f57172740_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.5, 6;
    %wait E_0000025f57109100;
    %jmp T_6.4;
T_6.5 ;
    %delay 1000, 0;
    %vpi_call/w 3 84 "$display", "Layer 2 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f571722e0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0000025f571722e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0000025f57172380_0;
    %load/vec4 v0000025f571722e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000025f570db190_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_0000025f56e4be20;
    %load/vec4 v0000025f57172380_0;
    %load/vec4 v0000025f571722e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call/w 3 86 "$display", "[%2d] = %f (hex: %h)", v0000025f571722e0_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v0000025f571722e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f571722e0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %vpi_call/w 3 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f57172ba0_0, 0, 32;
T_6.8 ;
    %load/vec4 v0000025f57172ba0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.9, 5;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v0000025f57172ba0_0;
    %store/vec4a v0000025f57172420, 4, 0;
    %load/vec4 v0000025f57172ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f57172ba0_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %wait E_0000025f5710a9c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f57172c40_0, 0, 1;
    %wait E_0000025f5710a9c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f57172c40_0, 0, 1;
T_6.10 ;
    %load/vec4 v0000025f57172740_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.11, 6;
    %wait E_0000025f57109100;
    %jmp T_6.10;
T_6.11 ;
    %delay 1000, 0;
    %vpi_call/w 3 106 "$display", "Layer 2 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f571722e0_0, 0, 32;
T_6.12 ;
    %load/vec4 v0000025f571722e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000025f57172380_0;
    %load/vec4 v0000025f571722e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v0000025f570db190_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_0000025f56e4be20;
    %load/vec4 v0000025f57172380_0;
    %load/vec4 v0000025f571722e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call/w 3 108 "$display", "[%2d] = %f (hex: %h)", v0000025f571722e0_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v0000025f571722e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f571722e0_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %vpi_call/w 3 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 115 "$display", "Layer 2 Test Complete" {0 0 0};
    %vpi_call/w 3 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Willthon\GAN_test\layer2_discriminator_tb.v";
    "Willthon\GANMIND\src\layers\layer2_discriminator.v";
