library IEEE;
USE ieee.std_logic_1164.all;

ENTITY FinalPermutation IS
PORT(
	inArray1, inArray2: in std_logic_vector(0 to 31);
	outArray: out std_logic_vector(0 to 31)
);
END FinalPermutation;

architecture comportamento of FinalPermutation is  
begin
end comportamento;