<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CacheController.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Control.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Control.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Control.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Control.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Control.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Control.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Control.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Control.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Control.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Control.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Control.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Control.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Control.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Control.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Control.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Control.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Control.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlTestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlTestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ControlTestBench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlTestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Control_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Control_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Control_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Control_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Control_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Control_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Control_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Control_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Control_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SRAM.ngr"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1728793461" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1728793460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728867163" xil_pn:in_ck="-6400116805147741047" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1728867163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_gen.vhd"/>
      <outfile xil_pn:name="CacheController.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="ControlTestBench.vhd"/>
      <outfile xil_pn:name="SDRAMController.vhd"/>
      <outfile xil_pn:name="SRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1728793461" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-240177468368098761" xil_pn:start_ts="1728793461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793461" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5861666563174404089" xil_pn:start_ts="1728793461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793461" xil_pn:in_ck="652478394975565323" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7612024720773897907" xil_pn:start_ts="1728793461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/icon.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ila.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vio.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vio.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1728867163" xil_pn:in_ck="-6400116805147741047" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1728867163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_gen.vhd"/>
      <outfile xil_pn:name="CacheController.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="ControlTestBench.vhd"/>
      <outfile xil_pn:name="SDRAMController.vhd"/>
      <outfile xil_pn:name="SRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1728867166" xil_pn:in_ck="7493117062845192500" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1581497057042771408" xil_pn:start_ts="1728867163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlTestBench_beh.prj"/>
      <outfile xil_pn:name="ControlTestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1728867166" xil_pn:in_ck="4847876475835494288" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6966790075548972253" xil_pn:start_ts="1728867166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlTestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1728793187" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1728793187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793187" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7344204324720754630" xil_pn:start_ts="1728793187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793188" xil_pn:in_ck="652478394975565323" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7612024720773897907" xil_pn:start_ts="1728793187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/icon.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ila.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vio.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vio.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793188" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4050865005035180732" xil_pn:start_ts="1728793188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793188" xil_pn:in_ck="-5150194239414090809" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1728793188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728793188" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6620255131597479575" xil_pn:start_ts="1728793188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728867380" xil_pn:in_ck="4907014022259927555" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5758328201873748330" xil_pn:start_ts="1728867351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Control.lso"/>
      <outfile xil_pn:name="Control.ngc"/>
      <outfile xil_pn:name="Control.ngr"/>
      <outfile xil_pn:name="Control.prj"/>
      <outfile xil_pn:name="Control.stx"/>
      <outfile xil_pn:name="Control.syr"/>
      <outfile xil_pn:name="Control.xst"/>
      <outfile xil_pn:name="ControlTestBench_beh.prj"/>
      <outfile xil_pn:name="ControlTestBench_stx_beh.prj"/>
      <outfile xil_pn:name="Control_stx_beh.prj"/>
      <outfile xil_pn:name="Control_xst.xrpt"/>
      <outfile xil_pn:name="SRAM.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1728793191" xil_pn:in_ck="-3360650959365487629" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8453185966659847943" xil_pn:start_ts="1728793191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728867385" xil_pn:in_ck="-7742287566888559171" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5316554182376825286" xil_pn:start_ts="1728867380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control.bld"/>
      <outfile xil_pn:name="Control.ngd"/>
      <outfile xil_pn:name="Control_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1728867392" xil_pn:in_ck="-7270602655707408421" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1728867385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control.pcf"/>
      <outfile xil_pn:name="Control_map.map"/>
      <outfile xil_pn:name="Control_map.mrp"/>
      <outfile xil_pn:name="Control_map.ncd"/>
      <outfile xil_pn:name="Control_map.ngm"/>
      <outfile xil_pn:name="Control_map.xrpt"/>
      <outfile xil_pn:name="Control_summary.xml"/>
      <outfile xil_pn:name="Control_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1728867408" xil_pn:in_ck="724166073987291540" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1728867392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control.ncd"/>
      <outfile xil_pn:name="Control.pad"/>
      <outfile xil_pn:name="Control.par"/>
      <outfile xil_pn:name="Control.ptwx"/>
      <outfile xil_pn:name="Control.unroutes"/>
      <outfile xil_pn:name="Control.xpi"/>
      <outfile xil_pn:name="Control_pad.csv"/>
      <outfile xil_pn:name="Control_pad.txt"/>
      <outfile xil_pn:name="Control_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1728867415" xil_pn:in_ck="107927267169959524" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1728867408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control.bgn"/>
      <outfile xil_pn:name="Control.bit"/>
      <outfile xil_pn:name="Control.drc"/>
      <outfile xil_pn:name="Control.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1728867408" xil_pn:in_ck="-835601368148870441" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1728867405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control.twr"/>
      <outfile xil_pn:name="Control.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
