
---------- Begin Simulation Statistics ----------
final_tick                               2580337659500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57790                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703416                       # Number of bytes of host memory used
host_op_rate                                    57959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 44976.12                       # Real time elapsed on the host
host_tick_rate                               57371288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599165886                       # Number of instructions simulated
sim_ops                                    2606774821                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.580338                       # Number of seconds simulated
sim_ticks                                2580337659500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.829980                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              319052060                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           371725659                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24884976                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        497541635                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          49268164                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       49595829                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          327665                       # Number of indirect misses.
system.cpu0.branchPred.lookups              635185506                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032113                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16044798                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581741571                       # Number of branches committed
system.cpu0.commit.bw_lim_events             83005462                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419536                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      233970205                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379219602                       # Number of instructions committed
system.cpu0.commit.committedOps            2383026773                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4194373144                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395691                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3106701577     74.07%     74.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    630308742     15.03%     89.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    160816669      3.83%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    131430739      3.13%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     54237660      1.29%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16509278      0.39%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6289369      0.15%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5073648      0.12%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     83005462      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4194373144                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48953546                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306158144                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725948759                       # Number of loads committed
system.cpu0.commit.membars                    7608915                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608921      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329903914     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729750621     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290494892     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383026773                       # Class of committed instruction
system.cpu0.commit.refs                    1020245541                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379219602                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383026773                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.166621                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.166621                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            813799505                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8849700                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           314468125                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2646811216                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1541127303                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1848167087                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16073131                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25360831                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16082992                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  635185506                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                475453008                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2664608597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11251509                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2693087741                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 873                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4447                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49827808                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123221                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1545722108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         368320224                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.522436                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4235250018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2287622184     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1457101075     34.40%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               308341233      7.28%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               138283120      3.27%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20720850      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17526923      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1843252      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3805868      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5513      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4235250018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       95                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      41                       # number of floating regfile writes
system.cpu0.idleCycles                      919616159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16257219                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               609666439                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502512                       # Inst execution rate
system.cpu0.iew.exec_refs                  1151073783                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 335322445                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              636024225                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            813782596                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811021                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6628610                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           341277654                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2616967288                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            815751338                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11857698                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2590383084                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3252724                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27107542                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16073131                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             35377143                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1185622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        55545637                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16209                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        30509                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15309593                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     87833837                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     46980861                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         30509                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1538126                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14719093                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1123730720                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2566846883                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843808                       # average fanout of values written-back
system.cpu0.iew.wb_producers                948212588                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.497946                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2567006877                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3193249692                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1643960036                       # number of integer regfile writes
system.cpu0.ipc                              0.461548                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.461548                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612482      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1415844090     54.41%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19386729      0.75%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900163      0.23%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             17      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           821302876     31.56%     87.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          332194374     12.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2602240783                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     73                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                142                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                88                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    9181882                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003528                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1615637     17.60%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2937      0.03%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1488486     16.21%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5344964     58.21%     92.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               729854      7.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2603810110                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9449451902                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2566846814                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2850937079                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2605546775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2602240783                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420513                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      233940430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           538579                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           977                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52188226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4235250018                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.842748                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2372356168     56.01%     56.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1294350533     30.56%     86.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          456204314     10.77%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75464737      1.78%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           25045978      0.59%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4021462      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6236095      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1186229      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             384502      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4235250018                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.504812                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         43283149                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18992418                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           813782596                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          341277654                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2915                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5154866177                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8528282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              702259299                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525654393                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27552627                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1558493835                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              45227833                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               107187                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3257232160                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2638382416                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1696980768                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1844053219                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              39360443                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16073131                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            114122808                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               171326308                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               95                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3257232065                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        247726                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8939                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 63518475                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8933                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6728327467                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5274921738                       # The number of ROB writes
system.cpu0.timesIdled                       48727049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.108142                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26750947                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31805419                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2549909                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40482898                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3029268                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3040628                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11360                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49258933                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112293                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801583                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1715239                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41142995                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9845731                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22151444                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219946284                       # Number of instructions committed
system.cpu1.commit.committedOps             223748048                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    834230246                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.268209                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.092462                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    751299185     90.06%     90.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     39137845      4.69%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14957136      1.79%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8246383      0.99%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5233771      0.63%     98.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3347101      0.40%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1621313      0.19%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       541781      0.06%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9845731      1.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    834230246                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481718                       # Number of function calls committed.
system.cpu1.commit.int_insts                213856403                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55662499                       # Number of loads committed
system.cpu1.commit.membars                    7603288                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603288      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132567190     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59464082     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21553964      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223748048                       # Class of committed instruction
system.cpu1.commit.refs                      81018058                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219946284                       # Number of Instructions Simulated
system.cpu1.committedOps                    223748048                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.836905                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.836905                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            674496259                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               846108                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25258207                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             254130767                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39801633                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                112686373                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1716417                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2140003                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9562696                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49258933                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36372705                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    790811764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               605471                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     259874783                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5102186                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058370                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44900477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29780215                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.307940                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         838263378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314551                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.769588                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               670269615     79.96%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               109639612     13.08%     93.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37124971      4.43%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12251721      1.46%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3489071      0.42%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3854940      0.46%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633190      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           838263378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5649631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1843582                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44159848                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283385                       # Inst execution rate
system.cpu1.iew.exec_refs                    85579535                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26116713                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              567126491                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60079433                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802275                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1341551                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26980177                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          245886722                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59462822                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1618881                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239152657                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2370615                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9266624                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1716417                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16264788                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        71346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2766044                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25444                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1527                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          882                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4416934                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1624618                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1527                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       395556                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1448026                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                137008174                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237851538                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819107                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112224317                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.281844                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237936989                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               304101714                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166595199                       # number of integer regfile writes
system.cpu1.ipc                              0.260627                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.260627                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603399      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144427876     59.99%     63.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855381      0.36%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704580      0.71%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63774849     26.49%     90.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22405441      9.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240771538                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6944821                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028844                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 917144     13.21%     13.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 10949      0.16%     13.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1358262     19.56%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4158477     59.88%     92.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               499985      7.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             240112944                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1327096753                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237851526                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        268026776                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 234480957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240771538                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405765                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22138673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           345506                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           329                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10024734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    838263378                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287227                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766313                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          687987175     82.07%     82.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           98851018     11.79%     93.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31491251      3.76%     97.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7745825      0.92%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8533561      1.02%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1530002      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1164580      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             750919      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209047      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      838263378                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285304                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25875067                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4575681                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60079433                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26980177                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       843913009                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4316745242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              613100734                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156118808                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27146668                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44265059                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8233091                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                86292                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            321498308                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             251254219                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          176059308                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                115953722                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              26968349                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1716417                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63199922                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19940500                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       321498296                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27524                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               628                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52391619                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           628                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1070283721                       # The number of ROB reads
system.cpu1.rob.rob_writes                  495853769                       # The number of ROB writes
system.cpu1.timesIdled                         385904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         37344810                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            37514312                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                929814                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     40022074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      79837472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4302459                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       611424                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    135771168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27659402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    271528979                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28270826                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           34029350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8002898                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31812397                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5990794                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5990793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      34029352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1390                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    119857615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              119857615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3073474624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3073474624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          40022177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                40022177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            40022177                       # Request fanout histogram
system.membus.respLayer1.occupancy       207962369643                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        122912070355                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       609163500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   855478123.539940                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2059859000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2576073515000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4264144500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    417019262                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       417019262                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    417019262                       # number of overall hits
system.cpu0.icache.overall_hits::total      417019262                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58433745                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58433745                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58433745                       # number of overall misses
system.cpu0.icache.overall_misses::total     58433745                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1181871558996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1181871558996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1181871558996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1181871558996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    475453007                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    475453007                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    475453007                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    475453007                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122901                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122901                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122901                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122901                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20225.839692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20225.839692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20225.839692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20225.839692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2600                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52570979                       # number of writebacks
system.cpu0.icache.writebacks::total         52570979                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5862733                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5862733                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5862733                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5862733                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52571012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52571012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52571012                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52571012                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1039738659997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1039738659997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1039738659997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1039738659997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110570                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110570                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110570                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110570                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19777.794272                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19777.794272                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19777.794272                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19777.794272                       # average overall mshr miss latency
system.cpu0.icache.replacements              52570979                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    417019262                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      417019262                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58433745                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58433745                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1181871558996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1181871558996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    475453007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    475453007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20225.839692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20225.839692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5862733                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5862733                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52571012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52571012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1039738659997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1039738659997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110570                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110570                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19777.794272                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19777.794272                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999983                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          469590144                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52570979                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.932498                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999983                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1003477025                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1003477025                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    896840602                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       896840602                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    896840602                       # number of overall hits
system.cpu0.dcache.overall_hits::total      896840602                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    136371825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     136371825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    136371825                       # number of overall misses
system.cpu0.dcache.overall_misses::total    136371825                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3581926100232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3581926100232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3581926100232                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3581926100232                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1033212427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1033212427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1033212427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1033212427                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131988                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26265.880802                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26265.880802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26265.880802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26265.880802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     37048893                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        63521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2407796                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            782                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.387056                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.228900                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     77738566                       # number of writebacks
system.cpu0.dcache.writebacks::total         77738566                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     60097876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     60097876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     60097876                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     60097876                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     76273949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     76273949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     76273949                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     76273949                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1581644457948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1581644457948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1581644457948                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1581644457948                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073822                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073822                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073822                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073822                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20736.365151                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20736.365151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20736.365151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20736.365151                       # average overall mshr miss latency
system.cpu0.dcache.replacements              77738566                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    658571912                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      658571912                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     84151483                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     84151483                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2143244385500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2143244385500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    742723395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    742723395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25468.884315                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25468.884315                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     26963958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26963958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     57187525                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     57187525                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1141276332500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1141276332500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19956.735888                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19956.735888                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    238268690                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     238268690                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     52220342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     52220342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1438681714732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1438681714732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290489032                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290489032                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.179767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.179767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27550.216250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27550.216250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     33133918                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     33133918                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19086424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19086424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 440368125448                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 440368125448                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065704                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065704                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23072.322267                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23072.322267                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2770                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2770                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17391000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17391000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.466173                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.466173                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6278.339350                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6278.339350                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2757                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2757                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60192.307692                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60192.307692                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       732500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       732500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4386.227545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4386.227545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       565500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       565500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028416                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028416                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3386.227545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3386.227545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330005                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330005                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471865                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471865                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129366537000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129366537000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87892.936513                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87892.936513                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471865                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471865                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127894672000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127894672000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86892.936513                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86892.936513                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996477                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          976925637                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         77745524                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.565683                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996477                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2151797788                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2151797788                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            46828144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            67934793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              425748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1342472                       # number of demand (read+write) hits
system.l2.demand_hits::total                116531157                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           46828144                       # number of overall hits
system.l2.overall_hits::.cpu0.data           67934793                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             425748                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1342472                       # number of overall hits
system.l2.overall_hits::total               116531157                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5742868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9799999                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             22688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3656508                       # number of demand (read+write) misses
system.l2.demand_misses::total               19222063                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5742868                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9799999                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            22688                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3656508                       # number of overall misses
system.l2.overall_misses::total              19222063                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 458624766500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 834150890999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1990136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 372566150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1667331943999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 458624766500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 834150890999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1990136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 372566150000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1667331943999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52571012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        77734792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          448436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4998980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            135753220                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52571012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       77734792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         448436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4998980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           135753220                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.126070                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.050594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.731451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.126070                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.050594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.731451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79859.882989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85117.446542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87717.581982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101891.244324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86740.530608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79859.882989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85117.446542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87717.581982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101891.244324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86740.530608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  19629607                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8002899                       # number of writebacks
system.l2.writebacks::total                   8002899                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         865635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         354721                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1220563                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        865635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        354721                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1220563                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5742740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8934364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        22609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3301787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18001500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5742740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8934364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        22609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3301787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25148090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         43149590                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 401190781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 686397066001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1759364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 312226839509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1401574050510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 401190781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 686397066001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1759364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 312226839509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1671351464133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3072925514643                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.114934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.050417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.660492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.114934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.050417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.660492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69860.516234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76826.628734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77816.975541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94562.986501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77858.736800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69860.516234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76826.628734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77816.975541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94562.986501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66460.373895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71215.636455                       # average overall mshr miss latency
system.l2.replacements                       64488264                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24580095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24580095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24580095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24580095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    110582300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        110582300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    110582300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    110582300                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25148090                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25148090                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1671351464133                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1671351464133                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66460.373895                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66460.373895                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       485500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       607500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5779.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6328.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1698500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       244000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1942500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20220.238095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20234.375000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16504345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           514847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              17019192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4054298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2430921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6485219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 354016697500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 252497390000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  606514087500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20558643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2945768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23504411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.197206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.275915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87318.864450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103869.023304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93522.529848                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       401958                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       186682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           588640                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3652340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2244239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5896579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 287223910001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 214818848506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 502042758507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.177655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.761852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.250871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78641.065728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95720.129855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85141.360526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      46828144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        425748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47253892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5742868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        22688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5765556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 458624766500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1990136500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 460614903000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52571012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       448436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53019448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.050594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79859.882989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87717.581982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79890.803766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          128                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           207                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5742740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        22609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5765349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 401190781000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1759364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 402950145000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.050417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.108740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69860.516234                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77816.975541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69891.717743                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     51430448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       827625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          52258073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5745701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1225587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6971288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 480134193499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 120068760000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 600202953499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     57176149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2053212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59229361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.100491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.596912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83564.075732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97968.369443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86096.421995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       463677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       168039                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       631716                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5282024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1057548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6339572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 399173156000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  97407991003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 496581147003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.092382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.515070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75572.007246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92107.394655                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78330.389970                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          398                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           78                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               476                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3101                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          280                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3381                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    154703000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9915000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    164618000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3499                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          358                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3857                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.886253                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.782123                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.876588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 49888.100613                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 35410.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 48689.145223                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         2352                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          138                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2490                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          749                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          891                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20309514                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2937987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23247501                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.214061                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.396648                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.231009                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 27115.506008                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20690.049296                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 26091.471380                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                   291714064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  64490731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.523349                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.816126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.864028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.197294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.732492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.356692                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.387752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.128083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.427448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2231847539                       # Number of tag accesses
system.l2.tags.data_accesses               2231847539                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     367537344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     575665024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1446976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     214095744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1402544064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2561289152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    367537344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1446976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     368984320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    512185472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       512185472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5742771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8994766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          22609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3345246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21914751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            40020143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8002898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8002898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        142437693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        223096780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           560770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82971987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    543550593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             992617824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    142437693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       560770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        142998463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198495523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198495523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198495523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       142437693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       223096780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          560770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82971987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    543550593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1191113346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7118730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5742771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8022556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     22609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3244901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21831157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015993810750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       434408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       434408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76483438                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6706549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    40020145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8002898                       # Number of write requests accepted
system.mem_ctrls.readBursts                  40020145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8002898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1156151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                884168                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1287938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1264088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1343004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1416527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6087156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6789009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3526011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1457145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1413266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1353164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1339668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2039523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1751798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3045455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1354092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3396150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            424725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            416586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            408303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            449169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            466737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            459996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            456273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            431514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           422035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           532901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           576672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           430008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           432108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           409586                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 919058174170                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               194319970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1647758061670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23648.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42398.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31144314                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4370651                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              40020145                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8002898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12549376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9368579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7645800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3470305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2436742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1742579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  622019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  451881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  309490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  109621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  69181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  44254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  63056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 185386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 418549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 456507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 466829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 467167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 468682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 471666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 477348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 495073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 470032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 463018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 454049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 446536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 444862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 448842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10467725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.139363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.312914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.271068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2575534     24.60%     24.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4311236     41.19%     65.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1009618      9.65%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       848419      8.11%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       465090      4.44%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       242361      2.32%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       210095      2.01%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       168327      1.61%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       637045      6.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10467725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       434408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.464248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    598.860847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       434407    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        434408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       434408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           365032     84.03%     84.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7831      1.80%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            38120      8.78%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14410      3.32%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5818      1.34%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2089      0.48%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              741      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              261      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               78      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        434408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2487295616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                73993664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               455597184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2561289280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            512185472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       963.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    992.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2580337657500                       # Total gap between requests
system.mem_ctrls.avgGap                      53731.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    367537344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    513443584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1446976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    207673664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1397194048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    455597184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 142437693.240201294422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 198983099.017936885357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 560770.019641687162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80483134.924381002784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 541477214.369974613190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176564947.739546030760                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5742771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8994766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        22609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3345246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21914753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8002898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 164647384341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 325120806381                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    807748211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 174442851613                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 982739271124                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 62440000262931                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28670.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36145.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35726.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52146.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44843.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7802173.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          33137675340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17613069375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        112048841100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19267526340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     203689237440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1122521810130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45568137120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1553846296845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.187195                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 108324569501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86162960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2385850129999                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          41601952560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          22111947000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        165440068920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17892118980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     203689237440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1135542645030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34603223520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1620881193450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.166313                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79113977077                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86162960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2415060722423                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    26000465150.602409                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   121030174165.015442                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     92.77%     92.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.41%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 920621912500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   422299052000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2158038607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35916687                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35916687                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35916687                       # number of overall hits
system.cpu1.icache.overall_hits::total       35916687                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       456018                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        456018                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       456018                       # number of overall misses
system.cpu1.icache.overall_misses::total       456018                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   7981580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   7981580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   7981580000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   7981580000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36372705                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36372705                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36372705                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36372705                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012537                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012537                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012537                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012537                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17502.774013                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17502.774013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17502.774013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17502.774013                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       448404                       # number of writebacks
system.cpu1.icache.writebacks::total           448404                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7582                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7582                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7582                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7582                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       448436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       448436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       448436                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       448436                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7410780000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7410780000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7410780000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7410780000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012329                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012329                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012329                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012329                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16525.836463                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16525.836463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16525.836463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16525.836463                       # average overall mshr miss latency
system.cpu1.icache.replacements                448404                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35916687                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35916687                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       456018                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       456018                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   7981580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   7981580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36372705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36372705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012537                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012537                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17502.774013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17502.774013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7582                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7582                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       448436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       448436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7410780000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7410780000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16525.836463                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16525.836463                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995727                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36362978                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           448404                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.094232                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342603000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995727                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73193846                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73193846                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     63953957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        63953957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     63953957                       # number of overall hits
system.cpu1.dcache.overall_hits::total       63953957                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14042150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14042150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14042150                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14042150                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1158650549621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1158650549621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1158650549621                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1158650549621                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77996107                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77996107                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77996107                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77996107                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180037                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180037                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180037                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180037                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82512.332486                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82512.332486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82512.332486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82512.332486                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5034495                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       317651                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            80431                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2735                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.593963                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   116.142962                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4998993                       # number of writebacks
system.cpu1.dcache.writebacks::total          4998993                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10399239                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10399239                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10399239                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10399239                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3642911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3642911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3642911                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3642911                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 277026841700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 277026841700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 277026841700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 277026841700                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046706                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046706                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046706                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046706                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76045.459716                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76045.459716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76045.459716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76045.459716                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4998993                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48325775                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48325775                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8116816                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8116816                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 570163295500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 570163295500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56442591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56442591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70244.698845                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70244.698845                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6063299                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6063299                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2053517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2053517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 133397716500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 133397716500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036382                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036382                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64960.609773                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64960.609773                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15628182                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15628182                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5925334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5925334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 588487254121                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 588487254121                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21553516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21553516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274913                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274913                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99317.144674                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99317.144674                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4335940                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4335940                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1589394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1589394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 143629125200                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 143629125200                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073742                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073742                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90367.224993                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90367.224993                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5714500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5714500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38096.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38096.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       588500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       588500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.245652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.245652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5207.964602                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5207.964602                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       475500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       475500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.245652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.245652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4207.964602                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4207.964602                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363575                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363575                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 122033874000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 122033874000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358686                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358686                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89495.534899                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89495.534899                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363575                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363575                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 120670299000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 120670299000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358686                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358686                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88495.534899                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88495.534899                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.475595                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71396432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5006355                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.261160                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342614500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.475595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.952362                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.952362                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168603634                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168603634                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2580337659500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112249525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32582994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    111176838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        56485365                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         35685923                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23518006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23518005                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53019448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59230078                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3857                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3857                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157713002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    233222950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1345276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15004949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             407286177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6729087360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9950294912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57397760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    639870144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17376650176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       100189045                       # Total snoops (count)
system.tol2bus.snoopTraffic                 513102016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        235946232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.355091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              203358811     86.19%     86.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1               31975997     13.55%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 611424      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          235946232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       271521426991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      116626572893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79765669051                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7514752118                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         672849108                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4599543594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761996                       # Number of bytes of host memory used
host_op_rate                                   100430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34409.16                       # Real time elapsed on the host
host_tick_rate                               58682215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436559908                       # Number of instructions simulated
sim_ops                                    3455709867                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.019206                       # Number of seconds simulated
sim_ticks                                2019205935000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.927340                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54555224                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58082369                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9062933                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120967519                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1480735                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1856664                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          375929                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131252817                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       191413                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        292586                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7961695                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  69528332                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26539996                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12385165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      203617398                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           409323369                       # Number of instructions committed
system.cpu0.commit.committedOps             415259731                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2998528363                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.138488                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.873865                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2875386559     95.89%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51983982      1.73%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11972997      0.40%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19503458      0.65%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5019420      0.17%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2332117      0.08%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3767690      0.13%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2022144      0.07%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26539996      0.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2998528363                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     25358                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2572836                       # Number of function calls committed.
system.cpu0.commit.int_insts                401988710                       # Number of committed integer instructions.
system.cpu0.commit.loads                    142458687                       # Number of loads committed
system.cpu0.commit.membars                    9010190                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9016010      2.17%      2.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       233575974     56.25%     58.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5710103      1.38%     59.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2839281      0.68%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3880      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11641      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1940      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1974      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      142747339     34.38%     94.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21345666      5.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3934      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1973      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        415259731                       # Class of committed instruction
system.cpu0.commit.refs                     164098912                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  409323369                       # Number of Instructions Simulated
system.cpu0.committedOps                    415259731                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.501795                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.501795                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2658719276                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1122214                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43057346                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             667783446                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               149976664                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                191154232                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8011602                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2694775                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22898644                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131252817                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36684228                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2851788785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1468507                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         8401                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     817355787                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles               12708                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        73063                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18249012                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037717                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         169752955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56035959                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.234873                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3030760418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.272857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.823087                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2583116812     85.23%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               273058909      9.01%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59112553      1.95%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51235149      1.69%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53304692      1.76%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5893773      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  451560      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  117708      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4469262      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3030760418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    22406                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15958                       # number of floating regfile writes
system.cpu0.idleCycles                      449223148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8401506                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                82714513                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.166182                       # Inst execution rate
system.cpu0.iew.exec_refs                   265801337                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22683353                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               68930088                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            224921266                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4715319                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1502669                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24582396                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          613183994                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            243117984                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5046501                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            578309793                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                725086                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            843600966                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8011602                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            843259451                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10576994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          564306                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6122                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5520                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          639                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82462579                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2942182                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5520                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3828392                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4573114                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                461168729                       # num instructions consuming a value
system.cpu0.iew.wb_count                    521158768                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763083                       # average fanout of values written-back
system.cpu0.iew.wb_producers                351910051                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.149759                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     522981225                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               754556542                       # number of integer regfile reads
system.cpu0.int_regfile_writes              413658689                       # number of integer regfile writes
system.cpu0.ipc                              0.117622                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.117622                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9075255      1.56%      1.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            294121954     50.42%     51.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8117742      1.39%     53.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2839830      0.49%     53.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 50      0.00%     53.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3880      0.00%     53.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11641      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            202      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1940      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1974      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           246672005     42.28%     96.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22503167      3.86%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4384      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2269      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             583356293                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  26398                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              52748                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        25928                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             27586                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7637695                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013093                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2071613     27.12%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10718      0.14%     27.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    487      0.01%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5213257     68.26%     95.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               341562      4.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               39      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              19      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             581892335                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4206922302                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    521132840                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        811085639                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596912613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                583356293                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16271381                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197924347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1864350                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3886216                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    118149559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3030760418                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.192479                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.696288                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2722692540     89.84%     89.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          162845404      5.37%     95.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75017211      2.48%     97.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32702693      1.08%     98.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23671324      0.78%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7628131      0.25%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4602162      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             878159      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             722794      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3030760418                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167632                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14646787                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1889159                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           224921266                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24582396                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  75231                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 19451                       # number of misc regfile writes
system.cpu0.numCycles                      3479983566                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   558428930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              936226056                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            319817921                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14961124                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               165733559                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             664284632                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1142592                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            841622991                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629742698                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          499611730                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                195930536                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14425814                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8011602                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            687076173                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179793876                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            22556                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       841600435                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles    1037782492                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4445627                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124984462                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4538458                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3590467995                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1270000888                       # The number of ROB writes
system.cpu0.timesIdled                        5185816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                45911                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.764349                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55702674                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60701868                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9162675                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        122148625                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2175355                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2671886                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          496531                       # Number of indirect misses.
system.cpu1.branchPred.lookups              133509027                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       352380                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262677                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8122016                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  73321775                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26768361                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11730527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      201015306                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           428070653                       # Number of instructions committed
system.cpu1.commit.committedOps             433675315                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2942651668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.147376                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.891154                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2809700574     95.48%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57337280      1.95%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14543911      0.49%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     20278310      0.69%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5658601      0.19%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2589791      0.09%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3738844      0.13%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2035996      0.07%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26768361      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2942651668                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    138966                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3858846                       # Number of function calls committed.
system.cpu1.commit.int_insts                420958879                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144972013                       # Number of loads committed
system.cpu1.commit.membars                    8488614                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8520672      1.96%      1.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       247056363     56.97%     58.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5701647      1.31%     60.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2764139      0.64%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         21372      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         64116      0.01%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10686      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10686      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      145213286     33.48%     94.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24280242      5.60%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        21404      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10702      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        433675315                       # Class of committed instruction
system.cpu1.commit.refs                     169525634                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  428070653                       # Number of Instructions Simulated
system.cpu1.committedOps                    433675315                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.378311                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.378311                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2545969066                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1059389                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44545126                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             683354566                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               193364591                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                204512747                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8207144                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2330630                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22609803                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  133509027                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39695396                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2748586466                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1672441                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         7529                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     829336099                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles               13135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        69266                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18517912                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037225                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         216727999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57878029                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.231238                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2974663351                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.281833                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.833516                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2518570170     84.67%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               279685992      9.40%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60711956      2.04%     96.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51241846      1.72%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53288192      1.79%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5846789      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  604501      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  201544      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4512361      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2974663351                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   118203                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   85763                       # number of floating regfile writes
system.cpu1.idleCycles                      611845784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8576892                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                86213588                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.165717                       # Inst execution rate
system.cpu1.iew.exec_refs                   270176794                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25522121                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               67565029                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226518437                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4521035                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1723905                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27344269                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          629051803                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            244654673                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5389075                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            594345702                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                734814                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            833681071                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8207144                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            833355454                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10472420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1055800                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7569                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6462                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          529                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81546424                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2790648                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6462                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4001079                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4575813                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                462023294                       # num instructions consuming a value
system.cpu1.iew.wb_count                    537378865                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765532                       # average fanout of values written-back
system.cpu1.iew.wb_producers                353693412                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.149833                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     539238290                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               775404586                       # number of integer regfile reads
system.cpu1.int_regfile_writes              424460301                       # number of integer regfile writes
system.cpu1.ipc                              0.119356                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.119356                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8613959      1.44%      1.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            306489102     51.10%     52.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8060515      1.34%     53.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2765874      0.46%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 32      0.00%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              21372      0.00%     54.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              64116      0.01%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            118      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10686      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10686      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           248287681     41.40%     95.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25377915      4.23%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          21775      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10946      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             599734777                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 139765                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             279510                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       139402                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            140634                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7986953                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013317                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2133274     26.71%     26.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 19462      0.24%     26.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1976      0.02%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5379141     67.35%     94.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               453066      5.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               20      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              14      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             598968006                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4183684685                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    537239463                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        824292699                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 613656130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                599734777                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15395673                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      195376488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1844337                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3665146                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    117600123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2974663351                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.201614                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.710852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2656282528     89.30%     89.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          170582042      5.73%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76066854      2.56%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33177309      1.12%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24178859      0.81%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7969479      0.27%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4693699      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             938573      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             774008      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2974663351                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.167220                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13917768                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1774976                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226518437                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27344269                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 241512                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                106860                       # number of misc regfile writes
system.cpu1.numCycles                      3586509135                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   451827301                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              924277419                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332462679                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15100573                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               208940356                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             647242226                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1089987                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            862502657                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             646072820                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          510700134                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                209225962                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13386176                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8207144                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            668752258                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178237455                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           118309                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       862384348                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     955260212                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4247661                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                122421193                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4334038                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3549804016                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1301403120                       # The number of ROB writes
system.cpu1.timesIdled                        7145955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        127083422                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               329062                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           129901345                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3330323                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    175777795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     347862587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6221256                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5295581                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77744823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     71172205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155570607                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       76467786                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          168873059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17530717                       # Transaction distribution
system.membus.trans_dist::WritebackClean          141                       # Transaction distribution
system.membus.trans_dist::CleanEvict        154587318                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           189679                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         105046                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6548482                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6544167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     168873057                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         28147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    523279813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              523279813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12348677376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12348677376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           227536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         175744411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               175744411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           175744411                       # Request fanout histogram
system.membus.respLayer1.occupancy       902204828462                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        454044272580                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31124                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15562                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17942568.178897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   103096464.909884                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15562    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5448588000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15562                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1739983689000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 279222246000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31651197                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31651197                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31651197                       # number of overall hits
system.cpu0.icache.overall_hits::total       31651197                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5033026                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5033026                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5033026                       # number of overall misses
system.cpu0.icache.overall_misses::total      5033026                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 353736830384                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 353736830384                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 353736830384                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 353736830384                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36684223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36684223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36684223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36684223                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137199                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137199                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137199                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137199                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70283.131934                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70283.131934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70283.131934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70283.131934                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       200142                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          384                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2935                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.191482                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          384                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4621060                       # number of writebacks
system.cpu0.icache.writebacks::total          4621060                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       409447                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       409447                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       409447                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       409447                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4623579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4623579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4623579                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4623579                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 322121402904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 322121402904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 322121402904                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 322121402904                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.126037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.126037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.126037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.126037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69669.276313                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69669.276313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69669.276313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69669.276313                       # average overall mshr miss latency
system.cpu0.icache.replacements               4621060                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31651197                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31651197                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5033026                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5033026                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 353736830384                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 353736830384                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36684223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36684223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137199                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137199                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70283.131934                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70283.131934                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       409447                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       409447                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4623579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4623579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 322121402904                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 322121402904                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.126037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.126037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69669.276313                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69669.276313                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.990542                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36274905                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4623611                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.845579                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.990542                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999704                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         77992025                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        77992025                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    142630605                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142630605                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    142630605                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142630605                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72367460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72367460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72367460                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72367460                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6927476739876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6927476739876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6927476739876                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6927476739876                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    214998065                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    214998065                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    214998065                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    214998065                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.336596                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.336596                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.336596                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.336596                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 95726.404379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95726.404379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 95726.404379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95726.404379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    852023605                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232208                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         11884933                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3337                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.689391                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.585856                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33221761                       # number of writebacks
system.cpu0.dcache.writebacks::total         33221761                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38993990                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38993990                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38993990                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38993990                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33373470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33373470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33373470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33373470                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3612649686158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3612649686158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3612649686158                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3612649686158                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155227                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155227                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155227                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155227                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108249.147786                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108249.147786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108249.147786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108249.147786                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33221702                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    132659130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      132659130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     64021954                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     64021954                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6222765897000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6222765897000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196681084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196681084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.325511                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.325511                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97197.375403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97197.375403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34546446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34546446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29475508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29475508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3221811123500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3221811123500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149864                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149864                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109304.685215                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109304.685215                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9971475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9971475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8345506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8345506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 704710842876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 704710842876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18316981                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18316981                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.455616                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.455616                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84441.955092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84441.955092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4447544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4447544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3897962                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3897962                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 390838562658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 390838562658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.212806                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.212806                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 100267.412216                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100267.412216                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2976546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2976546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       108926                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       108926                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5434132500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5434132500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3085472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3085472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.035303                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.035303                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49888.295724                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49888.295724                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        65898                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        65898                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        43028                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        43028                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1693892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1693892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013945                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013945                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39367.202752                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39367.202752                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2977078                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2977078                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        52858                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        52858                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    499222500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    499222500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3029936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3029936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.017445                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017445                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9444.596844                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9444.596844                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        52665                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        52665                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    446593500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    446593500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017382                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017382                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8479.891769                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8479.891769                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1005500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1005500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       969500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       969500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       180108                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         180108                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       112478                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       112478                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2592662946                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2592662946                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       292586                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       292586                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384427                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384427                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23050.400487                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23050.400487                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       112463                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       112463                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2479922447                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2479922447                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22051.007416                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22051.007416                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.894075                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          182384126                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33415548                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.458062                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.894075                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996690                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996690                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        476227634                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       476227634                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1718826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3083363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2505772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3386997                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10694958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1718826                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3083363                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2505772                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3386997                       # number of overall hits
system.l2.overall_hits::total                10694958                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2904104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          30105883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4009849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29595821                       # number of demand (read+write) misses
system.l2.demand_misses::total               66615657                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2904104                       # number of overall misses
system.l2.overall_misses::.cpu0.data         30105883                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4009849                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29595821                       # number of overall misses
system.l2.overall_misses::total              66615657                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 296015914774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3519617166897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 392974607448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3462217837472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7670825526591                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 296015914774                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3519617166897                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 392974607448                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3462217837472                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7670825526591                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4622930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33189246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6515621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32982818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77310615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4622930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33189246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6515621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32982818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77310615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.628196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.907098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.615421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.628196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.907098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.615421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861662                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 101930.204557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116907.953402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98002.345587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116983.334825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115150.489720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 101930.204557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116907.953402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98002.345587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116983.334825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115150.489720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9553690                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    277900                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.378158                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 108978289                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17530680                       # number of writebacks
system.l2.writebacks::total                  17530680                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          50625                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1876337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          24087                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1810130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3761179                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         50625                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1876337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         24087                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1810130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3761179                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2853479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     28229546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3985762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     27785691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          62854478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2853479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     28229546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3985762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     27785691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    118100337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        180954815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 264540963394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3103289370371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 351499423567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3054834617219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6774164374551                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 264540963394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3103289370371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 351499423567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3054834617219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10678419730089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 17452584104640                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.617245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.850563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.611724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.842429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.813012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.617245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.850563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.611724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.842429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.340621                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 92708.221576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109930.544769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88188.763796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109942.726176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107775.366053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 92708.221576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109930.544769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88188.763796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109942.726176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90418.198638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96447.193763                       # average overall mshr miss latency
system.l2.replacements                      237379697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18796771                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18796771                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           36                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             36                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     18796807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18796807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           36                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           36                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53706852                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53706852                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          141                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            141                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53706993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53706993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          141                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          141                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    118100337                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      118100337                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10678419730089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10678419730089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90418.198638                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90418.198638                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8596                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10736                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         33778                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         17375                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51153                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    105133000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     88090500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    193223500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        42374                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        19515                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            61889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.797140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.890341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3112.469655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5069.956835                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3777.363986                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          266                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          177                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             443                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        33512                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        17198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         50710                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    684510493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    354037492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1038547985                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.790862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.881271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.819370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20425.832329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20585.968834                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20480.141688                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5516                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1286                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6802                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7956                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        11430                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19386                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     37430000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     23995000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     61425000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13472                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          26188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.590558                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.898868                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.740263                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4704.625440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2099.300087                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3168.523677                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          158                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           99                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           257                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7798                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        11331                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        19129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    163460463                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    230259455                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    393719918                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.578830                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.891082                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.730449                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20961.844447                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20321.194511                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20582.357572                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           241887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           288521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                530408                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3610004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3529857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7139861                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 382205207938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 370903038422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  753108246360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3851891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3818378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7670269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.937203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105873.901508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105075.938890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105479.398879                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       322565                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       298231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           620796                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3287439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3231626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6519065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 325381969975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 316516844947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 641898814922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.853461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.846335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98977.340713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97943.525936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98464.858829                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1718826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2505772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4224598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2904104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4009849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6913953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 296015914774                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 392974607448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 688990522222                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4622930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6515621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11138551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.628196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.615421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 101930.204557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98002.345587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99652.184824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        50625                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        24087                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         74712                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2853479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3985762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6839241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 264540963394                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 351499423567                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 616040386961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.617245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.611724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.614015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 92708.221576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88188.763796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90074.379154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2841476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3098476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5939952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26495879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     26065964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        52561843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3137411958959                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3091314799050                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6228726758009                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29337355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29164440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58501795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.903145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.893758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118411.318189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118595.836281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118502.822628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1553772                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1511899                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3065671                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24942107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24554065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     49496172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2777907400396                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2738317772272                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5516225172668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.850183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111374.207496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111521.972931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111447.510985                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3945                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2708                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6653                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        14375                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        17872                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           32247                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    187587500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data    144789000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    332376500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        18320                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        20580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         38900                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.784662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.868416                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.828972                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13049.565217                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8101.443599                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10307.206872                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         2484                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data         2019                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         4503                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        11891                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        15853                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        27744                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    233469787                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    311587309                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    545057096                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.649072                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.770311                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.713213                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19634.159196                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19654.785151                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19645.944925                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999691                       # Cycle average of tags in use
system.l2.tags.total_refs                   258648343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 237390515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.089548                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.268579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.832419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.362618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.972486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.174413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.389176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.285447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.083791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.080850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.521706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1436925555                       # Number of tag accesses
system.l2.tags.data_accesses               1436925555                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     183343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1815796864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     255093760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1787319360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7185149120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11226702464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    183343360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    255093760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     438437120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1121965888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1121965888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2864740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       28371826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3985840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       27926865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    112267955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           175417226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17530717                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17530717                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         90799733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        899262840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        126333702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        885159522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3558403328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5559959125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     90799733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    126333702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        217133435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      555647083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555647083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      555647083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        90799733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       899262840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       126333702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       885159522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3558403328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6115606208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17154070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2864655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27780162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3985716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27354575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 111675813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000301446750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1067025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1067025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           234195661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16181493                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   175417224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17530858                       # Number of write requests accepted
system.mem_ctrls.readBursts                 175417224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17530858                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1756303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                376788                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6970478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7837208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10475353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8744030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8651025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15780180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12264367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          13231367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10774139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          12076888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11039880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16521512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10884670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          8314437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10765883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          9329504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            818932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1062465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1229884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1087114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            922383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1174004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            836028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            913786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            783671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1042564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           841289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1413109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1471717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           788037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1411414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1357672                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8017788608955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               868304605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11273930877705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46169.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64919.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                129683978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9395872                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             175417224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17530858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10253106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                11641247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13523683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                13357229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14209557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14225850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                13311811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13119763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12558112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                11603006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12025135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               13455516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9058779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4537448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3110259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1828280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1108091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 588612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 123775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  21662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 406852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 739256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 946823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1050734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1099316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1121418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1131134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1139393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1155770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1184209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1163641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1140622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1127238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1119842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1113109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1116680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 186300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  80038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  38057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51735140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.051545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.765804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.371047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7914430     15.30%     15.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     30760846     59.46%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4732032      9.15%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4233067      8.18%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1529114      2.96%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       677309      1.31%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       559511      1.08%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       338329      0.65%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       990502      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51735140                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1067025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     162.752356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    130.425195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    122.171105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        527916     49.48%     49.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       372158     34.88%     84.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383       109557     10.27%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        34969      3.28%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        12519      1.17%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         5347      0.50%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2419      0.23%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1122      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          555      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          243      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          109      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           64      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           24      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1067025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1067025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.071473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.425096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1026648     96.22%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            12193      1.14%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18519      1.74%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6937      0.65%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2137      0.20%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              484      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1067025                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11114298944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               112403392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1097860416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11226702336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1121974912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5504.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       543.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5559.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    555.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        47.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2019205856500                       # Total gap between requests
system.mem_ctrls.avgGap                      10465.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    183337920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1777930368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    255085824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1750692800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7147252032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1097860416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 90797038.985525757074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 880509678.177030563354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 126329771.311810255051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 867020430.979468226433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3539635015.979685306549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 543708988.256316661835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2864740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     28371826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3985840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     27926865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    112267953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17530858                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 145060018444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1923312363210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 185563384654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1893468732030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 7126526379367                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50858687969382                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     50636.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67789.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46555.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67800.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63477.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2901095.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         195347451180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         103829644050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        640507365960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        47551449060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159394591200.021423                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     912547763160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6913804800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2066092069410.262207                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1023.220085                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10498825764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67425800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1941281309236                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         174041448420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          92505212250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        599431617120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        41992791120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159394591200.021423                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     913677953460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5962065600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1987005679170.262207                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        984.053011                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7989405351                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67425800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1943790729649                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43884                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21943                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10297697.101581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   105826646.812816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21943    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6748787000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21943                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1793243567500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 225962367500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32766770                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32766770                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32766770                       # number of overall hits
system.cpu1.icache.overall_hits::total       32766770                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6928604                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6928604                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6928604                       # number of overall misses
system.cpu1.icache.overall_misses::total      6928604                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 460090526430                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 460090526430                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 460090526430                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 460090526430                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39695374                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39695374                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39695374                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39695374                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.174544                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.174544                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.174544                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.174544                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66404.506078                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66404.506078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66404.506078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66404.506078                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       448580                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4157                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   107.909550                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6514072                       # number of writebacks
system.cpu1.icache.writebacks::total          6514072                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       412543                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       412543                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       412543                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       412543                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6516061                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6516061                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6516061                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6516061                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 430614292457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 430614292457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 430614292457                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 430614292457                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.164152                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.164152                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.164152                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.164152                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66085.061582                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66085.061582                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66085.061582                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66085.061582                       # average overall mshr miss latency
system.cpu1.icache.replacements               6514072                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32766770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32766770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6928604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6928604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 460090526430                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 460090526430                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39695374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39695374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.174544                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.174544                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66404.506078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66404.506078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       412543                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       412543                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6516061                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6516061                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 430614292457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 430614292457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.164152                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.164152                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66085.061582                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66085.061582                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988730                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39284979                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6516096                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.028913                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988730                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999648                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         85906812                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        85906812                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    146953544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       146953544                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    146953544                       # number of overall hits
system.cpu1.dcache.overall_hits::total      146953544                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72480287                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72480287                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72480287                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72480287                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6841922359622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6841922359622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6841922359622                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6841922359622                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    219433831                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    219433831                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    219433831                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    219433831                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.330306                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.330306                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.330306                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.330306                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94397.009764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94397.009764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94397.009764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94397.009764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    841660147                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       229071                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11739665                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3427                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.693711                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.843011                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33068515                       # number of writebacks
system.cpu1.dcache.writebacks::total         33068515                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39315996                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39315996                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39315996                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39315996                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33164291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33164291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33164291                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33164291                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3554857214353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3554857214353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3554857214353                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3554857214353                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151136                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151136                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107189.302324                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107189.302324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107189.302324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107189.302324                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33068509                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134116729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134116729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63892230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63892230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6146087433000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6146087433000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    198008959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198008959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.322673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.322673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96194.598827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96194.598827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34605530                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34605530                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29286700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29286700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3173925961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3173925961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147906                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147906                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108374.311923                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108374.311923                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12836815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12836815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8588057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8588057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 695834926622                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 695834926622                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21424872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21424872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400845                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400845                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81023.557089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81023.557089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4710466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4710466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3877591                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3877591                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 380931253353                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 380931253353                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.180985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.180985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98239.152441                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98239.152441                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2790852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2790852                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       138888                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       138888                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   8716914000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8716914000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2929740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2929740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047406                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047406                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 62762.182478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62762.182478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        53433                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        53433                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        85455                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        85455                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   6226056000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   6226056000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029168                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029168                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72857.714587                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72857.714587                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2805251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2805251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59308                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59308                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    579638000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    579638000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2864559                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2864559                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9773.352667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9773.352667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59284                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59284                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    520378000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    520378000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020696                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020696                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8777.714054                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8777.714054                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       208500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       208500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       166737                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         166737                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        95940                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        95940                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1949377470                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1949377470                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262677                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262677                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.365239                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.365239                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20318.714509                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20318.714509                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          536                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          536                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        95404                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        95404                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1832412470                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1832412470                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.363199                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.363199                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19206.872563                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19206.872563                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.883047                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          186155111                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33259355                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.597075                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.883047                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        484240940                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       484240940                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2019205935000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70030049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36327487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58628560                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       219849066                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        189963408                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             235                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199409                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        111889                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7745541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7745542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11139642                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58890406                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        38900                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        38900                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     13867569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100066951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19545757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99508766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232989043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    591615424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4250311168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    833900352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4227291072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9903118016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       428031644                       # Total snoops (count)
system.tol2bus.snoopTraffic                1151740736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        505476010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.174665                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.406430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              422496967     83.58%     83.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1               77673642     15.37%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5300801      1.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4598      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          505476010                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155220134054                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50218937208                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6944919350                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49971171703                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9783323497                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           352636                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
