From a72db1718f59dfad45e7a291c44adda8480babb1 Mon Sep 17 00:00:00 2001
From: Andy Yan <andy.yan@rock-chips.com>
Date: Sun, 22 Nov 2020 17:58:07 +0800
Subject: [PATCH] drm/rockchip: vop2: Enable debug irq

Enable post buf empty irq.

Change-Id: I3ea4cdf7d13aae553bb30756cebe0c82e1997f4d
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
---
 drivers/gpu/drm/rockchip/rockchip_drm_vop2.c | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/drivers/gpu/drm/rockchip/rockchip_drm_vop2.c b/drivers/gpu/drm/rockchip/rockchip_drm_vop2.c
index f90ad7fb6bda..9cfe84d31dee 100644
--- a/drivers/gpu/drm/rockchip/rockchip_drm_vop2.c
+++ b/drivers/gpu/drm/rockchip/rockchip_drm_vop2.c
@@ -1194,6 +1194,19 @@ static void vop2_dsp_hold_valid_irq_disable(struct drm_crtc *crtc)
 	spin_unlock_irqrestore(&vop2->irq_lock, flags);
 }
 
+static void vop2_debug_irq_enable(struct drm_crtc *crtc)
+{
+	struct vop2_video_port *vp = to_vop2_video_port(crtc);
+	struct vop2 *vop2 = vp->vop2;
+	const struct vop2_data *vop2_data = vop2->data;
+	const struct vop2_video_port_data *vp_data = &vop2_data->vp[vp->id];
+	const struct vop_intr *intr = vp_data->intr;
+	uint32_t irqs = POST_BUF_EMPTY_INTR;
+
+	VOP_INTR_SET_TYPE(vop2, intr, clear, irqs, 1);
+	VOP_INTR_SET_TYPE(vop2, intr, enable, irqs, 1);
+}
+
 /*
  * (1) each frame starts at the start of the Vsync pulse which is signaled by
  *     the "FRAME_SYNC" interrupt.
@@ -1372,6 +1385,8 @@ static void vop2_initial(struct drm_crtc *crtc)
 		vop2->is_enabled = true;
 	}
 
+	vop2_debug_irq_enable(crtc);
+
 	vop2->enable_count++;
 
 	ret = clk_prepare_enable(vp->dclk);
-- 
2.35.3

