{"index": 81, "svad": "This property verifies that the signal imm_ex is assigned to 0 one clock cycle after the reset signal grst is asserted. Specifically, on every rising edge of the clock gclk, if the reset grst is high, then on the next clock cycle the signal imm_ex must be low. The property is disabled when grst is low.", "reference_sva": "property p_imm_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 imm_ex == 0;\nendproperty\nassert_p_imm_ex_assignment_on_grst: assert property (p_imm_ex_assignment_on_grst) else $error(\"Assertion failed: imm_ex signal is not 0 one cycle after grst is asserted.\");", "generated_sva": "property p_imm_ex_reset;\n  @(posedge gclk) disable iff (!grst)\n  grst |=> (imm_ex == 0);\nendproperty\n\nassert property (p_imm_ex_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_imm_ex_assignment_on_grst\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `imm_ex`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `grst == 1`\n    * Response condition: `##1 imm_ex == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `grst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 imm_ex == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 0)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) grst == 1 |-> ##1 imm_ex == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_imm_ex_assignment_on_grst;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 imm_ex == 0;\nendproperty\nassert_p_imm_ex_assignment_on_grst: assert property (p_imm_ex_assignment_on_grst) else $error(\"Assertion failed: imm_ex signal is not 0 one cycle after grst is asserted.\");\n```\n\n**Summary:**\nProperty `p_imm_ex_assignment_on_grst` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 30.8755464553833, "verification_time": 0.005842685699462891, "from_cache": false}