
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.45

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency period_reg[1]$_DFFE_PN1P_/CLK ^
  -0.28 target latency duty_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: period_reg[6]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.12    0.24    0.20    0.40 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.24    0.00    0.40 ^ period_reg[6]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.10    0.12    0.16    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.28 ^ period_reg[6]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.08    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.09    0.11    0.15    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.11    0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.12    0.43    0.71 v counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[1] (net)
                  0.12    0.00    0.71 v _117_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.12    0.10    0.81 ^ _117_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.12    0.00    0.81 ^ _153_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.06    0.05    0.86 v _153_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001_ (net)
                  0.06    0.00    0.86 v counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.09    0.11    0.15    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.11    0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.06    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.12    0.24    0.20    0.40 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.19    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.19    0.01    0.65 ^ duty_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.09    0.11    0.15   10.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.11    0.00   10.28 ^ duty_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.28   clock reconvergence pessimism
                          0.12   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.10    0.12    0.16    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.28 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.17    0.51    0.79 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.17    0.00    0.79 ^ _119_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.19    0.16    0.95 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _079_ (net)
                  0.19    0.00    0.95 v _205_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.44    1.39 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _081_ (net)
                  0.19    0.00    1.39 ^ _140_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.15    0.28    1.67 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _033_ (net)
                  0.15    0.00    1.67 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.14    0.26    0.26    1.93 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.26    0.00    1.93 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.19    0.15    2.08 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _040_ (net)
                  0.19    0.00    2.09 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.08    0.37    0.27    2.35 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.37    0.00    2.36 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.21    2.57 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _046_ (net)
                  0.09    0.00    2.57 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.17    0.13    2.69 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.17    0.00    2.69 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.10    0.12    0.16   10.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00   10.28 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.28   clock reconvergence pessimism
                         -0.14   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -2.69   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.12    0.24    0.20    0.40 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.19    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.19    0.01    0.65 ^ duty_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.09    0.11    0.15   10.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.11    0.00   10.28 ^ duty_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.28   clock reconvergence pessimism
                          0.12   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.10    0.12    0.16    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.28 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.17    0.51    0.79 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.17    0.00    0.79 ^ _119_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.19    0.16    0.95 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _079_ (net)
                  0.19    0.00    0.95 v _205_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.44    1.39 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _081_ (net)
                  0.19    0.00    1.39 ^ _140_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.15    0.28    1.67 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _033_ (net)
                  0.15    0.00    1.67 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.14    0.26    0.26    1.93 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.26    0.00    1.93 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.19    0.15    2.08 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _040_ (net)
                  0.19    0.00    2.09 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.08    0.37    0.27    2.35 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.37    0.00    2.36 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.21    2.57 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _046_ (net)
                  0.09    0.00    2.57 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.17    0.13    2.69 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.17    0.00    2.69 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.10    0.12    0.16   10.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00   10.28 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.28   clock reconvergence pessimism
                         -0.14   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -2.69   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.432774543762207

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8688

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2745460271835327

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9405

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.28 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.51    0.79 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    0.95 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.44    1.39 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.28    1.67 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.26    1.93 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.15    2.08 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.27    2.35 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.21    2.57 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.13    2.69 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    2.69 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.69   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16   10.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00   10.28 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.28   clock reconvergence pessimism
  -0.14   10.15   library setup time
          10.15   data required time
---------------------------------------------------------
          10.15   data required time
          -2.69   data arrival time
---------------------------------------------------------
           7.45   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.71 v counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.81 ^ _117_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.86 v _153_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.86 v counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.28   clock reconvergence pessimism
   0.06    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2768

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2827

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6944

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.4508

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
276.529097

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.90e-03   7.78e-04   1.51e-08   5.68e-03  35.4%
Combinational          5.73e-03   3.06e-03   2.72e-08   8.79e-03  54.7%
Clock                  8.36e-04   7.54e-04   5.51e-08   1.59e-03   9.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-02   4.59e-03   9.74e-08   1.61e-02 100.0%
                          71.4%      28.6%       0.0%
