|Shameem_03_23_22_InstructionMemory
Shameem_03_23_22_address[0] => altsyncram:altsyncram_component.address_a[0]
Shameem_03_23_22_address[1] => altsyncram:altsyncram_component.address_a[1]
Shameem_03_23_22_address[2] => altsyncram:altsyncram_component.address_a[2]
Shameem_03_23_22_address[3] => altsyncram:altsyncram_component.address_a[3]
Shameem_03_23_22_address[4] => altsyncram:altsyncram_component.address_a[4]
Shameem_03_23_22_clock => altsyncram:altsyncram_component.clock0
Shameem_03_23_22_data[0] => altsyncram:altsyncram_component.data_a[0]
Shameem_03_23_22_data[1] => altsyncram:altsyncram_component.data_a[1]
Shameem_03_23_22_data[2] => altsyncram:altsyncram_component.data_a[2]
Shameem_03_23_22_data[3] => altsyncram:altsyncram_component.data_a[3]
Shameem_03_23_22_data[4] => altsyncram:altsyncram_component.data_a[4]
Shameem_03_23_22_data[5] => altsyncram:altsyncram_component.data_a[5]
Shameem_03_23_22_data[6] => altsyncram:altsyncram_component.data_a[6]
Shameem_03_23_22_data[7] => altsyncram:altsyncram_component.data_a[7]
Shameem_03_23_22_data[8] => altsyncram:altsyncram_component.data_a[8]
Shameem_03_23_22_data[9] => altsyncram:altsyncram_component.data_a[9]
Shameem_03_23_22_data[10] => altsyncram:altsyncram_component.data_a[10]
Shameem_03_23_22_data[11] => altsyncram:altsyncram_component.data_a[11]
Shameem_03_23_22_data[12] => altsyncram:altsyncram_component.data_a[12]
Shameem_03_23_22_data[13] => altsyncram:altsyncram_component.data_a[13]
Shameem_03_23_22_data[14] => altsyncram:altsyncram_component.data_a[14]
Shameem_03_23_22_data[15] => altsyncram:altsyncram_component.data_a[15]
Shameem_03_23_22_data[16] => altsyncram:altsyncram_component.data_a[16]
Shameem_03_23_22_data[17] => altsyncram:altsyncram_component.data_a[17]
Shameem_03_23_22_data[18] => altsyncram:altsyncram_component.data_a[18]
Shameem_03_23_22_data[19] => altsyncram:altsyncram_component.data_a[19]
Shameem_03_23_22_data[20] => altsyncram:altsyncram_component.data_a[20]
Shameem_03_23_22_data[21] => altsyncram:altsyncram_component.data_a[21]
Shameem_03_23_22_data[22] => altsyncram:altsyncram_component.data_a[22]
Shameem_03_23_22_data[23] => altsyncram:altsyncram_component.data_a[23]
Shameem_03_23_22_data[24] => altsyncram:altsyncram_component.data_a[24]
Shameem_03_23_22_data[25] => altsyncram:altsyncram_component.data_a[25]
Shameem_03_23_22_data[26] => altsyncram:altsyncram_component.data_a[26]
Shameem_03_23_22_data[27] => altsyncram:altsyncram_component.data_a[27]
Shameem_03_23_22_data[28] => altsyncram:altsyncram_component.data_a[28]
Shameem_03_23_22_data[29] => altsyncram:altsyncram_component.data_a[29]
Shameem_03_23_22_data[30] => altsyncram:altsyncram_component.data_a[30]
Shameem_03_23_22_data[31] => altsyncram:altsyncram_component.data_a[31]
Shameem_03_23_22_wren => altsyncram:altsyncram_component.wren_a
Shameem_03_23_22_q[0] <= altsyncram:altsyncram_component.q_a[0]
Shameem_03_23_22_q[1] <= altsyncram:altsyncram_component.q_a[1]
Shameem_03_23_22_q[2] <= altsyncram:altsyncram_component.q_a[2]
Shameem_03_23_22_q[3] <= altsyncram:altsyncram_component.q_a[3]
Shameem_03_23_22_q[4] <= altsyncram:altsyncram_component.q_a[4]
Shameem_03_23_22_q[5] <= altsyncram:altsyncram_component.q_a[5]
Shameem_03_23_22_q[6] <= altsyncram:altsyncram_component.q_a[6]
Shameem_03_23_22_q[7] <= altsyncram:altsyncram_component.q_a[7]
Shameem_03_23_22_q[8] <= altsyncram:altsyncram_component.q_a[8]
Shameem_03_23_22_q[9] <= altsyncram:altsyncram_component.q_a[9]
Shameem_03_23_22_q[10] <= altsyncram:altsyncram_component.q_a[10]
Shameem_03_23_22_q[11] <= altsyncram:altsyncram_component.q_a[11]
Shameem_03_23_22_q[12] <= altsyncram:altsyncram_component.q_a[12]
Shameem_03_23_22_q[13] <= altsyncram:altsyncram_component.q_a[13]
Shameem_03_23_22_q[14] <= altsyncram:altsyncram_component.q_a[14]
Shameem_03_23_22_q[15] <= altsyncram:altsyncram_component.q_a[15]
Shameem_03_23_22_q[16] <= altsyncram:altsyncram_component.q_a[16]
Shameem_03_23_22_q[17] <= altsyncram:altsyncram_component.q_a[17]
Shameem_03_23_22_q[18] <= altsyncram:altsyncram_component.q_a[18]
Shameem_03_23_22_q[19] <= altsyncram:altsyncram_component.q_a[19]
Shameem_03_23_22_q[20] <= altsyncram:altsyncram_component.q_a[20]
Shameem_03_23_22_q[21] <= altsyncram:altsyncram_component.q_a[21]
Shameem_03_23_22_q[22] <= altsyncram:altsyncram_component.q_a[22]
Shameem_03_23_22_q[23] <= altsyncram:altsyncram_component.q_a[23]
Shameem_03_23_22_q[24] <= altsyncram:altsyncram_component.q_a[24]
Shameem_03_23_22_q[25] <= altsyncram:altsyncram_component.q_a[25]
Shameem_03_23_22_q[26] <= altsyncram:altsyncram_component.q_a[26]
Shameem_03_23_22_q[27] <= altsyncram:altsyncram_component.q_a[27]
Shameem_03_23_22_q[28] <= altsyncram:altsyncram_component.q_a[28]
Shameem_03_23_22_q[29] <= altsyncram:altsyncram_component.q_a[29]
Shameem_03_23_22_q[30] <= altsyncram:altsyncram_component.q_a[30]
Shameem_03_23_22_q[31] <= altsyncram:altsyncram_component.q_a[31]


|Shameem_03_23_22_InstructionMemory|altsyncram:altsyncram_component
wren_a => altsyncram_3m44:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3m44:auto_generated.data_a[0]
data_a[1] => altsyncram_3m44:auto_generated.data_a[1]
data_a[2] => altsyncram_3m44:auto_generated.data_a[2]
data_a[3] => altsyncram_3m44:auto_generated.data_a[3]
data_a[4] => altsyncram_3m44:auto_generated.data_a[4]
data_a[5] => altsyncram_3m44:auto_generated.data_a[5]
data_a[6] => altsyncram_3m44:auto_generated.data_a[6]
data_a[7] => altsyncram_3m44:auto_generated.data_a[7]
data_a[8] => altsyncram_3m44:auto_generated.data_a[8]
data_a[9] => altsyncram_3m44:auto_generated.data_a[9]
data_a[10] => altsyncram_3m44:auto_generated.data_a[10]
data_a[11] => altsyncram_3m44:auto_generated.data_a[11]
data_a[12] => altsyncram_3m44:auto_generated.data_a[12]
data_a[13] => altsyncram_3m44:auto_generated.data_a[13]
data_a[14] => altsyncram_3m44:auto_generated.data_a[14]
data_a[15] => altsyncram_3m44:auto_generated.data_a[15]
data_a[16] => altsyncram_3m44:auto_generated.data_a[16]
data_a[17] => altsyncram_3m44:auto_generated.data_a[17]
data_a[18] => altsyncram_3m44:auto_generated.data_a[18]
data_a[19] => altsyncram_3m44:auto_generated.data_a[19]
data_a[20] => altsyncram_3m44:auto_generated.data_a[20]
data_a[21] => altsyncram_3m44:auto_generated.data_a[21]
data_a[22] => altsyncram_3m44:auto_generated.data_a[22]
data_a[23] => altsyncram_3m44:auto_generated.data_a[23]
data_a[24] => altsyncram_3m44:auto_generated.data_a[24]
data_a[25] => altsyncram_3m44:auto_generated.data_a[25]
data_a[26] => altsyncram_3m44:auto_generated.data_a[26]
data_a[27] => altsyncram_3m44:auto_generated.data_a[27]
data_a[28] => altsyncram_3m44:auto_generated.data_a[28]
data_a[29] => altsyncram_3m44:auto_generated.data_a[29]
data_a[30] => altsyncram_3m44:auto_generated.data_a[30]
data_a[31] => altsyncram_3m44:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3m44:auto_generated.address_a[0]
address_a[1] => altsyncram_3m44:auto_generated.address_a[1]
address_a[2] => altsyncram_3m44:auto_generated.address_a[2]
address_a[3] => altsyncram_3m44:auto_generated.address_a[3]
address_a[4] => altsyncram_3m44:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3m44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3m44:auto_generated.q_a[0]
q_a[1] <= altsyncram_3m44:auto_generated.q_a[1]
q_a[2] <= altsyncram_3m44:auto_generated.q_a[2]
q_a[3] <= altsyncram_3m44:auto_generated.q_a[3]
q_a[4] <= altsyncram_3m44:auto_generated.q_a[4]
q_a[5] <= altsyncram_3m44:auto_generated.q_a[5]
q_a[6] <= altsyncram_3m44:auto_generated.q_a[6]
q_a[7] <= altsyncram_3m44:auto_generated.q_a[7]
q_a[8] <= altsyncram_3m44:auto_generated.q_a[8]
q_a[9] <= altsyncram_3m44:auto_generated.q_a[9]
q_a[10] <= altsyncram_3m44:auto_generated.q_a[10]
q_a[11] <= altsyncram_3m44:auto_generated.q_a[11]
q_a[12] <= altsyncram_3m44:auto_generated.q_a[12]
q_a[13] <= altsyncram_3m44:auto_generated.q_a[13]
q_a[14] <= altsyncram_3m44:auto_generated.q_a[14]
q_a[15] <= altsyncram_3m44:auto_generated.q_a[15]
q_a[16] <= altsyncram_3m44:auto_generated.q_a[16]
q_a[17] <= altsyncram_3m44:auto_generated.q_a[17]
q_a[18] <= altsyncram_3m44:auto_generated.q_a[18]
q_a[19] <= altsyncram_3m44:auto_generated.q_a[19]
q_a[20] <= altsyncram_3m44:auto_generated.q_a[20]
q_a[21] <= altsyncram_3m44:auto_generated.q_a[21]
q_a[22] <= altsyncram_3m44:auto_generated.q_a[22]
q_a[23] <= altsyncram_3m44:auto_generated.q_a[23]
q_a[24] <= altsyncram_3m44:auto_generated.q_a[24]
q_a[25] <= altsyncram_3m44:auto_generated.q_a[25]
q_a[26] <= altsyncram_3m44:auto_generated.q_a[26]
q_a[27] <= altsyncram_3m44:auto_generated.q_a[27]
q_a[28] <= altsyncram_3m44:auto_generated.q_a[28]
q_a[29] <= altsyncram_3m44:auto_generated.q_a[29]
q_a[30] <= altsyncram_3m44:auto_generated.q_a[30]
q_a[31] <= altsyncram_3m44:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Shameem_03_23_22_InstructionMemory|altsyncram:altsyncram_component|altsyncram_3m44:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


