--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DataMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    6.162(F)|    1.076(F)|DataState         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock DebugMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |   -0.417(R)|    3.479(R)|XLXI_123/XLXN_39  |   0.000|
            |    5.271(F)|    2.191(F)|DataState         |   0.000|
            |    5.649(F)|    2.616(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock IncrementPC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.990(R)|    1.719(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock InstrMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    6.267(F)|    1.842(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ProgramMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.294(R)|    3.896(R)|XLXI_123/XLXN_39  |   0.000|
            |    5.632(F)|    2.608(F)|DataState         |   0.000|
            |    6.006(F)|    3.033(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Clock DataMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   23.044(F)|DataState         |   0.000|
sseg<1>     |   22.761(F)|DataState         |   0.000|
sseg<2>     |   22.960(F)|DataState         |   0.000|
sseg<3>     |   22.428(F)|DataState         |   0.000|
sseg<4>     |   22.855(F)|DataState         |   0.000|
sseg<5>     |   22.875(F)|DataState         |   0.000|
sseg<6>     |   23.298(F)|DataState         |   0.000|
------------+------------+------------------+--------+

Clock DebugMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   13.614(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   15.121(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   13.300(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   14.634(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   12.990(R)|XLXI_123/XLXN_39  |   0.000|
ClkDiv0     |   13.839(R)|ClockOut          |   0.000|
sseg<0>     |   24.159(F)|DataState         |   0.000|
            |   24.137(F)|InstrState        |   0.000|
            |   26.802(R)|XLXI_123/XLXN_39  |   0.000|
sseg<1>     |   23.876(F)|DataState         |   0.000|
            |   23.854(F)|InstrState        |   0.000|
            |   26.519(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   24.075(F)|DataState         |   0.000|
            |   24.053(F)|InstrState        |   0.000|
            |   26.718(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   23.543(F)|DataState         |   0.000|
            |   23.521(F)|InstrState        |   0.000|
            |   26.186(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   26.613(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.970(F)|DataState         |   0.000|
            |   23.979(F)|InstrState        |   0.000|
sseg<5>     |   26.633(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.990(F)|DataState         |   0.000|
            |   24.130(F)|InstrState        |   0.000|
sseg<6>     |   27.056(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.413(F)|DataState         |   0.000|
            |   24.391(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock DebugStep to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkDiv0     |   11.211(R)|ClockOut          |   0.000|
------------+------------+------------------+--------+

Clock HzMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkDiv0     |   11.748(R)|ClockOut          |   0.000|
------------+------------+------------------+--------+

Clock IncrementPC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   11.854(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   13.361(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   11.540(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   12.874(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   11.230(R)|XLXI_123/XLXN_39  |   0.000|
sseg<0>     |   25.042(R)|XLXI_123/XLXN_39  |   0.000|
sseg<1>     |   24.759(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   24.958(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   24.426(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   24.853(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   24.873(R)|XLXI_123/XLXN_39  |   0.000|
sseg<6>     |   25.296(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock InstrMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   23.363(F)|InstrState        |   0.000|
sseg<1>     |   23.080(F)|InstrState        |   0.000|
sseg<2>     |   23.279(F)|InstrState        |   0.000|
sseg<3>     |   22.747(F)|InstrState        |   0.000|
sseg<4>     |   23.205(F)|InstrState        |   0.000|
sseg<5>     |   23.356(F)|InstrState        |   0.000|
sseg<6>     |   23.617(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock ProgramMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   14.031(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   15.538(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   13.717(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   15.051(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   13.407(R)|XLXI_123/XLXN_39  |   0.000|
ClkDiv0     |   14.256(R)|ClockOut          |   0.000|
sseg<0>     |   27.219(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.576(F)|DataState         |   0.000|
            |   24.554(F)|InstrState        |   0.000|
sseg<1>     |   26.936(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.293(F)|DataState         |   0.000|
            |   24.271(F)|InstrState        |   0.000|
sseg<2>     |   27.135(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.492(F)|DataState         |   0.000|
            |   24.470(F)|InstrState        |   0.000|
sseg<3>     |   23.960(F)|DataState         |   0.000|
            |   23.938(F)|InstrState        |   0.000|
            |   26.603(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   24.387(F)|DataState         |   0.000|
            |   24.396(F)|InstrState        |   0.000|
            |   27.030(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   27.050(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.407(F)|DataState         |   0.000|
            |   24.547(F)|InstrState        |   0.000|
sseg<6>     |   27.473(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.830(F)|DataState         |   0.000|
            |   24.808(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock B8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B8             |   12.032|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DataMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |    9.027|    8.347|
IncrementPC    |         |         |    9.027|         |
ProgramMode    |         |         |    9.027|    8.764|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.799|    1.768|    9.384|    7.834|
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
IncrementPC    |    3.799|         |    9.384|         |
ProgramMode    |    3.799|    2.185|    9.384|    8.251|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugStep
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.483|         |         |         |
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
ProgramMode    |    1.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock HzMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.483|         |         |         |
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
ProgramMode    |    1.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IncrementPC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.799|    3.175|         |         |
IncrementPC    |    3.799|         |         |         |
ProgramMode    |    3.799|    3.592|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstrMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |    9.384|    8.452|
IncrementPC    |         |         |    9.384|         |
ProgramMode    |         |         |    9.384|    8.869|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ProgramMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.799|    2.479|    9.384|    8.191|
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
IncrementPC    |    3.799|         |    9.384|         |
ProgramMode    |    3.799|    2.896|    9.384|    8.608|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
AddrMode       |AddrLEDs<0>    |    9.515|
AddrMode       |AddrLEDs<1>    |   10.646|
AddrMode       |AddrLEDs<2>    |    9.367|
AddrMode       |AddrLEDs<3>    |   10.760|
AddrMode       |AddrLEDs<4>    |    8.607|
AddrMode       |sseg<0>        |   22.594|
AddrMode       |sseg<1>        |   22.311|
AddrMode       |sseg<2>        |   22.510|
AddrMode       |sseg<3>        |   21.978|
AddrMode       |sseg<4>        |   22.405|
AddrMode       |sseg<5>        |   22.425|
AddrMode       |sseg<6>        |   22.848|
DataMode       |sseg<0>        |   16.235|
DataMode       |sseg<1>        |   15.952|
DataMode       |sseg<2>        |   16.151|
DataMode       |sseg<3>        |   15.619|
DataMode       |sseg<4>        |   16.052|
DataMode       |sseg<5>        |   16.171|
DataMode       |sseg<6>        |   16.489|
DebugMode      |AddrLEDs<0>    |   11.700|
DebugMode      |AddrLEDs<1>    |   12.831|
DebugMode      |AddrLEDs<2>    |   11.552|
DebugMode      |AddrLEDs<3>    |   12.945|
DebugMode      |AddrLEDs<4>    |   10.792|
DebugMode      |sseg<0>        |   24.779|
DebugMode      |sseg<1>        |   24.496|
DebugMode      |sseg<2>        |   24.695|
DebugMode      |sseg<3>        |   24.163|
DebugMode      |sseg<4>        |   24.590|
DebugMode      |sseg<5>        |   24.610|
DebugMode      |sseg<6>        |   25.033|
InstrMode      |sseg<0>        |   15.866|
InstrMode      |sseg<1>        |   15.258|
InstrMode      |sseg<2>        |   15.782|
InstrMode      |sseg<3>        |   14.984|
InstrMode      |sseg<4>        |   15.884|
InstrMode      |sseg<5>        |   15.372|
InstrMode      |sseg<6>        |   15.795|
ProgramMode    |AddrLEDs<0>    |   12.117|
ProgramMode    |AddrLEDs<1>    |   13.248|
ProgramMode    |AddrLEDs<2>    |   11.969|
ProgramMode    |AddrLEDs<3>    |   13.362|
ProgramMode    |AddrLEDs<4>    |   11.209|
ProgramMode    |sseg<0>        |   25.196|
ProgramMode    |sseg<1>        |   24.913|
ProgramMode    |sseg<2>        |   25.112|
ProgramMode    |sseg<3>        |   24.580|
ProgramMode    |sseg<4>        |   25.007|
ProgramMode    |sseg<5>        |   25.027|
ProgramMode    |sseg<6>        |   25.450|
ShowC          |sseg<0>        |   11.680|
ShowC          |sseg<1>        |   11.333|
ShowC          |sseg<2>        |   11.596|
ShowC          |sseg<3>        |   10.923|
ShowC          |sseg<4>        |   11.590|
ShowC          |sseg<5>        |   11.654|
ShowC          |sseg<6>        |   11.870|
---------------+---------------+---------+


Analysis completed Tue May 09 14:25:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



