{
  "Top": "MatrixMultiplicationKernel",
  "RtlTop": "MatrixMultiplicationKernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "MatrixMultiplicationKernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "DataPack<float, 16> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "a_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "a_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "DataPack<float, 16> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "b_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "b_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "c": {
      "index": "2",
      "direction": "out",
      "srcType": "DataPack<float, 16>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "c_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "c_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "size_n": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size_n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size_k": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size_k",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size_m": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size_m",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_export -format=xo",
      "config_export -ipname=MatrixMultiplicationKernel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MatrixMultiplicationKernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MatrixMultiplicationKernel",
    "Version": "1.0",
    "DisplayName": "Matrixmultiplicationkernel",
    "Revision": "2113818116",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MatrixMultiplicationKernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/..\/kernel\/Compute.cpp",
      "..\/..\/..\/..\/..\/..\/kernel\/Memory.cpp",
      "..\/..\/..\/..\/..\/..\/kernel\/Top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/MatrixMultiplicationKernel_control_s_axi.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ConvertWidthB.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ConvertWidthC.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_entry_proc.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_FeedB.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_FeedB_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w32_d1024_A.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w64_d7_S.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w256_d2_S.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w256_d4_S.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fifo_w512_d64_A.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_gmem0_m_axi.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_gmem2_m_axi.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_24ns_32ns_55_2_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_24ns_37ns_60_2_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_24ns_38ns_61_2_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_24ns_41ns_64_2_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_24ns_60ns_83_5_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_24ns_64ns_87_5_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_32s_28ns_32_2_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_33ns_30ns_63_2_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_mul_55s_24ns_55_5_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_InitializeABuffer_Inner.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_WriteC_Flattened.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ReadA.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ReadB.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_start_for_ConvertWidthB_U0.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_start_for_ConvertWidthC_U0.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_start_for_FeedB_U0.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_start_for_ProcessingElement_U0.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_start_for_TransposeA_U0.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_start_for_WriteC_U0.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_TransposeA.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_WriteC.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.vhd",
      "impl\/vhdl\/MatrixMultiplicationKernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/MatrixMultiplicationKernel_control_s_axi.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ConvertWidthB.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ConvertWidthC.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_entry_proc.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_FeedB.v",
      "impl\/verilog\/MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_FeedB_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w32_d2_S.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w32_d4_S.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w32_d1024_A.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w64_d7_S.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w256_d2_S.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w256_d4_S.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fifo_w512_d64_A.v",
      "impl\/verilog\/MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_gmem0_m_axi.v",
      "impl\/verilog\/MatrixMultiplicationKernel_gmem1_m_axi.v",
      "impl\/verilog\/MatrixMultiplicationKernel_gmem2_m_axi.v",
      "impl\/verilog\/MatrixMultiplicationKernel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/MatrixMultiplicationKernel_hls_deadlock_detector.vh",
      "impl\/verilog\/MatrixMultiplicationKernel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_24ns_32ns_55_2_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_24ns_37ns_60_2_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_24ns_38ns_61_2_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_24ns_41ns_64_2_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_24ns_60ns_83_5_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_24ns_64ns_87_5_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_32s_28ns_32_2_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_33ns_30ns_63_2_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_mul_55s_24ns_55_5_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_InitializeABuffer_Inner.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ProcessingElement_Pipeline_WriteC_Flattened.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ReadA.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ReadB.v",
      "impl\/verilog\/MatrixMultiplicationKernel_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_start_for_ConvertWidthB_U0.v",
      "impl\/verilog\/MatrixMultiplicationKernel_start_for_ConvertWidthC_U0.v",
      "impl\/verilog\/MatrixMultiplicationKernel_start_for_FeedB_U0.v",
      "impl\/verilog\/MatrixMultiplicationKernel_start_for_ProcessingElement_U0.v",
      "impl\/verilog\/MatrixMultiplicationKernel_start_for_TransposeA_U0.v",
      "impl\/verilog\/MatrixMultiplicationKernel_start_for_WriteC_U0.v",
      "impl\/verilog\/MatrixMultiplicationKernel_TransposeA.v",
      "impl\/verilog\/MatrixMultiplicationKernel_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.v",
      "impl\/verilog\/MatrixMultiplicationKernel_WriteC.v",
      "impl\/verilog\/MatrixMultiplicationKernel_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.v",
      "impl\/verilog\/MatrixMultiplicationKernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/data\/MatrixMultiplicationKernel.mdd",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/data\/MatrixMultiplicationKernel.tcl",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/data\/MatrixMultiplicationKernel.yaml",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/xmatrixmultiplicationkernel.c",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/xmatrixmultiplicationkernel.h",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/xmatrixmultiplicationkernel_hw.h",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/xmatrixmultiplicationkernel_linux.c",
      "impl\/misc\/drivers\/MatrixMultiplicationKernel_v1_0\/src\/xmatrixmultiplicationkernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/MatrixMultiplicationKernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "a_1",
          "access": "W",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "description": "Bit 31 to 0 of a"
            }]
        },
        {
          "offset": "0x14",
          "name": "a_2",
          "access": "W",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "description": "Bit 63 to 32 of a"
            }]
        },
        {
          "offset": "0x1c",
          "name": "b_1",
          "access": "W",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "description": "Bit 31 to 0 of b"
            }]
        },
        {
          "offset": "0x20",
          "name": "b_2",
          "access": "W",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "description": "Bit 63 to 32 of b"
            }]
        },
        {
          "offset": "0x28",
          "name": "c_1",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 31 to 0 of c"
            }]
        },
        {
          "offset": "0x2c",
          "name": "c_2",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 63 to 32 of c"
            }]
        },
        {
          "offset": "0x34",
          "name": "size_n",
          "access": "W",
          "description": "Data signal of size_n",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_n",
              "access": "W",
              "description": "Bit 31 to 0 of size_n"
            }]
        },
        {
          "offset": "0x3c",
          "name": "size_k",
          "access": "W",
          "description": "Data signal of size_k",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_k",
              "access": "W",
              "description": "Bit 31 to 0 of size_k"
            }]
        },
        {
          "offset": "0x44",
          "name": "size_m",
          "access": "W",
          "description": "Data signal of size_m",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_m",
              "access": "W",
              "description": "Bit 31 to 0 of size_m"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "c"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "size_n"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "size_k"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "size_m"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "a"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "a"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "b"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "b"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "c"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "c"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "MatrixMultiplicationKernel",
      "BindInstances": "c_c_U aSplit_0_U aSplit_1_U aSplit_2_U aSplit_3_U aSplit_4_U aSplit_5_U aSplit_6_U aSplit_7_U aSplit_8_U aSplit_9_U aSplit_10_U aSplit_11_U aSplit_12_U aSplit_13_U aSplit_14_U aSplit_15_U size_n_c5_U size_k_c8_U size_m_c13_U aPipes_0_U bMemory_U size_n_c4_U size_k_c7_U size_m_c12_U bFeed_U size_n_c3_U size_k_c6_U size_m_c11_U bPipes_0_U aPipes_1_U bPipes_1_U cPipes_0_U cPipes_1_U size_n_c1_U size_m_c9_U aPipes_2_U bPipes_2_U cPipes_2_U aPipes_3_U bPipes_3_U cPipes_3_U aPipes_4_U bPipes_4_U cPipes_4_U aPipes_5_U bPipes_5_U cPipes_5_U aPipes_6_U bPipes_6_U cPipes_6_U aPipes_7_U bPipes_7_U cPipes_7_U aPipes_8_U bPipes_8_U cPipes_8_U aPipes_9_U bPipes_9_U cPipes_9_U aPipes_10_U bPipes_10_U cPipes_10_U aPipes_11_U bPipes_11_U cPipes_11_U aPipes_12_U bPipes_12_U cPipes_12_U aPipes_13_U bPipes_13_U cPipes_13_U aPipes_14_U bPipes_14_U cPipes_14_U aPipes_15_U bPipes_15_U cPipes_15_U aPipes_16_U bPipes_16_U cPipes_16_U aPipes_17_U bPipes_17_U cPipes_17_U aPipes_18_U bPipes_18_U cPipes_18_U aPipes_19_U bPipes_19_U cPipes_19_U aPipes_20_U bPipes_20_U cPipes_20_U aPipes_21_U bPipes_21_U cPipes_21_U aPipes_22_U bPipes_22_U cPipes_22_U aPipes_23_U bPipes_23_U cPipes_23_U aPipes_24_U bPipes_24_U cPipes_24_U aPipes_25_U bPipes_25_U cPipes_25_U aPipes_26_U bPipes_26_U cPipes_26_U aPipes_27_U bPipes_27_U cPipes_27_U aPipes_28_U bPipes_28_U cPipes_28_U aPipes_29_U bPipes_29_U cPipes_29_U aPipes_30_U bPipes_30_U cPipes_30_U aPipes_31_U bPipes_31_U cPipes_31_U size_n_c2_U size_k_c_U size_m_c10_U cMemory_U size_n_c_U size_m_c_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "ReadA",
          "InstanceName": "ReadA_U0",
          "BindInstances": "add_ln111_fu_208_p2 add_ln116_fu_228_p2 mul_24ns_37ns_60_2_1_U28 mul_24ns_60ns_83_5_1_U29",
          "Instances": [{
              "ModuleName": "ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2",
              "InstanceName": "grp_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_fu_152",
              "BindInstances": "icmp_ln115_fu_449_p2 add_ln115_fu_457_p2 icmp_ln117_fu_463_p2 xor_ln115_fu_498_p2 icmp_ln99_fu_607_p2 icmp_ln121_fu_503_p2 and_ln115_1_fu_509_p2 icmp_ln119_fu_515_p2 icmp_ln119_1_fu_520_p2 select_ln115_fu_525_p3 add_ln115_1_fu_613_p2 select_ln115_1_fu_619_p3 or_ln117_fu_532_p2 select_ln117_fu_740_p3 xor_ln117_fu_537_p2 and_ln115_fu_626_p2 and_ln117_1_fu_543_p2 k0_2_fu_747_p2 empty_fu_549_p2 empty_154_fu_555_p2 n1_mid26_fu_630_p3 exitcond_flatten_not_fu_637_p2 exitcond_flatten_mid262_not_fu_642_p2 not_exitcond_flatten_mid234_fu_647_p2 and_ln117_fu_652_p2 icmp_ln99_mid211_fu_658_p2 select_ln119_fu_753_p3 add_ln121_fu_664_p2 empty_155_fu_670_p2 empty_156_fu_675_p2 n2_mid2_fu_680_p3 select_ln121_fu_688_p3 mul_32s_28ns_32_2_1_U3 add_ln16_fu_768_p2 add_ln64_fu_785_p2 add_ln99_fu_708_p2 add_ln121_1_fu_560_p2 select_ln121_1_fu_566_p3 add_ln119_1_fu_574_p2 select_ln119_1_fu_580_p3 add_ln117_fu_468_p2 select_ln117_1_fu_474_p3"
            }]
        },
        {
          "ModuleName": "ReadB",
          "InstanceName": "ReadB_U0",
          "BindInstances": "add_ln111_fu_148_p2 add_ln116_fu_168_p2 mul_24ns_37ns_60_2_1_U110 mul_24ns_60ns_83_5_1_U111",
          "Instances": [{
              "ModuleName": "ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1",
              "InstanceName": "grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122",
              "BindInstances": "icmp_ln273_fu_243_p2 add_ln273_fu_248_p2 icmp_ln275_fu_268_p2 select_ln273_fu_445_p3 or_ln273_fu_273_p2 xor_ln273_fu_279_p2 icmp_ln279_fu_285_p2 and_ln273_fu_291_p2 icmp_ln277_fu_297_p2 icmp_ln277_1_fu_302_p2 select_ln273_1_fu_307_p3 add_ln275_fu_452_p2 or_ln275_fu_315_p2 select_ln275_fu_417_p3 or_ln275_1_fu_321_p2 xor_ln275_fu_327_p2 and_ln275_fu_333_p2 select_ln275_1_fu_458_p3 add_ln277_fu_424_p2 first_iter_0_mid2_fu_339_p2 select_ln277_fu_430_p3 mul_32s_28ns_32_2_1_U101 empty_152_fu_485_p2 empty_153_fu_502_p2 add_ln279_fu_345_p2 or_ln279_fu_351_p2 or_ln279_1_fu_357_p2 select_ln279_fu_363_p3 add_ln277_1_fu_371_p2 select_ln277_1_fu_377_p3 add_ln275_1_fu_385_p2 select_ln275_2_fu_391_p3"
            }]
        },
        {
          "ModuleName": "TransposeA",
          "InstanceName": "TransposeA_U0",
          "BindInstances": "add_ln111_fu_151_p2 add_ln116_fu_171_p2 mul_24ns_41ns_64_2_1_U77 mul_24ns_64ns_87_5_1_U78",
          "Instances": [{
              "ModuleName": "TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1",
              "InstanceName": "grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96",
              "BindInstances": "icmp_ln172_fu_346_p2 add_ln172_fu_351_p2 icmp_ln174_fu_357_p2 xor_ln172_fu_397_p2 icmp_ln153_fu_402_p2 icmp_ln176_fu_362_p2 icmp_ln176_1_fu_408_p2 select_ln172_fu_413_p3 or_ln174_fu_419_p2 select_ln174_fu_494_p3 xor_ln174_fu_424_p2 and_ln172_fu_430_p2 and_ln174_fu_436_p2 k_fu_501_p2 select_ln176_fu_507_p3 add_ln153_fu_442_p2 or_ln153_fu_448_p2 or_ln153_1_fu_453_p2 n1_3_fu_459_p3 add_ln176_1_fu_467_p2 select_ln176_1_fu_473_p3 add_ln174_fu_367_p2 select_ln174_1_fu_373_p3"
            }]
        },
        {
          "ModuleName": "ConvertWidthB",
          "InstanceName": "ConvertWidthB_U0",
          "BindInstances": "add_ln111_fu_119_p2 add_ln116_fu_139_p2 mul_24ns_32ns_55_2_1_U124 mul_55s_24ns_55_5_1_U125",
          "Instances": [{
              "ModuleName": "ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory",
              "InstanceName": "grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98",
              "BindInstances": "icmp_ln303_fu_111_p2 add_ln303_fu_119_p2 icmp_ln306_fu_125_p2 select_ln302_fu_168_p3 select_ln302_1_fu_131_p3 icmp_ln309_fu_139_p2 lshr_ln170_fu_199_p2 lshr_ln170_1_fu_220_p2 lshr_ln170_2_fu_241_p2 lshr_ln170_3_fu_262_p2 lshr_ln170_4_fu_283_p2 lshr_ln170_5_fu_304_p2 lshr_ln170_6_fu_325_p2 lshr_ln170_7_fu_346_p2 j_fu_149_p2"
            }]
        },
        {
          "ModuleName": "FeedB",
          "InstanceName": "FeedB_U0",
          "BindInstances": "buffer_U add_ln111_fu_136_p2 add_ln116_fu_156_p2 icmp_ln412_fu_180_p2 n0_34_fu_185_p2 icmp_ln414_fu_191_p2 m0_1_fu_196_p2 icmp_ln416_fu_206_p2 k_fu_211_p2",
          "Instances": [
            {
              "ModuleName": "FeedB_Pipeline_1",
              "InstanceName": "grp_FeedB_Pipeline_1_fu_118",
              "BindInstances": "add_ln417_fu_57_p2 icmp_ln417_fu_63_p2"
            },
            {
              "ModuleName": "FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M",
              "InstanceName": "grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123",
              "BindInstances": "icmp_ln420_fu_129_p2 add_ln420_fu_135_p2 icmp_ln422_fu_152_p2 select_ln420_fu_158_p3 add_ln420_1_fu_166_p2 select_ln420_1_fu_172_p3 cmp31_fu_180_p2 add_ln422_fu_191_p2"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_1",
          "InstanceName": "ProcessingElement_1_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_228_p2 sub_i103_fu_247_p2 sub60_fu_263_p2 sub63_fu_269_p2 sub66_fu_275_p2 icmp_ln54_fu_283_p2 add_ln54_fu_288_p2 cmp61_fu_294_p2 icmp_ln56_fu_311_p2 add_ln56_fu_316_p2 cmp64_fu_326_p2 icmp_ln60_fu_335_p2 k_31_fu_340_p2 cond90_fu_350_p3 cmp111_fu_359_p2 cmp67_fu_366_p2 cond_fu_371_p3 tmp1_fu_380_p2 brmerge282_fu_385_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_1_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_1_Pipeline_1_fu_168",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_1_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_1_Pipeline_2_fu_174",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180",
              "BindInstances": "icmp_ln31_fu_107_p2 add_ln31_fu_113_p2 icmp_ln35_fu_130_p2 select_ln31_fu_136_p3 add_ln3147_fu_144_p2 select_ln31_20_fu_150_p3 first_iter_0_fu_158_p2 add_ln35_fu_169_p2"
            },
            {
              "ModuleName": "ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189",
              "BindInstances": "icmp_ln64_fu_363_p2 add_ln64_fu_369_p2 icmp_ln67_fu_383_p2 select_ln64_fu_389_p3 add_ln64_20_fu_438_p2 select_ln64_20_fu_444_p3 first_iter_1_fu_397_p2 add91_fu_473_p2 add106_fu_482_p2 add_fu_455_p2 inBoundsN_fu_491_p2 icmp_ln83_fu_413_p2 and_ln80_fu_419_p2 add115_fu_623_p2 cPrev_2_fu_749_p3 inBoundsM_fu_646_p2 inBounds_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U159 fadd_32ns_32ns_32_7_full_dsp_1_U151 select_ln296_fu_866_p3 inBoundsM_148_fu_660_p2 inBounds_148_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U160 fadd_32ns_32ns_32_7_full_dsp_1_U152 select_ln296_134_fu_880_p3 inBoundsM_149_fu_674_p2 inBounds_149_fu_890_p2 fmul_32ns_32ns_32_4_max_dsp_1_U161 fadd_32ns_32ns_32_7_full_dsp_1_U153 select_ln296_135_fu_894_p3 inBoundsM_150_fu_688_p2 inBounds_150_fu_904_p2 fmul_32ns_32ns_32_4_max_dsp_1_U162 fadd_32ns_32ns_32_7_full_dsp_1_U154 select_ln296_136_fu_908_p3 inBoundsM_151_fu_702_p2 inBounds_151_fu_918_p2 fmul_32ns_32ns_32_4_max_dsp_1_U163 fadd_32ns_32ns_32_7_full_dsp_1_U155 select_ln296_137_fu_922_p3 inBoundsM_152_fu_716_p2 inBounds_152_fu_932_p2 fmul_32ns_32ns_32_4_max_dsp_1_U164 fadd_32ns_32ns_32_7_full_dsp_1_U156 select_ln296_138_fu_936_p3 inBoundsM_153_fu_730_p2 inBounds_153_fu_946_p2 fmul_32ns_32ns_32_4_max_dsp_1_U165 fadd_32ns_32ns_32_7_full_dsp_1_U157 select_ln296_139_fu_950_p3 inBoundsM_154_fu_744_p2 inBounds_154_fu_960_p2 fmul_32ns_32ns_32_4_max_dsp_1_U166 fadd_32ns_32ns_32_7_full_dsp_1_U158 select_ln296_140_fu_964_p3 add_ln67_fu_424_p2"
            },
            {
              "ModuleName": "ProcessingElement_1_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211",
              "BindInstances": "icmp_ln168_fu_130_p2 i_44_fu_136_p2 icmp_ln170_fu_152_p2 m1_22_fu_177_p2 icmp_ln187_fu_191_p2 n1_44_fu_197_p2 inner_65_fu_203_p2 n1_45_fu_209_p3 inner_66_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_2",
          "InstanceName": "ProcessingElement_2_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_20_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_2_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_2_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_2_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_2_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_9_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_363_p2 add_ln64_fu_369_p2 icmp_ln67_fu_383_p2 select_ln64_fu_389_p3 add_ln64_9_fu_450_p2 select_ln64_9_fu_456_p3 add91_fu_485_p2 add106_fu_494_p2 add_fu_467_p2 inBoundsN_fu_503_p2 icmp_ln82_fu_397_p2 icmp_ln83_fu_413_p2 and_ln80_fu_419_p2 and_ln80_9_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_635_p2 cPrev_2_fu_761_p3 inBoundsM_fu_658_p2 inBounds_fu_874_p2 fmul_32ns_32ns_32_4_max_dsp_1_U212 fadd_32ns_32ns_32_7_full_dsp_1_U204 select_ln296_fu_878_p3 inBoundsM_71_fu_672_p2 inBounds_71_fu_888_p2 fmul_32ns_32ns_32_4_max_dsp_1_U213 fadd_32ns_32ns_32_7_full_dsp_1_U205 select_ln296_57_fu_892_p3 inBoundsM_72_fu_686_p2 inBounds_72_fu_902_p2 fmul_32ns_32ns_32_4_max_dsp_1_U214 fadd_32ns_32ns_32_7_full_dsp_1_U206 select_ln296_58_fu_906_p3 inBoundsM_73_fu_700_p2 inBounds_73_fu_916_p2 fmul_32ns_32ns_32_4_max_dsp_1_U215 fadd_32ns_32ns_32_7_full_dsp_1_U207 select_ln296_59_fu_920_p3 inBoundsM_74_fu_714_p2 inBounds_74_fu_930_p2 fmul_32ns_32ns_32_4_max_dsp_1_U216 fadd_32ns_32ns_32_7_full_dsp_1_U208 select_ln296_60_fu_934_p3 inBoundsM_75_fu_728_p2 inBounds_75_fu_944_p2 fmul_32ns_32ns_32_4_max_dsp_1_U217 fadd_32ns_32ns_32_7_full_dsp_1_U209 select_ln296_61_fu_948_p3 inBoundsM_76_fu_742_p2 inBounds_76_fu_958_p2 fmul_32ns_32ns_32_4_max_dsp_1_U218 fadd_32ns_32ns_32_7_full_dsp_1_U210 select_ln296_62_fu_962_p3 inBoundsM_77_fu_756_p2 inBounds_77_fu_972_p2 fmul_32ns_32ns_32_4_max_dsp_1_U219 fadd_32ns_32ns_32_7_full_dsp_1_U211 select_ln296_63_fu_976_p3 add_ln67_fu_436_p2"
            },
            {
              "ModuleName": "ProcessingElement_2_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_22_fu_136_p2 icmp_ln170_fu_152_p2 m1_11_fu_177_p2 icmp_ln187_fu_191_p2 n1_22_fu_197_p2 inner_32_fu_203_p2 n1_23_fu_209_p3 inner_33_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ConvertWidthC",
          "InstanceName": "ConvertWidthC_U0",
          "BindInstances": "sub_i_fu_103_p2 sub_i2_fu_123_p2 mul_33ns_30ns_63_2_1_U1718",
          "Instances": [{
              "ModuleName": "ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1",
              "InstanceName": "grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84",
              "BindInstances": "icmp_ln333_fu_175_p2 add_ln333_fu_180_p2 icmp_ln335_fu_186_p2 xor_ln333_fu_218_p2 icmp_ln339_fu_223_p2 and_ln333_fu_229_p2 or_ln335_fu_235_p2 select_ln335_fu_486_p3 select_ln335_1_fu_240_p3 shl_ln183_fu_268_p2 xor_ln183_fu_493_p2 and_ln183_fu_498_p2 shl_ln183_1_fu_278_p2 or_ln183_fu_504_p2 shl_ln183_2_fu_306_p2 xor_ln183_1_fu_509_p2 and_ln183_1_fu_514_p2 shl_ln183_3_fu_316_p2 or_ln183_7_fu_520_p2 shl_ln183_4_fu_344_p2 xor_ln183_2_fu_525_p2 and_ln183_2_fu_530_p2 shl_ln183_5_fu_354_p2 or_ln183_8_fu_536_p2 shl_ln183_6_fu_382_p2 xor_ln183_3_fu_541_p2 and_ln183_3_fu_546_p2 shl_ln183_7_fu_392_p2 or_ln183_9_fu_552_p2 shl_ln183_8_fu_420_p2 xor_ln183_4_fu_557_p2 and_ln183_4_fu_562_p2 shl_ln183_9_fu_430_p2 or_ln183_10_fu_568_p2 shl_ln183_10_fu_584_p2 xor_ln183_5_fu_590_p2 and_ln183_5_fu_596_p2 shl_ln183_11_fu_605_p2 or_ln183_11_fu_611_p2 shl_ln183_12_fu_628_p2 xor_ln183_6_fu_634_p2 and_ln183_6_fu_640_p2 shl_ln183_13_fu_649_p2 or_ln183_12_fu_655_p2 shl_ln183_14_fu_672_p2 xor_ln183_7_fu_678_p2 and_ln183_7_fu_684_p2 shl_ln183_15_fu_693_p2 or_ln183_13_fu_699_p2 icmp_ln348_fu_466_p2 j_1_fu_472_p2 add_ln335_fu_191_p2 select_ln335_2_fu_197_p3"
            }]
        },
        {
          "ModuleName": "ProcessingElement_3",
          "InstanceName": "ProcessingElement_3_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_9_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_3_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_3_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_3_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_3_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_7_fu_140_p2 select_ln31_7_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_7_fu_464_p2 select_ln64_7_fu_470_p3 add91_fu_499_p2 add106_fu_508_p2 add_fu_481_p2 inBoundsN_fu_517_p2 icmp_ln82_fu_411_p2 icmp_ln83_fu_427_p2 and_ln80_fu_433_p2 and_ln80_7_fu_438_p2 icmp_ln85_fu_444_p2 add115_fu_649_p2 cPrev_2_fu_775_p3 inBoundsM_fu_672_p2 inBounds_fu_888_p2 fmul_32ns_32ns_32_4_max_dsp_1_U261 fadd_32ns_32ns_32_7_full_dsp_1_U253 select_ln296_fu_892_p3 inBoundsM_50_fu_686_p2 inBounds_50_fu_902_p2 fmul_32ns_32ns_32_4_max_dsp_1_U262 fadd_32ns_32ns_32_7_full_dsp_1_U254 select_ln296_43_fu_906_p3 inBoundsM_51_fu_700_p2 inBounds_51_fu_916_p2 fmul_32ns_32ns_32_4_max_dsp_1_U263 fadd_32ns_32ns_32_7_full_dsp_1_U255 select_ln296_44_fu_920_p3 inBoundsM_52_fu_714_p2 inBounds_52_fu_930_p2 fmul_32ns_32ns_32_4_max_dsp_1_U264 fadd_32ns_32ns_32_7_full_dsp_1_U256 select_ln296_45_fu_934_p3 inBoundsM_53_fu_728_p2 inBounds_53_fu_944_p2 fmul_32ns_32ns_32_4_max_dsp_1_U265 fadd_32ns_32ns_32_7_full_dsp_1_U257 select_ln296_46_fu_948_p3 inBoundsM_54_fu_742_p2 inBounds_54_fu_958_p2 fmul_32ns_32ns_32_4_max_dsp_1_U266 fadd_32ns_32ns_32_7_full_dsp_1_U258 select_ln296_47_fu_962_p3 inBoundsM_55_fu_756_p2 inBounds_55_fu_972_p2 fmul_32ns_32ns_32_4_max_dsp_1_U267 fadd_32ns_32ns_32_7_full_dsp_1_U259 select_ln296_48_fu_976_p3 inBoundsM_56_fu_770_p2 inBounds_56_fu_986_p2 fmul_32ns_32ns_32_4_max_dsp_1_U268 fadd_32ns_32ns_32_7_full_dsp_1_U260 select_ln296_49_fu_990_p3 add_ln67_fu_450_p2"
            },
            {
              "ModuleName": "ProcessingElement_3_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_16_fu_136_p2 icmp_ln170_fu_152_p2 m1_8_fu_177_p2 icmp_ln187_fu_191_p2 n1_16_fu_197_p2 inner_23_fu_203_p2 n1_17_fu_209_p3 inner_24_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "WriteC",
          "InstanceName": "WriteC_U0",
          "BindInstances": "sub_i_fu_104_p2 sub_i3_fu_124_p2 mul_24ns_38ns_61_2_1_U1735",
          "Instances": [{
              "ModuleName": "WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1",
              "InstanceName": "grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82",
              "BindInstances": "icmp_ln368_fu_262_p2 add_ln368_fu_267_p2 icmp_ln370_fu_273_p2 select_ln368_fu_483_p3 xor_ln368_fu_278_p2 icmp_ln374_fu_354_p2 and_ln368_fu_360_p2 icmp_ln372_fu_284_p2 and_ln368_1_fu_290_p2 add_ln368_1_fu_365_p2 select_ln368_1_fu_371_p3 add_ln370_fu_490_p2 empty_143_fu_296_p2 n1_mid26_fu_378_p3 exitcond_flatten_not_fu_385_p2 not_exitcond_flatten_mid234_fu_390_p2 icmp_ln374_mid211_fu_395_p2 select_ln370_fu_496_p3 add_ln372_fu_401_p2 empty_144_fu_407_p2 empty_145_fu_412_p2 m1m_mid2_fu_417_p3 select_ln372_fu_425_p3 add_fu_449_p2 cmp18_fu_476_p2 mul_32s_28ns_32_2_1_U1726 add_ln379_fu_518_p2 icmp_ln379_fu_529_p2 add_ln50_fu_536_p2 add_ln150_fu_553_p2 add_ln374_fu_455_p2 add_ln372_1_fu_302_p2 select_ln372_1_fu_308_p3 add_ln370_1_fu_316_p2 select_ln370_1_fu_322_p3"
            }]
        },
        {
          "ModuleName": "ProcessingElement_4",
          "InstanceName": "ProcessingElement_4_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_6_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_4_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_4_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_4_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_4_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_6_fu_140_p2 select_ln31_6_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_6_fu_454_p2 select_ln64_6_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_6_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U310 fadd_32ns_32ns_32_7_full_dsp_1_U302 select_ln296_fu_882_p3 inBoundsM_43_fu_676_p2 inBounds_43_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U311 fadd_32ns_32ns_32_7_full_dsp_1_U303 select_ln296_36_fu_896_p3 inBoundsM_44_fu_690_p2 inBounds_44_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U312 fadd_32ns_32ns_32_7_full_dsp_1_U304 select_ln296_37_fu_910_p3 inBoundsM_45_fu_704_p2 inBounds_45_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U313 fadd_32ns_32ns_32_7_full_dsp_1_U305 select_ln296_38_fu_924_p3 inBoundsM_46_fu_718_p2 inBounds_46_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U314 fadd_32ns_32ns_32_7_full_dsp_1_U306 select_ln296_39_fu_938_p3 inBoundsM_47_fu_732_p2 inBounds_47_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U315 fadd_32ns_32ns_32_7_full_dsp_1_U307 select_ln296_40_fu_952_p3 inBoundsM_48_fu_746_p2 inBounds_48_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U316 fadd_32ns_32ns_32_7_full_dsp_1_U308 select_ln296_41_fu_966_p3 inBoundsM_49_fu_760_p2 inBounds_49_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U317 fadd_32ns_32ns_32_7_full_dsp_1_U309 select_ln296_42_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_4_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_14_fu_136_p2 icmp_ln170_fu_152_p2 m1_7_fu_177_p2 icmp_ln187_fu_191_p2 n1_14_fu_197_p2 inner_20_fu_203_p2 n1_15_fu_209_p3 inner_21_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_5",
          "InstanceName": "ProcessingElement_5_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_5_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_5_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_5_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_5_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_5_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_5_fu_140_p2 select_ln31_5_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_369_p2 add_ln64_fu_375_p2 icmp_ln67_fu_389_p2 select_ln64_fu_395_p3 add_ln64_5_fu_466_p2 select_ln64_5_fu_472_p3 add91_fu_501_p2 add106_fu_510_p2 add_fu_483_p2 inBoundsN_fu_519_p2 icmp_ln82_fu_413_p2 icmp_ln83_fu_429_p2 and_ln80_fu_435_p2 and_ln80_5_fu_440_p2 icmp_ln85_fu_446_p2 add115_fu_651_p2 cPrev_2_fu_777_p3 inBoundsM_fu_674_p2 inBounds_fu_890_p2 fmul_32ns_32ns_32_4_max_dsp_1_U359 fadd_32ns_32ns_32_7_full_dsp_1_U351 select_ln296_fu_894_p3 inBoundsM_36_fu_688_p2 inBounds_36_fu_904_p2 fmul_32ns_32ns_32_4_max_dsp_1_U360 fadd_32ns_32ns_32_7_full_dsp_1_U352 select_ln296_29_fu_908_p3 inBoundsM_37_fu_702_p2 inBounds_37_fu_918_p2 fmul_32ns_32ns_32_4_max_dsp_1_U361 fadd_32ns_32ns_32_7_full_dsp_1_U353 select_ln296_30_fu_922_p3 inBoundsM_38_fu_716_p2 inBounds_38_fu_932_p2 fmul_32ns_32ns_32_4_max_dsp_1_U362 fadd_32ns_32ns_32_7_full_dsp_1_U354 select_ln296_31_fu_936_p3 inBoundsM_39_fu_730_p2 inBounds_39_fu_946_p2 fmul_32ns_32ns_32_4_max_dsp_1_U363 fadd_32ns_32ns_32_7_full_dsp_1_U355 select_ln296_32_fu_950_p3 inBoundsM_40_fu_744_p2 inBounds_40_fu_960_p2 fmul_32ns_32ns_32_4_max_dsp_1_U364 fadd_32ns_32ns_32_7_full_dsp_1_U356 select_ln296_33_fu_964_p3 inBoundsM_41_fu_758_p2 inBounds_41_fu_974_p2 fmul_32ns_32ns_32_4_max_dsp_1_U365 fadd_32ns_32ns_32_7_full_dsp_1_U357 select_ln296_34_fu_978_p3 inBoundsM_42_fu_772_p2 inBounds_42_fu_988_p2 fmul_32ns_32ns_32_4_max_dsp_1_U366 fadd_32ns_32ns_32_7_full_dsp_1_U358 select_ln296_35_fu_992_p3 add_ln67_fu_452_p2"
            },
            {
              "ModuleName": "ProcessingElement_5_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_12_fu_136_p2 icmp_ln170_fu_152_p2 m1_6_fu_177_p2 icmp_ln187_fu_191_p2 n1_12_fu_197_p2 inner_17_fu_203_p2 n1_13_fu_209_p3 inner_18_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_6",
          "InstanceName": "ProcessingElement_6_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_4_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_6_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_6_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_6_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_6_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_4_fu_140_p2 select_ln31_4_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_4_fu_454_p2 select_ln64_4_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_4_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U408 fadd_32ns_32ns_32_7_full_dsp_1_U400 select_ln296_fu_882_p3 inBoundsM_29_fu_676_p2 inBounds_29_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U409 fadd_32ns_32ns_32_7_full_dsp_1_U401 select_ln296_22_fu_896_p3 inBoundsM_30_fu_690_p2 inBounds_30_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U410 fadd_32ns_32ns_32_7_full_dsp_1_U402 select_ln296_23_fu_910_p3 inBoundsM_31_fu_704_p2 inBounds_31_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U411 fadd_32ns_32ns_32_7_full_dsp_1_U403 select_ln296_24_fu_924_p3 inBoundsM_32_fu_718_p2 inBounds_32_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U412 fadd_32ns_32ns_32_7_full_dsp_1_U404 select_ln296_25_fu_938_p3 inBoundsM_33_fu_732_p2 inBounds_33_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_7_full_dsp_1_U405 select_ln296_26_fu_952_p3 inBoundsM_34_fu_746_p2 inBounds_34_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U414 fadd_32ns_32ns_32_7_full_dsp_1_U406 select_ln296_27_fu_966_p3 inBoundsM_35_fu_760_p2 inBounds_35_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U415 fadd_32ns_32ns_32_7_full_dsp_1_U407 select_ln296_28_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_6_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_10_fu_136_p2 icmp_ln170_fu_152_p2 m1_5_fu_177_p2 icmp_ln187_fu_191_p2 n1_10_fu_197_p2 inner_14_fu_203_p2 n1_11_fu_209_p3 inner_15_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_7",
          "InstanceName": "ProcessingElement_7_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_3_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_7_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_7_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_7_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_7_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_3_fu_140_p2 select_ln31_3_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_3_fu_454_p2 select_ln64_3_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_3_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U449 select_ln296_fu_882_p3 inBoundsM_22_fu_676_p2 inBounds_22_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U458 fadd_32ns_32ns_32_7_full_dsp_1_U450 select_ln296_15_fu_896_p3 inBoundsM_23_fu_690_p2 inBounds_23_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U459 fadd_32ns_32ns_32_7_full_dsp_1_U451 select_ln296_16_fu_910_p3 inBoundsM_24_fu_704_p2 inBounds_24_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U460 fadd_32ns_32ns_32_7_full_dsp_1_U452 select_ln296_17_fu_924_p3 inBoundsM_25_fu_718_p2 inBounds_25_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U461 fadd_32ns_32ns_32_7_full_dsp_1_U453 select_ln296_18_fu_938_p3 inBoundsM_26_fu_732_p2 inBounds_26_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U462 fadd_32ns_32ns_32_7_full_dsp_1_U454 select_ln296_19_fu_952_p3 inBoundsM_27_fu_746_p2 inBounds_27_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U463 fadd_32ns_32ns_32_7_full_dsp_1_U455 select_ln296_20_fu_966_p3 inBoundsM_28_fu_760_p2 inBounds_28_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U464 fadd_32ns_32ns_32_7_full_dsp_1_U456 select_ln296_21_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_7_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_8_fu_136_p2 icmp_ln170_fu_152_p2 m1_4_fu_177_p2 icmp_ln187_fu_191_p2 n1_8_fu_197_p2 inner_11_fu_203_p2 n1_9_fu_209_p3 inner_12_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_8",
          "InstanceName": "ProcessingElement_8_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_2_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_8_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_8_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_8_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_8_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_2_fu_140_p2 select_ln31_2_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_2_fu_454_p2 select_ln64_2_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_2_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U498 select_ln296_fu_882_p3 inBoundsM_15_fu_676_p2 inBounds_15_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U499 select_ln296_8_fu_896_p3 inBoundsM_16_fu_690_p2 inBounds_16_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U500 select_ln296_9_fu_910_p3 inBoundsM_17_fu_704_p2 inBounds_17_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U501 select_ln296_10_fu_924_p3 inBoundsM_18_fu_718_p2 inBounds_18_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U502 select_ln296_11_fu_938_p3 inBoundsM_19_fu_732_p2 inBounds_19_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U503 select_ln296_12_fu_952_p3 inBoundsM_20_fu_746_p2 inBounds_20_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U504 select_ln296_13_fu_966_p3 inBoundsM_21_fu_760_p2 inBounds_21_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U505 select_ln296_14_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_8_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_6_fu_136_p2 icmp_ln170_fu_152_p2 m1_3_fu_177_p2 icmp_ln187_fu_191_p2 n1_fu_197_p2 inner_8_fu_203_p2 n1_7_fu_209_p3 inner_9_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_9",
          "InstanceName": "ProcessingElement_9_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_1_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_9_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_9_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_9_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_9_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln31_1_fu_140_p2 select_ln31_1_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_371_p2 add_ln64_1_fu_377_p2 icmp_ln67_fu_391_p2 select_ln64_fu_397_p3 add_ln64_fu_468_p2 select_ln64_1_fu_474_p3 add91_fu_503_p2 add106_fu_512_p2 add_fu_485_p2 inBoundsN_fu_521_p2 icmp_ln82_fu_415_p2 icmp_ln83_fu_431_p2 and_ln80_fu_437_p2 and_ln80_1_fu_442_p2 icmp_ln85_fu_448_p2 add115_fu_653_p2 cPrev_1_fu_779_p3 inBoundsM_fu_676_p2 inBounds_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U547 select_ln296_fu_896_p3 inBoundsM_8_fu_690_p2 inBounds_8_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U556 fadd_32ns_32ns_32_7_full_dsp_1_U548 select_ln296_1_fu_910_p3 inBoundsM_9_fu_704_p2 inBounds_9_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U557 fadd_32ns_32ns_32_7_full_dsp_1_U549 select_ln296_2_fu_924_p3 inBoundsM_10_fu_718_p2 inBounds_10_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U558 fadd_32ns_32ns_32_7_full_dsp_1_U550 select_ln296_3_fu_938_p3 inBoundsM_11_fu_732_p2 inBounds_11_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U559 fadd_32ns_32ns_32_7_full_dsp_1_U551 select_ln296_4_fu_952_p3 inBoundsM_12_fu_746_p2 inBounds_12_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U560 fadd_32ns_32ns_32_7_full_dsp_1_U552 select_ln296_5_fu_966_p3 inBoundsM_13_fu_760_p2 inBounds_13_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U561 fadd_32ns_32ns_32_7_full_dsp_1_U553 select_ln296_6_fu_980_p3 inBoundsM_14_fu_774_p2 inBounds_14_fu_990_p2 fmul_32ns_32ns_32_4_max_dsp_1_U562 fadd_32ns_32ns_32_7_full_dsp_1_U554 select_ln296_7_fu_994_p3 add_ln67_fu_454_p2"
            },
            {
              "ModuleName": "ProcessingElement_9_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_4_fu_136_p2 icmp_ln170_fu_152_p2 m1_2_fu_177_p2 icmp_ln187_fu_191_p2 n1_fu_197_p2 inner_5_fu_203_p2 n1_6_fu_209_p3 inner_6_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_10",
          "InstanceName": "ProcessingElement_10_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_30_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_10_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_10_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_10_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_10_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_30_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_30_fu_454_p2 select_ln64_30_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_29_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U604 fadd_32ns_32ns_32_7_full_dsp_1_U596 select_ln296_fu_882_p3 inBoundsM_218_fu_676_p2 inBounds_218_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U605 fadd_32ns_32ns_32_7_full_dsp_1_U597 select_ln296_204_fu_896_p3 inBoundsM_219_fu_690_p2 inBounds_219_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U598 select_ln296_205_fu_910_p3 inBoundsM_220_fu_704_p2 inBounds_220_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U599 select_ln296_206_fu_924_p3 inBoundsM_221_fu_718_p2 inBounds_221_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U608 fadd_32ns_32ns_32_7_full_dsp_1_U600 select_ln296_207_fu_938_p3 inBoundsM_222_fu_732_p2 inBounds_222_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U601 select_ln296_208_fu_952_p3 inBoundsM_223_fu_746_p2 inBounds_223_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U610 fadd_32ns_32ns_32_7_full_dsp_1_U602 select_ln296_209_fu_966_p3 inBoundsM_224_fu_760_p2 inBounds_224_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U611 fadd_32ns_32ns_32_7_full_dsp_1_U603 select_ln296_210_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_10_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_64_fu_136_p2 icmp_ln170_fu_152_p2 m1_32_fu_177_p2 icmp_ln187_fu_191_p2 n1_64_fu_197_p2 inner_95_fu_203_p2 n1_65_fu_209_p3 inner_96_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_11",
          "InstanceName": "ProcessingElement_11_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_29_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_11_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_11_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_11_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_11_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_29_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_29_fu_454_p2 select_ln64_29_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_28_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U653 fadd_32ns_32ns_32_7_full_dsp_1_U645 select_ln296_fu_882_p3 inBoundsM_211_fu_676_p2 inBounds_211_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U654 fadd_32ns_32ns_32_7_full_dsp_1_U646 select_ln296_197_fu_896_p3 inBoundsM_212_fu_690_p2 inBounds_212_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U655 fadd_32ns_32ns_32_7_full_dsp_1_U647 select_ln296_198_fu_910_p3 inBoundsM_213_fu_704_p2 inBounds_213_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U656 fadd_32ns_32ns_32_7_full_dsp_1_U648 select_ln296_199_fu_924_p3 inBoundsM_214_fu_718_p2 inBounds_214_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U657 fadd_32ns_32ns_32_7_full_dsp_1_U649 select_ln296_200_fu_938_p3 inBoundsM_215_fu_732_p2 inBounds_215_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U658 fadd_32ns_32ns_32_7_full_dsp_1_U650 select_ln296_201_fu_952_p3 inBoundsM_216_fu_746_p2 inBounds_216_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U659 fadd_32ns_32ns_32_7_full_dsp_1_U651 select_ln296_202_fu_966_p3 inBoundsM_217_fu_760_p2 inBounds_217_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U660 fadd_32ns_32ns_32_7_full_dsp_1_U652 select_ln296_203_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_11_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_62_fu_136_p2 icmp_ln170_fu_152_p2 m1_31_fu_177_p2 icmp_ln187_fu_191_p2 n1_62_fu_197_p2 inner_92_fu_203_p2 n1_63_fu_209_p3 inner_93_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_12",
          "InstanceName": "ProcessingElement_12_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_28_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_12_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_12_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_12_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_12_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_28_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_28_fu_454_p2 select_ln64_28_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_27_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U702 fadd_32ns_32ns_32_7_full_dsp_1_U694 select_ln296_fu_882_p3 inBoundsM_204_fu_676_p2 inBounds_204_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U703 fadd_32ns_32ns_32_7_full_dsp_1_U695 select_ln296_190_fu_896_p3 inBoundsM_205_fu_690_p2 inBounds_205_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U704 fadd_32ns_32ns_32_7_full_dsp_1_U696 select_ln296_191_fu_910_p3 inBoundsM_206_fu_704_p2 inBounds_206_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U705 fadd_32ns_32ns_32_7_full_dsp_1_U697 select_ln296_192_fu_924_p3 inBoundsM_207_fu_718_p2 inBounds_207_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U706 fadd_32ns_32ns_32_7_full_dsp_1_U698 select_ln296_193_fu_938_p3 inBoundsM_208_fu_732_p2 inBounds_208_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U699 select_ln296_194_fu_952_p3 inBoundsM_209_fu_746_p2 inBounds_209_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U708 fadd_32ns_32ns_32_7_full_dsp_1_U700 select_ln296_195_fu_966_p3 inBoundsM_210_fu_760_p2 inBounds_210_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U709 fadd_32ns_32ns_32_7_full_dsp_1_U701 select_ln296_196_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_12_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_60_fu_136_p2 icmp_ln170_fu_152_p2 m1_30_fu_177_p2 icmp_ln187_fu_191_p2 n1_60_fu_197_p2 inner_89_fu_203_p2 n1_61_fu_209_p3 inner_90_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_13",
          "InstanceName": "ProcessingElement_13_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_27_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_13_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_13_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_13_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_13_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_27_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_27_fu_454_p2 select_ln64_27_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_26_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U751 fadd_32ns_32ns_32_7_full_dsp_1_U743 select_ln296_fu_882_p3 inBoundsM_197_fu_676_p2 inBounds_197_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U752 fadd_32ns_32ns_32_7_full_dsp_1_U744 select_ln296_183_fu_896_p3 inBoundsM_198_fu_690_p2 inBounds_198_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U753 fadd_32ns_32ns_32_7_full_dsp_1_U745 select_ln296_184_fu_910_p3 inBoundsM_199_fu_704_p2 inBounds_199_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U754 fadd_32ns_32ns_32_7_full_dsp_1_U746 select_ln296_185_fu_924_p3 inBoundsM_200_fu_718_p2 inBounds_200_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U755 fadd_32ns_32ns_32_7_full_dsp_1_U747 select_ln296_186_fu_938_p3 inBoundsM_201_fu_732_p2 inBounds_201_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U756 fadd_32ns_32ns_32_7_full_dsp_1_U748 select_ln296_187_fu_952_p3 inBoundsM_202_fu_746_p2 inBounds_202_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U757 fadd_32ns_32ns_32_7_full_dsp_1_U749 select_ln296_188_fu_966_p3 inBoundsM_203_fu_760_p2 inBounds_203_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U758 fadd_32ns_32ns_32_7_full_dsp_1_U750 select_ln296_189_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_13_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_58_fu_136_p2 icmp_ln170_fu_152_p2 m1_29_fu_177_p2 icmp_ln187_fu_191_p2 n1_58_fu_197_p2 inner_86_fu_203_p2 n1_59_fu_209_p3 inner_87_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_14",
          "InstanceName": "ProcessingElement_14_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_26_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_14_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_14_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_14_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_14_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_26_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_26_fu_454_p2 select_ln64_26_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_25_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U800 fadd_32ns_32ns_32_7_full_dsp_1_U792 select_ln296_fu_882_p3 inBoundsM_190_fu_676_p2 inBounds_190_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U801 fadd_32ns_32ns_32_7_full_dsp_1_U793 select_ln296_176_fu_896_p3 inBoundsM_191_fu_690_p2 inBounds_191_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U802 fadd_32ns_32ns_32_7_full_dsp_1_U794 select_ln296_177_fu_910_p3 inBoundsM_192_fu_704_p2 inBounds_192_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U803 fadd_32ns_32ns_32_7_full_dsp_1_U795 select_ln296_178_fu_924_p3 inBoundsM_193_fu_718_p2 inBounds_193_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U804 fadd_32ns_32ns_32_7_full_dsp_1_U796 select_ln296_179_fu_938_p3 inBoundsM_194_fu_732_p2 inBounds_194_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U805 fadd_32ns_32ns_32_7_full_dsp_1_U797 select_ln296_180_fu_952_p3 inBoundsM_195_fu_746_p2 inBounds_195_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U806 fadd_32ns_32ns_32_7_full_dsp_1_U798 select_ln296_181_fu_966_p3 inBoundsM_196_fu_760_p2 inBounds_196_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U807 fadd_32ns_32ns_32_7_full_dsp_1_U799 select_ln296_182_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_14_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_56_fu_136_p2 icmp_ln170_fu_152_p2 m1_28_fu_177_p2 icmp_ln187_fu_191_p2 n1_56_fu_197_p2 inner_83_fu_203_p2 n1_57_fu_209_p3 inner_84_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_15",
          "InstanceName": "ProcessingElement_15_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_25_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_15_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_15_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_15_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_15_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_25_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_25_fu_454_p2 select_ln64_25_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_24_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U849 fadd_32ns_32ns_32_7_full_dsp_1_U841 select_ln296_fu_882_p3 inBoundsM_183_fu_676_p2 inBounds_183_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U850 fadd_32ns_32ns_32_7_full_dsp_1_U842 select_ln296_169_fu_896_p3 inBoundsM_184_fu_690_p2 inBounds_184_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U851 fadd_32ns_32ns_32_7_full_dsp_1_U843 select_ln296_170_fu_910_p3 inBoundsM_185_fu_704_p2 inBounds_185_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U852 fadd_32ns_32ns_32_7_full_dsp_1_U844 select_ln296_171_fu_924_p3 inBoundsM_186_fu_718_p2 inBounds_186_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U853 fadd_32ns_32ns_32_7_full_dsp_1_U845 select_ln296_172_fu_938_p3 inBoundsM_187_fu_732_p2 inBounds_187_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U854 fadd_32ns_32ns_32_7_full_dsp_1_U846 select_ln296_173_fu_952_p3 inBoundsM_188_fu_746_p2 inBounds_188_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U855 fadd_32ns_32ns_32_7_full_dsp_1_U847 select_ln296_174_fu_966_p3 inBoundsM_189_fu_760_p2 inBounds_189_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U856 fadd_32ns_32ns_32_7_full_dsp_1_U848 select_ln296_175_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_15_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_54_fu_136_p2 icmp_ln170_fu_152_p2 m1_27_fu_177_p2 icmp_ln187_fu_191_p2 n1_54_fu_197_p2 inner_80_fu_203_p2 n1_55_fu_209_p3 inner_81_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_16",
          "InstanceName": "ProcessingElement_16_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_24_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_16_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_16_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_16_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_16_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_24_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_24_fu_454_p2 select_ln64_24_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_23_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U898 fadd_32ns_32ns_32_7_full_dsp_1_U890 select_ln296_fu_882_p3 inBoundsM_176_fu_676_p2 inBounds_176_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U899 fadd_32ns_32ns_32_7_full_dsp_1_U891 select_ln296_162_fu_896_p3 inBoundsM_177_fu_690_p2 inBounds_177_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U900 fadd_32ns_32ns_32_7_full_dsp_1_U892 select_ln296_163_fu_910_p3 inBoundsM_178_fu_704_p2 inBounds_178_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U901 fadd_32ns_32ns_32_7_full_dsp_1_U893 select_ln296_164_fu_924_p3 inBoundsM_179_fu_718_p2 inBounds_179_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U902 fadd_32ns_32ns_32_7_full_dsp_1_U894 select_ln296_165_fu_938_p3 inBoundsM_180_fu_732_p2 inBounds_180_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U903 fadd_32ns_32ns_32_7_full_dsp_1_U895 select_ln296_166_fu_952_p3 inBoundsM_181_fu_746_p2 inBounds_181_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U904 fadd_32ns_32ns_32_7_full_dsp_1_U896 select_ln296_167_fu_966_p3 inBoundsM_182_fu_760_p2 inBounds_182_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U905 fadd_32ns_32ns_32_7_full_dsp_1_U897 select_ln296_168_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_16_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_52_fu_136_p2 icmp_ln170_fu_152_p2 m1_26_fu_177_p2 icmp_ln187_fu_191_p2 n1_52_fu_197_p2 inner_77_fu_203_p2 n1_53_fu_209_p3 inner_78_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_17",
          "InstanceName": "ProcessingElement_17_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_23_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_17_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_17_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_17_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_17_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_103_p2 add_ln31_fu_109_p2 icmp_ln35_fu_126_p2 select_ln31_fu_132_p3 add_ln3147_fu_140_p2 select_ln31_23_fu_146_p3 first_iter_0_fu_154_p2 add_ln35_fu_165_p2"
            },
            {
              "ModuleName": "ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_369_p2 add_ln64_fu_375_p2 icmp_ln67_fu_389_p2 select_ln64_fu_395_p3 add_ln64_23_fu_466_p2 select_ln64_23_fu_472_p3 add91_fu_501_p2 add106_fu_510_p2 add_fu_483_p2 inBoundsN_fu_519_p2 icmp_ln82_fu_413_p2 icmp_ln83_fu_429_p2 and_ln80_fu_435_p2 and_ln80_22_fu_440_p2 icmp_ln85_fu_446_p2 add115_fu_651_p2 cPrev_2_fu_777_p3 inBoundsM_fu_674_p2 inBounds_fu_890_p2 fmul_32ns_32ns_32_4_max_dsp_1_U947 fadd_32ns_32ns_32_7_full_dsp_1_U939 select_ln296_fu_894_p3 inBoundsM_169_fu_688_p2 inBounds_169_fu_904_p2 fmul_32ns_32ns_32_4_max_dsp_1_U948 fadd_32ns_32ns_32_7_full_dsp_1_U940 select_ln296_155_fu_908_p3 inBoundsM_170_fu_702_p2 inBounds_170_fu_918_p2 fmul_32ns_32ns_32_4_max_dsp_1_U949 fadd_32ns_32ns_32_7_full_dsp_1_U941 select_ln296_156_fu_922_p3 inBoundsM_171_fu_716_p2 inBounds_171_fu_932_p2 fmul_32ns_32ns_32_4_max_dsp_1_U950 fadd_32ns_32ns_32_7_full_dsp_1_U942 select_ln296_157_fu_936_p3 inBoundsM_172_fu_730_p2 inBounds_172_fu_946_p2 fmul_32ns_32ns_32_4_max_dsp_1_U951 fadd_32ns_32ns_32_7_full_dsp_1_U943 select_ln296_158_fu_950_p3 inBoundsM_173_fu_744_p2 inBounds_173_fu_960_p2 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U944 select_ln296_159_fu_964_p3 inBoundsM_174_fu_758_p2 inBounds_174_fu_974_p2 fmul_32ns_32ns_32_4_max_dsp_1_U953 fadd_32ns_32ns_32_7_full_dsp_1_U945 select_ln296_160_fu_978_p3 inBoundsM_175_fu_772_p2 inBounds_175_fu_988_p2 fmul_32ns_32ns_32_4_max_dsp_1_U954 fadd_32ns_32ns_32_7_full_dsp_1_U946 select_ln296_161_fu_992_p3 add_ln67_fu_452_p2"
            },
            {
              "ModuleName": "ProcessingElement_17_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_50_fu_136_p2 icmp_ln170_fu_152_p2 m1_25_fu_177_p2 icmp_ln187_fu_191_p2 n1_50_fu_197_p2 inner_74_fu_203_p2 n1_51_fu_209_p3 inner_75_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_18",
          "InstanceName": "ProcessingElement_18_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_22_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_18_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_18_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_18_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_18_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_22_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_22_fu_454_p2 select_ln64_22_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_21_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U996 fadd_32ns_32ns_32_7_full_dsp_1_U988 select_ln296_fu_882_p3 inBoundsM_162_fu_676_p2 inBounds_162_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U997 fadd_32ns_32ns_32_7_full_dsp_1_U989 select_ln296_148_fu_896_p3 inBoundsM_163_fu_690_p2 inBounds_163_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U998 fadd_32ns_32ns_32_7_full_dsp_1_U990 select_ln296_149_fu_910_p3 inBoundsM_164_fu_704_p2 inBounds_164_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U999 fadd_32ns_32ns_32_7_full_dsp_1_U991 select_ln296_150_fu_924_p3 inBoundsM_165_fu_718_p2 inBounds_165_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1000 fadd_32ns_32ns_32_7_full_dsp_1_U992 select_ln296_151_fu_938_p3 inBoundsM_166_fu_732_p2 inBounds_166_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1001 fadd_32ns_32ns_32_7_full_dsp_1_U993 select_ln296_152_fu_952_p3 inBoundsM_167_fu_746_p2 inBounds_167_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1002 fadd_32ns_32ns_32_7_full_dsp_1_U994 select_ln296_153_fu_966_p3 inBoundsM_168_fu_760_p2 inBounds_168_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1003 fadd_32ns_32ns_32_7_full_dsp_1_U995 select_ln296_154_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_18_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_48_fu_136_p2 icmp_ln170_fu_152_p2 m1_24_fu_177_p2 icmp_ln187_fu_191_p2 n1_48_fu_197_p2 inner_71_fu_203_p2 n1_49_fu_209_p3 inner_72_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_19",
          "InstanceName": "ProcessingElement_19_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_21_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_19_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_19_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_19_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_19_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_21_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_21_fu_454_p2 select_ln64_21_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_20_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1045 fadd_32ns_32ns_32_7_full_dsp_1_U1037 select_ln296_fu_882_p3 inBoundsM_155_fu_676_p2 inBounds_155_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1046 fadd_32ns_32ns_32_7_full_dsp_1_U1038 select_ln296_141_fu_896_p3 inBoundsM_156_fu_690_p2 inBounds_156_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1047 fadd_32ns_32ns_32_7_full_dsp_1_U1039 select_ln296_142_fu_910_p3 inBoundsM_157_fu_704_p2 inBounds_157_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1048 fadd_32ns_32ns_32_7_full_dsp_1_U1040 select_ln296_143_fu_924_p3 inBoundsM_158_fu_718_p2 inBounds_158_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1049 fadd_32ns_32ns_32_7_full_dsp_1_U1041 select_ln296_144_fu_938_p3 inBoundsM_159_fu_732_p2 inBounds_159_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1050 fadd_32ns_32ns_32_7_full_dsp_1_U1042 select_ln296_145_fu_952_p3 inBoundsM_160_fu_746_p2 inBounds_160_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1051 fadd_32ns_32ns_32_7_full_dsp_1_U1043 select_ln296_146_fu_966_p3 inBoundsM_161_fu_760_p2 inBounds_161_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1052 fadd_32ns_32ns_32_7_full_dsp_1_U1044 select_ln296_147_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_19_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_46_fu_136_p2 icmp_ln170_fu_152_p2 m1_23_fu_177_p2 icmp_ln187_fu_191_p2 n1_46_fu_197_p2 inner_68_fu_203_p2 n1_47_fu_209_p3 inner_69_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_20",
          "InstanceName": "ProcessingElement_20_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_19_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_20_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_20_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_20_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_20_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_19_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_19_fu_454_p2 select_ln64_19_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_19_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1094 fadd_32ns_32ns_32_7_full_dsp_1_U1086 select_ln296_fu_882_p3 inBoundsM_141_fu_676_p2 inBounds_141_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1095 fadd_32ns_32ns_32_7_full_dsp_1_U1087 select_ln296_127_fu_896_p3 inBoundsM_142_fu_690_p2 inBounds_142_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1096 fadd_32ns_32ns_32_7_full_dsp_1_U1088 select_ln296_128_fu_910_p3 inBoundsM_143_fu_704_p2 inBounds_143_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1097 fadd_32ns_32ns_32_7_full_dsp_1_U1089 select_ln296_129_fu_924_p3 inBoundsM_144_fu_718_p2 inBounds_144_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1098 fadd_32ns_32ns_32_7_full_dsp_1_U1090 select_ln296_130_fu_938_p3 inBoundsM_145_fu_732_p2 inBounds_145_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1099 fadd_32ns_32ns_32_7_full_dsp_1_U1091 select_ln296_131_fu_952_p3 inBoundsM_146_fu_746_p2 inBounds_146_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1100 fadd_32ns_32ns_32_7_full_dsp_1_U1092 select_ln296_132_fu_966_p3 inBoundsM_147_fu_760_p2 inBounds_147_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1101 fadd_32ns_32ns_32_7_full_dsp_1_U1093 select_ln296_133_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_20_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_42_fu_136_p2 icmp_ln170_fu_152_p2 m1_21_fu_177_p2 icmp_ln187_fu_191_p2 n1_42_fu_197_p2 inner_62_fu_203_p2 n1_43_fu_209_p3 inner_63_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_21",
          "InstanceName": "ProcessingElement_21_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_18_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_21_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_21_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_21_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_21_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_18_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_18_fu_454_p2 select_ln64_18_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_18_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1143 fadd_32ns_32ns_32_7_full_dsp_1_U1135 select_ln296_fu_882_p3 inBoundsM_134_fu_676_p2 inBounds_134_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1144 fadd_32ns_32ns_32_7_full_dsp_1_U1136 select_ln296_120_fu_896_p3 inBoundsM_135_fu_690_p2 inBounds_135_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1145 fadd_32ns_32ns_32_7_full_dsp_1_U1137 select_ln296_121_fu_910_p3 inBoundsM_136_fu_704_p2 inBounds_136_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1146 fadd_32ns_32ns_32_7_full_dsp_1_U1138 select_ln296_122_fu_924_p3 inBoundsM_137_fu_718_p2 inBounds_137_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1147 fadd_32ns_32ns_32_7_full_dsp_1_U1139 select_ln296_123_fu_938_p3 inBoundsM_138_fu_732_p2 inBounds_138_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1148 fadd_32ns_32ns_32_7_full_dsp_1_U1140 select_ln296_124_fu_952_p3 inBoundsM_139_fu_746_p2 inBounds_139_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1149 fadd_32ns_32ns_32_7_full_dsp_1_U1141 select_ln296_125_fu_966_p3 inBoundsM_140_fu_760_p2 inBounds_140_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1150 fadd_32ns_32ns_32_7_full_dsp_1_U1142 select_ln296_126_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_21_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_40_fu_136_p2 icmp_ln170_fu_152_p2 m1_20_fu_177_p2 icmp_ln187_fu_191_p2 n1_40_fu_197_p2 inner_59_fu_203_p2 n1_41_fu_209_p3 inner_60_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_22",
          "InstanceName": "ProcessingElement_22_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_17_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_22_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_22_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_22_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_22_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_17_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_17_fu_454_p2 select_ln64_17_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_17_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1192 fadd_32ns_32ns_32_7_full_dsp_1_U1184 select_ln296_fu_882_p3 inBoundsM_127_fu_676_p2 inBounds_127_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1193 fadd_32ns_32ns_32_7_full_dsp_1_U1185 select_ln296_113_fu_896_p3 inBoundsM_128_fu_690_p2 inBounds_128_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1194 fadd_32ns_32ns_32_7_full_dsp_1_U1186 select_ln296_114_fu_910_p3 inBoundsM_129_fu_704_p2 inBounds_129_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1195 fadd_32ns_32ns_32_7_full_dsp_1_U1187 select_ln296_115_fu_924_p3 inBoundsM_130_fu_718_p2 inBounds_130_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1196 fadd_32ns_32ns_32_7_full_dsp_1_U1188 select_ln296_116_fu_938_p3 inBoundsM_131_fu_732_p2 inBounds_131_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1197 fadd_32ns_32ns_32_7_full_dsp_1_U1189 select_ln296_117_fu_952_p3 inBoundsM_132_fu_746_p2 inBounds_132_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1198 fadd_32ns_32ns_32_7_full_dsp_1_U1190 select_ln296_118_fu_966_p3 inBoundsM_133_fu_760_p2 inBounds_133_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1199 fadd_32ns_32ns_32_7_full_dsp_1_U1191 select_ln296_119_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_22_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_38_fu_136_p2 icmp_ln170_fu_152_p2 m1_19_fu_177_p2 icmp_ln187_fu_191_p2 n1_38_fu_197_p2 inner_56_fu_203_p2 n1_39_fu_209_p3 inner_57_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_23",
          "InstanceName": "ProcessingElement_23_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_16_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_23_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_23_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_23_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_23_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_16_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_16_fu_454_p2 select_ln64_16_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_16_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1241 fadd_32ns_32ns_32_7_full_dsp_1_U1233 select_ln296_fu_882_p3 inBoundsM_120_fu_676_p2 inBounds_120_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1242 fadd_32ns_32ns_32_7_full_dsp_1_U1234 select_ln296_106_fu_896_p3 inBoundsM_121_fu_690_p2 inBounds_121_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1243 fadd_32ns_32ns_32_7_full_dsp_1_U1235 select_ln296_107_fu_910_p3 inBoundsM_122_fu_704_p2 inBounds_122_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1244 fadd_32ns_32ns_32_7_full_dsp_1_U1236 select_ln296_108_fu_924_p3 inBoundsM_123_fu_718_p2 inBounds_123_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1245 fadd_32ns_32ns_32_7_full_dsp_1_U1237 select_ln296_109_fu_938_p3 inBoundsM_124_fu_732_p2 inBounds_124_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1246 fadd_32ns_32ns_32_7_full_dsp_1_U1238 select_ln296_110_fu_952_p3 inBoundsM_125_fu_746_p2 inBounds_125_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1247 fadd_32ns_32ns_32_7_full_dsp_1_U1239 select_ln296_111_fu_966_p3 inBoundsM_126_fu_760_p2 inBounds_126_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1248 fadd_32ns_32ns_32_7_full_dsp_1_U1240 select_ln296_112_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_23_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_36_fu_136_p2 icmp_ln170_fu_152_p2 m1_18_fu_177_p2 icmp_ln187_fu_191_p2 n1_36_fu_197_p2 inner_53_fu_203_p2 n1_37_fu_209_p3 inner_54_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_24",
          "InstanceName": "ProcessingElement_24_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_15_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_24_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_24_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_24_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_24_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_15_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_15_fu_454_p2 select_ln64_15_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_15_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1290 fadd_32ns_32ns_32_7_full_dsp_1_U1282 select_ln296_fu_882_p3 inBoundsM_113_fu_676_p2 inBounds_113_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1291 fadd_32ns_32ns_32_7_full_dsp_1_U1283 select_ln296_99_fu_896_p3 inBoundsM_114_fu_690_p2 inBounds_114_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1292 fadd_32ns_32ns_32_7_full_dsp_1_U1284 select_ln296_100_fu_910_p3 inBoundsM_115_fu_704_p2 inBounds_115_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1293 fadd_32ns_32ns_32_7_full_dsp_1_U1285 select_ln296_101_fu_924_p3 inBoundsM_116_fu_718_p2 inBounds_116_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1294 fadd_32ns_32ns_32_7_full_dsp_1_U1286 select_ln296_102_fu_938_p3 inBoundsM_117_fu_732_p2 inBounds_117_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1295 fadd_32ns_32ns_32_7_full_dsp_1_U1287 select_ln296_103_fu_952_p3 inBoundsM_118_fu_746_p2 inBounds_118_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1296 fadd_32ns_32ns_32_7_full_dsp_1_U1288 select_ln296_104_fu_966_p3 inBoundsM_119_fu_760_p2 inBounds_119_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1297 fadd_32ns_32ns_32_7_full_dsp_1_U1289 select_ln296_105_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_24_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_34_fu_136_p2 icmp_ln170_fu_152_p2 m1_17_fu_177_p2 icmp_ln187_fu_191_p2 n1_34_fu_197_p2 inner_50_fu_203_p2 n1_35_fu_209_p3 inner_51_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_25",
          "InstanceName": "ProcessingElement_25_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_14_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_25_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_25_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_25_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_25_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_128_p2 select_ln31_fu_134_p3 add_ln3147_fu_162_p2 select_ln31_14_fu_168_p3 first_iter_0_fu_142_p2 add_ln35_fu_148_p2"
            },
            {
              "ModuleName": "ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_14_fu_454_p2 select_ln64_14_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_14_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1339 fadd_32ns_32ns_32_7_full_dsp_1_U1331 select_ln296_fu_882_p3 inBoundsM_106_fu_676_p2 inBounds_106_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1340 fadd_32ns_32ns_32_7_full_dsp_1_U1332 select_ln296_92_fu_896_p3 inBoundsM_107_fu_690_p2 inBounds_107_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1341 fadd_32ns_32ns_32_7_full_dsp_1_U1333 select_ln296_93_fu_910_p3 inBoundsM_108_fu_704_p2 inBounds_108_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1342 fadd_32ns_32ns_32_7_full_dsp_1_U1334 select_ln296_94_fu_924_p3 inBoundsM_109_fu_718_p2 inBounds_109_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1343 fadd_32ns_32ns_32_7_full_dsp_1_U1335 select_ln296_95_fu_938_p3 inBoundsM_110_fu_732_p2 inBounds_110_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1344 fadd_32ns_32ns_32_7_full_dsp_1_U1336 select_ln296_96_fu_952_p3 inBoundsM_111_fu_746_p2 inBounds_111_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1345 fadd_32ns_32ns_32_7_full_dsp_1_U1337 select_ln296_97_fu_966_p3 inBoundsM_112_fu_760_p2 inBounds_112_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1346 fadd_32ns_32ns_32_7_full_dsp_1_U1338 select_ln296_98_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_25_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_32_fu_136_p2 icmp_ln170_fu_152_p2 m1_16_fu_177_p2 icmp_ln187_fu_191_p2 n1_32_fu_197_p2 inner_47_fu_203_p2 n1_33_fu_209_p3 inner_48_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_26",
          "InstanceName": "ProcessingElement_26_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_13_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_26_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_26_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_26_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_26_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_13_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2"
            },
            {
              "ModuleName": "ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_13_fu_454_p2 select_ln64_13_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_13_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1388 fadd_32ns_32ns_32_7_full_dsp_1_U1380 select_ln296_fu_882_p3 inBoundsM_99_fu_676_p2 inBounds_99_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1389 fadd_32ns_32ns_32_7_full_dsp_1_U1381 select_ln296_85_fu_896_p3 inBoundsM_100_fu_690_p2 inBounds_100_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1390 fadd_32ns_32ns_32_7_full_dsp_1_U1382 select_ln296_86_fu_910_p3 inBoundsM_101_fu_704_p2 inBounds_101_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1391 fadd_32ns_32ns_32_7_full_dsp_1_U1383 select_ln296_87_fu_924_p3 inBoundsM_102_fu_718_p2 inBounds_102_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1392 fadd_32ns_32ns_32_7_full_dsp_1_U1384 select_ln296_88_fu_938_p3 inBoundsM_103_fu_732_p2 inBounds_103_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1393 fadd_32ns_32ns_32_7_full_dsp_1_U1385 select_ln296_89_fu_952_p3 inBoundsM_104_fu_746_p2 inBounds_104_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1394 fadd_32ns_32ns_32_7_full_dsp_1_U1386 select_ln296_90_fu_966_p3 inBoundsM_105_fu_760_p2 inBounds_105_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1395 fadd_32ns_32ns_32_7_full_dsp_1_U1387 select_ln296_91_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_26_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_30_fu_136_p2 icmp_ln170_fu_152_p2 m1_15_fu_177_p2 icmp_ln187_fu_191_p2 n1_30_fu_197_p2 inner_44_fu_203_p2 n1_31_fu_209_p3 inner_45_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_27",
          "InstanceName": "ProcessingElement_27_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_12_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_27_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_27_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_27_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_27_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_12_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2"
            },
            {
              "ModuleName": "ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_12_fu_454_p2 select_ln64_12_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_12_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1437 fadd_32ns_32ns_32_7_full_dsp_1_U1429 select_ln296_fu_882_p3 inBoundsM_92_fu_676_p2 inBounds_92_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1438 fadd_32ns_32ns_32_7_full_dsp_1_U1430 select_ln296_78_fu_896_p3 inBoundsM_93_fu_690_p2 inBounds_93_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1439 fadd_32ns_32ns_32_7_full_dsp_1_U1431 select_ln296_79_fu_910_p3 inBoundsM_94_fu_704_p2 inBounds_94_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fadd_32ns_32ns_32_7_full_dsp_1_U1432 select_ln296_80_fu_924_p3 inBoundsM_95_fu_718_p2 inBounds_95_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fadd_32ns_32ns_32_7_full_dsp_1_U1433 select_ln296_81_fu_938_p3 inBoundsM_96_fu_732_p2 inBounds_96_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fadd_32ns_32ns_32_7_full_dsp_1_U1434 select_ln296_82_fu_952_p3 inBoundsM_97_fu_746_p2 inBounds_97_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fadd_32ns_32ns_32_7_full_dsp_1_U1435 select_ln296_83_fu_966_p3 inBoundsM_98_fu_760_p2 inBounds_98_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fadd_32ns_32ns_32_7_full_dsp_1_U1436 select_ln296_84_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_27_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_28_fu_136_p2 icmp_ln170_fu_152_p2 m1_14_fu_177_p2 icmp_ln187_fu_191_p2 n1_28_fu_197_p2 inner_41_fu_203_p2 n1_29_fu_209_p3 inner_42_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_28",
          "InstanceName": "ProcessingElement_28_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_11_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_28_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_28_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_28_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_28_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_11_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2"
            },
            {
              "ModuleName": "ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_11_fu_454_p2 select_ln64_11_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_11_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1486 fadd_32ns_32ns_32_7_full_dsp_1_U1478 select_ln296_fu_882_p3 inBoundsM_85_fu_676_p2 inBounds_85_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1487 fadd_32ns_32ns_32_7_full_dsp_1_U1479 select_ln296_71_fu_896_p3 inBoundsM_86_fu_690_p2 inBounds_86_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1488 fadd_32ns_32ns_32_7_full_dsp_1_U1480 select_ln296_72_fu_910_p3 inBoundsM_87_fu_704_p2 inBounds_87_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1489 fadd_32ns_32ns_32_7_full_dsp_1_U1481 select_ln296_73_fu_924_p3 inBoundsM_88_fu_718_p2 inBounds_88_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1490 fadd_32ns_32ns_32_7_full_dsp_1_U1482 select_ln296_74_fu_938_p3 inBoundsM_89_fu_732_p2 inBounds_89_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1491 fadd_32ns_32ns_32_7_full_dsp_1_U1483 select_ln296_75_fu_952_p3 inBoundsM_90_fu_746_p2 inBounds_90_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1492 fadd_32ns_32ns_32_7_full_dsp_1_U1484 select_ln296_76_fu_966_p3 inBoundsM_91_fu_760_p2 inBounds_91_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1493 fadd_32ns_32ns_32_7_full_dsp_1_U1485 select_ln296_77_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_28_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_26_fu_136_p2 icmp_ln170_fu_152_p2 m1_13_fu_177_p2 icmp_ln187_fu_191_p2 n1_26_fu_197_p2 inner_38_fu_203_p2 n1_27_fu_209_p3 inner_39_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_29",
          "InstanceName": "ProcessingElement_29_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_10_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_29_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_29_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_29_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_29_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_10_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2"
            },
            {
              "ModuleName": "ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_10_fu_454_p2 select_ln64_10_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_10_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1535 fadd_32ns_32ns_32_7_full_dsp_1_U1527 select_ln296_fu_882_p3 inBoundsM_78_fu_676_p2 inBounds_78_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1536 fadd_32ns_32ns_32_7_full_dsp_1_U1528 select_ln296_64_fu_896_p3 inBoundsM_79_fu_690_p2 inBounds_79_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1537 fadd_32ns_32ns_32_7_full_dsp_1_U1529 select_ln296_65_fu_910_p3 inBoundsM_80_fu_704_p2 inBounds_80_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1538 fadd_32ns_32ns_32_7_full_dsp_1_U1530 select_ln296_66_fu_924_p3 inBoundsM_81_fu_718_p2 inBounds_81_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1539 fadd_32ns_32ns_32_7_full_dsp_1_U1531 select_ln296_67_fu_938_p3 inBoundsM_82_fu_732_p2 inBounds_82_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1540 fadd_32ns_32ns_32_7_full_dsp_1_U1532 select_ln296_68_fu_952_p3 inBoundsM_83_fu_746_p2 inBounds_83_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1541 fadd_32ns_32ns_32_7_full_dsp_1_U1533 select_ln296_69_fu_966_p3 inBoundsM_84_fu_760_p2 inBounds_84_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1542 fadd_32ns_32ns_32_7_full_dsp_1_U1534 select_ln296_70_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_29_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_24_fu_136_p2 icmp_ln170_fu_152_p2 m1_12_fu_177_p2 icmp_ln187_fu_191_p2 n1_24_fu_197_p2 inner_35_fu_203_p2 n1_25_fu_209_p3 inner_36_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_30",
          "InstanceName": "ProcessingElement_30_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_8_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_30_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_30_Pipeline_1_fu_136",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_30_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_30_Pipeline_2_fu_142",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_8_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2"
            },
            {
              "ModuleName": "ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_8_fu_454_p2 select_ln64_8_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_8_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1584 fadd_32ns_32ns_32_7_full_dsp_1_U1576 select_ln296_fu_882_p3 inBoundsM_64_fu_676_p2 inBounds_64_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1585 fadd_32ns_32ns_32_7_full_dsp_1_U1577 select_ln296_50_fu_896_p3 inBoundsM_65_fu_690_p2 inBounds_65_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1586 fadd_32ns_32ns_32_7_full_dsp_1_U1578 select_ln296_51_fu_910_p3 inBoundsM_66_fu_704_p2 inBounds_66_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1587 fadd_32ns_32ns_32_7_full_dsp_1_U1579 select_ln296_52_fu_924_p3 inBoundsM_67_fu_718_p2 inBounds_67_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1588 fadd_32ns_32ns_32_7_full_dsp_1_U1580 select_ln296_53_fu_938_p3 inBoundsM_68_fu_732_p2 inBounds_68_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1589 fadd_32ns_32ns_32_7_full_dsp_1_U1581 select_ln296_54_fu_952_p3 inBoundsM_69_fu_746_p2 inBounds_69_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1590 fadd_32ns_32ns_32_7_full_dsp_1_U1582 select_ln296_55_fu_966_p3 inBoundsM_70_fu_760_p2 inBounds_70_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1591 fadd_32ns_32ns_32_7_full_dsp_1_U1583 select_ln296_56_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_30_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179",
              "BindInstances": "icmp_ln168_fu_130_p2 i_20_fu_136_p2 icmp_ln170_fu_152_p2 m1_10_fu_177_p2 icmp_ln187_fu_191_p2 n1_20_fu_197_p2 inner_29_fu_203_p2 n1_21_fu_209_p3 inner_30_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement_31",
          "InstanceName": "ProcessingElement_31_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_238_p2 sub_i103_fu_257_p2 sub60_fu_273_p2 sub63_fu_279_p2 sub66_fu_285_p2 icmp_ln54_fu_293_p2 add_ln54_fu_298_p2 cmp61_fu_304_p2 icmp_ln56_fu_321_p2 add_ln56_fu_326_p2 cmp64_fu_336_p2 icmp_ln60_fu_345_p2 k_7_fu_350_p2 cond90_fu_360_p3 cmp111_fu_369_p2 cmp67_fu_376_p2 cond_fu_381_p3 tmp1_fu_390_p2 brmerge282_fu_395_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_31_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_31_Pipeline_1_fu_178",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_31_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_31_Pipeline_2_fu_184",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer",
              "InstanceName": "grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190",
              "BindInstances": "icmp_ln31_fu_108_p2 add_ln31_7_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_7_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2"
            },
            {
              "ModuleName": "ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199",
              "BindInstances": "icmp_ln64_fu_367_p2 add_ln64_7_fu_373_p2 icmp_ln67_fu_387_p2 select_ln64_fu_393_p3 add_ln64_fu_454_p2 select_ln64_7_fu_460_p3 add91_fu_489_p2 add106_fu_498_p2 add_fu_471_p2 inBoundsN_fu_507_p2 icmp_ln82_fu_401_p2 icmp_ln83_fu_417_p2 and_ln80_fu_423_p2 and_ln80_7_fu_428_p2 icmp_ln85_fu_434_p2 add115_fu_639_p2 cPrev_2_fu_765_p3 inBoundsM_fu_662_p2 inBounds_fu_878_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1633 fadd_32ns_32ns_32_7_full_dsp_1_U1625 select_ln296_fu_882_p3 inBoundsM_57_fu_676_p2 inBounds_57_fu_892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1634 fadd_32ns_32ns_32_7_full_dsp_1_U1626 select_ln296_43_fu_896_p3 inBoundsM_58_fu_690_p2 inBounds_58_fu_906_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1635 fadd_32ns_32ns_32_7_full_dsp_1_U1627 select_ln296_44_fu_910_p3 inBoundsM_59_fu_704_p2 inBounds_59_fu_920_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1636 fadd_32ns_32ns_32_7_full_dsp_1_U1628 select_ln296_45_fu_924_p3 inBoundsM_60_fu_718_p2 inBounds_60_fu_934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1637 fadd_32ns_32ns_32_7_full_dsp_1_U1629 select_ln296_46_fu_938_p3 inBoundsM_61_fu_732_p2 inBounds_61_fu_948_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1638 fadd_32ns_32ns_32_7_full_dsp_1_U1630 select_ln296_47_fu_952_p3 inBoundsM_62_fu_746_p2 inBounds_62_fu_962_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1639 fadd_32ns_32ns_32_7_full_dsp_1_U1631 select_ln296_48_fu_966_p3 inBoundsM_63_fu_760_p2 inBounds_63_fu_976_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1640 fadd_32ns_32ns_32_7_full_dsp_1_U1632 select_ln296_49_fu_980_p3 add_ln67_fu_440_p2"
            },
            {
              "ModuleName": "ProcessingElement_31_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221",
              "BindInstances": "icmp_ln168_fu_130_p2 i_18_fu_136_p2 icmp_ln170_fu_152_p2 m1_9_fu_177_p2 icmp_ln187_fu_191_p2 n1_18_fu_197_p2 inner_26_fu_203_p2 n1_19_fu_209_p3 inner_27_fu_217_p3"
            }
          ]
        },
        {
          "ModuleName": "ProcessingElement",
          "InstanceName": "ProcessingElement_U0",
          "BindInstances": "aBuffer_U cBuffer_U sub_i_fu_192_p2 sub_i103_fu_211_p2 sub60_fu_227_p2 sub63_fu_233_p2 sub66_fu_239_p2 icmp_ln54_fu_247_p2 add_ln54_fu_252_p2 cmp61_fu_258_p2 icmp_ln56_fu_275_p2 add_ln56_fu_280_p2 cmp64_fu_290_p2 icmp_ln60_fu_299_p2 k_32_fu_304_p2 cond90_fu_314_p3 cmp111_fu_323_p2 cmp67_fu_330_p2 cond_fu_335_p3 tmp1_fu_344_p2 brmerge282_fu_349_p2",
          "Instances": [
            {
              "ModuleName": "ProcessingElement_Pipeline_1",
              "InstanceName": "grp_ProcessingElement_Pipeline_1_fu_140",
              "BindInstances": "add_ln23_fu_55_p2 icmp_ln23_fu_61_p2"
            },
            {
              "ModuleName": "ProcessingElement_Pipeline_2",
              "InstanceName": "grp_ProcessingElement_Pipeline_2_fu_146",
              "BindInstances": "add_ln26_fu_57_p2 icmp_ln26_fu_63_p2"
            },
            {
              "ModuleName": "ProcessingElement_Pipeline_InitializeABuffer_Inner",
              "InstanceName": "grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152",
              "BindInstances": "icmp_ln31_fu_68_p2 add_ln31_fu_74_p2"
            },
            {
              "ModuleName": "ProcessingElement_Pipeline_Pipeline_N_Pipeline_M",
              "InstanceName": "grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159",
              "BindInstances": "icmp_ln64_fu_341_p2 add_ln64_fu_347_p2 icmp_ln67_fu_361_p2 select_ln64_fu_367_p3 add_ln64_1_fu_422_p2 select_ln64_1_fu_428_p3 add91_fu_457_p2 add106_fu_466_p2 add_fu_439_p2 inBoundsN_fu_475_p2 icmp_ln82_fu_375_p2 icmp_ln83_fu_391_p2 and_ln80_fu_397_p2 and_ln80_1_fu_402_p2 add115_fu_607_p2 cPrev_1_fu_733_p3 inBoundsM_fu_630_p2 inBounds_fu_846_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1684 fadd_32ns_32ns_32_7_full_dsp_1_U1676 select_ln296_fu_850_p3 inBoundsM_1_fu_644_p2 inBounds_1_fu_860_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1685 fadd_32ns_32ns_32_7_full_dsp_1_U1677 select_ln296_1_fu_864_p3 inBoundsM_2_fu_658_p2 inBounds_2_fu_874_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1686 fadd_32ns_32ns_32_7_full_dsp_1_U1678 select_ln296_2_fu_878_p3 inBoundsM_3_fu_672_p2 inBounds_3_fu_888_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1687 fadd_32ns_32ns_32_7_full_dsp_1_U1679 select_ln296_3_fu_892_p3 inBoundsM_4_fu_686_p2 inBounds_4_fu_902_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1688 fadd_32ns_32ns_32_7_full_dsp_1_U1680 select_ln296_4_fu_906_p3 inBoundsM_5_fu_700_p2 inBounds_5_fu_916_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1689 fadd_32ns_32ns_32_7_full_dsp_1_U1681 select_ln296_5_fu_920_p3 inBoundsM_6_fu_714_p2 inBounds_6_fu_930_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1690 fadd_32ns_32ns_32_7_full_dsp_1_U1682 select_ln296_6_fu_934_p3 inBoundsM_7_fu_728_p2 inBounds_7_fu_944_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1691 fadd_32ns_32ns_32_7_full_dsp_1_U1683 select_ln296_7_fu_948_p3 add_ln67_fu_408_p2"
            },
            {
              "ModuleName": "ProcessingElement_Pipeline_WriteC_Flattened",
              "InstanceName": "grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177",
              "BindInstances": "icmp_ln168_fu_119_p2 i_2_fu_125_p2 icmp_ln170_fu_141_p2 m1_1_fu_166_p2 icmp_ln187_fu_180_p2 n1_4_fu_186_p2 inner_2_fu_192_p2 n1_5_fu_198_p3 inner_3_fu_206_p3"
            }
          ]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ReadA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "TransposeA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ReadB": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWidthB": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FeedB_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FeedB": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_1_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_1_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_1_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_2_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_2_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_2_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_3_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_3_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_3_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_4_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_4_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_4_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_5_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_5_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_5_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_6_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_6_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_6_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_7_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_7_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_7_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_8_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_8_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_8_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_9_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_9_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_9_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_10_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_10_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_10_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_11_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_11_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_11_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_12_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_12_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_12_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_13_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_13_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_13_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_14_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_14_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_14_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_15_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_15_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_15_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_16_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_16_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_16_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_17_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_17_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_17_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_18_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_18_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_18_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_19_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_19_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_19_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_20_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_20_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_20_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_21_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_21_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_21_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_22_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_22_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_22_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_23_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_23_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_23_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_24_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_24_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_24_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_25_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_25_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_25_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_26_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_26_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_26_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_27_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_27_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_27_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_28_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_28_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_28_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_29_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_29_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_29_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_29": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_30_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_30_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_30_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_30": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_31_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_31_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_31_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_31": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_Pipeline_InitializeABuffer_Inner": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_Pipeline_Pipeline_N_Pipeline_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement_Pipeline_WriteC_Flattened": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProcessingElement": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertWidthC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "WriteC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MatrixMultiplicationKernel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "79"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1504",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1348",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ReadA": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2252",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1931",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.052"
        },
        "Loops": [{
            "Name": "TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "585",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1143",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "TransposeA": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.276"
        },
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1501",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1800",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "79"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1613",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1233",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ReadB": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2365",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1681",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.603"
        },
        "Loops": [{
            "Name": "ConvertWidthB_Outer_ConvertWidthB_Memory",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "843",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "18045",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWidthB": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1655",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "18490",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "FeedB_Pipeline_1": {
        "Latency": {
          "LatencyBest": "65",
          "LatencyAvg": "65",
          "LatencyWorst": "65",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.417"
        },
        "Loops": [{
            "Name": "FeedB_Pipeline_N_FeedB_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "871",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "228",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "FeedB": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.417"
        },
        "Loops": [{
            "Name": "FeedB_OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "FeedB_OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "FeedB_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1097"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "FF": "1129",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "754",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0"
        }
      },
      "ProcessingElement_1_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_1_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "515",
          "LatencyAvg": "515",
          "LatencyWorst": "515",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.405"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "512",
            "Latency": "513",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "59",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "176",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "3992",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_1_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "63",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "322",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6904",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5539",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_2_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_2_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "499",
          "LatencyAvg": "499",
          "LatencyWorst": "499",
          "PipelineII": "497",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "496",
            "Latency": "497",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_2_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "31746",
          "LatencyAvg": "31746",
          "LatencyWorst": "31746",
          "PipelineII": "31745",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "31744",
            "Latency": "31744",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_3_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_3_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "483",
          "LatencyAvg": "483",
          "LatencyWorst": "483",
          "PipelineII": "481",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "480",
            "Latency": "481",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4007",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_3_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "30722",
          "LatencyAvg": "30722",
          "LatencyWorst": "30722",
          "PipelineII": "30721",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "30720",
            "Latency": "30720",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5516",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_4_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_4_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "467",
          "LatencyAvg": "467",
          "LatencyWorst": "467",
          "PipelineII": "465",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "464",
            "Latency": "465",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_4_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "29698",
          "LatencyAvg": "29698",
          "LatencyWorst": "29698",
          "PipelineII": "29697",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "29696",
            "Latency": "29696",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_5_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_5_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "451",
          "LatencyAvg": "451",
          "LatencyWorst": "451",
          "PipelineII": "449",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "448",
            "Latency": "449",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4006",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_5_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "28674",
          "LatencyAvg": "28674",
          "LatencyWorst": "28674",
          "PipelineII": "28673",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "28672",
            "Latency": "28672",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5515",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_6_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_6_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "435",
          "LatencyAvg": "435",
          "LatencyWorst": "435",
          "PipelineII": "433",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "432",
            "Latency": "433",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_6_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "27650",
          "LatencyAvg": "27650",
          "LatencyWorst": "27650",
          "PipelineII": "27649",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "27648",
            "Latency": "27648",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_7_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_7_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "419",
          "LatencyAvg": "419",
          "LatencyWorst": "419",
          "PipelineII": "417",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "416",
            "Latency": "417",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_7_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "26626",
          "LatencyAvg": "26626",
          "LatencyWorst": "26626",
          "PipelineII": "26625",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "26624",
            "Latency": "26624",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_8_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_8_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "403",
          "LatencyAvg": "403",
          "LatencyWorst": "403",
          "PipelineII": "401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "400",
            "Latency": "401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_8_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "25602",
          "LatencyAvg": "25602",
          "LatencyWorst": "25602",
          "PipelineII": "25601",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "25600",
            "Latency": "25600",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_9_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_9_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "387",
          "LatencyAvg": "387",
          "LatencyWorst": "387",
          "PipelineII": "385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "384",
            "Latency": "385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4006",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_9_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "24578",
          "LatencyAvg": "24578",
          "LatencyWorst": "24578",
          "PipelineII": "24577",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "24576",
            "Latency": "24576",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5515",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_10_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_10_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "371",
          "LatencyAvg": "371",
          "LatencyWorst": "371",
          "PipelineII": "369",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "368",
            "Latency": "369",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_10_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "23554",
          "LatencyAvg": "23554",
          "LatencyWorst": "23554",
          "PipelineII": "23553",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "23552",
            "Latency": "23552",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_10": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_11_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_11_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "355",
          "LatencyAvg": "355",
          "LatencyWorst": "355",
          "PipelineII": "353",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "352",
            "Latency": "353",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_11_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "22530",
          "LatencyAvg": "22530",
          "LatencyWorst": "22530",
          "PipelineII": "22529",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "22528",
            "Latency": "22528",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_11": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_12_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_12_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "339",
          "LatencyAvg": "339",
          "LatencyWorst": "339",
          "PipelineII": "337",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "336",
            "Latency": "337",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_12_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "21506",
          "LatencyAvg": "21506",
          "LatencyWorst": "21506",
          "PipelineII": "21505",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "21504",
            "Latency": "21504",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_12": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_13_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_13_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "323",
          "LatencyAvg": "323",
          "LatencyWorst": "323",
          "PipelineII": "321",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "320",
            "Latency": "321",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_13_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "20482",
          "LatencyAvg": "20482",
          "LatencyWorst": "20482",
          "PipelineII": "20481",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "20480",
            "Latency": "20480",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_13": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_14_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_14_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "307",
          "LatencyAvg": "307",
          "LatencyWorst": "307",
          "PipelineII": "305",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "304",
            "Latency": "305",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_14_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "19458",
          "LatencyAvg": "19458",
          "LatencyWorst": "19458",
          "PipelineII": "19457",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "19456",
            "Latency": "19456",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_14": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_15_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_15_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "291",
          "LatencyAvg": "291",
          "LatencyWorst": "291",
          "PipelineII": "289",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "288",
            "Latency": "289",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_15_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "18434",
          "LatencyAvg": "18434",
          "LatencyWorst": "18434",
          "PipelineII": "18433",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "18432",
            "Latency": "18432",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_15": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_16_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_16_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "275",
          "LatencyAvg": "275",
          "LatencyWorst": "275",
          "PipelineII": "273",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "272",
            "Latency": "273",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_16_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "17410",
          "LatencyAvg": "17410",
          "LatencyWorst": "17410",
          "PipelineII": "17409",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "17408",
            "Latency": "17408",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_16": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5517",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_17_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_17_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "170",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4004",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_17_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "16386",
          "LatencyAvg": "16386",
          "LatencyWorst": "16386",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "16384",
            "Latency": "16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "320",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_17": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6900",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5516",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_18_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_18_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "243",
          "LatencyAvg": "243",
          "LatencyWorst": "243",
          "PipelineII": "241",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "240",
            "Latency": "241",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_18_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "15362",
          "LatencyAvg": "15362",
          "LatencyWorst": "15362",
          "PipelineII": "15361",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "15360",
            "Latency": "15360",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_18": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_19_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_19_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "227",
          "LatencyAvg": "227",
          "LatencyWorst": "227",
          "PipelineII": "225",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "224",
            "Latency": "225",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_19_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "14338",
          "LatencyAvg": "14338",
          "LatencyWorst": "14338",
          "PipelineII": "14337",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "14336",
            "Latency": "14336",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_19": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_20_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_20_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "211",
          "LatencyAvg": "211",
          "LatencyWorst": "211",
          "PipelineII": "209",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "208",
            "Latency": "209",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_20_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "13314",
          "LatencyAvg": "13314",
          "LatencyWorst": "13314",
          "PipelineII": "13313",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "13312",
            "Latency": "13312",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_20": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_21_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_21_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "195",
          "LatencyAvg": "195",
          "LatencyWorst": "195",
          "PipelineII": "193",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "192",
            "Latency": "193",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_21_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "12290",
          "LatencyAvg": "12290",
          "LatencyWorst": "12290",
          "PipelineII": "12289",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "12288",
            "Latency": "12288",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_21": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_22_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_22_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "179",
          "LatencyAvg": "179",
          "LatencyWorst": "179",
          "PipelineII": "177",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "176",
            "Latency": "177",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_22_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "11266",
          "LatencyAvg": "11266",
          "LatencyWorst": "11266",
          "PipelineII": "11265",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "11264",
            "Latency": "11264",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_22": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_23_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_23_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "163",
          "LatencyWorst": "163",
          "PipelineII": "161",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "160",
            "Latency": "161",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_23_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "10242",
          "LatencyAvg": "10242",
          "LatencyWorst": "10242",
          "PipelineII": "10241",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "10240",
            "Latency": "10240",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_23": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_24_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_24_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "147",
          "LatencyAvg": "147",
          "LatencyWorst": "147",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "144",
            "Latency": "145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_24_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_24": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_25_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_25_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "166",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_25_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "8194",
          "LatencyAvg": "8194",
          "LatencyWorst": "8194",
          "PipelineII": "8193",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "8192",
            "Latency": "8192",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "318",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_25": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6866",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5514",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_26_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_26_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "114",
          "LatencyAvg": "114",
          "LatencyWorst": "114",
          "PipelineII": "113",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "112",
            "Latency": "112",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_26_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "7170",
          "LatencyAvg": "7170",
          "LatencyWorst": "7170",
          "PipelineII": "7169",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "7168",
            "Latency": "7168",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_26": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6861",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5510",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_27_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_27_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "97",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "96",
            "Latency": "96",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_27_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "6146",
          "LatencyAvg": "6146",
          "LatencyWorst": "6146",
          "PipelineII": "6145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "6144",
            "Latency": "6144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_27": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6861",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5510",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_28_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_28_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "82",
          "LatencyWorst": "82",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_28_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "5122",
          "LatencyAvg": "5122",
          "LatencyWorst": "5122",
          "PipelineII": "5121",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "5120",
            "Latency": "5120",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_28": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6861",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5510",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_29_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_29_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_29_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "316",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_29": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6861",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5514",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_30_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_30_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "49",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_30_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "3072",
            "Latency": "3072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "59",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_30": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6858",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5502",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_31_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_31_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner_InitializeABuffer_Outer",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6374",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4008",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_31_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "59",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "314",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_31": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6859",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5541",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_Pipeline_2": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.587"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1023",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_Pipeline_InitializeABuffer_Inner": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.916"
        },
        "Loops": [{
            "Name": "InitializeABuffer_Inner",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_Pipeline_Pipeline_N_Pipeline_M": {
        "Latency": {
          "LatencyBest": "1041",
          "LatencyAvg": "1041",
          "LatencyWorst": "1041",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "Pipeline_N_Pipeline_M",
            "TripCount": "1024",
            "Latency": "1039",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6373",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "3970",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement_Pipeline_WriteC_Flattened": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.188"
        },
        "Loops": [{
            "Name": "WriteC_Flattened",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "58",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "289",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ProcessingElement": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.391"
        },
        "Loops": [{
            "Name": "OuterTile_N",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "OuterTile_M",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Collapse_K",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1043"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6947",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5341",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.141"
        },
        "Loops": [{
            "Name": "ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "5739",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "47798",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "ConvertWidthC": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "6049",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "48020",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "288230376151711808",
          "LatencyWorst": "1152921504606846976",
          "PipelineIIMin": "1",
          "PipelineIIMax": "1152921504606846977",
          "PipelineII": "1 ~ 1152921504606846977",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1152921504606847049",
            "Latency": "0 ~ 1152921504606847049",
            "PipelineII": "1",
            "PipelineDepth": "75"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1498",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1130",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "WriteC": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "288230376151711808",
          "LatencyWorst": "1152921504606846976",
          "PipelineIIMin": "6",
          "PipelineIIMax": "1152921504606847055",
          "PipelineII": "6 ~ 1152921504606847055",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "1976",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1470",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "MatrixMultiplicationKernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "BRAM_18K": "579",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "10",
          "DSP": "1323",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "10",
          "FF": "250764",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "7",
          "LUT": "271052",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-11 15:57:06 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
