

================================================================
== Vivado HLS Report for 'Timer'
================================================================
* Date:           Tue May 17 11:43:05 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Timer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    118|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|     167|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     167|    184|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_141_p2  |     +    |      0|  0|  32|          32|           2|
    |tmp_8_fu_190_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_9_fu_178_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_147_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_7_fu_172_p2  |   icmp   |      0|  0|  11|          32|          32|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 118|         160|          68|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   1|          5|    1|          5|
    |ticks          |  32|          2|   32|         64|
    |trigger_count  |  32|          2|   32|         64|
    |trigger_out    |   1|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          |  66|         12|   66|        136|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |hop_rate_assign_fu_52       |  32|   0|   32|          0|
    |num_clks_assign_fu_48       |  32|   0|   32|          0|
    |state                       |   1|   0|    1|          0|
    |state_load_reg_220          |   1|   0|    1|          0|
    |ticks                       |  32|   0|   32|          0|
    |tmp_5_reg_229               |   1|   0|    1|          0|
    |trigger_count               |  32|   0|   32|          0|
    |trigger_count_load_reg_224  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 167|   0|  167|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     Timer    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     Timer    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     Timer    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     Timer    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     Timer    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     Timer    | return value |
|PPS                 |  in |    1|   ap_none  |      PPS     |    pointer   |
|pps_en              |  in |    1|   ap_none  |    pps_en    |    pointer   |
|num_clks            |  in |   32|   ap_none  |   num_clks   |    scalar    |
|hop_rate            |  in |   32|   ap_none  |   hop_rate   |    scalar    |
|trigger_out         | out |    1|   ap_vld   |  trigger_out |    pointer   |
|trigger_out_ap_vld  | out |    1|   ap_vld   |  trigger_out |    pointer   |
|pps_edge            | out |    1|   ap_vld   |   pps_edge   |    pointer   |
|pps_edge_ap_vld     | out |    1|   ap_vld   |   pps_edge   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

