cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_REQUEST_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TURN_REQUEST" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ACTIVE_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ERR_SYNC_ESC" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_LPDT_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[7]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[6]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[5]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[4]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_VALID_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_READY_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_EXIT" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_CLK_ESC" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_PHY_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_RST" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_START" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_SEL" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CTRL_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARST_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLOCK_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARAPCMD_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARQOS_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLOCK_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWAPCMD_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWQOS_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWALLSTRB_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCOBUF_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_BREADY_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_RREADY_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[511]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[510]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[509]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[508]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[507]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[506]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[505]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[504]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[503]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[502]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[501]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[500]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[499]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[498]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[497]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[496]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[495]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[494]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[493]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[492]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[491]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[490]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[489]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[488]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[487]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[486]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[485]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[484]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[483]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[482]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[481]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[480]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[479]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[478]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[477]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[476]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[475]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[474]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[473]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[472]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[471]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[470]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[469]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[468]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[467]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[466]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[465]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[464]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[463]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[462]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[461]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[460]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[459]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[458]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[457]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[456]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[455]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[454]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[453]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[452]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[451]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[450]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[449]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[448]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[447]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[446]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[445]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[444]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[443]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[442]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[441]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[440]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[439]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[438]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[437]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[436]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[435]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[434]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[433]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[432]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[431]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[430]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[429]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[428]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[427]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[426]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[425]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[424]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[423]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[422]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[421]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[420]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[419]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[418]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[417]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[416]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[415]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[414]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[413]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[412]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[411]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[410]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[409]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[408]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[407]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[406]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[405]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[404]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[403]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[402]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[401]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[400]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[399]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[398]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[397]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[396]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[395]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[394]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[393]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[392]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[391]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[390]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[389]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[388]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[387]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[386]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[385]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[384]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[383]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[382]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[381]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[380]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[379]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[378]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[377]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[376]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[375]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[374]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[373]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[372]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[371]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[370]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[369]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[368]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[367]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[366]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[365]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[364]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[363]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[362]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[361]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[360]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[359]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[358]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[357]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[356]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[355]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[354]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[353]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[352]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[351]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[350]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[349]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[348]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[347]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[346]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[345]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[344]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[343]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[342]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[341]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[340]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[339]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[338]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[337]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[336]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[335]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[334]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[333]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[332]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[331]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[330]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[329]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[328]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[327]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[326]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[325]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[324]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[323]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[322]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[321]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[320]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[319]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[318]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[317]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[316]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[315]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[314]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[313]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[312]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[311]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[310]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[309]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[308]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[307]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[306]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[305]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[304]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[303]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[302]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[301]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[300]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[299]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[298]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[297]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[296]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[295]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[294]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[293]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[292]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[291]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[290]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[289]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[288]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[287]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[286]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[285]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[284]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[283]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[282]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[281]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[280]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[279]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[278]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[277]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[276]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[275]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[274]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[273]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[272]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[271]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[270]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[269]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[268]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[267]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[266]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[265]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[264]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[263]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[262]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[261]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[260]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[259]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[258]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[257]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[256]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[255]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[254]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[253]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[252]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[251]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[250]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[249]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[248]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[247]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[246]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[245]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[244]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[243]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[242]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[241]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[240]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[239]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[238]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[237]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[236]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[235]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[234]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[233]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[232]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[231]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[230]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[229]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[228]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[227]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[226]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[225]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[224]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[223]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[222]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[221]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[220]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[219]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[218]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[217]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[216]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[215]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[214]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[213]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[212]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[211]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[210]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[209]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[208]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[207]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[206]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[205]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[204]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[203]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[202]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[201]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[200]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[199]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[198]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[197]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[196]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[195]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[194]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[193]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[192]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[191]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[190]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[189]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[188]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[187]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[186]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[185]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[184]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[183]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[182]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[181]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[180]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[179]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[178]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[177]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[176]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[175]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[174]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[173]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[172]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[171]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[170]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[169]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[168]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[167]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[166]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[165]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[164]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[163]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[162]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[161]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[160]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[159]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[158]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[157]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[156]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[155]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[154]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[153]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[152]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[151]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[150]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[149]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[148]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[147]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[146]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[145]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[144]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[143]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[142]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[141]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[140]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[139]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[138]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[137]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[136]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[135]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[134]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[133]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[132]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[131]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[130]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[129]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[128]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[127]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[126]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[125]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[124]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[123]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[122]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[121]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[120]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[119]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[118]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[117]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[116]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[115]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[114]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[113]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[112]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[111]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[110]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[109]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[108]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[107]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[106]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[105]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[104]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[103]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[102]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[101]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[100]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[99]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[98]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[97]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[96]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[95]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[94]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[93]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[92]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[91]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[90]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[89]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[88]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[87]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[86]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[85]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[84]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[83]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[82]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[81]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[80]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[79]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[78]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[77]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[76]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[75]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[74]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[73]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[72]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[71]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[70]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[69]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[68]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[67]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[66]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[65]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[64]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WLAST_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARST_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLOCK_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARAPCMD_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARQOS_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLOCK_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWAPCMD_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWQOS_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWALLSTRB_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCOBUF_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_BREADY_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_RREADY_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[511]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[510]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[509]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[508]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[507]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[506]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[505]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[504]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[503]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[502]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[501]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[500]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[499]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[498]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[497]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[496]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[495]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[494]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[493]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[492]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[491]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[490]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[489]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[488]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[487]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[486]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[485]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[484]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[483]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[482]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[481]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[480]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[479]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[478]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[477]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[476]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[475]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[474]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[473]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[472]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[471]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[470]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[469]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[468]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[467]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[466]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[465]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[464]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[463]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[462]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[461]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[460]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[459]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[458]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[457]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[456]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[455]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[454]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[453]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[452]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[451]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[450]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[449]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[448]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[447]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[446]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[445]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[444]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[443]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[442]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[441]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[440]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[439]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[438]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[437]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[436]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[435]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[434]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[433]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[432]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[431]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[430]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[429]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[428]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[427]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[426]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[425]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[424]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[423]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[422]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[421]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[420]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[419]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[418]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[417]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[416]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[415]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[414]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[413]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[412]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[411]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[410]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[409]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[408]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[407]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[406]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[405]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[404]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[403]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[402]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[401]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[400]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[399]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[398]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[397]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[396]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[395]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[394]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[393]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[392]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[391]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[390]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[389]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[388]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[387]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[386]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[385]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[384]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[383]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[382]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[381]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[380]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[379]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[378]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[377]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[376]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[375]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[374]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[373]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[372]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[371]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[370]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[369]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[368]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[367]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[366]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[365]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[364]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[363]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[362]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[361]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[360]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[359]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[358]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[357]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[356]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[355]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[354]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[353]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[352]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[351]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[350]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[349]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[348]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[347]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[346]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[345]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[344]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[343]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[342]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[341]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[340]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[339]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[338]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[337]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[336]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[335]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[334]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[333]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[332]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[331]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[330]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[329]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[328]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[327]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[326]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[325]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[324]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[323]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[322]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[321]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[320]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[319]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[318]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[317]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[316]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[315]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[314]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[313]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[312]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[311]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[310]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[309]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[308]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[307]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[306]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[305]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[304]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[303]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[302]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[301]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[300]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[299]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[298]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[297]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[296]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[295]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[294]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[293]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[292]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[291]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[290]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[289]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[288]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[287]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[286]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[285]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[284]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[283]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[282]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[281]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[280]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[279]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[278]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[277]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[276]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[275]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[274]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[273]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[272]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[271]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[270]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[269]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[268]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[267]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[266]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[265]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[264]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[263]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[262]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[261]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[260]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[259]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[258]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[257]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[256]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[255]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[254]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[253]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[252]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[251]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[250]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[249]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[248]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[247]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[246]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[245]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[244]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[243]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[242]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[241]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[240]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[239]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[238]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[237]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[236]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[235]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[234]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[233]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[232]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[231]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[230]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[229]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[228]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[227]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[226]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[225]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[224]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[223]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[222]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[221]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[220]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[219]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[218]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[217]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[216]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[215]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[214]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[213]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[212]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[211]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[210]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[209]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[208]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[207]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[206]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[205]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[204]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[203]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[202]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[201]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[200]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[199]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[198]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[197]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[196]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[195]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[194]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[193]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[192]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[191]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[190]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[189]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[188]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[187]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[186]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[185]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[184]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[183]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[182]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[181]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[180]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[179]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[178]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[177]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[176]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[175]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[174]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[173]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[172]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[171]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[170]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[169]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[168]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[167]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[166]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[165]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[164]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[163]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[162]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[161]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[160]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[159]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[158]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[157]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[156]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[155]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[154]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[153]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[152]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[151]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[150]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[149]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[148]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[147]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[146]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[145]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[144]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[143]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[142]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[141]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[140]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[139]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[138]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[137]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[136]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[135]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[134]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[133]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[132]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[131]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[130]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[129]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[128]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[127]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[126]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[125]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[124]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[123]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[122]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[121]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[120]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[119]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[118]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[117]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[116]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[115]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[114]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[113]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[112]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[111]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[110]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[109]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[108]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[107]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[106]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[105]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[104]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[103]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[102]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[101]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[100]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[99]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[98]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[97]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[96]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[95]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[94]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[93]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[92]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[91]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[90]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[89]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[88]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[87]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[86]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[85]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[84]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[83]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[82]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[81]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[80]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[79]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[78]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[77]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[76]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[75]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[74]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[73]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[72]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[71]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[70]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[69]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[68]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[67]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[66]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[65]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[64]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WLAST_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "pll_ddr_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[25]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[24]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[23]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[22]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[21]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[20]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[19]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[18]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[17]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[16]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[15]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[14]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[13]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[12]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst2_CAPTURE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_RESET" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SEL" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SHIFT" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TCK" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDI" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_UPDATE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDO" type: "output" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RESET_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rFRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe8[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rSRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe9[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe11~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe10~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe7~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsValid~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCdcFifoFull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wCdcFifoRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wCdcFifoEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtifull[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe3[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Hs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Vs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511De~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig_imdt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_stop_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_soft_reset_in~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/tu_trigger~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/biu_ready~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[14]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[16]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[17]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[18]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[19]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[20]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[21]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[22]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[23]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[24]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[25]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[26]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[27]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[28]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[29]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[30]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[31]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[32]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[33]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[34]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[35]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[36]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[37]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[38]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[39]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[40]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[41]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[42]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[43]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[44]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[45]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[46]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[47]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[48]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[49]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[50]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[51]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[52]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[53]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[54]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[55]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[56]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[57]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[58]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[59]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[60]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[61]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[62]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[63]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[64]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[65]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[66]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[67]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[68]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[69]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[70]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[71]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[72]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[73]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[74]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[75]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[76]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[77]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[78]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[79]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[80]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[81]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_47/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__3930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i27" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i26" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i25" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i24" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i23" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i22" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i21" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i20" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/CLKBUF_JTAG_TCK" type: "EFX_GBUFCE" is_synchronizer: 0 }
cell { name: "LUT__15628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__16168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~1~338" type: "output" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~1~491" type: "output" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~2~150" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_26" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_27" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_28" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_29" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_30" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "DDR_CTRL_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CE" }
	terminal	{ cell: "rFRST~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "rnVRST~FF" port: "CE" }
	terminal	{ cell: "la0_probe8[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CE" }
	terminal	{ cell: "rSRST~FF" port: "CE" }
	terminal	{ cell: "la0_probe9[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe11~FF" port: "CE" }
	terminal	{ cell: "la0_probe2~FF" port: "CE" }
	terminal	{ cell: "la0_probe10~FF" port: "CE" }
	terminal	{ cell: "la0_probe4~FF" port: "CE" }
	terminal	{ cell: "la0_probe5~FF" port: "CE" }
	terminal	{ cell: "la0_probe7~FF" port: "CE" }
	terminal	{ cell: "la0_probe0~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[8]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[9]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[10]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[11]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[12]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[13]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[14]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[15]~FF" port: "CE" }
	terminal	{ cell: "la0_probe3[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511De~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "CE" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_TX_REQUEST_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TURN_REQUEST" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_LPDT_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[7]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[6]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[4]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_VALID_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_READY_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_EXIT" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_CLK_ESC" port: "outpad" }
	terminal	{ cell: "DDR_CFG_PHY_RSTN" port: "outpad" }
	terminal	{ cell: "DDR_CFG_RST" port: "outpad" }
	terminal	{ cell: "DDR_CFG_START" port: "outpad" }
	terminal	{ cell: "DDR_CFG_SEL" port: "outpad" }
	terminal	{ cell: "DDR_ARST_0" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_ARLOCK_0" port: "outpad" }
	terminal	{ cell: "DDR_ARAPCMD_0" port: "outpad" }
	terminal	{ cell: "DDR_ARQOS_0" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_AWLOCK_0" port: "outpad" }
	terminal	{ cell: "DDR_AWAPCMD_0" port: "outpad" }
	terminal	{ cell: "DDR_AWQOS_0" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWALLSTRB_0" port: "outpad" }
	terminal	{ cell: "DDR_AWCOBUF_0" port: "outpad" }
	terminal	{ cell: "DDR_BREADY_0" port: "outpad" }
	terminal	{ cell: "DDR_RREADY_0" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[511]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[510]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[509]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[508]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[507]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[506]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[505]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[504]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[503]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[502]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[501]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[500]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[499]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[498]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[497]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[496]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[495]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[494]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[493]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[492]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[491]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[490]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[489]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[488]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[487]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[486]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[485]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[484]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[483]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[482]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[481]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[480]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[479]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[478]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[477]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[476]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[475]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[474]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[473]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[472]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[471]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[470]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[469]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[468]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[467]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[466]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[465]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[464]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[463]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[462]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[461]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[460]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[459]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[458]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[457]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[456]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[455]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[454]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[453]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[452]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[451]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[450]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[449]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[448]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[447]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[446]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[445]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[444]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[443]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[442]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[441]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[440]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[439]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[438]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[437]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[436]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[435]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[434]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[433]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[432]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[431]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[430]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[429]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[428]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[427]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[426]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[425]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[424]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[423]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[422]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[421]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[420]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[419]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[418]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[417]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[416]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[415]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[414]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[413]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[412]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[411]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[410]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[409]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[408]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[407]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[406]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[405]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[404]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[403]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[402]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[401]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[400]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[399]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[398]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[397]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[396]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[395]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[394]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[393]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[392]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[391]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[390]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[389]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[388]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[387]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[386]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[385]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[384]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[383]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[382]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[381]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[380]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[379]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[378]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[377]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[376]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[375]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[374]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[373]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[372]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[371]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[370]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[369]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[368]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[367]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[366]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[365]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[364]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[363]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[362]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[361]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[360]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[359]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[358]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[357]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[356]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[355]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[354]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[353]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[352]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[351]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[350]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[349]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[348]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[347]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[346]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[345]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[344]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[343]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[342]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[341]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[340]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[339]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[338]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[337]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[336]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[335]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[334]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[333]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[332]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[331]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[330]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[329]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[328]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[327]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[326]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[325]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[324]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[323]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[322]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[321]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[320]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[319]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[318]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[317]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[316]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[315]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[314]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[313]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[312]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[311]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[310]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[309]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[308]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[307]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[306]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[305]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[304]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[303]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[302]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[301]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[300]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[299]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[298]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[297]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[296]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[295]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[294]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[293]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[292]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[291]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[290]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[289]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[288]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[287]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[286]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[285]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[284]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[283]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[282]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[281]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[280]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[279]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[278]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[277]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[276]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[275]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[274]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[273]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[272]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[271]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[270]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[269]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[268]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[267]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[266]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[265]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[264]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[263]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[262]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[261]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[260]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[259]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[258]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[257]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[256]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[255]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[254]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[253]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[252]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[251]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[250]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[249]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[248]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[247]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[246]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[245]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[244]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[243]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[242]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[241]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[240]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[239]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[238]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[237]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[236]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[235]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[234]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[233]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[232]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[231]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[230]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[229]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[228]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[227]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[226]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[225]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[224]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[223]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[222]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[221]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[220]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[219]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[218]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[217]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[216]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[215]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[214]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[213]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[212]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[211]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[210]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[209]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[208]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[207]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[206]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[205]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[204]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[203]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[202]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[201]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[200]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[199]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[198]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[197]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[196]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[195]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[194]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[193]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[192]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[191]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[190]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[189]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[188]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[187]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[186]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[185]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[184]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[183]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[182]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[181]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[180]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[179]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[178]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[177]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[176]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[175]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[174]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[173]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[172]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[171]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[170]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[169]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[168]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[167]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[166]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[165]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[164]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[163]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[162]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[161]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[160]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[159]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[158]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[157]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[156]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[155]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[154]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[153]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[152]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[151]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[150]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[149]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[148]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[147]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[146]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[145]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[144]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[143]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[142]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[141]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[140]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[139]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[138]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[137]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[136]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[135]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[134]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[133]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[132]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[131]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[130]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[129]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[128]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[127]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[126]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[125]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[124]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[123]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[122]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[121]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[120]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[119]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[118]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[117]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[116]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[115]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[114]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[113]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[112]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[111]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[110]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[109]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[108]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[107]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[106]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[105]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[104]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[103]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[102]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[101]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[100]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[99]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[98]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[97]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[96]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[95]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[94]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[93]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[92]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[91]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[90]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[89]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[88]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[87]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[86]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[85]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[84]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[83]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[82]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[81]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[80]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[79]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[78]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[77]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[76]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[75]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[74]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[73]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[72]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[71]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[70]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[69]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[68]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[67]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[66]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[65]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[64]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[63]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[62]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[61]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[60]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[59]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[58]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[57]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[56]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[55]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[54]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[53]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[52]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[51]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[50]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[49]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[48]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[47]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[46]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[45]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[44]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[43]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[42]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[41]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[40]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[39]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[38]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[37]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[36]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[35]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[34]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[33]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_WLAST_0" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[63]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[62]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[61]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[60]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[59]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[58]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[57]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[56]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[55]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[54]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[53]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[52]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[51]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[50]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[49]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[48]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[47]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[46]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[45]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[44]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[43]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[42]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[41]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[40]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[39]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[38]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[37]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[36]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[35]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[34]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[33]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_WVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_ARST_1" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARVALID_1" port: "outpad" }
	terminal	{ cell: "DDR_ARLOCK_1" port: "outpad" }
	terminal	{ cell: "DDR_ARAPCMD_1" port: "outpad" }
	terminal	{ cell: "DDR_ARQOS_1" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWVALID_1" port: "outpad" }
	terminal	{ cell: "DDR_AWLOCK_1" port: "outpad" }
	terminal	{ cell: "DDR_AWAPCMD_1" port: "outpad" }
	terminal	{ cell: "DDR_AWQOS_1" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWALLSTRB_1" port: "outpad" }
	terminal	{ cell: "DDR_AWCOBUF_1" port: "outpad" }
	terminal	{ cell: "DDR_BREADY_1" port: "outpad" }
	terminal	{ cell: "DDR_RREADY_1" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[511]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[510]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[509]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[508]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[507]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[506]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[505]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[504]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[503]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[502]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[501]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[500]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[499]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[498]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[497]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[496]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[495]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[494]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[493]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[492]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[491]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[490]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[489]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[488]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[487]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[486]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[485]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[484]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[483]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[482]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[481]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[480]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[479]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[478]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[477]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[476]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[475]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[474]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[473]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[472]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[471]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[470]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[469]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[468]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[467]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[466]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[465]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[464]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[463]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[462]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[461]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[460]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[459]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[458]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[457]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[456]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[455]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[454]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[453]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[452]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[451]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[450]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[449]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[448]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[447]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[446]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[445]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[444]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[443]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[442]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[441]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[440]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[439]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[438]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[437]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[436]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[435]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[434]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[433]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[432]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[431]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[430]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[429]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[428]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[427]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[426]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[425]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[424]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[423]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[422]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[421]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[420]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[419]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[418]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[417]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[416]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[415]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[414]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[413]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[412]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[411]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[410]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[409]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[408]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[407]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[406]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[405]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[404]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[403]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[402]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[401]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[400]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[399]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[398]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[397]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[396]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[395]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[394]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[393]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[392]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[391]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[390]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[389]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[388]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[387]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[386]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[385]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[384]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[383]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[382]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[381]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[380]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[379]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[378]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[377]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[376]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[375]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[374]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[373]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[372]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[371]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[370]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[369]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[368]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[367]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[366]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[365]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[364]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[363]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[362]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[361]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[360]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[359]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[358]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[357]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[356]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[355]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[354]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[353]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[352]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[351]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[350]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[349]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[348]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[347]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[346]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[345]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[344]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[343]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[342]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[341]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[340]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[339]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[338]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[337]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[336]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[335]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[334]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[333]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[332]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[331]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[330]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[329]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[328]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[327]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[326]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[325]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[324]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[323]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[322]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[321]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[320]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[319]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[318]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[317]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[316]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[315]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[314]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[313]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[312]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[311]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[310]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[309]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[308]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[307]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[306]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[305]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[304]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[303]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[302]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[301]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[300]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[299]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[298]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[297]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[296]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[295]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[294]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[293]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[292]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[291]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[290]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[289]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[288]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[287]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[286]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[285]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[284]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[283]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[282]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[281]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[280]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[279]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[278]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[277]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[276]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[275]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[274]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[273]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[272]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[271]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[270]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[269]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[268]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[267]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[266]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[265]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[264]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[263]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[262]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[261]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[260]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[259]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[258]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[257]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[256]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[255]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[254]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[253]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[252]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[251]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[250]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[249]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[248]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[247]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[246]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[245]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[244]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[243]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[242]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[241]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[240]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[239]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[238]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[237]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[236]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[235]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[234]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[233]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[232]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[231]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[230]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[229]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[228]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[227]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[226]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[225]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[224]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[223]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[222]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[221]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[220]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[219]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[218]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[217]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[216]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[215]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[214]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[213]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[212]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[211]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[210]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[209]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[208]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[207]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[206]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[205]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[204]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[203]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[202]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[201]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[200]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[199]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[198]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[197]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[196]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[195]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[194]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[193]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[192]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[191]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[190]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[189]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[188]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[187]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[186]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[185]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[184]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[183]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[182]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[181]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[180]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[179]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[178]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[177]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[176]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[175]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[174]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[173]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[172]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[171]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[170]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[169]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[168]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[167]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[166]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[165]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[164]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[163]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[162]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[161]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[160]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[159]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[158]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[157]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[156]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[155]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[154]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[153]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[152]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[151]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[150]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[149]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[148]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[147]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[146]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[145]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[144]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[143]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[142]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[141]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[140]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[139]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[138]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[137]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[136]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[135]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[134]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[133]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[132]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[131]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[130]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[129]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[128]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[127]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[126]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[125]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[124]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[123]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[122]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[121]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[120]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[119]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[118]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[117]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[116]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[115]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[114]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[113]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[112]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[111]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[110]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[109]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[108]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[107]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[106]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[105]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[104]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[103]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[102]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[101]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[100]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[99]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[98]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[97]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[96]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[95]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[94]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[93]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[92]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[91]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[90]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[89]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[88]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[87]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[86]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[85]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[84]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[83]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[82]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[81]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[80]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[79]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[78]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[77]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[76]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[75]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[74]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[73]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[72]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[71]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[70]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[69]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[68]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[67]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[66]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[65]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[64]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[63]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[62]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[61]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[60]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[59]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[58]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[57]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[56]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[55]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[54]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[53]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[52]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[51]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[50]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[49]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[48]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[47]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[46]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[45]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[44]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[43]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[42]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[41]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[40]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[39]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[38]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[37]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[36]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[35]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[34]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[33]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_WLAST_1" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[63]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[62]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[61]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[60]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[59]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[58]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[57]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[56]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[55]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[54]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[53]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[52]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[51]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[50]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[49]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[48]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[47]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[46]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[45]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[44]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[43]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[42]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[41]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[40]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[39]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[38]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[37]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[36]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[35]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[34]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[33]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_WVALID_1" port: "outpad" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
	terminal	{ cell: "pll_ddr_RSTN" port: "outpad" }
	terminal	{ cell: "oTestPort[23]" port: "outpad" }
	terminal	{ cell: "oTestPort[22]" port: "outpad" }
	terminal	{ cell: "oTestPort[21]" port: "outpad" }
	terminal	{ cell: "oTestPort[20]" port: "outpad" }
	terminal	{ cell: "oTestPort[19]" port: "outpad" }
	terminal	{ cell: "oTestPort[18]" port: "outpad" }
	terminal	{ cell: "oTestPort[16]" port: "outpad" }
	terminal	{ cell: "oTestPort[15]" port: "outpad" }
	terminal	{ cell: "oTestPort[14]" port: "outpad" }
	terminal	{ cell: "oTestPort[13]" port: "outpad" }
	terminal	{ cell: "oTestPort[12]" port: "outpad" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I1" }
 }
net {
	name: "jtag_inst2_TCK"
	terminal	{ cell: "jtag_inst2_TCK" port: "inpad" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "I" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "la0_probe8[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "SR" }
	terminal	{ cell: "la0_probe9[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe11~FF" port: "SR" }
	terminal	{ cell: "la0_probe2~FF" port: "SR" }
	terminal	{ cell: "la0_probe10~FF" port: "SR" }
	terminal	{ cell: "la0_probe4~FF" port: "SR" }
	terminal	{ cell: "la0_probe5~FF" port: "SR" }
	terminal	{ cell: "la0_probe7~FF" port: "SR" }
	terminal	{ cell: "la0_probe0~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "SR" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[8]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[9]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[10]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[11]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[12]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[13]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[14]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[15]~FF" port: "SR" }
	terminal	{ cell: "la0_probe3[1]~FF" port: "SR" }
 }
net {
	name: "rFRST"
	terminal	{ cell: "rFRST~FF" port: "Q" }
	terminal	{ cell: "oLed[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "SR" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__15874" port: "in[3]" }
	terminal	{ cell: "LUT__15880" port: "in[0]" }
	terminal	{ cell: "LUT__15883" port: "in[0]" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "rnVRST"
	terminal	{ cell: "rnVRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "SR" }
 }
net {
	name: "la0_probe8[0]"
	terminal	{ cell: "la0_probe8[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15627" port: "in[3]" }
	terminal	{ cell: "LUT__15638" port: "in[0]" }
	terminal	{ cell: "LUT__15640" port: "in[2]" }
	terminal	{ cell: "LUT__15694" port: "in[2]" }
	terminal	{ cell: "LUT__15748" port: "in[2]" }
	terminal	{ cell: "LUT__15749" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
	terminal	{ cell: "LUT__16168" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[0]" }
 }
net {
	name: "rSRST"
	terminal	{ cell: "rSRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "SR" }
	terminal	{ cell: "LUT__15628" port: "in[0]" }
	terminal	{ cell: "LUT__15641" port: "in[2]" }
	terminal	{ cell: "LUT__15669" port: "in[1]" }
 }
net {
	name: "la0_probe9[0]"
	terminal	{ cell: "la0_probe9[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "la0_probe6[0]"
	terminal	{ cell: "la0_probe6[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "I1" }
	terminal	{ cell: "LUT__15630" port: "in[0]" }
 }
net {
	name: "la0_probe11"
	terminal	{ cell: "la0_probe11~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe2"
	terminal	{ cell: "la0_probe2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe10"
	terminal	{ cell: "la0_probe10~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe4"
	terminal	{ cell: "la0_probe4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe5"
	terminal	{ cell: "la0_probe5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe7"
	terminal	{ cell: "la0_probe7~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "n1196"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "D" }
 }
net {
	name: "n1197"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i3" port: "CI" }
 }
net {
	name: "la0_probe0"
	terminal	{ cell: "la0_probe0~FF" port: "Q" }
	terminal	{ cell: "la0_probe0~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[16]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__15627" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[0]"
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[10]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15627" port: "in[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CE" }
	terminal	{ cell: "LUT__15641" port: "in[3]" }
	terminal	{ cell: "LUT__15694" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wHsValid"
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i2" port: "I1" }
	terminal	{ cell: "LUT__15653" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__15631" port: "in[0]" }
	terminal	{ cell: "LUT__15670" port: "in[0]" }
	terminal	{ cell: "LUT__15678" port: "in[2]" }
	terminal	{ cell: "LUT__15684" port: "in[2]" }
	terminal	{ cell: "LUT__15688" port: "in[2]" }
	terminal	{ cell: "LUT__15696" port: "in[0]" }
	terminal	{ cell: "LUT__15697" port: "in[0]" }
	terminal	{ cell: "LUT__15698" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15631" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15628" port: "in[1]" }
	terminal	{ cell: "LUT__15638" port: "in[2]" }
	terminal	{ cell: "LUT__15640" port: "in[1]" }
	terminal	{ cell: "LUT__15748" port: "in[0]" }
	terminal	{ cell: "LUT__15749" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15627" port: "in[1]" }
	terminal	{ cell: "LUT__15638" port: "in[1]" }
	terminal	{ cell: "LUT__15640" port: "in[3]" }
	terminal	{ cell: "LUT__15694" port: "in[1]" }
	terminal	{ cell: "LUT__15748" port: "in[1]" }
	terminal	{ cell: "LUT__15749" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[9]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__15678" port: "in[3]" }
	terminal	{ cell: "LUT__15688" port: "in[1]" }
	terminal	{ cell: "LUT__15706" port: "in[0]" }
	terminal	{ cell: "LUT__15707" port: "in[0]" }
	terminal	{ cell: "LUT__15708" port: "in[0]" }
	terminal	{ cell: "LUT__15709" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15692" port: "in[2]" }
	terminal	{ cell: "LUT__15738" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15631" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15636" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15636" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15632" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15632" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15633" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15633" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15634" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15634" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15684" port: "in[0]" }
	terminal	{ cell: "LUT__15690" port: "in[1]" }
	terminal	{ cell: "LUT__15706" port: "in[1]" }
	terminal	{ cell: "LUT__15707" port: "in[1]" }
	terminal	{ cell: "LUT__15708" port: "in[1]" }
	terminal	{ cell: "LUT__15709" port: "in[1]" }
	terminal	{ cell: "LUT__15727" port: "in[0]" }
	terminal	{ cell: "LUT__15736" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15683" port: "in[1]" }
	terminal	{ cell: "LUT__15690" port: "in[3]" }
	terminal	{ cell: "LUT__15707" port: "in[2]" }
	terminal	{ cell: "LUT__15708" port: "in[2]" }
	terminal	{ cell: "LUT__15709" port: "in[2]" }
	terminal	{ cell: "LUT__15726" port: "in[1]" }
	terminal	{ cell: "LUT__15736" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15676" port: "in[3]" }
	terminal	{ cell: "LUT__15677" port: "in[1]" }
	terminal	{ cell: "LUT__15708" port: "in[3]" }
	terminal	{ cell: "LUT__15709" port: "in[3]" }
	terminal	{ cell: "LUT__15724" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15675" port: "in[2]" }
	terminal	{ cell: "LUT__15687" port: "in[1]" }
	terminal	{ cell: "LUT__15710" port: "in[1]" }
	terminal	{ cell: "LUT__15711" port: "in[1]" }
	terminal	{ cell: "LUT__15712" port: "in[1]" }
	terminal	{ cell: "LUT__15713" port: "in[1]" }
	terminal	{ cell: "LUT__15722" port: "in[0]" }
	terminal	{ cell: "LUT__15732" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15674" port: "in[1]" }
	terminal	{ cell: "LUT__15711" port: "in[2]" }
	terminal	{ cell: "LUT__15712" port: "in[2]" }
	terminal	{ cell: "LUT__15713" port: "in[2]" }
	terminal	{ cell: "LUT__15721" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15673" port: "in[2]" }
	terminal	{ cell: "LUT__15687" port: "in[3]" }
	terminal	{ cell: "LUT__15712" port: "in[3]" }
	terminal	{ cell: "LUT__15713" port: "in[3]" }
	terminal	{ cell: "LUT__15720" port: "in[2]" }
	terminal	{ cell: "LUT__15734" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15672" port: "in[1]" }
	terminal	{ cell: "LUT__15714" port: "in[1]" }
	terminal	{ cell: "LUT__15715" port: "in[1]" }
	terminal	{ cell: "LUT__15716" port: "in[1]" }
	terminal	{ cell: "LUT__15719" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15679" port: "in[3]" }
	terminal	{ cell: "LUT__15680" port: "in[1]" }
	terminal	{ cell: "LUT__15715" port: "in[2]" }
	terminal	{ cell: "LUT__15716" port: "in[2]" }
	terminal	{ cell: "LUT__15731" port: "in[2]" }
	terminal	{ cell: "LUT__15732" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15679" port: "in[2]" }
	terminal	{ cell: "LUT__15680" port: "in[3]" }
	terminal	{ cell: "LUT__15716" port: "in[3]" }
	terminal	{ cell: "LUT__15730" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__15717" port: "in[0]" }
	terminal	{ cell: "LUT__15725" port: "in[3]" }
	terminal	{ cell: "LUT__15727" port: "in[2]" }
	terminal	{ cell: "LUT__15734" port: "in[0]" }
	terminal	{ cell: "LUT__15739" port: "in[0]" }
	terminal	{ cell: "LUT__15740" port: "in[0]" }
	terminal	{ cell: "LUT__15741" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[10]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[11]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[12]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[13]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[15]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[16]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[17]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[18]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[14]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[15]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[8]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__15725" port: "in[1]" }
	terminal	{ cell: "LUT__15734" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15717" port: "in[1]" }
	terminal	{ cell: "LUT__15723" port: "in[0]" }
	terminal	{ cell: "LUT__15727" port: "in[3]" }
	terminal	{ cell: "LUT__15736" port: "in[0]" }
	terminal	{ cell: "LUT__15739" port: "in[1]" }
	terminal	{ cell: "LUT__15740" port: "in[1]" }
	terminal	{ cell: "LUT__15741" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15717" port: "in[2]" }
	terminal	{ cell: "LUT__15723" port: "in[1]" }
	terminal	{ cell: "LUT__15726" port: "in[0]" }
	terminal	{ cell: "LUT__15736" port: "in[2]" }
	terminal	{ cell: "LUT__15740" port: "in[2]" }
	terminal	{ cell: "LUT__15741" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15717" port: "in[3]" }
	terminal	{ cell: "LUT__15724" port: "in[0]" }
	terminal	{ cell: "LUT__15741" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15718" port: "in[1]" }
	terminal	{ cell: "LUT__15722" port: "in[3]" }
	terminal	{ cell: "LUT__15732" port: "in[0]" }
	terminal	{ cell: "LUT__15742" port: "in[1]" }
	terminal	{ cell: "LUT__15743" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15718" port: "in[2]" }
	terminal	{ cell: "LUT__15721" port: "in[0]" }
	terminal	{ cell: "LUT__15743" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15720" port: "in[3]" }
	terminal	{ cell: "LUT__15729" port: "in[1]" }
	terminal	{ cell: "LUT__15734" port: "in[2]" }
	terminal	{ cell: "LUT__15744" port: "in[1]" }
	terminal	{ cell: "LUT__15745" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15719" port: "in[0]" }
	terminal	{ cell: "LUT__15729" port: "in[2]" }
	terminal	{ cell: "LUT__15745" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15731" port: "in[3]" }
	terminal	{ cell: "LUT__15732" port: "in[2]" }
	terminal	{ cell: "LUT__15746" port: "in[1]" }
	terminal	{ cell: "LUT__15747" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15730" port: "in[0]" }
	terminal	{ cell: "LUT__15747" port: "in[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[1]"
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[11]" }
 }
net {
	name: "MCsiRxController/wHsPixel[2]"
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[12]" }
 }
net {
	name: "MCsiRxController/wHsPixel[3]"
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[13]" }
 }
net {
	name: "MCsiRxController/wHsPixel[4]"
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[15]" }
 }
net {
	name: "MCsiRxController/wHsPixel[5]"
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[16]" }
 }
net {
	name: "MCsiRxController/wHsPixel[6]"
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[17]" }
 }
net {
	name: "MCsiRxController/wHsPixel[7]"
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[18]" }
 }
net {
	name: "MCsiRxController/wHsPixel[8]"
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[9]"
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[10]"
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[11]"
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[12]"
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/wHsPixel[13]"
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/wHsPixel[14]"
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/wHsPixel[15]"
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "wHsWordCnt[1]"
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15644" port: "in[0]" }
	terminal	{ cell: "LUT__15653" port: "in[3]" }
	terminal	{ cell: "LUT__15660" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[2]"
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15644" port: "in[1]" }
	terminal	{ cell: "LUT__15653" port: "in[1]" }
	terminal	{ cell: "LUT__15660" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[3]"
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15644" port: "in[2]" }
	terminal	{ cell: "LUT__15662" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[4]"
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15644" port: "in[3]" }
	terminal	{ cell: "LUT__15661" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[5]"
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15645" port: "in[0]" }
	terminal	{ cell: "LUT__15649" port: "in[0]" }
	terminal	{ cell: "LUT__15652" port: "in[0]" }
	terminal	{ cell: "LUT__15656" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[6]"
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15645" port: "in[1]" }
	terminal	{ cell: "LUT__15649" port: "in[1]" }
	terminal	{ cell: "LUT__15651" port: "in[0]" }
	terminal	{ cell: "LUT__15656" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[7]"
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15642" port: "in[0]" }
	terminal	{ cell: "LUT__15643" port: "in[0]" }
	terminal	{ cell: "LUT__15649" port: "in[2]" }
	terminal	{ cell: "LUT__15656" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[8]"
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15642" port: "in[1]" }
	terminal	{ cell: "LUT__15643" port: "in[2]" }
	terminal	{ cell: "LUT__15649" port: "in[3]" }
	terminal	{ cell: "LUT__15657" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[9]"
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15647" port: "in[0]" }
	terminal	{ cell: "LUT__15648" port: "in[0]" }
	terminal	{ cell: "LUT__15657" port: "in[1]" }
	terminal	{ cell: "LUT__15665" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[10]"
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15647" port: "in[1]" }
	terminal	{ cell: "LUT__15648" port: "in[2]" }
	terminal	{ cell: "LUT__15657" port: "in[2]" }
	terminal	{ cell: "LUT__15665" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[11]"
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15657" port: "in[3]" }
	terminal	{ cell: "LUT__15666" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[12]"
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15658" port: "in[0]" }
	terminal	{ cell: "LUT__15663" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[13]"
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15659" port: "in[3]" }
 }
net {
	name: "wHsWordCnt[14]"
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15659" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[15]"
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__15654" port: "in[1]" }
 }
net {
	name: "wHsDatatype[2]"
	terminal	{ cell: "wHsDatatype[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15639" port: "in[0]" }
 }
net {
	name: "wHsDatatype[3]"
	terminal	{ cell: "wHsDatatype[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15639" port: "in[1]" }
 }
net {
	name: "wHsDatatype[4]"
	terminal	{ cell: "wHsDatatype[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15639" port: "in[2]" }
 }
net {
	name: "wHsDatatype[5]"
	terminal	{ cell: "wHsDatatype[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15639" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i2" port: "I0" }
	terminal	{ cell: "LUT__15653" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i3" port: "I0" }
	terminal	{ cell: "LUT__15662" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i4" port: "I0" }
	terminal	{ cell: "LUT__15661" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i5" port: "I0" }
	terminal	{ cell: "LUT__15652" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i6" port: "I0" }
	terminal	{ cell: "LUT__15651" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i7" port: "I0" }
	terminal	{ cell: "LUT__15642" port: "in[3]" }
	terminal	{ cell: "LUT__15643" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i8" port: "I0" }
	terminal	{ cell: "LUT__15642" port: "in[2]" }
	terminal	{ cell: "LUT__15643" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i9" port: "I0" }
	terminal	{ cell: "LUT__15647" port: "in[3]" }
	terminal	{ cell: "LUT__15648" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i10" port: "I0" }
	terminal	{ cell: "LUT__15647" port: "in[2]" }
	terminal	{ cell: "LUT__15648" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i11" port: "I0" }
	terminal	{ cell: "LUT__15666" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i12" port: "I0" }
	terminal	{ cell: "LUT__15663" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i13" port: "I0" }
	terminal	{ cell: "LUT__15659" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15779" port: "in[0]" }
 }
net {
	name: "wCdcFifoFull"
	terminal	{ cell: "wCdcFifoFull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/wCdcFifoRvd[0]"
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
 }
net {
	name: "n1352"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n1353"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15765" port: "in[0]" }
	terminal	{ cell: "LUT__15768" port: "in[3]" }
	terminal	{ cell: "LUT__15769" port: "in[2]" }
	terminal	{ cell: "LUT__15804" port: "in[0]" }
	terminal	{ cell: "LUT__15805" port: "in[0]" }
	terminal	{ cell: "LUT__15806" port: "in[0]" }
	terminal	{ cell: "LUT__15807" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoEmp[0]"
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15794" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15781" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15783" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15780" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15784" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15780" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15781" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15779" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15783" port: "in[2]" }
 }
net {
	name: "n1373"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n1374"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15765" port: "in[1]" }
	terminal	{ cell: "LUT__15767" port: "in[1]" }
	terminal	{ cell: "LUT__15770" port: "in[3]" }
	terminal	{ cell: "LUT__15804" port: "in[1]" }
	terminal	{ cell: "LUT__15805" port: "in[1]" }
	terminal	{ cell: "LUT__15806" port: "in[1]" }
	terminal	{ cell: "LUT__15807" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15763" port: "in[1]" }
	terminal	{ cell: "LUT__15766" port: "in[0]" }
	terminal	{ cell: "LUT__15770" port: "in[2]" }
	terminal	{ cell: "LUT__15772" port: "in[0]" }
	terminal	{ cell: "LUT__15805" port: "in[2]" }
	terminal	{ cell: "LUT__15806" port: "in[2]" }
	terminal	{ cell: "LUT__15807" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15757" port: "in[1]" }
	terminal	{ cell: "LUT__15775" port: "in[1]" }
	terminal	{ cell: "LUT__15776" port: "in[1]" }
	terminal	{ cell: "LUT__15806" port: "in[3]" }
	terminal	{ cell: "LUT__15807" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15751" port: "in[0]" }
	terminal	{ cell: "LUT__15755" port: "in[3]" }
	terminal	{ cell: "LUT__15760" port: "in[1]" }
	terminal	{ cell: "LUT__15774" port: "in[1]" }
	terminal	{ cell: "LUT__15808" port: "in[1]" }
	terminal	{ cell: "LUT__15809" port: "in[1]" }
	terminal	{ cell: "LUT__15810" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15751" port: "in[1]" }
	terminal	{ cell: "LUT__15753" port: "in[1]" }
	terminal	{ cell: "LUT__15755" port: "in[2]" }
	terminal	{ cell: "LUT__15758" port: "in[1]" }
	terminal	{ cell: "LUT__15761" port: "in[2]" }
	terminal	{ cell: "LUT__15774" port: "in[2]" }
	terminal	{ cell: "LUT__15790" port: "in[3]" }
	terminal	{ cell: "LUT__15809" port: "in[2]" }
	terminal	{ cell: "LUT__15810" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15751" port: "in[2]" }
	terminal	{ cell: "LUT__15753" port: "in[2]" }
	terminal	{ cell: "LUT__15756" port: "in[1]" }
	terminal	{ cell: "LUT__15811" port: "in[1]" }
	terminal	{ cell: "LUT__15812" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15751" port: "in[3]" }
	terminal	{ cell: "LUT__15754" port: "in[2]" }
	terminal	{ cell: "LUT__15762" port: "in[1]" }
	terminal	{ cell: "LUT__15773" port: "in[1]" }
	terminal	{ cell: "LUT__15789" port: "in[2]" }
	terminal	{ cell: "LUT__15812" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15750" port: "in[1]" }
	terminal	{ cell: "LUT__15813" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15818" port: "in[0]" }
	terminal	{ cell: "LUT__15827" port: "in[3]" }
	terminal	{ cell: "LUT__15835" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15835" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wFtifull[0]"
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15794" port: "in[3]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "LUT__15861" port: "in[0]" }
 }
net {
	name: "n1403"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n1404"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15818" port: "in[1]" }
	terminal	{ cell: "LUT__15827" port: "in[2]" }
	terminal	{ cell: "LUT__15837" port: "in[0]" }
	terminal	{ cell: "LUT__15838" port: "in[0]" }
	terminal	{ cell: "LUT__15839" port: "in[0]" }
	terminal	{ cell: "LUT__15840" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15821" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15819" port: "in[0]" }
	terminal	{ cell: "LUT__15827" port: "in[0]" }
	terminal	{ cell: "LUT__15832" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15819" port: "in[2]" }
	terminal	{ cell: "LUT__15828" port: "in[1]" }
	terminal	{ cell: "LUT__15831" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15818" port: "in[2]" }
	terminal	{ cell: "LUT__15829" port: "in[1]" }
	terminal	{ cell: "LUT__15833" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15815" port: "in[0]" }
	terminal	{ cell: "LUT__15822" port: "in[1]" }
	terminal	{ cell: "LUT__15823" port: "in[0]" }
	terminal	{ cell: "LUT__15831" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15816" port: "in[0]" }
	terminal	{ cell: "LUT__15822" port: "in[3]" }
	terminal	{ cell: "LUT__15823" port: "in[1]" }
	terminal	{ cell: "LUT__15832" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15816" port: "in[2]" }
	terminal	{ cell: "LUT__15824" port: "in[2]" }
	terminal	{ cell: "LUT__15836" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15815" port: "in[2]" }
	terminal	{ cell: "LUT__15826" port: "in[0]" }
	terminal	{ cell: "LUT__15833" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15814" port: "in[0]" }
	terminal	{ cell: "LUT__15835" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15832" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15831" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15833" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15831" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15832" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15836" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15833" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15835" port: "in[3]" }
 }
net {
	name: "wVideoPixel[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[11]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[12]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[13]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[14]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[15]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "n1439"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n1440"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15819" port: "in[1]" }
	terminal	{ cell: "LUT__15827" port: "in[1]" }
	terminal	{ cell: "LUT__15837" port: "in[1]" }
	terminal	{ cell: "LUT__15838" port: "in[1]" }
	terminal	{ cell: "LUT__15839" port: "in[1]" }
	terminal	{ cell: "LUT__15840" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15819" port: "in[3]" }
	terminal	{ cell: "LUT__15828" port: "in[2]" }
	terminal	{ cell: "LUT__15838" port: "in[2]" }
	terminal	{ cell: "LUT__15839" port: "in[2]" }
	terminal	{ cell: "LUT__15840" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15818" port: "in[3]" }
	terminal	{ cell: "LUT__15829" port: "in[2]" }
	terminal	{ cell: "LUT__15839" port: "in[3]" }
	terminal	{ cell: "LUT__15840" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15815" port: "in[1]" }
	terminal	{ cell: "LUT__15822" port: "in[2]" }
	terminal	{ cell: "LUT__15823" port: "in[2]" }
	terminal	{ cell: "LUT__15825" port: "in[0]" }
	terminal	{ cell: "LUT__15841" port: "in[1]" }
	terminal	{ cell: "LUT__15842" port: "in[1]" }
	terminal	{ cell: "LUT__15843" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15816" port: "in[1]" }
	terminal	{ cell: "LUT__15822" port: "in[0]" }
	terminal	{ cell: "LUT__15823" port: "in[3]" }
	terminal	{ cell: "LUT__15825" port: "in[1]" }
	terminal	{ cell: "LUT__15842" port: "in[2]" }
	terminal	{ cell: "LUT__15843" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15816" port: "in[3]" }
	terminal	{ cell: "LUT__15824" port: "in[3]" }
	terminal	{ cell: "LUT__15825" port: "in[2]" }
	terminal	{ cell: "LUT__15843" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15815" port: "in[3]" }
	terminal	{ cell: "LUT__15826" port: "in[3]" }
	terminal	{ cell: "LUT__15844" port: "in[2]" }
	terminal	{ cell: "LUT__15845" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15814" port: "in[1]" }
	terminal	{ cell: "LUT__15845" port: "in[3]" }
 }
net {
	name: "la0_probe6[1]"
	terminal	{ cell: "la0_probe6[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "I0" }
 }
net {
	name: "la0_probe6[2]"
	terminal	{ cell: "la0_probe6[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "I0" }
 }
net {
	name: "la0_probe6[3]"
	terminal	{ cell: "la0_probe6[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "I0" }
 }
net {
	name: "la0_probe6[4]"
	terminal	{ cell: "la0_probe6[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "I0" }
 }
net {
	name: "la0_probe6[5]"
	terminal	{ cell: "la0_probe6[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "I0" }
 }
net {
	name: "la0_probe6[6]"
	terminal	{ cell: "la0_probe6[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "I0" }
 }
net {
	name: "la0_probe6[7]"
	terminal	{ cell: "la0_probe6[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "I0" }
 }
net {
	name: "la0_probe6[8]"
	terminal	{ cell: "la0_probe6[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "I0" }
 }
net {
	name: "la0_probe6[9]"
	terminal	{ cell: "la0_probe6[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "I0" }
 }
net {
	name: "la0_probe6[10]"
	terminal	{ cell: "la0_probe6[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "I0" }
 }
net {
	name: "la0_probe6[11]"
	terminal	{ cell: "la0_probe6[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "I0" }
 }
net {
	name: "la0_probe6[12]"
	terminal	{ cell: "la0_probe6[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "I0" }
 }
net {
	name: "la0_probe6[13]"
	terminal	{ cell: "la0_probe6[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "I0" }
 }
net {
	name: "la0_probe6[14]"
	terminal	{ cell: "la0_probe6[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "I0" }
 }
net {
	name: "la0_probe6[15]"
	terminal	{ cell: "la0_probe6[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "I0" }
 }
net {
	name: "la0_probe3[1]"
	terminal	{ cell: "la0_probe3[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "LUT__16168" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__15862" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__15885" port: "in[2]" }
	terminal	{ cell: "LUT__15896" port: "in[1]" }
	terminal	{ cell: "LUT__15904" port: "in[0]" }
	terminal	{ cell: "LUT__15943" port: "in[0]" }
	terminal	{ cell: "LUT__15951" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__15903" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__16052" port: "in[0]" }
	terminal	{ cell: "LUT__16053" port: "in[0]" }
	terminal	{ cell: "LUT__16054" port: "in[0]" }
	terminal	{ cell: "LUT__16055" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15871" port: "in[0]" }
	terminal	{ cell: "LUT__16071" port: "in[0]" }
	terminal	{ cell: "LUT__16072" port: "in[0]" }
	terminal	{ cell: "LUT__16073" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15921" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15869" port: "in[0]" }
	terminal	{ cell: "LUT__15874" port: "in[2]" }
	terminal	{ cell: "LUT__15875" port: "in[1]" }
	terminal	{ cell: "LUT__15878" port: "in[0]" }
	terminal	{ cell: "LUT__15880" port: "in[1]" }
	terminal	{ cell: "LUT__15881" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__15873" port: "in[0]" }
	terminal	{ cell: "LUT__15879" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__15873" port: "in[2]" }
	terminal	{ cell: "LUT__15879" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15889" port: "in[0]" }
	terminal	{ cell: "LUT__15954" port: "in[0]" }
	terminal	{ cell: "LUT__15955" port: "in[0]" }
	terminal	{ cell: "LUT__15956" port: "in[0]" }
	terminal	{ cell: "LUT__15958" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15890" port: "in[3]" }
	terminal	{ cell: "LUT__15895" port: "in[2]" }
	terminal	{ cell: "LUT__15901" port: "in[1]" }
	terminal	{ cell: "LUT__15928" port: "in[0]" }
	terminal	{ cell: "LUT__15978" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15932" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15932" port: "in[3]" }
	terminal	{ cell: "LUT__15994" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15888" port: "in[1]" }
	terminal	{ cell: "LUT__15892" port: "in[3]" }
	terminal	{ cell: "LUT__15893" port: "in[1]" }
	terminal	{ cell: "LUT__15897" port: "in[2]" }
	terminal	{ cell: "LUT__15898" port: "in[2]" }
	terminal	{ cell: "LUT__15902" port: "in[1]" }
	terminal	{ cell: "LUT__15903" port: "in[0]" }
	terminal	{ cell: "LUT__15904" port: "in[2]" }
	terminal	{ cell: "LUT__15907" port: "in[2]" }
	terminal	{ cell: "LUT__15914" port: "in[0]" }
	terminal	{ cell: "LUT__15915" port: "in[1]" }
	terminal	{ cell: "LUT__15917" port: "in[2]" }
	terminal	{ cell: "LUT__15918" port: "in[1]" }
	terminal	{ cell: "LUT__15922" port: "in[0]" }
	terminal	{ cell: "LUT__15924" port: "in[0]" }
	terminal	{ cell: "LUT__15926" port: "in[3]" }
	terminal	{ cell: "LUT__15929" port: "in[0]" }
	terminal	{ cell: "LUT__15934" port: "in[1]" }
	terminal	{ cell: "LUT__15935" port: "in[0]" }
	terminal	{ cell: "LUT__15941" port: "in[2]" }
	terminal	{ cell: "LUT__15942" port: "in[3]" }
	terminal	{ cell: "LUT__15943" port: "in[3]" }
	terminal	{ cell: "LUT__15945" port: "in[1]" }
	terminal	{ cell: "LUT__15947" port: "in[2]" }
	terminal	{ cell: "LUT__15949" port: "in[1]" }
	terminal	{ cell: "LUT__15950" port: "in[2]" }
	terminal	{ cell: "LUT__15951" port: "in[2]" }
	terminal	{ cell: "LUT__16020" port: "in[2]" }
	terminal	{ cell: "LUT__16021" port: "in[2]" }
	terminal	{ cell: "LUT__16024" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__15869" port: "in[1]" }
	terminal	{ cell: "LUT__15882" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__15951" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__15893" port: "in[2]" }
	terminal	{ cell: "LUT__15904" port: "in[1]" }
	terminal	{ cell: "LUT__15926" port: "in[0]" }
	terminal	{ cell: "LUT__15951" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__15884" port: "in[1]" }
	terminal	{ cell: "LUT__15897" port: "in[0]" }
	terminal	{ cell: "LUT__15912" port: "in[0]" }
	terminal	{ cell: "LUT__15917" port: "in[3]" }
	terminal	{ cell: "LUT__15920" port: "in[0]" }
	terminal	{ cell: "LUT__15949" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15954" port: "in[1]" }
	terminal	{ cell: "LUT__15955" port: "in[1]" }
	terminal	{ cell: "LUT__15956" port: "in[1]" }
	terminal	{ cell: "LUT__15958" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15955" port: "in[2]" }
	terminal	{ cell: "LUT__15956" port: "in[2]" }
	terminal	{ cell: "LUT__15958" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15956" port: "in[3]" }
	terminal	{ cell: "LUT__15958" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15959" port: "in[1]" }
	terminal	{ cell: "LUT__15960" port: "in[1]" }
	terminal	{ cell: "LUT__15961" port: "in[1]" }
	terminal	{ cell: "LUT__15963" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15960" port: "in[2]" }
	terminal	{ cell: "LUT__15961" port: "in[2]" }
	terminal	{ cell: "LUT__15963" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15961" port: "in[3]" }
	terminal	{ cell: "LUT__15963" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15895" port: "in[0]" }
	terminal	{ cell: "LUT__15901" port: "in[2]" }
	terminal	{ cell: "LUT__15928" port: "in[1]" }
	terminal	{ cell: "LUT__15979" port: "in[3]" }
	terminal	{ cell: "LUT__15980" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15895" port: "in[1]" }
	terminal	{ cell: "LUT__15901" port: "in[3]" }
	terminal	{ cell: "LUT__15928" port: "in[2]" }
	terminal	{ cell: "LUT__15981" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15992" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15991" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15996" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15999" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__16001" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__16004" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__16007" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__16011" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15993" port: "in[1]" }
	terminal	{ cell: "LUT__15997" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15995" port: "in[1]" }
	terminal	{ cell: "LUT__16000" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15998" port: "in[1]" }
	terminal	{ cell: "LUT__16003" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__16002" port: "in[1]" }
	terminal	{ cell: "LUT__16006" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__16005" port: "in[1]" }
	terminal	{ cell: "LUT__16009" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__16008" port: "in[1]" }
	terminal	{ cell: "LUT__16012" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15898" port: "in[0]" }
	terminal	{ cell: "LUT__15899" port: "in[0]" }
	terminal	{ cell: "LUT__15906" port: "in[1]" }
	terminal	{ cell: "LUT__16010" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15887" port: "in[0]" }
	terminal	{ cell: "LUT__15891" port: "in[2]" }
	terminal	{ cell: "LUT__15900" port: "in[2]" }
	terminal	{ cell: "LUT__15905" port: "in[1]" }
	terminal	{ cell: "LUT__15912" port: "in[1]" }
	terminal	{ cell: "LUT__15917" port: "in[0]" }
	terminal	{ cell: "LUT__15923" port: "in[3]" }
	terminal	{ cell: "LUT__15925" port: "in[0]" }
	terminal	{ cell: "LUT__15927" port: "in[0]" }
	terminal	{ cell: "LUT__15928" port: "in[3]" }
	terminal	{ cell: "LUT__15935" port: "in[3]" }
	terminal	{ cell: "LUT__15943" port: "in[1]" }
	terminal	{ cell: "LUT__15947" port: "in[3]" }
	terminal	{ cell: "LUT__15950" port: "in[1]" }
	terminal	{ cell: "LUT__16022" port: "in[3]" }
	terminal	{ cell: "LUT__16024" port: "in[3]" }
	terminal	{ cell: "LUT__16025" port: "in[1]" }
	terminal	{ cell: "LUT__16027" port: "in[1]" }
	terminal	{ cell: "LUT__16028" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15887" port: "in[1]" }
	terminal	{ cell: "LUT__15900" port: "in[3]" }
	terminal	{ cell: "LUT__15905" port: "in[2]" }
	terminal	{ cell: "LUT__15912" port: "in[2]" }
	terminal	{ cell: "LUT__15917" port: "in[1]" }
	terminal	{ cell: "LUT__15923" port: "in[2]" }
	terminal	{ cell: "LUT__15924" port: "in[1]" }
	terminal	{ cell: "LUT__15925" port: "in[1]" }
	terminal	{ cell: "LUT__15927" port: "in[2]" }
	terminal	{ cell: "LUT__15930" port: "in[0]" }
	terminal	{ cell: "LUT__15933" port: "in[2]" }
	terminal	{ cell: "LUT__15937" port: "in[1]" }
	terminal	{ cell: "LUT__16020" port: "in[1]" }
	terminal	{ cell: "LUT__16021" port: "in[3]" }
	terminal	{ cell: "LUT__16026" port: "in[1]" }
	terminal	{ cell: "LUT__16027" port: "in[3]" }
 }
net {
	name: "n1537"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n1538"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__16098" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__15870" port: "in[0]" }
	terminal	{ cell: "LUT__15877" port: "in[1]" }
	terminal	{ cell: "LUT__16036" port: "in[0]" }
	terminal	{ cell: "LUT__16038" port: "in[0]" }
	terminal	{ cell: "LUT__16039" port: "in[0]" }
	terminal	{ cell: "LUT__16040" port: "in[0]" }
	terminal	{ cell: "LUT__16042" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15866" port: "in[1]" }
	terminal	{ cell: "LUT__16038" port: "in[1]" }
	terminal	{ cell: "LUT__16039" port: "in[1]" }
	terminal	{ cell: "LUT__16040" port: "in[1]" }
	terminal	{ cell: "LUT__16042" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15866" port: "in[0]" }
	terminal	{ cell: "LUT__16039" port: "in[2]" }
	terminal	{ cell: "LUT__16040" port: "in[2]" }
	terminal	{ cell: "LUT__16042" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15866" port: "in[2]" }
	terminal	{ cell: "LUT__16040" port: "in[3]" }
	terminal	{ cell: "LUT__16042" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15868" port: "in[0]" }
	terminal	{ cell: "LUT__16043" port: "in[1]" }
	terminal	{ cell: "LUT__16044" port: "in[1]" }
	terminal	{ cell: "LUT__16045" port: "in[1]" }
	terminal	{ cell: "LUT__16047" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15868" port: "in[3]" }
	terminal	{ cell: "LUT__16044" port: "in[2]" }
	terminal	{ cell: "LUT__16045" port: "in[2]" }
	terminal	{ cell: "LUT__16047" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15867" port: "in[3]" }
	terminal	{ cell: "LUT__16045" port: "in[3]" }
	terminal	{ cell: "LUT__16047" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15867" port: "in[0]" }
	terminal	{ cell: "LUT__16048" port: "in[1]" }
	terminal	{ cell: "LUT__16049" port: "in[1]" }
	terminal	{ cell: "LUT__16050" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15867" port: "in[1]" }
	terminal	{ cell: "LUT__16049" port: "in[2]" }
	terminal	{ cell: "LUT__16050" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15867" port: "in[2]" }
	terminal	{ cell: "LUT__16050" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__16052" port: "in[1]" }
	terminal	{ cell: "LUT__16053" port: "in[1]" }
	terminal	{ cell: "LUT__16054" port: "in[1]" }
	terminal	{ cell: "LUT__16055" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__16053" port: "in[2]" }
	terminal	{ cell: "LUT__16054" port: "in[2]" }
	terminal	{ cell: "LUT__16055" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__16054" port: "in[3]" }
	terminal	{ cell: "LUT__16055" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__16056" port: "in[1]" }
	terminal	{ cell: "LUT__16057" port: "in[1]" }
	terminal	{ cell: "LUT__16058" port: "in[1]" }
	terminal	{ cell: "LUT__16059" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__16057" port: "in[2]" }
	terminal	{ cell: "LUT__16058" port: "in[2]" }
	terminal	{ cell: "LUT__16059" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__16058" port: "in[3]" }
	terminal	{ cell: "LUT__16059" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__16060" port: "in[1]" }
	terminal	{ cell: "LUT__16061" port: "in[1]" }
	terminal	{ cell: "LUT__16062" port: "in[1]" }
	terminal	{ cell: "LUT__16063" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__16061" port: "in[2]" }
	terminal	{ cell: "LUT__16062" port: "in[2]" }
	terminal	{ cell: "LUT__16063" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__16062" port: "in[3]" }
	terminal	{ cell: "LUT__16063" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__16064" port: "in[1]" }
	terminal	{ cell: "LUT__16065" port: "in[1]" }
	terminal	{ cell: "LUT__16066" port: "in[1]" }
	terminal	{ cell: "LUT__16067" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__16065" port: "in[2]" }
	terminal	{ cell: "LUT__16066" port: "in[2]" }
	terminal	{ cell: "LUT__16067" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__16066" port: "in[3]" }
	terminal	{ cell: "LUT__16067" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__16068" port: "in[1]" }
	terminal	{ cell: "LUT__16069" port: "in[1]" }
	terminal	{ cell: "LUT__16070" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__16069" port: "in[2]" }
	terminal	{ cell: "LUT__16070" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15871" port: "in[1]" }
	terminal	{ cell: "LUT__16071" port: "in[1]" }
	terminal	{ cell: "LUT__16072" port: "in[1]" }
	terminal	{ cell: "LUT__16073" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15871" port: "in[2]" }
	terminal	{ cell: "LUT__16072" port: "in[2]" }
	terminal	{ cell: "LUT__16073" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15871" port: "in[3]" }
	terminal	{ cell: "LUT__16073" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15872" port: "in[1]" }
	terminal	{ cell: "LUT__16074" port: "in[1]" }
	terminal	{ cell: "LUT__16075" port: "in[1]" }
	terminal	{ cell: "LUT__16076" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15872" port: "in[2]" }
	terminal	{ cell: "LUT__16075" port: "in[2]" }
	terminal	{ cell: "LUT__16076" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15872" port: "in[3]" }
	terminal	{ cell: "LUT__16076" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15873" port: "in[3]" }
	terminal	{ cell: "LUT__16077" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15982" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15983" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15984" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15985" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15986" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15987" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15988" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15869" port: "in[2]" }
	terminal	{ cell: "LUT__15874" port: "in[0]" }
	terminal	{ cell: "LUT__15875" port: "in[2]" }
	terminal	{ cell: "LUT__15878" port: "in[1]" }
	terminal	{ cell: "LUT__15880" port: "in[2]" }
	terminal	{ cell: "LUT__15881" port: "in[1]" }
	terminal	{ cell: "LUT__16036" port: "in[1]" }
	terminal	{ cell: "LUT__16038" port: "in[2]" }
	terminal	{ cell: "LUT__16039" port: "in[3]" }
	terminal	{ cell: "LUT__16041" port: "in[1]" }
	terminal	{ cell: "LUT__16043" port: "in[2]" }
	terminal	{ cell: "LUT__16044" port: "in[3]" }
	terminal	{ cell: "LUT__16046" port: "in[1]" }
	terminal	{ cell: "LUT__16048" port: "in[2]" }
	terminal	{ cell: "LUT__16049" port: "in[3]" }
	terminal	{ cell: "LUT__16051" port: "in[1]" }
 }
net {
	name: "n1592"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__16090" port: "in[1]" }
 }
net {
	name: "n1593"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__16032" port: "in[0]" }
	terminal	{ cell: "LUT__16079" port: "in[1]" }
 }
net {
	name: "n1595"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n1596"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__16082" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "Q" }
	terminal	{ cell: "LUT__16099" port: "in[0]" }
 }
net {
	name: "oAdv7511Hs"
	terminal	{ cell: "oAdv7511Hs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__16031" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__16035" port: "in[2]" }
	terminal	{ cell: "LUT__16078" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__16030" port: "in[2]" }
	terminal	{ cell: "LUT__16031" port: "in[1]" }
	terminal	{ cell: "LUT__16084" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__16030" port: "in[1]" }
	terminal	{ cell: "LUT__16031" port: "in[2]" }
	terminal	{ cell: "LUT__16084" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__16030" port: "in[0]" }
	terminal	{ cell: "LUT__16031" port: "in[3]" }
	terminal	{ cell: "LUT__16084" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__16034" port: "in[1]" }
	terminal	{ cell: "LUT__16087" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__16033" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__16033" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__16033" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__16034" port: "in[2]" }
	terminal	{ cell: "LUT__16087" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__16034" port: "in[0]" }
	terminal	{ cell: "LUT__16086" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__16089" port: "in[0]" }
 }
net {
	name: "oAdv7511Vs"
	terminal	{ cell: "oAdv7511Vs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
 }
net {
	name: "oAdv7511De"
	terminal	{ cell: "oAdv7511De~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "Q" }
	terminal	{ cell: "LUT__16114" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__16082" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__16082" port: "in[2]" }
	terminal	{ cell: "LUT__16096" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__16081" port: "in[0]" }
	terminal	{ cell: "LUT__16095" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__16083" port: "in[2]" }
	terminal	{ cell: "LUT__16095" port: "in[0]" }
	terminal	{ cell: "LUT__16096" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__16081" port: "in[1]" }
	terminal	{ cell: "LUT__16095" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__16081" port: "in[2]" }
	terminal	{ cell: "LUT__16097" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__16083" port: "in[3]" }
	terminal	{ cell: "LUT__16085" port: "in[0]" }
	terminal	{ cell: "LUT__16096" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__16080" port: "in[0]" }
	terminal	{ cell: "LUT__16085" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__16080" port: "in[1]" }
	terminal	{ cell: "LUT__16085" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__16080" port: "in[2]" }
	terminal	{ cell: "LUT__16085" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__16080" port: "in[3]" }
	terminal	{ cell: "LUT__16086" port: "in[2]" }
	terminal	{ cell: "LUT__16097" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
	terminal	{ cell: "LUT__16112" port: "in[0]" }
	terminal	{ cell: "LUT__16140" port: "in[3]" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15821" port: "in[1]" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__16112" port: "in[1]" }
	terminal	{ cell: "LUT__16140" port: "in[2]" }
	terminal	{ cell: "LUT__16144" port: "in[0]" }
	terminal	{ cell: "LUT__16145" port: "in[0]" }
	terminal	{ cell: "LUT__16146" port: "in[0]" }
	terminal	{ cell: "LUT__16147" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
	terminal	{ cell: "LUT__16112" port: "in[2]" }
	terminal	{ cell: "LUT__16140" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "LUT__16113" port: "in[0]" }
	terminal	{ cell: "LUT__16141" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__16104" port: "in[0]" }
	terminal	{ cell: "LUT__16125" port: "in[0]" }
	terminal	{ cell: "LUT__16126" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__16107" port: "in[0]" }
	terminal	{ cell: "LUT__16125" port: "in[1]" }
	terminal	{ cell: "LUT__16135" port: "in[0]" }
	terminal	{ cell: "LUT__16136" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__16110" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__16106" port: "in[0]" }
	terminal	{ cell: "LUT__16116" port: "in[0]" }
	terminal	{ cell: "LUT__16117" port: "in[2]" }
	terminal	{ cell: "LUT__16135" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__16105" port: "in[0]" }
	terminal	{ cell: "LUT__16118" port: "in[3]" }
	terminal	{ cell: "LUT__16134" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__16109" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__16102" port: "in[0]" }
	terminal	{ cell: "LUT__16124" port: "in[2]" }
	terminal	{ cell: "LUT__16131" port: "in[0]" }
	terminal	{ cell: "LUT__16132" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__16102" port: "in[2]" }
	terminal	{ cell: "LUT__16123" port: "in[2]" }
	terminal	{ cell: "LUT__16131" port: "in[3]" }
	terminal	{ cell: "LUT__16138" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__16100" port: "in[0]" }
	terminal	{ cell: "LUT__16130" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__16101" port: "in[0]" }
 }
net {
	name: "n1645"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__16112" port: "in[3]" }
	terminal	{ cell: "LUT__16140" port: "in[1]" }
	terminal	{ cell: "LUT__16144" port: "in[1]" }
	terminal	{ cell: "LUT__16145" port: "in[1]" }
	terminal	{ cell: "LUT__16146" port: "in[1]" }
	terminal	{ cell: "LUT__16147" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "LUT__16113" port: "in[1]" }
	terminal	{ cell: "LUT__16141" port: "in[2]" }
	terminal	{ cell: "LUT__16145" port: "in[2]" }
	terminal	{ cell: "LUT__16146" port: "in[2]" }
	terminal	{ cell: "LUT__16147" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__16104" port: "in[1]" }
	terminal	{ cell: "LUT__16115" port: "in[0]" }
	terminal	{ cell: "LUT__16122" port: "in[1]" }
	terminal	{ cell: "LUT__16124" port: "in[1]" }
	terminal	{ cell: "LUT__16126" port: "in[2]" }
	terminal	{ cell: "LUT__16128" port: "in[2]" }
	terminal	{ cell: "LUT__16146" port: "in[3]" }
	terminal	{ cell: "LUT__16147" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__16107" port: "in[1]" }
	terminal	{ cell: "LUT__16115" port: "in[1]" }
	terminal	{ cell: "LUT__16120" port: "in[0]" }
	terminal	{ cell: "LUT__16125" port: "in[3]" }
	terminal	{ cell: "LUT__16136" port: "in[1]" }
	terminal	{ cell: "LUT__16148" port: "in[1]" }
	terminal	{ cell: "LUT__16149" port: "in[1]" }
	terminal	{ cell: "LUT__16150" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__16110" port: "in[1]" }
	terminal	{ cell: "LUT__16115" port: "in[2]" }
	terminal	{ cell: "LUT__16120" port: "in[1]" }
	terminal	{ cell: "LUT__16135" port: "in[1]" }
	terminal	{ cell: "LUT__16149" port: "in[2]" }
	terminal	{ cell: "LUT__16150" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__16106" port: "in[1]" }
	terminal	{ cell: "LUT__16116" port: "in[2]" }
	terminal	{ cell: "LUT__16117" port: "in[1]" }
	terminal	{ cell: "LUT__16120" port: "in[2]" }
	terminal	{ cell: "LUT__16135" port: "in[3]" }
	terminal	{ cell: "LUT__16150" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__16105" port: "in[1]" }
	terminal	{ cell: "LUT__16118" port: "in[2]" }
	terminal	{ cell: "LUT__16121" port: "in[1]" }
	terminal	{ cell: "LUT__16134" port: "in[2]" }
	terminal	{ cell: "LUT__16151" port: "in[2]" }
	terminal	{ cell: "LUT__16152" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__16109" port: "in[1]" }
	terminal	{ cell: "LUT__16121" port: "in[2]" }
	terminal	{ cell: "LUT__16152" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__16102" port: "in[1]" }
	terminal	{ cell: "LUT__16122" port: "in[2]" }
	terminal	{ cell: "LUT__16124" port: "in[3]" }
	terminal	{ cell: "LUT__16127" port: "in[0]" }
	terminal	{ cell: "LUT__16132" port: "in[3]" }
	terminal	{ cell: "LUT__16138" port: "in[1]" }
	terminal	{ cell: "LUT__16154" port: "in[1]" }
	terminal	{ cell: "LUT__16155" port: "in[1]" }
	terminal	{ cell: "LUT__16156" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__16102" port: "in[3]" }
	terminal	{ cell: "LUT__16123" port: "in[3]" }
	terminal	{ cell: "LUT__16127" port: "in[1]" }
	terminal	{ cell: "LUT__16131" port: "in[1]" }
	terminal	{ cell: "LUT__16138" port: "in[3]" }
	terminal	{ cell: "LUT__16155" port: "in[2]" }
	terminal	{ cell: "LUT__16156" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__16100" port: "in[1]" }
	terminal	{ cell: "LUT__16127" port: "in[2]" }
	terminal	{ cell: "LUT__16130" port: "in[1]" }
	terminal	{ cell: "LUT__16156" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__16101" port: "in[1]" }
	terminal	{ cell: "LUT__16157" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1674"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1703"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1732"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1761"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1790"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1819"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1848"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1877"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1906"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1935"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1964"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1993"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2022"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2051"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "n2067"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2081"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n2082"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__15862" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__15862" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__15863" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__15862" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__15863" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__15863" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__15864" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__15864" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__15864" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__15863" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__16161" port: "in[0]" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "oLed[0]~FF" port: "Q" }
	terminal	{ cell: "oLed[0]~FF" port: "D" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__16158" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__16161" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__16161" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__16160" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__16162" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__16162" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__16162" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__16162" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__16160" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__16159" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__16159" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__16159" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "I0" }
	terminal	{ cell: "LUT__16159" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__16158" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__16158" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__16165" port: "in[0]" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__16164" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__16089" port: "in[1]" }
	terminal	{ cell: "LUT__16098" port: "in[1]" }
	terminal	{ cell: "LUT__16099" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__16165" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__16164" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__16164" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__16167" port: "in[0]" }
 }
net {
	name: "oLed[4]"
	terminal	{ cell: "oLed[4]~FF" port: "Q" }
	terminal	{ cell: "oLed[4]~FF" port: "D" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__16166" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__16167" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__16166" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__16166" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2720"
	terminal	{ cell: "edb_top_inst/LUT__3931" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3934" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4226" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4286" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig_imdt"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4229" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_stop_trig"
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4232" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4292" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4042" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[0]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4711" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[0]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_soft_reset_in"
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__3963" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3974" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3976" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3977" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3986" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[0]"
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4008" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4010" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4011" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4013" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4019" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[0]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3951" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4009" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4034" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/word_count[0]"
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3998" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4038" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4131" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3958" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/module_state[0]"
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3955" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3956" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3959" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3965" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3996" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4001" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4005" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4007" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4020" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4021" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4024" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4025" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4028" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4029" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4032" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4035" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4036" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4039" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_resetn_p1"
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_resetn"
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4380" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4390" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4407" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4407" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4418" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4515" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4516" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4517" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4521" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4520" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4520" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4521" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4042" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4159" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4166" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4167" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4170" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4173" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4177" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4183" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4192" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4195" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4198" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4204" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4207" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4210" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4213" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4217" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4220" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4223" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4232" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4235" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4238" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4265" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4271" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4274" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4277" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4280" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4295" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4302" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4306" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4313" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4315" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4235" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4736" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4289" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4295" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4159" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4171" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4173" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4178" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4181" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4183" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4187" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4190" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4618" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4192" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4195" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4198" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4202" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4204" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4207" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4210" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4214" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[17]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4217" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[18]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4220" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[19]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4223" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[20]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4227" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[21]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4230" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[22]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4232" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[23]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4235" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[24]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4238" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[25]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4242" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[26]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4245" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[27]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4248" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[28]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4251" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[29]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4254" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[30]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4257" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[31]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4260" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[32]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4263" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[33]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4265" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[34]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4269" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[35]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4271" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[36]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4274" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[37]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4277" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[38]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4280" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[39]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4284" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[40]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4287" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[41]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4290" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[42]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4293" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[43]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4295" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[44]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4298" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[45]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4300" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[46]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4302" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[47]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4304" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[48]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4306" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[49]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4308" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[50]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4309" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[51]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4311" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[52]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4313" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[53]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4315" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[54]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[55]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[56]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[57]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[58]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[59]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[60]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[61]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[62]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[63]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[1]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4711" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[2]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[3]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[4]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[5]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[6]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[7]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[8]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4696" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[9]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[10]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[11]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[12]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[13]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[14]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[15]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[16]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[1]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[2]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[3]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[4]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3986" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3986" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3987" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3985" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3985" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3985" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3985" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3983" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3983" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3983" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3983" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[12]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3984" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[13]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3984" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[14]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3984" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[15]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4092" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/address_counter[16]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[17]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[18]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[19]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[20]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[21]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[22]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[23]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[24]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[25]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[26]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[1]"
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4008" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4010" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4011" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4013" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4019" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/opcode[2]"
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4008" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4010" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4011" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4013" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4019" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/opcode[3]"
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4008" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4010" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4011" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4013" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4019" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[1]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3951" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4009" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[2]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3951" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4009" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[3]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3951" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4014" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[4]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3952" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4012" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[5]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3952" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4012" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/word_count[1]"
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3994" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3998" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4131" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[2]"
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3989" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4132" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4133" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[3]"
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3989" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4134" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4135" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[4]"
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3989" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4136" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4137" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[5]"
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3989" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4137" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[6]"
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3992" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4140" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4141" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4143" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[7]"
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3992" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4141" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4143" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[8]"
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3992" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4143" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/word_count[9]"
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3991" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4146" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4147" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4149" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[10]"
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3991" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4147" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4149" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[11]"
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3991" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4150" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[12]"
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3990" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4151" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4152" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4154" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[13]"
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3990" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4152" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4154" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[14]"
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3990" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4155" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4156" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[15]"
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3990" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4156" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4052" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4162" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4172" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4175" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4179" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4182" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4185" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4188" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4191" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4194" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4197" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4200" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4203" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4206" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4209" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4212" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4216" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4219" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4222" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4225" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4228" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4231" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4234" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4237" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4240" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4243" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4246" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4249" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4252" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4255" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4258" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4261" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4264" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4267" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4270" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4273" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4276" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4279" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4282" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4285" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4288" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4291" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4294" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4296" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4298" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4301" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4303" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4305" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4307" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4308" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4310" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4312" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4314" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/module_state[1]"
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3955" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3956" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3959" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3965" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3995" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3996" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4001" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4005" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4007" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4022" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4027" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4029" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4032" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4039" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/module_state[2]"
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3953" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3960" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3965" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3995" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4003" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4015" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4026" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4053" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/module_state[3]"
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3953" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3959" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3965" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3995" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4003" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4006" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4007" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4026" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4050" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4054" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3958" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3930" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3930" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3932" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4345" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3932" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3933" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4347" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3933" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3931" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3936" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3935" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3935" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3938" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3938" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3937" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3937" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4358" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3936" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3931" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3940" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3943" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3943" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3941" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4364" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3941" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3942" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3942" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3940" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3946" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3947" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3947" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3945" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3945" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3948" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4374" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3948" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3946" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4380" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4390" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4416" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4416" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4418" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4515" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4516" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4517" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4518" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4551" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4517" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4516" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4515" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4516" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4515" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4517" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4545" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4547" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4551" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4545" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4547" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4618" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4391" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4421" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4514" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/tu_trigger"
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4041" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4158" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4163" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4049" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4757" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4041" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4158" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4163" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4041" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4158" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4164" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4041" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4158" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4164" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4752" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/biu_ready"
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3957" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3996" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4029" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4161" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4169" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4174" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4176" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4180" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4184" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4186" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4189" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4193" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4196" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4199" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4201" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4205" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4208" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4211" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[16]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4215" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[17]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4218" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[18]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4221" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[19]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4224" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[20]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4226" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[21]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4229" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[22]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4233" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[23]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4236" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[24]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4239" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[25]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4241" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[26]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4244" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[27]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4247" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[28]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4250" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[29]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4253" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[30]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4256" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[31]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4259" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[32]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4262" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[33]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4266" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[34]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4268" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[35]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4272" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[36]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4275" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[37]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4278" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[38]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4281" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[39]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4283" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[40]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4286" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[41]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4289" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[42]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4292" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4757" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4807" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__4173" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WE[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4696" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4176" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4180" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4183" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4186" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4189" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4192" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4195" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4198" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4201" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4204" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4207" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[12]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4210" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4737" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4739" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4741" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4043" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4045" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4042" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4160" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4166" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4167" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4170" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4173" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4192" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4198" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4207" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4214" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4217" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4220" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4223" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4232" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4235" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4238" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4265" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4271" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4274" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4280" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4300" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4302" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4304" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4306" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4309" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4311" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4313" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4315" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[4]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4045" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[5]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4043" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[6]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4045" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[7]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4043" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[8]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4043" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[9]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4045" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[10]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4044" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[11]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4044" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[12]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4044" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4238" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4736" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4241" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4244" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4737" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4247" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4250" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4739" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4253" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4256" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4259" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4741" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4262" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4265" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4268" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4271" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4274" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4277" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4280" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4283" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3961" port: "in[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3961" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3961" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__3961" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n68"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CI" }
 }
net {
	name: "edb_top_inst/n70"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n676"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n678"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n680"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n681"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4905" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4925" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4927" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4893" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4894" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4888" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4896" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4897" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4901" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4902" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4903" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4904" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4883" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4909" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4910" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4911" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4912" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4913" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4884" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4917" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4918" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4919" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4920" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4921" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4889" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4926" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4895" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2721"
	terminal	{ cell: "edb_top_inst/LUT__3932" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3934" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2722"
	terminal	{ cell: "edb_top_inst/LUT__3933" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3934" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2723"
	terminal	{ cell: "edb_top_inst/LUT__3934" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3950" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2724"
	terminal	{ cell: "edb_top_inst/LUT__3935" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3939" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2725"
	terminal	{ cell: "edb_top_inst/LUT__3936" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3939" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2726"
	terminal	{ cell: "edb_top_inst/LUT__3937" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3939" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2727"
	terminal	{ cell: "edb_top_inst/LUT__3938" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3939" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2728"
	terminal	{ cell: "edb_top_inst/LUT__3939" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3950" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2729"
	terminal	{ cell: "edb_top_inst/LUT__3940" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3944" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2730"
	terminal	{ cell: "edb_top_inst/LUT__3941" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3944" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2731"
	terminal	{ cell: "edb_top_inst/LUT__3942" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3944" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2732"
	terminal	{ cell: "edb_top_inst/LUT__3943" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3944" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2733"
	terminal	{ cell: "edb_top_inst/LUT__3944" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3950" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2734"
	terminal	{ cell: "edb_top_inst/LUT__3945" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3949" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2735"
	terminal	{ cell: "edb_top_inst/LUT__3946" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3949" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2736"
	terminal	{ cell: "edb_top_inst/LUT__3947" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3949" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2737"
	terminal	{ cell: "edb_top_inst/LUT__3948" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3949" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2738"
	terminal	{ cell: "edb_top_inst/LUT__3949" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3950" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2739"
	terminal	{ cell: "edb_top_inst/LUT__3950" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3957" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2740"
	terminal	{ cell: "edb_top_inst/LUT__3951" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3952" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2741"
	terminal	{ cell: "edb_top_inst/LUT__3952" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3955" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2742"
	terminal	{ cell: "edb_top_inst/LUT__3953" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3954" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3956" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4033" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4036" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2743"
	terminal	{ cell: "edb_top_inst/LUT__3954" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3955" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2744"
	terminal	{ cell: "edb_top_inst/LUT__3955" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3956" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3959" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4055" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2745"
	terminal	{ cell: "edb_top_inst/LUT__3956" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3957" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3958" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2746"
	terminal	{ cell: "edb_top_inst/LUT__3957" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3962" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2747"
	terminal	{ cell: "edb_top_inst/LUT__3958" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3962" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2748"
	terminal	{ cell: "edb_top_inst/LUT__3959" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3960" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2749"
	terminal	{ cell: "edb_top_inst/LUT__3960" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3962" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2750"
	terminal	{ cell: "edb_top_inst/LUT__3961" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3962" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3966" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4021" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4023" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4053" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2751"
	terminal	{ cell: "edb_top_inst/LUT__3964" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3968" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3982" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2752"
	terminal	{ cell: "edb_top_inst/LUT__3965" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3966" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3988" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4038" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4078" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4079" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4080" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4081" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4082" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4083" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4084" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4085" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4086" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4087" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4088" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4089" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4090" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4091" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4093" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4095" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4097" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4099" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4101" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4103" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4105" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4107" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4109" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4111" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4113" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4115" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4131" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4132" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4134" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4136" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4138" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4140" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4142" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4144" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4146" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4148" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4150" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4151" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4153" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4155" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4157" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2753"
	terminal	{ cell: "edb_top_inst/LUT__3966" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3967" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4017" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2754"
	terminal	{ cell: "edb_top_inst/LUT__3968" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3969" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3978" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3980" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2755"
	terminal	{ cell: "edb_top_inst/LUT__3969" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3970" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4059" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2756"
	terminal	{ cell: "edb_top_inst/LUT__3970" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3974" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3975" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4063" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4067" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4072" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4075" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4077" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4405" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4519" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2757"
	terminal	{ cell: "edb_top_inst/LUT__3971" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3973" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4057" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4067" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4077" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2758"
	terminal	{ cell: "edb_top_inst/LUT__3972" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3973" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2759"
	terminal	{ cell: "edb_top_inst/LUT__3973" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3974" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3975" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3979" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3980" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3982" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2760"
	terminal	{ cell: "edb_top_inst/LUT__3978" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3979" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4058" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4064" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4069" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4073" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2761"
	terminal	{ cell: "edb_top_inst/LUT__3981" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3982" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2762"
	terminal	{ cell: "edb_top_inst/LUT__3983" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3984" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2763"
	terminal	{ cell: "edb_top_inst/LUT__3984" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3987" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2764"
	terminal	{ cell: "edb_top_inst/LUT__3985" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3986" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2765"
	terminal	{ cell: "edb_top_inst/LUT__3986" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3987" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2766"
	terminal	{ cell: "edb_top_inst/LUT__3987" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3988" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4078" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4079" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4080" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4092" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4094" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4096" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4098" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4100" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4102" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4104" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4106" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4108" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4110" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4112" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4114" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2767"
	terminal	{ cell: "edb_top_inst/LUT__3989" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3994" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3999" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4139" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2768"
	terminal	{ cell: "edb_top_inst/LUT__3990" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3994" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4000" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2769"
	terminal	{ cell: "edb_top_inst/LUT__3991" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3993" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3999" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2770"
	terminal	{ cell: "edb_top_inst/LUT__3992" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3993" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3999" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4145" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2771"
	terminal	{ cell: "edb_top_inst/LUT__3993" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3994" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2772"
	terminal	{ cell: "edb_top_inst/LUT__3994" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4004" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4007" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2773"
	terminal	{ cell: "edb_top_inst/LUT__3995" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3997" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2774"
	terminal	{ cell: "edb_top_inst/LUT__3996" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3997" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2775"
	terminal	{ cell: "edb_top_inst/LUT__3997" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4004" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4033" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4048" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4051" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4054" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4166" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2776"
	terminal	{ cell: "edb_top_inst/LUT__3998" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3999" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4132" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4133" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4139" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2777"
	terminal	{ cell: "edb_top_inst/LUT__3999" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4000" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4151" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4152" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4154" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2778"
	terminal	{ cell: "edb_top_inst/LUT__4000" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4002" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4020" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4024" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4025" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4055" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2779"
	terminal	{ cell: "edb_top_inst/LUT__4001" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4002" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2780"
	terminal	{ cell: "edb_top_inst/LUT__4002" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4004" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2781"
	terminal	{ cell: "edb_top_inst/LUT__4003" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4004" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4028" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2782"
	terminal	{ cell: "edb_top_inst/LUT__4004" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4018" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2783"
	terminal	{ cell: "edb_top_inst/LUT__4005" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4006" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4033" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4034" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4037" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4047" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4050" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4054" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4055" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4126" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4127" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4128" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4129" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4130" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2784"
	terminal	{ cell: "edb_top_inst/LUT__4006" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4018" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2785"
	terminal	{ cell: "edb_top_inst/LUT__4007" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4015" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2786"
	terminal	{ cell: "edb_top_inst/LUT__4008" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4009" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2787"
	terminal	{ cell: "edb_top_inst/LUT__4009" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4014" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2697"
	terminal	{ cell: "edb_top_inst/LUT__4010" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4012" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I1" }
 }
net {
	name: "edb_top_inst/n2694"
	terminal	{ cell: "edb_top_inst/LUT__4011" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4012" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I1" }
 }
net {
	name: "edb_top_inst/n2788"
	terminal	{ cell: "edb_top_inst/LUT__4012" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4014" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2789"
	terminal	{ cell: "edb_top_inst/LUT__4013" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4014" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2790"
	terminal	{ cell: "edb_top_inst/LUT__4014" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4015" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4020" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4025" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4032" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4048" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4051" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2791"
	terminal	{ cell: "edb_top_inst/LUT__4015" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4018" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2792"
	terminal	{ cell: "edb_top_inst/LUT__4016" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4017" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1234"
	terminal	{ cell: "edb_top_inst/LUT__4019" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I1" }
 }
net {
	name: "edb_top_inst/n2793"
	terminal	{ cell: "edb_top_inst/LUT__4020" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4031" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2794"
	terminal	{ cell: "edb_top_inst/LUT__4021" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4022" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2795"
	terminal	{ cell: "edb_top_inst/LUT__4022" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4031" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4035" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2796"
	terminal	{ cell: "edb_top_inst/LUT__4023" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4024" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4028" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4050" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2797"
	terminal	{ cell: "edb_top_inst/LUT__4024" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4027" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2798"
	terminal	{ cell: "edb_top_inst/LUT__4025" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4027" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2799"
	terminal	{ cell: "edb_top_inst/LUT__4026" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4027" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4032" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4035" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4039" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4047" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2800"
	terminal	{ cell: "edb_top_inst/LUT__4027" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4031" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2801"
	terminal	{ cell: "edb_top_inst/LUT__4028" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4030" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2802"
	terminal	{ cell: "edb_top_inst/LUT__4029" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4030" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2803"
	terminal	{ cell: "edb_top_inst/LUT__4030" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4031" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2804"
	terminal	{ cell: "edb_top_inst/LUT__4031" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4034" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4037" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4040" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4055" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4126" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4127" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4128" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4129" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4130" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2805"
	terminal	{ cell: "edb_top_inst/LUT__4032" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4033" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2806"
	terminal	{ cell: "edb_top_inst/LUT__4033" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4034" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4037" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4040" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4126" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4127" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4128" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4129" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4130" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2807"
	terminal	{ cell: "edb_top_inst/LUT__4035" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4036" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2808"
	terminal	{ cell: "edb_top_inst/LUT__4036" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4037" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2809"
	terminal	{ cell: "edb_top_inst/LUT__4039" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4040" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2810"
	terminal	{ cell: "edb_top_inst/LUT__4041" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4042" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4747" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2811"
	terminal	{ cell: "edb_top_inst/LUT__4042" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4049" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2812"
	terminal	{ cell: "edb_top_inst/LUT__4043" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4044" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2813"
	terminal	{ cell: "edb_top_inst/LUT__4044" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4046" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2814"
	terminal	{ cell: "edb_top_inst/LUT__4045" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4046" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2815"
	terminal	{ cell: "edb_top_inst/LUT__4046" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4049" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4160" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4167" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4170" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4174" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4177" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4193" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4199" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4208" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4213" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4217" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4221" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4224" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4233" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4236" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4239" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4266" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4272" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4275" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4281" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4299" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2816"
	terminal	{ cell: "edb_top_inst/LUT__4047" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4048" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4051" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4166" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2817"
	terminal	{ cell: "edb_top_inst/LUT__4048" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4049" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4161" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4168" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4170" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4174" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4177" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4184" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4193" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4196" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4199" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4205" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4208" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4211" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4213" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4215" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4218" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4221" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4224" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4233" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4236" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4239" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4266" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4272" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4275" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4278" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4281" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4296" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4297" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2818"
	terminal	{ cell: "edb_top_inst/LUT__4049" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4052" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2819"
	terminal	{ cell: "edb_top_inst/LUT__4050" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4051" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2820"
	terminal	{ cell: "edb_top_inst/LUT__4051" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4052" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4162" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4172" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4175" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4179" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4182" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4185" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4188" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4191" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4194" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4197" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4200" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4203" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4206" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4209" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4212" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4216" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4219" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4222" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4225" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4228" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4231" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4234" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4237" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4240" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4243" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4246" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4249" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4252" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4255" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4258" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4261" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4264" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4267" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4270" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4273" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4276" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4279" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4282" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4285" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4288" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4291" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4294" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4296" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4297" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4298" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4299" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4301" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4303" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4305" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4307" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4308" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4310" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4312" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4314" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2821"
	terminal	{ cell: "edb_top_inst/LUT__4053" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4054" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2822"
	terminal	{ cell: "edb_top_inst/LUT__4056" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4057" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4062" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2823"
	terminal	{ cell: "edb_top_inst/LUT__4057" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4058" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4060" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4405" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2824"
	terminal	{ cell: "edb_top_inst/LUT__4059" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4060" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4065" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4070" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4074" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2825"
	terminal	{ cell: "edb_top_inst/LUT__4061" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4062" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4075" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2826"
	terminal	{ cell: "edb_top_inst/LUT__4062" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4063" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4064" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4065" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2827"
	terminal	{ cell: "edb_top_inst/LUT__4066" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4067" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4069" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4070" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4072" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4073" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4074" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4075" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4519" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2828"
	terminal	{ cell: "edb_top_inst/LUT__4068" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4069" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4070" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4519" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2829"
	terminal	{ cell: "edb_top_inst/LUT__4071" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4072" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4073" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4074" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2830"
	terminal	{ cell: "edb_top_inst/LUT__4076" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4077" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2831"
	terminal	{ cell: "edb_top_inst/LUT__4092" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4093" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2832"
	terminal	{ cell: "edb_top_inst/LUT__4094" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4095" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2833"
	terminal	{ cell: "edb_top_inst/LUT__4096" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4097" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2834"
	terminal	{ cell: "edb_top_inst/LUT__4098" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4099" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2835"
	terminal	{ cell: "edb_top_inst/LUT__4100" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4101" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2836"
	terminal	{ cell: "edb_top_inst/LUT__4102" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4103" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2837"
	terminal	{ cell: "edb_top_inst/LUT__4104" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4105" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2838"
	terminal	{ cell: "edb_top_inst/LUT__4106" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4107" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2839"
	terminal	{ cell: "edb_top_inst/LUT__4108" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4109" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2840"
	terminal	{ cell: "edb_top_inst/LUT__4110" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4111" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2841"
	terminal	{ cell: "edb_top_inst/LUT__4112" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4113" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2842"
	terminal	{ cell: "edb_top_inst/LUT__4114" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4115" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2848"
	terminal	{ cell: "edb_top_inst/LUT__4133" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4134" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4135" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2849"
	terminal	{ cell: "edb_top_inst/LUT__4135" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4136" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4137" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2850"
	terminal	{ cell: "edb_top_inst/LUT__4137" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4138" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2851"
	terminal	{ cell: "edb_top_inst/LUT__4139" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4140" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4141" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4143" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4145" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2852"
	terminal	{ cell: "edb_top_inst/LUT__4141" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4142" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2853"
	terminal	{ cell: "edb_top_inst/LUT__4143" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4144" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2854"
	terminal	{ cell: "edb_top_inst/LUT__4145" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4146" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4147" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4149" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2855"
	terminal	{ cell: "edb_top_inst/LUT__4147" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4148" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2856"
	terminal	{ cell: "edb_top_inst/LUT__4149" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4150" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2857"
	terminal	{ cell: "edb_top_inst/LUT__4152" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4153" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2858"
	terminal	{ cell: "edb_top_inst/LUT__4154" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4155" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4156" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2859"
	terminal	{ cell: "edb_top_inst/LUT__4156" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4157" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2860"
	terminal	{ cell: "edb_top_inst/LUT__4158" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4159" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2861"
	terminal	{ cell: "edb_top_inst/LUT__4159" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4161" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2862"
	terminal	{ cell: "edb_top_inst/LUT__4160" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4161" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4183" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4195" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4205" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4210" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4278" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4295" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2863"
	terminal	{ cell: "edb_top_inst/LUT__4161" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4162" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2864"
	terminal	{ cell: "edb_top_inst/LUT__4163" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4165" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2865"
	terminal	{ cell: "edb_top_inst/LUT__4164" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4165" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2866"
	terminal	{ cell: "edb_top_inst/LUT__4165" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4169" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2867"
	terminal	{ cell: "edb_top_inst/LUT__4166" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4169" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4176" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4180" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4186" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4189" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4201" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4226" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4229" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4241" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4244" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4247" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4250" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4253" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4256" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4259" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4262" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4268" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4283" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4286" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4289" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4292" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4299" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2868"
	terminal	{ cell: "edb_top_inst/LUT__4167" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4168" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4178" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4297" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2869"
	terminal	{ cell: "edb_top_inst/LUT__4168" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4169" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4171" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4176" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4180" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4181" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4186" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4187" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4189" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4190" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4201" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4202" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4226" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4227" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4229" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4230" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4241" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4242" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4244" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4245" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4247" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4248" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4250" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4251" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4253" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4254" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4256" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4257" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4259" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4260" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4262" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4263" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4268" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4269" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4283" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4284" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4286" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4287" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4289" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4290" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4292" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4293" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2870"
	terminal	{ cell: "edb_top_inst/LUT__4169" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4172" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2871"
	terminal	{ cell: "edb_top_inst/LUT__4170" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4171" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4181" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4230" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4248" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4263" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4269" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2872"
	terminal	{ cell: "edb_top_inst/LUT__4171" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4172" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2873"
	terminal	{ cell: "edb_top_inst/LUT__4173" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4174" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2874"
	terminal	{ cell: "edb_top_inst/LUT__4174" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4175" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2875"
	terminal	{ cell: "edb_top_inst/LUT__4176" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4179" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2876"
	terminal	{ cell: "edb_top_inst/LUT__4177" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4178" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4187" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4190" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4202" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4227" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4242" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4245" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4251" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4254" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4257" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4260" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4284" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4287" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4290" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4293" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2877"
	terminal	{ cell: "edb_top_inst/LUT__4178" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4179" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2878"
	terminal	{ cell: "edb_top_inst/LUT__4180" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4182" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2879"
	terminal	{ cell: "edb_top_inst/LUT__4181" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4182" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2880"
	terminal	{ cell: "edb_top_inst/LUT__4183" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4184" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2881"
	terminal	{ cell: "edb_top_inst/LUT__4184" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4185" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2882"
	terminal	{ cell: "edb_top_inst/LUT__4186" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4188" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2883"
	terminal	{ cell: "edb_top_inst/LUT__4187" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4188" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2884"
	terminal	{ cell: "edb_top_inst/LUT__4189" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4191" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2885"
	terminal	{ cell: "edb_top_inst/LUT__4190" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4191" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2886"
	terminal	{ cell: "edb_top_inst/LUT__4192" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4193" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2887"
	terminal	{ cell: "edb_top_inst/LUT__4193" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4194" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2888"
	terminal	{ cell: "edb_top_inst/LUT__4195" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4196" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2889"
	terminal	{ cell: "edb_top_inst/LUT__4196" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4197" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2890"
	terminal	{ cell: "edb_top_inst/LUT__4198" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4199" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2891"
	terminal	{ cell: "edb_top_inst/LUT__4199" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4200" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2892"
	terminal	{ cell: "edb_top_inst/LUT__4201" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4203" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2893"
	terminal	{ cell: "edb_top_inst/LUT__4202" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4203" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2894"
	terminal	{ cell: "edb_top_inst/LUT__4204" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4205" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2895"
	terminal	{ cell: "edb_top_inst/LUT__4205" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4206" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2896"
	terminal	{ cell: "edb_top_inst/LUT__4207" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4208" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2897"
	terminal	{ cell: "edb_top_inst/LUT__4208" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4209" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2898"
	terminal	{ cell: "edb_top_inst/LUT__4210" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4211" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2899"
	terminal	{ cell: "edb_top_inst/LUT__4211" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4212" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2900"
	terminal	{ cell: "edb_top_inst/LUT__4213" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4214" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4304" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2901"
	terminal	{ cell: "edb_top_inst/LUT__4214" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4216" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2902"
	terminal	{ cell: "edb_top_inst/LUT__4215" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4216" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2903"
	terminal	{ cell: "edb_top_inst/LUT__4217" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4218" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2904"
	terminal	{ cell: "edb_top_inst/LUT__4218" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4219" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2905"
	terminal	{ cell: "edb_top_inst/LUT__4220" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4221" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2906"
	terminal	{ cell: "edb_top_inst/LUT__4221" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4222" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2907"
	terminal	{ cell: "edb_top_inst/LUT__4223" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4224" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2908"
	terminal	{ cell: "edb_top_inst/LUT__4224" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4225" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2909"
	terminal	{ cell: "edb_top_inst/LUT__4226" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4228" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2910"
	terminal	{ cell: "edb_top_inst/LUT__4227" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4228" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2911"
	terminal	{ cell: "edb_top_inst/LUT__4229" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4231" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2912"
	terminal	{ cell: "edb_top_inst/LUT__4230" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4231" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2913"
	terminal	{ cell: "edb_top_inst/LUT__4232" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4233" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2914"
	terminal	{ cell: "edb_top_inst/LUT__4233" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4234" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2915"
	terminal	{ cell: "edb_top_inst/LUT__4235" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4236" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2916"
	terminal	{ cell: "edb_top_inst/LUT__4236" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4237" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2917"
	terminal	{ cell: "edb_top_inst/LUT__4238" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4239" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2918"
	terminal	{ cell: "edb_top_inst/LUT__4239" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4240" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2919"
	terminal	{ cell: "edb_top_inst/LUT__4241" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4243" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2920"
	terminal	{ cell: "edb_top_inst/LUT__4242" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4243" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2921"
	terminal	{ cell: "edb_top_inst/LUT__4244" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4246" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2922"
	terminal	{ cell: "edb_top_inst/LUT__4245" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4246" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2923"
	terminal	{ cell: "edb_top_inst/LUT__4247" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4249" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2924"
	terminal	{ cell: "edb_top_inst/LUT__4248" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4249" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2925"
	terminal	{ cell: "edb_top_inst/LUT__4250" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4252" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2926"
	terminal	{ cell: "edb_top_inst/LUT__4251" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4252" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2927"
	terminal	{ cell: "edb_top_inst/LUT__4253" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4255" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2928"
	terminal	{ cell: "edb_top_inst/LUT__4254" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4255" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2929"
	terminal	{ cell: "edb_top_inst/LUT__4256" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4258" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2930"
	terminal	{ cell: "edb_top_inst/LUT__4257" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4258" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2931"
	terminal	{ cell: "edb_top_inst/LUT__4259" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4261" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2932"
	terminal	{ cell: "edb_top_inst/LUT__4260" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4261" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2933"
	terminal	{ cell: "edb_top_inst/LUT__4262" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4264" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2934"
	terminal	{ cell: "edb_top_inst/LUT__4263" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4264" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2935"
	terminal	{ cell: "edb_top_inst/LUT__4265" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4266" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2936"
	terminal	{ cell: "edb_top_inst/LUT__4266" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4267" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2937"
	terminal	{ cell: "edb_top_inst/LUT__4268" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4270" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2938"
	terminal	{ cell: "edb_top_inst/LUT__4269" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4270" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2939"
	terminal	{ cell: "edb_top_inst/LUT__4271" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4272" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2940"
	terminal	{ cell: "edb_top_inst/LUT__4272" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4273" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2941"
	terminal	{ cell: "edb_top_inst/LUT__4274" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4275" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2942"
	terminal	{ cell: "edb_top_inst/LUT__4275" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4276" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2943"
	terminal	{ cell: "edb_top_inst/LUT__4277" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4278" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2944"
	terminal	{ cell: "edb_top_inst/LUT__4278" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4279" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2945"
	terminal	{ cell: "edb_top_inst/LUT__4280" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4281" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2946"
	terminal	{ cell: "edb_top_inst/LUT__4281" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4282" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2947"
	terminal	{ cell: "edb_top_inst/LUT__4283" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4285" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2948"
	terminal	{ cell: "edb_top_inst/LUT__4284" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4285" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2949"
	terminal	{ cell: "edb_top_inst/LUT__4286" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4288" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2950"
	terminal	{ cell: "edb_top_inst/LUT__4287" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4288" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2951"
	terminal	{ cell: "edb_top_inst/LUT__4289" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4291" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2952"
	terminal	{ cell: "edb_top_inst/LUT__4290" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4291" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2953"
	terminal	{ cell: "edb_top_inst/LUT__4292" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4294" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2954"
	terminal	{ cell: "edb_top_inst/LUT__4293" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4294" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2955"
	terminal	{ cell: "edb_top_inst/LUT__4295" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4296" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2956"
	terminal	{ cell: "edb_top_inst/LUT__4297" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4298" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4308" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2957"
	terminal	{ cell: "edb_top_inst/LUT__4299" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4300" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4303" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4307" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4309" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4311" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4314" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2958"
	terminal	{ cell: "edb_top_inst/LUT__4300" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4301" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2959"
	terminal	{ cell: "edb_top_inst/LUT__4302" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4303" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2960"
	terminal	{ cell: "edb_top_inst/LUT__4304" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4305" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2961"
	terminal	{ cell: "edb_top_inst/LUT__4306" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4307" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2962"
	terminal	{ cell: "edb_top_inst/LUT__4309" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4310" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2963"
	terminal	{ cell: "edb_top_inst/LUT__4311" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4312" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2964"
	terminal	{ cell: "edb_top_inst/LUT__4313" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4314" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2965"
	terminal	{ cell: "edb_top_inst/LUT__4315" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2966"
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2967"
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2968"
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2969"
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2970"
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2971"
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2972"
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2973"
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2974"
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2975"
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2976"
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2977"
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2978"
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2979"
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2980"
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4377" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2981"
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2982"
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2983"
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2984"
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2985"
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2986"
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2987"
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2988"
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2989"
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2990"
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2991"
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2992"
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n2993"
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2994"
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2995"
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2996"
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n2997"
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n2998"
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2999"
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3000"
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3001"
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3002"
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3003"
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4442" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3004"
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4442" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3005"
	terminal	{ cell: "edb_top_inst/LUT__4442" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3006"
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3007"
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3008"
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3009"
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3010"
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3011"
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3012"
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3013"
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3014"
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3015"
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4454" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3016"
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4454" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3017"
	terminal	{ cell: "edb_top_inst/LUT__4454" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3018"
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3019"
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3020"
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3021"
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3022"
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3023"
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3024"
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3025"
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3026"
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3027"
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3028"
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3029"
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3030"
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3031"
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3032"
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3033"
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3034"
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3035"
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3036"
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3037"
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3038"
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3039"
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3040"
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3041"
	terminal	{ cell: "edb_top_inst/LUT__4515" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4518" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3042"
	terminal	{ cell: "edb_top_inst/LUT__4516" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4518" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3043"
	terminal	{ cell: "edb_top_inst/LUT__4517" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4518" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3044"
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3045"
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3046"
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3047"
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3048"
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3049"
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3050"
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3051"
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3052"
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3053"
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3054"
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3055"
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3056"
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3057"
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3058"
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3059"
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3060"
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3061"
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3062"
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3063"
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3064"
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3065"
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3066"
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3067"
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3068"
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3069"
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3070"
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3071"
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3072"
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3073"
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3074"
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3075"
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3076"
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3077"
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3078"
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3079"
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3080"
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3081"
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3082"
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3083"
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3084"
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3085"
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3086"
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3087"
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3088"
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3089"
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3090"
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3091"
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3092"
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3093"
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3094"
	terminal	{ cell: "edb_top_inst/LUT__4618" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3095"
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3096"
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3097"
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3098"
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3099"
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3100"
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3101"
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3102"
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3103"
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3104"
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3105"
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3106"
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3107"
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3108"
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3109"
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3110"
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3111"
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4807" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3112"
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3113"
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3114"
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3115"
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3116"
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3117"
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3118"
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3119"
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3120"
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3121"
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3122"
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3123"
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3124"
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3125"
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3126"
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3127"
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3128"
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3129"
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3130"
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3131"
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3132"
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3133"
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3134"
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3135"
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3136"
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3137"
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3138"
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3139"
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3140"
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3141"
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3142"
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4752" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4790" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3143"
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3144"
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3145"
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3146"
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3147"
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3148"
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3149"
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3150"
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3151"
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3152"
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3153"
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3154"
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3155"
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3156"
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3157"
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3158"
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3159"
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3160"
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3161"
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3162"
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3163"
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3164"
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3165"
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3166"
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3167"
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3168"
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3169"
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3170"
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3171"
	terminal	{ cell: "edb_top_inst/LUT__4696" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3172"
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3173"
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3174"
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3175"
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3176"
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3177"
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3178"
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4705" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3179"
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4705" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3180"
	terminal	{ cell: "edb_top_inst/LUT__4705" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3181"
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3182"
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3183"
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3184"
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3185"
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3186"
	terminal	{ cell: "edb_top_inst/LUT__4711" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3187"
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3188"
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3189"
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3190"
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4775" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3191"
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3192"
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3193"
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3194"
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3195"
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3196"
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4775" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3197"
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3198"
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3199"
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3200"
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3201"
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3202"
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3203"
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3204"
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3205"
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3206"
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3207"
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3208"
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3209"
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3210"
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3211"
	terminal	{ cell: "edb_top_inst/LUT__4736" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3212"
	terminal	{ cell: "edb_top_inst/LUT__4737" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3213"
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3214"
	terminal	{ cell: "edb_top_inst/LUT__4739" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3215"
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3216"
	terminal	{ cell: "edb_top_inst/LUT__4741" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3217"
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3218"
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3219"
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3220"
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3221"
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4747" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3222"
	terminal	{ cell: "edb_top_inst/LUT__4747" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3223"
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3224"
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3225"
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3226"
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3227"
	terminal	{ cell: "edb_top_inst/LUT__4752" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3228"
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3229"
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3230"
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3231"
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3232"
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3233"
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3234"
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3235"
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3236"
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3237"
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3238"
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3239"
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3240"
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3241"
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3242"
	terminal	{ cell: "edb_top_inst/LUT__4775" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3243"
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3244"
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3245"
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3246"
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3247"
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3248"
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3249"
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3250"
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3251"
	terminal	{ cell: "edb_top_inst/LUT__4789" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4790" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3252"
	terminal	{ cell: "edb_top_inst/LUT__4807" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3253"
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3254"
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3255"
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3256"
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3257"
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3258"
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3259"
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3260"
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3261"
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3262"
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3263"
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3264"
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3265"
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3266"
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3267"
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3268"
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3269"
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3270"
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3271"
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3272"
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3273"
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3274"
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3275"
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3276"
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3277"
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3278"
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3279"
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3280"
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3281"
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3282"
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3283"
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3284"
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3285"
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3286"
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3287"
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3288"
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3289"
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3290"
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3291"
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3292"
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3293"
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3294"
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3295"
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3296"
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n2700"
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I1" }
 }
net {
	name: "n4208"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "D" }
 }
net {
	name: "n4209"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n4210"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n4211"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n4212"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n4213"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n4214"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n4215"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n4216"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n4217"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n4218"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n4219"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n4220"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n4221"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n4222"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n4223"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n4224"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n4225"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n4226"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n4227"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "D" }
 }
net {
	name: "n4228"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "D" }
 }
net {
	name: "n4229"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "CI" }
 }
net {
	name: "n4230"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "D" }
 }
net {
	name: "n4231"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "CI" }
 }
net {
	name: "n4232"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "D" }
 }
net {
	name: "n4233"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "CI" }
 }
net {
	name: "n4234"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n4235"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "CI" }
 }
net {
	name: "n4236"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n4237"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n4238"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n4239"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n4240"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n4241"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n4242"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n4243"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n4244"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n4245"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n4246"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n4247"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "n4248"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n4249"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__16094" port: "in[1]" }
 }
net {
	name: "n4250"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n4251"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n4252"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n4253"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n4254"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "n4255"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n4256"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "n4257"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__16093" port: "in[1]" }
 }
net {
	name: "n4258"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "n4259"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__16092" port: "in[1]" }
 }
net {
	name: "n4260"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n4261"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n4262"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "n4263"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n4264"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n4265"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__16091" port: "in[1]" }
 }
net {
	name: "n4266"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "n4267"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "n4268"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n4269"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "n4270"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n4271"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "n4272"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n4273"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n4274"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n4275"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n4276"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n4277"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n4278"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n4279"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n4280"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n4281"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n4282"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n4283"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n4284"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "n4300"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n4301"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n4302"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n4303"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n4304"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n4305"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n4306"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n4307"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n4308"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n4309"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n4310"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n4311"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n4312"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n4313"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n4314"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "n4315"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n4316"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n4317"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n4318"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n4319"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n4320"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n4321"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n4322"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n4323"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n4324"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n4325"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n4326"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i13" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "D" }
 }
net {
	name: "n4327"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "D" }
 }
net {
	name: "n4328"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i13" port: "CI" }
 }
net {
	name: "n4329"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "D" }
 }
net {
	name: "n4330"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i12" port: "CI" }
 }
net {
	name: "n4331"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "D" }
 }
net {
	name: "n4332"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i11" port: "CI" }
 }
net {
	name: "n4333"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "D" }
 }
net {
	name: "n4334"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i10" port: "CI" }
 }
net {
	name: "n4335"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "D" }
 }
net {
	name: "n4336"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i9" port: "CI" }
 }
net {
	name: "n4337"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "D" }
 }
net {
	name: "n4338"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i8" port: "CI" }
 }
net {
	name: "n4339"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "D" }
 }
net {
	name: "n4340"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i7" port: "CI" }
 }
net {
	name: "n4341"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "D" }
 }
net {
	name: "n4342"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i6" port: "CI" }
 }
net {
	name: "n4343"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "D" }
 }
net {
	name: "n4344"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i5" port: "CI" }
 }
net {
	name: "n4345"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "D" }
 }
net {
	name: "n4346"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_47/i4" port: "CI" }
 }
net {
	name: "n4347"
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "O" }
	terminal	{ cell: "LUT__15860" port: "in[1]" }
 }
net {
	name: "n4348"
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "O" }
	terminal	{ cell: "LUT__15859" port: "in[1]" }
 }
net {
	name: "n4349"
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "CI" }
 }
net {
	name: "n4350"
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "O" }
	terminal	{ cell: "LUT__15858" port: "in[1]" }
 }
net {
	name: "n4351"
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "CI" }
 }
net {
	name: "n4352"
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "O" }
	terminal	{ cell: "LUT__15857" port: "in[1]" }
 }
net {
	name: "n4353"
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "CI" }
 }
net {
	name: "n4354"
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "O" }
	terminal	{ cell: "LUT__15856" port: "in[1]" }
 }
net {
	name: "n4355"
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "CI" }
 }
net {
	name: "n4356"
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "O" }
	terminal	{ cell: "LUT__15855" port: "in[1]" }
 }
net {
	name: "n4357"
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "CI" }
 }
net {
	name: "n4358"
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "O" }
	terminal	{ cell: "LUT__15854" port: "in[1]" }
 }
net {
	name: "n4359"
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "CI" }
 }
net {
	name: "n4360"
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "O" }
	terminal	{ cell: "LUT__15853" port: "in[1]" }
 }
net {
	name: "n4361"
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "CI" }
 }
net {
	name: "n4362"
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "O" }
	terminal	{ cell: "LUT__15852" port: "in[1]" }
 }
net {
	name: "n4363"
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "CI" }
 }
net {
	name: "n4364"
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "O" }
	terminal	{ cell: "LUT__15851" port: "in[1]" }
 }
net {
	name: "n4365"
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "CI" }
 }
net {
	name: "n4366"
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "O" }
	terminal	{ cell: "LUT__15850" port: "in[1]" }
 }
net {
	name: "n4367"
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "CI" }
 }
net {
	name: "n4368"
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "O" }
	terminal	{ cell: "LUT__15849" port: "in[1]" }
 }
net {
	name: "n4369"
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "CI" }
 }
net {
	name: "n4370"
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "O" }
	terminal	{ cell: "LUT__15848" port: "in[1]" }
 }
net {
	name: "n4371"
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "CI" }
 }
net {
	name: "n4372"
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "O" }
	terminal	{ cell: "LUT__15847" port: "in[1]" }
 }
net {
	name: "n4373"
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "CI" }
 }
net {
	name: "n4374"
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "O" }
	terminal	{ cell: "LUT__15846" port: "in[1]" }
 }
net {
	name: "n4375"
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "CI" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "out" }
	terminal	{ cell: "LUT__15894" port: "in[1]" }
	terminal	{ cell: "LUT__15897" port: "in[3]" }
	terminal	{ cell: "LUT__15902" port: "in[2]" }
	terminal	{ cell: "LUT__15910" port: "in[2]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__15885" port: "in[1]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "LUT__15626" port: "out" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "D" }
	terminal	{ cell: "rFRST~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
	terminal	{ cell: "rnVRST~FF" port: "D" }
	terminal	{ cell: "rSRST~FF" port: "D" }
 }
net {
	name: "jtag_inst2_TDO"
	terminal	{ cell: "edb_top_inst/LUT__3962" port: "out" }
	terminal	{ cell: "jtag_inst2_TDO" port: "outpad" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n619"
	terminal	{ cell: "LUT__15627" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n621"
	terminal	{ cell: "LUT__15628" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n7"
	terminal	{ cell: "LUT__15629" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n301"
	terminal	{ cell: "LUT__15630" port: "out" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRVd"
	terminal	{ cell: "LUT__15637" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n578"
	terminal	{ cell: "LUT__15641" port: "out" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/qLineCntRst"
	terminal	{ cell: "LUT__15669" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRE"
	terminal	{ cell: "LUT__15692" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n95"
	terminal	{ cell: "LUT__15693" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n599"
	terminal	{ cell: "LUT__15694" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qEmp"
	terminal	{ cell: "LUT__15695" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15631" port: "in[3]" }
	terminal	{ cell: "LUT__15670" port: "in[1]" }
	terminal	{ cell: "LUT__15676" port: "in[0]" }
	terminal	{ cell: "LUT__15684" port: "in[3]" }
	terminal	{ cell: "LUT__15690" port: "in[0]" }
	terminal	{ cell: "LUT__15696" port: "in[1]" }
	terminal	{ cell: "LUT__15697" port: "in[1]" }
	terminal	{ cell: "LUT__15698" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15636" port: "in[1]" }
	terminal	{ cell: "LUT__15670" port: "in[2]" }
	terminal	{ cell: "LUT__15676" port: "in[1]" }
	terminal	{ cell: "LUT__15683" port: "in[0]" }
	terminal	{ cell: "LUT__15690" port: "in[2]" }
	terminal	{ cell: "LUT__15697" port: "in[2]" }
	terminal	{ cell: "LUT__15698" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15636" port: "in[3]" }
	terminal	{ cell: "LUT__15670" port: "in[3]" }
	terminal	{ cell: "LUT__15676" port: "in[2]" }
	terminal	{ cell: "LUT__15677" port: "in[0]" }
	terminal	{ cell: "LUT__15698" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15632" port: "in[1]" }
	terminal	{ cell: "LUT__15671" port: "in[1]" }
	terminal	{ cell: "LUT__15675" port: "in[3]" }
	terminal	{ cell: "LUT__15681" port: "in[0]" }
	terminal	{ cell: "LUT__15687" port: "in[0]" }
	terminal	{ cell: "LUT__15699" port: "in[1]" }
	terminal	{ cell: "LUT__15700" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15632" port: "in[3]" }
	terminal	{ cell: "LUT__15671" port: "in[2]" }
	terminal	{ cell: "LUT__15674" port: "in[0]" }
	terminal	{ cell: "LUT__15681" port: "in[1]" }
	terminal	{ cell: "LUT__15700" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15633" port: "in[1]" }
	terminal	{ cell: "LUT__15673" port: "in[3]" }
	terminal	{ cell: "LUT__15681" port: "in[2]" }
	terminal	{ cell: "LUT__15687" port: "in[2]" }
	terminal	{ cell: "LUT__15701" port: "in[1]" }
	terminal	{ cell: "LUT__15702" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15633" port: "in[3]" }
	terminal	{ cell: "LUT__15672" port: "in[0]" }
	terminal	{ cell: "LUT__15681" port: "in[3]" }
	terminal	{ cell: "LUT__15703" port: "in[1]" }
	terminal	{ cell: "LUT__15704" port: "in[1]" }
	terminal	{ cell: "LUT__15705" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15634" port: "in[1]" }
	terminal	{ cell: "LUT__15679" port: "in[0]" }
	terminal	{ cell: "LUT__15680" port: "in[0]" }
	terminal	{ cell: "LUT__15704" port: "in[2]" }
	terminal	{ cell: "LUT__15705" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15634" port: "in[3]" }
	terminal	{ cell: "LUT__15679" port: "in[1]" }
	terminal	{ cell: "LUT__15680" port: "in[2]" }
	terminal	{ cell: "LUT__15705" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n297"
	terminal	{ cell: "LUT__15696" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n302"
	terminal	{ cell: "LUT__15697" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n307"
	terminal	{ cell: "LUT__15698" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n312"
	terminal	{ cell: "LUT__15699" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n317"
	terminal	{ cell: "LUT__15700" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n322"
	terminal	{ cell: "LUT__15701" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n327"
	terminal	{ cell: "LUT__15703" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n332"
	terminal	{ cell: "LUT__15704" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n337"
	terminal	{ cell: "LUT__15705" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n247"
	terminal	{ cell: "LUT__15706" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n252"
	terminal	{ cell: "LUT__15707" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n257"
	terminal	{ cell: "LUT__15708" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n262"
	terminal	{ cell: "LUT__15710" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n267"
	terminal	{ cell: "LUT__15711" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n272"
	terminal	{ cell: "LUT__15712" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n277"
	terminal	{ cell: "LUT__15714" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n282"
	terminal	{ cell: "LUT__15715" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n287"
	terminal	{ cell: "LUT__15716" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/qRE"
	terminal	{ cell: "LUT__15738" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n297"
	terminal	{ cell: "LUT__15739" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n302"
	terminal	{ cell: "LUT__15740" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n307"
	terminal	{ cell: "LUT__15741" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n312"
	terminal	{ cell: "LUT__15742" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n317"
	terminal	{ cell: "LUT__15743" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n322"
	terminal	{ cell: "LUT__15744" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n327"
	terminal	{ cell: "LUT__15745" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n332"
	terminal	{ cell: "LUT__15746" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/n337"
	terminal	{ cell: "LUT__15747" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[9]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[13]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[14]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[15]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_61/n5"
	terminal	{ cell: "LUT__15748" port: "out" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_58/n5"
	terminal	{ cell: "LUT__15749" port: "out" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15768" port: "in[2]" }
	terminal	{ cell: "LUT__15769" port: "in[1]" }
	terminal	{ cell: "LUT__15779" port: "in[1]" }
	terminal	{ cell: "LUT__15786" port: "in[0]" }
	terminal	{ cell: "LUT__15796" port: "in[0]" }
	terminal	{ cell: "LUT__15797" port: "in[0]" }
	terminal	{ cell: "LUT__15798" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__15778" port: "out" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRVd"
	terminal	{ cell: "LUT__15784" port: "out" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qEmp"
	terminal	{ cell: "LUT__15793" port: "out" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15767" port: "in[0]" }
	terminal	{ cell: "LUT__15770" port: "in[1]" }
	terminal	{ cell: "LUT__15781" port: "in[1]" }
	terminal	{ cell: "LUT__15786" port: "in[1]" }
	terminal	{ cell: "LUT__15796" port: "in[1]" }
	terminal	{ cell: "LUT__15797" port: "in[1]" }
	terminal	{ cell: "LUT__15798" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15763" port: "in[2]" }
	terminal	{ cell: "LUT__15766" port: "in[3]" }
	terminal	{ cell: "LUT__15770" port: "in[0]" }
	terminal	{ cell: "LUT__15772" port: "in[2]" }
	terminal	{ cell: "LUT__15783" port: "in[1]" }
	terminal	{ cell: "LUT__15786" port: "in[2]" }
	terminal	{ cell: "LUT__15797" port: "in[2]" }
	terminal	{ cell: "LUT__15798" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15757" port: "in[0]" }
	terminal	{ cell: "LUT__15774" port: "in[0]" }
	terminal	{ cell: "LUT__15775" port: "in[2]" }
	terminal	{ cell: "LUT__15780" port: "in[1]" }
	terminal	{ cell: "LUT__15786" port: "in[3]" }
	terminal	{ cell: "LUT__15798" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15755" port: "in[0]" }
	terminal	{ cell: "LUT__15760" port: "in[0]" }
	terminal	{ cell: "LUT__15784" port: "in[1]" }
	terminal	{ cell: "LUT__15785" port: "in[0]" }
	terminal	{ cell: "LUT__15790" port: "in[1]" }
	terminal	{ cell: "LUT__15799" port: "in[1]" }
	terminal	{ cell: "LUT__15800" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15753" port: "in[0]" }
	terminal	{ cell: "LUT__15755" port: "in[1]" }
	terminal	{ cell: "LUT__15758" port: "in[0]" }
	terminal	{ cell: "LUT__15761" port: "in[1]" }
	terminal	{ cell: "LUT__15780" port: "in[3]" }
	terminal	{ cell: "LUT__15785" port: "in[1]" }
	terminal	{ cell: "LUT__15790" port: "in[2]" }
	terminal	{ cell: "LUT__15800" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15756" port: "in[0]" }
	terminal	{ cell: "LUT__15781" port: "in[3]" }
	terminal	{ cell: "LUT__15788" port: "in[2]" }
	terminal	{ cell: "LUT__15801" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15754" port: "in[1]" }
	terminal	{ cell: "LUT__15762" port: "in[2]" }
	terminal	{ cell: "LUT__15773" port: "in[2]" }
	terminal	{ cell: "LUT__15779" port: "in[3]" }
	terminal	{ cell: "LUT__15789" port: "in[3]" }
	terminal	{ cell: "LUT__15802" port: "in[1]" }
	terminal	{ cell: "LUT__15803" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15750" port: "in[0]" }
	terminal	{ cell: "LUT__15783" port: "in[3]" }
	terminal	{ cell: "LUT__15803" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15795" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n464"
	terminal	{ cell: "LUT__15796" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n469"
	terminal	{ cell: "LUT__15797" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n474"
	terminal	{ cell: "LUT__15798" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n479"
	terminal	{ cell: "LUT__15799" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n484"
	terminal	{ cell: "LUT__15800" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n489"
	terminal	{ cell: "LUT__15801" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n494"
	terminal	{ cell: "LUT__15802" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n499"
	terminal	{ cell: "LUT__15803" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n418"
	terminal	{ cell: "LUT__15804" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n423"
	terminal	{ cell: "LUT__15805" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n428"
	terminal	{ cell: "LUT__15806" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n433"
	terminal	{ cell: "LUT__15808" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n438"
	terminal	{ cell: "LUT__15809" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n443"
	terminal	{ cell: "LUT__15811" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n448"
	terminal	{ cell: "LUT__15812" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n453"
	terminal	{ cell: "LUT__15813" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__15821" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__15830" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/qRVD"
	terminal	{ cell: "LUT__15836" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/equal_75/n17"
	terminal	{ cell: "LUT__15820" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15821" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n436"
	terminal	{ cell: "LUT__15837" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n441"
	terminal	{ cell: "LUT__15838" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n446"
	terminal	{ cell: "LUT__15839" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n451"
	terminal	{ cell: "LUT__15841" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n456"
	terminal	{ cell: "LUT__15842" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n461"
	terminal	{ cell: "LUT__15843" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n466"
	terminal	{ cell: "LUT__15844" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n471"
	terminal	{ cell: "LUT__15845" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n300"
	terminal	{ cell: "LUT__15846" port: "out" }
	terminal	{ cell: "la0_probe6[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n299"
	terminal	{ cell: "LUT__15847" port: "out" }
	terminal	{ cell: "la0_probe6[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n298"
	terminal	{ cell: "LUT__15848" port: "out" }
	terminal	{ cell: "la0_probe6[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n297"
	terminal	{ cell: "LUT__15849" port: "out" }
	terminal	{ cell: "la0_probe6[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n296"
	terminal	{ cell: "LUT__15850" port: "out" }
	terminal	{ cell: "la0_probe6[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n295"
	terminal	{ cell: "LUT__15851" port: "out" }
	terminal	{ cell: "la0_probe6[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n294"
	terminal	{ cell: "LUT__15852" port: "out" }
	terminal	{ cell: "la0_probe6[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n293"
	terminal	{ cell: "LUT__15853" port: "out" }
	terminal	{ cell: "la0_probe6[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n292"
	terminal	{ cell: "LUT__15854" port: "out" }
	terminal	{ cell: "la0_probe6[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n291"
	terminal	{ cell: "LUT__15855" port: "out" }
	terminal	{ cell: "la0_probe6[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n290"
	terminal	{ cell: "LUT__15856" port: "out" }
	terminal	{ cell: "la0_probe6[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n289"
	terminal	{ cell: "LUT__15857" port: "out" }
	terminal	{ cell: "la0_probe6[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n288"
	terminal	{ cell: "LUT__15858" port: "out" }
	terminal	{ cell: "la0_probe6[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n287"
	terminal	{ cell: "LUT__15859" port: "out" }
	terminal	{ cell: "la0_probe6[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n286"
	terminal	{ cell: "LUT__15860" port: "out" }
	terminal	{ cell: "la0_probe6[15]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__15861" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15861" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_18/n21"
	terminal	{ cell: "LUT__15865" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__15870" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__15877" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
 }
net {
	name: "~ceg_net510"
	terminal	{ cell: "LUT__15875" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__15882" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__15878" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__15879" port: "in[1]" }
	terminal	{ cell: "LUT__15883" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1235"
	terminal	{ cell: "LUT__15879" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net477"
	terminal	{ cell: "LUT__15880" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__15882" port: "in[2]" }
 }
net {
	name: "ceg_net42"
	terminal	{ cell: "LUT__15881" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1377"
	terminal	{ cell: "LUT__15882" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__16070" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__15883" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "SR" }
	terminal	{ cell: "oAdv7511De~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "LUT__16088" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__15889" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__15890" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1421"
	terminal	{ cell: "LUT__15892" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__15911" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net1389"
	terminal	{ cell: "LUT__15916" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__15920" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net567"
	terminal	{ cell: "LUT__15914" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__15916" port: "in[0]" }
	terminal	{ cell: "LUT__16023" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__15921" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1460"
	terminal	{ cell: "LUT__15924" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__15932" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1523"
	terminal	{ cell: "LUT__15935" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__15946" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1415"
	terminal	{ cell: "LUT__15948" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__15949" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__15952" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net617"
	terminal	{ cell: "LUT__15953" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__15884" port: "in[0]" }
	terminal	{ cell: "LUT__15897" port: "in[1]" }
	terminal	{ cell: "LUT__15912" port: "in[3]" }
	terminal	{ cell: "LUT__15920" port: "in[3]" }
	terminal	{ cell: "LUT__15949" port: "in[3]" }
	terminal	{ cell: "LUT__15964" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__15954" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__15955" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__15957" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__15959" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__15960" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__15962" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__15964" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__15979" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__15981" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "D" }
	terminal	{ cell: "LUT__15888" port: "in[2]" }
	terminal	{ cell: "LUT__15890" port: "in[2]" }
	terminal	{ cell: "LUT__15892" port: "in[2]" }
	terminal	{ cell: "LUT__15909" port: "in[1]" }
	terminal	{ cell: "LUT__15911" port: "in[2]" }
	terminal	{ cell: "LUT__15913" port: "in[0]" }
	terminal	{ cell: "LUT__15915" port: "in[0]" }
	terminal	{ cell: "LUT__15918" port: "in[3]" }
	terminal	{ cell: "LUT__15921" port: "in[0]" }
	terminal	{ cell: "LUT__15923" port: "in[1]" }
	terminal	{ cell: "LUT__15925" port: "in[2]" }
	terminal	{ cell: "LUT__15927" port: "in[1]" }
	terminal	{ cell: "LUT__15930" port: "in[1]" }
	terminal	{ cell: "LUT__15933" port: "in[1]" }
	terminal	{ cell: "LUT__15937" port: "in[0]" }
	terminal	{ cell: "LUT__15952" port: "in[2]" }
	terminal	{ cell: "LUT__15979" port: "in[2]" }
	terminal	{ cell: "LUT__15981" port: "in[2]" }
	terminal	{ cell: "LUT__15982" port: "in[0]" }
	terminal	{ cell: "LUT__15983" port: "in[0]" }
	terminal	{ cell: "LUT__15984" port: "in[0]" }
	terminal	{ cell: "LUT__15985" port: "in[0]" }
	terminal	{ cell: "LUT__15986" port: "in[0]" }
	terminal	{ cell: "LUT__15987" port: "in[0]" }
	terminal	{ cell: "LUT__15988" port: "in[0]" }
	terminal	{ cell: "LUT__16022" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__15982" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__15983" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__15984" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__15985" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__15986" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__15987" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__15988" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__15994" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__15997" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__16000" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__16003" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__16006" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__16009" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__16012" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__16022" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net1531"
	terminal	{ cell: "LUT__16023" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__16026" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__16029" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "n10122"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CI" }
 }
net {
	name: "n10121"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n10120"
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__16035" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n253"
	terminal	{ cell: "LUT__16036" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net941"
	terminal	{ cell: "LUT__16037" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n252"
	terminal	{ cell: "LUT__16038" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__16039" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__16041" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__16043" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__16044" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__16046" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__16048" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__16049" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__16051" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__16052" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__16053" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__16054" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__16056" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__16057" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__16058" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__16060" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__16061" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__16062" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__16064" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__16065" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__16066" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__16068" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__16069" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__16070" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__16071" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__16072" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__16073" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__16074" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__16075" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__16076" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__16077" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__16079" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__16083" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__16088" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__16087" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__16088" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__16089" port: "out" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__16090" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__16091" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__16092" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__16093" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__16094" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__16097" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__16098" port: "out" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "LUT__16099" port: "out" }
	terminal	{ cell: "oAdv7511De~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__16114" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__16143" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n477"
	terminal	{ cell: "LUT__16144" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n482"
	terminal	{ cell: "LUT__16145" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n487"
	terminal	{ cell: "LUT__16146" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n492"
	terminal	{ cell: "LUT__16148" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n497"
	terminal	{ cell: "LUT__16149" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n502"
	terminal	{ cell: "LUT__16150" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n507"
	terminal	{ cell: "LUT__16151" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n512"
	terminal	{ cell: "LUT__16152" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n517"
	terminal	{ cell: "LUT__16154" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n522"
	terminal	{ cell: "LUT__16155" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n527"
	terminal	{ cell: "LUT__16156" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n532"
	terminal	{ cell: "LUT__16157" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__16158" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_12/n25"
	terminal	{ cell: "LUT__16163" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__16164" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/n50"
	terminal	{ cell: "LUT__16165" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__16166" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/n50"
	terminal	{ cell: "LUT__16167" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1340"
	terminal	{ cell: "edb_top_inst/LUT__3963" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/bscan_TCK_buffered"
	type: GLOBAL_CLOCK
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CLK" }
 }
net {
	name: "edb_top_inst/ceg_net5"
	terminal	{ cell: "edb_top_inst/LUT__3974" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3938" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4093" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1312"
	terminal	{ cell: "edb_top_inst/LUT__3975" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n1341"
	terminal	{ cell: "edb_top_inst/LUT__3976" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1342"
	terminal	{ cell: "edb_top_inst/LUT__3977" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3937" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4097" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[0]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1396"
	terminal	{ cell: "edb_top_inst/LUT__3979" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[42]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3977" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4153" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1913"
	terminal	{ cell: "edb_top_inst/LUT__3980" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3935" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4091" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n1965"
	terminal	{ cell: "edb_top_inst/LUT__3982" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__3988" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/addr_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__4018" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3945" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3967" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4016" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/op_reg_en"
	terminal	{ cell: "edb_top_inst/LUT__4017" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__4018" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4030" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4345" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4347" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4358" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4364" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4374" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4377" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n2189"
	terminal	{ cell: "edb_top_inst/LUT__4034" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net26"
	terminal	{ cell: "edb_top_inst/LUT__4037" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__4038" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/word_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__4040" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n2466"
	terminal	{ cell: "edb_top_inst/LUT__4052" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net14"
	terminal	{ cell: "edb_top_inst/LUT__4054" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__4055" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "D" }
 }
net {
	name: "la0_probe1"
	terminal	{ cell: "LUT__16168" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n5294"
	terminal	{ cell: "edb_top_inst/LUT__4058" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n5492"
	terminal	{ cell: "edb_top_inst/LUT__4060" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7892"
	terminal	{ cell: "edb_top_inst/LUT__4063" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7907"
	terminal	{ cell: "edb_top_inst/LUT__4064" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8105"
	terminal	{ cell: "edb_top_inst/LUT__4065" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8741"
	terminal	{ cell: "edb_top_inst/LUT__4067" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n9645"
	terminal	{ cell: "edb_top_inst/LUT__4069" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n9843"
	terminal	{ cell: "edb_top_inst/LUT__4070" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n10527"
	terminal	{ cell: "edb_top_inst/LUT__4072" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n10542"
	terminal	{ cell: "edb_top_inst/LUT__4073" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n10740"
	terminal	{ cell: "edb_top_inst/LUT__4074" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n11368"
	terminal	{ cell: "edb_top_inst/LUT__4075" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12201"
	terminal	{ cell: "edb_top_inst/LUT__4077" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3936" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3969" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3978" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3980" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3981" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4101" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/regsel_ld_en"
	terminal	{ cell: "edb_top_inst/LUT__3967" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__3968" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3982" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[43]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4155" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3938" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4095" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3937" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3981" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4099" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[1]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[2]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[3]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[4]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[5]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[6]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[7]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[8]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[9]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[10]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[11]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[12]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[13]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[14]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[15]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[16]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[17]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[18]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[19]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[20]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[21]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[22]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[23]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[24]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[25]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[26]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[27]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[28]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[29]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4038" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[30]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4131" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[31]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4132" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[32]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4134" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[33]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4136" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[34]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4138" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[35]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4140" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[36]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4142" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[37]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4144" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[38]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4146" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[39]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4148" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[40]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3963" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4150" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[41]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3976" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4151" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[44]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4157" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3988" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4078" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4079" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4080" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4081" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4082" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3930" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4083" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3930" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3932" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4084" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3932" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4085" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3933" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4086" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3933" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4087" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3931" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4088" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3936" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4089" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3935" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4090" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__4078" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__4079" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__4080" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__4081" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__4082" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__4083" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__4084" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__4085" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__4086" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__4087" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__4088" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__4089" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__4090" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__4091" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__4093" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[16]"
	terminal	{ cell: "edb_top_inst/LUT__4095" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[17]"
	terminal	{ cell: "edb_top_inst/LUT__4097" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[18]"
	terminal	{ cell: "edb_top_inst/LUT__4099" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[19]"
	terminal	{ cell: "edb_top_inst/LUT__4101" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[20]"
	terminal	{ cell: "edb_top_inst/LUT__4103" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[21]"
	terminal	{ cell: "edb_top_inst/LUT__4105" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[22]"
	terminal	{ cell: "edb_top_inst/LUT__4107" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[23]"
	terminal	{ cell: "edb_top_inst/LUT__4109" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[24]"
	terminal	{ cell: "edb_top_inst/LUT__4111" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[25]"
	terminal	{ cell: "edb_top_inst/LUT__4113" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[26]"
	terminal	{ cell: "edb_top_inst/LUT__4115" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3945" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3967" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4016" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3948" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3964" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4016" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3948" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3967" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4016" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/n2188"
	terminal	{ cell: "edb_top_inst/LUT__4126" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2187"
	terminal	{ cell: "edb_top_inst/LUT__4127" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2186"
	terminal	{ cell: "edb_top_inst/LUT__4128" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2185"
	terminal	{ cell: "edb_top_inst/LUT__4129" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2184"
	terminal	{ cell: "edb_top_inst/LUT__4130" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__4131" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__4132" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__4134" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__4136" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__4138" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__4140" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__4142" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__4144" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__4146" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__4148" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__4150" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__4151" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__4153" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__4155" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__4157" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2465"
	terminal	{ cell: "edb_top_inst/LUT__4162" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2464"
	terminal	{ cell: "edb_top_inst/LUT__4172" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2463"
	terminal	{ cell: "edb_top_inst/LUT__4175" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2462"
	terminal	{ cell: "edb_top_inst/LUT__4179" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2461"
	terminal	{ cell: "edb_top_inst/LUT__4182" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2460"
	terminal	{ cell: "edb_top_inst/LUT__4185" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2459"
	terminal	{ cell: "edb_top_inst/LUT__4188" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2458"
	terminal	{ cell: "edb_top_inst/LUT__4191" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2457"
	terminal	{ cell: "edb_top_inst/LUT__4194" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2456"
	terminal	{ cell: "edb_top_inst/LUT__4197" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2455"
	terminal	{ cell: "edb_top_inst/LUT__4200" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2454"
	terminal	{ cell: "edb_top_inst/LUT__4203" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2453"
	terminal	{ cell: "edb_top_inst/LUT__4206" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2452"
	terminal	{ cell: "edb_top_inst/LUT__4209" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2451"
	terminal	{ cell: "edb_top_inst/LUT__4212" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2450"
	terminal	{ cell: "edb_top_inst/LUT__4216" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2449"
	terminal	{ cell: "edb_top_inst/LUT__4219" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2448"
	terminal	{ cell: "edb_top_inst/LUT__4222" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2447"
	terminal	{ cell: "edb_top_inst/LUT__4225" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2446"
	terminal	{ cell: "edb_top_inst/LUT__4228" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2445"
	terminal	{ cell: "edb_top_inst/LUT__4231" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2444"
	terminal	{ cell: "edb_top_inst/LUT__4234" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2443"
	terminal	{ cell: "edb_top_inst/LUT__4237" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2442"
	terminal	{ cell: "edb_top_inst/LUT__4240" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2441"
	terminal	{ cell: "edb_top_inst/LUT__4243" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2440"
	terminal	{ cell: "edb_top_inst/LUT__4246" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2439"
	terminal	{ cell: "edb_top_inst/LUT__4249" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2438"
	terminal	{ cell: "edb_top_inst/LUT__4252" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2437"
	terminal	{ cell: "edb_top_inst/LUT__4255" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2436"
	terminal	{ cell: "edb_top_inst/LUT__4258" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2435"
	terminal	{ cell: "edb_top_inst/LUT__4261" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2434"
	terminal	{ cell: "edb_top_inst/LUT__4264" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2433"
	terminal	{ cell: "edb_top_inst/LUT__4267" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2432"
	terminal	{ cell: "edb_top_inst/LUT__4270" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2431"
	terminal	{ cell: "edb_top_inst/LUT__4273" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2430"
	terminal	{ cell: "edb_top_inst/LUT__4276" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2429"
	terminal	{ cell: "edb_top_inst/LUT__4279" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2428"
	terminal	{ cell: "edb_top_inst/LUT__4282" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2427"
	terminal	{ cell: "edb_top_inst/LUT__4285" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2426"
	terminal	{ cell: "edb_top_inst/LUT__4288" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2425"
	terminal	{ cell: "edb_top_inst/LUT__4291" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2424"
	terminal	{ cell: "edb_top_inst/LUT__4294" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2423"
	terminal	{ cell: "edb_top_inst/LUT__4296" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2422"
	terminal	{ cell: "edb_top_inst/LUT__4298" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2421"
	terminal	{ cell: "edb_top_inst/LUT__4301" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2420"
	terminal	{ cell: "edb_top_inst/LUT__4303" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2419"
	terminal	{ cell: "edb_top_inst/LUT__4305" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2418"
	terminal	{ cell: "edb_top_inst/LUT__4307" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2417"
	terminal	{ cell: "edb_top_inst/LUT__4308" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2416"
	terminal	{ cell: "edb_top_inst/LUT__4310" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2415"
	terminal	{ cell: "edb_top_inst/LUT__4312" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2414"
	terminal	{ cell: "edb_top_inst/LUT__4314" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2413"
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2412"
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2411"
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2410"
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2409"
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2408"
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2407"
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2406"
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2405"
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2404"
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2403"
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[3]"
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n150"
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net221"
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n149"
	terminal	{ cell: "edb_top_inst/LUT__4345" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n148"
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n147"
	terminal	{ cell: "edb_top_inst/LUT__4347" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n146"
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n145"
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n144"
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n143"
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n142"
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n141"
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n140"
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n139"
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n138"
	terminal	{ cell: "edb_top_inst/LUT__4358" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n137"
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n136"
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n135"
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n134"
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n133"
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n132"
	terminal	{ cell: "edb_top_inst/LUT__4364" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n131"
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n130"
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n129"
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n128"
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n127"
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n126"
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n125"
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n124"
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n123"
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n122"
	terminal	{ cell: "edb_top_inst/LUT__4374" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n121"
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n120"
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n119"
	terminal	{ cell: "edb_top_inst/LUT__4377" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2766"
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4380" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n3599"
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4390" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4391" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4391" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n4432"
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n5279"
	terminal	{ cell: "edb_top_inst/LUT__4405" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n10"
	terminal	{ cell: "edb_top_inst/LUT__4407" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/equal_9/n3"
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n9"
	terminal	{ cell: "edb_top_inst/LUT__4416" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n6114"
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4418" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4421" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4421" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n6947"
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n72"
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n73"
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/equal_9/n31"
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n82"
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n71"
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n70"
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n69"
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n68"
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n67"
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n66"
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n65"
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n64"
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n63"
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n62"
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n61"
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n60"
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n59"
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n58"
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n57"
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n32"
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n31"
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n30"
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n29"
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n28"
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n27"
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n25"
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n24"
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4514" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4514" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4518" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n9630"
	terminal	{ cell: "edb_top_inst/LUT__4519" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__4520" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4521" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__4545" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__4547" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__4551" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/trigger_tu/n89"
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n382"
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1315"
	terminal	{ cell: "edb_top_inst/LUT__4757" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net351"
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1300"
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n17781"
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net348"
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[13]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[14]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[27]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[28]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[29]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[30]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[31]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[32]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[33]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[34]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[35]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[36]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[37]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[38]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[39]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[40]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[41]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[42]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data"
	terminal	{ cell: "edb_top_inst/LUT__4790" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4792" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_rstn"
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__4792" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n2055"
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__4789" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n899"
	terminal	{ cell: "edb_top_inst/LUT__4792" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_push"
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__4789" port: "in[1]" }
 }
net {
	name: "edb_top_inst/ceg_net355"
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/n1029"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1027"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1025"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1023"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1021"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1019"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1017"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1015"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1013"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1011"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1010"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n675"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1008"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1006"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1004"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1002"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1000"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n998"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n996"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n994"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n991"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n988"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n677"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n985"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n983"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n981"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n979"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n977"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n975"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n973"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n971"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n969"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n967"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n871"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n920"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n918"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n916"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n914"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n912"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n910"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n908"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n906"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n904"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n902"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n901"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n679"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n941"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n939"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n937"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n935"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n933"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n931"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n929"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n927"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n925"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n923"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n922"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3931" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3970" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3978" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3980" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3981" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4059" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4103" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3940" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3968" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3981" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4105" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3943" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3964" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4107" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3943" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3964" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4109" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3941" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3964" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4111" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3941" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3971" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4061" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4068" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4071" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4113" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3942" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3971" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4061" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4068" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4071" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4115" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3942" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3971" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4061" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4068" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4071" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3940" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3972" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4056" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4066" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4076" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3946" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3972" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4056" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4066" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4076" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3947" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__3972" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4056" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4066" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4076" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3947" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3972" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4056" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4066" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4076" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n266"
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "out" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n95"
	terminal	{ cell: "edb_top_inst/LUT__4877" port: "out" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__3946" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__3966" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4021" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n903"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n905"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n907"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n909"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n911"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n913"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n915"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n917"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n919"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n921"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n924"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n926"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n928"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n930"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n932"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n934"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n936"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n938"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n940"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n942"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n970"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n972"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n974"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n976"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n978"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n980"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n982"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n984"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n986"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n992"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n995"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n997"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n999"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1001"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1003"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1005"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1007"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1009"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1012"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1014"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1016"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1018"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1020"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1022"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1024"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1026"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1028"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1030"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1033"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1035"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1037"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1050"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "CI" }
 }
net {
	name: "edb_top_inst/n1052"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CI" }
 }
net {
	name: "edb_top_inst/n1054"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CI" }
 }
net {
	name: "edb_top_inst/n1056"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CI" }
 }
net {
	name: "edb_top_inst/n1058"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CI" }
 }
net {
	name: "edb_top_inst/n1060"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CI" }
 }
net {
	name: "edb_top_inst/n1062"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CI" }
 }
net {
	name: "edb_top_inst/n1064"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CI" }
 }
net {
	name: "edb_top_inst/n1066"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CI" }
 }
net {
	name: "edb_top_inst/n1068"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CI" }
 }
net {
	name: "edb_top_inst/n1070"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CI" }
 }
net {
	name: "edb_top_inst/n1072"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CI" }
 }
net {
	name: "edb_top_inst/n1074"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CI" }
 }
net {
	name: "edb_top_inst/n1076"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n1078"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1080"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1082"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1084"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1086"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1088"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1090"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1092"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1094"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1096"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1098"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1111"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1113"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1115"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1117"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1119"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1121"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1126"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1128"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1130"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1213"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n725"
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]"
	terminal	{ cell: "edb_top_inst/LUT__4883" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]"
	terminal	{ cell: "edb_top_inst/LUT__4884" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]"
	terminal	{ cell: "edb_top_inst/LUT__4888" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]"
	terminal	{ cell: "edb_top_inst/LUT__4889" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]"
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]"
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]"
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]"
	terminal	{ cell: "edb_top_inst/LUT__4893" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]"
	terminal	{ cell: "edb_top_inst/LUT__4894" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]"
	terminal	{ cell: "edb_top_inst/LUT__4895" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]"
	terminal	{ cell: "edb_top_inst/LUT__4896" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]"
	terminal	{ cell: "edb_top_inst/LUT__4897" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]"
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]"
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]"
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]"
	terminal	{ cell: "edb_top_inst/LUT__4901" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]"
	terminal	{ cell: "edb_top_inst/LUT__4902" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]"
	terminal	{ cell: "edb_top_inst/LUT__4903" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]"
	terminal	{ cell: "edb_top_inst/LUT__4904" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]"
	terminal	{ cell: "edb_top_inst/LUT__4905" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]"
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]"
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]"
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]"
	terminal	{ cell: "edb_top_inst/LUT__4909" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]"
	terminal	{ cell: "edb_top_inst/LUT__4910" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]"
	terminal	{ cell: "edb_top_inst/LUT__4911" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]"
	terminal	{ cell: "edb_top_inst/LUT__4912" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]"
	terminal	{ cell: "edb_top_inst/LUT__4913" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]"
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]"
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]"
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]"
	terminal	{ cell: "edb_top_inst/LUT__4917" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]"
	terminal	{ cell: "edb_top_inst/LUT__4918" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]"
	terminal	{ cell: "edb_top_inst/LUT__4919" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]"
	terminal	{ cell: "edb_top_inst/LUT__4920" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]"
	terminal	{ cell: "edb_top_inst/LUT__4921" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]"
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]"
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]"
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]"
	terminal	{ cell: "edb_top_inst/LUT__4925" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[40]"
	terminal	{ cell: "edb_top_inst/LUT__4926" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[41]"
	terminal	{ cell: "edb_top_inst/LUT__4927" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/n2719"
	terminal	{ cell: "edb_top_inst/LUT__3930" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__3934" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n67"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__3988" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1097"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4078" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1095"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4079" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1093"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4080" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1091"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4081" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1089"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4082" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1087"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4083" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1085"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4084" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1083"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4085" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1081"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4086" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1079"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4087" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1077"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4088" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1075"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4089" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1073"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4090" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1071"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4091" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1069"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4092" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1067"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4094" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1212"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4094" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1065"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4096" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1129"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4096" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1063"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4098" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1127"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4098" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1061"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4100" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1125"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4100" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1059"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4102" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1120"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4102" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1057"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4104" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1118"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4104" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1055"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4106" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1116"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4106" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1053"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4108" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1114"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4108" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1051"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4110" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1112"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4110" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1049"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4112" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1110"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4112" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1047"
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4114" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1108"
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4114" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n69"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4126" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n1036"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4127" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n1034"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4128" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n1032"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4129" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n1031"
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4130" port: "in[3]" }
 }
net {
	name: "n9668"
	terminal	{ cell: "LUT__16161" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__16163" port: "in[1]" }
 }
net {
	name: "n9728"
	terminal	{ cell: "LUT__16082" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__16083" port: "in[1]" }
 }
net {
	name: "n9807"
	terminal	{ cell: "LUT__15631" port: "out" }
	terminal	{ cell: "LUT__15635" port: "in[0]" }
 }
net {
	name: "n9808"
	terminal	{ cell: "LUT__15632" port: "out" }
	terminal	{ cell: "LUT__15635" port: "in[1]" }
 }
net {
	name: "n9809"
	terminal	{ cell: "LUT__15633" port: "out" }
	terminal	{ cell: "LUT__15635" port: "in[2]" }
 }
net {
	name: "n9810"
	terminal	{ cell: "LUT__15634" port: "out" }
	terminal	{ cell: "LUT__15635" port: "in[3]" }
 }
net {
	name: "n9811"
	terminal	{ cell: "LUT__15635" port: "out" }
	terminal	{ cell: "LUT__15637" port: "in[0]" }
 }
net {
	name: "n9812"
	terminal	{ cell: "LUT__15636" port: "out" }
	terminal	{ cell: "LUT__15637" port: "in[1]" }
 }
net {
	name: "n9813"
	terminal	{ cell: "LUT__15638" port: "out" }
	terminal	{ cell: "LUT__15641" port: "in[1]" }
	terminal	{ cell: "LUT__15693" port: "in[1]" }
 }
net {
	name: "n9814"
	terminal	{ cell: "LUT__15639" port: "out" }
	terminal	{ cell: "LUT__15640" port: "in[0]" }
 }
net {
	name: "n9815"
	terminal	{ cell: "LUT__15640" port: "out" }
	terminal	{ cell: "LUT__15641" port: "in[0]" }
	terminal	{ cell: "LUT__15693" port: "in[2]" }
 }
net {
	name: "n9816"
	terminal	{ cell: "LUT__15642" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[0]" }
 }
net {
	name: "n9817"
	terminal	{ cell: "LUT__15643" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[1]" }
 }
net {
	name: "n9818"
	terminal	{ cell: "LUT__15644" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[2]" }
	terminal	{ cell: "LUT__15650" port: "in[2]" }
	terminal	{ cell: "LUT__15652" port: "in[2]" }
	terminal	{ cell: "LUT__15658" port: "in[3]" }
	terminal	{ cell: "LUT__15664" port: "in[0]" }
	terminal	{ cell: "LUT__15665" port: "in[2]" }
 }
net {
	name: "n9819"
	terminal	{ cell: "LUT__15645" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[3]" }
 }
net {
	name: "n9820"
	terminal	{ cell: "LUT__15646" port: "out" }
	terminal	{ cell: "LUT__15655" port: "in[2]" }
 }
net {
	name: "n9821"
	terminal	{ cell: "LUT__15647" port: "out" }
	terminal	{ cell: "LUT__15650" port: "in[0]" }
 }
net {
	name: "n9822"
	terminal	{ cell: "LUT__15648" port: "out" }
	terminal	{ cell: "LUT__15650" port: "in[1]" }
 }
net {
	name: "n9823"
	terminal	{ cell: "LUT__15649" port: "out" }
	terminal	{ cell: "LUT__15650" port: "in[3]" }
	terminal	{ cell: "LUT__15665" port: "in[3]" }
 }
net {
	name: "n9824"
	terminal	{ cell: "LUT__15650" port: "out" }
	terminal	{ cell: "LUT__15655" port: "in[1]" }
 }
net {
	name: "n9825"
	terminal	{ cell: "LUT__15651" port: "out" }
	terminal	{ cell: "LUT__15652" port: "in[1]" }
 }
net {
	name: "n9826"
	terminal	{ cell: "LUT__15652" port: "out" }
	terminal	{ cell: "LUT__15655" port: "in[0]" }
 }
net {
	name: "n9827"
	terminal	{ cell: "LUT__15653" port: "out" }
	terminal	{ cell: "LUT__15654" port: "in[0]" }
 }
net {
	name: "n9828"
	terminal	{ cell: "LUT__15654" port: "out" }
	terminal	{ cell: "LUT__15655" port: "in[3]" }
 }
net {
	name: "n9829"
	terminal	{ cell: "LUT__15655" port: "out" }
	terminal	{ cell: "LUT__15668" port: "in[1]" }
 }
net {
	name: "n9830"
	terminal	{ cell: "LUT__15656" port: "out" }
	terminal	{ cell: "LUT__15658" port: "in[1]" }
	terminal	{ cell: "LUT__15664" port: "in[1]" }
 }
net {
	name: "n9831"
	terminal	{ cell: "LUT__15657" port: "out" }
	terminal	{ cell: "LUT__15658" port: "in[2]" }
	terminal	{ cell: "LUT__15664" port: "in[2]" }
 }
net {
	name: "n9832"
	terminal	{ cell: "LUT__15658" port: "out" }
	terminal	{ cell: "LUT__15659" port: "in[1]" }
 }
net {
	name: "n9833"
	terminal	{ cell: "LUT__15659" port: "out" }
	terminal	{ cell: "LUT__15668" port: "in[0]" }
 }
net {
	name: "n9834"
	terminal	{ cell: "LUT__15660" port: "out" }
	terminal	{ cell: "LUT__15662" port: "in[1]" }
 }
net {
	name: "n9835"
	terminal	{ cell: "LUT__15661" port: "out" }
	terminal	{ cell: "LUT__15662" port: "in[0]" }
 }
net {
	name: "n9836"
	terminal	{ cell: "LUT__15662" port: "out" }
	terminal	{ cell: "LUT__15667" port: "in[0]" }
 }
net {
	name: "n9837"
	terminal	{ cell: "LUT__15663" port: "out" }
	terminal	{ cell: "LUT__15664" port: "in[3]" }
 }
net {
	name: "n9838"
	terminal	{ cell: "LUT__15664" port: "out" }
	terminal	{ cell: "LUT__15667" port: "in[3]" }
 }
net {
	name: "n9839"
	terminal	{ cell: "LUT__15665" port: "out" }
	terminal	{ cell: "LUT__15667" port: "in[1]" }
 }
net {
	name: "n9840"
	terminal	{ cell: "LUT__15666" port: "out" }
	terminal	{ cell: "LUT__15667" port: "in[2]" }
 }
net {
	name: "n9841"
	terminal	{ cell: "LUT__15667" port: "out" }
	terminal	{ cell: "LUT__15668" port: "in[2]" }
 }
net {
	name: "n9842"
	terminal	{ cell: "LUT__15668" port: "out" }
	terminal	{ cell: "LUT__15669" port: "in[0]" }
	terminal	{ cell: "LUT__15693" port: "in[0]" }
 }
net {
	name: "n9843"
	terminal	{ cell: "LUT__15670" port: "out" }
	terminal	{ cell: "LUT__15671" port: "in[0]" }
	terminal	{ cell: "LUT__15675" port: "in[1]" }
	terminal	{ cell: "LUT__15682" port: "in[2]" }
	terminal	{ cell: "LUT__15699" port: "in[0]" }
	terminal	{ cell: "LUT__15700" port: "in[0]" }
 }
net {
	name: "n9844"
	terminal	{ cell: "LUT__15671" port: "out" }
	terminal	{ cell: "LUT__15673" port: "in[1]" }
	terminal	{ cell: "LUT__15701" port: "in[0]" }
	terminal	{ cell: "LUT__15702" port: "in[0]" }
 }
net {
	name: "n9845"
	terminal	{ cell: "LUT__15672" port: "out" }
	terminal	{ cell: "LUT__15673" port: "in[0]" }
	terminal	{ cell: "LUT__15689" port: "in[0]" }
 }
net {
	name: "n9846"
	terminal	{ cell: "LUT__15673" port: "out" }
	terminal	{ cell: "LUT__15686" port: "in[0]" }
 }
net {
	name: "n9847"
	terminal	{ cell: "LUT__15674" port: "out" }
	terminal	{ cell: "LUT__15675" port: "in[0]" }
	terminal	{ cell: "LUT__15689" port: "in[1]" }
 }
net {
	name: "n9848"
	terminal	{ cell: "LUT__15675" port: "out" }
	terminal	{ cell: "LUT__15686" port: "in[1]" }
 }
net {
	name: "n9849"
	terminal	{ cell: "LUT__15676" port: "out" }
	terminal	{ cell: "LUT__15678" port: "in[1]" }
 }
net {
	name: "n9850"
	terminal	{ cell: "LUT__15677" port: "out" }
	terminal	{ cell: "LUT__15678" port: "in[0]" }
	terminal	{ cell: "LUT__15688" port: "in[0]" }
 }
net {
	name: "n9851"
	terminal	{ cell: "LUT__15678" port: "out" }
	terminal	{ cell: "LUT__15685" port: "in[0]" }
 }
net {
	name: "n9852"
	terminal	{ cell: "LUT__15679" port: "out" }
	terminal	{ cell: "LUT__15682" port: "in[0]" }
 }
net {
	name: "n9853"
	terminal	{ cell: "LUT__15680" port: "out" }
	terminal	{ cell: "LUT__15682" port: "in[1]" }
	terminal	{ cell: "LUT__15689" port: "in[3]" }
 }
net {
	name: "n9854"
	terminal	{ cell: "LUT__15681" port: "out" }
	terminal	{ cell: "LUT__15682" port: "in[3]" }
 }
net {
	name: "n9855"
	terminal	{ cell: "LUT__15682" port: "out" }
	terminal	{ cell: "LUT__15685" port: "in[2]" }
 }
net {
	name: "n9856"
	terminal	{ cell: "LUT__15683" port: "out" }
	terminal	{ cell: "LUT__15684" port: "in[1]" }
 }
net {
	name: "n9857"
	terminal	{ cell: "LUT__15684" port: "out" }
	terminal	{ cell: "LUT__15685" port: "in[1]" }
 }
net {
	name: "n9858"
	terminal	{ cell: "LUT__15685" port: "out" }
	terminal	{ cell: "LUT__15686" port: "in[2]" }
 }
net {
	name: "n9859"
	terminal	{ cell: "LUT__15686" port: "out" }
	terminal	{ cell: "LUT__15692" port: "in[0]" }
	terminal	{ cell: "LUT__15695" port: "in[0]" }
 }
net {
	name: "n9860"
	terminal	{ cell: "LUT__15687" port: "out" }
	terminal	{ cell: "LUT__15688" port: "in[3]" }
 }
net {
	name: "n9861"
	terminal	{ cell: "LUT__15688" port: "out" }
	terminal	{ cell: "LUT__15689" port: "in[2]" }
 }
net {
	name: "n9862"
	terminal	{ cell: "LUT__15689" port: "out" }
	terminal	{ cell: "LUT__15691" port: "in[0]" }
 }
net {
	name: "n9863"
	terminal	{ cell: "LUT__15690" port: "out" }
	terminal	{ cell: "LUT__15691" port: "in[1]" }
 }
net {
	name: "n9864"
	terminal	{ cell: "LUT__15691" port: "out" }
	terminal	{ cell: "LUT__15692" port: "in[1]" }
	terminal	{ cell: "LUT__15695" port: "in[1]" }
 }
net {
	name: "n9865"
	terminal	{ cell: "LUT__15702" port: "out" }
	terminal	{ cell: "LUT__15703" port: "in[0]" }
	terminal	{ cell: "LUT__15704" port: "in[0]" }
	terminal	{ cell: "LUT__15705" port: "in[0]" }
 }
net {
	name: "n9866"
	terminal	{ cell: "LUT__15709" port: "out" }
	terminal	{ cell: "LUT__15710" port: "in[0]" }
	terminal	{ cell: "LUT__15711" port: "in[0]" }
	terminal	{ cell: "LUT__15712" port: "in[0]" }
	terminal	{ cell: "LUT__15713" port: "in[0]" }
 }
net {
	name: "n9867"
	terminal	{ cell: "LUT__15713" port: "out" }
	terminal	{ cell: "LUT__15714" port: "in[0]" }
	terminal	{ cell: "LUT__15715" port: "in[0]" }
	terminal	{ cell: "LUT__15716" port: "in[0]" }
 }
net {
	name: "n9868"
	terminal	{ cell: "LUT__15717" port: "out" }
	terminal	{ cell: "LUT__15718" port: "in[0]" }
	terminal	{ cell: "LUT__15722" port: "in[2]" }
	terminal	{ cell: "LUT__15742" port: "in[0]" }
	terminal	{ cell: "LUT__15743" port: "in[0]" }
 }
net {
	name: "n9869"
	terminal	{ cell: "LUT__15718" port: "out" }
	terminal	{ cell: "LUT__15720" port: "in[1]" }
	terminal	{ cell: "LUT__15729" port: "in[0]" }
	terminal	{ cell: "LUT__15744" port: "in[0]" }
	terminal	{ cell: "LUT__15745" port: "in[0]" }
 }
net {
	name: "n9870"
	terminal	{ cell: "LUT__15719" port: "out" }
	terminal	{ cell: "LUT__15720" port: "in[0]" }
	terminal	{ cell: "LUT__15735" port: "in[1]" }
 }
net {
	name: "n9871"
	terminal	{ cell: "LUT__15720" port: "out" }
	terminal	{ cell: "LUT__15728" port: "in[0]" }
 }
net {
	name: "n9872"
	terminal	{ cell: "LUT__15721" port: "out" }
	terminal	{ cell: "LUT__15722" port: "in[1]" }
	terminal	{ cell: "LUT__15733" port: "in[1]" }
 }
net {
	name: "n9873"
	terminal	{ cell: "LUT__15722" port: "out" }
	terminal	{ cell: "LUT__15728" port: "in[1]" }
 }
net {
	name: "n9874"
	terminal	{ cell: "LUT__15723" port: "out" }
	terminal	{ cell: "LUT__15725" port: "in[0]" }
 }
net {
	name: "n9875"
	terminal	{ cell: "LUT__15724" port: "out" }
	terminal	{ cell: "LUT__15725" port: "in[2]" }
	terminal	{ cell: "LUT__15733" port: "in[0]" }
 }
net {
	name: "n9876"
	terminal	{ cell: "LUT__15725" port: "out" }
	terminal	{ cell: "LUT__15728" port: "in[2]" }
 }
net {
	name: "n9877"
	terminal	{ cell: "LUT__15726" port: "out" }
	terminal	{ cell: "LUT__15727" port: "in[1]" }
 }
net {
	name: "n9878"
	terminal	{ cell: "LUT__15727" port: "out" }
	terminal	{ cell: "LUT__15728" port: "in[3]" }
 }
net {
	name: "n9879"
	terminal	{ cell: "LUT__15728" port: "out" }
	terminal	{ cell: "LUT__15738" port: "in[1]" }
 }
net {
	name: "n9880"
	terminal	{ cell: "LUT__15729" port: "out" }
	terminal	{ cell: "LUT__15731" port: "in[1]" }
	terminal	{ cell: "LUT__15746" port: "in[0]" }
	terminal	{ cell: "LUT__15747" port: "in[0]" }
 }
net {
	name: "n9881"
	terminal	{ cell: "LUT__15730" port: "out" }
	terminal	{ cell: "LUT__15731" port: "in[0]" }
	terminal	{ cell: "LUT__15735" port: "in[0]" }
 }
net {
	name: "n9882"
	terminal	{ cell: "LUT__15731" port: "out" }
	terminal	{ cell: "LUT__15738" port: "in[0]" }
 }
net {
	name: "n9883"
	terminal	{ cell: "LUT__15732" port: "out" }
	terminal	{ cell: "LUT__15733" port: "in[2]" }
 }
net {
	name: "n9884"
	terminal	{ cell: "LUT__15733" port: "out" }
	terminal	{ cell: "LUT__15737" port: "in[0]" }
 }
net {
	name: "n9885"
	terminal	{ cell: "LUT__15734" port: "out" }
	terminal	{ cell: "LUT__15735" port: "in[2]" }
 }
net {
	name: "n9886"
	terminal	{ cell: "LUT__15735" port: "out" }
	terminal	{ cell: "LUT__15737" port: "in[1]" }
 }
net {
	name: "n9887"
	terminal	{ cell: "LUT__15736" port: "out" }
	terminal	{ cell: "LUT__15737" port: "in[2]" }
 }
net {
	name: "n9888"
	terminal	{ cell: "LUT__15737" port: "out" }
	terminal	{ cell: "LUT__15738" port: "in[2]" }
 }
net {
	name: "n9889"
	terminal	{ cell: "LUT__15750" port: "out" }
	terminal	{ cell: "LUT__15752" port: "in[0]" }
	terminal	{ cell: "LUT__15761" port: "in[0]" }
	terminal	{ cell: "LUT__15789" port: "in[0]" }
 }
net {
	name: "n9890"
	terminal	{ cell: "LUT__15751" port: "out" }
	terminal	{ cell: "LUT__15752" port: "in[1]" }
	terminal	{ cell: "LUT__15813" port: "in[0]" }
 }
net {
	name: "n9891"
	terminal	{ cell: "LUT__15752" port: "out" }
	terminal	{ cell: "LUT__15759" port: "in[2]" }
	terminal	{ cell: "LUT__15776" port: "in[0]" }
 }
net {
	name: "n9892"
	terminal	{ cell: "LUT__15753" port: "out" }
	terminal	{ cell: "LUT__15754" port: "in[0]" }
 }
net {
	name: "n9893"
	terminal	{ cell: "LUT__15754" port: "out" }
	terminal	{ cell: "LUT__15759" port: "in[1]" }
	terminal	{ cell: "LUT__15776" port: "in[3]" }
 }
net {
	name: "n9894"
	terminal	{ cell: "LUT__15755" port: "out" }
	terminal	{ cell: "LUT__15759" port: "in[0]" }
	terminal	{ cell: "LUT__15776" port: "in[2]" }
 }
net {
	name: "n9895"
	terminal	{ cell: "LUT__15756" port: "out" }
	terminal	{ cell: "LUT__15758" port: "in[3]" }
	terminal	{ cell: "LUT__15762" port: "in[0]" }
	terminal	{ cell: "LUT__15773" port: "in[0]" }
	terminal	{ cell: "LUT__15774" port: "in[3]" }
	terminal	{ cell: "LUT__15787" port: "in[2]" }
 }
net {
	name: "n9896"
	terminal	{ cell: "LUT__15757" port: "out" }
	terminal	{ cell: "LUT__15758" port: "in[2]" }
	terminal	{ cell: "LUT__15763" port: "in[0]" }
	terminal	{ cell: "LUT__15766" port: "in[1]" }
	terminal	{ cell: "LUT__15772" port: "in[1]" }
 }
net {
	name: "n9897"
	terminal	{ cell: "LUT__15758" port: "out" }
	terminal	{ cell: "LUT__15759" port: "in[3]" }
 }
net {
	name: "n9898"
	terminal	{ cell: "LUT__15759" port: "out" }
	terminal	{ cell: "LUT__15778" port: "in[1]" }
 }
net {
	name: "n9899"
	terminal	{ cell: "LUT__15760" port: "out" }
	terminal	{ cell: "LUT__15761" port: "in[3]" }
	terminal	{ cell: "LUT__15787" port: "in[1]" }
 }
net {
	name: "n9900"
	terminal	{ cell: "LUT__15761" port: "out" }
	terminal	{ cell: "LUT__15762" port: "in[3]" }
	terminal	{ cell: "LUT__15775" port: "in[0]" }
	terminal	{ cell: "LUT__15777" port: "in[3]" }
 }
net {
	name: "n9901"
	terminal	{ cell: "LUT__15762" port: "out" }
	terminal	{ cell: "LUT__15764" port: "in[0]" }
	terminal	{ cell: "LUT__15792" port: "in[0]" }
	terminal	{ cell: "LUT__15794" port: "in[0]" }
 }
net {
	name: "n9902"
	terminal	{ cell: "LUT__15763" port: "out" }
	terminal	{ cell: "LUT__15764" port: "in[1]" }
	terminal	{ cell: "LUT__15769" port: "in[3]" }
 }
net {
	name: "n9903"
	terminal	{ cell: "LUT__15764" port: "out" }
	terminal	{ cell: "LUT__15778" port: "in[0]" }
 }
net {
	name: "n9904"
	terminal	{ cell: "LUT__15765" port: "out" }
	terminal	{ cell: "LUT__15766" port: "in[2]" }
 }
net {
	name: "n9905"
	terminal	{ cell: "LUT__15766" port: "out" }
	terminal	{ cell: "LUT__15768" port: "in[0]" }
 }
net {
	name: "n9906"
	terminal	{ cell: "LUT__15767" port: "out" }
	terminal	{ cell: "LUT__15768" port: "in[1]" }
	terminal	{ cell: "LUT__15769" port: "in[0]" }
 }
net {
	name: "n9907"
	terminal	{ cell: "LUT__15768" port: "out" }
	terminal	{ cell: "LUT__15771" port: "in[0]" }
	terminal	{ cell: "LUT__15793" port: "in[2]" }
	terminal	{ cell: "LUT__15795" port: "in[2]" }
 }
net {
	name: "n9908"
	terminal	{ cell: "LUT__15769" port: "out" }
	terminal	{ cell: "LUT__15771" port: "in[1]" }
	terminal	{ cell: "LUT__15792" port: "in[1]" }
	terminal	{ cell: "LUT__15794" port: "in[1]" }
 }
net {
	name: "n9909"
	terminal	{ cell: "LUT__15770" port: "out" }
	terminal	{ cell: "LUT__15771" port: "in[2]" }
 }
net {
	name: "n9910"
	terminal	{ cell: "LUT__15771" port: "out" }
	terminal	{ cell: "LUT__15778" port: "in[2]" }
 }
net {
	name: "n9911"
	terminal	{ cell: "LUT__15772" port: "out" }
	terminal	{ cell: "LUT__15773" port: "in[3]" }
 }
net {
	name: "n9912"
	terminal	{ cell: "LUT__15773" port: "out" }
	terminal	{ cell: "LUT__15777" port: "in[2]" }
 }
net {
	name: "n9913"
	terminal	{ cell: "LUT__15774" port: "out" }
	terminal	{ cell: "LUT__15775" port: "in[3]" }
 }
net {
	name: "n9914"
	terminal	{ cell: "LUT__15775" port: "out" }
	terminal	{ cell: "LUT__15777" port: "in[0]" }
 }
net {
	name: "n9915"
	terminal	{ cell: "LUT__15776" port: "out" }
	terminal	{ cell: "LUT__15777" port: "in[1]" }
 }
net {
	name: "n9916"
	terminal	{ cell: "LUT__15777" port: "out" }
	terminal	{ cell: "LUT__15778" port: "in[3]" }
 }
net {
	name: "n9917"
	terminal	{ cell: "LUT__15779" port: "out" }
	terminal	{ cell: "LUT__15782" port: "in[0]" }
 }
net {
	name: "n9918"
	terminal	{ cell: "LUT__15780" port: "out" }
	terminal	{ cell: "LUT__15782" port: "in[1]" }
 }
net {
	name: "n9919"
	terminal	{ cell: "LUT__15781" port: "out" }
	terminal	{ cell: "LUT__15782" port: "in[2]" }
 }
net {
	name: "n9920"
	terminal	{ cell: "LUT__15782" port: "out" }
	terminal	{ cell: "LUT__15784" port: "in[2]" }
 }
net {
	name: "n9921"
	terminal	{ cell: "LUT__15783" port: "out" }
	terminal	{ cell: "LUT__15784" port: "in[3]" }
 }
net {
	name: "n9922"
	terminal	{ cell: "LUT__15785" port: "out" }
	terminal	{ cell: "LUT__15787" port: "in[0]" }
	terminal	{ cell: "LUT__15788" port: "in[1]" }
	terminal	{ cell: "LUT__15801" port: "in[1]" }
 }
net {
	name: "n9923"
	terminal	{ cell: "LUT__15786" port: "out" }
	terminal	{ cell: "LUT__15787" port: "in[3]" }
	terminal	{ cell: "LUT__15788" port: "in[0]" }
	terminal	{ cell: "LUT__15790" port: "in[0]" }
	terminal	{ cell: "LUT__15799" port: "in[0]" }
	terminal	{ cell: "LUT__15800" port: "in[0]" }
	terminal	{ cell: "LUT__15801" port: "in[0]" }
 }
net {
	name: "n9924"
	terminal	{ cell: "LUT__15787" port: "out" }
	terminal	{ cell: "LUT__15793" port: "in[0]" }
	terminal	{ cell: "LUT__15795" port: "in[0]" }
 }
net {
	name: "n9925"
	terminal	{ cell: "LUT__15788" port: "out" }
	terminal	{ cell: "LUT__15789" port: "in[1]" }
	terminal	{ cell: "LUT__15802" port: "in[0]" }
	terminal	{ cell: "LUT__15803" port: "in[0]" }
 }
net {
	name: "n9926"
	terminal	{ cell: "LUT__15789" port: "out" }
	terminal	{ cell: "LUT__15791" port: "in[0]" }
 }
net {
	name: "n9927"
	terminal	{ cell: "LUT__15790" port: "out" }
	terminal	{ cell: "LUT__15791" port: "in[1]" }
 }
net {
	name: "n9928"
	terminal	{ cell: "LUT__15791" port: "out" }
	terminal	{ cell: "LUT__15793" port: "in[1]" }
	terminal	{ cell: "LUT__15795" port: "in[1]" }
 }
net {
	name: "n9929"
	terminal	{ cell: "LUT__15792" port: "out" }
	terminal	{ cell: "LUT__15793" port: "in[3]" }
 }
net {
	name: "n9930"
	terminal	{ cell: "LUT__15794" port: "out" }
	terminal	{ cell: "LUT__15795" port: "in[3]" }
 }
net {
	name: "n9931"
	terminal	{ cell: "LUT__15807" port: "out" }
	terminal	{ cell: "LUT__15808" port: "in[0]" }
	terminal	{ cell: "LUT__15809" port: "in[0]" }
	terminal	{ cell: "LUT__15810" port: "in[0]" }
	terminal	{ cell: "LUT__15813" port: "in[1]" }
 }
net {
	name: "n9932"
	terminal	{ cell: "LUT__15810" port: "out" }
	terminal	{ cell: "LUT__15811" port: "in[0]" }
	terminal	{ cell: "LUT__15812" port: "in[0]" }
 }
net {
	name: "n9933"
	terminal	{ cell: "LUT__15814" port: "out" }
	terminal	{ cell: "LUT__15817" port: "in[0]" }
	terminal	{ cell: "LUT__15826" port: "in[1]" }
 }
net {
	name: "n9934"
	terminal	{ cell: "LUT__15815" port: "out" }
	terminal	{ cell: "LUT__15817" port: "in[1]" }
 }
net {
	name: "n9935"
	terminal	{ cell: "LUT__15816" port: "out" }
	terminal	{ cell: "LUT__15817" port: "in[2]" }
 }
net {
	name: "n9936"
	terminal	{ cell: "LUT__15817" port: "out" }
	terminal	{ cell: "LUT__15820" port: "in[0]" }
	terminal	{ cell: "LUT__15830" port: "in[2]" }
 }
net {
	name: "n9937"
	terminal	{ cell: "LUT__15818" port: "out" }
	terminal	{ cell: "LUT__15820" port: "in[1]" }
 }
net {
	name: "n9938"
	terminal	{ cell: "LUT__15819" port: "out" }
	terminal	{ cell: "LUT__15820" port: "in[2]" }
 }
net {
	name: "n9939"
	terminal	{ cell: "LUT__15822" port: "out" }
	terminal	{ cell: "LUT__15824" port: "in[0]" }
 }
net {
	name: "n9940"
	terminal	{ cell: "LUT__15823" port: "out" }
	terminal	{ cell: "LUT__15824" port: "in[1]" }
 }
net {
	name: "n9941"
	terminal	{ cell: "LUT__15824" port: "out" }
	terminal	{ cell: "LUT__15830" port: "in[1]" }
 }
net {
	name: "n9942"
	terminal	{ cell: "LUT__15825" port: "out" }
	terminal	{ cell: "LUT__15826" port: "in[2]" }
	terminal	{ cell: "LUT__15844" port: "in[0]" }
	terminal	{ cell: "LUT__15845" port: "in[0]" }
 }
net {
	name: "n9943"
	terminal	{ cell: "LUT__15826" port: "out" }
	terminal	{ cell: "LUT__15830" port: "in[0]" }
 }
net {
	name: "n9944"
	terminal	{ cell: "LUT__15827" port: "out" }
	terminal	{ cell: "LUT__15828" port: "in[0]" }
 }
net {
	name: "n9945"
	terminal	{ cell: "LUT__15828" port: "out" }
	terminal	{ cell: "LUT__15829" port: "in[0]" }
 }
net {
	name: "n9946"
	terminal	{ cell: "LUT__15829" port: "out" }
	terminal	{ cell: "LUT__15830" port: "in[3]" }
 }
net {
	name: "n9947"
	terminal	{ cell: "LUT__15831" port: "out" }
	terminal	{ cell: "LUT__15834" port: "in[0]" }
 }
net {
	name: "n9948"
	terminal	{ cell: "LUT__15832" port: "out" }
	terminal	{ cell: "LUT__15834" port: "in[1]" }
 }
net {
	name: "n9949"
	terminal	{ cell: "LUT__15833" port: "out" }
	terminal	{ cell: "LUT__15834" port: "in[2]" }
 }
net {
	name: "n9950"
	terminal	{ cell: "LUT__15834" port: "out" }
	terminal	{ cell: "LUT__15836" port: "in[2]" }
 }
net {
	name: "n9951"
	terminal	{ cell: "LUT__15835" port: "out" }
	terminal	{ cell: "LUT__15836" port: "in[3]" }
 }
net {
	name: "n9952"
	terminal	{ cell: "LUT__15840" port: "out" }
	terminal	{ cell: "LUT__15841" port: "in[0]" }
	terminal	{ cell: "LUT__15842" port: "in[0]" }
	terminal	{ cell: "LUT__15843" port: "in[0]" }
	terminal	{ cell: "LUT__15844" port: "in[1]" }
	terminal	{ cell: "LUT__15845" port: "in[1]" }
 }
net {
	name: "n9953"
	terminal	{ cell: "LUT__15862" port: "out" }
	terminal	{ cell: "LUT__15865" port: "in[0]" }
 }
net {
	name: "n9954"
	terminal	{ cell: "LUT__15863" port: "out" }
	terminal	{ cell: "LUT__15865" port: "in[1]" }
 }
net {
	name: "n9955"
	terminal	{ cell: "LUT__15864" port: "out" }
	terminal	{ cell: "LUT__15865" port: "in[2]" }
 }
net {
	name: "n9956"
	terminal	{ cell: "LUT__15866" port: "out" }
	terminal	{ cell: "LUT__15868" port: "in[1]" }
 }
net {
	name: "n9957"
	terminal	{ cell: "LUT__15867" port: "out" }
	terminal	{ cell: "LUT__15868" port: "in[2]" }
 }
net {
	name: "n9958"
	terminal	{ cell: "LUT__15868" port: "out" }
	terminal	{ cell: "LUT__15870" port: "in[1]" }
	terminal	{ cell: "LUT__15876" port: "in[0]" }
	terminal	{ cell: "LUT__15882" port: "in[1]" }
 }
net {
	name: "n9959"
	terminal	{ cell: "LUT__15869" port: "out" }
	terminal	{ cell: "LUT__15870" port: "in[2]" }
	terminal	{ cell: "LUT__15876" port: "in[1]" }
 }
net {
	name: "n9960"
	terminal	{ cell: "LUT__15871" port: "out" }
	terminal	{ cell: "LUT__15872" port: "in[0]" }
	terminal	{ cell: "LUT__16074" port: "in[0]" }
	terminal	{ cell: "LUT__16075" port: "in[0]" }
	terminal	{ cell: "LUT__16076" port: "in[0]" }
 }
net {
	name: "n9961"
	terminal	{ cell: "LUT__15872" port: "out" }
	terminal	{ cell: "LUT__15873" port: "in[1]" }
	terminal	{ cell: "LUT__16077" port: "in[0]" }
 }
net {
	name: "n9962"
	terminal	{ cell: "LUT__15873" port: "out" }
	terminal	{ cell: "LUT__15875" port: "in[0]" }
 }
net {
	name: "n9963"
	terminal	{ cell: "LUT__15874" port: "out" }
	terminal	{ cell: "LUT__15875" port: "in[3]" }
	terminal	{ cell: "LUT__16037" port: "in[1]" }
 }
net {
	name: "n9964"
	terminal	{ cell: "LUT__15876" port: "out" }
	terminal	{ cell: "LUT__15877" port: "in[0]" }
	terminal	{ cell: "LUT__16037" port: "in[0]" }
 }
net {
	name: "n9965"
	terminal	{ cell: "LUT__15884" port: "out" }
	terminal	{ cell: "LUT__15886" port: "in[0]" }
	terminal	{ cell: "LUT__15890" port: "in[0]" }
	terminal	{ cell: "LUT__15891" port: "in[0]" }
	terminal	{ cell: "LUT__15899" port: "in[2]" }
	terminal	{ cell: "LUT__15901" port: "in[0]" }
	terminal	{ cell: "LUT__15902" port: "in[0]" }
	terminal	{ cell: "LUT__15904" port: "in[3]" }
	terminal	{ cell: "LUT__15906" port: "in[2]" }
	terminal	{ cell: "LUT__15910" port: "in[0]" }
	terminal	{ cell: "LUT__15914" port: "in[2]" }
	terminal	{ cell: "LUT__15922" port: "in[2]" }
	terminal	{ cell: "LUT__15926" port: "in[2]" }
	terminal	{ cell: "LUT__15933" port: "in[0]" }
	terminal	{ cell: "LUT__15934" port: "in[2]" }
	terminal	{ cell: "LUT__15942" port: "in[2]" }
	terminal	{ cell: "LUT__15948" port: "in[1]" }
	terminal	{ cell: "LUT__15950" port: "in[3]" }
	terminal	{ cell: "LUT__15978" port: "in[0]" }
	terminal	{ cell: "LUT__16021" port: "in[0]" }
	terminal	{ cell: "LUT__16023" port: "in[0]" }
	terminal	{ cell: "LUT__16026" port: "in[0]" }
	terminal	{ cell: "LUT__16027" port: "in[2]" }
	terminal	{ cell: "LUT__16029" port: "in[0]" }
 }
net {
	name: "n9966"
	terminal	{ cell: "LUT__15885" port: "out" }
	terminal	{ cell: "LUT__15886" port: "in[1]" }
	terminal	{ cell: "LUT__15914" port: "in[1]" }
	terminal	{ cell: "LUT__15922" port: "in[1]" }
	terminal	{ cell: "LUT__15947" port: "in[1]" }
 }
net {
	name: "n9967"
	terminal	{ cell: "LUT__15886" port: "out" }
	terminal	{ cell: "LUT__15888" port: "in[0]" }
 }
net {
	name: "n9968"
	terminal	{ cell: "LUT__15887" port: "out" }
	terminal	{ cell: "LUT__15888" port: "in[3]" }
	terminal	{ cell: "LUT__15890" port: "in[1]" }
	terminal	{ cell: "LUT__15892" port: "in[1]" }
	terminal	{ cell: "LUT__15907" port: "in[1]" }
	terminal	{ cell: "LUT__15909" port: "in[0]" }
	terminal	{ cell: "LUT__15913" port: "in[1]" }
	terminal	{ cell: "LUT__15918" port: "in[2]" }
	terminal	{ cell: "LUT__15953" port: "in[0]" }
	terminal	{ cell: "LUT__15979" port: "in[1]" }
	terminal	{ cell: "LUT__15981" port: "in[1]" }
 }
net {
	name: "n9969"
	terminal	{ cell: "LUT__15888" port: "out" }
	terminal	{ cell: "LUT__15889" port: "in[1]" }
	terminal	{ cell: "LUT__15954" port: "in[2]" }
	terminal	{ cell: "LUT__15955" port: "in[3]" }
	terminal	{ cell: "LUT__15957" port: "in[1]" }
	terminal	{ cell: "LUT__15959" port: "in[2]" }
	terminal	{ cell: "LUT__15960" port: "in[3]" }
	terminal	{ cell: "LUT__15962" port: "in[1]" }
	terminal	{ cell: "LUT__15964" port: "in[2]" }
 }
net {
	name: "n9970"
	terminal	{ cell: "LUT__15891" port: "out" }
	terminal	{ cell: "LUT__15892" port: "in[0]" }
	terminal	{ cell: "LUT__15989" port: "in[0]" }
	terminal	{ cell: "LUT__15992" port: "in[0]" }
 }
net {
	name: "n9971"
	terminal	{ cell: "LUT__15893" port: "out" }
	terminal	{ cell: "LUT__15900" port: "in[0]" }
 }
net {
	name: "n9972"
	terminal	{ cell: "LUT__15894" port: "out" }
	terminal	{ cell: "LUT__15895" port: "in[3]" }
	terminal	{ cell: "LUT__15919" port: "in[0]" }
	terminal	{ cell: "LUT__15929" port: "in[1]" }
	terminal	{ cell: "LUT__16021" port: "in[1]" }
	terminal	{ cell: "LUT__16024" port: "in[0]" }
 }
net {
	name: "n9973"
	terminal	{ cell: "LUT__15895" port: "out" }
	terminal	{ cell: "LUT__15899" port: "in[1]" }
	terminal	{ cell: "LUT__15941" port: "in[0]" }
	terminal	{ cell: "LUT__15947" port: "in[0]" }
 }
net {
	name: "n9974"
	terminal	{ cell: "LUT__15896" port: "out" }
	terminal	{ cell: "LUT__15898" port: "in[1]" }
	terminal	{ cell: "LUT__15926" port: "in[1]" }
	terminal	{ cell: "LUT__15934" port: "in[0]" }
	terminal	{ cell: "LUT__16025" port: "in[0]" }
	terminal	{ cell: "LUT__16027" port: "in[0]" }
 }
net {
	name: "n9975"
	terminal	{ cell: "LUT__15897" port: "out" }
	terminal	{ cell: "LUT__15898" port: "in[3]" }
 }
net {
	name: "n9976"
	terminal	{ cell: "LUT__15898" port: "out" }
	terminal	{ cell: "LUT__15899" port: "in[3]" }
 }
net {
	name: "n9977"
	terminal	{ cell: "LUT__15899" port: "out" }
	terminal	{ cell: "LUT__15900" port: "in[1]" }
 }
net {
	name: "n9978"
	terminal	{ cell: "LUT__15900" port: "out" }
	terminal	{ cell: "LUT__15911" port: "in[0]" }
 }
net {
	name: "n9979"
	terminal	{ cell: "LUT__15901" port: "out" }
	terminal	{ cell: "LUT__15902" port: "in[3]" }
	terminal	{ cell: "LUT__15903" port: "in[2]" }
	terminal	{ cell: "LUT__15923" port: "in[0]" }
	terminal	{ cell: "LUT__15945" port: "in[0]" }
 }
net {
	name: "n9980"
	terminal	{ cell: "LUT__15902" port: "out" }
	terminal	{ cell: "LUT__15908" port: "in[1]" }
 }
net {
	name: "n9981"
	terminal	{ cell: "LUT__15903" port: "out" }
	terminal	{ cell: "LUT__15908" port: "in[0]" }
 }
net {
	name: "n9982"
	terminal	{ cell: "LUT__15904" port: "out" }
	terminal	{ cell: "LUT__15905" port: "in[0]" }
	terminal	{ cell: "LUT__15945" port: "in[2]" }
 }
net {
	name: "n9983"
	terminal	{ cell: "LUT__15905" port: "out" }
	terminal	{ cell: "LUT__15908" port: "in[2]" }
 }
net {
	name: "n9984"
	terminal	{ cell: "LUT__15906" port: "out" }
	terminal	{ cell: "LUT__15907" port: "in[0]" }
 }
net {
	name: "n9985"
	terminal	{ cell: "LUT__15907" port: "out" }
	terminal	{ cell: "LUT__15908" port: "in[3]" }
 }
net {
	name: "n9986"
	terminal	{ cell: "LUT__15908" port: "out" }
	terminal	{ cell: "LUT__15911" port: "in[1]" }
 }
net {
	name: "n9987"
	terminal	{ cell: "LUT__15909" port: "out" }
	terminal	{ cell: "LUT__15910" port: "in[1]" }
	terminal	{ cell: "LUT__15920" port: "in[1]" }
	terminal	{ cell: "LUT__15942" port: "in[0]" }
	terminal	{ cell: "LUT__16029" port: "in[1]" }
 }
net {
	name: "n9988"
	terminal	{ cell: "LUT__15910" port: "out" }
	terminal	{ cell: "LUT__15911" port: "in[3]" }
 }
net {
	name: "n9989"
	terminal	{ cell: "LUT__15912" port: "out" }
	terminal	{ cell: "LUT__15916" port: "in[1]" }
 }
net {
	name: "n9990"
	terminal	{ cell: "LUT__15913" port: "out" }
	terminal	{ cell: "LUT__15914" port: "in[3]" }
	terminal	{ cell: "LUT__15922" port: "in[3]" }
 }
net {
	name: "n9991"
	terminal	{ cell: "LUT__15915" port: "out" }
	terminal	{ cell: "LUT__15916" port: "in[2]" }
	terminal	{ cell: "LUT__16025" port: "in[2]" }
	terminal	{ cell: "LUT__16028" port: "in[3]" }
 }
net {
	name: "n9992"
	terminal	{ cell: "LUT__15917" port: "out" }
	terminal	{ cell: "LUT__15919" port: "in[1]" }
 }
net {
	name: "n9993"
	terminal	{ cell: "LUT__15918" port: "out" }
	terminal	{ cell: "LUT__15919" port: "in[2]" }
 }
net {
	name: "n9994"
	terminal	{ cell: "LUT__15919" port: "out" }
	terminal	{ cell: "LUT__15920" port: "in[2]" }
 }
net {
	name: "n9995"
	terminal	{ cell: "LUT__15922" port: "out" }
	terminal	{ cell: "LUT__15924" port: "in[2]" }
 }
net {
	name: "n9996"
	terminal	{ cell: "LUT__15923" port: "out" }
	terminal	{ cell: "LUT__15924" port: "in[3]" }
 }
net {
	name: "n9997"
	terminal	{ cell: "LUT__15925" port: "out" }
	terminal	{ cell: "LUT__15932" port: "in[2]" }
	terminal	{ cell: "LUT__15993" port: "in[0]" }
	terminal	{ cell: "LUT__15995" port: "in[0]" }
	terminal	{ cell: "LUT__15998" port: "in[0]" }
	terminal	{ cell: "LUT__16002" port: "in[0]" }
	terminal	{ cell: "LUT__16005" port: "in[0]" }
	terminal	{ cell: "LUT__16008" port: "in[0]" }
	terminal	{ cell: "LUT__16010" port: "in[0]" }
 }
net {
	name: "n9998"
	terminal	{ cell: "LUT__15926" port: "out" }
	terminal	{ cell: "LUT__15931" port: "in[2]" }
	terminal	{ cell: "LUT__15990" port: "in[0]" }
	terminal	{ cell: "LUT__16024" port: "in[1]" }
	terminal	{ cell: "LUT__16028" port: "in[0]" }
 }
net {
	name: "n9999"
	terminal	{ cell: "LUT__15927" port: "out" }
	terminal	{ cell: "LUT__15931" port: "in[3]" }
	terminal	{ cell: "LUT__15941" port: "in[3]" }
	terminal	{ cell: "LUT__15990" port: "in[1]" }
 }
net {
	name: "n10000"
	terminal	{ cell: "LUT__15928" port: "out" }
	terminal	{ cell: "LUT__15929" port: "in[2]" }
 }
net {
	name: "n10001"
	terminal	{ cell: "LUT__15929" port: "out" }
	terminal	{ cell: "LUT__15931" port: "in[0]" }
	terminal	{ cell: "LUT__15989" port: "in[1]" }
 }
net {
	name: "n10002"
	terminal	{ cell: "LUT__15930" port: "out" }
	terminal	{ cell: "LUT__15931" port: "in[1]" }
	terminal	{ cell: "LUT__15934" port: "in[3]" }
	terminal	{ cell: "LUT__15944" port: "in[1]" }
	terminal	{ cell: "LUT__15948" port: "in[2]" }
	terminal	{ cell: "LUT__15953" port: "in[1]" }
	terminal	{ cell: "LUT__15989" port: "in[2]" }
	terminal	{ cell: "LUT__15992" port: "in[1]" }
	terminal	{ cell: "LUT__16023" port: "in[1]" }
 }
net {
	name: "n10003"
	terminal	{ cell: "LUT__15931" port: "out" }
	terminal	{ cell: "LUT__15932" port: "in[0]" }
	terminal	{ cell: "LUT__15991" port: "in[0]" }
	terminal	{ cell: "LUT__15996" port: "in[0]" }
	terminal	{ cell: "LUT__15999" port: "in[0]" }
	terminal	{ cell: "LUT__16001" port: "in[0]" }
	terminal	{ cell: "LUT__16004" port: "in[0]" }
	terminal	{ cell: "LUT__16007" port: "in[0]" }
	terminal	{ cell: "LUT__16011" port: "in[0]" }
 }
net {
	name: "n10004"
	terminal	{ cell: "LUT__15933" port: "out" }
	terminal	{ cell: "LUT__15935" port: "in[1]" }
 }
net {
	name: "n10005"
	terminal	{ cell: "LUT__15934" port: "out" }
	terminal	{ cell: "LUT__15935" port: "in[2]" }
 }
net {
	name: "n10007"
	terminal	{ cell: "LUT__15937" port: "out" }
	terminal	{ cell: "LUT__15945" port: "in[3]" }
	terminal	{ cell: "LUT__15949" port: "in[2]" }
	terminal	{ cell: "LUT__16025" port: "in[3]" }
 }
net {
	name: "n10009"
	terminal	{ cell: "LUT__15941" port: "out" }
	terminal	{ cell: "LUT__15942" port: "in[1]" }
 }
net {
	name: "n10010"
	terminal	{ cell: "LUT__15942" port: "out" }
	terminal	{ cell: "LUT__15946" port: "in[0]" }
 }
net {
	name: "n10011"
	terminal	{ cell: "LUT__15943" port: "out" }
	terminal	{ cell: "LUT__15944" port: "in[0]" }
 }
net {
	name: "n10012"
	terminal	{ cell: "LUT__15944" port: "out" }
	terminal	{ cell: "LUT__15946" port: "in[1]" }
 }
net {
	name: "n10013"
	terminal	{ cell: "LUT__15945" port: "out" }
	terminal	{ cell: "LUT__15946" port: "in[2]" }
 }
net {
	name: "n10014"
	terminal	{ cell: "LUT__15947" port: "out" }
	terminal	{ cell: "LUT__15948" port: "in[0]" }
 }
net {
	name: "n10015"
	terminal	{ cell: "LUT__15950" port: "out" }
	terminal	{ cell: "LUT__15952" port: "in[0]" }
 }
net {
	name: "n10016"
	terminal	{ cell: "LUT__15951" port: "out" }
	terminal	{ cell: "LUT__15952" port: "in[1]" }
 }
net {
	name: "n10017"
	terminal	{ cell: "LUT__15956" port: "out" }
	terminal	{ cell: "LUT__15957" port: "in[0]" }
 }
net {
	name: "n10018"
	terminal	{ cell: "LUT__15958" port: "out" }
	terminal	{ cell: "LUT__15959" port: "in[0]" }
	terminal	{ cell: "LUT__15960" port: "in[0]" }
	terminal	{ cell: "LUT__15961" port: "in[0]" }
	terminal	{ cell: "LUT__15963" port: "in[0]" }
 }
net {
	name: "n10019"
	terminal	{ cell: "LUT__15961" port: "out" }
	terminal	{ cell: "LUT__15962" port: "in[0]" }
 }
net {
	name: "n10020"
	terminal	{ cell: "LUT__15963" port: "out" }
	terminal	{ cell: "LUT__15964" port: "in[0]" }
 }
net {
	name: "n10026"
	terminal	{ cell: "LUT__15978" port: "out" }
	terminal	{ cell: "LUT__15979" port: "in[0]" }
	terminal	{ cell: "LUT__15980" port: "in[0]" }
 }
net {
	name: "n10027"
	terminal	{ cell: "LUT__15980" port: "out" }
	terminal	{ cell: "LUT__15981" port: "in[0]" }
 }
net {
	name: "n10028"
	terminal	{ cell: "LUT__15989" port: "out" }
	terminal	{ cell: "LUT__15990" port: "in[2]" }
 }
net {
	name: "n10029"
	terminal	{ cell: "LUT__15990" port: "out" }
	terminal	{ cell: "LUT__15994" port: "in[0]" }
	terminal	{ cell: "LUT__15997" port: "in[0]" }
	terminal	{ cell: "LUT__16000" port: "in[0]" }
	terminal	{ cell: "LUT__16003" port: "in[0]" }
	terminal	{ cell: "LUT__16006" port: "in[0]" }
	terminal	{ cell: "LUT__16009" port: "in[0]" }
	terminal	{ cell: "LUT__16012" port: "in[0]" }
 }
net {
	name: "n10030"
	terminal	{ cell: "LUT__15991" port: "out" }
	terminal	{ cell: "LUT__15994" port: "in[2]" }
 }
net {
	name: "n10031"
	terminal	{ cell: "LUT__15992" port: "out" }
	terminal	{ cell: "LUT__15993" port: "in[2]" }
	terminal	{ cell: "LUT__16002" port: "in[2]" }
	terminal	{ cell: "LUT__16005" port: "in[2]" }
	terminal	{ cell: "LUT__16008" port: "in[2]" }
 }
net {
	name: "n10032"
	terminal	{ cell: "LUT__15993" port: "out" }
	terminal	{ cell: "LUT__15994" port: "in[3]" }
 }
net {
	name: "n10033"
	terminal	{ cell: "LUT__15995" port: "out" }
	terminal	{ cell: "LUT__15997" port: "in[2]" }
 }
net {
	name: "n10034"
	terminal	{ cell: "LUT__15996" port: "out" }
	terminal	{ cell: "LUT__15997" port: "in[3]" }
 }
net {
	name: "n10035"
	terminal	{ cell: "LUT__15998" port: "out" }
	terminal	{ cell: "LUT__16000" port: "in[2]" }
 }
net {
	name: "n10036"
	terminal	{ cell: "LUT__15999" port: "out" }
	terminal	{ cell: "LUT__16000" port: "in[3]" }
 }
net {
	name: "n10037"
	terminal	{ cell: "LUT__16001" port: "out" }
	terminal	{ cell: "LUT__16003" port: "in[2]" }
 }
net {
	name: "n10038"
	terminal	{ cell: "LUT__16002" port: "out" }
	terminal	{ cell: "LUT__16003" port: "in[3]" }
 }
net {
	name: "n10039"
	terminal	{ cell: "LUT__16004" port: "out" }
	terminal	{ cell: "LUT__16006" port: "in[2]" }
 }
net {
	name: "n10040"
	terminal	{ cell: "LUT__16005" port: "out" }
	terminal	{ cell: "LUT__16006" port: "in[3]" }
 }
net {
	name: "n10041"
	terminal	{ cell: "LUT__16007" port: "out" }
	terminal	{ cell: "LUT__16009" port: "in[2]" }
 }
net {
	name: "n10042"
	terminal	{ cell: "LUT__16008" port: "out" }
	terminal	{ cell: "LUT__16009" port: "in[3]" }
 }
net {
	name: "n10043"
	terminal	{ cell: "LUT__16010" port: "out" }
	terminal	{ cell: "LUT__16012" port: "in[2]" }
 }
net {
	name: "n10044"
	terminal	{ cell: "LUT__16011" port: "out" }
	terminal	{ cell: "LUT__16012" port: "in[3]" }
 }
net {
	name: "n10045"
	terminal	{ cell: "LUT__16020" port: "out" }
	terminal	{ cell: "LUT__16022" port: "in[1]" }
 }
net {
	name: "n10046"
	terminal	{ cell: "LUT__16021" port: "out" }
	terminal	{ cell: "LUT__16022" port: "in[0]" }
 }
net {
	name: "n10047"
	terminal	{ cell: "LUT__16024" port: "out" }
	terminal	{ cell: "LUT__16026" port: "in[2]" }
 }
net {
	name: "n10048"
	terminal	{ cell: "LUT__16025" port: "out" }
	terminal	{ cell: "LUT__16026" port: "in[3]" }
 }
net {
	name: "n10049"
	terminal	{ cell: "LUT__16027" port: "out" }
	terminal	{ cell: "LUT__16028" port: "in[2]" }
 }
net {
	name: "n10050"
	terminal	{ cell: "LUT__16028" port: "out" }
	terminal	{ cell: "LUT__16029" port: "in[2]" }
 }
net {
	name: "n10051"
	terminal	{ cell: "LUT__16030" port: "out" }
	terminal	{ cell: "LUT__16035" port: "in[1]" }
 }
net {
	name: "n10052"
	terminal	{ cell: "LUT__16031" port: "out" }
	terminal	{ cell: "LUT__16032" port: "in[1]" }
 }
net {
	name: "n10053"
	terminal	{ cell: "LUT__16032" port: "out" }
	terminal	{ cell: "LUT__16035" port: "in[0]" }
	terminal	{ cell: "LUT__16078" port: "in[1]" }
 }
net {
	name: "n10054"
	terminal	{ cell: "LUT__16033" port: "out" }
	terminal	{ cell: "LUT__16034" port: "in[3]" }
	terminal	{ cell: "LUT__16084" port: "in[3]" }
 }
net {
	name: "n10055"
	terminal	{ cell: "LUT__16034" port: "out" }
	terminal	{ cell: "LUT__16035" port: "in[3]" }
	terminal	{ cell: "LUT__16078" port: "in[0]" }
 }
net {
	name: "n10056"
	terminal	{ cell: "LUT__16040" port: "out" }
	terminal	{ cell: "LUT__16041" port: "in[0]" }
 }
net {
	name: "n10057"
	terminal	{ cell: "LUT__16042" port: "out" }
	terminal	{ cell: "LUT__16043" port: "in[0]" }
	terminal	{ cell: "LUT__16044" port: "in[0]" }
	terminal	{ cell: "LUT__16045" port: "in[0]" }
	terminal	{ cell: "LUT__16047" port: "in[0]" }
 }
net {
	name: "n10058"
	terminal	{ cell: "LUT__16045" port: "out" }
	terminal	{ cell: "LUT__16046" port: "in[0]" }
 }
net {
	name: "n10059"
	terminal	{ cell: "LUT__16047" port: "out" }
	terminal	{ cell: "LUT__16048" port: "in[0]" }
	terminal	{ cell: "LUT__16049" port: "in[0]" }
	terminal	{ cell: "LUT__16050" port: "in[0]" }
 }
net {
	name: "n10060"
	terminal	{ cell: "LUT__16050" port: "out" }
	terminal	{ cell: "LUT__16051" port: "in[0]" }
 }
net {
	name: "n10061"
	terminal	{ cell: "LUT__16055" port: "out" }
	terminal	{ cell: "LUT__16056" port: "in[0]" }
	terminal	{ cell: "LUT__16057" port: "in[0]" }
	terminal	{ cell: "LUT__16058" port: "in[0]" }
	terminal	{ cell: "LUT__16059" port: "in[0]" }
 }
net {
	name: "n10062"
	terminal	{ cell: "LUT__16059" port: "out" }
	terminal	{ cell: "LUT__16060" port: "in[0]" }
	terminal	{ cell: "LUT__16061" port: "in[0]" }
	terminal	{ cell: "LUT__16062" port: "in[0]" }
	terminal	{ cell: "LUT__16063" port: "in[0]" }
 }
net {
	name: "n10063"
	terminal	{ cell: "LUT__16063" port: "out" }
	terminal	{ cell: "LUT__16064" port: "in[0]" }
	terminal	{ cell: "LUT__16065" port: "in[0]" }
	terminal	{ cell: "LUT__16066" port: "in[0]" }
	terminal	{ cell: "LUT__16067" port: "in[0]" }
 }
net {
	name: "n10064"
	terminal	{ cell: "LUT__16067" port: "out" }
	terminal	{ cell: "LUT__16068" port: "in[0]" }
	terminal	{ cell: "LUT__16069" port: "in[0]" }
	terminal	{ cell: "LUT__16070" port: "in[0]" }
 }
net {
	name: "n10065"
	terminal	{ cell: "LUT__16078" port: "out" }
	terminal	{ cell: "LUT__16079" port: "in[0]" }
	terminal	{ cell: "LUT__16090" port: "in[0]" }
	terminal	{ cell: "LUT__16091" port: "in[0]" }
	terminal	{ cell: "LUT__16092" port: "in[0]" }
	terminal	{ cell: "LUT__16093" port: "in[0]" }
	terminal	{ cell: "LUT__16094" port: "in[0]" }
 }
net {
	name: "n10066"
	terminal	{ cell: "LUT__16080" port: "out" }
	terminal	{ cell: "LUT__16081" port: "in[3]" }
 }
net {
	name: "n10067"
	terminal	{ cell: "LUT__16081" port: "out" }
	terminal	{ cell: "LUT__16083" port: "in[0]" }
	terminal	{ cell: "LUT__16096" port: "in[3]" }
 }
net {
	name: "n10068"
	terminal	{ cell: "LUT__16084" port: "out" }
	terminal	{ cell: "LUT__16087" port: "in[1]" }
 }
net {
	name: "n10069"
	terminal	{ cell: "LUT__16085" port: "out" }
	terminal	{ cell: "LUT__16086" port: "in[0]" }
	terminal	{ cell: "LUT__16095" port: "in[3]" }
 }
net {
	name: "n10070"
	terminal	{ cell: "LUT__16086" port: "out" }
	terminal	{ cell: "LUT__16087" port: "in[3]" }
 }
net {
	name: "n10071"
	terminal	{ cell: "LUT__16095" port: "out" }
	terminal	{ cell: "LUT__16097" port: "in[1]" }
 }
net {
	name: "n10072"
	terminal	{ cell: "LUT__16096" port: "out" }
	terminal	{ cell: "LUT__16097" port: "in[3]" }
 }
net {
	name: "n10073"
	terminal	{ cell: "LUT__16100" port: "out" }
	terminal	{ cell: "LUT__16103" port: "in[0]" }
	terminal	{ cell: "LUT__16123" port: "in[0]" }
	terminal	{ cell: "LUT__16138" port: "in[0]" }
 }
net {
	name: "n10074"
	terminal	{ cell: "LUT__16101" port: "out" }
	terminal	{ cell: "LUT__16103" port: "in[1]" }
	terminal	{ cell: "LUT__16128" port: "in[3]" }
	terminal	{ cell: "LUT__16132" port: "in[1]" }
 }
net {
	name: "n10075"
	terminal	{ cell: "LUT__16102" port: "out" }
	terminal	{ cell: "LUT__16103" port: "in[2]" }
 }
net {
	name: "n10076"
	terminal	{ cell: "LUT__16103" port: "out" }
	terminal	{ cell: "LUT__16111" port: "in[2]" }
	terminal	{ cell: "LUT__16133" port: "in[2]" }
 }
net {
	name: "n10077"
	terminal	{ cell: "LUT__16104" port: "out" }
	terminal	{ cell: "LUT__16108" port: "in[0]" }
	terminal	{ cell: "LUT__16137" port: "in[2]" }
 }
net {
	name: "n10078"
	terminal	{ cell: "LUT__16105" port: "out" }
	terminal	{ cell: "LUT__16108" port: "in[1]" }
	terminal	{ cell: "LUT__16119" port: "in[0]" }
	terminal	{ cell: "LUT__16137" port: "in[0]" }
 }
net {
	name: "n10079"
	terminal	{ cell: "LUT__16106" port: "out" }
	terminal	{ cell: "LUT__16108" port: "in[2]" }
 }
net {
	name: "n10080"
	terminal	{ cell: "LUT__16107" port: "out" }
	terminal	{ cell: "LUT__16108" port: "in[3]" }
 }
net {
	name: "n10081"
	terminal	{ cell: "LUT__16108" port: "out" }
	terminal	{ cell: "LUT__16111" port: "in[3]" }
 }
net {
	name: "n10082"
	terminal	{ cell: "LUT__16109" port: "out" }
	terminal	{ cell: "LUT__16111" port: "in[0]" }
	terminal	{ cell: "LUT__16119" port: "in[2]" }
	terminal	{ cell: "LUT__16134" port: "in[3]" }
 }
net {
	name: "n10083"
	terminal	{ cell: "LUT__16110" port: "out" }
	terminal	{ cell: "LUT__16111" port: "in[1]" }
	terminal	{ cell: "LUT__16125" port: "in[2]" }
	terminal	{ cell: "LUT__16136" port: "in[2]" }
 }
net {
	name: "n10084"
	terminal	{ cell: "LUT__16111" port: "out" }
	terminal	{ cell: "LUT__16113" port: "in[2]" }
	terminal	{ cell: "LUT__16142" port: "in[2]" }
 }
net {
	name: "n10085"
	terminal	{ cell: "LUT__16112" port: "out" }
	terminal	{ cell: "LUT__16113" port: "in[3]" }
 }
net {
	name: "n10086"
	terminal	{ cell: "LUT__16113" port: "out" }
	terminal	{ cell: "LUT__16114" port: "in[0]" }
 }
net {
	name: "n10087"
	terminal	{ cell: "LUT__16115" port: "out" }
	terminal	{ cell: "LUT__16116" port: "in[1]" }
	terminal	{ cell: "LUT__16117" port: "in[0]" }
 }
net {
	name: "n10088"
	terminal	{ cell: "LUT__16116" port: "out" }
	terminal	{ cell: "LUT__16118" port: "in[0]" }
	terminal	{ cell: "LUT__16119" port: "in[1]" }
 }
net {
	name: "n10089"
	terminal	{ cell: "LUT__16117" port: "out" }
	terminal	{ cell: "LUT__16118" port: "in[1]" }
 }
net {
	name: "n10090"
	terminal	{ cell: "LUT__16118" port: "out" }
	terminal	{ cell: "LUT__16119" port: "in[3]" }
 }
net {
	name: "n10091"
	terminal	{ cell: "LUT__16119" port: "out" }
	terminal	{ cell: "LUT__16143" port: "in[1]" }
 }
net {
	name: "n10092"
	terminal	{ cell: "LUT__16120" port: "out" }
	terminal	{ cell: "LUT__16121" port: "in[0]" }
	terminal	{ cell: "LUT__16134" port: "in[0]" }
	terminal	{ cell: "LUT__16137" port: "in[1]" }
	terminal	{ cell: "LUT__16151" port: "in[0]" }
	terminal	{ cell: "LUT__16152" port: "in[0]" }
 }
net {
	name: "n10093"
	terminal	{ cell: "LUT__16121" port: "out" }
	terminal	{ cell: "LUT__16122" port: "in[0]" }
	terminal	{ cell: "LUT__16124" port: "in[0]" }
	terminal	{ cell: "LUT__16128" port: "in[0]" }
	terminal	{ cell: "LUT__16133" port: "in[3]" }
	terminal	{ cell: "LUT__16153" port: "in[0]" }
 }
net {
	name: "n10094"
	terminal	{ cell: "LUT__16122" port: "out" }
	terminal	{ cell: "LUT__16123" port: "in[1]" }
 }
net {
	name: "n10095"
	terminal	{ cell: "LUT__16123" port: "out" }
	terminal	{ cell: "LUT__16143" port: "in[0]" }
 }
net {
	name: "n10096"
	terminal	{ cell: "LUT__16124" port: "out" }
	terminal	{ cell: "LUT__16129" port: "in[2]" }
 }
net {
	name: "n10097"
	terminal	{ cell: "LUT__16125" port: "out" }
	terminal	{ cell: "LUT__16126" port: "in[0]" }
 }
net {
	name: "n10098"
	terminal	{ cell: "LUT__16126" port: "out" }
	terminal	{ cell: "LUT__16129" port: "in[1]" }
 }
net {
	name: "n10099"
	terminal	{ cell: "LUT__16127" port: "out" }
	terminal	{ cell: "LUT__16128" port: "in[1]" }
	terminal	{ cell: "LUT__16132" port: "in[2]" }
	terminal	{ cell: "LUT__16157" port: "in[1]" }
 }
net {
	name: "n10100"
	terminal	{ cell: "LUT__16128" port: "out" }
	terminal	{ cell: "LUT__16129" port: "in[0]" }
 }
net {
	name: "n10101"
	terminal	{ cell: "LUT__16129" port: "out" }
	terminal	{ cell: "LUT__16143" port: "in[2]" }
 }
net {
	name: "n10102"
	terminal	{ cell: "LUT__16130" port: "out" }
	terminal	{ cell: "LUT__16131" port: "in[2]" }
 }
net {
	name: "n10103"
	terminal	{ cell: "LUT__16131" port: "out" }
	terminal	{ cell: "LUT__16133" port: "in[0]" }
 }
net {
	name: "n10104"
	terminal	{ cell: "LUT__16132" port: "out" }
	terminal	{ cell: "LUT__16133" port: "in[1]" }
 }
net {
	name: "n10105"
	terminal	{ cell: "LUT__16133" port: "out" }
	terminal	{ cell: "LUT__16142" port: "in[0]" }
 }
net {
	name: "n10106"
	terminal	{ cell: "LUT__16134" port: "out" }
	terminal	{ cell: "LUT__16139" port: "in[0]" }
 }
net {
	name: "n10107"
	terminal	{ cell: "LUT__16135" port: "out" }
	terminal	{ cell: "LUT__16136" port: "in[0]" }
 }
net {
	name: "n10108"
	terminal	{ cell: "LUT__16136" port: "out" }
	terminal	{ cell: "LUT__16139" port: "in[1]" }
 }
net {
	name: "n10109"
	terminal	{ cell: "LUT__16137" port: "out" }
	terminal	{ cell: "LUT__16139" port: "in[2]" }
 }
net {
	name: "n10110"
	terminal	{ cell: "LUT__16138" port: "out" }
	terminal	{ cell: "LUT__16139" port: "in[3]" }
 }
net {
	name: "n10111"
	terminal	{ cell: "LUT__16139" port: "out" }
	terminal	{ cell: "LUT__16142" port: "in[1]" }
 }
net {
	name: "n10112"
	terminal	{ cell: "LUT__16140" port: "out" }
	terminal	{ cell: "LUT__16141" port: "in[0]" }
 }
net {
	name: "n10113"
	terminal	{ cell: "LUT__16141" port: "out" }
	terminal	{ cell: "LUT__16142" port: "in[3]" }
 }
net {
	name: "n10114"
	terminal	{ cell: "LUT__16142" port: "out" }
	terminal	{ cell: "LUT__16143" port: "in[3]" }
 }
net {
	name: "n10115"
	terminal	{ cell: "LUT__16147" port: "out" }
	terminal	{ cell: "LUT__16148" port: "in[0]" }
	terminal	{ cell: "LUT__16149" port: "in[0]" }
	terminal	{ cell: "LUT__16150" port: "in[0]" }
	terminal	{ cell: "LUT__16151" port: "in[1]" }
	terminal	{ cell: "LUT__16152" port: "in[1]" }
	terminal	{ cell: "LUT__16153" port: "in[1]" }
 }
net {
	name: "n10116"
	terminal	{ cell: "LUT__16153" port: "out" }
	terminal	{ cell: "LUT__16154" port: "in[0]" }
	terminal	{ cell: "LUT__16155" port: "in[0]" }
	terminal	{ cell: "LUT__16156" port: "in[0]" }
	terminal	{ cell: "LUT__16157" port: "in[0]" }
 }
net {
	name: "n10117"
	terminal	{ cell: "LUT__16159" port: "out" }
	terminal	{ cell: "LUT__16160" port: "in[1]" }
 }
net {
	name: "n10118"
	terminal	{ cell: "LUT__16160" port: "out" }
	terminal	{ cell: "LUT__16163" port: "in[0]" }
 }
net {
	name: "n10119"
	terminal	{ cell: "LUT__16162" port: "out" }
	terminal	{ cell: "LUT__16163" port: "in[2]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "D" }
 }
net {
	name: "jtag_inst2_UPDATE"
	terminal	{ cell: "jtag_inst2_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__3954" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__3966" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__3996" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4020" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4021" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4025" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4029" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "in[2]" }
 }
net {
	name: "jtag_inst2_TDI"
	terminal	{ cell: "jtag_inst2_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[0]" }
 }
net {
	name: "jtag_inst2_SHIFT"
	terminal	{ cell: "jtag_inst2_SHIFT" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4053" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4877" port: "in[1]" }
 }
net {
	name: "jtag_inst2_SEL"
	terminal	{ cell: "jtag_inst2_SEL" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4877" port: "in[0]" }
 }
net {
	name: "jtag_inst2_RESET"
	terminal	{ cell: "jtag_inst2_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "SR" }
 }
net {
	name: "jtag_inst2_CAPTURE"
	terminal	{ cell: "jtag_inst2_CAPTURE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4023" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4053" port: "in[0]" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__15626" port: "in[1]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "rnVRST~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511De~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__15874" port: "in[1]" }
	terminal	{ cell: "LUT__15626" port: "in[0]" }
 }
net {
	name: "iFCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFCLK" port: "inpad" }
	terminal	{ cell: "rFRST~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CLK" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CLK" }
	terminal	{ cell: "rSRST~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "iSCLK~CLKOUT~1~338" port: "outpad" }
	terminal	{ cell: "iSCLK~CLKOUT~1~491" port: "outpad" }
	terminal	{ cell: "iSCLK~CLKOUT~2~150" port: "outpad" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "SR" }
	terminal	{ cell: "rFRST~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
	terminal	{ cell: "rnVRST~FF" port: "SR" }
	terminal	{ cell: "rSRST~FF" port: "SR" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__15885" port: "in[0]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__15891" port: "in[1]" }
	terminal	{ cell: "LUT__15893" port: "in[0]" }
	terminal	{ cell: "LUT__15894" port: "in[0]" }
	terminal	{ cell: "LUT__15896" port: "in[0]" }
	terminal	{ cell: "LUT__15906" port: "in[0]" }
	terminal	{ cell: "LUT__15918" port: "in[0]" }
	terminal	{ cell: "LUT__15941" port: "in[1]" }
	terminal	{ cell: "LUT__15943" port: "in[2]" }
	terminal	{ cell: "LUT__15950" port: "in[0]" }
	terminal	{ cell: "LUT__16020" port: "in[0]" }
 }
net {
	name: "oTestPort[2]"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
 }
net {
	name: "oTestPort[1]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
 }
net {
	name: "oTestPort[17]"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[17]" port: "outpad" }
	terminal	{ cell: "la0_probe8[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CLK" }
	terminal	{ cell: "la0_probe9[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe11~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2~FF" port: "CLK" }
	terminal	{ cell: "la0_probe10~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4~FF" port: "CLK" }
	terminal	{ cell: "la0_probe5~FF" port: "CLK" }
	terminal	{ cell: "la0_probe7~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[8]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[9]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[10]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[11]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[12]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[13]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[14]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[15]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe3[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u1" port: "RCLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "oTestPort[24]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[24]" port: "outpad" }
	terminal	{ cell: "la0_probe11~FF" port: "D" }
	terminal	{ cell: "LUT__15629" port: "in[0]" }
	terminal	{ cell: "LUT__15630" port: "in[1]" }
	terminal	{ cell: "LUT__15846" port: "in[0]" }
	terminal	{ cell: "LUT__15847" port: "in[0]" }
	terminal	{ cell: "LUT__15848" port: "in[0]" }
	terminal	{ cell: "LUT__15849" port: "in[0]" }
	terminal	{ cell: "LUT__15850" port: "in[0]" }
	terminal	{ cell: "LUT__15851" port: "in[0]" }
	terminal	{ cell: "LUT__15852" port: "in[0]" }
	terminal	{ cell: "LUT__15853" port: "in[0]" }
	terminal	{ cell: "LUT__15854" port: "in[0]" }
	terminal	{ cell: "LUT__15855" port: "in[0]" }
	terminal	{ cell: "LUT__15856" port: "in[0]" }
	terminal	{ cell: "LUT__15857" port: "in[0]" }
	terminal	{ cell: "LUT__15858" port: "in[0]" }
	terminal	{ cell: "LUT__15859" port: "in[0]" }
	terminal	{ cell: "LUT__15860" port: "in[0]" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
	terminal	{ cell: "la0_probe10~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ACTIVE_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
 }
net {
	name: "oTestPort[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "la0_probe8[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "D" }
 }
net {
	name: "oTestPort[3]"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe4~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_ERR_SYNC_ESC"
	terminal	{ cell: "MipiDphyRx1_RX_ERR_SYNC_ESC" port: "inpad" }
	terminal	{ cell: "la0_probe7~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "in" }
	terminal	{ cell: "la0_probe3[1]~FF" port: "D" }
 }
net {
	name: "oTestPort[0]"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "D" }
	terminal	{ cell: "LUT__15629" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN0"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "in" }
	terminal	{ cell: "la0_probe2~FF" port: "D" }
 }
net {
	name: "oTestPort[25]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[25]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe5~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "la0_probe9[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "D" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
	terminal	{ cell: "pt_input_flop_24" port: "CLK" }
	terminal	{ cell: "pt_input_flop_25" port: "CLK" }
	terminal	{ cell: "pt_output_flop_28" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_27" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_26" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~336_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_24_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_24" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_25_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_25" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_26_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_26" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_27_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_27" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_28" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "D" }
 }
net {
	name: "oAdv7511SdaOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SdaOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "D" }
 }
