
zephyr.elf:     file format elf32-littlearm


Disassembly of section text:

00000000 <_vector_table>:

	return fd_entry->obj;
}

int z_reserve_fd(void)
{
   0:	20000a90 	.word	0x20000a90
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke2(*(uintptr_t *)&mutex, *(uintptr_t *)&timeout, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
   4:	00001159 	.word	0x00001159
   8:	00003bd7 	.word	0x00003bd7
   c:	000010a9 	.word	0x000010a9
		if (fdtable[fd].obj == NULL) {
  10:	000010a9 	.word	0x000010a9
  14:	000010a9 	.word	0x000010a9
	for (fd = 0; fd < ARRAY_SIZE(fdtable); fd++) {
  18:	000010a9 	.word	0x000010a9
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
  1c:	000010a9 	.word	0x000010a9
	errno = ENFILE;
  20:	000010a9 	.word	0x000010a9
	return -1;
  24:	000010a9 	.word	0x000010a9
		arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_mutex_unlock(mutex);
  28:	000010a9 	.word	0x000010a9
  2c:	00000f99 	.word	0x00000f99
	}

	k_mutex_unlock(&fdtable_lock);

	return fd;
}
  30:	000010a9 	.word	0x000010a9
		fdtable[fd].obj = FD_OBJ_RESERVED;
  34:	000010a9 	.word	0x000010a9
  38:	00000f45 	.word	0x00000f45
  3c:	00003ad9 	.word	0x00003ad9

00000040 <_irq_vector_table>:
  40:	00001119 00001119 00001119 00001119     ................
  50:	00001119 00001119 00001119 00001119     ................
  60:	00001119 00001119 00001119 00001119     ................
  70:	00001119 00001119 00001119 00001119     ................
  80:	00001119 00001119 00001119 00001119     ................
  90:	00001119 00001119 00001119 00001119     ................
  a0:	00001119 00001119 00001119 00001119     ................
  b0:	00001119 00001119 00001119 00001119     ................
  c0:	00001119 00001119 00001119 00001119     ................
  d0:	00001119 00001119 00001119 00001119     ................
  e0:	00001119 00001119 00001119 00001119     ................
  f0:	00001119 00001119 00001119 00001119     ................
 100:	00001119 00001119 00001119 00001119     ................
 110:	00001119 00001119 00001119 00001119     ................
 120:	00001119 00001119 00001119 00001119     ................
 130:	00001119 00001119 00001119 00001119     ................
 140:	00001119                                ....

00000144 <_vector_end>:
	...

00000200 <m_firmware_info>:
 200:	281ee6de 8fcebb4c 00005b01 00008000     ...(L....[......
 210:	00000001 00000000 200013d0 00001a01     ........... ....

Disassembly of section _TEXT_SECTION_NAME_2:

00000220 <__aeabi_uldivmod>:
     220:	b953      	cbnz	r3, 238 <__aeabi_uldivmod+0x18>
     222:	b94a      	cbnz	r2, 238 <__aeabi_uldivmod+0x18>
     224:	2900      	cmp	r1, #0
     226:	bf08      	it	eq
     228:	2800      	cmpeq	r0, #0
     22a:	bf1c      	itt	ne
     22c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     230:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     234:	f000 b97c 	b.w	530 <__aeabi_idiv0>
     238:	f1ad 0c08 	sub.w	ip, sp, #8
     23c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     240:	f000 f806 	bl	250 <__udivmoddi4>
     244:	f8dd e004 	ldr.w	lr, [sp, #4]
     248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     24c:	b004      	add	sp, #16
     24e:	4770      	bx	lr

00000250 <__udivmoddi4>:
     250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     254:	468c      	mov	ip, r1
     256:	9d08      	ldr	r5, [sp, #32]
     258:	4604      	mov	r4, r0
     25a:	468a      	mov	sl, r1
     25c:	2b00      	cmp	r3, #0
     25e:	d14a      	bne.n	2f6 <CONFIG_LTE_NETWORK_TIMEOUT+0x9e>
     260:	428a      	cmp	r2, r1
     262:	4617      	mov	r7, r2
     264:	d962      	bls.n	32c <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x2c>
     266:	fab2 f682 	clz	r6, r2
     26a:	b14e      	cbz	r6, 280 <CONFIG_LTE_NETWORK_TIMEOUT+0x28>
     26c:	f1c6 0e20 	rsb	lr, r6, #32
     270:	fa01 f306 	lsl.w	r3, r1, r6
     274:	40b7      	lsls	r7, r6
     276:	40b4      	lsls	r4, r6
     278:	fa20 fe0e 	lsr.w	lr, r0, lr
     27c:	ea4e 0a03 	orr.w	sl, lr, r3
     280:	ea4f 4817 	mov.w	r8, r7, lsr #16
     284:	0c23      	lsrs	r3, r4, #16
     286:	fa1f f987 	uxth.w	r9, r7
     28a:	fbba fef8 	udiv	lr, sl, r8
     28e:	fb08 aa1e 	mls	sl, r8, lr, sl
     292:	fb0e f209 	mul.w	r2, lr, r9
     296:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
     29a:	429a      	cmp	r2, r3
     29c:	d90b      	bls.n	2b6 <CONFIG_LTE_NETWORK_TIMEOUT+0x5e>
     29e:	18fb      	adds	r3, r7, r3
     2a0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
     2a4:	bf2c      	ite	cs
     2a6:	2001      	movcs	r0, #1
     2a8:	2000      	movcc	r0, #0
     2aa:	429a      	cmp	r2, r3
     2ac:	d902      	bls.n	2b4 <CONFIG_LTE_NETWORK_TIMEOUT+0x5c>
     2ae:	2800      	cmp	r0, #0
     2b0:	f000 812a 	beq.w	508 <CONFIG_NET_TX_STACK_SIZE+0x58>
     2b4:	468e      	mov	lr, r1
     2b6:	1a9a      	subs	r2, r3, r2
     2b8:	b2a3      	uxth	r3, r4
     2ba:	fbb2 f0f8 	udiv	r0, r2, r8
     2be:	fb08 2210 	mls	r2, r8, r0, r2
     2c2:	fb00 f909 	mul.w	r9, r0, r9
     2c6:	ea43 4402 	orr.w	r4, r3, r2, lsl #16
     2ca:	45a1      	cmp	r9, r4
     2cc:	d907      	bls.n	2de <CONFIG_LTE_NETWORK_TIMEOUT+0x86>
     2ce:	193c      	adds	r4, r7, r4
     2d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     2d4:	d202      	bcs.n	2dc <CONFIG_LTE_NETWORK_TIMEOUT+0x84>
     2d6:	45a1      	cmp	r9, r4
     2d8:	f200 8110 	bhi.w	4fc <CONFIG_NET_TX_STACK_SIZE+0x4c>
     2dc:	4618      	mov	r0, r3
     2de:	eba4 0409 	sub.w	r4, r4, r9
     2e2:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     2e6:	2100      	movs	r1, #0
     2e8:	b11d      	cbz	r5, 2f2 <CONFIG_LTE_NETWORK_TIMEOUT+0x9a>
     2ea:	40f4      	lsrs	r4, r6
     2ec:	2300      	movs	r3, #0
     2ee:	e9c5 4300 	strd	r4, r3, [r5]
     2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     2f6:	428b      	cmp	r3, r1
     2f8:	d908      	bls.n	30c <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xc>
     2fa:	2d00      	cmp	r5, #0
     2fc:	f000 80f2 	beq.w	4e4 <CONFIG_NET_TX_STACK_SIZE+0x34>
     300:	2100      	movs	r1, #0
     302:	e9c5 0c00 	strd	r0, ip, [r5]
     306:	4608      	mov	r0, r1
     308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     30c:	fab3 f183 	clz	r1, r3
     310:	2900      	cmp	r1, #0
     312:	d14e      	bne.n	3b2 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xb2>
     314:	4563      	cmp	r3, ip
     316:	f0c0 80e8 	bcc.w	4ea <CONFIG_NET_TX_STACK_SIZE+0x3a>
     31a:	4282      	cmp	r2, r0
     31c:	f240 80e5 	bls.w	4ea <CONFIG_NET_TX_STACK_SIZE+0x3a>
     320:	4608      	mov	r0, r1
     322:	2d00      	cmp	r5, #0
     324:	d0e5      	beq.n	2f2 <CONFIG_LTE_NETWORK_TIMEOUT+0x9a>
     326:	e9c5 4a00 	strd	r4, sl, [r5]
     32a:	e7e2      	b.n	2f2 <CONFIG_LTE_NETWORK_TIMEOUT+0x9a>
     32c:	b902      	cbnz	r2, 330 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x30>
     32e:	deff      	udf	#255	; 0xff
     330:	fab2 f682 	clz	r6, r2
     334:	2e00      	cmp	r6, #0
     336:	f040 8099 	bne.w	46c <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x6c>
     33a:	1a8b      	subs	r3, r1, r2
     33c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
     340:	fa1f f882 	uxth.w	r8, r2
     344:	2101      	movs	r1, #1
     346:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     34a:	fbb3 f2fe 	udiv	r2, r3, lr
     34e:	fb0e 3012 	mls	r0, lr, r2, r3
     352:	fb08 f902 	mul.w	r9, r8, r2
     356:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
     35a:	45e1      	cmp	r9, ip
     35c:	d908      	bls.n	370 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x70>
     35e:	eb17 0c0c 	adds.w	ip, r7, ip
     362:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     366:	d202      	bcs.n	36e <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x6e>
     368:	45e1      	cmp	r9, ip
     36a:	f200 80ca 	bhi.w	502 <CONFIG_NET_TX_STACK_SIZE+0x52>
     36e:	461a      	mov	r2, r3
     370:	ebac 0c09 	sub.w	ip, ip, r9
     374:	b2a3      	uxth	r3, r4
     376:	fbbc f0fe 	udiv	r0, ip, lr
     37a:	fb0e cc10 	mls	ip, lr, r0, ip
     37e:	fb08 f800 	mul.w	r8, r8, r0
     382:	ea43 440c 	orr.w	r4, r3, ip, lsl #16
     386:	45a0      	cmp	r8, r4
     388:	d90e      	bls.n	3a8 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xa8>
     38a:	193c      	adds	r4, r7, r4
     38c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     390:	bf2c      	ite	cs
     392:	f04f 0c01 	movcs.w	ip, #1
     396:	f04f 0c00 	movcc.w	ip, #0
     39a:	45a0      	cmp	r8, r4
     39c:	d903      	bls.n	3a6 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xa6>
     39e:	f1bc 0f00 	cmp.w	ip, #0
     3a2:	f000 80a8 	beq.w	4f6 <CONFIG_NET_TX_STACK_SIZE+0x46>
     3a6:	4618      	mov	r0, r3
     3a8:	eba4 0408 	sub.w	r4, r4, r8
     3ac:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
     3b0:	e79a      	b.n	2e8 <CONFIG_LTE_NETWORK_TIMEOUT+0x90>
     3b2:	f1c1 0420 	rsb	r4, r1, #32
     3b6:	408b      	lsls	r3, r1
     3b8:	fa02 fe01 	lsl.w	lr, r2, r1
     3bc:	fa0c f601 	lsl.w	r6, ip, r1
     3c0:	40e2      	lsrs	r2, r4
     3c2:	fa20 f704 	lsr.w	r7, r0, r4
     3c6:	fa2c fc04 	lsr.w	ip, ip, r4
     3ca:	fa00 f801 	lsl.w	r8, r0, r1
     3ce:	4313      	orrs	r3, r2
     3d0:	433e      	orrs	r6, r7
     3d2:	0c1f      	lsrs	r7, r3, #16
     3d4:	0c32      	lsrs	r2, r6, #16
     3d6:	fa1f f983 	uxth.w	r9, r3
     3da:	fbbc f0f7 	udiv	r0, ip, r7
     3de:	fb07 cc10 	mls	ip, r7, r0, ip
     3e2:	fb00 fa09 	mul.w	sl, r0, r9
     3e6:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     3ea:	45e2      	cmp	sl, ip
     3ec:	d908      	bls.n	400 <CONFIG_AT_CMD_THREAD_STACK_SIZE>
     3ee:	eb13 0c0c 	adds.w	ip, r3, ip
     3f2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
     3f6:	d202      	bcs.n	3fe <CONFIG_LOG_PROCESS_THREAD_SLEEP_MS+0x16>
     3f8:	45e2      	cmp	sl, ip
     3fa:	f200 8089 	bhi.w	510 <CONFIG_NET_TX_STACK_SIZE+0x60>
     3fe:	4610      	mov	r0, r2
     400:	ebac 0c0a 	sub.w	ip, ip, sl
     404:	b2b6      	uxth	r6, r6
     406:	fbbc faf7 	udiv	sl, ip, r7
     40a:	fb07 cc1a 	mls	ip, r7, sl, ip
     40e:	fb0a f909 	mul.w	r9, sl, r9
     412:	ea46 420c 	orr.w	r2, r6, ip, lsl #16
     416:	4591      	cmp	r9, r2
     418:	d906      	bls.n	428 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x28>
     41a:	189a      	adds	r2, r3, r2
     41c:	f10a 36ff 	add.w	r6, sl, #4294967295	; 0xffffffff
     420:	d201      	bcs.n	426 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x26>
     422:	4591      	cmp	r9, r2
     424:	d87a      	bhi.n	51c <CONFIG_NET_TX_STACK_SIZE+0x6c>
     426:	46b2      	mov	sl, r6
     428:	ea4a 4000 	orr.w	r0, sl, r0, lsl #16
     42c:	eba2 0209 	sub.w	r2, r2, r9
     430:	fba0 670e 	umull	r6, r7, r0, lr
     434:	42ba      	cmp	r2, r7
     436:	46b4      	mov	ip, r6
     438:	46b9      	mov	r9, r7
     43a:	d302      	bcc.n	442 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x42>
     43c:	d107      	bne.n	44e <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x4e>
     43e:	45b0      	cmp	r8, r6
     440:	d205      	bcs.n	44e <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x4e>
     442:	ebb6 0c0e 	subs.w	ip, r6, lr
     446:	eb67 0303 	sbc.w	r3, r7, r3
     44a:	3801      	subs	r0, #1
     44c:	4699      	mov	r9, r3
     44e:	2d00      	cmp	r5, #0
     450:	d06b      	beq.n	52a <CONFIG_NET_TX_STACK_SIZE+0x7a>
     452:	ebb8 030c 	subs.w	r3, r8, ip
     456:	eb62 0209 	sbc.w	r2, r2, r9
     45a:	fa02 f404 	lsl.w	r4, r2, r4
     45e:	40cb      	lsrs	r3, r1
     460:	40ca      	lsrs	r2, r1
     462:	2100      	movs	r1, #0
     464:	431c      	orrs	r4, r3
     466:	e9c5 4200 	strd	r4, r2, [r5]
     46a:	e742      	b.n	2f2 <CONFIG_LTE_NETWORK_TIMEOUT+0x9a>
     46c:	40b7      	lsls	r7, r6
     46e:	f1c6 0220 	rsb	r2, r6, #32
     472:	fa01 f306 	lsl.w	r3, r1, r6
     476:	40b4      	lsls	r4, r6
     478:	fa21 fc02 	lsr.w	ip, r1, r2
     47c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     480:	fa20 f202 	lsr.w	r2, r0, r2
     484:	fa1f f887 	uxth.w	r8, r7
     488:	fbbc f1fe 	udiv	r1, ip, lr
     48c:	431a      	orrs	r2, r3
     48e:	fb0e cc11 	mls	ip, lr, r1, ip
     492:	fb01 f008 	mul.w	r0, r1, r8
     496:	0c13      	lsrs	r3, r2, #16
     498:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
     49c:	4560      	cmp	r0, ip
     49e:	d907      	bls.n	4b0 <CONFIG_NET_TX_STACK_SIZE>
     4a0:	eb17 0c0c 	adds.w	ip, r7, ip
     4a4:	f101 33ff 	add.w	r3, r1, #4294967295	; 0xffffffff
     4a8:	d201      	bcs.n	4ae <CONFIG_AT_CMD_THREAD_STACK_SIZE+0xae>
     4aa:	4560      	cmp	r0, ip
     4ac:	d833      	bhi.n	516 <CONFIG_NET_TX_STACK_SIZE+0x66>
     4ae:	4619      	mov	r1, r3
     4b0:	ebac 0c00 	sub.w	ip, ip, r0
     4b4:	b292      	uxth	r2, r2
     4b6:	fbbc f0fe 	udiv	r0, ip, lr
     4ba:	fb0e cc10 	mls	ip, lr, r0, ip
     4be:	fb00 f308 	mul.w	r3, r0, r8
     4c2:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     4c6:	4563      	cmp	r3, ip
     4c8:	d907      	bls.n	4da <CONFIG_NET_TX_STACK_SIZE+0x2a>
     4ca:	eb17 0c0c 	adds.w	ip, r7, ip
     4ce:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
     4d2:	d201      	bcs.n	4d8 <CONFIG_NET_TX_STACK_SIZE+0x28>
     4d4:	4563      	cmp	r3, ip
     4d6:	d825      	bhi.n	524 <CONFIG_NET_TX_STACK_SIZE+0x74>
     4d8:	4610      	mov	r0, r2
     4da:	ebac 0303 	sub.w	r3, ip, r3
     4de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     4e2:	e730      	b.n	346 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x46>
     4e4:	4629      	mov	r1, r5
     4e6:	4628      	mov	r0, r5
     4e8:	e703      	b.n	2f2 <CONFIG_LTE_NETWORK_TIMEOUT+0x9a>
     4ea:	1a84      	subs	r4, r0, r2
     4ec:	eb6c 0303 	sbc.w	r3, ip, r3
     4f0:	2001      	movs	r0, #1
     4f2:	469a      	mov	sl, r3
     4f4:	e715      	b.n	322 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x22>
     4f6:	3802      	subs	r0, #2
     4f8:	443c      	add	r4, r7
     4fa:	e755      	b.n	3a8 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xa8>
     4fc:	3802      	subs	r0, #2
     4fe:	443c      	add	r4, r7
     500:	e6ed      	b.n	2de <CONFIG_LTE_NETWORK_TIMEOUT+0x86>
     502:	3a02      	subs	r2, #2
     504:	44bc      	add	ip, r7
     506:	e733      	b.n	370 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x70>
     508:	f1ae 0e02 	sub.w	lr, lr, #2
     50c:	443b      	add	r3, r7
     50e:	e6d2      	b.n	2b6 <CONFIG_LTE_NETWORK_TIMEOUT+0x5e>
     510:	3802      	subs	r0, #2
     512:	449c      	add	ip, r3
     514:	e774      	b.n	400 <CONFIG_AT_CMD_THREAD_STACK_SIZE>
     516:	3902      	subs	r1, #2
     518:	44bc      	add	ip, r7
     51a:	e7c9      	b.n	4b0 <CONFIG_NET_TX_STACK_SIZE>
     51c:	f1aa 0a02 	sub.w	sl, sl, #2
     520:	441a      	add	r2, r3
     522:	e781      	b.n	428 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x28>
     524:	3802      	subs	r0, #2
     526:	44bc      	add	ip, r7
     528:	e7d7      	b.n	4da <CONFIG_NET_TX_STACK_SIZE+0x2a>
     52a:	4629      	mov	r1, r5
     52c:	e6e1      	b.n	2f2 <CONFIG_LTE_NETWORK_TIMEOUT+0x9a>
     52e:	bf00      	nop

00000530 <__aeabi_idiv0>:
     530:	4770      	bx	lr
     532:	bf00      	nop

00000534 <__gnu_cmse_nonsecure_call>:
     534:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
     538:	4627      	mov	r7, r4
     53a:	46a0      	mov	r8, r4
     53c:	46a1      	mov	r9, r4
     53e:	46a2      	mov	sl, r4
     540:	46a3      	mov	fp, r4
     542:	46a4      	mov	ip, r4
     544:	ed2d 8b10 	vpush	{d8-d15}
     548:	f04f 0500 	mov.w	r5, #0
     54c:	ec45 5b18 	vmov	d8, r5, r5
     550:	ec45 5a19 	vmov	s18, s19, r5, r5
     554:	ec45 5a1a 	vmov	s20, s21, r5, r5
     558:	ec45 5a1b 	vmov	s22, s23, r5, r5
     55c:	ec45 5a1c 	vmov	s24, s25, r5, r5
     560:	ec45 5a1d 	vmov	s26, s27, r5, r5
     564:	ec45 5a1e 	vmov	s28, s29, r5, r5
     568:	ec45 5a1f 	vmov	s30, s31, r5, r5
     56c:	eef1 5a10 	vmrs	r5, fpscr
     570:	f64f 7660 	movw	r6, #65376	; 0xff60
     574:	f6c0 76ff 	movt	r6, #4095	; 0xfff
     578:	4035      	ands	r5, r6
     57a:	eee1 5a10 	vmsr	fpscr, r5
     57e:	f384 8800 	msr	CPSR_f, r4
     582:	4625      	mov	r5, r4
     584:	4626      	mov	r6, r4
     586:	47a4      	blxns	r4
     588:	ecbd 8b10 	vpop	{d8-d15}
     58c:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

00000590 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     590:	680b      	ldr	r3, [r1, #0]
     592:	3301      	adds	r3, #1
     594:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     596:	4b01      	ldr	r3, [pc, #4]	; (59c <char_out+0xc>)
     598:	681b      	ldr	r3, [r3, #0]
     59a:	4718      	bx	r3
     59c:	200013d4 	.word	0x200013d4

000005a0 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
     5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5a4:	b085      	sub	sp, #20
     5a6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
     5a8:	469b      	mov	fp, r3
     5aa:	2c01      	cmp	r4, #1
     5ac:	bfb8      	it	lt
     5ae:	2401      	movlt	r4, #1
     5b0:	2b01      	cmp	r3, #1
     5b2:	bf0c      	ite	eq
     5b4:	2330      	moveq	r3, #48	; 0x30
     5b6:	2320      	movne	r3, #32
     5b8:	4616      	mov	r6, r2
     5ba:	4682      	mov	sl, r0
     5bc:	4688      	mov	r8, r1
     5be:	2501      	movs	r5, #1
     5c0:	270a      	movs	r7, #10
     5c2:	2200      	movs	r2, #0
     5c4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 634 <CONFIG_NET_RX_STACK_SIZE+0x58>
     5c8:	9302      	str	r3, [sp, #8]
     5ca:	fbb6 f3f9 	udiv	r3, r6, r9
     5ce:	9301      	str	r3, [sp, #4]
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
     5d0:	b90a      	cbnz	r2, 5d6 <_printk_dec_ulong+0x36>
     5d2:	45b1      	cmp	r9, r6
     5d4:	d81c      	bhi.n	610 <CONFIG_NET_RX_STACK_SIZE+0x34>
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
     5d6:	9b01      	ldr	r3, [sp, #4]
     5d8:	4641      	mov	r1, r8
     5da:	f103 0030 	add.w	r0, r3, #48	; 0x30
     5de:	47d0      	blx	sl
			found_largest_digit = 1;
     5e0:	2201      	movs	r2, #1
			digits++;
     5e2:	3501      	adds	r5, #1
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
		remainder %= pos;
     5e4:	9b01      	ldr	r3, [sp, #4]
		remaining--;
     5e6:	3f01      	subs	r7, #1
		remainder %= pos;
     5e8:	fb09 6613 	mls	r6, r9, r3, r6
		pos /= 10;
     5ec:	230a      	movs	r3, #10
	while (pos >= 10) {
     5ee:	2f01      	cmp	r7, #1
		pos /= 10;
     5f0:	fbb9 f9f3 	udiv	r9, r9, r3
	while (pos >= 10) {
     5f4:	d1e9      	bne.n	5ca <_printk_dec_ulong+0x2a>
	}
	out((int)(remainder + 48), ctx);
     5f6:	4641      	mov	r1, r8
     5f8:	f106 0030 	add.w	r0, r6, #48	; 0x30
     5fc:	47d0      	blx	sl

	if (padding == PAD_SPACE_AFTER) {
     5fe:	f1bb 0f03 	cmp.w	fp, #3
     602:	d102      	bne.n	60a <CONFIG_NET_RX_STACK_SIZE+0x2e>
		remaining = min_width - digits;
     604:	1b64      	subs	r4, r4, r5
		while (remaining-- > 0) {
     606:	2c00      	cmp	r4, #0
     608:	dc0e      	bgt.n	628 <CONFIG_NET_RX_STACK_SIZE+0x4c>
			out(' ', ctx);
		}
	}
}
     60a:	b005      	add	sp, #20
     60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
     610:	42bc      	cmp	r4, r7
     612:	dbe7      	blt.n	5e4 <CONFIG_NET_RX_STACK_SIZE+0x8>
				&& padding < PAD_SPACE_AFTER) {
     614:	f1bb 0f02 	cmp.w	fp, #2
     618:	d8e4      	bhi.n	5e4 <CONFIG_NET_RX_STACK_SIZE+0x8>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     61a:	4641      	mov	r1, r8
     61c:	9802      	ldr	r0, [sp, #8]
     61e:	9203      	str	r2, [sp, #12]
			digits++;
     620:	3501      	adds	r5, #1
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     622:	47d0      	blx	sl
			digits++;
     624:	9a03      	ldr	r2, [sp, #12]
     626:	e7dd      	b.n	5e4 <CONFIG_NET_RX_STACK_SIZE+0x8>
			out(' ', ctx);
     628:	4641      	mov	r1, r8
     62a:	2020      	movs	r0, #32
     62c:	47d0      	blx	sl
     62e:	3c01      	subs	r4, #1
     630:	e7e9      	b.n	606 <CONFIG_NET_RX_STACK_SIZE+0x2a>
     632:	bf00      	nop
     634:	3b9aca00 	.word	0x3b9aca00

00000638 <__printk_hook_install>:
	_char_out = fn;
     638:	4b01      	ldr	r3, [pc, #4]	; (640 <__printk_hook_install+0x8>)
     63a:	6018      	str	r0, [r3, #0]
}
     63c:	4770      	bx	lr
     63e:	bf00      	nop
     640:	200013d4 	.word	0x200013d4

00000644 <vprintk>:
	struct out_context ctx = { 0 };
     644:	2300      	movs	r3, #0
{
     646:	b513      	push	{r0, r1, r4, lr}
	struct out_context ctx = { 0 };
     648:	ac02      	add	r4, sp, #8
     64a:	f844 3d04 	str.w	r3, [r4, #-4]!
	z_vprintk(char_out, &ctx, fmt, ap);
     64e:	4602      	mov	r2, r0
     650:	460b      	mov	r3, r1
     652:	4803      	ldr	r0, [pc, #12]	; (660 <vprintk+0x1c>)
     654:	4621      	mov	r1, r4
     656:	f002 fff6 	bl	3646 <z_vprintk>
}
     65a:	b002      	add	sp, #8
     65c:	bd10      	pop	{r4, pc}
     65e:	bf00      	nop
     660:	00000591 	.word	0x00000591

00000664 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     664:	f04f 0220 	mov.w	r2, #32
     668:	f3ef 8311 	mrs	r3, BASEPRI
     66c:	f382 8811 	msr	BASEPRI, r2
     670:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     674:	2101      	movs	r1, #1
     676:	4a04      	ldr	r2, [pc, #16]	; (688 <nordicsemi_nrf91_init+0x24>)
     678:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     67c:	f383 8811 	msr	BASEPRI, r3
     680:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     684:	2000      	movs	r0, #0
     686:	4770      	bx	lr
     688:	50039000 	.word	0x50039000

0000068c <console_out>:
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
     68c:	280a      	cmp	r0, #10
{
     68e:	b538      	push	{r3, r4, r5, lr}
     690:	4604      	mov	r4, r0
     692:	4d07      	ldr	r5, [pc, #28]	; (6b0 <console_out+0x24>)
	if ('\n' == c) {
     694:	d104      	bne.n	6a0 <console_out+0x14>
     696:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
     698:	6843      	ldr	r3, [r0, #4]
     69a:	210d      	movs	r1, #13
     69c:	685b      	ldr	r3, [r3, #4]
     69e:	4798      	blx	r3
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
     6a0:	6828      	ldr	r0, [r5, #0]
     6a2:	6843      	ldr	r3, [r0, #4]
     6a4:	b2e1      	uxtb	r1, r4
     6a6:	685b      	ldr	r3, [r3, #4]
     6a8:	4798      	blx	r3

	return c;
}
     6aa:	4620      	mov	r0, r4
     6ac:	bd38      	pop	{r3, r4, r5, pc}
     6ae:	bf00      	nop
     6b0:	20000008 	.word	0x20000008

000006b4 <uart_console_hook_install>:
 *
 * @return N/A
 */

void uart_console_hook_install(void)
{
     6b4:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
     6b6:	4c04      	ldr	r4, [pc, #16]	; (6c8 <uart_console_hook_install+0x14>)
     6b8:	4620      	mov	r0, r4
     6ba:	f001 f8ad 	bl	1818 <__stdout_hook_install>
	__printk_hook_install(console_out);
     6be:	4620      	mov	r0, r4
}
     6c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__printk_hook_install(console_out);
     6c4:	f7ff bfb8 	b.w	638 <__printk_hook_install>
     6c8:	0000068d 	.word	0x0000068d

000006cc <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
     6cc:	b508      	push	{r3, lr}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     6ce:	4804      	ldr	r0, [pc, #16]	; (6e0 <uart_console_init+0x14>)
     6d0:	f001 fa9a 	bl	1c08 <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
     6d4:	4b03      	ldr	r3, [pc, #12]	; (6e4 <uart_console_init+0x18>)
     6d6:	6018      	str	r0, [r3, #0]
		}
	}
	k_busy_wait(1000000);
#endif

	uart_console_hook_install();
     6d8:	f7ff ffec 	bl	6b4 <uart_console_hook_install>

	return 0;
}
     6dc:	2000      	movs	r0, #0
     6de:	bd08      	pop	{r3, pc}
     6e0:	00004683 	.word	0x00004683
     6e4:	20000008 	.word	0x20000008

000006e8 <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
     6e8:	b508      	push	{r3, lr}
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     6ea:	4b11      	ldr	r3, [pc, #68]	; (730 <nrf_power_clock_isr+0x48>)
     6ec:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     6ee:	b16a      	cbz	r2, 70c <nrf_power_clock_isr+0x24>
    return p_reg->INTENSET & mask;
     6f0:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     6f4:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     6f8:	07d1      	lsls	r1, r2, #31
     6fa:	d507      	bpl.n	70c <nrf_power_clock_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     6fc:	2200      	movs	r2, #0
	ARG_UNUSED(arg);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct device *hfclk_dev = DEVICE_GET(clock_nrf5_m16src);
		struct nrf_clock_control *data = hfclk_dev->driver_data;
     6fe:	480d      	ldr	r0, [pc, #52]	; (734 <nrf_power_clock_isr+0x4c>)
     700:	601a      	str	r2, [r3, #0]

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
     702:	6883      	ldr	r3, [r0, #8]
     704:	7a5b      	ldrb	r3, [r3, #9]
     706:	b90b      	cbnz	r3, 70c <nrf_power_clock_isr+0x24>
			clkstarted_handle(hfclk_dev);
     708:	f003 f9c9 	bl	3a9e <clkstarted_handle>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     70c:	4b0a      	ldr	r3, [pc, #40]	; (738 <nrf_power_clock_isr+0x50>)
     70e:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     710:	b162      	cbz	r2, 72c <nrf_power_clock_isr+0x44>
    return p_reg->INTENSET & mask;
     712:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     716:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     71a:	0792      	lsls	r2, r2, #30
     71c:	d506      	bpl.n	72c <nrf_power_clock_isr+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     71e:	2200      	movs	r2, #0

		if (IS_ENABLED(
			CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
			z_nrf_clock_calibration_lfclk_started(lfclk_dev);
		}
		clkstarted_handle(lfclk_dev);
     720:	4806      	ldr	r0, [pc, #24]	; (73c <nrf_power_clock_isr+0x54>)
     722:	601a      	str	r2, [r3, #0]
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
     724:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(lfclk_dev);
     728:	f003 b9b9 	b.w	3a9e <clkstarted_handle>
}
     72c:	bd08      	pop	{r3, pc}
     72e:	bf00      	nop
     730:	50005100 	.word	0x50005100
     734:	20001484 	.word	0x20001484
     738:	50005104 	.word	0x50005104
     73c:	20001490 	.word	0x20001490

00000740 <rtc1_nrf_isr>:
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
     740:	2200      	movs	r2, #0
     742:	4b0d      	ldr	r3, [pc, #52]	; (778 <rtc1_nrf_isr+0x38>)
     744:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	__asm__ volatile(
     748:	f04f 0220 	mov.w	r2, #32
     74c:	f3ef 8111 	mrs	r1, BASEPRI
     750:	f382 8811 	msr	BASEPRI, r2
     754:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
     758:	4a08      	ldr	r2, [pc, #32]	; (77c <rtc1_nrf_isr+0x3c>)
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
     75a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
     75e:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
     760:	1ac0      	subs	r0, r0, r3
     762:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
     766:	4403      	add	r3, r0
     768:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
     76a:	f381 8811 	msr	BASEPRI, r1
     76e:	f3bf 8f6f 	isb	sy
		}
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
     772:	f001 bfb9 	b.w	26e8 <z_clock_announce>
     776:	bf00      	nop
     778:	50015000 	.word	0x50015000
     77c:	20000024 	.word	0x20000024

00000780 <z_clock_driver_init>:
}

int z_clock_driver_init(struct device *device)
{
     780:	b570      	push	{r4, r5, r6, lr}
     782:	4818      	ldr	r0, [pc, #96]	; (7e4 <z_clock_driver_init+0x64>)
     784:	f001 fa40 	bl	1c08 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_INST_0_NORDIC_NRF_CLOCK_LABEL "_32K");
	if (!clock) {
     788:	b348      	cbz	r0, 7de <z_clock_driver_init+0x5e>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
     78a:	6843      	ldr	r3, [r0, #4]
     78c:	2100      	movs	r1, #0
     78e:	681b      	ldr	r3, [r3, #0]
     790:	4798      	blx	r3
    p_reg->CC[ch] = cc_val;
     792:	2601      	movs	r6, #1
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
     794:	2400      	movs	r4, #0
    p_reg->INTENSET = mask;
     796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     79a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->PRESCALER = val;
     79e:	4d12      	ldr	r5, [pc, #72]	; (7e8 <z_clock_driver_init+0x68>)

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
     7a0:	4631      	mov	r1, r6
     7a2:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
     7a6:	f8c5 6540 	str.w	r6, [r5, #1344]	; 0x540
    p_reg->INTENSET = mask;
     7aa:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     7ae:	4b0f      	ldr	r3, [pc, #60]	; (7ec <z_clock_driver_init+0x6c>)
     7b0:	2015      	movs	r0, #21
     7b2:	601c      	str	r4, [r3, #0]
     7b4:	4b0e      	ldr	r3, [pc, #56]	; (7f0 <z_clock_driver_init+0x70>)
     7b6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     7ba:	4622      	mov	r2, r4
     7bc:	f000 fc0c 	bl	fd8 <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
     7c0:	2015      	movs	r0, #21
     7c2:	f000 fbf9 	bl	fb8 <arch_irq_enable>

	if (!IS_ENABLED(TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	return 0;
     7c6:	4620      	mov	r0, r4
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
     7c8:	4b0a      	ldr	r3, [pc, #40]	; (7f4 <z_clock_driver_init+0x74>)
     7ca:	601e      	str	r6, [r3, #0]
     7cc:	602e      	str	r6, [r5, #0]
     return p_reg->COUNTER;
     7ce:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504
		set_comparator(counter() + CYC_PER_TICK);
     7d2:	4433      	add	r3, r6
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     7d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     7d8:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
}
     7dc:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
     7de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     7e2:	e7fb      	b.n	7dc <z_clock_driver_init+0x5c>
     7e4:	0000468a 	.word	0x0000468a
     7e8:	50015000 	.word	0x50015000
     7ec:	50015140 	.word	0x50015140
     7f0:	e000e100 	.word	0xe000e100
     7f4:	50015008 	.word	0x50015008

000007f8 <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
     7f8:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
     7fa:	4e21      	ldr	r6, [pc, #132]	; (880 <CONFIG_ISR_STACK_SIZE+0x80>)
     7fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
     800:	bf08      	it	eq
     802:	4630      	moveq	r0, r6
	__asm__ volatile(
     804:	f04f 0320 	mov.w	r3, #32
     808:	f3ef 8411 	mrs	r4, BASEPRI
     80c:	f383 8811 	msr	BASEPRI, r3
     810:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     814:	491b      	ldr	r1, [pc, #108]	; (884 <CONFIG_ISR_STACK_SIZE+0x84>)
	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, dt, t = counter();
	bool zli_fixup = IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS);

	/* Round up to next tick boundary */
	cyc = ticks * CYC_PER_TICK + 1 + counter_sub(t, last_count);
     816:	4b1c      	ldr	r3, [pc, #112]	; (888 <CONFIG_ISR_STACK_SIZE+0x88>)
     818:	f8d1 2504 	ldr.w	r2, [r1, #1284]	; 0x504
     81c:	681d      	ldr	r5, [r3, #0]
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
     81e:	3801      	subs	r0, #1
	return (a - b) & COUNTER_MAX;
     820:	1b53      	subs	r3, r2, r5
     822:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	cyc += (CYC_PER_TICK - 1);
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;
	cyc += last_count;
     826:	3501      	adds	r5, #1
     828:	442b      	add	r3, r5
	cyc = ticks * CYC_PER_TICK + 1 + counter_sub(t, last_count);
     82a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
	cyc += last_count;
     82e:	42b0      	cmp	r0, r6
     830:	bfd4      	ite	le
     832:	1818      	addle	r0, r3, r0
     834:	1998      	addgt	r0, r3, r6
	return (a - b) & COUNTER_MAX;
     836:	1a82      	subs	r2, r0, r2
     838:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     83c:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
	 * least on nRF52.  Some experimentation on nrf52840 shows
	 * that you need to be early by about 400 processor cycles
	 * (about 1/5th of a RTC cycle) in order to reliably get the
	 * interrupt.  The docs say two cycles, they mean two cycles.
	 */
	if (counter_sub(cyc, t) > 2) {
     840:	2a02      	cmp	r2, #2
    p_reg->CC[ch] = cc_val;
     842:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
     846:	d904      	bls.n	852 <CONFIG_ISR_STACK_SIZE+0x52>
	__asm__ volatile(
     848:	f384 8811 	msr	BASEPRI, r4
     84c:	f3bf 8f6f 	isb	sy
	}
#endif

	k_spin_unlock(&lock, key);
#endif /* CONFIG_TICKLESS_KERNEL */
}
     850:	bd70      	pop	{r4, r5, r6, pc}
     return p_reg->COUNTER;
     852:	f8d1 3504 	ldr.w	r3, [r1, #1284]	; 0x504
		if (dt == 0 || dt > 0x7fffff) {
     856:	4a0d      	ldr	r2, [pc, #52]	; (88c <CONFIG_ISR_STACK_SIZE+0x8c>)
	return (a - b) & COUNTER_MAX;
     858:	1ac3      	subs	r3, r0, r3
     85a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
		if (dt == 0 || dt > 0x7fffff) {
     85e:	1e5d      	subs	r5, r3, #1
     860:	4295      	cmp	r5, r2
     862:	d905      	bls.n	870 <CONFIG_ISR_STACK_SIZE+0x70>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     864:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     868:	4b09      	ldr	r3, [pc, #36]	; (890 <CONFIG_ISR_STACK_SIZE+0x90>)
     86a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
     86e:	e7eb      	b.n	848 <CONFIG_ISR_STACK_SIZE+0x48>
		} else if (dt == 1) {
     870:	2b01      	cmp	r3, #1
			set_comparator(cyc + 2);
     872:	bf02      	ittt	eq
     874:	3002      	addeq	r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     876:	f020 407f 	biceq.w	r0, r0, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     87a:	f8c1 0540 	streq.w	r0, [r1, #1344]	; 0x540
     87e:	e7e3      	b.n	848 <CONFIG_ISR_STACK_SIZE+0x48>
     880:	00fffffe 	.word	0x00fffffe
     884:	50015000 	.word	0x50015000
     888:	20000024 	.word	0x20000024
     88c:	007ffffe 	.word	0x007ffffe
     890:	e000e100 	.word	0xe000e100

00000894 <z_clock_elapsed>:
	__asm__ volatile(
     894:	f04f 0220 	mov.w	r2, #32
     898:	f3ef 8311 	mrs	r3, BASEPRI
     89c:	f382 8811 	msr	BASEPRI, r2
     8a0:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     8a4:	4a06      	ldr	r2, [pc, #24]	; (8c0 <z_clock_elapsed+0x2c>)
     8a6:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
     8aa:	4a06      	ldr	r2, [pc, #24]	; (8c4 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
     8ac:	6812      	ldr	r2, [r2, #0]
     8ae:	1a80      	subs	r0, r0, r2
     8b0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
     8b4:	f383 8811 	msr	BASEPRI, r3
     8b8:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
     8bc:	4770      	bx	lr
     8be:	bf00      	nop
     8c0:	50015000 	.word	0x50015000
     8c4:	20000024 	.word	0x20000024

000008c8 <spm_config_peripheral.constprop.1>:
		     SPU_PERIPHID_PERM_SECUREMAPPING_Split;

	return present && (usel || split);
}

static int spm_config_peripheral(u8_t id, bool dma_present)
     8c8:	b508      	push	{r3, lr}
	 * Assign DMA capabilities and lock down the attribution.
	 *
	 * Note: the function assumes that the peripheral ID matches
	 * the IRQ line.
	 */
	NVIC_DisableIRQ(id);
     8ca:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     8cc:	2b00      	cmp	r3, #0
     8ce:	db0c      	blt.n	8ea <spm_config_peripheral.constprop.1+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     8d0:	2201      	movs	r2, #1
     8d2:	f000 011f 	and.w	r1, r0, #31
     8d6:	408a      	lsls	r2, r1
     8d8:	095b      	lsrs	r3, r3, #5
     8da:	4910      	ldr	r1, [pc, #64]	; (91c <spm_config_peripheral.constprop.1+0x54>)
     8dc:	3320      	adds	r3, #32
     8de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     8e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     8e6:	f3bf 8f6f 	isb	sy
     8ea:	0083      	lsls	r3, r0, #2
     8ec:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
     8f0:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     8f4:	2831      	cmp	r0, #49	; 0x31
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
     8f6:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     8fa:	d006      	beq.n	90a <spm_config_peripheral.constprop.1+0x42>
	return present && (usel || split);
     8fc:	2a00      	cmp	r2, #0
     8fe:	da07      	bge.n	910 <spm_config_peripheral.constprop.1+0x48>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
     900:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
     904:	3a02      	subs	r2, #2

	if (usel_or_split(id)) {
     906:	2a01      	cmp	r2, #1
     908:	d802      	bhi.n	910 <spm_config_peripheral.constprop.1+0x48>
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
     90a:	4a05      	ldr	r2, [pc, #20]	; (920 <spm_config_peripheral.constprop.1+0x58>)
     90c:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	}

	/* Even for non-present peripherals we force IRQs to be routed
	 * to Non-Secure state.
	 */
	irq_target_state_set(id, 0);
     910:	2100      	movs	r1, #0
     912:	f003 f931 	bl	3b78 <irq_target_state_set>
	return 0;
}
     916:	2000      	movs	r0, #0
     918:	bd08      	pop	{r3, pc}
     91a:	bf00      	nop
     91c:	e000e100 	.word	0xe000e100
     920:	80000100 	.word	0x80000100

00000924 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
     924:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	u32_t *vtor_ns = (u32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     926:	f44f 4440 	mov.w	r4, #49152	; 0xc000
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     92a:	f24c 0504 	movw	r5, #49156	; 0xc004
{
     92e:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
     930:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     934:	482c      	ldr	r0, [pc, #176]	; (9e8 <spm_jump+0xc4>)
     936:	f002 fffe 	bl	3936 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     93a:	6821      	ldr	r1, [r4, #0]
     93c:	482b      	ldr	r0, [pc, #172]	; (9ec <spm_jump+0xc8>)
     93e:	f002 fffa 	bl	3936 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     942:	6829      	ldr	r1, [r5, #0]
     944:	482a      	ldr	r0, [pc, #168]	; (9f0 <spm_jump+0xcc>)
     946:	f002 fff6 	bl	3936 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     94a:	2210      	movs	r2, #16
     94c:	2100      	movs	r1, #0
     94e:	4668      	mov	r0, sp
     950:	f003 f9cc 	bl	3cec <memset>
		.vtor_ns = (u32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
     954:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
     956:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     958:	9300      	str	r3, [sp, #0]
     95a:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
     95c:	f000 fee6 	bl	172c <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
     960:	2001      	movs	r0, #1
     962:	f000 ff13 	bl	178c <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
     966:	2000      	movs	r0, #0
     968:	f000 fefc 	bl	1764 <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
     96c:	2000      	movs	r0, #0
     96e:	f000 ff21 	bl	17b4 <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
     972:	2101      	movs	r1, #1
     974:	2000      	movs	r0, #0
     976:	f000 ff3b 	bl	17f0 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
     97a:	f000 ff2f 	bl	17dc <tz_nonsecure_fpu_access_enable>

	spm_configure_ns(&spm_ns_conf);

	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     97e:	682c      	ldr	r4, [r5, #0]

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
     980:	481c      	ldr	r0, [pc, #112]	; (9f4 <spm_jump+0xd0>)
     982:	f002 ffd8 	bl	3936 <printk>
		/* Note: Move UARTE0 before jumping, if it is
		 * to be used on the Non-Secure domain.
		 */

		/* Configure UARTE0 as non-secure */
		spm_config_peripheral(
     986:	2008      	movs	r0, #8
     988:	f7ff ff9e 	bl	8c8 <spm_config_peripheral.constprop.1>
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     98c:	f024 0401 	bic.w	r4, r4, #1
  __ASM volatile ("dsb 0xF":::"memory");
     990:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     994:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
     998:	0864      	lsrs	r4, r4, #1
     99a:	0064      	lsls	r4, r4, #1
     99c:	4620      	mov	r0, r4
     99e:	4621      	mov	r1, r4
     9a0:	4622      	mov	r2, r4
     9a2:	4623      	mov	r3, r4
     9a4:	ed9f 0a14 	vldr	s0, [pc, #80]	; 9f8 <spm_jump+0xd4>
     9a8:	eddf 0a13 	vldr	s1, [pc, #76]	; 9f8 <spm_jump+0xd4>
     9ac:	ed9f 1a12 	vldr	s2, [pc, #72]	; 9f8 <spm_jump+0xd4>
     9b0:	eddf 1a11 	vldr	s3, [pc, #68]	; 9f8 <spm_jump+0xd4>
     9b4:	ed9f 2a10 	vldr	s4, [pc, #64]	; 9f8 <spm_jump+0xd4>
     9b8:	eddf 2a0f 	vldr	s5, [pc, #60]	; 9f8 <spm_jump+0xd4>
     9bc:	ed9f 3a0e 	vldr	s6, [pc, #56]	; 9f8 <spm_jump+0xd4>
     9c0:	eddf 3a0d 	vldr	s7, [pc, #52]	; 9f8 <spm_jump+0xd4>
     9c4:	ed9f 4a0c 	vldr	s8, [pc, #48]	; 9f8 <spm_jump+0xd4>
     9c8:	eddf 4a0b 	vldr	s9, [pc, #44]	; 9f8 <spm_jump+0xd4>
     9cc:	ed9f 5a0a 	vldr	s10, [pc, #40]	; 9f8 <spm_jump+0xd4>
     9d0:	eddf 5a09 	vldr	s11, [pc, #36]	; 9f8 <spm_jump+0xd4>
     9d4:	ed9f 6a08 	vldr	s12, [pc, #32]	; 9f8 <spm_jump+0xd4>
     9d8:	eddf 6a07 	vldr	s13, [pc, #28]	; 9f8 <spm_jump+0xd4>
     9dc:	ed9f 7a06 	vldr	s14, [pc, #24]	; 9f8 <spm_jump+0xd4>
     9e0:	eddf 7a05 	vldr	s15, [pc, #20]	; 9f8 <spm_jump+0xd4>
     9e4:	f7ff fda6 	bl	534 <__gnu_cmse_nonsecure_call>
     9e8:	000047ec 	.word	0x000047ec
     9ec:	00004803 	.word	0x00004803
     9f0:	00004818 	.word	0x00004818
     9f4:	00004836 	.word	0x00004836
     9f8:	00000000 	.word	0x00000000

000009fc <spm_config>:
		      (u32_t)reset_ns);
	}
}

void spm_config(void)
{
     9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash region\t\tDomain\t\tPermissions\n");
     a00:	486f      	ldr	r0, [pc, #444]	; (bc0 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x8>)
     a02:	f002 ff98 	bl	3936 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(flash_perm); i++) {
     a06:	2100      	movs	r1, #0
		NRF_SPU->FLASHREGION[i].PERM = flash_perm[i];
     a08:	f8df 8200 	ldr.w	r8, [pc, #512]	; c0c <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x54>
     a0c:	4f6d      	ldr	r7, [pc, #436]	; (bc4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xc>)
		PRINT("%c", flash_perm[i] & FLASH_READ  ? 'r' : '-');
     a0e:	4d6e      	ldr	r5, [pc, #440]	; (bc8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x10>)
		NRF_SPU->FLASHREGION[i].PERM = flash_perm[i];
     a10:	f858 4021 	ldr.w	r4, [r8, r1, lsl #2]
     a14:	03ca      	lsls	r2, r1, #15
     a16:	f501 73c0 	add.w	r3, r1, #384	; 0x180
     a1a:	f847 4023 	str.w	r4, [r7, r3, lsl #2]
		PRINT("%02u 0x%05x 0x%05x \t", i, 32 * KB(i), 32 * KB(i + 1));
     a1e:	486b      	ldr	r0, [pc, #428]	; (bcc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x14>)
     a20:	f502 4300 	add.w	r3, r2, #32768	; 0x8000
     a24:	1c4e      	adds	r6, r1, #1
     a26:	f002 ff86 	bl	3936 <printk>
		PRINT("%s", flash_perm[i] & FLASH_SECURE ? "Secure\t\t" :
     a2a:	4b69      	ldr	r3, [pc, #420]	; (bd0 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x18>)
     a2c:	f014 0f10 	tst.w	r4, #16
     a30:	4968      	ldr	r1, [pc, #416]	; (bd4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1c>)
     a32:	4869      	ldr	r0, [pc, #420]	; (bd8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x20>)
     a34:	bf08      	it	eq
     a36:	4619      	moveq	r1, r3
     a38:	f002 ff7d 	bl	3936 <printk>
		PRINT("%c", flash_perm[i] & FLASH_READ  ? 'r' : '-');
     a3c:	f014 0f04 	tst.w	r4, #4
     a40:	bf14      	ite	ne
     a42:	2172      	movne	r1, #114	; 0x72
     a44:	212d      	moveq	r1, #45	; 0x2d
     a46:	4628      	mov	r0, r5
     a48:	f002 ff75 	bl	3936 <printk>
		PRINT("%c", flash_perm[i] & FLASH_WRITE ? 'w' : '-');
     a4c:	f014 0f02 	tst.w	r4, #2
     a50:	bf14      	ite	ne
     a52:	2177      	movne	r1, #119	; 0x77
     a54:	212d      	moveq	r1, #45	; 0x2d
     a56:	4628      	mov	r0, r5
     a58:	f002 ff6d 	bl	3936 <printk>
		PRINT("%c", flash_perm[i] & FLASH_EXEC  ? 'x' : '-');
     a5c:	f014 0f01 	tst.w	r4, #1
     a60:	bf14      	ite	ne
     a62:	2178      	movne	r1, #120	; 0x78
     a64:	212d      	moveq	r1, #45	; 0x2d
     a66:	4628      	mov	r0, r5
     a68:	f002 ff65 	bl	3936 <printk>
		PRINT("%c", flash_perm[i] & FLASH_LOCK  ? 'l' : '-');
     a6c:	f414 7f80 	tst.w	r4, #256	; 0x100
     a70:	bf14      	ite	ne
     a72:	216c      	movne	r1, #108	; 0x6c
     a74:	212d      	moveq	r1, #45	; 0x2d
     a76:	4628      	mov	r0, r5
     a78:	f002 ff5d 	bl	3936 <printk>
		PRINT("\n");
     a7c:	4857      	ldr	r0, [pc, #348]	; (bdc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x24>)
     a7e:	f002 ff5a 	bl	3936 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(flash_perm); i++) {
     a82:	2e20      	cmp	r6, #32
     a84:	4631      	mov	r1, r6
     a86:	d1c3      	bne.n	a10 <spm_config+0x14>
	u32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
     a88:	4b55      	ldr	r3, [pc, #340]	; (be0 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x28>)
	NRF_SPU->FLASHNSC[0].REGION = FLASH_NSC_REGION_FROM_ADDR(__sg_start);
     a8a:	4a4e      	ldr	r2, [pc, #312]	; (bc4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xc>)
     a8c:	f3c3 31c4 	ubfx	r1, r3, #15, #5
	u32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
     a90:	f3c3 030e 	ubfx	r3, r3, #0, #15
     a94:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
	NRF_SPU->FLASHNSC[0].SIZE = FLASH_NSC_SIZE_REG(nsc_size);
     a98:	f3c3 1343 	ubfx	r3, r3, #5, #4
	NRF_SPU->FLASHNSC[0].REGION = FLASH_NSC_REGION_FROM_ADDR(__sg_start);
     a9c:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
	NRF_SPU->FLASHNSC[0].SIZE = FLASH_NSC_SIZE_REG(nsc_size);
     aa0:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
     aa4:	f8d2 1500 	ldr.w	r1, [r2, #1280]	; 0x500
     aa8:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
     aac:	484d      	ldr	r0, [pc, #308]	; (be4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x2c>)
     aae:	0152      	lsls	r2, r2, #5
     ab0:	f002 ff41 	bl	3936 <printk>
	PRINT("\n");
     ab4:	4849      	ldr	r0, [pc, #292]	; (bdc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x24>)
     ab6:	f002 ff3e 	bl	3936 <printk>
	int err = spm_secure_services_init();
     aba:	f003 f80f 	bl	3adc <spm_secure_services_init>
	if (err != 0) {
     abe:	4601      	mov	r1, r0
     ac0:	b110      	cbz	r0, ac8 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x3c>
		PRINT("Could not initialize secure services (err %d).\n", err);
     ac2:	4849      	ldr	r0, [pc, #292]	; (be8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x30>)
     ac4:	f002 ff37 	bl	3936 <printk>
	PRINT("\n");
     ac8:	4844      	ldr	r0, [pc, #272]	; (bdc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x24>)
     aca:	f002 ff34 	bl	3936 <printk>
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
     ace:	4847      	ldr	r0, [pc, #284]	; (bec <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x34>)
     ad0:	f002 ff31 	bl	3936 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(sram_perm); i++) {
     ad4:	2100      	movs	r1, #0
		NRF_SPU->RAMREGION[i].PERM = sram_perm[i];
     ad6:	f8df 8138 	ldr.w	r8, [pc, #312]	; c10 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x58>
     ada:	4f3a      	ldr	r7, [pc, #232]	; (bc4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xc>)
		PRINT("%c", sram_perm[i] & SRAM_READ  ? 'r' : '-');
     adc:	4d3a      	ldr	r5, [pc, #232]	; (bc8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x10>)
		NRF_SPU->RAMREGION[i].PERM = sram_perm[i];
     ade:	f858 4021 	ldr.w	r4, [r8, r1, lsl #2]
     ae2:	034a      	lsls	r2, r1, #13
     ae4:	f501 73e0 	add.w	r3, r1, #448	; 0x1c0
     ae8:	f847 4023 	str.w	r4, [r7, r3, lsl #2]
		PRINT("%02u 0x%05x 0x%05x\t", i, 8 * KB(i), 8 * KB(i + 1));
     aec:	4840      	ldr	r0, [pc, #256]	; (bf0 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x38>)
     aee:	f502 5300 	add.w	r3, r2, #8192	; 0x2000
     af2:	1c4e      	adds	r6, r1, #1
     af4:	f002 ff1f 	bl	3936 <printk>
		PRINT("%s", sram_perm[i] & SRAM_SECURE ? "Secure\t\t" :
     af8:	4b35      	ldr	r3, [pc, #212]	; (bd0 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x18>)
     afa:	f014 0f10 	tst.w	r4, #16
     afe:	4935      	ldr	r1, [pc, #212]	; (bd4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1c>)
     b00:	4835      	ldr	r0, [pc, #212]	; (bd8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x20>)
     b02:	bf08      	it	eq
     b04:	4619      	moveq	r1, r3
     b06:	f002 ff16 	bl	3936 <printk>
		PRINT("%c", sram_perm[i] & SRAM_READ  ? 'r' : '-');
     b0a:	f014 0f04 	tst.w	r4, #4
     b0e:	bf14      	ite	ne
     b10:	2172      	movne	r1, #114	; 0x72
     b12:	212d      	moveq	r1, #45	; 0x2d
     b14:	4628      	mov	r0, r5
     b16:	f002 ff0e 	bl	3936 <printk>
		PRINT("%c", sram_perm[i] & SRAM_WRITE ? 'w' : '-');
     b1a:	f014 0f02 	tst.w	r4, #2
     b1e:	bf14      	ite	ne
     b20:	2177      	movne	r1, #119	; 0x77
     b22:	212d      	moveq	r1, #45	; 0x2d
     b24:	4628      	mov	r0, r5
     b26:	f002 ff06 	bl	3936 <printk>
		PRINT("%c", sram_perm[i] & SRAM_EXEC  ? 'x' : '-');
     b2a:	f014 0f01 	tst.w	r4, #1
     b2e:	bf14      	ite	ne
     b30:	2178      	movne	r1, #120	; 0x78
     b32:	212d      	moveq	r1, #45	; 0x2d
     b34:	4628      	mov	r0, r5
     b36:	f002 fefe 	bl	3936 <printk>
		PRINT("%c", sram_perm[i] & SRAM_LOCK  ? 'l' : '-');
     b3a:	f414 7f80 	tst.w	r4, #256	; 0x100
     b3e:	bf14      	ite	ne
     b40:	216c      	movne	r1, #108	; 0x6c
     b42:	212d      	moveq	r1, #45	; 0x2d
     b44:	4628      	mov	r0, r5
     b46:	f002 fef6 	bl	3936 <printk>
		PRINT("\n");
     b4a:	4824      	ldr	r0, [pc, #144]	; (bdc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x24>)
     b4c:	f002 fef3 	bl	3936 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(sram_perm); i++) {
     b50:	2e20      	cmp	r6, #32
     b52:	4631      	mov	r1, r6
     b54:	d1c3      	bne.n	ade <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x52>
	PRINT("\n");
     b56:	4821      	ldr	r0, [pc, #132]	; (bdc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x24>)
     b58:	f002 feed 	bl	3936 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
     b5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
		NRF_SPU->GPIOPORT[0].PERM = 0;
     b60:	2400      	movs	r4, #0
	NRF_SPU->DPPI[0].PERM = mask;
     b62:	4d18      	ldr	r5, [pc, #96]	; (bc4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xc>)
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
     b64:	4823      	ldr	r0, [pc, #140]	; (bf4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x3c>)
	NRF_SPU->DPPI[0].PERM = mask;
     b66:	f8c5 3480 	str.w	r3, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
     b6a:	f002 fee4 	bl	3936 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
     b6e:	f8df 80a4 	ldr.w	r8, [pc, #164]	; c14 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x5c>
		NRF_SPU->GPIOPORT[0].PERM = 0;
     b72:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
     b76:	f8df 90a0 	ldr.w	r9, [pc, #160]	; c18 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x60>
     b7a:	4d1f      	ldr	r5, [pc, #124]	; (bf8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x40>)
     b7c:	eb05 06c4 	add.w	r6, r5, r4, lsl #3
     b80:	7977      	ldrb	r7, [r6, #5]
     b82:	f855 2034 	ldr.w	r2, [r5, r4, lsl #3]
     b86:	2f00      	cmp	r7, #0
     b88:	bf14      	ite	ne
     b8a:	4643      	movne	r3, r8
     b8c:	464b      	moveq	r3, r9
     b8e:	4621      	mov	r1, r4
     b90:	481a      	ldr	r0, [pc, #104]	; (bfc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x44>)
     b92:	f002 fed0 	bl	3936 <printk>
		if (!periph[i].nonsecure) {
     b96:	b957      	cbnz	r7, bae <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x122>
			PRINT("\tSKIP\n");
     b98:	4819      	ldr	r0, [pc, #100]	; (c00 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x48>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
     b9a:	3401      	adds	r4, #1
			PRINT("\tOK\n");
     b9c:	f002 fecb 	bl	3936 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
     ba0:	2c19      	cmp	r4, #25
     ba2:	d1eb      	bne.n	b7c <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0xf0>
	PRINT("\n");
     ba4:	480d      	ldr	r0, [pc, #52]	; (bdc <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x24>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
     ba6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
     baa:	f002 bec4 	b.w	3936 <printk>
		err = spm_config_peripheral(periph[i].id, false);
     bae:	7930      	ldrb	r0, [r6, #4]
     bb0:	f7ff fe8a 	bl	8c8 <spm_config_peripheral.constprop.1>
		if (err) {
     bb4:	b108      	cbz	r0, bba <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x2>
			PRINT("\tERROR\n");
     bb6:	4813      	ldr	r0, [pc, #76]	; (c04 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x4c>)
     bb8:	e7ef      	b.n	b9a <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x10e>
			PRINT("\tOK\n");
     bba:	4813      	ldr	r0, [pc, #76]	; (c08 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x50>)
     bbc:	e7ed      	b.n	b9a <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x10e>
     bbe:	bf00      	nop
     bc0:	000046c8 	.word	0x000046c8
     bc4:	50003000 	.word	0x50003000
     bc8:	00004700 	.word	0x00004700
     bcc:	000046eb 	.word	0x000046eb
     bd0:	000046b1 	.word	0x000046b1
     bd4:	000046a8 	.word	0x000046a8
     bd8:	000047d5 	.word	0x000047d5
     bdc:	000049f8 	.word	0x000049f8
     be0:	00007fe0 	.word	0x00007fe0
     be4:	00004703 	.word	0x00004703
     be8:	00004749 	.word	0x00004749
     bec:	00004779 	.word	0x00004779
     bf0:	0000479b 	.word	0x0000479b
     bf4:	000047af 	.word	0x000047af
     bf8:	000043d0 	.word	0x000043d0
     bfc:	000047cb 	.word	0x000047cb
     c00:	000047d8 	.word	0x000047d8
     c04:	000047df 	.word	0x000047df
     c08:	000047e7 	.word	0x000047e7
     c0c:	00004350 	.word	0x00004350
     c10:	00004498 	.word	0x00004498
     c14:	000046bd 	.word	0x000046bd
     c18:	000046b5 	.word	0x000046b5

00000c1c <__acle_se_spm_request_read>:
	size_t size;
};

__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read(void *destination, u32_t addr, size_t len)
{
     c1c:	b510      	push	{r4, lr}
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
     c1e:	2800      	cmp	r0, #0
     c20:	d04b      	beq.n	cba <__acle_se_spm_request_read+0x9e>
     c22:	2a00      	cmp	r2, #0
     c24:	d049      	beq.n	cba <__acle_se_spm_request_read+0x9e>

	for (size_t i = 0; i < ARRAY_SIZE(ranges); i++) {
		u32_t start = ranges[i].start;
		u32_t size = ranges[i].size;

		if (addr >= start && addr + len <= start + size) {
     c26:	4b26      	ldr	r3, [pc, #152]	; (cc0 <__acle_se_spm_request_read+0xa4>)
     c28:	4299      	cmp	r1, r3
     c2a:	d93c      	bls.n	ca6 <__acle_se_spm_request_read+0x8a>
     c2c:	1854      	adds	r4, r2, r1
     c2e:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
     c32:	429c      	cmp	r4, r3
     c34:	d83a      	bhi.n	cac <__acle_se_spm_request_read+0x90>
			memcpy(destination, (const void *)addr, len);
     c36:	f003 f82c 	bl	3c92 <memcpy>
			return 0;
     c3a:	2000      	movs	r0, #0
		}
	}

	return -EPERM;
}
     c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     c40:	4671      	mov	r1, lr
     c42:	4672      	mov	r2, lr
     c44:	4673      	mov	r3, lr
     c46:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     c4a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     c4e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     c52:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     c56:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     c5a:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     c5e:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     c62:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     c66:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     c6a:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     c6e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     c72:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
     c76:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
     c7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
     c7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
     c82:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
     c86:	f38e 8c00 	msr	CPSR_fs, lr
     c8a:	b410      	push	{r4}
     c8c:	eef1 ca10 	vmrs	ip, fpscr
     c90:	f64f 7460 	movw	r4, #65376	; 0xff60
     c94:	f6c0 74ff 	movt	r4, #4095	; 0xfff
     c98:	ea0c 0c04 	and.w	ip, ip, r4
     c9c:	eee1 ca10 	vmsr	fpscr, ip
     ca0:	bc10      	pop	{r4}
     ca2:	46f4      	mov	ip, lr
     ca4:	4774      	bxns	lr
		if (addr >= start && addr + len <= start + size) {
     ca6:	4b07      	ldr	r3, [pc, #28]	; (cc4 <__acle_se_spm_request_read+0xa8>)
     ca8:	4299      	cmp	r1, r3
     caa:	d903      	bls.n	cb4 <__acle_se_spm_request_read+0x98>
     cac:	4b06      	ldr	r3, [pc, #24]	; (cc8 <__acle_se_spm_request_read+0xac>)
     cae:	1854      	adds	r4, r2, r1
     cb0:	429c      	cmp	r4, r3
     cb2:	d9c0      	bls.n	c36 <__acle_se_spm_request_read+0x1a>
	return -EPERM;
     cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     cb8:	e7c0      	b.n	c3c <__acle_se_spm_request_read+0x20>
		return -EINVAL;
     cba:	f06f 0015 	mvn.w	r0, #21
     cbe:	e7bd      	b.n	c3c <__acle_se_spm_request_read+0x20>
     cc0:	00ff0203 	.word	0x00ff0203
     cc4:	00ff012f 	.word	0x00ff012f
     cc8:	00ff0138 	.word	0x00ff0138

00000ccc <__acle_se_spm_firmware_info>:
#endif /* CONFIG_SPM_SERVICE_RNG */

#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info(u32_t fw_address, struct fw_info *info)
{
     ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     cd0:	4684      	mov	ip, r0
     cd2:	b085      	sub	sp, #20
	const struct fw_info *tmp_info;

	if (info == NULL) {
     cd4:	460f      	mov	r7, r1
     cd6:	2900      	cmp	r1, #0
     cd8:	d06a      	beq.n	db0 <__acle_se_spm_firmware_info+0xe4>
/* Search for the firmware_info structure inside the firmware. */
static inline const struct fw_info *fw_info_find(u32_t firmware_address)
{
	const struct fw_info *finfo;

	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
     cda:	2400      	movs	r4, #0
		if (expected_32[i] != actual_32[i]) {
     cdc:	f645 3a01 	movw	sl, #23297	; 0x5b01
		finfo = fw_info_check(firmware_address +
						allowed_offsets[i]);
     ce0:	f8df e0d8 	ldr.w	lr, [pc, #216]	; dbc <__acle_se_spm_firmware_info+0xf0>
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     ce4:	4e34      	ldr	r6, [pc, #208]	; (db8 <__acle_se_spm_firmware_info+0xec>)
		if (expected_32[i] != actual_32[i]) {
     ce6:	f8df 80d8 	ldr.w	r8, [pc, #216]	; dc0 <__acle_se_spm_firmware_info+0xf4>
     cea:	f8df 90d8 	ldr.w	r9, [pc, #216]	; dc4 <__acle_se_spm_firmware_info+0xf8>
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     cee:	ad01      	add	r5, sp, #4
		finfo = fw_info_check(firmware_address +
     cf0:	f85e b024 	ldr.w	fp, [lr, r4, lsl #2]
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     cf4:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
     cf8:	eb0c 030b 	add.w	r3, ip, fp
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
     cfc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	if (((u32_t)expected % 4) || ((u32_t)actual % 4) || ((u32_t)len % 4)) {
     d00:	079a      	lsls	r2, r3, #30
     d02:	d144      	bne.n	d8e <__acle_se_spm_firmware_info+0xc2>
		if (expected_32[i] != actual_32[i]) {
     d04:	f85c 200b 	ldr.w	r2, [ip, fp]
     d08:	4542      	cmp	r2, r8
     d0a:	d105      	bne.n	d18 <__acle_se_spm_firmware_info+0x4c>
     d0c:	685a      	ldr	r2, [r3, #4]
     d0e:	454a      	cmp	r2, r9
     d10:	d102      	bne.n	d18 <__acle_se_spm_firmware_info+0x4c>
     d12:	689a      	ldr	r2, [r3, #8]
     d14:	4552      	cmp	r2, sl
     d16:	d044      	beq.n	da2 <__acle_se_spm_firmware_info+0xd6>
	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
     d18:	3401      	adds	r4, #1
     d1a:	2c03      	cmp	r4, #3
     d1c:	d1e8      	bne.n	cf0 <__acle_se_spm_firmware_info+0x24>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
     d1e:	f06f 000d 	mvn.w	r0, #13
}
     d22:	b005      	add	sp, #20
     d24:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     d28:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     d2c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     d30:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     d34:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     d38:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     d3c:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     d40:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     d44:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     d48:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     d4c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     d50:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
     d54:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
     d58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
     d5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
     d60:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d64:	4671      	mov	r1, lr
     d66:	4672      	mov	r2, lr
     d68:	4673      	mov	r3, lr
     d6a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
     d6e:	f38e 8c00 	msr	CPSR_fs, lr
     d72:	b410      	push	{r4}
     d74:	eef1 ca10 	vmrs	ip, fpscr
     d78:	f64f 7460 	movw	r4, #65376	; 0xff60
     d7c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
     d80:	ea0c 0c04 	and.w	ip, ip, r4
     d84:	eee1 ca10 	vmsr	fpscr, ip
     d88:	bc10      	pop	{r4}
     d8a:	46f4      	mov	ip, lr
     d8c:	4774      	bxns	lr
	if (((u32_t)expected % 4) || ((u32_t)actual % 4) || ((u32_t)len % 4)) {
     d8e:	2200      	movs	r2, #0
		if (expected_8[i] != actual_8[i]) {
     d90:	5c98      	ldrb	r0, [r3, r2]
     d92:	5ca9      	ldrb	r1, [r5, r2]
     d94:	4288      	cmp	r0, r1
     d96:	d1bf      	bne.n	d18 <__acle_se_spm_firmware_info+0x4c>
	for (u32_t i = 0; i < len; i++) {
     d98:	3201      	adds	r2, #1
     d9a:	2a0c      	cmp	r2, #12
     d9c:	d1f8      	bne.n	d90 <__acle_se_spm_firmware_info+0xc4>
		if (finfo) {
     d9e:	2b00      	cmp	r3, #0
     da0:	d0ba      	beq.n	d18 <__acle_se_spm_firmware_info+0x4c>
		memcpy(info, tmp_info, sizeof(*tmp_info));
     da2:	2220      	movs	r2, #32
     da4:	4619      	mov	r1, r3
     da6:	4638      	mov	r0, r7
     da8:	f002 ff73 	bl	3c92 <memcpy>
		return 0;
     dac:	2000      	movs	r0, #0
     dae:	e7b8      	b.n	d22 <__acle_se_spm_firmware_info+0x56>
		return -EINVAL;
     db0:	f06f 0015 	mvn.w	r0, #21
     db4:	e7b5      	b.n	d22 <__acle_se_spm_firmware_info+0x56>
     db6:	bf00      	nop
     db8:	000042f0 	.word	0x000042f0
     dbc:	00004518 	.word	0x00004518
     dc0:	281ee6de 	.word	0x281ee6de
     dc4:	8fcebb4c 	.word	0x8fcebb4c

00000dc8 <nrf_cc310_platform_abort_init>:

/** @brief Function to initialize the nrf_cc310_platform abort APIs.
 */
void nrf_cc310_platform_abort_init(void)
{
	nrf_cc310_platform_set_abort(&apis);
     dc8:	4801      	ldr	r0, [pc, #4]	; (dd0 <nrf_cc310_platform_abort_init+0x8>)
     dca:	f001 beed 	b.w	2ba8 <nrf_cc310_platform_set_abort>
     dce:	bf00      	nop
     dd0:	00004524 	.word	0x00004524

00000dd4 <mutex_unlock>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock(nrf_cc310_platform_mutex_t *mutex) {
     dd4:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
     dd6:	b130      	cbz	r0, de6 <mutex_unlock+0x12>
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     dd8:	6843      	ldr	r3, [r0, #4]
     dda:	b13b      	cbz	r3, dec <mutex_unlock+0x18>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
     ddc:	6800      	ldr	r0, [r0, #0]
     dde:	f001 f901 	bl	1fe4 <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC310_PLATFORM_SUCCESS;
     de2:	2000      	movs	r0, #0
}
     de4:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
     de6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     dea:	e7fb      	b.n	de4 <mutex_unlock+0x10>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     dec:	4800      	ldr	r0, [pc, #0]	; (df0 <mutex_unlock+0x1c>)
     dee:	e7f9      	b.n	de4 <mutex_unlock+0x10>
     df0:	ffff8fea 	.word	0xffff8fea

00000df4 <mutex_lock>:
static int32_t mutex_lock(nrf_cc310_platform_mutex_t *mutex) {
     df4:	b508      	push	{r3, lr}
    if(mutex == NULL) {
     df6:	b158      	cbz	r0, e10 <mutex_lock+0x1c>
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     df8:	6843      	ldr	r3, [r0, #4]
     dfa:	b163      	cbz	r3, e16 <mutex_lock+0x22>
    p_mutex = (struct k_mutex *)mutex->mutex;
     dfc:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
     dfe:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     e02:	f001 f87d 	bl	1f00 <z_impl_k_mutex_lock>
    if (ret == 0) {
     e06:	2800      	cmp	r0, #0
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
     e08:	4804      	ldr	r0, [pc, #16]	; (e1c <mutex_lock+0x28>)
     e0a:	bf08      	it	eq
     e0c:	2000      	moveq	r0, #0
}
     e0e:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
     e10:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     e14:	e7fb      	b.n	e0e <mutex_lock+0x1a>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     e16:	4802      	ldr	r0, [pc, #8]	; (e20 <mutex_lock+0x2c>)
     e18:	e7f9      	b.n	e0e <mutex_lock+0x1a>
     e1a:	bf00      	nop
     e1c:	ffff8fe9 	.word	0xffff8fe9
     e20:	ffff8fea 	.word	0xffff8fea

00000e24 <mutex_free>:
static void mutex_free(nrf_cc310_platform_mutex_t *mutex) {
     e24:	b538      	push	{r3, r4, r5, lr}
    if (mutex == NULL) {
     e26:	4604      	mov	r4, r0
     e28:	b918      	cbnz	r0, e32 <mutex_free+0xe>
        platform_abort_apis.abort_fn(
     e2a:	4b0b      	ldr	r3, [pc, #44]	; (e58 <mutex_free+0x34>)
     e2c:	480b      	ldr	r0, [pc, #44]	; (e5c <mutex_free+0x38>)
     e2e:	685b      	ldr	r3, [r3, #4]
     e30:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
     e32:	6865      	ldr	r5, [r4, #4]
     e34:	b155      	cbz	r5, e4c <mutex_free+0x28>
    if ((mutex->flags & NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED) == 0) {
     e36:	f015 0502 	ands.w	r5, r5, #2
     e3a:	6820      	ldr	r0, [r4, #0]
     e3c:	d107      	bne.n	e4e <mutex_free+0x2a>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
     e3e:	4601      	mov	r1, r0
     e40:	4807      	ldr	r0, [pc, #28]	; (e60 <mutex_free+0x3c>)
     e42:	f001 f82f 	bl	1ea4 <k_mem_slab_free>
        mutex->mutex = NULL;
     e46:	6025      	str	r5, [r4, #0]
    mutex->flags = NRF_CC310_PLATFORM_MUTEX_MASK_INVALID;
     e48:	2300      	movs	r3, #0
     e4a:	6063      	str	r3, [r4, #4]
}
     e4c:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     e4e:	2214      	movs	r2, #20
     e50:	2100      	movs	r1, #0
     e52:	f002 ff4b 	bl	3cec <memset>
     e56:	e7f7      	b.n	e48 <mutex_free+0x24>
     e58:	20001428 	.word	0x20001428
     e5c:	00004954 	.word	0x00004954
     e60:	20000028 	.word	0x20000028

00000e64 <mutex_init>:
static void mutex_init(nrf_cc310_platform_mutex_t *mutex) {
     e64:	b510      	push	{r4, lr}
    if (mutex == NULL) {
     e66:	4604      	mov	r4, r0
     e68:	b918      	cbnz	r0, e72 <mutex_init+0xe>
        platform_abort_apis.abort_fn(
     e6a:	4b13      	ldr	r3, [pc, #76]	; (eb8 <mutex_init+0x54>)
     e6c:	4813      	ldr	r0, [pc, #76]	; (ebc <mutex_init+0x58>)
     e6e:	685b      	ldr	r3, [r3, #4]
     e70:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID &&
     e72:	6863      	ldr	r3, [r4, #4]
     e74:	b9bb      	cbnz	r3, ea6 <mutex_init+0x42>
     e76:	6823      	ldr	r3, [r4, #0]
     e78:	b9ab      	cbnz	r3, ea6 <mutex_init+0x42>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
     e7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     e7e:	4621      	mov	r1, r4
     e80:	480f      	ldr	r0, [pc, #60]	; (ec0 <mutex_init+0x5c>)
     e82:	f000 ffe1 	bl	1e48 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
     e86:	b908      	cbnz	r0, e8c <mutex_init+0x28>
     e88:	6823      	ldr	r3, [r4, #0]
     e8a:	b91b      	cbnz	r3, e94 <mutex_init+0x30>
            platform_abort_apis.abort_fn(
     e8c:	4b0a      	ldr	r3, [pc, #40]	; (eb8 <mutex_init+0x54>)
     e8e:	480d      	ldr	r0, [pc, #52]	; (ec4 <mutex_init+0x60>)
     e90:	685b      	ldr	r3, [r3, #4]
     e92:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     e94:	2214      	movs	r2, #20
     e96:	2100      	movs	r1, #0
     e98:	6820      	ldr	r0, [r4, #0]
     e9a:	f002 ff27 	bl	3cec <memset>
        mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
     e9e:	6863      	ldr	r3, [r4, #4]
     ea0:	f043 0302 	orr.w	r3, r3, #2
     ea4:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
     ea6:	6820      	ldr	r0, [r4, #0]
	z_impl_k_mutex_init(mutex);
     ea8:	f002 ffb8 	bl	3e1c <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_VALID;
     eac:	6863      	ldr	r3, [r4, #4]
     eae:	f043 0301 	orr.w	r3, r3, #1
     eb2:	6063      	str	r3, [r4, #4]
}
     eb4:	bd10      	pop	{r4, pc}
     eb6:	bf00      	nop
     eb8:	20001428 	.word	0x20001428
     ebc:	00004954 	.word	0x00004954
     ec0:	20000028 	.word	0x20000028
     ec4:	0000497a 	.word	0x0000497a

00000ec8 <nrf_cc310_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc310_platform mutex APIs
 */
void nrf_cc310_platform_mutex_init(void)
{
     ec8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
     eca:	4906      	ldr	r1, [pc, #24]	; (ee4 <nrf_cc310_platform_mutex_init+0x1c>)
     ecc:	2340      	movs	r3, #64	; 0x40
     ece:	4806      	ldr	r0, [pc, #24]	; (ee8 <nrf_cc310_platform_mutex_init+0x20>)
     ed0:	2214      	movs	r2, #20
     ed2:	f002 ff91 	bl	3df8 <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
}
     ed6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
     eda:	4904      	ldr	r1, [pc, #16]	; (eec <nrf_cc310_platform_mutex_init+0x24>)
     edc:	4804      	ldr	r0, [pc, #16]	; (ef0 <nrf_cc310_platform_mutex_init+0x28>)
     ede:	f001 be9b 	b.w	2c18 <nrf_cc310_platform_set_mutexes>
     ee2:	bf00      	nop
     ee4:	20000044 	.word	0x20000044
     ee8:	20000028 	.word	0x20000028
     eec:	0000453c 	.word	0x0000453c
     ef0:	0000452c 	.word	0x0000452c

00000ef4 <z_arm_exc_exit>:
    /* r0 contains the caller mode */
    push {r0, lr}
#endif

#ifdef CONFIG_PREEMPT_ENABLED
    ldr r0, =_kernel
     ef4:	4804      	ldr	r0, [pc, #16]	; (f08 <_EXIT_EXC+0x2>)

    ldr r1, [r0, #_kernel_offset_to_current]
     ef6:	6881      	ldr	r1, [r0, #8]

    ldr r0, [r0, #_kernel_offset_to_ready_q_cache]
     ef8:	6a40      	ldr	r0, [r0, #36]	; 0x24
    cmp r0, r1
     efa:	4288      	cmp	r0, r1
    beq _EXIT_EXC
     efc:	d003      	beq.n	f06 <_EXIT_EXC>

#if defined(CONFIG_CPU_CORTEX_M)
    /* context switch required, pend the PendSV exception */
    ldr r1, =_SCS_ICSR
     efe:	4903      	ldr	r1, [pc, #12]	; (f0c <_EXIT_EXC+0x6>)
    ldr r2, =_SCS_ICSR_PENDSV
     f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    str r2, [r1]
     f04:	600a      	str	r2, [r1, #0]

00000f06 <_EXIT_EXC>:
    bl z_check_stack_sentinel
#endif /* CONFIG_CPU_CORTEX_M */
#endif /* CONFIG_STACK_SENTINEL */

#if defined(CONFIG_CPU_CORTEX_M)
    bx lr
     f06:	4770      	bx	lr
    ldr r0, =_kernel
     f08:	20000630 	.word	0x20000630
    ldr r1, =_SCS_ICSR
     f0c:	e000ed04 	.word	0xe000ed04

00000f10 <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
     f10:	4a09      	ldr	r2, [pc, #36]	; (f38 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
     f12:	490a      	ldr	r1, [pc, #40]	; (f3c <arch_swap+0x2c>)
	_current->arch.basepri = key;
     f14:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
     f16:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
     f18:	6658      	str	r0, [r3, #100]	; 0x64
	_current->arch.swap_return_value = _k_neg_eagain;
     f1a:	6699      	str	r1, [r3, #104]	; 0x68

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
     f1c:	4908      	ldr	r1, [pc, #32]	; (f40 <arch_swap+0x30>)
     f1e:	684b      	ldr	r3, [r1, #4]
     f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
     f24:	604b      	str	r3, [r1, #4]
     f26:	2300      	movs	r3, #0
     f28:	f383 8811 	msr	BASEPRI, r3
     f2c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
     f30:	6893      	ldr	r3, [r2, #8]
}
     f32:	6e98      	ldr	r0, [r3, #104]	; 0x68
     f34:	4770      	bx	lr
     f36:	bf00      	nop
     f38:	20000630 	.word	0x20000630
     f3c:	00004580 	.word	0x00004580
     f40:	e000ed00 	.word	0xe000ed00

00000f44 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
     f44:	4912      	ldr	r1, [pc, #72]	; (f90 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
     f46:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
     f48:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
     f4c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
     f4e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
     f52:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
     f56:	2020      	movs	r0, #32
    msr BASEPRI, r0
     f58:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
     f5c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
     f60:	4f0c      	ldr	r7, [pc, #48]	; (f94 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
     f62:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
     f66:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
     f68:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
     f6a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
     f6c:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs r3, #0
     f6e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
     f70:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
     f72:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
     f76:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
     f78:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
     f7a:	f002 fe33 	bl	3be4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
     f7e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
     f82:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
     f86:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
     f8a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
     f8e:	4770      	bx	lr
    ldr r1, =_kernel
     f90:	20000630 	.word	0x20000630
    ldr v4, =_SCS_ICSR
     f94:	e000ed04 	.word	0xe000ed04

00000f98 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
     f98:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
     f9c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
     f9e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
     fa2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
     fa6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
     fa8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
     fac:	2902      	cmp	r1, #2
    beq _oops
     fae:	d0ff      	beq.n	fb0 <_oops>

00000fb0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
     fb0:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
     fb2:	f002 fe0c 	bl	3bce <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
     fb6:	bd01      	pop	{r0, pc}

00000fb8 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
     fb8:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     fba:	2b00      	cmp	r3, #0
     fbc:	db08      	blt.n	fd0 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     fbe:	2201      	movs	r2, #1
     fc0:	f000 001f 	and.w	r0, r0, #31
     fc4:	fa02 f000 	lsl.w	r0, r2, r0
     fc8:	4a02      	ldr	r2, [pc, #8]	; (fd4 <arch_irq_enable+0x1c>)
     fca:	095b      	lsrs	r3, r3, #5
     fcc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
     fd0:	4770      	bx	lr
     fd2:	bf00      	nop
     fd4:	e000e100 	.word	0xe000e100

00000fd8 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
     fd8:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
     fda:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
     fdc:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     fe0:	bfa8      	it	ge
     fe2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
     fe6:	ea4f 1141 	mov.w	r1, r1, lsl #5
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     fea:	bfb8      	it	lt
     fec:	4b05      	ldrlt	r3, [pc, #20]	; (1004 <z_arm_irq_priority_set+0x2c>)
     fee:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     ff0:	bfab      	itete	ge
     ff2:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     ff6:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     ffa:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     ffe:	5419      	strblt	r1, [r3, r0]
}
    1000:	4770      	bx	lr
    1002:	bf00      	nop
    1004:	e000ed14 	.word	0xe000ed14

00001008 <arch_new_thread>:
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     size_t stackSize, k_thread_entry_t pEntry,
		     void *parameter1, void *parameter2, void *parameter3,
		     int priority, unsigned int options)
{
    1008:	b573      	push	{r0, r1, r4, r5, r6, lr}
    100a:	461e      	mov	r6, r3
#endif
	stackEnd = pStackMem + stackSize;

	struct __esf *pInitCtx;

	z_new_thread_init(thread, pStackMem, stackSize, priority,
    100c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
{
    100e:	4605      	mov	r5, r0
	z_new_thread_init(thread, pStackMem, stackSize, priority,
    1010:	9300      	str	r3, [sp, #0]
    1012:	9b09      	ldr	r3, [sp, #36]	; 0x24
	stackEnd = pStackMem + stackSize;
    1014:	188c      	adds	r4, r1, r2
	z_new_thread_init(thread, pStackMem, stackSize, priority,
    1016:	f002 ffb7 	bl	3f88 <z_new_thread_init>
	pInitCtx->basic.pc = (u32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
    101a:	4a0b      	ldr	r2, [pc, #44]	; (1048 <arch_new_thread+0x40>)
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
    101c:	f1a4 0320 	sub.w	r3, r4, #32
    1020:	f023 0307 	bic.w	r3, r3, #7
	pInitCtx->basic.pc &= 0xfffffffe;
    1024:	f022 0201 	bic.w	r2, r2, #1
    1028:	619a      	str	r2, [r3, #24]
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
	pInitCtx->basic.a2 = (u32_t)parameter1;
    102a:	9a06      	ldr	r2, [sp, #24]
	pInitCtx->basic.a1 = (u32_t)pEntry;
    102c:	601e      	str	r6, [r3, #0]
	pInitCtx->basic.a2 = (u32_t)parameter1;
    102e:	605a      	str	r2, [r3, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
    1030:	9a07      	ldr	r2, [sp, #28]
    1032:	609a      	str	r2, [r3, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
    1034:	9a08      	ldr	r2, [sp, #32]
    1036:	60da      	str	r2, [r3, #12]
	pInitCtx->basic.xpsr =
    1038:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    103c:	61da      	str	r2, [r3, #28]
		0x01000000UL; /* clear all, thumb bit is 1, even if RO */

	thread->callee_saved.psp = (u32_t)pInitCtx;
    103e:	64ab      	str	r3, [r5, #72]	; 0x48
#if defined(CONFIG_CPU_CORTEX_R)
	pInitCtx->basic.lr = (u32_t)pInitCtx->basic.pc;
	thread->callee_saved.spsr = A_BIT | T_BIT | MODE_SYS;
	thread->callee_saved.lr = (u32_t)pInitCtx->basic.pc;
#endif
	thread->arch.basepri = 0;
    1040:	2300      	movs	r3, #0
    1042:	666b      	str	r3, [r5, #100]	; 0x64

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1044:	b002      	add	sp, #8
    1046:	bd70      	pop	{r4, r5, r6, pc}
    1048:	00003613 	.word	0x00003613

0000104c <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
    104c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    104e:	461e      	mov	r6, r3
    1050:	4605      	mov	r5, r0
    1052:	460c      	mov	r4, r1
    1054:	4617      	mov	r7, r2
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    1056:	2300      	movs	r3, #0
    1058:	eee1 3a10 	vmsr	fpscr, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    105c:	f000 f9c4 	bl	13e8 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);

	_current = main_thread;
    1060:	4b0a      	ldr	r3, [pc, #40]	; (108c <arch_switch_to_main_thread+0x40>)
	start_of_main_stack =
    1062:	443c      	add	r4, r7
#ifdef CONFIG_ARM_MPU
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1064:	4628      	mov	r0, r5
	_current = main_thread;
    1066:	609d      	str	r5, [r3, #8]
	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);
    1068:	f024 0407 	bic.w	r4, r4, #7
	z_arm_configure_dynamic_mpu_regions(main_thread);
    106c:	f002 fdba 	bl	3be4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1070:	4630      	mov	r0, r6
    1072:	f384 8809 	msr	PSP, r4
    1076:	2100      	movs	r1, #0
    1078:	b663      	cpsie	if
    107a:	f381 8811 	msr	BASEPRI, r1
    107e:	f3bf 8f6f 	isb	sy
    1082:	2200      	movs	r2, #0
    1084:	2300      	movs	r3, #0
    1086:	f002 fac4 	bl	3612 <z_thread_entry>
    108a:	bf00      	nop
    108c:	20000630 	.word	0x20000630

00001090 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr r1, =_SCB_SCR
    1090:	4901      	ldr	r1, [pc, #4]	; (1098 <z_arm_cpu_idle_init+0x8>)
	movs.n r2, #_SCR_INIT_BITS
    1092:	2210      	movs	r2, #16
	str r2, [r1]
    1094:	600a      	str	r2, [r1, #0]
#endif
	bx lr
    1096:	4770      	bx	lr
	ldr r1, =_SCB_SCR
    1098:	e000ed10 	.word	0xe000ed10

0000109c <arch_cpu_idle>:
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) \
	|| defined(CONFIG_ARMV7_R)
	cpsie i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* clear BASEPRI so wfi is awakened by incoming interrupts */
	eors.n r0, r0
    109c:	4040      	eors	r0, r0
	msr BASEPRI, r0
    109e:	f380 8811 	msr	BASEPRI, r0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	wfi
    10a2:	bf30      	wfi

	bx lr
    10a4:	4770      	bx	lr
    10a6:	bf00      	nop

000010a8 <z_arm_bus_fault>:
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_reserved)

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) || \
	defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	mrs r0, MSP
    10a8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    10ac:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
    10b0:	4672      	mov	r2, lr

	push {r0, lr}
    10b2:	b501      	push	{r0, lr}
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE || CONFIG_ARMv7_M_ARMV8_M_MAINLINE */

	bl z_arm_fault
    10b4:	f000 f8d2 	bl	125c <z_arm_fault>

#if defined(CONFIG_CPU_CORTEX_M)
	pop {r0, pc}
    10b8:	bd01      	pop	{r0, pc}
    10ba:	bf00      	nop

000010bc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    10bc:	bf30      	wfi
    b z_SysNmiOnReset
    10be:	f7ff bffd 	b.w	10bc <z_SysNmiOnReset>
    10c2:	bf00      	nop

000010c4 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    10c4:	4a11      	ldr	r2, [pc, #68]	; (110c <z_arm_prep_c+0x48>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    10c6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    10c8:	4b11      	ldr	r3, [pc, #68]	; (1110 <z_arm_prep_c+0x4c>)
    10ca:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    10ce:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    10d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    10d4:	f3bf 8f6f 	isb	sy
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
    10d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    10dc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    10e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
    10e4:	4a0b      	ldr	r2, [pc, #44]	; (1114 <z_arm_prep_c+0x50>)
    10e6:	6853      	ldr	r3, [r2, #4]
    10e8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
    10ec:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    10ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    10f2:	f3bf 8f6f 	isb	sy
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    10f6:	2300      	movs	r3, #0
    10f8:	eee1 3a10 	vmsr	fpscr, r3
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
    10fc:	f000 fdc4 	bl	1c88 <z_bss_zero>
	z_data_copy();
    1100:	f000 fdcc 	bl	1c9c <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_int_lib_init();
    1104:	f000 f93e 	bl	1384 <z_arm_int_lib_init>
	z_cstart();
    1108:	f000 fdfa 	bl	1d00 <z_cstart>
    110c:	00000000 	.word	0x00000000
    1110:	e000ed00 	.word	0xe000ed00
    1114:	e000ef30 	.word	0xe000ef30

00001118 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1118:	b501      	push	{r0, lr}
	 * device for the next timer deadline is not interrupted.  For
	 * non-tickless idle, this ensures that the clearing of the kernel idle
	 * state is not interrupted.  In each case, z_sys_power_save_idle_exit
	 * is called with interrupts disabled.
	 */
	cpsid i  /* PRIMASK = 1 */
    111a:	b672      	cpsid	i

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    111c:	4a0b      	ldr	r2, [pc, #44]	; (114c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    111e:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    1120:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1122:	bf1e      	ittt	ne
	movne	r1, #0
    1124:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1126:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
    1128:	f002 fe64 	blne	3df4 <z_sys_power_save_idle_exit>
_idle_state_cleared:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    112c:	b662      	cpsie	i
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    112e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1132:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1136:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 */
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
    113a:	4905      	ldr	r1, [pc, #20]	; (1150 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    113c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    113e:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    1140:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1142:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1146:	4903      	ldr	r1, [pc, #12]	; (1154 <_isr_wrapper+0x3c>)
	bx r1
    1148:	4708      	bx	r1
    114a:	0000      	.short	0x0000
	ldr r2, =_kernel
    114c:	20000630 	.word	0x20000630
	ldr r1, =_sw_isr_table
    1150:	00004070 	.word	0x00004070
	ldr r1, =z_arm_int_exit
    1154:	00000ef5 	.word	0x00000ef5

00001158 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    1158:	f002 fbfb 	bl	3952 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    115c:	2020      	movs	r0, #32
    msr BASEPRI, r0
    115e:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to _interrupt_stack during initialization.
     */
    ldr r0, =_interrupt_stack
    1162:	4808      	ldr	r0, [pc, #32]	; (1184 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
    1164:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1168:	1840      	adds	r0, r0, r1
    msr PSP, r0
    116a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    116e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1172:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1174:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1176:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    117a:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    117e:	f7ff ffa1 	bl	10c4 <z_arm_prep_c>
    1182:	0000      	.short	0x0000
    ldr r0, =_interrupt_stack
    1184:	20000bd0 	.word	0x20000bd0

00001188 <mem_manage_fault.isra.2>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1188:	4b0c      	ldr	r3, [pc, #48]	; (11bc <mem_manage_fault.isra.2+0x34>)
    118a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    118c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    118e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1190:	0792      	lsls	r2, r2, #30
    1192:	d508      	bpl.n	11a6 <mem_manage_fault.isra.2+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    1194:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1198:	0612      	lsls	r2, r2, #24
    119a:	d504      	bpl.n	11a6 <mem_manage_fault.isra.2+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    119c:	b118      	cbz	r0, 11a6 <mem_manage_fault.isra.2+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    119e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    11a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    11a4:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    11a6:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    11a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    11aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    11ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    11ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    11b0:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    11b4:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    11b6:	7008      	strb	r0, [r1, #0]

	return reason;
}
    11b8:	4770      	bx	lr
    11ba:	bf00      	nop
    11bc:	e000ed00 	.word	0xe000ed00

000011c0 <bus_fault.isra.3>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    11c0:	4b0d      	ldr	r3, [pc, #52]	; (11f8 <bus_fault.isra.3+0x38>)
    11c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    11c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    11c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    11c8:	0592      	lsls	r2, r2, #22
    11ca:	d508      	bpl.n	11de <bus_fault.isra.3+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    11cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    11ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    11d0:	0412      	lsls	r2, r2, #16
    11d2:	d504      	bpl.n	11de <bus_fault.isra.3+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    11d4:	b118      	cbz	r0, 11de <bus_fault.isra.3+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    11d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    11d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    11dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    11de:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    11e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    11e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    11e4:	05d2      	lsls	r2, r2, #23
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    11e6:	4a04      	ldr	r2, [pc, #16]	; (11f8 <bus_fault.isra.3+0x38>)
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    11e8:	bf58      	it	pl
    11ea:	6a9b      	ldrpl	r3, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    11ec:	6a93      	ldr	r3, [r2, #40]	; 0x28
    11ee:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    11f2:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    11f4:	7008      	strb	r0, [r1, #0]

	return reason;
}
    11f6:	4770      	bx	lr
    11f8:	e000ed00 	.word	0xe000ed00

000011fc <usage_fault.isra.4>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    11fc:	4b07      	ldr	r3, [pc, #28]	; (121c <usage_fault.isra.4+0x20>)

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;

	return reason;
}
    11fe:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1200:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    1204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1206:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    120a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    120c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    120e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1210:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1214:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1218:	629a      	str	r2, [r3, #40]	; 0x28
}
    121a:	4770      	bx	lr
    121c:	e000ed00 	.word	0xe000ed00

00001220 <secure_fault.isra.5>:
 */
static void secure_fault(const z_arch_esf_t *esf)
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    1220:	4b0d      	ldr	r3, [pc, #52]	; (1258 <secure_fault.isra.5+0x38>)
    1222:	699a      	ldr	r2, [r3, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    1224:	695a      	ldr	r2, [r3, #20]
		PR_EXC("  Address: 0x%x", sfar);
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    1226:	695a      	ldr	r2, [r3, #20]
    1228:	07d0      	lsls	r0, r2, #31
    122a:	d40f      	bmi.n	124c <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid entry point");
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    122c:	695a      	ldr	r2, [r3, #20]
    122e:	0791      	lsls	r1, r2, #30
    1230:	d40c      	bmi.n	124c <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid integrity signature");
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    1232:	695a      	ldr	r2, [r3, #20]
    1234:	0752      	lsls	r2, r2, #29
    1236:	d409      	bmi.n	124c <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid exception return");
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    1238:	695a      	ldr	r2, [r3, #20]
    123a:	0710      	lsls	r0, r2, #28
    123c:	d406      	bmi.n	124c <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Attribution unit violation");
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    123e:	695a      	ldr	r2, [r3, #20]
    1240:	06d1      	lsls	r1, r2, #27
    1242:	d403      	bmi.n	124c <secure_fault.isra.5+0x2c>
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    1244:	695a      	ldr	r2, [r3, #20]
    1246:	0692      	lsls	r2, r2, #26
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    1248:	bf58      	it	pl
    124a:	695a      	ldrpl	r2, [r3, #20]
		PR_FAULT_INFO("  Lazy state error");
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    124c:	695a      	ldr	r2, [r3, #20]
    124e:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    1252:	615a      	str	r2, [r3, #20]
}
    1254:	4770      	bx	lr
    1256:	bf00      	nop
    1258:	e000edd0 	.word	0xe000edd0

0000125c <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
    125c:	b5f0      	push	{r4, r5, r6, r7, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    125e:	4b41      	ldr	r3, [pc, #260]	; (1364 <z_arm_fault+0x108>)
{
    1260:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1262:	685b      	ldr	r3, [r3, #4]
    1264:	2500      	movs	r5, #0
    1266:	f3c3 0308 	ubfx	r3, r3, #0, #9
    126a:	f385 8811 	msr	BASEPRI, r5
    126e:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1272:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
    1276:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
    127a:	d11f      	bne.n	12bc <z_arm_fault+0x60>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    127c:	f012 0401 	ands.w	r4, r2, #1
    1280:	d01b      	beq.n	12ba <z_arm_fault+0x5e>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    1282:	0656      	lsls	r6, r2, #25
    1284:	f002 0408 	and.w	r4, r2, #8
    1288:	d468      	bmi.n	135c <z_arm_fault+0x100>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    128a:	f082 0204 	eor.w	r2, r2, #4
    128e:	f3c2 0580 	ubfx	r5, r2, #2, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1292:	b164      	cbz	r4, 12ae <z_arm_fault+0x52>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    1294:	f3ef 8689 	mrs	r6, PSP_NS
	*recoverable = false;
    1298:	2200      	movs	r2, #0
	switch (fault) {
    129a:	3b03      	subs	r3, #3
	*recoverable = false;
    129c:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    12a0:	2b04      	cmp	r3, #4
    12a2:	d84c      	bhi.n	133e <z_arm_fault+0xe2>
    12a4:	e8df f003 	tbb	[pc, r3]
    12a8:	42514d0c 	.word	0x42514d0c
    12ac:	49          	.byte	0x49
    12ad:	00          	.byte	0x00
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    12ae:	f3ef 8688 	mrs	r6, MSP_NS
    12b2:	e7f1      	b.n	1298 <z_arm_fault+0x3c>
			ptr_esf = (z_arch_esf_t *)msp;
    12b4:	4606      	mov	r6, r0
			*nested_exc = true;
    12b6:	2501      	movs	r5, #1
    12b8:	e7ee      	b.n	1298 <z_arm_fault+0x3c>
	*nested_exc = false;
    12ba:	4625      	mov	r5, r4
		return NULL;
    12bc:	462e      	mov	r6, r5
    12be:	e7eb      	b.n	1298 <z_arm_fault+0x3c>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    12c0:	4b28      	ldr	r3, [pc, #160]	; (1364 <z_arm_fault+0x108>)
    12c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    12c4:	0792      	lsls	r2, r2, #30
    12c6:	d43a      	bmi.n	133e <z_arm_fault+0xe2>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    12c8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    12ca:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    12ce:	d008      	beq.n	12e2 <z_arm_fault+0x86>
		if (SCB_MMFSR != 0) {
    12d0:	3328      	adds	r3, #40	; 0x28
    12d2:	781b      	ldrb	r3, [r3, #0]
    12d4:	b1eb      	cbz	r3, 1312 <z_arm_fault+0xb6>
			reason = mem_manage_fault(esf, 1, recoverable);
    12d6:	2001      	movs	r0, #1
    12d8:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    12dc:	f7ff ff54 	bl	1188 <mem_manage_fault.isra.2>
		reason = usage_fault(esf);
    12e0:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    12e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    12e6:	b993      	cbnz	r3, 130e <z_arm_fault+0xb2>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    12e8:	2220      	movs	r2, #32
    12ea:	4631      	mov	r1, r6
    12ec:	a802      	add	r0, sp, #8
    12ee:	f002 fcd0 	bl	3c92 <memcpy>
    12f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    12f4:	b36d      	cbz	r5, 1352 <z_arm_fault+0xf6>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    12f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
    12fa:	b922      	cbnz	r2, 1306 <z_arm_fault+0xaa>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    12fc:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1300:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1304:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1306:	a902      	add	r1, sp, #8
    1308:	4620      	mov	r0, r4
    130a:	f002 fc5e 	bl	3bca <z_arm_fatal_error>
}
    130e:	b00b      	add	sp, #44	; 0x2c
    1310:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (SCB_BFSR != 0) {
    1312:	4b15      	ldr	r3, [pc, #84]	; (1368 <z_arm_fault+0x10c>)
    1314:	781b      	ldrb	r3, [r3, #0]
    1316:	b12b      	cbz	r3, 1324 <z_arm_fault+0xc8>
			reason = bus_fault(esf, 1, recoverable);
    1318:	2001      	movs	r0, #1
    131a:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    131e:	f7ff ff4f 	bl	11c0 <bus_fault.isra.3>
    1322:	e7dd      	b.n	12e0 <z_arm_fault+0x84>
		} else if (SCB_UFSR != 0) {
    1324:	4b11      	ldr	r3, [pc, #68]	; (136c <z_arm_fault+0x110>)
    1326:	881c      	ldrh	r4, [r3, #0]
    1328:	b2a7      	uxth	r7, r4
    132a:	b117      	cbz	r7, 1332 <z_arm_fault+0xd6>
		reason = usage_fault(esf);
    132c:	f7ff ff66 	bl	11fc <usage_fault.isra.4>
    1330:	e7d6      	b.n	12e0 <z_arm_fault+0x84>
		} else if (SAU->SFSR != 0) {
    1332:	4b0f      	ldr	r3, [pc, #60]	; (1370 <z_arm_fault+0x114>)
    1334:	695c      	ldr	r4, [r3, #20]
    1336:	2c00      	cmp	r4, #0
    1338:	d0d3      	beq.n	12e2 <z_arm_fault+0x86>
		secure_fault(esf);
    133a:	f7ff ff71 	bl	1220 <secure_fault.isra.5>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    133e:	2400      	movs	r4, #0
    1340:	e7cf      	b.n	12e2 <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    1342:	f10d 0107 	add.w	r1, sp, #7
    1346:	2000      	movs	r0, #0
    1348:	e7c8      	b.n	12dc <z_arm_fault+0x80>
		reason = bus_fault(esf, 0, recoverable);
    134a:	f10d 0107 	add.w	r1, sp, #7
    134e:	2000      	movs	r0, #0
    1350:	e7e5      	b.n	131e <z_arm_fault+0xc2>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1352:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1356:	f023 0301 	bic.w	r3, r3, #1
    135a:	e7d3      	b.n	1304 <z_arm_fault+0xa8>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    135c:	2c00      	cmp	r4, #0
    135e:	d0a9      	beq.n	12b4 <z_arm_fault+0x58>
			ptr_esf =  (z_arch_esf_t *)psp;
    1360:	460e      	mov	r6, r1
    1362:	e799      	b.n	1298 <z_arm_fault+0x3c>
    1364:	e000ed00 	.word	0xe000ed00
    1368:	e000ed29 	.word	0xe000ed29
    136c:	e000ed2a 	.word	0xe000ed2a
    1370:	e000edd0 	.word	0xe000edd0

00001374 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1374:	4a02      	ldr	r2, [pc, #8]	; (1380 <z_arm_fault_init+0xc>)
    1376:	6953      	ldr	r3, [r2, #20]
    1378:	f043 0310 	orr.w	r3, r3, #16
    137c:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    137e:	4770      	bx	lr
    1380:	e000ed00 	.word	0xe000ed00

00001384 <z_arm_int_lib_init>:
 * @return N/A
 */

void z_arm_int_lib_init(void)
{
	int irq = 0;
    1384:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1386:	2120      	movs	r1, #32
    1388:	4803      	ldr	r0, [pc, #12]	; (1398 <z_arm_int_lib_init+0x14>)
    138a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    138c:	3301      	adds	r3, #1
    138e:	2b41      	cmp	r3, #65	; 0x41
    1390:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1394:	d1f9      	bne.n	138a <z_arm_int_lib_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1396:	4770      	bx	lr
    1398:	e000e100 	.word	0xe000e100

0000139c <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    139c:	b538      	push	{r3, r4, r5, lr}
    139e:	4605      	mov	r5, r0
	__asm__ volatile(
    13a0:	f04f 0320 	mov.w	r3, #32
    13a4:	f3ef 8411 	mrs	r4, BASEPRI
    13a8:	f383 8811 	msr	BASEPRI, r3
    13ac:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    13b0:	f002 fdf9 	bl	3fa6 <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    13b4:	4b0a      	ldr	r3, [pc, #40]	; (13e0 <z_impl_k_thread_abort+0x44>)
    13b6:	689b      	ldr	r3, [r3, #8]
    13b8:	42ab      	cmp	r3, r5
    13ba:	d10b      	bne.n	13d4 <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    13bc:	4b09      	ldr	r3, [pc, #36]	; (13e4 <z_impl_k_thread_abort+0x48>)
    13be:	685a      	ldr	r2, [r3, #4]
    13c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
    13c4:	b912      	cbnz	r2, 13cc <z_impl_k_thread_abort+0x30>
	z_check_stack_sentinel();

#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    13c6:	4620      	mov	r0, r4
    13c8:	f7ff fda2 	bl	f10 <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    13cc:	685a      	ldr	r2, [r3, #4]
    13ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    13d2:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    13d4:	4620      	mov	r0, r4
}
    13d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
    13da:	f002 bd52 	b.w	3e82 <z_reschedule_irqlock>
    13de:	bf00      	nop
    13e0:	20000630 	.word	0x20000630
    13e4:	e000ed00 	.word	0xe000ed00

000013e8 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    13e8:	b510      	push	{r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    13ea:	4b0e      	ldr	r3, [pc, #56]	; (1424 <z_arm_configure_static_mpu_regions+0x3c>)
{
    13ec:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    13ee:	9302      	str	r3, [sp, #8]
    13f0:	4b0d      	ldr	r3, [pc, #52]	; (1428 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    13f2:	4c0e      	ldr	r4, [pc, #56]	; (142c <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    13f4:	9303      	str	r3, [sp, #12]
    13f6:	4b0e      	ldr	r3, [pc, #56]	; (1430 <z_arm_configure_static_mpu_regions+0x48>)
	const struct k_mem_partition *static_regions[] = {
    13f8:	a808      	add	r0, sp, #32
		const struct k_mem_partition ramfunc_region =
    13fa:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    13fc:	ab02      	add	r3, sp, #8
    13fe:	f840 3d1c 	str.w	r3, [r0, #-28]!
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1402:	4a0c      	ldr	r2, [pc, #48]	; (1434 <z_arm_configure_static_mpu_regions+0x4c>)
    1404:	4623      	mov	r3, r4
    1406:	2101      	movs	r1, #1
    1408:	f000 f868 	bl	14dc <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    140c:	2300      	movs	r3, #0
    140e:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1410:	4b09      	ldr	r3, [pc, #36]	; (1438 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1412:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    1414:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1416:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    1418:	9305      	str	r3, [sp, #20]
    141a:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    141c:	f000 f904 	bl	1628 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1420:	b008      	add	sp, #32
    1422:	bd10      	pop	{r4, pc}
    1424:	20000000 	.word	0x20000000
    1428:	00000000 	.word	0x00000000
    142c:	20010000 	.word	0x20010000
    1430:	00010006 	.word	0x00010006
    1434:	20000000 	.word	0x20000000
    1438:	20000000 	.word	0x20000000

0000143c <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    143c:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    143e:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    1440:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    1442:	f023 031f 	bic.w	r3, r3, #31
		| (region_conf->attr.rbar &
    1446:	f004 021f 	and.w	r2, r4, #31
    144a:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    144c:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    144e:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1450:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    1454:	4904      	ldr	r1, [pc, #16]	; (1468 <region_init+0x2c>)
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    1456:	f043 0301 	orr.w	r3, r3, #1
    145a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    145e:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    1460:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    1462:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    1464:	bd10      	pop	{r4, pc}
    1466:	bf00      	nop
    1468:	e000ed90 	.word	0xe000ed90

0000146c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    146c:	2205      	movs	r2, #5
    146e:	4b03      	ldr	r3, [pc, #12]	; (147c <arm_core_mpu_enable+0x10>)
    1470:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1472:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1476:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    147a:	4770      	bx	lr
    147c:	e000ed90 	.word	0xe000ed90

00001480 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1480:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1484:	2200      	movs	r2, #0
    1486:	4b01      	ldr	r3, [pc, #4]	; (148c <arm_core_mpu_disable+0xc>)
    1488:	605a      	str	r2, [r3, #4]
}
    148a:	4770      	bx	lr
    148c:	e000ed90 	.word	0xe000ed90

00001490 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    1490:	b570      	push	{r4, r5, r6, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1492:	4d0e      	ldr	r5, [pc, #56]	; (14cc <arm_mpu_init+0x3c>)
    1494:	682e      	ldr	r6, [r5, #0]
    1496:	2e10      	cmp	r6, #16
    1498:	d815      	bhi.n	14c6 <arm_mpu_init+0x36>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    149a:	2400      	movs	r4, #0
	arm_core_mpu_disable();
    149c:	f7ff fff0 	bl	1480 <arm_core_mpu_disable>
	MPU->MAIR0 =
    14a0:	4b0b      	ldr	r3, [pc, #44]	; (14d0 <arm_mpu_init+0x40>)
    14a2:	4a0c      	ldr	r2, [pc, #48]	; (14d4 <arm_mpu_init+0x44>)
    14a4:	631a      	str	r2, [r3, #48]	; 0x30
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    14a6:	42a6      	cmp	r6, r4
    14a8:	d105      	bne.n	14b6 <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    14aa:	4b0b      	ldr	r3, [pc, #44]	; (14d8 <arm_mpu_init+0x48>)
    14ac:	701e      	strb	r6, [r3, #0]


	arm_core_mpu_enable();
    14ae:	f7ff ffdd 	bl	146c <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		DT_NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    14b2:	2000      	movs	r0, #0
}
    14b4:	bd70      	pop	{r4, r5, r6, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    14b6:	6869      	ldr	r1, [r5, #4]
    14b8:	4620      	mov	r0, r4
    14ba:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    14be:	f7ff ffbd 	bl	143c <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    14c2:	3401      	adds	r4, #1
    14c4:	e7ef      	b.n	14a6 <arm_mpu_init+0x16>
		return -1;
    14c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    14ca:	e7f3      	b.n	14b4 <arm_mpu_init+0x24>
    14cc:	000042fc 	.word	0x000042fc
    14d0:	e000ed90 	.word	0xe000ed90
    14d4:	0044ffaa 	.word	0x0044ffaa
    14d8:	2000068c 	.word	0x2000068c

000014dc <arm_core_mpu_configure_static_mpu_regions>:
{
    14dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14e0:	4681      	mov	r9, r0
    14e2:	468a      	mov	sl, r1
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    14e4:	2700      	movs	r7, #0
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    14e6:	4b4e      	ldr	r3, [pc, #312]	; (1620 <arm_core_mpu_configure_static_mpu_regions+0x144>)
    14e8:	b087      	sub	sp, #28
	int reg_index = start_reg_index;
    14ea:	781c      	ldrb	r4, [r3, #0]
	MPU->RNR = index;
    14ec:	4d4d      	ldr	r5, [pc, #308]	; (1624 <arm_core_mpu_configure_static_mpu_regions+0x148>)
    14ee:	9301      	str	r3, [sp, #4]
	for (i = 0; i < regions_num; i++) {
    14f0:	4557      	cmp	r7, sl
    14f2:	da07      	bge.n	1504 <arm_core_mpu_configure_static_mpu_regions+0x28>
		if (regions[i]->size == 0U) {
    14f4:	f859 3027 	ldr.w	r3, [r9, r7, lsl #2]
    14f8:	685e      	ldr	r6, [r3, #4]
    14fa:	b3ce      	cbz	r6, 1570 <arm_core_mpu_configure_static_mpu_regions+0x94>
		&&
    14fc:	2e1f      	cmp	r6, #31
    14fe:	d806      	bhi.n	150e <arm_core_mpu_configure_static_mpu_regions+0x32>
				return reg_index;
    1500:	f06f 0415 	mvn.w	r4, #21
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1504:	9b01      	ldr	r3, [sp, #4]
    1506:	701c      	strb	r4, [r3, #0]
}
    1508:	b007      	add	sp, #28
    150a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    150e:	06f2      	lsls	r2, r6, #27
    1510:	d1f6      	bne.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
		((part->start &
    1512:	f8d3 b000 	ldr.w	fp, [r3]
		&&
    1516:	f01b 0f1f 	tst.w	fp, #31
    151a:	d1f1      	bne.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    151c:	4658      	mov	r0, fp
    151e:	f002 fb8b 	bl	3c38 <arm_cmse_mpu_region_get>
    1522:	4680      	mov	r8, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1524:	eb06 000b 	add.w	r0, r6, fp
    1528:	3801      	subs	r0, #1
    152a:	f002 fb85 	bl	3c38 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    152e:	4580      	cmp	r8, r0
    1530:	d1e6      	bne.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
		if ((u_reg_index == -EINVAL) ||
    1532:	f118 0f16 	cmn.w	r8, #22
    1536:	d0e3      	beq.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
			(u_reg_index > (reg_index - 1))) {
    1538:	1e62      	subs	r2, r4, #1
		if ((u_reg_index == -EINVAL) ||
    153a:	4542      	cmp	r2, r8
    153c:	dbe0      	blt.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
	MPU->RNR = index;
    153e:	f8c5 8008 	str.w	r8, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1542:	68eb      	ldr	r3, [r5, #12]
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1544:	f859 1027 	ldr.w	r1, [r9, r7, lsl #2]
	MPU->RNR = index;
    1548:	f8c5 8008 	str.w	r8, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    154c:	692e      	ldr	r6, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    154e:	f023 0c1f 	bic.w	ip, r3, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    1552:	e9d1 2000 	ldrd	r2, r0, [r1]
    1556:	4410      	add	r0, r2
		if ((regions[i]->start == u_reg_base) &&
    1558:	4594      	cmp	ip, r2
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    155a:	f046 061f 	orr.w	r6, r6, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    155e:	f100 3bff 	add.w	fp, r0, #4294967295	; 0xffffffff
		if ((regions[i]->start == u_reg_base) &&
    1562:	d118      	bne.n	1596 <arm_core_mpu_configure_static_mpu_regions+0xba>
    1564:	455e      	cmp	r6, fp
    1566:	d105      	bne.n	1574 <arm_core_mpu_configure_static_mpu_regions+0x98>
			mpu_configure_region(u_reg_index, regions[i]);
    1568:	fa5f f088 	uxtb.w	r0, r8
    156c:	f002 fb42 	bl	3bf4 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    1570:	3701      	adds	r7, #1
    1572:	e7bd      	b.n	14f0 <arm_core_mpu_configure_static_mpu_regions+0x14>
	MPU->RNR = index;
    1574:	f8c5 8008 	str.w	r8, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1578:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    157a:	f020 001f 	bic.w	r0, r0, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    157e:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    1582:	4318      	orrs	r0, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1584:	60e8      	str	r0, [r5, #12]
			reg_index =
    1586:	b2e0      	uxtb	r0, r4
			reg_index =
    1588:	f002 fb34 	bl	3bf4 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    158c:	f110 0f16 	cmn.w	r0, #22
    1590:	d0b6      	beq.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
			reg_index++;
    1592:	1c44      	adds	r4, r0, #1
    1594:	e7ec      	b.n	1570 <arm_core_mpu_configure_static_mpu_regions+0x94>
    1596:	3a01      	subs	r2, #1
		} else if (reg_last == u_reg_last) {
    1598:	455e      	cmp	r6, fp
    159a:	b2e0      	uxtb	r0, r4
    159c:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = index;
    15a0:	f8c5 8008 	str.w	r8, [r5, #8]
		} else if (reg_last == u_reg_last) {
    15a4:	d105      	bne.n	15b2 <arm_core_mpu_configure_static_mpu_regions+0xd6>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    15a6:	692b      	ldr	r3, [r5, #16]
    15a8:	f003 031f 	and.w	r3, r3, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    15ac:	431a      	orrs	r2, r3
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    15ae:	612a      	str	r2, [r5, #16]
    15b0:	e7ea      	b.n	1588 <arm_core_mpu_configure_static_mpu_regions+0xac>
    15b2:	692c      	ldr	r4, [r5, #16]
    15b4:	f004 0c1f 	and.w	ip, r4, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    15b8:	ea4c 0202 	orr.w	r2, ip, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    15bc:	612a      	str	r2, [r5, #16]
			reg_index =
    15be:	f002 fb19 	bl	3bf4 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    15c2:	f110 0f16 	cmn.w	r0, #22
    15c6:	d09b      	beq.n	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
	MPU->RNR = index;
    15c8:	f8c5 8008 	str.w	r8, [r5, #8]
	attr->rbar = MPU->RBAR &
    15cc:	68ea      	ldr	r2, [r5, #12]
    15ce:	f89d 3010 	ldrb.w	r3, [sp, #16]
			REGION_LIMIT_ADDR((regions[i]->start +
    15d2:	3e01      	subs	r6, #1
	attr->rbar = MPU->RBAR &
    15d4:	f362 0304 	bfi	r3, r2, #0, #5
    15d8:	f88d 3010 	strb.w	r3, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    15dc:	692b      	ldr	r3, [r5, #16]
    15de:	f89d 2010 	ldrb.w	r2, [sp, #16]
    15e2:	085b      	lsrs	r3, r3, #1
    15e4:	f363 1247 	bfi	r2, r3, #5, #3
    15e8:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i]->start +
    15ec:	f859 2027 	ldr.w	r2, [r9, r7, lsl #2]
			reg_index++;
    15f0:	3001      	adds	r0, #1
			fill_region.base = regions[i]->start +
    15f2:	e9d2 3200 	ldrd	r3, r2, [r2]
    15f6:	4413      	add	r3, r2
    15f8:	9302      	str	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    15fa:	f023 031f 	bic.w	r3, r3, #31
    15fe:	441e      	add	r6, r3
    1600:	eba6 060b 	sub.w	r6, r6, fp
    1604:	b2c4      	uxtb	r4, r0
    1606:	f026 061f 	bic.w	r6, r6, #31
	if (index > (get_num_regions() - 1)) {
    160a:	2c0f      	cmp	r4, #15
			fill_region.attr.r_limit =
    160c:	9605      	str	r6, [sp, #20]
    160e:	f63f af77 	bhi.w	1500 <arm_core_mpu_configure_static_mpu_regions+0x24>
	region_init(index, region_conf);
    1612:	4620      	mov	r0, r4
    1614:	a902      	add	r1, sp, #8
    1616:	f7ff ff11 	bl	143c <region_init>
			reg_index++;
    161a:	3401      	adds	r4, #1
    161c:	e7a8      	b.n	1570 <arm_core_mpu_configure_static_mpu_regions+0x94>
    161e:	bf00      	nop
    1620:	2000068c 	.word	0x2000068c
    1624:	e000ed90 	.word	0xe000ed90

00001628 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    1628:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    162c:	4689      	mov	r9, r1
    162e:	4607      	mov	r7, r0
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1630:	2600      	movs	r6, #0
    1632:	f8df 8090 	ldr.w	r8, [pc, #144]	; 16c4 <arm_core_mpu_mark_areas_for_dynamic_regions+0x9c>
		if (dyn_reg_info[i].index == -EINVAL) {

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1636:	f8df a090 	ldr.w	sl, [pc, #144]	; 16c8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>
	MPU->RNR = index;
    163a:	4c21      	ldr	r4, [pc, #132]	; (16c0 <arm_core_mpu_mark_areas_for_dynamic_regions+0x98>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    163c:	454e      	cmp	r6, r9
    163e:	da19      	bge.n	1674 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4c>
		if (dyn_region_areas[i].size == 0U) {
    1640:	f8d7 b004 	ldr.w	fp, [r7, #4]
    1644:	f1bb 0f00 	cmp.w	fp, #0
    1648:	d036      	beq.n	16b8 <arm_core_mpu_mark_areas_for_dynamic_regions+0x90>
			get_region_index(dyn_region_areas[i].start,
    164a:	683b      	ldr	r3, [r7, #0]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    164c:	4618      	mov	r0, r3
    164e:	9301      	str	r3, [sp, #4]
    1650:	f002 faf2 	bl	3c38 <arm_cmse_mpu_region_get>
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1654:	9b01      	ldr	r3, [sp, #4]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1656:	4605      	mov	r5, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1658:	eb0b 0003 	add.w	r0, fp, r3
    165c:	3801      	subs	r0, #1
    165e:	f002 faeb 	bl	3c38 <arm_cmse_mpu_region_get>
    1662:	2314      	movs	r3, #20
	if (region_start_addr == region_end_addr) {
    1664:	4285      	cmp	r5, r0
    1666:	fb03 f306 	mul.w	r3, r3, r6
    166a:	d006      	beq.n	167a <arm_core_mpu_mark_areas_for_dynamic_regions+0x52>
		dyn_reg_info[i].index =
    166c:	f06f 0215 	mvn.w	r2, #21
    1670:	f848 2003 	str.w	r2, [r8, r3]
}
    1674:	b003      	add	sp, #12
    1676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_reg_info[i].index == -EINVAL) {
    167a:	f115 0f16 	cmn.w	r5, #22
		dyn_reg_info[i].index =
    167e:	f848 5003 	str.w	r5, [r8, r3]
		if (dyn_reg_info[i].index == -EINVAL) {
    1682:	d0f7      	beq.n	1674 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4c>
		if (dyn_reg_info[i].index >= static_regions_num) {
    1684:	f89a 2000 	ldrb.w	r2, [sl]
    1688:	42aa      	cmp	r2, r5
    168a:	ddf3      	ble.n	1674 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4c>
	MPU->RNR = index;
    168c:	60a5      	str	r5, [r4, #8]
	attr->rbar = MPU->RBAR &
    168e:	4443      	add	r3, r8
	MPU->RNR = index;
    1690:	60a5      	str	r5, [r4, #8]
	attr->rbar = MPU->RBAR &
    1692:	68e0      	ldr	r0, [r4, #12]
    1694:	7b19      	ldrb	r1, [r3, #12]
    1696:	f360 0104 	bfi	r1, r0, #0, #5
    169a:	7319      	strb	r1, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    169c:	6921      	ldr	r1, [r4, #16]
    169e:	7b18      	ldrb	r0, [r3, #12]
    16a0:	0849      	lsrs	r1, r1, #1
    16a2:	f361 1047 	bfi	r0, r1, #5, #3
    16a6:	7318      	strb	r0, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    16a8:	68e2      	ldr	r2, [r4, #12]
    16aa:	f022 021f 	bic.w	r2, r2, #31
    16ae:	605a      	str	r2, [r3, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    16b0:	6922      	ldr	r2, [r4, #16]
    16b2:	f022 021f 	bic.w	r2, r2, #31
    16b6:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    16b8:	3601      	adds	r6, #1
    16ba:	370c      	adds	r7, #12
    16bc:	e7be      	b.n	163c <arm_core_mpu_mark_areas_for_dynamic_regions+0x14>
    16be:	bf00      	nop
    16c0:	e000ed90 	.word	0xe000ed90
    16c4:	20000544 	.word	0x20000544
    16c8:	2000068c 	.word	0x2000068c

000016cc <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    16cc:	b570      	push	{r4, r5, r6, lr}
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct k_mem_partition
	*dynamic_regions[], u8_t regions_num)
{
	int mpu_reg_index = static_regions_num;
    16ce:	4b14      	ldr	r3, [pc, #80]	; (1720 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    16d0:	4606      	mov	r6, r0
    16d2:	7818      	ldrb	r0, [r3, #0]
    16d4:	460d      	mov	r5, r1

	/* Disable all MPU regions except for the static ones. */
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    16d6:	4602      	mov	r2, r0
  mpu->RLAR = 0U;
    16d8:	2100      	movs	r1, #0
    16da:	4b12      	ldr	r3, [pc, #72]	; (1724 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    16dc:	2a0f      	cmp	r2, #15
    16de:	dd07      	ble.n	16f0 <arm_core_mpu_configure_dynamic_mpu_regions+0x24>
    16e0:	2400      	movs	r4, #0
	/* We are going to skip the full partition of the background areas.
	 * So we can disable MPU regions inside which dynamic memroy regions
	 * may be programmed.
	 */
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
		ARM_MPU_ClrRegion(dyn_reg_info[i].index);
    16e2:	4a11      	ldr	r2, [pc, #68]	; (1728 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    16e4:	6812      	ldr	r2, [r2, #0]
  mpu->RNR = rnr;
    16e6:	609a      	str	r2, [r3, #8]
  mpu->RLAR = 0U;
    16e8:	611c      	str	r4, [r3, #16]
	for (i = 0; i < regions_num; i++) {
    16ea:	42ac      	cmp	r4, r5
    16ec:	db04      	blt.n	16f8 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>
}
    16ee:	bd70      	pop	{r4, r5, r6, pc}
  mpu->RNR = rnr;
    16f0:	609a      	str	r2, [r3, #8]
  mpu->RLAR = 0U;
    16f2:	6119      	str	r1, [r3, #16]
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    16f4:	3201      	adds	r2, #1
    16f6:	e7f1      	b.n	16dc <arm_core_mpu_configure_dynamic_mpu_regions+0x10>
		if (regions[i]->size == 0U) {
    16f8:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    16fc:	684b      	ldr	r3, [r1, #4]
    16fe:	b16b      	cbz	r3, 171c <arm_core_mpu_configure_dynamic_mpu_regions+0x50>
		&&
    1700:	2b1f      	cmp	r3, #31
    1702:	d9f4      	bls.n	16ee <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		&&
    1704:	06da      	lsls	r2, r3, #27
    1706:	d1f2      	bne.n	16ee <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		((part->start &
    1708:	680b      	ldr	r3, [r1, #0]
		&&
    170a:	06db      	lsls	r3, r3, #27
    170c:	d1ef      	bne.n	16ee <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		reg_index = mpu_configure_region(reg_index, regions[i]);
    170e:	b2c0      	uxtb	r0, r0
    1710:	f002 fa70 	bl	3bf4 <mpu_configure_region>
		if (reg_index == -EINVAL) {
    1714:	f110 0f16 	cmn.w	r0, #22
    1718:	d0e9      	beq.n	16ee <arm_core_mpu_configure_dynamic_mpu_regions+0x22>
		reg_index++;
    171a:	3001      	adds	r0, #1
	for (i = 0; i < regions_num; i++) {
    171c:	3401      	adds	r4, #1
    171e:	e7e4      	b.n	16ea <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
    1720:	2000068c 	.word	0x2000068c
    1724:	e000ed90 	.word	0xe000ed90
    1728:	20000544 	.word	0x20000544

0000172c <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    172c:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    172e:	4b0c      	ldr	r3, [pc, #48]	; (1760 <tz_nonsecure_state_setup+0x34>)
    1730:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    1732:	6803      	ldr	r3, [r0, #0]
    1734:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    1738:	6843      	ldr	r3, [r0, #4]
    173a:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    173e:	7b02      	ldrb	r2, [r0, #12]
    1740:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    1744:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    1748:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    174c:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    174e:	bf48      	it	mi
    1750:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    1754:	b109      	cbz	r1, 175a <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    1756:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    175a:	f383 8894 	msr	CONTROL_NS, r3
}
    175e:	4770      	bx	lr
    1760:	e002ed00 	.word	0xe002ed00

00001764 <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1764:	4a08      	ldr	r2, [pc, #32]	; (1788 <tz_nbanked_exception_target_state_set+0x24>)
    1766:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    1768:	b148      	cbz	r0, 177e <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    176a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    176e:	041b      	lsls	r3, r3, #16
    1770:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1772:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1776:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    177a:	60d3      	str	r3, [r2, #12]
}
    177c:	4770      	bx	lr
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    177e:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    1780:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1784:	e7f5      	b.n	1772 <tz_nbanked_exception_target_state_set+0xe>
    1786:	bf00      	nop
    1788:	e000ed00 	.word	0xe000ed00

0000178c <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    178c:	4a08      	ldr	r2, [pc, #32]	; (17b0 <tz_nonsecure_exception_prio_config+0x24>)
    178e:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    1790:	b140      	cbz	r0, 17a4 <tz_nonsecure_exception_prio_config+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1792:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    1794:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1798:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    179c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    17a0:	60d3      	str	r3, [r2, #12]
}
    17a2:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    17a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    17a8:	041b      	lsls	r3, r3, #16
    17aa:	0c1b      	lsrs	r3, r3, #16
    17ac:	e7f4      	b.n	1798 <tz_nonsecure_exception_prio_config+0xc>
    17ae:	bf00      	nop
    17b0:	e000ed00 	.word	0xe000ed00

000017b4 <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    17b4:	4a08      	ldr	r2, [pc, #32]	; (17d8 <tz_nonsecure_system_reset_req_block+0x24>)
    17b6:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    17b8:	b140      	cbz	r0, 17cc <tz_nonsecure_system_reset_req_block+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    17ba:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    17bc:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    17c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    17c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    17c8:	60d3      	str	r3, [r2, #12]
}
    17ca:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    17cc:	f023 0308 	bic.w	r3, r3, #8
    17d0:	041b      	lsls	r3, r3, #16
    17d2:	0c1b      	lsrs	r3, r3, #16
    17d4:	e7f4      	b.n	17c0 <tz_nonsecure_system_reset_req_block+0xc>
    17d6:	bf00      	nop
    17d8:	e000ed00 	.word	0xe000ed00

000017dc <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    17dc:	4a03      	ldr	r2, [pc, #12]	; (17ec <tz_nonsecure_fpu_access_enable+0x10>)
    17de:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    17e2:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    17e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    17ea:	4770      	bx	lr
    17ec:	e000ed00 	.word	0xe000ed00

000017f0 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
    17f0:	4b08      	ldr	r3, [pc, #32]	; (1814 <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    17f2:	681a      	ldr	r2, [r3, #0]
	if (enable) {
    17f4:	b118      	cbz	r0, 17fe <tz_sau_configure+0xe>
    17f6:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    17fa:	601a      	str	r2, [r3, #0]
		}
	}
}
    17fc:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    17fe:	f022 0201 	bic.w	r2, r2, #1
    1802:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1804:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    1806:	b111      	cbz	r1, 180e <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1808:	f042 0202 	orr.w	r2, r2, #2
    180c:	e7f5      	b.n	17fa <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    180e:	f022 0202 	bic.w	r2, r2, #2
    1812:	e7f2      	b.n	17fa <tz_sau_configure+0xa>
    1814:	e000edd0 	.word	0xe000edd0

00001818 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1818:	4b01      	ldr	r3, [pc, #4]	; (1820 <__stdout_hook_install+0x8>)
    181a:	6018      	str	r0, [r3, #0]
}
    181c:	4770      	bx	lr
    181e:	bf00      	nop
    1820:	200013f8 	.word	0x200013f8

00001824 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(struct device *dev,
				const struct uart_config *cfg)
{
    1824:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1826:	794b      	ldrb	r3, [r1, #5]
    1828:	2b01      	cmp	r3, #1
    182a:	d029      	beq.n	1880 <uarte_nrfx_configure+0x5c>
    182c:	2b03      	cmp	r3, #3
    182e:	d124      	bne.n	187a <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1830:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1832:	798b      	ldrb	r3, [r1, #6]
    1834:	2b03      	cmp	r3, #3
    1836:	d120      	bne.n	187a <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1838:	79cc      	ldrb	r4, [r1, #7]
    183a:	b12c      	cbz	r4, 1848 <uarte_nrfx_configure+0x24>
    183c:	2c01      	cmp	r4, #1
    183e:	d11c      	bne.n	187a <uarte_nrfx_configure+0x56>
	return dev->config->config_info;
    1840:	6803      	ldr	r3, [r0, #0]
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    1842:	689b      	ldr	r3, [r3, #8]
    1844:	791b      	ldrb	r3, [r3, #4]
    1846:	b1c3      	cbz	r3, 187a <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1848:	790a      	ldrb	r2, [r1, #4]
    184a:	b112      	cbz	r2, 1852 <uarte_nrfx_configure+0x2e>
    184c:	2a02      	cmp	r2, #2
    184e:	d114      	bne.n	187a <uarte_nrfx_configure+0x56>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1850:	220e      	movs	r2, #14
	switch (baudrate) {
    1852:	f647 2712 	movw	r7, #31250	; 0x7a12
	return dev->config->config_info;
    1856:	6803      	ldr	r3, [r0, #0]
	return config->uarte_regs;
    1858:	689b      	ldr	r3, [r3, #8]
    185a:	681d      	ldr	r5, [r3, #0]
	switch (baudrate) {
    185c:	680b      	ldr	r3, [r1, #0]
    185e:	42bb      	cmp	r3, r7
    1860:	d06f      	beq.n	1942 <uarte_nrfx_configure+0x11e>
    1862:	d829      	bhi.n	18b8 <uarte_nrfx_configure+0x94>
    1864:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1868:	d065      	beq.n	1936 <uarte_nrfx_configure+0x112>
    186a:	d814      	bhi.n	1896 <uarte_nrfx_configure+0x72>
    186c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1870:	d04f      	beq.n	1912 <uarte_nrfx_configure+0xee>
    1872:	d807      	bhi.n	1884 <uarte_nrfx_configure+0x60>
    1874:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1878:	d078      	beq.n	196c <uarte_nrfx_configure+0x148>
		return -ENOTSUP;
    187a:	f06f 0022 	mvn.w	r0, #34	; 0x22
    187e:	e056      	b.n	192e <uarte_nrfx_configure+0x10a>
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    1880:	2600      	movs	r6, #0
    1882:	e7d6      	b.n	1832 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    1884:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1888:	d052      	beq.n	1930 <uarte_nrfx_configure+0x10c>
    188a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    188e:	d1f4      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1890:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1894:	e03f      	b.n	1916 <uarte_nrfx_configure+0xf2>
	switch (baudrate) {
    1896:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    189a:	d04e      	beq.n	193a <uarte_nrfx_configure+0x116>
    189c:	d804      	bhi.n	18a8 <uarte_nrfx_configure+0x84>
    189e:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    18a2:	d1ea      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    18a4:	4b33      	ldr	r3, [pc, #204]	; (1974 <uarte_nrfx_configure+0x150>)
    18a6:	e036      	b.n	1916 <uarte_nrfx_configure+0xf2>
	switch (baudrate) {
    18a8:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    18ac:	d047      	beq.n	193e <uarte_nrfx_configure+0x11a>
    18ae:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    18b2:	d1e2      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    18b4:	4b30      	ldr	r3, [pc, #192]	; (1978 <uarte_nrfx_configure+0x154>)
    18b6:	e02e      	b.n	1916 <uarte_nrfx_configure+0xf2>
	switch (baudrate) {
    18b8:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    18bc:	d04a      	beq.n	1954 <uarte_nrfx_configure+0x130>
    18be:	d812      	bhi.n	18e6 <uarte_nrfx_configure+0xc2>
    18c0:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    18c4:	42bb      	cmp	r3, r7
    18c6:	d03f      	beq.n	1948 <uarte_nrfx_configure+0x124>
    18c8:	d805      	bhi.n	18d6 <uarte_nrfx_configure+0xb2>
    18ca:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
    18ce:	d1d4      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    18d0:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    18d4:	e01f      	b.n	1916 <uarte_nrfx_configure+0xf2>
	switch (baudrate) {
    18d6:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    18da:	d038      	beq.n	194e <uarte_nrfx_configure+0x12a>
    18dc:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    18e0:	d1cb      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    18e2:	4b26      	ldr	r3, [pc, #152]	; (197c <uarte_nrfx_configure+0x158>)
    18e4:	e017      	b.n	1916 <uarte_nrfx_configure+0xf2>
	switch (baudrate) {
    18e6:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    18ea:	d039      	beq.n	1960 <uarte_nrfx_configure+0x13c>
    18ec:	d808      	bhi.n	1900 <uarte_nrfx_configure+0xdc>
    18ee:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    18f2:	d032      	beq.n	195a <uarte_nrfx_configure+0x136>
    18f4:	4f22      	ldr	r7, [pc, #136]	; (1980 <uarte_nrfx_configure+0x15c>)
    18f6:	42bb      	cmp	r3, r7
    18f8:	d1bf      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    18fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    18fe:	e00a      	b.n	1916 <uarte_nrfx_configure+0xf2>
	switch (baudrate) {
    1900:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1904:	d02f      	beq.n	1966 <uarte_nrfx_configure+0x142>
    1906:	4f1f      	ldr	r7, [pc, #124]	; (1984 <uarte_nrfx_configure+0x160>)
    1908:	42bb      	cmp	r3, r7
    190a:	d1b6      	bne.n	187a <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    190c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    1910:	e001      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = 0x00027000;
    1912:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1916:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
                    | (uint32_t)p_cfg->hwfc;
    191a:	ea44 0306 	orr.w	r3, r4, r6
    191e:	4313      	orrs	r3, r2
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    1920:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    1924:	6883      	ldr	r3, [r0, #8]
    1926:	c903      	ldmia	r1, {r0, r1}
    1928:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    192c:	2000      	movs	r0, #0
}
    192e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1930:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1934:	e7ef      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1936:	4b14      	ldr	r3, [pc, #80]	; (1988 <uarte_nrfx_configure+0x164>)
    1938:	e7ed      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    193a:	4b14      	ldr	r3, [pc, #80]	; (198c <uarte_nrfx_configure+0x168>)
    193c:	e7eb      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    193e:	4b14      	ldr	r3, [pc, #80]	; (1990 <uarte_nrfx_configure+0x16c>)
    1940:	e7e9      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1942:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1946:	e7e6      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    1948:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    194c:	e7e3      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    194e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1952:	e7e0      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1954:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    1958:	e7dd      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    195a:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    195e:	e7da      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1960:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1964:	e7d7      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    1966:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    196a:	e7d4      	b.n	1916 <uarte_nrfx_configure+0xf2>
		nrf_baudrate = 0x00014000;
    196c:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    1970:	e7d1      	b.n	1916 <uarte_nrfx_configure+0xf2>
    1972:	bf00      	nop
    1974:	00275000 	.word	0x00275000
    1978:	0075c000 	.word	0x0075c000
    197c:	013a9000 	.word	0x013a9000
    1980:	0003d090 	.word	0x0003d090
    1984:	000f4240 	.word	0x000f4240
    1988:	0013b000 	.word	0x0013b000
    198c:	003af000 	.word	0x003af000
    1990:	004ea000 	.word	0x004ea000

00001994 <uarte_0_init>:
	return dev->config->config_info;
    1994:	6802      	ldr	r2, [r0, #0]
	#if defined(DT_NORDIC_NRF_UARTE_UART_0_RTS_PIN) && \
	    defined(DT_NORDIC_NRF_UARTE_UART_0_CTS_PIN)
		#define UARTE_0_CONFIG_RTS_CTS 1
	#endif

	UART_NRF_UARTE_DEVICE(0);
    1996:	b570      	push	{r4, r5, r6, lr}
	return config->uarte_regs;
    1998:	6892      	ldr	r2, [r2, #8]
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    199a:	4b18      	ldr	r3, [pc, #96]	; (19fc <uarte_0_init+0x68>)
    199c:	6814      	ldr	r4, [r2, #0]
    199e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
	struct uarte_nrfx_data *data = get_dev_data(dev);
    19a2:	6885      	ldr	r5, [r0, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    19a4:	2103      	movs	r1, #3
    p_reg->OUTSET = set_mask;
    19a6:	609a      	str	r2, [r3, #8]
    p_reg->PSEL.TXD = pseltxd;
    19a8:	261d      	movs	r6, #29
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    19aa:	2200      	movs	r2, #0
    19ac:	f8c3 1274 	str.w	r1, [r3, #628]	; 0x274
    19b0:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
    19b4:	f8c4 650c 	str.w	r6, [r4, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    19b8:	261c      	movs	r6, #28
    19ba:	f8c4 6514 	str.w	r6, [r4, #1300]	; 0x514
    p_reg->OUTSET = set_mask;
    19be:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
    19c2:	609e      	str	r6, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    19c4:	f8c3 126c 	str.w	r1, [r3, #620]	; 0x26c
    19c8:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
    p_reg->PSEL.RTS = pselrts;
    19cc:	231b      	movs	r3, #27
    19ce:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    19d2:	231a      	movs	r3, #26
	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    19d4:	4629      	mov	r1, r5
    19d6:	f8c4 3510 	str.w	r3, [r4, #1296]	; 0x510
    19da:	f7ff ff23 	bl	1824 <uarte_nrfx_configure>
	if (err) {
    19de:	b958      	cbnz	r0, 19f8 <uarte_0_init+0x64>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    19e0:	2308      	movs	r3, #8
    19e2:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    19e6:	441d      	add	r5, r3
NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    p_reg->RXD.MAXCNT = length;
    19e8:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    19ea:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    19ee:	f8c4 5534 	str.w	r5, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    19f2:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    19f6:	6023      	str	r3, [r4, #0]
	UART_NRF_UARTE_DEVICE(0);
    19f8:	bd70      	pop	{r4, r5, r6, pc}
    19fa:	bf00      	nop
    19fc:	50842500 	.word	0x50842500

00001a00 <abi_getter>:
extern const struct fw_info_abi * const _ext_abis_start[];
extern const u32_t _ext_abis_size;
__noinit fw_info_abi_getter abi_getter_in;

int abi_getter(u32_t id, u32_t index, const struct fw_info_abi **abi)
{
    1a00:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!abi) {
    1a02:	b1da      	cbz	r2, 1a3c <abi_getter+0x3c>
		return -EFAULT;
	}

	bool id_found = false;

	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    1a04:	2300      	movs	r3, #0
	bool id_found = false;
    1a06:	461c      	mov	r4, r3
	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    1a08:	4e0e      	ldr	r6, [pc, #56]	; (1a44 <abi_getter+0x44>)
		const struct fw_info_abi *ext_abi = _ext_abis_start[i];
    1a0a:	4f0f      	ldr	r7, [pc, #60]	; (1a48 <abi_getter+0x48>)
	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    1a0c:	42b3      	cmp	r3, r6
    1a0e:	d306      	bcc.n	1a1e <abi_getter+0x1e>
				*abi = ext_abi;
				return 0;
			}
		}
	}
	return id_found ? -EBADF : -ENOENT;
    1a10:	2c00      	cmp	r4, #0
    1a12:	bf14      	ite	ne
    1a14:	f06f 0008 	mvnne.w	r0, #8
    1a18:	f06f 0001 	mvneq.w	r0, #1
    1a1c:	e009      	b.n	1a32 <abi_getter+0x32>
		const struct fw_info_abi *ext_abi = _ext_abis_start[i];
    1a1e:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
		if (ext_abi->abi_id == id) {
    1a22:	f8d5 c00c 	ldr.w	ip, [r5, #12]
    1a26:	4560      	cmp	r0, ip
    1a28:	d106      	bne.n	1a38 <abi_getter+0x38>
			if (index-- == 0) {
    1a2a:	1e4c      	subs	r4, r1, #1
    1a2c:	b911      	cbnz	r1, 1a34 <abi_getter+0x34>
				return 0;
    1a2e:	4608      	mov	r0, r1
				*abi = ext_abi;
    1a30:	6015      	str	r5, [r2, #0]
}
    1a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (index-- == 0) {
    1a34:	4621      	mov	r1, r4
			id_found = true;
    1a36:	2401      	movs	r4, #1
	for (u32_t i = 0; i < (u32_t)&_ext_abis_size; i++) {
    1a38:	3301      	adds	r3, #1
    1a3a:	e7e7      	b.n	1a0c <abi_getter+0xc>
		return -EFAULT;
    1a3c:	f06f 000d 	mvn.w	r0, #13
    1a40:	e7f7      	b.n	1a32 <abi_getter+0x32>
    1a42:	bf00      	nop
    1a44:	00000000 	.word	0x00000000
    1a48:	00004a04 	.word	0x00004a04

00001a4c <errata_14>:
}

static bool errata_14(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    1a4c:	4b05      	ldr	r3, [pc, #20]	; (1a64 <errata_14+0x18>)
    1a4e:	6818      	ldr	r0, [r3, #0]
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1a50:	3b04      	subs	r3, #4

    switch(var1)
    1a52:	681b      	ldr	r3, [r3, #0]
    1a54:	2b09      	cmp	r3, #9
    1a56:	d103      	bne.n	1a60 <errata_14+0x14>
            switch(var2)
            {
                case 0x01ul:
                    return true;
                case 0x02ul:
                    return false;
    1a58:	1e43      	subs	r3, r0, #1
    1a5a:	4258      	negs	r0, r3
    1a5c:	4158      	adcs	r0, r3
    1a5e:	4770      	bx	lr
    1a60:	2000      	movs	r0, #0
        break;

    }

    return false;
}
    1a62:	4770      	bx	lr
    1a64:	00ff0134 	.word	0x00ff0134

00001a68 <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    1a68:	4a4f      	ldr	r2, [pc, #316]	; (1ba8 <SystemInit+0x140>)
{
    1a6a:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    1a6c:	6813      	ldr	r3, [r2, #0]
    1a6e:	f043 0302 	orr.w	r3, r3, #2
    1a72:	6013      	str	r3, [r2, #0]
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1a74:	4b4d      	ldr	r3, [pc, #308]	; (1bac <SystemInit+0x144>)
    switch(var1)
    1a76:	681b      	ldr	r3, [r3, #0]
    1a78:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    1a7a:	bf01      	itttt	eq
    1a7c:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    1a80:	2200      	moveq	r2, #0
    1a82:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    1a86:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_14()){
    1a8a:	f7ff ffdf 	bl	1a4c <errata_14>
    1a8e:	b130      	cbz	r0, 1a9e <SystemInit+0x36>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    1a90:	2301      	movs	r3, #1
    1a92:	4a47      	ldr	r2, [pc, #284]	; (1bb0 <SystemInit+0x148>)
    1a94:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    1a96:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    1a9a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578

static bool errata_15(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1a9e:	4b43      	ldr	r3, [pc, #268]	; (1bac <SystemInit+0x144>)
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;

    switch(var1)
    1aa0:	681b      	ldr	r3, [r3, #0]
    1aa2:	2b09      	cmp	r3, #9
    1aa4:	d107      	bne.n	1ab6 <SystemInit+0x4e>
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    1aa6:	4b43      	ldr	r3, [pc, #268]	; (1bb4 <SystemInit+0x14c>)
    {
        case 0x09:
            switch(var2)
    1aa8:	681b      	ldr	r3, [r3, #0]
    1aaa:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    1aac:	bf1e      	ittt	ne
    1aae:	2201      	movne	r2, #1
    1ab0:	4b41      	ldrne	r3, [pc, #260]	; (1bb8 <SystemInit+0x150>)
    1ab2:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_20()){
    1ab6:	f7ff ffc9 	bl	1a4c <errata_14>
    1aba:	b110      	cbz	r0, 1ac2 <SystemInit+0x5a>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    1abc:	220e      	movs	r2, #14
    1abe:	4b3f      	ldr	r3, [pc, #252]	; (1bbc <SystemInit+0x154>)
    1ac0:	601a      	str	r2, [r3, #0]
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    1ac2:	4b3a      	ldr	r3, [pc, #232]	; (1bac <SystemInit+0x144>)
    switch(var1)
    1ac4:	681b      	ldr	r3, [r3, #0]
    1ac6:	2b09      	cmp	r3, #9
    1ac8:	d104      	bne.n	1ad4 <SystemInit+0x6c>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    1aca:	2200      	movs	r2, #0
    1acc:	4b3c      	ldr	r3, [pc, #240]	; (1bc0 <SystemInit+0x158>)
    1ace:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    1ad0:	2201      	movs	r2, #1
    1ad2:	605a      	str	r2, [r3, #4]
{
    1ad4:	2200      	movs	r2, #0
    1ad6:	00d3      	lsls	r3, r2, #3
    1ad8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1adc:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    1ae0:	3101      	adds	r1, #1
    1ae2:	d008      	beq.n	1af6 <SystemInit+0x8e>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1ae4:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1ae8:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1aea:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1aee:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    1af2:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    1af4:	d1ef      	bne.n	1ad6 <SystemInit+0x6e>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    1af6:	4b33      	ldr	r3, [pc, #204]	; (1bc4 <SystemInit+0x15c>)
    1af8:	69da      	ldr	r2, [r3, #28]
    1afa:	07d1      	lsls	r1, r2, #31
    1afc:	d53b      	bpl.n	1b76 <SystemInit+0x10e>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1afe:	4b32      	ldr	r3, [pc, #200]	; (1bc8 <SystemInit+0x160>)
    1b00:	4619      	mov	r1, r3
    1b02:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1b06:	2a01      	cmp	r2, #1
    1b08:	d1fb      	bne.n	1b02 <SystemInit+0x9a>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    1b0a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b0e:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    1b12:	2b01      	cmp	r3, #1
    1b14:	d1fb      	bne.n	1b0e <SystemInit+0xa6>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    1b16:	4b2b      	ldr	r3, [pc, #172]	; (1bc4 <SystemInit+0x15c>)
    1b18:	69da      	ldr	r2, [r3, #28]
    1b1a:	07d2      	lsls	r2, r2, #31
    1b1c:	d508      	bpl.n	1b30 <SystemInit+0xc8>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    1b1e:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b20:	4929      	ldr	r1, [pc, #164]	; (1bc8 <SystemInit+0x160>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    1b22:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    1b26:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b28:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    1b2c:	2a01      	cmp	r2, #1
    1b2e:	d1fb      	bne.n	1b28 <SystemInit+0xc0>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    1b30:	6a1a      	ldr	r2, [r3, #32]
    1b32:	3201      	adds	r2, #1
    1b34:	d10a      	bne.n	1b4c <SystemInit+0xe4>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    1b36:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    1b38:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    1b3c:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    1b40:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b42:	4a21      	ldr	r2, [pc, #132]	; (1bc8 <SystemInit+0x160>)
    1b44:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    1b48:	2b01      	cmp	r3, #1
    1b4a:	d1fb      	bne.n	1b44 <SystemInit+0xdc>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    1b4c:	2200      	movs	r2, #0
    1b4e:	4b1e      	ldr	r3, [pc, #120]	; (1bc8 <SystemInit+0x160>)
    1b50:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    1b54:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1b58:	2a01      	cmp	r2, #1
    1b5a:	d1fb      	bne.n	1b54 <SystemInit+0xec>
  __ASM volatile ("dsb 0xF":::"memory");
    1b5c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1b60:	491a      	ldr	r1, [pc, #104]	; (1bcc <SystemInit+0x164>)
    1b62:	4b1b      	ldr	r3, [pc, #108]	; (1bd0 <SystemInit+0x168>)
    1b64:	68ca      	ldr	r2, [r1, #12]
    1b66:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1b6a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1b6c:	60cb      	str	r3, [r1, #12]
    1b6e:	f3bf 8f4f 	dsb	sy
    __NOP();
    1b72:	bf00      	nop
    1b74:	e7fd      	b.n	1b72 <SystemInit+0x10a>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    1b76:	6a1b      	ldr	r3, [r3, #32]
    1b78:	3301      	adds	r3, #1
    1b7a:	d0c0      	beq.n	1afe <SystemInit+0x96>
        SCB->NSACR |= (3UL << 10);
    1b7c:	4b13      	ldr	r3, [pc, #76]	; (1bcc <SystemInit+0x164>)
    1b7e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    1b82:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    1b86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    1b8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1b8e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    1b92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1b96:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b9a:	f3bf 8f6f 	isb	sy
    SystemCoreClock = __SYSTEM_CLOCK;
    1b9e:	4b0d      	ldr	r3, [pc, #52]	; (1bd4 <SystemInit+0x16c>)
    1ba0:	4a0d      	ldr	r2, [pc, #52]	; (1bd8 <SystemInit+0x170>)
    1ba2:	601a      	str	r2, [r3, #0]
}
    1ba4:	bd08      	pop	{r3, pc}
    1ba6:	bf00      	nop
    1ba8:	e000edd0 	.word	0xe000edd0
    1bac:	00ff0130 	.word	0x00ff0130
    1bb0:	50004a38 	.word	0x50004a38
    1bb4:	00ff0134 	.word	0x00ff0134
    1bb8:	50004000 	.word	0x50004000
    1bbc:	5003aee4 	.word	0x5003aee4
    1bc0:	5000470c 	.word	0x5000470c
    1bc4:	00ff8000 	.word	0x00ff8000
    1bc8:	50039000 	.word	0x50039000
    1bcc:	e000ed00 	.word	0xe000ed00
    1bd0:	05fa0004 	.word	0x05fa0004
    1bd4:	20001408 	.word	0x20001408
    1bd8:	03d09000 	.word	0x03d09000

00001bdc <z_sys_device_do_config_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_device_do_config_level(s32_t level)
{
    1bdc:	b570      	push	{r4, r5, r6, lr}
		retval = device_conf->init(info);
		if (retval != 0) {
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    1bde:	2600      	movs	r6, #0
	for (info = config_levels[level]; info < config_levels[level+1];
    1be0:	4b08      	ldr	r3, [pc, #32]	; (1c04 <z_sys_device_do_config_level+0x28>)
    1be2:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    1be6:	3001      	adds	r0, #1
    1be8:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    1bec:	42a5      	cmp	r5, r4
    1bee:	d800      	bhi.n	1bf2 <z_sys_device_do_config_level+0x16>
		} else {
			z_object_init(info);
		}
	}
}
    1bf0:	bd70      	pop	{r4, r5, r6, pc}
		retval = device_conf->init(info);
    1bf2:	6823      	ldr	r3, [r4, #0]
    1bf4:	4620      	mov	r0, r4
    1bf6:	685b      	ldr	r3, [r3, #4]
    1bf8:	4798      	blx	r3
		if (retval != 0) {
    1bfa:	b100      	cbz	r0, 1bfe <z_sys_device_do_config_level+0x22>
			info->driver_api = NULL;
    1bfc:	6066      	str	r6, [r4, #4]
								info++) {
    1bfe:	340c      	adds	r4, #12
    1c00:	e7f4      	b.n	1bec <z_sys_device_do_config_level+0x10>
    1c02:	bf00      	nop
    1c04:	0000456c 	.word	0x0000456c

00001c08 <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    1c08:	4b10      	ldr	r3, [pc, #64]	; (1c4c <z_impl_device_get_binding+0x44>)
{
    1c0a:	b570      	push	{r4, r5, r6, lr}
    1c0c:	4605      	mov	r5, r0
    1c0e:	461e      	mov	r6, r3
	for (info = __device_init_start; info != __device_init_end; info++) {
    1c10:	4c0f      	ldr	r4, [pc, #60]	; (1c50 <z_impl_device_get_binding+0x48>)
    1c12:	429c      	cmp	r4, r3
    1c14:	d104      	bne.n	1c20 <z_impl_device_get_binding+0x18>
		    (info->config->name == name)) {
			return info;
		}
	}

	for (info = __device_init_start; info != __device_init_end; info++) {
    1c16:	4c0e      	ldr	r4, [pc, #56]	; (1c50 <z_impl_device_get_binding+0x48>)
    1c18:	42b4      	cmp	r4, r6
    1c1a:	d109      	bne.n	1c30 <z_impl_device_get_binding+0x28>
		if (strcmp(name, info->config->name) == 0) {
			return info;
		}
	}

	return NULL;
    1c1c:	2400      	movs	r4, #0
    1c1e:	e012      	b.n	1c46 <z_impl_device_get_binding+0x3e>
		if ((info->driver_api != NULL) &&
    1c20:	6862      	ldr	r2, [r4, #4]
    1c22:	b11a      	cbz	r2, 1c2c <z_impl_device_get_binding+0x24>
		    (info->config->name == name)) {
    1c24:	6822      	ldr	r2, [r4, #0]
		if ((info->driver_api != NULL) &&
    1c26:	6812      	ldr	r2, [r2, #0]
    1c28:	42aa      	cmp	r2, r5
    1c2a:	d00c      	beq.n	1c46 <z_impl_device_get_binding+0x3e>
	for (info = __device_init_start; info != __device_init_end; info++) {
    1c2c:	340c      	adds	r4, #12
    1c2e:	e7f0      	b.n	1c12 <z_impl_device_get_binding+0xa>
		if (info->driver_api == NULL) {
    1c30:	6863      	ldr	r3, [r4, #4]
    1c32:	b90b      	cbnz	r3, 1c38 <z_impl_device_get_binding+0x30>
	for (info = __device_init_start; info != __device_init_end; info++) {
    1c34:	340c      	adds	r4, #12
    1c36:	e7ef      	b.n	1c18 <z_impl_device_get_binding+0x10>
		if (strcmp(name, info->config->name) == 0) {
    1c38:	6823      	ldr	r3, [r4, #0]
    1c3a:	4628      	mov	r0, r5
    1c3c:	6819      	ldr	r1, [r3, #0]
    1c3e:	f002 f804 	bl	3c4a <strcmp>
    1c42:	2800      	cmp	r0, #0
    1c44:	d1f6      	bne.n	1c34 <z_impl_device_get_binding+0x2c>
}
    1c46:	4620      	mov	r0, r4
    1c48:	bd70      	pop	{r4, r5, r6, pc}
    1c4a:	bf00      	nop
    1c4c:	200014cc 	.word	0x200014cc
    1c50:	20001454 	.word	0x20001454

00001c54 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    1c54:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    1c56:	4d0b      	ldr	r5, [pc, #44]	; (1c84 <idle+0x30>)
    1c58:	f04f 0220 	mov.w	r2, #32
    1c5c:	f3ef 8311 	mrs	r3, BASEPRI
    1c60:	f382 8811 	msr	BASEPRI, r2
    1c64:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    1c68:	f002 f9d2 	bl	4010 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    1c6c:	2101      	movs	r1, #1
	s32_t ticks = z_get_next_timeout_expiry();
    1c6e:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    1c70:	2802      	cmp	r0, #2
    1c72:	bfd8      	it	le
    1c74:	4608      	movle	r0, r1
    1c76:	f002 f9db 	bl	4030 <z_set_timeout_expiry>
	_kernel.idle = ticks;
    1c7a:	622c      	str	r4, [r5, #32]
 * @return N/A
 * @req K-CPU-IDLE-001
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1c7c:	f7ff fa0e 	bl	109c <arch_cpu_idle>
    1c80:	e7ea      	b.n	1c58 <idle+0x4>
    1c82:	bf00      	nop
    1c84:	20000630 	.word	0x20000630

00001c88 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    1c88:	4802      	ldr	r0, [pc, #8]	; (1c94 <z_bss_zero+0xc>)
    1c8a:	4a03      	ldr	r2, [pc, #12]	; (1c98 <z_bss_zero+0x10>)
    1c8c:	2100      	movs	r1, #0
    1c8e:	1a12      	subs	r2, r2, r0
    1c90:	f002 b82c 	b.w	3cec <memset>
    1c94:	20000000 	.word	0x20000000
    1c98:	20000690 	.word	0x20000690

00001c9c <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    1c9c:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    1c9e:	4806      	ldr	r0, [pc, #24]	; (1cb8 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    1ca0:	4a06      	ldr	r2, [pc, #24]	; (1cbc <z_data_copy+0x20>)
    1ca2:	4907      	ldr	r1, [pc, #28]	; (1cc0 <z_data_copy+0x24>)
    1ca4:	1a12      	subs	r2, r2, r0
    1ca6:	f001 fff4 	bl	3c92 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    1caa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    1cae:	4a05      	ldr	r2, [pc, #20]	; (1cc4 <z_data_copy+0x28>)
    1cb0:	4905      	ldr	r1, [pc, #20]	; (1cc8 <z_data_copy+0x2c>)
    1cb2:	4806      	ldr	r0, [pc, #24]	; (1ccc <z_data_copy+0x30>)
    1cb4:	f001 bfed 	b.w	3c92 <memcpy>
    1cb8:	200013d4 	.word	0x200013d4
    1cbc:	20001530 	.word	0x20001530
    1cc0:	00004a04 	.word	0x00004a04
    1cc4:	00000000 	.word	0x00000000
    1cc8:	00004a04 	.word	0x00004a04
    1ccc:	20000000 	.word	0x20000000

00001cd0 <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    1cd0:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    1cd2:	2002      	movs	r0, #2
    1cd4:	f7ff ff82 	bl	1bdc <z_sys_device_do_config_level>
	if (boot_delay > 0 && IS_ENABLED(CONFIG_MULTITHREADING)) {
		printk("***** delaying boot " STRINGIFY(CONFIG_BOOT_DELAY)
		       "ms (per build configuration) *****\n");
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}
	PRINT_BOOT_BANNER();
    1cd8:	4807      	ldr	r0, [pc, #28]	; (1cf8 <bg_thread_main+0x28>)
    1cda:	f001 fe2c 	bl	3936 <printk>

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    1cde:	2003      	movs	r0, #3
    1ce0:	f7ff ff7c 	bl	1bdc <z_sys_device_do_config_level>
	extern void __do_init_array_aux(void);
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	z_init_static_threads();
    1ce4:	f000 fc26 	bl	2534 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    1ce8:	f001 fc40 	bl	356c <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    1cec:	4a03      	ldr	r2, [pc, #12]	; (1cfc <bg_thread_main+0x2c>)
    1cee:	7b13      	ldrb	r3, [r2, #12]
    1cf0:	f023 0301 	bic.w	r3, r3, #1
    1cf4:	7313      	strb	r3, [r2, #12]

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    1cf6:	bd08      	pop	{r3, pc}
    1cf8:	000049b2 	.word	0x000049b2
    1cfc:	200005c4 	.word	0x200005c4

00001d00 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    1d00:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(_interrupt_stack)) +
    1d02:	4b37      	ldr	r3, [pc, #220]	; (1de0 <z_cstart+0xe0>)
    1d04:	b0a2      	sub	sp, #136	; 0x88
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    1d06:	f383 8808 	msr	MSP, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d0a:	2500      	movs	r5, #0
    1d0c:	23e0      	movs	r3, #224	; 0xe0
    1d0e:	4c35      	ldr	r4, [pc, #212]	; (1de4 <z_cstart+0xe4>)

	/* perform any architecture-specific initialization */
	arch_kernel_init();

#ifdef CONFIG_MULTITHREADING
	struct k_thread dummy_thread = {
    1d10:	2701      	movs	r7, #1
    1d12:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    1d16:	77e5      	strb	r5, [r4, #31]
    1d18:	7625      	strb	r5, [r4, #24]
    1d1a:	7665      	strb	r5, [r4, #25]
    1d1c:	76a5      	strb	r5, [r4, #26]
    1d1e:	76e5      	strb	r5, [r4, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    1d20:	6a63      	ldr	r3, [r4, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    1d22:	4e31      	ldr	r6, [pc, #196]	; (1de8 <z_cstart+0xe8>)
    1d24:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    1d28:	6263      	str	r3, [r4, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    1d2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1d2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    1d30:	6263      	str	r3, [r4, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    1d32:	63a5      	str	r5, [r4, #56]	; 0x38

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    1d34:	f7ff fb1e 	bl	1374 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    1d38:	f7ff f9aa 	bl	1090 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    1d3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1d40:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    1d42:	62e3      	str	r3, [r4, #44]	; 0x2c
	struct k_thread dummy_thread = {
    1d44:	ab07      	add	r3, sp, #28
    1d46:	226c      	movs	r2, #108	; 0x6c
    1d48:	4629      	mov	r1, r5
    1d4a:	4618      	mov	r0, r3
    1d4c:	f001 ffce 	bl	3cec <memset>
# ifdef CONFIG_SCHED_CPU_MASK
		 .base.cpu_mask = -1,
# endif
	};

	_current = &dummy_thread;
    1d50:	4c26      	ldr	r4, [pc, #152]	; (1dec <z_cstart+0xec>)
	struct k_thread dummy_thread = {
    1d52:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
	_current = &dummy_thread;
    1d56:	60a0      	str	r0, [r4, #8]
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    1d58:	4628      	mov	r0, r5
    1d5a:	f7ff ff3f 	bl	1bdc <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    1d5e:	4638      	mov	r0, r7
    1d60:	f7ff ff3c 	bl	1bdc <z_sys_device_do_config_level>
	z_sched_init();
    1d64:	f000 fb96 	bl	2494 <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1d68:	4b21      	ldr	r3, [pc, #132]	; (1df0 <z_cstart+0xf0>)
	_kernel.ready_q.cache = &z_main_thread;
    1d6a:	6266      	str	r6, [r4, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    1d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1d70:	e9cd 7304 	strd	r7, r3, [sp, #16]
    1d74:	e9cd 5502 	strd	r5, r5, [sp, #8]
    1d78:	4b1e      	ldr	r3, [pc, #120]	; (1df4 <z_cstart+0xf4>)
    1d7a:	e9cd 5500 	strd	r5, r5, [sp]
    1d7e:	491e      	ldr	r1, [pc, #120]	; (1df8 <z_cstart+0xf8>)
    1d80:	4630      	mov	r0, r6
    1d82:	f000 fbbd 	bl	2500 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1d86:	7b73      	ldrb	r3, [r6, #13]
    1d88:	f023 0204 	bic.w	r2, r3, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1d8c:	f013 0f1b 	tst.w	r3, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1d90:	7372      	strb	r2, [r6, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1d92:	d104      	bne.n	1d9e <z_cstart+0x9e>
	return true;
}

static ALWAYS_INLINE void z_ready_thread(struct k_thread *thread)
{
	if (z_is_thread_ready(thread)) {
    1d94:	69b3      	ldr	r3, [r6, #24]
    1d96:	b913      	cbnz	r3, 1d9e <z_cstart+0x9e>
		z_add_thread_to_ready_q(thread);
    1d98:	4630      	mov	r0, r6
    1d9a:	f000 fa09 	bl	21b0 <z_add_thread_to_ready_q>
	z_setup_new_thread(thr, stack,
    1d9e:	4b17      	ldr	r3, [pc, #92]	; (1dfc <z_cstart+0xfc>)
    1da0:	2201      	movs	r2, #1
    1da2:	9305      	str	r3, [sp, #20]
    1da4:	230f      	movs	r3, #15
    1da6:	e9cd 3203 	strd	r3, r2, [sp, #12]
    1daa:	2300      	movs	r3, #0
    1dac:	4d14      	ldr	r5, [pc, #80]	; (1e00 <z_cstart+0x100>)
    1dae:	e9cd 3301 	strd	r3, r3, [sp, #4]
    1db2:	9300      	str	r3, [sp, #0]
    1db4:	f44f 72a0 	mov.w	r2, #320	; 0x140
    1db8:	4b12      	ldr	r3, [pc, #72]	; (1e04 <z_cstart+0x104>)
    1dba:	4913      	ldr	r1, [pc, #76]	; (1e08 <z_cstart+0x108>)
    1dbc:	4628      	mov	r0, r5
    1dbe:	f000 fb9f 	bl	2500 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    1dc2:	7b6b      	ldrb	r3, [r5, #13]
	_kernel.cpus[0].idle_thread = &z_idle_thread;
    1dc4:	60e5      	str	r5, [r4, #12]
    1dc6:	f023 0304 	bic.w	r3, r3, #4
    1dca:	736b      	strb	r3, [r5, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    1dcc:	4b0f      	ldr	r3, [pc, #60]	; (1e0c <z_cstart+0x10c>)
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    1dce:	f44f 6280 	mov.w	r2, #1024	; 0x400
	list->tail = (sys_dnode_t *)list;
    1dd2:	e9c4 3306 	strd	r3, r3, [r4, #24]
    1dd6:	4908      	ldr	r1, [pc, #32]	; (1df8 <z_cstart+0xf8>)
    1dd8:	4b06      	ldr	r3, [pc, #24]	; (1df4 <z_cstart+0xf4>)
    1dda:	4803      	ldr	r0, [pc, #12]	; (1de8 <z_cstart+0xe8>)
    1ddc:	f7ff f936 	bl	104c <arch_switch_to_main_thread>
    1de0:	200013d0 	.word	0x200013d0
    1de4:	e000ed00 	.word	0xe000ed00
    1de8:	200005c4 	.word	0x200005c4
    1dec:	20000630 	.word	0x20000630
    1df0:	000049fa 	.word	0x000049fa
    1df4:	00001cd1 	.word	0x00001cd1
    1df8:	20000690 	.word	0x20000690
    1dfc:	000049ff 	.word	0x000049ff
    1e00:	20000558 	.word	0x20000558
    1e04:	00001c55 	.word	0x00001c55
    1e08:	20000a90 	.word	0x20000a90
    1e0c:	20000648 	.word	0x20000648

00001e10 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    1e10:	b570      	push	{r4, r5, r6, lr}
	slab->free_list = NULL;
    1e12:	2400      	movs	r4, #0
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    1e14:	4b0a      	ldr	r3, [pc, #40]	; (1e40 <init_mem_slab_module+0x30>)
    1e16:	480b      	ldr	r0, [pc, #44]	; (1e44 <init_mem_slab_module+0x34>)
    1e18:	4283      	cmp	r3, r0
    1e1a:	d301      	bcc.n	1e20 <init_mem_slab_module+0x10>
		create_free_list(slab);
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}
	return 0;
}
    1e1c:	2000      	movs	r0, #0
    1e1e:	bd70      	pop	{r4, r5, r6, pc}
	for (j = 0U; j < slab->num_blocks; j++) {
    1e20:	2100      	movs	r1, #0
	p = slab->buffer;
    1e22:	691a      	ldr	r2, [r3, #16]
	for (j = 0U; j < slab->num_blocks; j++) {
    1e24:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    1e26:	615c      	str	r4, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    1e28:	42a9      	cmp	r1, r5
    1e2a:	d101      	bne.n	1e30 <init_mem_slab_module+0x20>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    1e2c:	331c      	adds	r3, #28
    1e2e:	e7f3      	b.n	1e18 <init_mem_slab_module+0x8>
		*(char **)p = slab->free_list;
    1e30:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    1e32:	3101      	adds	r1, #1
		*(char **)p = slab->free_list;
    1e34:	6016      	str	r6, [r2, #0]
		p += slab->block_size;
    1e36:	68de      	ldr	r6, [r3, #12]
		slab->free_list = p;
    1e38:	615a      	str	r2, [r3, #20]
		p += slab->block_size;
    1e3a:	4432      	add	r2, r6
    1e3c:	e7f4      	b.n	1e28 <init_mem_slab_module+0x18>
    1e3e:	bf00      	nop
    1e40:	200014cc 	.word	0x200014cc
    1e44:	200014cc 	.word	0x200014cc

00001e48 <k_mem_slab_alloc>:

	z_object_init(slab);
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, s32_t timeout)
{
    1e48:	b510      	push	{r4, lr}
    1e4a:	4613      	mov	r3, r2
    1e4c:	460c      	mov	r4, r1
    1e4e:	f04f 0220 	mov.w	r2, #32
    1e52:	f3ef 8111 	mrs	r1, BASEPRI
    1e56:	f382 8811 	msr	BASEPRI, r2
    1e5a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    1e5e:	6942      	ldr	r2, [r0, #20]
    1e60:	b162      	cbz	r2, 1e7c <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    1e62:	6022      	str	r2, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    1e64:	6943      	ldr	r3, [r0, #20]
    1e66:	681b      	ldr	r3, [r3, #0]
    1e68:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    1e6a:	6983      	ldr	r3, [r0, #24]
    1e6c:	3301      	adds	r3, #1
    1e6e:	6183      	str	r3, [r0, #24]
		result = 0;
    1e70:	2000      	movs	r0, #0
	__asm__ volatile(
    1e72:	f381 8811 	msr	BASEPRI, r1
    1e76:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    1e7a:	e00d      	b.n	1e98 <k_mem_slab_alloc+0x50>
	} else if (timeout == K_NO_WAIT) {
    1e7c:	b91b      	cbnz	r3, 1e86 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    1e7e:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    1e80:	f06f 000b 	mvn.w	r0, #11
    1e84:	e7f5      	b.n	1e72 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    1e86:	4602      	mov	r2, r0
    1e88:	4804      	ldr	r0, [pc, #16]	; (1e9c <k_mem_slab_alloc+0x54>)
    1e8a:	f000 faad 	bl	23e8 <z_pend_curr>
		if (result == 0) {
    1e8e:	b918      	cbnz	r0, 1e98 <k_mem_slab_alloc+0x50>
			*mem = _current->base.swap_data;
    1e90:	4b03      	ldr	r3, [pc, #12]	; (1ea0 <k_mem_slab_alloc+0x58>)
    1e92:	689b      	ldr	r3, [r3, #8]
    1e94:	695b      	ldr	r3, [r3, #20]
    1e96:	6023      	str	r3, [r4, #0]
}
    1e98:	bd10      	pop	{r4, pc}
    1e9a:	bf00      	nop
    1e9c:	2000068d 	.word	0x2000068d
    1ea0:	20000630 	.word	0x20000630

00001ea4 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    1ea4:	b570      	push	{r4, r5, r6, lr}
    1ea6:	4604      	mov	r4, r0
    1ea8:	460d      	mov	r5, r1
	__asm__ volatile(
    1eaa:	f04f 0320 	mov.w	r3, #32
    1eae:	f3ef 8611 	mrs	r6, BASEPRI
    1eb2:	f383 8811 	msr	BASEPRI, r3
    1eb6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    1eba:	f002 f82f 	bl	3f1c <z_unpend_first_thread>

	if (pending_thread != NULL) {
    1ebe:	b180      	cbz	r0, 1ee2 <k_mem_slab_free+0x3e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    1ec0:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    1ec2:	682a      	ldr	r2, [r5, #0]
    1ec4:	6681      	str	r1, [r0, #104]	; 0x68
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    1ec6:	6142      	str	r2, [r0, #20]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    1ec8:	7b42      	ldrb	r2, [r0, #13]
    1eca:	06d2      	lsls	r2, r2, #27
    1ecc:	d103      	bne.n	1ed6 <k_mem_slab_free+0x32>
	if (z_is_thread_ready(thread)) {
    1ece:	6983      	ldr	r3, [r0, #24]
    1ed0:	b90b      	cbnz	r3, 1ed6 <k_mem_slab_free+0x32>
		z_add_thread_to_ready_q(thread);
    1ed2:	f000 f96d 	bl	21b0 <z_add_thread_to_ready_q>
		z_ready_thread(pending_thread);
		z_reschedule(&lock, key);
    1ed6:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    1ed8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    1edc:	4807      	ldr	r0, [pc, #28]	; (1efc <k_mem_slab_free+0x58>)
    1ede:	f001 bfc5 	b.w	3e6c <z_reschedule>
		**(char ***)mem = slab->free_list;
    1ee2:	682b      	ldr	r3, [r5, #0]
    1ee4:	6962      	ldr	r2, [r4, #20]
    1ee6:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    1ee8:	682b      	ldr	r3, [r5, #0]
    1eea:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    1eec:	69a3      	ldr	r3, [r4, #24]
    1eee:	3b01      	subs	r3, #1
    1ef0:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    1ef2:	f386 8811 	msr	BASEPRI, r6
    1ef6:	f3bf 8f6f 	isb	sy
}
    1efa:	bd70      	pop	{r4, r5, r6, pc}
    1efc:	2000068d 	.word	0x2000068d

00001f00 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, s32_t timeout)
{
    1f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f02:	4604      	mov	r4, r0
    1f04:	460f      	mov	r7, r1
	__asm__ volatile(
    1f06:	f04f 0320 	mov.w	r3, #32
    1f0a:	f3ef 8511 	mrs	r5, BASEPRI
    1f0e:	f383 8811 	msr	BASEPRI, r3
    1f12:	f3bf 8f6f 	isb	sy
	bool resched = false;

	sys_trace_void(SYS_TRACE_ID_MUTEX_LOCK);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    1f16:	68c2      	ldr	r2, [r0, #12]
    1f18:	4930      	ldr	r1, [pc, #192]	; (1fdc <z_impl_k_mutex_lock+0xdc>)
    1f1a:	b15a      	cbz	r2, 1f34 <z_impl_k_mutex_lock+0x34>
    1f1c:	6880      	ldr	r0, [r0, #8]
    1f1e:	688e      	ldr	r6, [r1, #8]
    1f20:	42b0      	cmp	r0, r6
    1f22:	d015      	beq.n	1f50 <z_impl_k_mutex_lock+0x50>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(timeout == (s32_t)K_NO_WAIT)) {
    1f24:	b9b7      	cbnz	r7, 1f54 <z_impl_k_mutex_lock+0x54>
	__asm__ volatile(
    1f26:	f385 8811 	msr	BASEPRI, r5
    1f2a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    1f2e:	f06f 000f 	mvn.w	r0, #15
    1f32:	e00c      	b.n	1f4e <z_impl_k_mutex_lock+0x4e>
					_current->base.prio :
    1f34:	688b      	ldr	r3, [r1, #8]
    1f36:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    1f3a:	6123      	str	r3, [r4, #16]
		mutex->owner = _current;
    1f3c:	688b      	ldr	r3, [r1, #8]
		mutex->lock_count++;
    1f3e:	3201      	adds	r2, #1
    1f40:	60e2      	str	r2, [r4, #12]
		mutex->owner = _current;
    1f42:	60a3      	str	r3, [r4, #8]
    1f44:	f385 8811 	msr	BASEPRI, r5
    1f48:	f3bf 8f6f 	isb	sy
		return 0;
    1f4c:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    1f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					_current->base.prio :
    1f50:	6923      	ldr	r3, [r4, #16]
    1f52:	e7f2      	b.n	1f3a <z_impl_k_mutex_lock+0x3a>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    1f54:	f990 300e 	ldrsb.w	r3, [r0, #14]
    1f58:	f996 100e 	ldrsb.w	r1, [r6, #14]
    1f5c:	4299      	cmp	r1, r3
    1f5e:	bfa8      	it	ge
    1f60:	4619      	movge	r1, r3
    1f62:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    1f66:	4299      	cmp	r1, r3
    1f68:	da2b      	bge.n	1fc2 <z_impl_k_mutex_lock+0xc2>
		return z_set_prio(mutex->owner, new_prio);
    1f6a:	f000 fa51 	bl	2410 <z_set_prio>
    1f6e:	4606      	mov	r6, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    1f70:	463b      	mov	r3, r7
    1f72:	4622      	mov	r2, r4
    1f74:	4629      	mov	r1, r5
    1f76:	481a      	ldr	r0, [pc, #104]	; (1fe0 <z_impl_k_mutex_lock+0xe0>)
    1f78:	f000 fa36 	bl	23e8 <z_pend_curr>
	if (got_mutex == 0) {
    1f7c:	2800      	cmp	r0, #0
    1f7e:	d0e6      	beq.n	1f4e <z_impl_k_mutex_lock+0x4e>
	__asm__ volatile(
    1f80:	f04f 0320 	mov.w	r3, #32
    1f84:	f3ef 8511 	mrs	r5, BASEPRI
    1f88:	f383 8811 	msr	BASEPRI, r3
    1f8c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    1f90:	6823      	ldr	r3, [r4, #0]
    1f92:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    1f94:	429c      	cmp	r4, r3
    1f96:	d007      	beq.n	1fa8 <z_impl_k_mutex_lock+0xa8>
		new_prio_for_inheritance(waiter->base.prio, new_prio) :
    1f98:	b133      	cbz	r3, 1fa8 <z_impl_k_mutex_lock+0xa8>
    1f9a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    1f9e:	4299      	cmp	r1, r3
    1fa0:	bfa8      	it	ge
    1fa2:	4619      	movge	r1, r3
    1fa4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    1fa8:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    1faa:	f990 300e 	ldrsb.w	r3, [r0, #14]
    1fae:	4299      	cmp	r1, r3
    1fb0:	d109      	bne.n	1fc6 <z_impl_k_mutex_lock+0xc6>
	if (resched) {
    1fb2:	b16e      	cbz	r6, 1fd0 <z_impl_k_mutex_lock+0xd0>
		z_reschedule(&lock, key);
    1fb4:	4629      	mov	r1, r5
    1fb6:	480a      	ldr	r0, [pc, #40]	; (1fe0 <z_impl_k_mutex_lock+0xe0>)
    1fb8:	f001 ff58 	bl	3e6c <z_reschedule>
	return -EAGAIN;
    1fbc:	f06f 000a 	mvn.w	r0, #10
    1fc0:	e7c5      	b.n	1f4e <z_impl_k_mutex_lock+0x4e>
	bool resched = false;
    1fc2:	2600      	movs	r6, #0
    1fc4:	e7d4      	b.n	1f70 <z_impl_k_mutex_lock+0x70>
		return z_set_prio(mutex->owner, new_prio);
    1fc6:	f000 fa23 	bl	2410 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    1fca:	2800      	cmp	r0, #0
    1fcc:	d1f2      	bne.n	1fb4 <z_impl_k_mutex_lock+0xb4>
    1fce:	e7f0      	b.n	1fb2 <z_impl_k_mutex_lock+0xb2>
	__asm__ volatile(
    1fd0:	f385 8811 	msr	BASEPRI, r5
    1fd4:	f3bf 8f6f 	isb	sy
    1fd8:	e7f0      	b.n	1fbc <z_impl_k_mutex_lock+0xbc>
    1fda:	bf00      	nop
    1fdc:	20000630 	.word	0x20000630
    1fe0:	2000068d 	.word	0x2000068d

00001fe4 <z_impl_k_mutex_unlock>:
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    1fe4:	4b1e      	ldr	r3, [pc, #120]	; (2060 <z_impl_k_mutex_unlock+0x7c>)
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

void z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    1fe6:	b570      	push	{r4, r5, r6, lr}
    1fe8:	689a      	ldr	r2, [r3, #8]
    1fea:	4604      	mov	r4, r0
    1fec:	7bd3      	ldrb	r3, [r2, #15]
    1fee:	3b01      	subs	r3, #1
    1ff0:	73d3      	strb	r3, [r2, #15]
	sys_trace_void(SYS_TRACE_ID_MUTEX_UNLOCK);
	z_sched_lock();

	K_DEBUG("mutex %p lock_count: %d\n", mutex, mutex->lock_count);

	if (mutex->lock_count - 1U != 0U) {
    1ff2:	68c3      	ldr	r3, [r0, #12]
    1ff4:	2b01      	cmp	r3, #1
    1ff6:	d005      	beq.n	2004 <z_impl_k_mutex_unlock+0x20>
		mutex->lock_count--;
    1ff8:	3b01      	subs	r3, #1
    1ffa:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	k_sched_unlock();
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);
}
    1ffc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	k_sched_unlock();
    2000:	f000 b8ba 	b.w	2178 <k_sched_unlock>
	__asm__ volatile(
    2004:	f04f 0320 	mov.w	r3, #32
    2008:	f3ef 8611 	mrs	r6, BASEPRI
    200c:	f383 8811 	msr	BASEPRI, r3
    2010:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    2014:	6901      	ldr	r1, [r0, #16]
    2016:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    2018:	f990 300e 	ldrsb.w	r3, [r0, #14]
    201c:	4299      	cmp	r1, r3
    201e:	d001      	beq.n	2024 <z_impl_k_mutex_unlock+0x40>
		return z_set_prio(mutex->owner, new_prio);
    2020:	f000 f9f6 	bl	2410 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    2024:	4620      	mov	r0, r4
    2026:	f001 ff79 	bl	3f1c <z_unpend_first_thread>
    202a:	4605      	mov	r5, r0
	mutex->owner = new_owner;
    202c:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    202e:	b180      	cbz	r0, 2052 <z_impl_k_mutex_unlock+0x6e>
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2030:	7b43      	ldrb	r3, [r0, #13]
    2032:	06db      	lsls	r3, r3, #27
    2034:	d103      	bne.n	203e <z_impl_k_mutex_unlock+0x5a>
	if (z_is_thread_ready(thread)) {
    2036:	6983      	ldr	r3, [r0, #24]
    2038:	b90b      	cbnz	r3, 203e <z_impl_k_mutex_unlock+0x5a>
		z_add_thread_to_ready_q(thread);
    203a:	f000 f8b9 	bl	21b0 <z_add_thread_to_ready_q>
	__asm__ volatile(
    203e:	f386 8811 	msr	BASEPRI, r6
    2042:	f3bf 8f6f 	isb	sy
    2046:	2300      	movs	r3, #0
    2048:	66ab      	str	r3, [r5, #104]	; 0x68
		mutex->owner_orig_prio = new_owner->base.prio;
    204a:	f995 300e 	ldrsb.w	r3, [r5, #14]
    204e:	6123      	str	r3, [r4, #16]
    2050:	e7d4      	b.n	1ffc <z_impl_k_mutex_unlock+0x18>
		mutex->lock_count = 0U;
    2052:	60e0      	str	r0, [r4, #12]
    2054:	f386 8811 	msr	BASEPRI, r6
    2058:	f3bf 8f6f 	isb	sy
    205c:	e7ce      	b.n	1ffc <z_impl_k_mutex_unlock+0x18>
    205e:	bf00      	nop
    2060:	20000630 	.word	0x20000630

00002064 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    2064:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    2066:	4c08      	ldr	r4, [pc, #32]	; (2088 <z_reset_time_slice+0x24>)
    2068:	6823      	ldr	r3, [r4, #0]
    206a:	b15b      	cbz	r3, 2084 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    206c:	f7fe fc12 	bl	894 <z_clock_elapsed>
    2070:	6823      	ldr	r3, [r4, #0]
    2072:	4a06      	ldr	r2, [pc, #24]	; (208c <z_reset_time_slice+0x28>)
    2074:	4418      	add	r0, r3
    2076:	6110      	str	r0, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    2078:	2100      	movs	r1, #0
	}
}
    207a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    207e:	4618      	mov	r0, r3
    2080:	f001 bfd6 	b.w	4030 <z_set_timeout_expiry>
}
    2084:	bd10      	pop	{r4, pc}
    2086:	bf00      	nop
    2088:	20000668 	.word	0x20000668
    208c:	20000630 	.word	0x20000630

00002090 <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
    2090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2092:	460d      	mov	r5, r1
	__asm__ volatile(
    2094:	f04f 0320 	mov.w	r3, #32
    2098:	f3ef 8411 	mrs	r4, BASEPRI
    209c:	f383 8811 	msr	BASEPRI, r3
    20a0:	f3bf 8f6f 	isb	sy
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (u32_t)((t * to_hz + off) / from_hz);
    20a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    20a8:	f240 36e7 	movw	r6, #999	; 0x3e7
    20ac:	2700      	movs	r7, #0
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    20ae:	2200      	movs	r2, #0
    20b0:	fbe1 6700 	umlal	r6, r7, r1, r0
    20b4:	4b09      	ldr	r3, [pc, #36]	; (20dc <k_sched_time_slice_set+0x4c>)
    20b6:	4630      	mov	r0, r6
    20b8:	611a      	str	r2, [r3, #16]
    20ba:	4639      	mov	r1, r7
    20bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    20c0:	2300      	movs	r3, #0
    20c2:	f7fe f8ad 	bl	220 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    20c6:	4b06      	ldr	r3, [pc, #24]	; (20e0 <k_sched_time_slice_set+0x50>)
    20c8:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    20ca:	4b06      	ldr	r3, [pc, #24]	; (20e4 <k_sched_time_slice_set+0x54>)
    20cc:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    20ce:	f7ff ffc9 	bl	2064 <z_reset_time_slice>
	__asm__ volatile(
    20d2:	f384 8811 	msr	BASEPRI, r4
    20d6:	f3bf 8f6f 	isb	sy
	}
}
    20da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    20dc:	20000630 	.word	0x20000630
    20e0:	20000668 	.word	0x20000668
    20e4:	20000664 	.word	0x20000664

000020e8 <k_sched_lock>:
	__asm__ volatile(
    20e8:	f04f 0320 	mov.w	r3, #32
    20ec:	f3ef 8111 	mrs	r1, BASEPRI
    20f0:	f383 8811 	msr	BASEPRI, r3
    20f4:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    20f8:	4b04      	ldr	r3, [pc, #16]	; (210c <k_sched_lock+0x24>)
    20fa:	689a      	ldr	r2, [r3, #8]
    20fc:	7bd3      	ldrb	r3, [r2, #15]
    20fe:	3b01      	subs	r3, #1
    2100:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    2102:	f381 8811 	msr	BASEPRI, r1
    2106:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    210a:	4770      	bx	lr
    210c:	20000630 	.word	0x20000630

00002110 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    2110:	4b09      	ldr	r3, [pc, #36]	; (2138 <z_priq_dumb_remove+0x28>)
    2112:	f103 0228 	add.w	r2, r3, #40	; 0x28
    2116:	4282      	cmp	r2, r0
    2118:	d105      	bne.n	2126 <z_priq_dumb_remove+0x16>
    211a:	689b      	ldr	r3, [r3, #8]
    211c:	428b      	cmp	r3, r1
    211e:	d102      	bne.n	2126 <z_priq_dumb_remove+0x16>
    2120:	7b4b      	ldrb	r3, [r1, #13]
    2122:	06db      	lsls	r3, r3, #27
    2124:	d107      	bne.n	2136 <z_priq_dumb_remove+0x26>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    2126:	e9d1 2300 	ldrd	r2, r3, [r1]
    212a:	601a      	str	r2, [r3, #0]
	node->next->prev = node->prev;
    212c:	680a      	ldr	r2, [r1, #0]
    212e:	6053      	str	r3, [r2, #4]
	node->next = NULL;
    2130:	2300      	movs	r3, #0
	node->prev = NULL;
    2132:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    2136:	4770      	bx	lr
    2138:	20000630 	.word	0x20000630

0000213c <update_cache>:
{
    213c:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    213e:	4c0d      	ldr	r4, [pc, #52]	; (2174 <update_cache+0x38>)
{
    2140:	4602      	mov	r2, r0
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    2142:	f104 0028 	add.w	r0, r4, #40	; 0x28
    2146:	f001 feb2 	bl	3eae <z_priq_dumb_best>
	return th ? th : _current_cpu->idle_thread;
    214a:	4605      	mov	r5, r0
    214c:	b900      	cbnz	r0, 2150 <update_cache+0x14>
    214e:	68e5      	ldr	r5, [r4, #12]
    2150:	68a3      	ldr	r3, [r4, #8]
	if (preempt_ok != 0) {
    2152:	b94a      	cbnz	r2, 2168 <update_cache+0x2c>
	if (z_is_thread_prevented_from_running(_current)) {
    2154:	7b5a      	ldrb	r2, [r3, #13]
    2156:	06d2      	lsls	r2, r2, #27
    2158:	d106      	bne.n	2168 <update_cache+0x2c>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    215a:	69aa      	ldr	r2, [r5, #24]
    215c:	b922      	cbnz	r2, 2168 <update_cache+0x2c>
	if (is_preempt(_current) || is_metairq(th)) {
    215e:	89da      	ldrh	r2, [r3, #14]
    2160:	2a7f      	cmp	r2, #127	; 0x7f
    2162:	d901      	bls.n	2168 <update_cache+0x2c>
		_kernel.ready_q.cache = _current;
    2164:	6263      	str	r3, [r4, #36]	; 0x24
}
    2166:	bd38      	pop	{r3, r4, r5, pc}
		if (th != _current) {
    2168:	429d      	cmp	r5, r3
    216a:	d001      	beq.n	2170 <update_cache+0x34>
			z_reset_time_slice();
    216c:	f7ff ff7a 	bl	2064 <z_reset_time_slice>
		_kernel.ready_q.cache = th;
    2170:	6265      	str	r5, [r4, #36]	; 0x24
}
    2172:	e7f8      	b.n	2166 <update_cache+0x2a>
    2174:	20000630 	.word	0x20000630

00002178 <k_sched_unlock>:
{
    2178:	b510      	push	{r4, lr}
	__asm__ volatile(
    217a:	f04f 0320 	mov.w	r3, #32
    217e:	f3ef 8411 	mrs	r4, BASEPRI
    2182:	f383 8811 	msr	BASEPRI, r3
    2186:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    218a:	4b08      	ldr	r3, [pc, #32]	; (21ac <k_sched_unlock+0x34>)
		update_cache(0);
    218c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    218e:	689a      	ldr	r2, [r3, #8]
    2190:	7bd3      	ldrb	r3, [r2, #15]
    2192:	3301      	adds	r3, #1
    2194:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    2196:	f7ff ffd1 	bl	213c <update_cache>
	__asm__ volatile(
    219a:	f384 8811 	msr	BASEPRI, r4
    219e:	f3bf 8f6f 	isb	sy
}
    21a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    21a6:	f001 be78 	b.w	3e9a <z_reschedule_unlocked>
    21aa:	bf00      	nop
    21ac:	20000630 	.word	0x20000630

000021b0 <z_add_thread_to_ready_q>:
{
    21b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    21b2:	f04f 0320 	mov.w	r3, #32
    21b6:	f3ef 8411 	mrs	r4, BASEPRI
    21ba:	f383 8811 	msr	BASEPRI, r3
    21be:	f3bf 8f6f 	isb	sy
	return list->head == list;
    21c2:	4a16      	ldr	r2, [pc, #88]	; (221c <z_add_thread_to_ready_q+0x6c>)
    21c4:	4611      	mov	r1, r2
    21c6:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    21ca:	428b      	cmp	r3, r1
    21cc:	d00c      	beq.n	21e8 <z_add_thread_to_ready_q+0x38>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    21ce:	b15b      	cbz	r3, 21e8 <z_add_thread_to_ready_q+0x38>
    21d0:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    21d2:	f990 500e 	ldrsb.w	r5, [r0, #14]
    21d6:	f993 700e 	ldrsb.w	r7, [r3, #14]
    21da:	42af      	cmp	r7, r5
    21dc:	dc0b      	bgt.n	21f6 <z_add_thread_to_ready_q+0x46>
	return (node == list->tail) ? NULL : node->next;
    21de:	42b3      	cmp	r3, r6
    21e0:	d002      	beq.n	21e8 <z_add_thread_to_ready_q+0x38>
    21e2:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    21e4:	2b00      	cmp	r3, #0
    21e6:	d1f6      	bne.n	21d6 <z_add_thread_to_ready_q+0x26>
	node->prev = list->tail;
    21e8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    21ea:	6001      	str	r1, [r0, #0]
	node->prev = list->tail;
    21ec:	6043      	str	r3, [r0, #4]
	list->tail->next = node;
    21ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    21f0:	6018      	str	r0, [r3, #0]
	list->tail = node;
    21f2:	62d0      	str	r0, [r2, #44]	; 0x2c
    21f4:	e005      	b.n	2202 <z_add_thread_to_ready_q+0x52>
	node->prev = successor->prev;
    21f6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    21f8:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    21fc:	685a      	ldr	r2, [r3, #4]
    21fe:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    2200:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    2202:	7b43      	ldrb	r3, [r0, #13]
    2204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2208:	7343      	strb	r3, [r0, #13]
		update_cache(0);
    220a:	2000      	movs	r0, #0
    220c:	f7ff ff96 	bl	213c <update_cache>
	__asm__ volatile(
    2210:	f384 8811 	msr	BASEPRI, r4
    2214:	f3bf 8f6f 	isb	sy
}
    2218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    221a:	bf00      	nop
    221c:	20000630 	.word	0x20000630

00002220 <z_move_thread_to_end_of_prio_q>:
{
    2220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2222:	4604      	mov	r4, r0
	__asm__ volatile(
    2224:	f04f 0320 	mov.w	r3, #32
    2228:	f3ef 8511 	mrs	r5, BASEPRI
    222c:	f383 8811 	msr	BASEPRI, r3
    2230:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2234:	7b43      	ldrb	r3, [r0, #13]
    2236:	065a      	lsls	r2, r3, #25
    2238:	d503      	bpl.n	2242 <z_move_thread_to_end_of_prio_q+0x22>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    223a:	4601      	mov	r1, r0
    223c:	4818      	ldr	r0, [pc, #96]	; (22a0 <z_move_thread_to_end_of_prio_q+0x80>)
    223e:	f7ff ff67 	bl	2110 <z_priq_dumb_remove>
	return list->head == list;
    2242:	4a18      	ldr	r2, [pc, #96]	; (22a4 <z_move_thread_to_end_of_prio_q+0x84>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2244:	f102 0128 	add.w	r1, r2, #40	; 0x28
    2248:	e9d2 300a 	ldrd	r3, r0, [r2, #40]	; 0x28
    224c:	428b      	cmp	r3, r1
    224e:	d00b      	beq.n	2268 <z_move_thread_to_end_of_prio_q+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2250:	b153      	cbz	r3, 2268 <z_move_thread_to_end_of_prio_q+0x48>
	if (t1->base.prio < t2->base.prio) {
    2252:	f994 600e 	ldrsb.w	r6, [r4, #14]
    2256:	f993 700e 	ldrsb.w	r7, [r3, #14]
    225a:	42b7      	cmp	r7, r6
    225c:	dc0a      	bgt.n	2274 <z_move_thread_to_end_of_prio_q+0x54>
	return (node == list->tail) ? NULL : node->next;
    225e:	4283      	cmp	r3, r0
    2260:	d002      	beq.n	2268 <z_move_thread_to_end_of_prio_q+0x48>
    2262:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2264:	2b00      	cmp	r3, #0
    2266:	d1f6      	bne.n	2256 <z_move_thread_to_end_of_prio_q+0x36>
	node->prev = list->tail;
    2268:	e9c4 1000 	strd	r1, r0, [r4]
	list->tail->next = node;
    226c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    226e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2270:	62d4      	str	r4, [r2, #44]	; 0x2c
    2272:	e005      	b.n	2280 <z_move_thread_to_end_of_prio_q+0x60>
	node->prev = successor->prev;
    2274:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    2276:	e9c4 3100 	strd	r3, r1, [r4]
	successor->prev->next = node;
    227a:	6859      	ldr	r1, [r3, #4]
    227c:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    227e:	605c      	str	r4, [r3, #4]
    2280:	7b63      	ldrb	r3, [r4, #13]
		update_cache(thread == _current);
    2282:	6890      	ldr	r0, [r2, #8]
    2284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2288:	7363      	strb	r3, [r4, #13]
    228a:	1b03      	subs	r3, r0, r4
    228c:	4258      	negs	r0, r3
    228e:	4158      	adcs	r0, r3
    2290:	f7ff ff54 	bl	213c <update_cache>
	__asm__ volatile(
    2294:	f385 8811 	msr	BASEPRI, r5
    2298:	f3bf 8f6f 	isb	sy
}
    229c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    229e:	bf00      	nop
    22a0:	20000658 	.word	0x20000658
    22a4:	20000630 	.word	0x20000630

000022a8 <z_time_slice>:
	if (pending_current == _current) {
    22a8:	4a15      	ldr	r2, [pc, #84]	; (2300 <z_time_slice+0x58>)
    22aa:	4916      	ldr	r1, [pc, #88]	; (2304 <z_time_slice+0x5c>)
{
    22ac:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
    22ae:	680c      	ldr	r4, [r1, #0]
    22b0:	6893      	ldr	r3, [r2, #8]
    22b2:	42a3      	cmp	r3, r4
    22b4:	4614      	mov	r4, r2
    22b6:	d103      	bne.n	22c0 <z_time_slice+0x18>
}
    22b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
    22bc:	f7ff bed2 	b.w	2064 <z_reset_time_slice>
	pending_current = NULL;
    22c0:	2500      	movs	r5, #0
    22c2:	600d      	str	r5, [r1, #0]
	if (slice_time && sliceable(_current)) {
    22c4:	4910      	ldr	r1, [pc, #64]	; (2308 <z_time_slice+0x60>)
    22c6:	6809      	ldr	r1, [r1, #0]
    22c8:	b1b9      	cbz	r1, 22fa <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(t);
    22ca:	89d9      	ldrh	r1, [r3, #14]
    22cc:	297f      	cmp	r1, #127	; 0x7f
    22ce:	d814      	bhi.n	22fa <z_time_slice+0x52>
		&& !z_is_prio_higher(t->base.prio, slice_max_prio)
    22d0:	490e      	ldr	r1, [pc, #56]	; (230c <z_time_slice+0x64>)
    22d2:	f993 500e 	ldrsb.w	r5, [r3, #14]
    22d6:	6809      	ldr	r1, [r1, #0]
    22d8:	428d      	cmp	r5, r1
    22da:	db0e      	blt.n	22fa <z_time_slice+0x52>
		&& !z_is_idle_thread_object(t)
    22dc:	490c      	ldr	r1, [pc, #48]	; (2310 <z_time_slice+0x68>)
    22de:	428b      	cmp	r3, r1
    22e0:	d00b      	beq.n	22fa <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(t);
    22e2:	6999      	ldr	r1, [r3, #24]
    22e4:	b949      	cbnz	r1, 22fa <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
    22e6:	6911      	ldr	r1, [r2, #16]
    22e8:	4281      	cmp	r1, r0
    22ea:	dc03      	bgt.n	22f4 <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    22ec:	4618      	mov	r0, r3
    22ee:	f7ff ff97 	bl	2220 <z_move_thread_to_end_of_prio_q>
    22f2:	e7e1      	b.n	22b8 <z_time_slice+0x10>
			_current_cpu->slice_ticks -= ticks;
    22f4:	1a09      	subs	r1, r1, r0
    22f6:	6111      	str	r1, [r2, #16]
}
    22f8:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
    22fa:	2300      	movs	r3, #0
    22fc:	6123      	str	r3, [r4, #16]
    22fe:	e7fb      	b.n	22f8 <z_time_slice+0x50>
    2300:	20000630 	.word	0x20000630
    2304:	20000660 	.word	0x20000660
    2308:	20000668 	.word	0x20000668
    230c:	20000664 	.word	0x20000664
    2310:	20000558 	.word	0x20000558

00002314 <z_remove_thread_from_ready_q>:
{
    2314:	b538      	push	{r3, r4, r5, lr}
    2316:	4604      	mov	r4, r0
	__asm__ volatile(
    2318:	f04f 0320 	mov.w	r3, #32
    231c:	f3ef 8511 	mrs	r5, BASEPRI
    2320:	f383 8811 	msr	BASEPRI, r3
    2324:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2328:	7b43      	ldrb	r3, [r0, #13]
    232a:	065a      	lsls	r2, r3, #25
    232c:	d507      	bpl.n	233e <z_remove_thread_from_ready_q+0x2a>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    232e:	4601      	mov	r1, r0
    2330:	4809      	ldr	r0, [pc, #36]	; (2358 <z_remove_thread_from_ready_q+0x44>)
    2332:	f7ff feed 	bl	2110 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2336:	7b63      	ldrb	r3, [r4, #13]
    2338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    233c:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    233e:	4b07      	ldr	r3, [pc, #28]	; (235c <z_remove_thread_from_ready_q+0x48>)
    2340:	6898      	ldr	r0, [r3, #8]
    2342:	1b03      	subs	r3, r0, r4
    2344:	4258      	negs	r0, r3
    2346:	4158      	adcs	r0, r3
    2348:	f7ff fef8 	bl	213c <update_cache>
	__asm__ volatile(
    234c:	f385 8811 	msr	BASEPRI, r5
    2350:	f3bf 8f6f 	isb	sy
}
    2354:	bd38      	pop	{r3, r4, r5, pc}
    2356:	bf00      	nop
    2358:	20000658 	.word	0x20000658
    235c:	20000630 	.word	0x20000630

00002360 <pend>:
{
    2360:	b570      	push	{r4, r5, r6, lr}
    2362:	4604      	mov	r4, r0
    2364:	460d      	mov	r5, r1
    2366:	4616      	mov	r6, r2
	z_remove_thread_from_ready_q(thread);
    2368:	f7ff ffd4 	bl	2314 <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_PENDING;
    236c:	7b63      	ldrb	r3, [r4, #13]
    236e:	f043 0302 	orr.w	r3, r3, #2
    2372:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    2374:	b1ed      	cbz	r5, 23b2 <pend+0x52>
	return list->head == list;
    2376:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    2378:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    237a:	429d      	cmp	r5, r3
    237c:	d00c      	beq.n	2398 <pend+0x38>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    237e:	b15b      	cbz	r3, 2398 <pend+0x38>
	if (t1->base.prio < t2->base.prio) {
    2380:	f994 200e 	ldrsb.w	r2, [r4, #14]
    2384:	f993 100e 	ldrsb.w	r1, [r3, #14]
    2388:	4291      	cmp	r1, r2
    238a:	dc0c      	bgt.n	23a6 <pend+0x46>
	return (node == list->tail) ? NULL : node->next;
    238c:	6869      	ldr	r1, [r5, #4]
    238e:	428b      	cmp	r3, r1
    2390:	d002      	beq.n	2398 <pend+0x38>
    2392:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2394:	2b00      	cmp	r3, #0
    2396:	d1f5      	bne.n	2384 <pend+0x24>
	node->prev = list->tail;
    2398:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    239a:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    239c:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    239e:	686b      	ldr	r3, [r5, #4]
    23a0:	601c      	str	r4, [r3, #0]
	list->tail = node;
    23a2:	606c      	str	r4, [r5, #4]
    23a4:	e005      	b.n	23b2 <pend+0x52>
	node->prev = successor->prev;
    23a6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    23a8:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    23ac:	685a      	ldr	r2, [r3, #4]
    23ae:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    23b0:	605c      	str	r4, [r3, #4]
	if (timeout != K_FOREVER) {
    23b2:	1c73      	adds	r3, r6, #1
    23b4:	d015      	beq.n	23e2 <pend+0x82>
    23b6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    23ba:	f240 30e7 	movw	r0, #999	; 0x3e7
    23be:	2100      	movs	r1, #0
    23c0:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    23c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    23c8:	fbc5 0106 	smlal	r0, r1, r5, r6
    23cc:	2300      	movs	r3, #0
    23ce:	f7fd ff27 	bl	220 <__aeabi_uldivmod>

extern void z_thread_timeout(struct _timeout *to);

static inline void z_add_thread_timeout(struct k_thread *th, s32_t ticks)
{
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    23d2:	4904      	ldr	r1, [pc, #16]	; (23e4 <pend+0x84>)
    23d4:	1c42      	adds	r2, r0, #1
    23d6:	f104 0018 	add.w	r0, r4, #24
}
    23da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    23de:	f000 b93f 	b.w	2660 <z_add_timeout>
    23e2:	bd70      	pop	{r4, r5, r6, pc}
    23e4:	00003ebb 	.word	0x00003ebb

000023e8 <z_pend_curr>:
{
    23e8:	b510      	push	{r4, lr}
    23ea:	460c      	mov	r4, r1
    23ec:	4611      	mov	r1, r2
	pending_current = _current;
    23ee:	4a06      	ldr	r2, [pc, #24]	; (2408 <z_pend_curr+0x20>)
    23f0:	6890      	ldr	r0, [r2, #8]
    23f2:	4a06      	ldr	r2, [pc, #24]	; (240c <z_pend_curr+0x24>)
    23f4:	6010      	str	r0, [r2, #0]
	pend(_current, wait_q, timeout);
    23f6:	461a      	mov	r2, r3
    23f8:	f7ff ffb2 	bl	2360 <pend>
    23fc:	4620      	mov	r0, r4
}
    23fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2402:	f7fe bd85 	b.w	f10 <arch_swap>
    2406:	bf00      	nop
    2408:	20000630 	.word	0x20000630
    240c:	20000660 	.word	0x20000660

00002410 <z_set_prio>:
{
    2410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2414:	4604      	mov	r4, r0
	__asm__ volatile(
    2416:	f04f 0320 	mov.w	r3, #32
    241a:	f3ef 8911 	mrs	r9, BASEPRI
    241e:	f383 8811 	msr	BASEPRI, r3
    2422:	f3bf 8f6f 	isb	sy
		need_sched = z_is_thread_ready(thread);
    2426:	f001 fcff 	bl	3e28 <z_is_thread_ready>
    242a:	b24e      	sxtb	r6, r1
		if (need_sched) {
    242c:	4680      	mov	r8, r0
    242e:	b368      	cbz	r0, 248c <z_set_prio+0x7c>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    2430:	4d17      	ldr	r5, [pc, #92]	; (2490 <z_set_prio+0x80>)
    2432:	4621      	mov	r1, r4
    2434:	f105 0728 	add.w	r7, r5, #40	; 0x28
    2438:	4638      	mov	r0, r7
    243a:	f7ff fe69 	bl	2110 <z_priq_dumb_remove>
	return list->head == list;
    243e:	6aab      	ldr	r3, [r5, #40]	; 0x28
				thread->base.prio = prio;
    2440:	73a6      	strb	r6, [r4, #14]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2442:	42bb      	cmp	r3, r7
    2444:	462a      	mov	r2, r5
    2446:	d00a      	beq.n	245e <z_set_prio+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2448:	b14b      	cbz	r3, 245e <z_set_prio+0x4e>
    244a:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    244c:	f993 000e 	ldrsb.w	r0, [r3, #14]
    2450:	42b0      	cmp	r0, r6
    2452:	dc0b      	bgt.n	246c <z_set_prio+0x5c>
	return (node == list->tail) ? NULL : node->next;
    2454:	4299      	cmp	r1, r3
    2456:	d002      	beq.n	245e <z_set_prio+0x4e>
    2458:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    245a:	2b00      	cmp	r3, #0
    245c:	d1f6      	bne.n	244c <z_set_prio+0x3c>
	node->prev = list->tail;
    245e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    2460:	6027      	str	r7, [r4, #0]
	node->prev = list->tail;
    2462:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    2464:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2466:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2468:	62d4      	str	r4, [r2, #44]	; 0x2c
    246a:	e005      	b.n	2478 <z_set_prio+0x68>
	node->prev = successor->prev;
    246c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    246e:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    2472:	685a      	ldr	r2, [r3, #4]
    2474:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    2476:	605c      	str	r4, [r3, #4]
			update_cache(1);
    2478:	2001      	movs	r0, #1
    247a:	f7ff fe5f 	bl	213c <update_cache>
	__asm__ volatile(
    247e:	f389 8811 	msr	BASEPRI, r9
    2482:	f3bf 8f6f 	isb	sy
}
    2486:	4640      	mov	r0, r8
    2488:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			thread->base.prio = prio;
    248c:	73a6      	strb	r6, [r4, #14]
    248e:	e7f6      	b.n	247e <z_set_prio+0x6e>
    2490:	20000630 	.word	0x20000630

00002494 <z_sched_init>:
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    2494:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    2496:	4b04      	ldr	r3, [pc, #16]	; (24a8 <z_sched_init+0x14>)
    2498:	4608      	mov	r0, r1
    249a:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    249e:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    24a2:	f7ff bdf5 	b.w	2090 <k_sched_time_slice_set>
    24a6:	bf00      	nop
    24a8:	20000630 	.word	0x20000630

000024ac <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    24ac:	4b01      	ldr	r3, [pc, #4]	; (24b4 <z_impl_k_current_get+0x8>)
    24ae:	6898      	ldr	r0, [r3, #8]
    24b0:	4770      	bx	lr
    24b2:	bf00      	nop
    24b4:	20000630 	.word	0x20000630

000024b8 <z_impl_k_thread_start>:
}
#endif

#ifdef CONFIG_MULTITHREADING
void z_impl_k_thread_start(struct k_thread *thread)
{
    24b8:	b510      	push	{r4, lr}
    24ba:	4602      	mov	r2, r0
	__asm__ volatile(
    24bc:	f04f 0320 	mov.w	r3, #32
    24c0:	f3ef 8411 	mrs	r4, BASEPRI
    24c4:	f383 8811 	msr	BASEPRI, r3
    24c8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock); /* protect kernel queues */

	if (z_has_thread_started(thread)) {
    24cc:	7b43      	ldrb	r3, [r0, #13]
    24ce:	0759      	lsls	r1, r3, #29
    24d0:	d404      	bmi.n	24dc <z_impl_k_thread_start+0x24>
	__asm__ volatile(
    24d2:	f384 8811 	msr	BASEPRI, r4
    24d6:	f3bf 8f6f 	isb	sy
	}

	z_mark_thread_as_started(thread);
	z_ready_thread(thread);
	z_reschedule(&lock, key);
}
    24da:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    24dc:	f023 0304 	bic.w	r3, r3, #4
    24e0:	7343      	strb	r3, [r0, #13]
	if (z_is_thread_ready(thread)) {
    24e2:	f001 fd48 	bl	3f76 <z_is_thread_ready>
    24e6:	b110      	cbz	r0, 24ee <z_impl_k_thread_start+0x36>
		z_add_thread_to_ready_q(thread);
    24e8:	4610      	mov	r0, r2
    24ea:	f7ff fe61 	bl	21b0 <z_add_thread_to_ready_q>
	z_reschedule(&lock, key);
    24ee:	4621      	mov	r1, r4
}
    24f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&lock, key);
    24f4:	4801      	ldr	r0, [pc, #4]	; (24fc <z_impl_k_thread_start+0x44>)
    24f6:	f001 bcb9 	b.w	3e6c <z_reschedule>
    24fa:	bf00      	nop
    24fc:	2000068d 	.word	0x2000068d

00002500 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    2500:	b530      	push	{r4, r5, lr}
    2502:	b087      	sub	sp, #28
	stack_size = STACK_ROUND_DOWN(stack_size
			- sizeof(*new_thread->userspace_local_data));
#endif
#endif

	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2504:	9d0e      	ldr	r5, [sp, #56]	; 0x38
{
    2506:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2508:	9504      	str	r5, [sp, #16]
    250a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    250c:	9503      	str	r5, [sp, #12]
    250e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    2510:	9502      	str	r5, [sp, #8]
    2512:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2514:	9501      	str	r5, [sp, #4]
    2516:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    2518:	9500      	str	r5, [sp, #0]
    251a:	f7fe fd75 	bl	1008 <arch_new_thread>
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    251e:	4b04      	ldr	r3, [pc, #16]	; (2530 <z_setup_new_thread+0x30>)
    2520:	689b      	ldr	r3, [r3, #8]
    2522:	b913      	cbnz	r3, 252a <z_setup_new_thread+0x2a>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    2524:	6623      	str	r3, [r4, #96]	; 0x60
	sys_trace_thread_create(new_thread);
}
    2526:	b007      	add	sp, #28
    2528:	bd30      	pop	{r4, r5, pc}
	new_thread->resource_pool = _current->resource_pool;
    252a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    252c:	e7fa      	b.n	2524 <z_setup_new_thread+0x24>
    252e:	bf00      	nop
    2530:	20000630 	.word	0x20000630

00002534 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    2534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    2538:	4e28      	ldr	r6, [pc, #160]	; (25dc <z_init_static_threads+0xa8>)
    253a:	4d29      	ldr	r5, [pc, #164]	; (25e0 <z_init_static_threads+0xac>)
    253c:	46b0      	mov	r8, r6
{
    253e:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    2540:	42b5      	cmp	r5, r6
    2542:	f105 0430 	add.w	r4, r5, #48	; 0x30
    2546:	d310      	bcc.n	256a <z_init_static_threads+0x36>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    2548:	f7ff fdce 	bl	20e8 <k_sched_lock>
    254c:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    2550:	f240 36e7 	movw	r6, #999	; 0x3e7
    2554:	2700      	movs	r7, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    2556:	4c22      	ldr	r4, [pc, #136]	; (25e0 <z_init_static_threads+0xac>)
    2558:	f8df a088 	ldr.w	sl, [pc, #136]	; 25e4 <z_init_static_threads+0xb0>
    255c:	4544      	cmp	r4, r8
    255e:	d321      	bcc.n	25a4 <z_init_static_threads+0x70>
			schedule_new_thread(thread_data->init_thread,
					    thread_data->init_delay);
		}
	}
	k_sched_unlock();
}
    2560:	b007      	add	sp, #28
    2562:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    2566:	f7ff be07 	b.w	2178 <k_sched_unlock>
		z_setup_new_thread(
    256a:	f854 3c04 	ldr.w	r3, [r4, #-4]
    256e:	9305      	str	r3, [sp, #20]
    2570:	f854 3c10 	ldr.w	r3, [r4, #-16]
    2574:	9304      	str	r3, [sp, #16]
    2576:	f854 3c14 	ldr.w	r3, [r4, #-20]
    257a:	9303      	str	r3, [sp, #12]
    257c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    2580:	9302      	str	r3, [sp, #8]
    2582:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2586:	9301      	str	r3, [sp, #4]
    2588:	f854 3c20 	ldr.w	r3, [r4, #-32]
    258c:	9300      	str	r3, [sp, #0]
    258e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    2592:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    2596:	f7ff ffb3 	bl	2500 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    259a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    259e:	64dd      	str	r5, [r3, #76]	; 0x4c
    25a0:	4625      	mov	r5, r4
    25a2:	e7cd      	b.n	2540 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_FOREVER) {
    25a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
    25a6:	1c4b      	adds	r3, r1, #1
    25a8:	d004      	beq.n	25b4 <z_init_static_threads+0x80>
			schedule_new_thread(thread_data->init_thread,
    25aa:	6825      	ldr	r5, [r4, #0]
	if (delay == 0) {
    25ac:	b921      	cbnz	r1, 25b8 <z_init_static_threads+0x84>
	z_impl_k_thread_start(thread);
    25ae:	4628      	mov	r0, r5
    25b0:	f7ff ff82 	bl	24b8 <z_impl_k_thread_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    25b4:	3430      	adds	r4, #48	; 0x30
    25b6:	e7d1      	b.n	255c <z_init_static_threads+0x28>
    25b8:	46b3      	mov	fp, r6
    25ba:	46bc      	mov	ip, r7
    25bc:	fbe9 bc01 	umlal	fp, ip, r9, r1
    25c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    25c4:	2300      	movs	r3, #0
    25c6:	4658      	mov	r0, fp
    25c8:	4661      	mov	r1, ip
    25ca:	f7fd fe29 	bl	220 <__aeabi_uldivmod>
    25ce:	4651      	mov	r1, sl
    25d0:	1c42      	adds	r2, r0, #1
    25d2:	f105 0018 	add.w	r0, r5, #24
    25d6:	f000 f843 	bl	2660 <z_add_timeout>
    25da:	e7eb      	b.n	25b4 <z_init_static_threads+0x80>
    25dc:	200014cc 	.word	0x200014cc
    25e0:	200014cc 	.word	0x200014cc
    25e4:	00003ebb 	.word	0x00003ebb

000025e8 <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    25e8:	4b03      	ldr	r3, [pc, #12]	; (25f8 <elapsed+0x10>)
    25ea:	681b      	ldr	r3, [r3, #0]
    25ec:	b90b      	cbnz	r3, 25f2 <elapsed+0xa>
    25ee:	f7fe b951 	b.w	894 <z_clock_elapsed>
}
    25f2:	2000      	movs	r0, #0
    25f4:	4770      	bx	lr
    25f6:	bf00      	nop
    25f8:	2000066c 	.word	0x2000066c

000025fc <remove_timeout>:
{
    25fc:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    25fe:	b140      	cbz	r0, 2612 <remove_timeout+0x16>
    2600:	4a08      	ldr	r2, [pc, #32]	; (2624 <remove_timeout+0x28>)
	return (node == list->tail) ? NULL : node->next;
    2602:	6852      	ldr	r2, [r2, #4]
    2604:	4290      	cmp	r0, r2
    2606:	d004      	beq.n	2612 <remove_timeout+0x16>
	if (next(t) != NULL) {
    2608:	b11b      	cbz	r3, 2612 <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    260a:	689a      	ldr	r2, [r3, #8]
    260c:	6881      	ldr	r1, [r0, #8]
    260e:	440a      	add	r2, r1
    2610:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    2612:	6842      	ldr	r2, [r0, #4]
    2614:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    2616:	6803      	ldr	r3, [r0, #0]
    2618:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    261a:	2300      	movs	r3, #0
	node->prev = NULL;
    261c:	e9c0 3300 	strd	r3, r3, [r0]
}
    2620:	4770      	bx	lr
    2622:	bf00      	nop
    2624:	2000140c 	.word	0x2000140c

00002628 <next_timeout>:
	return list->head == list;
    2628:	4b0b      	ldr	r3, [pc, #44]	; (2658 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
    262a:	b510      	push	{r4, lr}
    262c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    262e:	429c      	cmp	r4, r3
    2630:	bf08      	it	eq
    2632:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
    2634:	f7ff ffd8 	bl	25e8 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2638:	b154      	cbz	r4, 2650 <next_timeout+0x28>
    263a:	68a3      	ldr	r3, [r4, #8]
    263c:	1a18      	subs	r0, r3, r0
    263e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    2642:	4b06      	ldr	r3, [pc, #24]	; (265c <next_timeout+0x34>)
    2644:	691b      	ldr	r3, [r3, #16]
    2646:	b113      	cbz	r3, 264e <next_timeout+0x26>
    2648:	4298      	cmp	r0, r3
    264a:	bfa8      	it	ge
    264c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    264e:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2650:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    2654:	e7f5      	b.n	2642 <next_timeout+0x1a>
    2656:	bf00      	nop
    2658:	2000140c 	.word	0x2000140c
    265c:	20000630 	.word	0x20000630

00002660 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn, s32_t ticks)
{
    2660:	b570      	push	{r4, r5, r6, lr}
    2662:	4604      	mov	r4, r0
    2664:	4616      	mov	r6, r2
	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    2666:	60c1      	str	r1, [r0, #12]
	__asm__ volatile(
    2668:	f04f 0320 	mov.w	r3, #32
    266c:	f3ef 8511 	mrs	r5, BASEPRI
    2670:	f383 8811 	msr	BASEPRI, r3
    2674:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    2678:	f7ff ffb6 	bl	25e8 <elapsed>
    267c:	2e01      	cmp	r6, #1
    267e:	bfac      	ite	ge
    2680:	1980      	addge	r0, r0, r6
    2682:	3001      	addlt	r0, #1
	return list->head == list;
    2684:	4b17      	ldr	r3, [pc, #92]	; (26e4 <z_add_timeout+0x84>)
    2686:	60a0      	str	r0, [r4, #8]
    2688:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    268a:	429a      	cmp	r2, r3
    268c:	d001      	beq.n	2692 <z_add_timeout+0x32>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    268e:	685e      	ldr	r6, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    2690:	b932      	cbnz	r2, 26a0 <z_add_timeout+0x40>
	node->prev = list->tail;
    2692:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    2694:	6023      	str	r3, [r4, #0]
	node->prev = list->tail;
    2696:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    2698:	685a      	ldr	r2, [r3, #4]
    269a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    269c:	605c      	str	r4, [r3, #4]
    269e:	e00b      	b.n	26b8 <z_add_timeout+0x58>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    26a0:	6890      	ldr	r0, [r2, #8]
    26a2:	68a1      	ldr	r1, [r4, #8]
    26a4:	4288      	cmp	r0, r1
    26a6:	dd16      	ble.n	26d6 <z_add_timeout+0x76>
				t->dticks -= to->dticks;
    26a8:	1a41      	subs	r1, r0, r1
    26aa:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    26ac:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    26ae:	e9c4 2100 	strd	r2, r1, [r4]
	successor->prev->next = node;
    26b2:	6851      	ldr	r1, [r2, #4]
    26b4:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    26b6:	6054      	str	r4, [r2, #4]
	return list->head == list;
    26b8:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    26ba:	429a      	cmp	r2, r3
    26bc:	d006      	beq.n	26cc <z_add_timeout+0x6c>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    26be:	4294      	cmp	r4, r2
    26c0:	d104      	bne.n	26cc <z_add_timeout+0x6c>
			z_clock_set_timeout(next_timeout(), false);
    26c2:	f7ff ffb1 	bl	2628 <next_timeout>
    26c6:	2100      	movs	r1, #0
    26c8:	f7fe f896 	bl	7f8 <z_clock_set_timeout>
	__asm__ volatile(
    26cc:	f385 8811 	msr	BASEPRI, r5
    26d0:	f3bf 8f6f 	isb	sy
		}
	}
}
    26d4:	bd70      	pop	{r4, r5, r6, pc}
			to->dticks -= t->dticks;
    26d6:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    26d8:	4296      	cmp	r6, r2
    26da:	60a1      	str	r1, [r4, #8]
    26dc:	d0d9      	beq.n	2692 <z_add_timeout+0x32>
    26de:	6812      	ldr	r2, [r2, #0]
    26e0:	e7d6      	b.n	2690 <z_add_timeout+0x30>
    26e2:	bf00      	nop
    26e4:	2000140c 	.word	0x2000140c

000026e8 <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    26e8:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    26ec:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    26ee:	f7ff fddb 	bl	22a8 <z_time_slice>
	__asm__ volatile(
    26f2:	f04f 0320 	mov.w	r3, #32
    26f6:	f3ef 8511 	mrs	r5, BASEPRI
    26fa:	f383 8811 	msr	BASEPRI, r3
    26fe:	f3bf 8f6f 	isb	sy
    2702:	4f21      	ldr	r7, [pc, #132]	; (2788 <z_clock_announce+0xa0>)
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    2704:	4e21      	ldr	r6, [pc, #132]	; (278c <z_clock_announce+0xa4>)
    2706:	46b8      	mov	r8, r7
	return list->head == list;
    2708:	f8df 9084 	ldr.w	r9, [pc, #132]	; 2790 <z_clock_announce+0xa8>
    270c:	6034      	str	r4, [r6, #0]
    270e:	f8d9 4000 	ldr.w	r4, [r9]
    2712:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2714:	454c      	cmp	r4, r9
    2716:	e9d7 bc00 	ldrd	fp, ip, [r7]
    271a:	d005      	beq.n	2728 <z_clock_announce+0x40>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    271c:	b124      	cbz	r4, 2728 <z_clock_announce+0x40>
    271e:	68a3      	ldr	r3, [r4, #8]
    2720:	4293      	cmp	r3, r2
    2722:	dd14      	ble.n	274e <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    2724:	1a9b      	subs	r3, r3, r2
    2726:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    2728:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    272a:	eb1b 0002 	adds.w	r0, fp, r2
    272e:	eb4c 71e2 	adc.w	r1, ip, r2, asr #31
    2732:	e9c8 0100 	strd	r0, r1, [r8]
	announce_remaining = 0;
    2736:	6034      	str	r4, [r6, #0]

	z_clock_set_timeout(next_timeout(), false);
    2738:	f7ff ff76 	bl	2628 <next_timeout>
    273c:	4621      	mov	r1, r4
    273e:	f7fe f85b 	bl	7f8 <z_clock_set_timeout>
	__asm__ volatile(
    2742:	f385 8811 	msr	BASEPRI, r5
    2746:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    274a:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
		curr_tick += dt;
    274e:	eb1b 0003 	adds.w	r0, fp, r3
    2752:	eb4c 71e3 	adc.w	r1, ip, r3, asr #31
		announce_remaining -= dt;
    2756:	1ad3      	subs	r3, r2, r3
    2758:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    275a:	2300      	movs	r3, #0
		curr_tick += dt;
    275c:	e9c7 0100 	strd	r0, r1, [r7]
		t->dticks = 0;
    2760:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    2762:	4620      	mov	r0, r4
    2764:	f7ff ff4a 	bl	25fc <remove_timeout>
    2768:	f385 8811 	msr	BASEPRI, r5
    276c:	f3bf 8f6f 	isb	sy
		t->fn(t);
    2770:	68e3      	ldr	r3, [r4, #12]
    2772:	4798      	blx	r3
	__asm__ volatile(
    2774:	f04f 0320 	mov.w	r3, #32
    2778:	f3ef 8511 	mrs	r5, BASEPRI
    277c:	f383 8811 	msr	BASEPRI, r3
    2780:	f3bf 8f6f 	isb	sy
    2784:	e7c3      	b.n	270e <z_clock_announce+0x26>
    2786:	bf00      	nop
    2788:	20000000 	.word	0x20000000
    278c:	2000066c 	.word	0x2000066c
    2790:	2000140c 	.word	0x2000140c

00002794 <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    2794:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);

	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    2796:	4c07      	ldr	r4, [pc, #28]	; (27b4 <init_static_pools+0x20>)
    2798:	4d07      	ldr	r5, [pc, #28]	; (27b8 <init_static_pools+0x24>)
    279a:	42ac      	cmp	r4, r5
    279c:	d301      	bcc.n	27a2 <init_static_pools+0xe>
		k_mem_pool_init(p);
	}

	return 0;
}
    279e:	2000      	movs	r0, #0
    27a0:	bd38      	pop	{r3, r4, r5, pc}
    27a2:	f104 0314 	add.w	r3, r4, #20
	z_sys_mem_pool_base_init(&p->base);
    27a6:	4620      	mov	r0, r4
	list->tail = (sys_dnode_t *)list;
    27a8:	e9c4 3305 	strd	r3, r3, [r4, #20]
    27ac:	f000 fee5 	bl	357a <z_sys_mem_pool_base_init>
	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    27b0:	341c      	adds	r4, #28
    27b2:	e7f2      	b.n	279a <init_static_pools+0x6>
    27b4:	200014cc 	.word	0x200014cc
    27b8:	200014cc 	.word	0x200014cc

000027bc <CC_PalMemCopyPlat>:
    27bc:	f001 ba52 	b.w	3c64 <memmove>

000027c0 <CC_PalMemSetZeroPlat>:
    27c0:	460a      	mov	r2, r1
    27c2:	2100      	movs	r1, #0
    27c4:	f001 ba92 	b.w	3cec <memset>

000027c8 <CC_PalInit>:
    27c8:	b510      	push	{r4, lr}
    27ca:	4811      	ldr	r0, [pc, #68]	; (2810 <CC_PalInit+0x48>)
    27cc:	f000 f848 	bl	2860 <CC_PalMutexCreate>
    27d0:	b100      	cbz	r0, 27d4 <CC_PalInit+0xc>
    27d2:	bd10      	pop	{r4, pc}
    27d4:	480f      	ldr	r0, [pc, #60]	; (2814 <CC_PalInit+0x4c>)
    27d6:	f000 f843 	bl	2860 <CC_PalMutexCreate>
    27da:	2800      	cmp	r0, #0
    27dc:	d1f9      	bne.n	27d2 <CC_PalInit+0xa>
    27de:	4c0e      	ldr	r4, [pc, #56]	; (2818 <CC_PalInit+0x50>)
    27e0:	4620      	mov	r0, r4
    27e2:	f000 f83d 	bl	2860 <CC_PalMutexCreate>
    27e6:	2800      	cmp	r0, #0
    27e8:	d1f3      	bne.n	27d2 <CC_PalInit+0xa>
    27ea:	4b0c      	ldr	r3, [pc, #48]	; (281c <CC_PalInit+0x54>)
    27ec:	480c      	ldr	r0, [pc, #48]	; (2820 <CC_PalInit+0x58>)
    27ee:	601c      	str	r4, [r3, #0]
    27f0:	f000 f836 	bl	2860 <CC_PalMutexCreate>
    27f4:	4601      	mov	r1, r0
    27f6:	2800      	cmp	r0, #0
    27f8:	d1eb      	bne.n	27d2 <CC_PalInit+0xa>
    27fa:	f000 f82d 	bl	2858 <CC_PalDmaInit>
    27fe:	4604      	mov	r4, r0
    2800:	b108      	cbz	r0, 2806 <CC_PalInit+0x3e>
    2802:	4620      	mov	r0, r4
    2804:	bd10      	pop	{r4, pc}
    2806:	f000 f851 	bl	28ac <CC_PalPowerSaveModeInit>
    280a:	4620      	mov	r0, r4
    280c:	e7fa      	b.n	2804 <CC_PalInit+0x3c>
    280e:	bf00      	nop
    2810:	20001420 	.word	0x20001420
    2814:	20001414 	.word	0x20001414
    2818:	2000141c 	.word	0x2000141c
    281c:	20001424 	.word	0x20001424
    2820:	20001418 	.word	0x20001418

00002824 <CC_PalTerminate>:
    2824:	b508      	push	{r3, lr}
    2826:	4808      	ldr	r0, [pc, #32]	; (2848 <CC_PalTerminate+0x24>)
    2828:	f000 f824 	bl	2874 <CC_PalMutexDestroy>
    282c:	4807      	ldr	r0, [pc, #28]	; (284c <CC_PalTerminate+0x28>)
    282e:	f000 f821 	bl	2874 <CC_PalMutexDestroy>
    2832:	4807      	ldr	r0, [pc, #28]	; (2850 <CC_PalTerminate+0x2c>)
    2834:	f000 f81e 	bl	2874 <CC_PalMutexDestroy>
    2838:	4806      	ldr	r0, [pc, #24]	; (2854 <CC_PalTerminate+0x30>)
    283a:	f000 f81b 	bl	2874 <CC_PalMutexDestroy>
    283e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    2842:	f000 b80b 	b.w	285c <CC_PalDmaTerminate>
    2846:	bf00      	nop
    2848:	20001420 	.word	0x20001420
    284c:	20001414 	.word	0x20001414
    2850:	2000141c 	.word	0x2000141c
    2854:	20001418 	.word	0x20001418

00002858 <CC_PalDmaInit>:
    2858:	2000      	movs	r0, #0
    285a:	4770      	bx	lr

0000285c <CC_PalDmaTerminate>:
    285c:	4770      	bx	lr
    285e:	bf00      	nop

00002860 <CC_PalMutexCreate>:
    2860:	b508      	push	{r3, lr}
    2862:	4b03      	ldr	r3, [pc, #12]	; (2870 <CC_PalMutexCreate+0x10>)
    2864:	6802      	ldr	r2, [r0, #0]
    2866:	681b      	ldr	r3, [r3, #0]
    2868:	6810      	ldr	r0, [r2, #0]
    286a:	4798      	blx	r3
    286c:	2000      	movs	r0, #0
    286e:	bd08      	pop	{r3, pc}
    2870:	20001430 	.word	0x20001430

00002874 <CC_PalMutexDestroy>:
    2874:	b508      	push	{r3, lr}
    2876:	4b03      	ldr	r3, [pc, #12]	; (2884 <CC_PalMutexDestroy+0x10>)
    2878:	6802      	ldr	r2, [r0, #0]
    287a:	685b      	ldr	r3, [r3, #4]
    287c:	6810      	ldr	r0, [r2, #0]
    287e:	4798      	blx	r3
    2880:	2000      	movs	r0, #0
    2882:	bd08      	pop	{r3, pc}
    2884:	20001430 	.word	0x20001430

00002888 <CC_PalMutexLock>:
    2888:	6802      	ldr	r2, [r0, #0]
    288a:	4b02      	ldr	r3, [pc, #8]	; (2894 <CC_PalMutexLock+0xc>)
    288c:	6810      	ldr	r0, [r2, #0]
    288e:	689b      	ldr	r3, [r3, #8]
    2890:	4718      	bx	r3
    2892:	bf00      	nop
    2894:	20001430 	.word	0x20001430

00002898 <CC_PalMutexUnlock>:
    2898:	b508      	push	{r3, lr}
    289a:	4b03      	ldr	r3, [pc, #12]	; (28a8 <CC_PalMutexUnlock+0x10>)
    289c:	6802      	ldr	r2, [r0, #0]
    289e:	68db      	ldr	r3, [r3, #12]
    28a0:	6810      	ldr	r0, [r2, #0]
    28a2:	4798      	blx	r3
    28a4:	2000      	movs	r0, #0
    28a6:	bd08      	pop	{r3, pc}
    28a8:	20001430 	.word	0x20001430

000028ac <CC_PalPowerSaveModeInit>:
    28ac:	b570      	push	{r4, r5, r6, lr}
    28ae:	4c09      	ldr	r4, [pc, #36]	; (28d4 <CC_PalPowerSaveModeInit+0x28>)
    28b0:	4d09      	ldr	r5, [pc, #36]	; (28d8 <CC_PalPowerSaveModeInit+0x2c>)
    28b2:	6920      	ldr	r0, [r4, #16]
    28b4:	68ab      	ldr	r3, [r5, #8]
    28b6:	4798      	blx	r3
    28b8:	b118      	cbz	r0, 28c2 <CC_PalPowerSaveModeInit+0x16>
    28ba:	4b08      	ldr	r3, [pc, #32]	; (28dc <CC_PalPowerSaveModeInit+0x30>)
    28bc:	4808      	ldr	r0, [pc, #32]	; (28e0 <CC_PalPowerSaveModeInit+0x34>)
    28be:	685b      	ldr	r3, [r3, #4]
    28c0:	4798      	blx	r3
    28c2:	2100      	movs	r1, #0
    28c4:	4a07      	ldr	r2, [pc, #28]	; (28e4 <CC_PalPowerSaveModeInit+0x38>)
    28c6:	68eb      	ldr	r3, [r5, #12]
    28c8:	6011      	str	r1, [r2, #0]
    28ca:	6920      	ldr	r0, [r4, #16]
    28cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    28d0:	4718      	bx	r3
    28d2:	bf00      	nop
    28d4:	20001440 	.word	0x20001440
    28d8:	20001430 	.word	0x20001430
    28dc:	20001428 	.word	0x20001428
    28e0:	00004584 	.word	0x00004584
    28e4:	20000670 	.word	0x20000670

000028e8 <CC_PalPowerSaveModeSelect>:
    28e8:	b570      	push	{r4, r5, r6, lr}
    28ea:	4c14      	ldr	r4, [pc, #80]	; (293c <CC_PalPowerSaveModeSelect+0x54>)
    28ec:	4d14      	ldr	r5, [pc, #80]	; (2940 <CC_PalPowerSaveModeSelect+0x58>)
    28ee:	4606      	mov	r6, r0
    28f0:	68ab      	ldr	r3, [r5, #8]
    28f2:	6920      	ldr	r0, [r4, #16]
    28f4:	4798      	blx	r3
    28f6:	b9f0      	cbnz	r0, 2936 <CC_PalPowerSaveModeSelect+0x4e>
    28f8:	4a12      	ldr	r2, [pc, #72]	; (2944 <CC_PalPowerSaveModeSelect+0x5c>)
    28fa:	6813      	ldr	r3, [r2, #0]
    28fc:	b95e      	cbnz	r6, 2916 <CC_PalPowerSaveModeSelect+0x2e>
    28fe:	b91b      	cbnz	r3, 2908 <CC_PalPowerSaveModeSelect+0x20>
    2900:	2001      	movs	r0, #1
    2902:	4911      	ldr	r1, [pc, #68]	; (2948 <CC_PalPowerSaveModeSelect+0x60>)
    2904:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
    2908:	3301      	adds	r3, #1
    290a:	6013      	str	r3, [r2, #0]
    290c:	68eb      	ldr	r3, [r5, #12]
    290e:	6920      	ldr	r0, [r4, #16]
    2910:	4798      	blx	r3
    2912:	2000      	movs	r0, #0
    2914:	bd70      	pop	{r4, r5, r6, pc}
    2916:	2b00      	cmp	r3, #0
    2918:	d0f8      	beq.n	290c <CC_PalPowerSaveModeSelect+0x24>
    291a:	2b01      	cmp	r3, #1
    291c:	bf08      	it	eq
    291e:	490a      	ldreq	r1, [pc, #40]	; (2948 <CC_PalPowerSaveModeSelect+0x60>)
    2920:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    2924:	bf08      	it	eq
    2926:	f8c1 0500 	streq.w	r0, [r1, #1280]	; 0x500
    292a:	6920      	ldr	r0, [r4, #16]
    292c:	6013      	str	r3, [r2, #0]
    292e:	68eb      	ldr	r3, [r5, #12]
    2930:	4798      	blx	r3
    2932:	2000      	movs	r0, #0
    2934:	e7ee      	b.n	2914 <CC_PalPowerSaveModeSelect+0x2c>
    2936:	4805      	ldr	r0, [pc, #20]	; (294c <CC_PalPowerSaveModeSelect+0x64>)
    2938:	bd70      	pop	{r4, r5, r6, pc}
    293a:	bf00      	nop
    293c:	20001440 	.word	0x20001440
    2940:	20001430 	.word	0x20001430
    2944:	20000670 	.word	0x20000670
    2948:	50840000 	.word	0x50840000
    294c:	ffff8fe9 	.word	0xffff8fe9

00002950 <CC_HalInit>:
    2950:	2000      	movs	r0, #0
    2952:	4770      	bx	lr

00002954 <CC_HalTerminate>:
    2954:	2000      	movs	r0, #0
    2956:	4770      	bx	lr

00002958 <CC_HalClearInterruptBit>:
    2958:	0543      	lsls	r3, r0, #21
    295a:	d503      	bpl.n	2964 <CC_HalClearInterruptBit+0xc>
    295c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2960:	4b02      	ldr	r3, [pc, #8]	; (296c <CC_HalClearInterruptBit+0x14>)
    2962:	601a      	str	r2, [r3, #0]
    2964:	4b02      	ldr	r3, [pc, #8]	; (2970 <CC_HalClearInterruptBit+0x18>)
    2966:	6018      	str	r0, [r3, #0]
    2968:	4770      	bx	lr
    296a:	bf00      	nop
    296c:	50841108 	.word	0x50841108
    2970:	50841a08 	.word	0x50841a08

00002974 <CC_HalMaskInterrupt>:
    2974:	4b01      	ldr	r3, [pc, #4]	; (297c <CC_HalMaskInterrupt+0x8>)
    2976:	6018      	str	r0, [r3, #0]
    2978:	4770      	bx	lr
    297a:	bf00      	nop
    297c:	50841a04 	.word	0x50841a04

00002980 <CC_HalWaitInterruptRND>:
    2980:	b108      	cbz	r0, 2986 <CC_HalWaitInterruptRND+0x6>
    2982:	f000 b803 	b.w	298c <CC_PalWaitInterruptRND>
    2986:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    298a:	4770      	bx	lr

0000298c <CC_PalWaitInterruptRND>:
    298c:	4602      	mov	r2, r0
    298e:	4807      	ldr	r0, [pc, #28]	; (29ac <CC_PalWaitInterruptRND+0x20>)
    2990:	6803      	ldr	r3, [r0, #0]
    2992:	4213      	tst	r3, r2
    2994:	d0fc      	beq.n	2990 <CC_PalWaitInterruptRND+0x4>
    2996:	b121      	cbz	r1, 29a2 <CC_PalWaitInterruptRND+0x16>
    2998:	4b05      	ldr	r3, [pc, #20]	; (29b0 <CC_PalWaitInterruptRND+0x24>)
    299a:	4806      	ldr	r0, [pc, #24]	; (29b4 <CC_PalWaitInterruptRND+0x28>)
    299c:	681b      	ldr	r3, [r3, #0]
    299e:	600b      	str	r3, [r1, #0]
    29a0:	6003      	str	r3, [r0, #0]
    29a2:	4b05      	ldr	r3, [pc, #20]	; (29b8 <CC_PalWaitInterruptRND+0x2c>)
    29a4:	2000      	movs	r0, #0
    29a6:	601a      	str	r2, [r3, #0]
    29a8:	4770      	bx	lr
    29aa:	bf00      	nop
    29ac:	50841a00 	.word	0x50841a00
    29b0:	50841104 	.word	0x50841104
    29b4:	50841108 	.word	0x50841108
    29b8:	50841a08 	.word	0x50841a08

000029bc <mbedtls_platform_setup>:
    29bc:	f000 b8a0 	b.w	2b00 <nrf_cc310_platform_init>

000029c0 <mbedtls_platform_zeroize>:
    29c0:	b130      	cbz	r0, 29d0 <mbedtls_platform_zeroize+0x10>
    29c2:	b129      	cbz	r1, 29d0 <mbedtls_platform_zeroize+0x10>
    29c4:	2300      	movs	r3, #0
    29c6:	4401      	add	r1, r0
    29c8:	7003      	strb	r3, [r0, #0]
    29ca:	3001      	adds	r0, #1
    29cc:	4281      	cmp	r1, r0
    29ce:	d1fb      	bne.n	29c8 <mbedtls_platform_zeroize+0x8>
    29d0:	4770      	bx	lr
    29d2:	bf00      	nop

000029d4 <mbedtls_hardware_poll>:
    29d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    29d8:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
    29dc:	460f      	mov	r7, r1
    29de:	9205      	str	r2, [sp, #20]
    29e0:	2100      	movs	r1, #0
    29e2:	4614      	mov	r4, r2
    29e4:	a812      	add	r0, sp, #72	; 0x48
    29e6:	f44f 7208 	mov.w	r2, #544	; 0x220
    29ea:	461e      	mov	r6, r3
    29ec:	f001 f97e 	bl	3cec <memset>
    29f0:	2300      	movs	r3, #0
    29f2:	a808      	add	r0, sp, #32
    29f4:	4619      	mov	r1, r3
    29f6:	2228      	movs	r2, #40	; 0x28
    29f8:	9306      	str	r3, [sp, #24]
    29fa:	f001 f977 	bl	3cec <memset>
    29fe:	2f00      	cmp	r7, #0
    2a00:	d03c      	beq.n	2a7c <mbedtls_hardware_poll+0xa8>
    2a02:	2e00      	cmp	r6, #0
    2a04:	d03a      	beq.n	2a7c <mbedtls_hardware_poll+0xa8>
    2a06:	2c00      	cmp	r4, #0
    2a08:	d038      	beq.n	2a7c <mbedtls_hardware_poll+0xa8>
    2a0a:	2104      	movs	r1, #4
    2a0c:	a806      	add	r0, sp, #24
    2a0e:	f7ff fed7 	bl	27c0 <CC_PalMemSetZeroPlat>
    2a12:	a808      	add	r0, sp, #32
    2a14:	2128      	movs	r1, #40	; 0x28
    2a16:	f7ff fed3 	bl	27c0 <CC_PalMemSetZeroPlat>
    2a1a:	a808      	add	r0, sp, #32
    2a1c:	f000 f832 	bl	2a84 <RNG_PLAT_SetUserRngParameters>
    2a20:	b178      	cbz	r0, 2a42 <mbedtls_hardware_poll+0x6e>
    2a22:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    2a26:	a812      	add	r0, sp, #72	; 0x48
    2a28:	f44f 7108 	mov.w	r1, #544	; 0x220
    2a2c:	f7ff ffc8 	bl	29c0 <mbedtls_platform_zeroize>
    2a30:	a806      	add	r0, sp, #24
    2a32:	2104      	movs	r1, #4
    2a34:	f7ff ffc4 	bl	29c0 <mbedtls_platform_zeroize>
    2a38:	4628      	mov	r0, r5
    2a3a:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
    2a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2a42:	ab12      	add	r3, sp, #72	; 0x48
    2a44:	f10d 081c 	add.w	r8, sp, #28
    2a48:	9003      	str	r0, [sp, #12]
    2a4a:	e9cd 6301 	strd	r6, r3, [sp, #4]
    2a4e:	4602      	mov	r2, r0
    2a50:	ab05      	add	r3, sp, #20
    2a52:	a908      	add	r1, sp, #32
    2a54:	f8cd 8000 	str.w	r8, [sp]
    2a58:	a806      	add	r0, sp, #24
    2a5a:	f000 fce9 	bl	3430 <LLF_RND_GetTrngSource>
    2a5e:	2800      	cmp	r0, #0
    2a60:	d1df      	bne.n	2a22 <mbedtls_hardware_poll+0x4e>
    2a62:	6833      	ldr	r3, [r6, #0]
    2a64:	42a3      	cmp	r3, r4
    2a66:	d3dc      	bcc.n	2a22 <mbedtls_hardware_poll+0x4e>
    2a68:	f8d8 1000 	ldr.w	r1, [r8]
    2a6c:	4605      	mov	r5, r0
    2a6e:	3108      	adds	r1, #8
    2a70:	4638      	mov	r0, r7
    2a72:	4622      	mov	r2, r4
    2a74:	f7ff fea2 	bl	27bc <CC_PalMemCopyPlat>
    2a78:	6034      	str	r4, [r6, #0]
    2a7a:	e7d4      	b.n	2a26 <mbedtls_hardware_poll+0x52>
    2a7c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    2a80:	e7da      	b.n	2a38 <mbedtls_hardware_poll+0x64>
    2a82:	bf00      	nop

00002a84 <RNG_PLAT_SetUserRngParameters>:
    2a84:	231c      	movs	r3, #28
    2a86:	b530      	push	{r4, r5, lr}
    2a88:	b083      	sub	sp, #12
    2a8a:	a902      	add	r1, sp, #8
    2a8c:	f841 3d04 	str.w	r3, [r1, #-4]!
    2a90:	4604      	mov	r4, r0
    2a92:	f000 f9b1 	bl	2df8 <CC_PalTrngParamGet>
    2a96:	4605      	mov	r5, r0
    2a98:	b9d8      	cbnz	r0, 2ad2 <RNG_PLAT_SetUserRngParameters+0x4e>
    2a9a:	9b01      	ldr	r3, [sp, #4]
    2a9c:	2b1c      	cmp	r3, #28
    2a9e:	d11b      	bne.n	2ad8 <RNG_PLAT_SetUserRngParameters+0x54>
    2aa0:	e9d4 3200 	ldrd	r3, r2, [r4]
    2aa4:	2101      	movs	r1, #1
    2aa6:	3300      	adds	r3, #0
    2aa8:	61e1      	str	r1, [r4, #28]
    2aaa:	bf18      	it	ne
    2aac:	2301      	movne	r3, #1
    2aae:	b10a      	cbz	r2, 2ab4 <RNG_PLAT_SetUserRngParameters+0x30>
    2ab0:	f043 0302 	orr.w	r3, r3, #2
    2ab4:	68a2      	ldr	r2, [r4, #8]
    2ab6:	b932      	cbnz	r2, 2ac6 <RNG_PLAT_SetUserRngParameters+0x42>
    2ab8:	68e2      	ldr	r2, [r4, #12]
    2aba:	b9aa      	cbnz	r2, 2ae8 <RNG_PLAT_SetUserRngParameters+0x64>
    2abc:	e9c4 3208 	strd	r3, r2, [r4, #32]
    2ac0:	b93b      	cbnz	r3, 2ad2 <RNG_PLAT_SetUserRngParameters+0x4e>
    2ac2:	4d0d      	ldr	r5, [pc, #52]	; (2af8 <RNG_PLAT_SetUserRngParameters+0x74>)
    2ac4:	e009      	b.n	2ada <RNG_PLAT_SetUserRngParameters+0x56>
    2ac6:	68e2      	ldr	r2, [r4, #12]
    2ac8:	f043 0304 	orr.w	r3, r3, #4
    2acc:	b962      	cbnz	r2, 2ae8 <RNG_PLAT_SetUserRngParameters+0x64>
    2ace:	e9c4 3208 	strd	r3, r2, [r4, #32]
    2ad2:	4628      	mov	r0, r5
    2ad4:	b003      	add	sp, #12
    2ad6:	bd30      	pop	{r4, r5, pc}
    2ad8:	4d08      	ldr	r5, [pc, #32]	; (2afc <RNG_PLAT_SetUserRngParameters+0x78>)
    2ada:	4620      	mov	r0, r4
    2adc:	211c      	movs	r1, #28
    2ade:	f7ff fe6f 	bl	27c0 <CC_PalMemSetZeroPlat>
    2ae2:	4628      	mov	r0, r5
    2ae4:	b003      	add	sp, #12
    2ae6:	bd30      	pop	{r4, r5, pc}
    2ae8:	2200      	movs	r2, #0
    2aea:	4628      	mov	r0, r5
    2aec:	f043 0308 	orr.w	r3, r3, #8
    2af0:	e9c4 3208 	strd	r3, r2, [r4, #32]
    2af4:	b003      	add	sp, #12
    2af6:	bd30      	pop	{r4, r5, pc}
    2af8:	00f00c0e 	.word	0x00f00c0e
    2afc:	00f00c37 	.word	0x00f00c37

00002b00 <nrf_cc310_platform_init>:
    2b00:	b510      	push	{r4, lr}
    2b02:	4c0c      	ldr	r4, [pc, #48]	; (2b34 <nrf_cc310_platform_init+0x34>)
    2b04:	6823      	ldr	r3, [r4, #0]
    2b06:	b113      	cbz	r3, 2b0e <nrf_cc310_platform_init+0xe>
    2b08:	4b0b      	ldr	r3, [pc, #44]	; (2b38 <nrf_cc310_platform_init+0x38>)
    2b0a:	681b      	ldr	r3, [r3, #0]
    2b0c:	b96b      	cbnz	r3, 2b2a <nrf_cc310_platform_init+0x2a>
    2b0e:	f000 f931 	bl	2d74 <CC_LibInit>
    2b12:	b138      	cbz	r0, 2b24 <nrf_cc310_platform_init+0x24>
    2b14:	3801      	subs	r0, #1
    2b16:	2806      	cmp	r0, #6
    2b18:	bf96      	itet	ls
    2b1a:	4b08      	ldrls	r3, [pc, #32]	; (2b3c <nrf_cc310_platform_init+0x3c>)
    2b1c:	4808      	ldrhi	r0, [pc, #32]	; (2b40 <nrf_cc310_platform_init+0x40>)
    2b1e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    2b22:	bd10      	pop	{r4, pc}
    2b24:	2201      	movs	r2, #1
    2b26:	4b04      	ldr	r3, [pc, #16]	; (2b38 <nrf_cc310_platform_init+0x38>)
    2b28:	601a      	str	r2, [r3, #0]
    2b2a:	2301      	movs	r3, #1
    2b2c:	2000      	movs	r0, #0
    2b2e:	6023      	str	r3, [r4, #0]
    2b30:	bd10      	pop	{r4, pc}
    2b32:	bf00      	nop
    2b34:	20000674 	.word	0x20000674
    2b38:	20000678 	.word	0x20000678
    2b3c:	000045a4 	.word	0x000045a4
    2b40:	ffff8ffe 	.word	0xffff8ffe

00002b44 <nrf_cc310_platform_init_no_rng>:
    2b44:	b510      	push	{r4, lr}
    2b46:	4c09      	ldr	r4, [pc, #36]	; (2b6c <nrf_cc310_platform_init_no_rng+0x28>)
    2b48:	6823      	ldr	r3, [r4, #0]
    2b4a:	b11b      	cbz	r3, 2b54 <nrf_cc310_platform_init_no_rng+0x10>
    2b4c:	2301      	movs	r3, #1
    2b4e:	2000      	movs	r0, #0
    2b50:	6023      	str	r3, [r4, #0]
    2b52:	bd10      	pop	{r4, pc}
    2b54:	f000 f87c 	bl	2c50 <CC_LibInitNoRng>
    2b58:	2800      	cmp	r0, #0
    2b5a:	d0f7      	beq.n	2b4c <nrf_cc310_platform_init_no_rng+0x8>
    2b5c:	3801      	subs	r0, #1
    2b5e:	2806      	cmp	r0, #6
    2b60:	bf96      	itet	ls
    2b62:	4b03      	ldrls	r3, [pc, #12]	; (2b70 <nrf_cc310_platform_init_no_rng+0x2c>)
    2b64:	4803      	ldrhi	r0, [pc, #12]	; (2b74 <nrf_cc310_platform_init_no_rng+0x30>)
    2b66:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    2b6a:	bd10      	pop	{r4, pc}
    2b6c:	20000674 	.word	0x20000674
    2b70:	000045a4 	.word	0x000045a4
    2b74:	ffff8ffe 	.word	0xffff8ffe

00002b78 <nrf_cc310_platform_abort>:
    2b78:	f3bf 8f4f 	dsb	sy
    2b7c:	4905      	ldr	r1, [pc, #20]	; (2b94 <nrf_cc310_platform_abort+0x1c>)
    2b7e:	4b06      	ldr	r3, [pc, #24]	; (2b98 <nrf_cc310_platform_abort+0x20>)
    2b80:	68ca      	ldr	r2, [r1, #12]
    2b82:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2b86:	4313      	orrs	r3, r2
    2b88:	60cb      	str	r3, [r1, #12]
    2b8a:	f3bf 8f4f 	dsb	sy
    2b8e:	bf00      	nop
    2b90:	e7fd      	b.n	2b8e <nrf_cc310_platform_abort+0x16>
    2b92:	bf00      	nop
    2b94:	e000ed00 	.word	0xe000ed00
    2b98:	05fa0004 	.word	0x05fa0004

00002b9c <CC_PalAbort>:
    2b9c:	4b01      	ldr	r3, [pc, #4]	; (2ba4 <CC_PalAbort+0x8>)
    2b9e:	685b      	ldr	r3, [r3, #4]
    2ba0:	4718      	bx	r3
    2ba2:	bf00      	nop
    2ba4:	20001428 	.word	0x20001428

00002ba8 <nrf_cc310_platform_set_abort>:
    2ba8:	4b02      	ldr	r3, [pc, #8]	; (2bb4 <nrf_cc310_platform_set_abort+0xc>)
    2baa:	e9d0 1200 	ldrd	r1, r2, [r0]
    2bae:	e9c3 1200 	strd	r1, r2, [r3]
    2bb2:	4770      	bx	lr
    2bb4:	20001428 	.word	0x20001428

00002bb8 <mutex_free>:
    2bb8:	4770      	bx	lr
    2bba:	bf00      	nop

00002bbc <mutex_unlock>:
    2bbc:	b510      	push	{r4, lr}
    2bbe:	4604      	mov	r4, r0
    2bc0:	b120      	cbz	r0, 2bcc <mutex_unlock+0x10>
    2bc2:	f3bf 8f5f 	dmb	sy
    2bc6:	2000      	movs	r0, #0
    2bc8:	6020      	str	r0, [r4, #0]
    2bca:	bd10      	pop	{r4, pc}
    2bcc:	4803      	ldr	r0, [pc, #12]	; (2bdc <mutex_unlock+0x20>)
    2bce:	f7ff ffe5 	bl	2b9c <CC_PalAbort>
    2bd2:	f3bf 8f5f 	dmb	sy
    2bd6:	2000      	movs	r0, #0
    2bd8:	6020      	str	r0, [r4, #0]
    2bda:	bd10      	pop	{r4, pc}
    2bdc:	000045e4 	.word	0x000045e4

00002be0 <mutex_init>:
    2be0:	b510      	push	{r4, lr}
    2be2:	4604      	mov	r4, r0
    2be4:	b110      	cbz	r0, 2bec <mutex_init+0xc>
    2be6:	2300      	movs	r3, #0
    2be8:	6023      	str	r3, [r4, #0]
    2bea:	bd10      	pop	{r4, pc}
    2bec:	4802      	ldr	r0, [pc, #8]	; (2bf8 <mutex_init+0x18>)
    2bee:	f7ff ffd5 	bl	2b9c <CC_PalAbort>
    2bf2:	2300      	movs	r3, #0
    2bf4:	6023      	str	r3, [r4, #0]
    2bf6:	bd10      	pop	{r4, pc}
    2bf8:	000045c0 	.word	0x000045c0

00002bfc <mutex_lock>:
    2bfc:	b150      	cbz	r0, 2c14 <mutex_lock+0x18>
    2bfe:	2201      	movs	r2, #1
    2c00:	e8d0 3fef 	ldaex	r3, [r0]
    2c04:	e8c0 2fe1 	stlex	r1, r2, [r0]
    2c08:	2900      	cmp	r1, #0
    2c0a:	d1f9      	bne.n	2c00 <mutex_lock+0x4>
    2c0c:	2b01      	cmp	r3, #1
    2c0e:	d0f7      	beq.n	2c00 <mutex_lock+0x4>
    2c10:	f3bf 8f5f 	dmb	sy
    2c14:	2000      	movs	r0, #0
    2c16:	4770      	bx	lr

00002c18 <nrf_cc310_platform_set_mutexes>:
    2c18:	b470      	push	{r4, r5, r6}
    2c1a:	4b0b      	ldr	r3, [pc, #44]	; (2c48 <nrf_cc310_platform_set_mutexes+0x30>)
    2c1c:	6806      	ldr	r6, [r0, #0]
    2c1e:	68c2      	ldr	r2, [r0, #12]
    2c20:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    2c24:	e9c3 4202 	strd	r4, r2, [r3, #8]
    2c28:	e9c3 6500 	strd	r6, r5, [r3]
    2c2c:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    2c30:	680e      	ldr	r6, [r1, #0]
    2c32:	4b06      	ldr	r3, [pc, #24]	; (2c4c <nrf_cc310_platform_set_mutexes+0x34>)
    2c34:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    2c38:	e9c3 6500 	strd	r6, r5, [r3]
    2c3c:	e9c3 4002 	strd	r4, r0, [r3, #8]
    2c40:	611a      	str	r2, [r3, #16]
    2c42:	bc70      	pop	{r4, r5, r6}
    2c44:	4770      	bx	lr
    2c46:	bf00      	nop
    2c48:	20001430 	.word	0x20001430
    2c4c:	20001440 	.word	0x20001440

00002c50 <CC_LibInitNoRng>:
    2c50:	b510      	push	{r4, lr}
    2c52:	f7ff fe7d 	bl	2950 <CC_HalInit>
    2c56:	b970      	cbnz	r0, 2c76 <CC_LibInitNoRng+0x26>
    2c58:	f7ff fdb6 	bl	27c8 <CC_PalInit>
    2c5c:	b980      	cbnz	r0, 2c80 <CC_LibInitNoRng+0x30>
    2c5e:	f7ff fe43 	bl	28e8 <CC_PalPowerSaveModeSelect>
    2c62:	b980      	cbnz	r0, 2c86 <CC_LibInitNoRng+0x36>
    2c64:	4b11      	ldr	r3, [pc, #68]	; (2cac <CC_LibInitNoRng+0x5c>)
    2c66:	681b      	ldr	r3, [r3, #0]
    2c68:	0e1b      	lsrs	r3, r3, #24
    2c6a:	2bf0      	cmp	r3, #240	; 0xf0
    2c6c:	d00d      	beq.n	2c8a <CC_LibInitNoRng+0x3a>
    2c6e:	2406      	movs	r4, #6
    2c70:	f7ff fe70 	bl	2954 <CC_HalTerminate>
    2c74:	e000      	b.n	2c78 <CC_LibInitNoRng+0x28>
    2c76:	2403      	movs	r4, #3
    2c78:	f7ff fdd4 	bl	2824 <CC_PalTerminate>
    2c7c:	4620      	mov	r0, r4
    2c7e:	bd10      	pop	{r4, pc}
    2c80:	2404      	movs	r4, #4
    2c82:	4620      	mov	r0, r4
    2c84:	bd10      	pop	{r4, pc}
    2c86:	2400      	movs	r4, #0
    2c88:	e7f2      	b.n	2c70 <CC_LibInitNoRng+0x20>
    2c8a:	4a09      	ldr	r2, [pc, #36]	; (2cb0 <CC_LibInitNoRng+0x60>)
    2c8c:	4b09      	ldr	r3, [pc, #36]	; (2cb4 <CC_LibInitNoRng+0x64>)
    2c8e:	6812      	ldr	r2, [r2, #0]
    2c90:	429a      	cmp	r2, r3
    2c92:	d001      	beq.n	2c98 <CC_LibInitNoRng+0x48>
    2c94:	2407      	movs	r4, #7
    2c96:	e7eb      	b.n	2c70 <CC_LibInitNoRng+0x20>
    2c98:	2001      	movs	r0, #1
    2c9a:	f7ff fe25 	bl	28e8 <CC_PalPowerSaveModeSelect>
    2c9e:	2800      	cmp	r0, #0
    2ca0:	d1f1      	bne.n	2c86 <CC_LibInitNoRng+0x36>
    2ca2:	4b05      	ldr	r3, [pc, #20]	; (2cb8 <CC_LibInitNoRng+0x68>)
    2ca4:	4604      	mov	r4, r0
    2ca6:	6018      	str	r0, [r3, #0]
    2ca8:	e7e8      	b.n	2c7c <CC_LibInitNoRng+0x2c>
    2caa:	bf00      	nop
    2cac:	50841928 	.word	0x50841928
    2cb0:	50841a24 	.word	0x50841a24
    2cb4:	20e00000 	.word	0x20e00000
    2cb8:	50841a0c 	.word	0x50841a0c

00002cbc <CC_LibInitRngModule>:
    2cbc:	b530      	push	{r4, r5, lr}
    2cbe:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
    2cc2:	f44f 7208 	mov.w	r2, #544	; 0x220
    2cc6:	2100      	movs	r1, #0
    2cc8:	a80c      	add	r0, sp, #48	; 0x30
    2cca:	f001 f80f 	bl	3cec <memset>
    2cce:	2300      	movs	r3, #0
    2cd0:	a802      	add	r0, sp, #8
    2cd2:	4619      	mov	r1, r3
    2cd4:	2228      	movs	r2, #40	; 0x28
    2cd6:	9301      	str	r3, [sp, #4]
    2cd8:	f001 f808 	bl	3cec <memset>
    2cdc:	a802      	add	r0, sp, #8
    2cde:	f7ff fed1 	bl	2a84 <RNG_PLAT_SetUserRngParameters>
    2ce2:	b118      	cbz	r0, 2cec <CC_LibInitRngModule+0x30>
    2ce4:	2005      	movs	r0, #5
    2ce6:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    2cea:	bd30      	pop	{r4, r5, pc}
    2cec:	4d1c      	ldr	r5, [pc, #112]	; (2d60 <CC_LibInitRngModule+0xa4>)
    2cee:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2cf2:	6828      	ldr	r0, [r5, #0]
    2cf4:	f7ff fdc8 	bl	2888 <CC_PalMutexLock>
    2cf8:	4604      	mov	r4, r0
    2cfa:	b9f0      	cbnz	r0, 2d3a <CC_LibInitRngModule+0x7e>
    2cfc:	2000      	movs	r0, #0
    2cfe:	f7ff fdf3 	bl	28e8 <CC_PalPowerSaveModeSelect>
    2d02:	b9b0      	cbnz	r0, 2d32 <CC_LibInitRngModule+0x76>
    2d04:	aa0c      	add	r2, sp, #48	; 0x30
    2d06:	a902      	add	r1, sp, #8
    2d08:	a801      	add	r0, sp, #4
    2d0a:	f000 fbd5 	bl	34b8 <LLF_RND_RunTrngStartupTest>
    2d0e:	4604      	mov	r4, r0
    2d10:	2001      	movs	r0, #1
    2d12:	f7ff fde9 	bl	28e8 <CC_PalPowerSaveModeSelect>
    2d16:	b9f0      	cbnz	r0, 2d56 <CC_LibInitRngModule+0x9a>
    2d18:	6828      	ldr	r0, [r5, #0]
    2d1a:	f7ff fdbd 	bl	2898 <CC_PalMutexUnlock>
    2d1e:	b110      	cbz	r0, 2d26 <CC_LibInitRngModule+0x6a>
    2d20:	4810      	ldr	r0, [pc, #64]	; (2d64 <CC_LibInitRngModule+0xa8>)
    2d22:	f7ff ff3b 	bl	2b9c <CC_PalAbort>
    2d26:	4620      	mov	r0, r4
    2d28:	2c00      	cmp	r4, #0
    2d2a:	d1db      	bne.n	2ce4 <CC_LibInitRngModule+0x28>
    2d2c:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    2d30:	bd30      	pop	{r4, r5, pc}
    2d32:	480d      	ldr	r0, [pc, #52]	; (2d68 <CC_LibInitRngModule+0xac>)
    2d34:	f7ff ff32 	bl	2b9c <CC_PalAbort>
    2d38:	e7e4      	b.n	2d04 <CC_LibInitRngModule+0x48>
    2d3a:	480c      	ldr	r0, [pc, #48]	; (2d6c <CC_LibInitRngModule+0xb0>)
    2d3c:	f7ff ff2e 	bl	2b9c <CC_PalAbort>
    2d40:	2c01      	cmp	r4, #1
    2d42:	d1db      	bne.n	2cfc <CC_LibInitRngModule+0x40>
    2d44:	6828      	ldr	r0, [r5, #0]
    2d46:	f7ff fda7 	bl	2898 <CC_PalMutexUnlock>
    2d4a:	2800      	cmp	r0, #0
    2d4c:	d0ca      	beq.n	2ce4 <CC_LibInitRngModule+0x28>
    2d4e:	4805      	ldr	r0, [pc, #20]	; (2d64 <CC_LibInitRngModule+0xa8>)
    2d50:	f7ff ff24 	bl	2b9c <CC_PalAbort>
    2d54:	e7c6      	b.n	2ce4 <CC_LibInitRngModule+0x28>
    2d56:	4806      	ldr	r0, [pc, #24]	; (2d70 <CC_LibInitRngModule+0xb4>)
    2d58:	f7ff ff20 	bl	2b9c <CC_PalAbort>
    2d5c:	e7dc      	b.n	2d18 <CC_LibInitRngModule+0x5c>
    2d5e:	bf00      	nop
    2d60:	20001424 	.word	0x20001424
    2d64:	0000461c 	.word	0x0000461c
    2d68:	00004634 	.word	0x00004634
    2d6c:	00004604 	.word	0x00004604
    2d70:	00004654 	.word	0x00004654

00002d74 <CC_LibInit>:
    2d74:	b508      	push	{r3, lr}
    2d76:	f7ff fdeb 	bl	2950 <CC_HalInit>
    2d7a:	b118      	cbz	r0, 2d84 <CC_LibInit+0x10>
    2d7c:	f7ff fd52 	bl	2824 <CC_PalTerminate>
    2d80:	2003      	movs	r0, #3
    2d82:	bd08      	pop	{r3, pc}
    2d84:	f7ff fd20 	bl	27c8 <CC_PalInit>
    2d88:	b968      	cbnz	r0, 2da6 <CC_LibInit+0x32>
    2d8a:	f7ff fdad 	bl	28e8 <CC_PalPowerSaveModeSelect>
    2d8e:	b960      	cbnz	r0, 2daa <CC_LibInit+0x36>
    2d90:	4b15      	ldr	r3, [pc, #84]	; (2de8 <CC_LibInit+0x74>)
    2d92:	681b      	ldr	r3, [r3, #0]
    2d94:	0e1b      	lsrs	r3, r3, #24
    2d96:	2bf0      	cmp	r3, #240	; 0xf0
    2d98:	d012      	beq.n	2dc0 <CC_LibInit+0x4c>
    2d9a:	f7ff fddb 	bl	2954 <CC_HalTerminate>
    2d9e:	f7ff fd41 	bl	2824 <CC_PalTerminate>
    2da2:	2006      	movs	r0, #6
    2da4:	bd08      	pop	{r3, pc}
    2da6:	2004      	movs	r0, #4
    2da8:	bd08      	pop	{r3, pc}
    2daa:	f7ff fdd3 	bl	2954 <CC_HalTerminate>
    2dae:	f7ff fd39 	bl	2824 <CC_PalTerminate>
    2db2:	f7ff ff83 	bl	2cbc <CC_LibInitRngModule>
    2db6:	2800      	cmp	r0, #0
    2db8:	bf0c      	ite	eq
    2dba:	2000      	moveq	r0, #0
    2dbc:	2005      	movne	r0, #5
    2dbe:	bd08      	pop	{r3, pc}
    2dc0:	4a0a      	ldr	r2, [pc, #40]	; (2dec <CC_LibInit+0x78>)
    2dc2:	4b0b      	ldr	r3, [pc, #44]	; (2df0 <CC_LibInit+0x7c>)
    2dc4:	6812      	ldr	r2, [r2, #0]
    2dc6:	429a      	cmp	r2, r3
    2dc8:	d005      	beq.n	2dd6 <CC_LibInit+0x62>
    2dca:	f7ff fdc3 	bl	2954 <CC_HalTerminate>
    2dce:	f7ff fd29 	bl	2824 <CC_PalTerminate>
    2dd2:	2007      	movs	r0, #7
    2dd4:	bd08      	pop	{r3, pc}
    2dd6:	2001      	movs	r0, #1
    2dd8:	f7ff fd86 	bl	28e8 <CC_PalPowerSaveModeSelect>
    2ddc:	2800      	cmp	r0, #0
    2dde:	d1e4      	bne.n	2daa <CC_LibInit+0x36>
    2de0:	4b04      	ldr	r3, [pc, #16]	; (2df4 <CC_LibInit+0x80>)
    2de2:	6018      	str	r0, [r3, #0]
    2de4:	e7e5      	b.n	2db2 <CC_LibInit+0x3e>
    2de6:	bf00      	nop
    2de8:	50841928 	.word	0x50841928
    2dec:	50841a24 	.word	0x50841a24
    2df0:	20e00000 	.word	0x20e00000
    2df4:	50841a0c 	.word	0x50841a0c

00002df8 <CC_PalTrngParamGet>:
    2df8:	b118      	cbz	r0, 2e02 <CC_PalTrngParamGet+0xa>
    2dfa:	b111      	cbz	r1, 2e02 <CC_PalTrngParamGet+0xa>
    2dfc:	680b      	ldr	r3, [r1, #0]
    2dfe:	2b1c      	cmp	r3, #28
    2e00:	d001      	beq.n	2e06 <CC_PalTrngParamGet+0xe>
    2e02:	2001      	movs	r0, #1
    2e04:	4770      	bx	lr
    2e06:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2e0a:	4a3a      	ldr	r2, [pc, #232]	; (2ef4 <CC_PalTrngParamGet+0xfc>)
    2e0c:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
    2e10:	4291      	cmp	r1, r2
    2e12:	d05a      	beq.n	2eca <CC_PalTrngParamGet+0xd2>
    2e14:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    2e18:	3201      	adds	r2, #1
    2e1a:	d056      	beq.n	2eca <CC_PalTrngParamGet+0xd2>
    2e1c:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    2e20:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2e24:	6002      	str	r2, [r0, #0]
    2e26:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
    2e2a:	4a33      	ldr	r2, [pc, #204]	; (2ef8 <CC_PalTrngParamGet+0x100>)
    2e2c:	4291      	cmp	r1, r2
    2e2e:	d05e      	beq.n	2eee <CC_PalTrngParamGet+0xf6>
    2e30:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    2e34:	3201      	adds	r2, #1
    2e36:	d05a      	beq.n	2eee <CC_PalTrngParamGet+0xf6>
    2e38:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    2e3c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2e40:	6042      	str	r2, [r0, #4]
    2e42:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    2e46:	f512 7f94 	cmn.w	r2, #296	; 0x128
    2e4a:	d04d      	beq.n	2ee8 <CC_PalTrngParamGet+0xf0>
    2e4c:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    2e50:	3201      	adds	r2, #1
    2e52:	d049      	beq.n	2ee8 <CC_PalTrngParamGet+0xf0>
    2e54:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    2e58:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2e5c:	6082      	str	r2, [r0, #8]
    2e5e:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
    2e62:	4a26      	ldr	r2, [pc, #152]	; (2efc <CC_PalTrngParamGet+0x104>)
    2e64:	4291      	cmp	r1, r2
    2e66:	d03c      	beq.n	2ee2 <CC_PalTrngParamGet+0xea>
    2e68:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    2e6c:	3201      	adds	r2, #1
    2e6e:	d038      	beq.n	2ee2 <CC_PalTrngParamGet+0xea>
    2e70:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    2e74:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2e78:	60c2      	str	r2, [r0, #12]
    2e7a:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    2e7e:	3270      	adds	r2, #112	; 0x70
    2e80:	d02d      	beq.n	2ede <CC_PalTrngParamGet+0xe6>
    2e82:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    2e86:	3201      	adds	r2, #1
    2e88:	d029      	beq.n	2ede <CC_PalTrngParamGet+0xe6>
    2e8a:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    2e8e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2e92:	6102      	str	r2, [r0, #16]
    2e94:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    2e98:	32af      	adds	r2, #175	; 0xaf
    2e9a:	d01e      	beq.n	2eda <CC_PalTrngParamGet+0xe2>
    2e9c:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    2ea0:	3201      	adds	r2, #1
    2ea2:	d01a      	beq.n	2eda <CC_PalTrngParamGet+0xe2>
    2ea4:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    2ea8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    2eac:	6142      	str	r2, [r0, #20]
    2eae:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
    2eb2:	4a13      	ldr	r2, [pc, #76]	; (2f00 <CC_PalTrngParamGet+0x108>)
    2eb4:	4291      	cmp	r1, r2
    2eb6:	d00b      	beq.n	2ed0 <CC_PalTrngParamGet+0xd8>
    2eb8:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    2ebc:	3201      	adds	r2, #1
    2ebe:	d007      	beq.n	2ed0 <CC_PalTrngParamGet+0xd8>
    2ec0:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
    2ec4:	6183      	str	r3, [r0, #24]
    2ec6:	2000      	movs	r0, #0
    2ec8:	4770      	bx	lr
    2eca:	f640 02fc 	movw	r2, #2300	; 0x8fc
    2ece:	e7a7      	b.n	2e20 <CC_PalTrngParamGet+0x28>
    2ed0:	f240 3337 	movw	r3, #823	; 0x337
    2ed4:	6183      	str	r3, [r0, #24]
    2ed6:	2000      	movs	r0, #0
    2ed8:	4770      	bx	lr
    2eda:	2251      	movs	r2, #81	; 0x51
    2edc:	e7e4      	b.n	2ea8 <CC_PalTrngParamGet+0xb0>
    2ede:	2290      	movs	r2, #144	; 0x90
    2ee0:	e7d5      	b.n	2e8e <CC_PalTrngParamGet+0x96>
    2ee2:	f642 1204 	movw	r2, #10500	; 0x2904
    2ee6:	e7c5      	b.n	2e74 <CC_PalTrngParamGet+0x7c>
    2ee8:	f640 62d8 	movw	r2, #3800	; 0xed8
    2eec:	e7b4      	b.n	2e58 <CC_PalTrngParamGet+0x60>
    2eee:	f242 02d0 	movw	r2, #8400	; 0x20d0
    2ef2:	e7a3      	b.n	2e3c <CC_PalTrngParamGet+0x44>
    2ef4:	fffff8fc 	.word	0xfffff8fc
    2ef8:	ffff20d0 	.word	0xffff20d0
    2efc:	ffff2904 	.word	0xffff2904
    2f00:	fffff337 	.word	0xfffff337

00002f04 <LLF_RND_AdaptiveProportionTest>:
    2f04:	b3a8      	cbz	r0, 2f72 <LLF_RND_AdaptiveProportionTest+0x6e>
    2f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2f0a:	1e4c      	subs	r4, r1, #1
    2f0c:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    2f10:	d22c      	bcs.n	2f6c <LLF_RND_AdaptiveProportionTest+0x68>
    2f12:	b35b      	cbz	r3, 2f6c <LLF_RND_AdaptiveProportionTest+0x68>
    2f14:	b352      	cbz	r2, 2f6c <LLF_RND_AdaptiveProportionTest+0x68>
    2f16:	f04f 0c00 	mov.w	ip, #0
    2f1a:	00c9      	lsls	r1, r1, #3
    2f1c:	46e6      	mov	lr, ip
    2f1e:	4665      	mov	r5, ip
    2f20:	4664      	mov	r4, ip
    2f22:	1e4f      	subs	r7, r1, #1
    2f24:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
    2f28:	e00c      	b.n	2f44 <LLF_RND_AdaptiveProportionTest+0x40>
    2f2a:	42ab      	cmp	r3, r5
    2f2c:	d016      	beq.n	2f5c <LLF_RND_AdaptiveProportionTest+0x58>
    2f2e:	458e      	cmp	lr, r1
    2f30:	d101      	bne.n	2f36 <LLF_RND_AdaptiveProportionTest+0x32>
    2f32:	f10c 0c01 	add.w	ip, ip, #1
    2f36:	45a8      	cmp	r8, r5
    2f38:	d016      	beq.n	2f68 <LLF_RND_AdaptiveProportionTest+0x64>
    2f3a:	3401      	adds	r4, #1
    2f3c:	42bc      	cmp	r4, r7
    2f3e:	f105 0501 	add.w	r5, r5, #1
    2f42:	d818      	bhi.n	2f76 <LLF_RND_AdaptiveProportionTest+0x72>
    2f44:	0961      	lsrs	r1, r4, #5
    2f46:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    2f4a:	f004 061f 	and.w	r6, r4, #31
    2f4e:	40f1      	lsrs	r1, r6
    2f50:	2e1f      	cmp	r6, #31
    2f52:	bf18      	it	ne
    2f54:	f001 0101 	andne.w	r1, r1, #1
    2f58:	2c00      	cmp	r4, #0
    2f5a:	d1e6      	bne.n	2f2a <LLF_RND_AdaptiveProportionTest+0x26>
    2f5c:	2500      	movs	r5, #0
    2f5e:	45a8      	cmp	r8, r5
    2f60:	468e      	mov	lr, r1
    2f62:	f04f 0c01 	mov.w	ip, #1
    2f66:	d1e8      	bne.n	2f3a <LLF_RND_AdaptiveProportionTest+0x36>
    2f68:	4562      	cmp	r2, ip
    2f6a:	d2e6      	bcs.n	2f3a <LLF_RND_AdaptiveProportionTest+0x36>
    2f6c:	4803      	ldr	r0, [pc, #12]	; (2f7c <LLF_RND_AdaptiveProportionTest+0x78>)
    2f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2f72:	4802      	ldr	r0, [pc, #8]	; (2f7c <LLF_RND_AdaptiveProportionTest+0x78>)
    2f74:	4770      	bx	lr
    2f76:	2000      	movs	r0, #0
    2f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2f7c:	00f10c37 	.word	0x00f10c37

00002f80 <getTrngSource>:
    2f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f84:	b08f      	sub	sp, #60	; 0x3c
    2f86:	460d      	mov	r5, r1
    2f88:	e9dd 4119 	ldrd	r4, r1, [sp, #100]	; 0x64
    2f8c:	4683      	mov	fp, r0
    2f8e:	2900      	cmp	r1, #0
    2f90:	d157      	bne.n	3042 <getTrngSource+0xc2>
    2f92:	6929      	ldr	r1, [r5, #16]
    2f94:	9103      	str	r1, [sp, #12]
    2f96:	2100      	movs	r1, #0
    2f98:	601c      	str	r4, [r3, #0]
    2f9a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    2f9c:	6019      	str	r1, [r3, #0]
    2f9e:	2a00      	cmp	r2, #0
    2fa0:	f000 8122 	beq.w	31e8 <getTrngSource+0x268>
    2fa4:	4a81      	ldr	r2, [pc, #516]	; (31ac <getTrngSource+0x22c>)
    2fa6:	4b82      	ldr	r3, [pc, #520]	; (31b0 <getTrngSource+0x230>)
    2fa8:	6811      	ldr	r1, [r2, #0]
    2faa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2fac:	681b      	ldr	r3, [r3, #0]
    2fae:	429a      	cmp	r2, r3
    2fb0:	d157      	bne.n	3062 <getTrngSource+0xe2>
    2fb2:	290a      	cmp	r1, #10
    2fb4:	d155      	bne.n	3062 <getTrngSource+0xe2>
    2fb6:	f89b 3003 	ldrb.w	r3, [fp, #3]
    2fba:	9306      	str	r3, [sp, #24]
    2fbc:	9903      	ldr	r1, [sp, #12]
    2fbe:	2304      	movs	r3, #4
    2fc0:	4608      	mov	r0, r1
    2fc2:	4a7c      	ldr	r2, [pc, #496]	; (31b4 <getTrngSource+0x234>)
    2fc4:	9302      	str	r3, [sp, #8]
    2fc6:	fba2 0200 	umull	r0, r2, r2, r0
    2fca:	0892      	lsrs	r2, r2, #2
    2fcc:	00cb      	lsls	r3, r1, #3
    2fce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2fd2:	f104 0008 	add.w	r0, r4, #8
    2fd6:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
    2fda:	3b01      	subs	r3, #1
    2fdc:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 31b0 <getTrngSource+0x230>
    2fe0:	f8df a200 	ldr.w	sl, [pc, #512]	; 31e4 <getTrngSource+0x264>
    2fe4:	9004      	str	r0, [sp, #16]
    2fe6:	9200      	str	r2, [sp, #0]
    2fe8:	9305      	str	r3, [sp, #20]
    2fea:	9b18      	ldr	r3, [sp, #96]	; 0x60
    2fec:	9c03      	ldr	r4, [sp, #12]
    2fee:	601c      	str	r4, [r3, #0]
    2ff0:	2c00      	cmp	r4, #0
    2ff2:	f000 80cc 	beq.w	318e <getTrngSource+0x20e>
    2ff6:	2600      	movs	r6, #0
    2ff8:	9f04      	ldr	r7, [sp, #16]
    2ffa:	f000 faa9 	bl	3550 <LLF_RND_TurnOffTrng>
    2ffe:	2300      	movs	r3, #0
    3000:	9307      	str	r3, [sp, #28]
    3002:	9b06      	ldr	r3, [sp, #24]
    3004:	f1bb 0f00 	cmp.w	fp, #0
    3008:	d03a      	beq.n	3080 <getTrngSource+0x100>
    300a:	2d00      	cmp	r5, #0
    300c:	d034      	beq.n	3078 <getTrngSource+0xf8>
    300e:	bb53      	cbnz	r3, 3066 <getTrngSource+0xe6>
    3010:	005b      	lsls	r3, r3, #1
    3012:	9306      	str	r3, [sp, #24]
    3014:	f1bb 0f00 	cmp.w	fp, #0
    3018:	d036      	beq.n	3088 <getTrngSource+0x108>
    301a:	2d00      	cmp	r5, #0
    301c:	d034      	beq.n	3088 <getTrngSource+0x108>
    301e:	b1e3      	cbz	r3, 305a <getTrngSource+0xda>
    3020:	a906      	add	r1, sp, #24
    3022:	4628      	mov	r0, r5
    3024:	f000 fa84 	bl	3530 <LLF_RND_GetFastestRosc>
    3028:	2800      	cmp	r0, #0
    302a:	f000 817d 	beq.w	3328 <getTrngSource+0x3a8>
    302e:	4b62      	ldr	r3, [pc, #392]	; (31b8 <getTrngSource+0x238>)
    3030:	4298      	cmp	r0, r3
    3032:	d012      	beq.n	305a <getTrngSource+0xda>
    3034:	9000      	str	r0, [sp, #0]
    3036:	f000 fa8b 	bl	3550 <LLF_RND_TurnOffTrng>
    303a:	9800      	ldr	r0, [sp, #0]
    303c:	b00f      	add	sp, #60	; 0x3c
    303e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3042:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    3046:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    304a:	3001      	adds	r0, #1
    304c:	bf0c      	ite	eq
    304e:	f44f 7104 	moveq.w	r1, #528	; 0x210
    3052:	f8d1 1c0c 	ldrne.w	r1, [r1, #3084]	; 0xc0c
    3056:	9103      	str	r1, [sp, #12]
    3058:	e79d      	b.n	2f96 <getTrngSource+0x16>
    305a:	6a2b      	ldr	r3, [r5, #32]
    305c:	b973      	cbnz	r3, 307c <getTrngSource+0xfc>
    305e:	4856      	ldr	r0, [pc, #344]	; (31b8 <getTrngSource+0x238>)
    3060:	e7e8      	b.n	3034 <getTrngSource+0xb4>
    3062:	4856      	ldr	r0, [pc, #344]	; (31bc <getTrngSource+0x23c>)
    3064:	e7e6      	b.n	3034 <getTrngSource+0xb4>
    3066:	a906      	add	r1, sp, #24
    3068:	4628      	mov	r0, r5
    306a:	f000 fa61 	bl	3530 <LLF_RND_GetFastestRosc>
    306e:	b168      	cbz	r0, 308c <getTrngSource+0x10c>
    3070:	4b53      	ldr	r3, [pc, #332]	; (31c0 <getTrngSource+0x240>)
    3072:	4298      	cmp	r0, r3
    3074:	d0de      	beq.n	3034 <getTrngSource+0xb4>
    3076:	9b06      	ldr	r3, [sp, #24]
    3078:	2b08      	cmp	r3, #8
    307a:	d1c9      	bne.n	3010 <getTrngSource+0x90>
    307c:	4851      	ldr	r0, [pc, #324]	; (31c4 <getTrngSource+0x244>)
    307e:	e7d9      	b.n	3034 <getTrngSource+0xb4>
    3080:	2b08      	cmp	r3, #8
    3082:	d0fb      	beq.n	307c <getTrngSource+0xfc>
    3084:	005b      	lsls	r3, r3, #1
    3086:	9306      	str	r3, [sp, #24]
    3088:	484f      	ldr	r0, [pc, #316]	; (31c8 <getTrngSource+0x248>)
    308a:	e7d3      	b.n	3034 <getTrngSource+0xb4>
    308c:	4629      	mov	r1, r5
    308e:	9806      	ldr	r0, [sp, #24]
    3090:	f000 fa30 	bl	34f4 <LLF_RND_GetRoscSampleCnt>
    3094:	2800      	cmp	r0, #0
    3096:	d1eb      	bne.n	3070 <getTrngSource+0xf0>
    3098:	9b06      	ldr	r3, [sp, #24]
    309a:	2b08      	cmp	r3, #8
    309c:	f000 810e 	beq.w	32bc <getTrngSource+0x33c>
    30a0:	2b04      	cmp	r3, #4
    30a2:	f000 8131 	beq.w	3308 <getTrngSource+0x388>
    30a6:	f1a3 0302 	sub.w	r3, r3, #2
    30aa:	fab3 f383 	clz	r3, r3
    30ae:	095b      	lsrs	r3, r3, #5
    30b0:	9301      	str	r3, [sp, #4]
    30b2:	2301      	movs	r3, #1
    30b4:	4619      	mov	r1, r3
    30b6:	4a45      	ldr	r2, [pc, #276]	; (31cc <getTrngSource+0x24c>)
    30b8:	6013      	str	r3, [r2, #0]
    30ba:	f842 3c84 	str.w	r3, [r2, #-132]
    30be:	4b43      	ldr	r3, [pc, #268]	; (31cc <getTrngSource+0x24c>)
    30c0:	6019      	str	r1, [r3, #0]
    30c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    30c4:	f8c9 3000 	str.w	r3, [r9]
    30c8:	f8d9 2000 	ldr.w	r2, [r9]
    30cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    30ce:	429a      	cmp	r2, r3
    30d0:	d1f5      	bne.n	30be <getTrngSource+0x13e>
    30d2:	f04f 0800 	mov.w	r8, #0
    30d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    30da:	f8ca 8000 	str.w	r8, [sl]
    30de:	f7ff fc3b 	bl	2958 <CC_HalClearInterruptBit>
    30e2:	4a3b      	ldr	r2, [pc, #236]	; (31d0 <getTrngSource+0x250>)
    30e4:	4b3b      	ldr	r3, [pc, #236]	; (31d4 <getTrngSource+0x254>)
    30e6:	4640      	mov	r0, r8
    30e8:	601a      	str	r2, [r3, #0]
    30ea:	f7ff fc43 	bl	2974 <CC_HalMaskInterrupt>
    30ee:	220a      	movs	r2, #10
    30f0:	9801      	ldr	r0, [sp, #4]
    30f2:	4939      	ldr	r1, [pc, #228]	; (31d8 <getTrngSource+0x258>)
    30f4:	4b2d      	ldr	r3, [pc, #180]	; (31ac <getTrngSource+0x22c>)
    30f6:	6008      	str	r0, [r1, #0]
    30f8:	601a      	str	r2, [r3, #0]
    30fa:	692a      	ldr	r2, [r5, #16]
    30fc:	f1a8 3855 	sub.w	r8, r8, #1431655765	; 0x55555555
    3100:	fba8 1202 	umull	r1, r2, r8, r2
    3104:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3106:	0912      	lsrs	r2, r2, #4
    3108:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    310c:	03db      	lsls	r3, r3, #15
    310e:	fb03 f302 	mul.w	r3, r3, r2
    3112:	4a32      	ldr	r2, [pc, #200]	; (31dc <getTrngSource+0x25c>)
    3114:	099b      	lsrs	r3, r3, #6
    3116:	6013      	str	r3, [r2, #0]
    3118:	2301      	movs	r3, #1
    311a:	f8ca 3000 	str.w	r3, [sl]
    311e:	9906      	ldr	r1, [sp, #24]
    3120:	f8db 2000 	ldr.w	r2, [fp]
    3124:	020b      	lsls	r3, r1, #8
    3126:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    312a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    312e:	4313      	orrs	r3, r2
    3130:	f8cb 3000 	str.w	r3, [fp]
    3134:	a807      	add	r0, sp, #28
    3136:	f000 f9cd 	bl	34d4 <LLF_RND_WaitRngInterrupt>
    313a:	2800      	cmp	r0, #0
    313c:	d198      	bne.n	3070 <getTrngSource+0xf0>
    313e:	4b28      	ldr	r3, [pc, #160]	; (31e0 <getTrngSource+0x260>)
    3140:	fba8 2804 	umull	r2, r8, r8, r4
    3144:	681a      	ldr	r2, [r3, #0]
    3146:	3314      	adds	r3, #20
    3148:	9208      	str	r2, [sp, #32]
    314a:	f853 2c10 	ldr.w	r2, [r3, #-16]
    314e:	ebb6 0f98 	cmp.w	r6, r8, lsr #2
    3152:	9209      	str	r2, [sp, #36]	; 0x24
    3154:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    3158:	920a      	str	r2, [sp, #40]	; 0x28
    315a:	f853 2c08 	ldr.w	r2, [r3, #-8]
    315e:	920b      	str	r2, [sp, #44]	; 0x2c
    3160:	f853 2c04 	ldr.w	r2, [r3, #-4]
    3164:	920c      	str	r2, [sp, #48]	; 0x30
    3166:	681b      	ldr	r3, [r3, #0]
    3168:	930d      	str	r3, [sp, #52]	; 0x34
    316a:	d101      	bne.n	3170 <getTrngSource+0x1f0>
    316c:	9b00      	ldr	r3, [sp, #0]
    316e:	b99b      	cbnz	r3, 3198 <getTrngSource+0x218>
    3170:	4638      	mov	r0, r7
    3172:	2218      	movs	r2, #24
    3174:	a908      	add	r1, sp, #32
    3176:	f7ff fb21 	bl	27bc <CC_PalMemCopyPlat>
    317a:	3c18      	subs	r4, #24
    317c:	3718      	adds	r7, #24
    317e:	3601      	adds	r6, #1
    3180:	2c00      	cmp	r4, #0
    3182:	f47f af3a 	bne.w	2ffa <getTrngSource+0x7a>
    3186:	9b04      	ldr	r3, [sp, #16]
    3188:	2b00      	cmp	r3, #0
    318a:	f040 809a 	bne.w	32c2 <getTrngSource+0x342>
    318e:	2300      	movs	r3, #0
    3190:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3192:	6013      	str	r3, [r2, #0]
    3194:	9b06      	ldr	r3, [sp, #24]
    3196:	e76f      	b.n	3078 <getTrngSource+0xf8>
    3198:	461a      	mov	r2, r3
    319a:	4638      	mov	r0, r7
    319c:	a908      	add	r1, sp, #32
    319e:	1ae4      	subs	r4, r4, r3
    31a0:	f7ff fb0c 	bl	27bc <CC_PalMemCopyPlat>
    31a4:	9b00      	ldr	r3, [sp, #0]
    31a6:	441f      	add	r7, r3
    31a8:	e7e9      	b.n	317e <getTrngSource+0x1fe>
    31aa:	bf00      	nop
    31ac:	50841138 	.word	0x50841138
    31b0:	50841130 	.word	0x50841130
    31b4:	aaaaaaab 	.word	0xaaaaaaab
    31b8:	00f10c31 	.word	0x00f10c31
    31bc:	00f10c30 	.word	0x00f10c30
    31c0:	00f10c02 	.word	0x00f10c02
    31c4:	00f10c32 	.word	0x00f10c32
    31c8:	00f10c35 	.word	0x00f10c35
    31cc:	508411c4 	.word	0x508411c4
    31d0:	0ffffffe 	.word	0x0ffffffe
    31d4:	50841100 	.word	0x50841100
    31d8:	5084110c 	.word	0x5084110c
    31dc:	508411d8 	.word	0x508411d8
    31e0:	50841114 	.word	0x50841114
    31e4:	5084112c 	.word	0x5084112c
    31e8:	f1bb 0f00 	cmp.w	fp, #0
    31ec:	f43f af4c 	beq.w	3088 <getTrngSource+0x108>
    31f0:	2d00      	cmp	r5, #0
    31f2:	f43f af49 	beq.w	3088 <getTrngSource+0x108>
    31f6:	2301      	movs	r3, #1
    31f8:	a90e      	add	r1, sp, #56	; 0x38
    31fa:	f841 3d20 	str.w	r3, [r1, #-32]!
    31fe:	f8cb 2000 	str.w	r2, [fp]
    3202:	4628      	mov	r0, r5
    3204:	f000 f994 	bl	3530 <LLF_RND_GetFastestRosc>
    3208:	2800      	cmp	r0, #0
    320a:	f47f af13 	bne.w	3034 <getTrngSource+0xb4>
    320e:	4629      	mov	r1, r5
    3210:	9806      	ldr	r0, [sp, #24]
    3212:	f000 f96f 	bl	34f4 <LLF_RND_GetRoscSampleCnt>
    3216:	2800      	cmp	r0, #0
    3218:	f47f af0c 	bne.w	3034 <getTrngSource+0xb4>
    321c:	9f06      	ldr	r7, [sp, #24]
    321e:	2f08      	cmp	r7, #8
    3220:	f000 80eb 	beq.w	33fa <getTrngSource+0x47a>
    3224:	2f04      	cmp	r7, #4
    3226:	f000 80ea 	beq.w	33fe <getTrngSource+0x47e>
    322a:	f1a7 0702 	sub.w	r7, r7, #2
    322e:	fab7 f787 	clz	r7, r7
    3232:	097f      	lsrs	r7, r7, #5
    3234:	2201      	movs	r2, #1
    3236:	4616      	mov	r6, r2
    3238:	4b73      	ldr	r3, [pc, #460]	; (3408 <getTrngSource+0x488>)
    323a:	4974      	ldr	r1, [pc, #464]	; (340c <getTrngSource+0x48c>)
    323c:	601a      	str	r2, [r3, #0]
    323e:	4618      	mov	r0, r3
    3240:	600a      	str	r2, [r1, #0]
    3242:	3b94      	subs	r3, #148	; 0x94
    3244:	6006      	str	r6, [r0, #0]
    3246:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3248:	601a      	str	r2, [r3, #0]
    324a:	6819      	ldr	r1, [r3, #0]
    324c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    324e:	4291      	cmp	r1, r2
    3250:	d1f8      	bne.n	3244 <getTrngSource+0x2c4>
    3252:	f04f 0800 	mov.w	r8, #0
    3256:	4b6e      	ldr	r3, [pc, #440]	; (3410 <getTrngSource+0x490>)
    3258:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    325c:	f8c3 8000 	str.w	r8, [r3]
    3260:	f7ff fb7a 	bl	2958 <CC_HalClearInterruptBit>
    3264:	4b6b      	ldr	r3, [pc, #428]	; (3414 <getTrngSource+0x494>)
    3266:	4a6c      	ldr	r2, [pc, #432]	; (3418 <getTrngSource+0x498>)
    3268:	4640      	mov	r0, r8
    326a:	601a      	str	r2, [r3, #0]
    326c:	f7ff fb82 	bl	2974 <CC_HalMaskInterrupt>
    3270:	220a      	movs	r2, #10
    3272:	496a      	ldr	r1, [pc, #424]	; (341c <getTrngSource+0x49c>)
    3274:	4b6a      	ldr	r3, [pc, #424]	; (3420 <getTrngSource+0x4a0>)
    3276:	600f      	str	r7, [r1, #0]
    3278:	601a      	str	r2, [r3, #0]
    327a:	991a      	ldr	r1, [sp, #104]	; 0x68
    327c:	692b      	ldr	r3, [r5, #16]
    327e:	2901      	cmp	r1, #1
    3280:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3282:	f000 80b1 	beq.w	33e8 <getTrngSource+0x468>
    3286:	4967      	ldr	r1, [pc, #412]	; (3424 <getTrngSource+0x4a4>)
    3288:	fba1 1303 	umull	r1, r3, r1, r3
    328c:	091b      	lsrs	r3, r3, #4
    328e:	2101      	movs	r1, #1
    3290:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    3294:	03d2      	lsls	r2, r2, #15
    3296:	fb03 f302 	mul.w	r3, r3, r2
    329a:	4a63      	ldr	r2, [pc, #396]	; (3428 <getTrngSource+0x4a8>)
    329c:	099b      	lsrs	r3, r3, #6
    329e:	6013      	str	r3, [r2, #0]
    32a0:	4b5b      	ldr	r3, [pc, #364]	; (3410 <getTrngSource+0x490>)
    32a2:	6019      	str	r1, [r3, #0]
    32a4:	9906      	ldr	r1, [sp, #24]
    32a6:	f8db 2000 	ldr.w	r2, [fp]
    32aa:	020b      	lsls	r3, r1, #8
    32ac:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    32b0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    32b4:	4313      	orrs	r3, r2
    32b6:	f8cb 3000 	str.w	r3, [fp]
    32ba:	e67f      	b.n	2fbc <getTrngSource+0x3c>
    32bc:	2303      	movs	r3, #3
    32be:	9301      	str	r3, [sp, #4]
    32c0:	e6f7      	b.n	30b2 <getTrngSource+0x132>
    32c2:	9b03      	ldr	r3, [sp, #12]
    32c4:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
    32c8:	f63f af61 	bhi.w	318e <getTrngSource+0x20e>
    32cc:	e9dd 7c04 	ldrd	r7, ip, [sp, #16]
    32d0:	4620      	mov	r0, r4
    32d2:	4623      	mov	r3, r4
    32d4:	696e      	ldr	r6, [r5, #20]
    32d6:	e004      	b.n	32e2 <getTrngSource+0x362>
    32d8:	2001      	movs	r0, #1
    32da:	3301      	adds	r3, #1
    32dc:	4563      	cmp	r3, ip
    32de:	4614      	mov	r4, r2
    32e0:	d815      	bhi.n	330e <getTrngSource+0x38e>
    32e2:	095a      	lsrs	r2, r3, #5
    32e4:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
    32e8:	f003 011f 	and.w	r1, r3, #31
    32ec:	40ca      	lsrs	r2, r1
    32ee:	291f      	cmp	r1, #31
    32f0:	bf18      	it	ne
    32f2:	f002 0201 	andne.w	r2, r2, #1
    32f6:	2b00      	cmp	r3, #0
    32f8:	d0ee      	beq.n	32d8 <getTrngSource+0x358>
    32fa:	42a2      	cmp	r2, r4
    32fc:	d1ec      	bne.n	32d8 <getTrngSource+0x358>
    32fe:	3001      	adds	r0, #1
    3300:	4286      	cmp	r6, r0
    3302:	d1ea      	bne.n	32da <getTrngSource+0x35a>
    3304:	4849      	ldr	r0, [pc, #292]	; (342c <getTrngSource+0x4ac>)
    3306:	e00b      	b.n	3320 <getTrngSource+0x3a0>
    3308:	2302      	movs	r3, #2
    330a:	9301      	str	r3, [sp, #4]
    330c:	e6d1      	b.n	30b2 <getTrngSource+0x132>
    330e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3312:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
    3316:	69aa      	ldr	r2, [r5, #24]
    3318:	f7ff fdf4 	bl	2f04 <LLF_RND_AdaptiveProportionTest>
    331c:	2800      	cmp	r0, #0
    331e:	d05d      	beq.n	33dc <getTrngSource+0x45c>
    3320:	2300      	movs	r3, #0
    3322:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3324:	6013      	str	r3, [r2, #0]
    3326:	e6a3      	b.n	3070 <getTrngSource+0xf0>
    3328:	4629      	mov	r1, r5
    332a:	9806      	ldr	r0, [sp, #24]
    332c:	f000 f8e2 	bl	34f4 <LLF_RND_GetRoscSampleCnt>
    3330:	2800      	cmp	r0, #0
    3332:	f47f ae7c 	bne.w	302e <getTrngSource+0xae>
    3336:	9c06      	ldr	r4, [sp, #24]
    3338:	2c08      	cmp	r4, #8
    333a:	d051      	beq.n	33e0 <getTrngSource+0x460>
    333c:	2c04      	cmp	r4, #4
    333e:	d051      	beq.n	33e4 <getTrngSource+0x464>
    3340:	f1a4 0402 	sub.w	r4, r4, #2
    3344:	fab4 f484 	clz	r4, r4
    3348:	0964      	lsrs	r4, r4, #5
    334a:	2301      	movs	r3, #1
    334c:	461e      	mov	r6, r3
    334e:	4619      	mov	r1, r3
    3350:	4a2d      	ldr	r2, [pc, #180]	; (3408 <getTrngSource+0x488>)
    3352:	6013      	str	r3, [r2, #0]
    3354:	f842 3c84 	str.w	r3, [r2, #-132]
    3358:	4b2b      	ldr	r3, [pc, #172]	; (3408 <getTrngSource+0x488>)
    335a:	6019      	str	r1, [r3, #0]
    335c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    335e:	f8c9 3000 	str.w	r3, [r9]
    3362:	f8d9 2000 	ldr.w	r2, [r9]
    3366:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3368:	429a      	cmp	r2, r3
    336a:	d1f5      	bne.n	3358 <getTrngSource+0x3d8>
    336c:	2700      	movs	r7, #0
    336e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3372:	f8ca 7000 	str.w	r7, [sl]
    3376:	f7ff faef 	bl	2958 <CC_HalClearInterruptBit>
    337a:	4b26      	ldr	r3, [pc, #152]	; (3414 <getTrngSource+0x494>)
    337c:	4a26      	ldr	r2, [pc, #152]	; (3418 <getTrngSource+0x498>)
    337e:	4638      	mov	r0, r7
    3380:	601a      	str	r2, [r3, #0]
    3382:	f7ff faf7 	bl	2974 <CC_HalMaskInterrupt>
    3386:	220a      	movs	r2, #10
    3388:	4924      	ldr	r1, [pc, #144]	; (341c <getTrngSource+0x49c>)
    338a:	4b25      	ldr	r3, [pc, #148]	; (3420 <getTrngSource+0x4a0>)
    338c:	600c      	str	r4, [r1, #0]
    338e:	601a      	str	r2, [r3, #0]
    3390:	692a      	ldr	r2, [r5, #16]
    3392:	4924      	ldr	r1, [pc, #144]	; (3424 <getTrngSource+0x4a4>)
    3394:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3396:	fba1 1202 	umull	r1, r2, r1, r2
    339a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    339e:	0912      	lsrs	r2, r2, #4
    33a0:	03db      	lsls	r3, r3, #15
    33a2:	fb03 f302 	mul.w	r3, r3, r2
    33a6:	4a20      	ldr	r2, [pc, #128]	; (3428 <getTrngSource+0x4a8>)
    33a8:	099b      	lsrs	r3, r3, #6
    33aa:	6013      	str	r3, [r2, #0]
    33ac:	f8ca 6000 	str.w	r6, [sl]
    33b0:	9b06      	ldr	r3, [sp, #24]
    33b2:	f8db 1000 	ldr.w	r1, [fp]
    33b6:	021a      	lsls	r2, r3, #8
    33b8:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
    33bc:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
    33c0:	431a      	orrs	r2, r3
    33c2:	0a13      	lsrs	r3, r2, #8
    33c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    33c8:	4313      	orrs	r3, r2
    33ca:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    33ce:	f8cb 3000 	str.w	r3, [fp]
    33d2:	9b02      	ldr	r3, [sp, #8]
    33d4:	3b01      	subs	r3, #1
    33d6:	9302      	str	r3, [sp, #8]
    33d8:	f47f ae07 	bne.w	2fea <getTrngSource+0x6a>
    33dc:	2000      	movs	r0, #0
    33de:	e629      	b.n	3034 <getTrngSource+0xb4>
    33e0:	2403      	movs	r4, #3
    33e2:	e7b2      	b.n	334a <getTrngSource+0x3ca>
    33e4:	2402      	movs	r4, #2
    33e6:	e7b0      	b.n	334a <getTrngSource+0x3ca>
    33e8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    33ec:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	; 0xc0c
    33f0:	3101      	adds	r1, #1
    33f2:	d006      	beq.n	3402 <getTrngSource+0x482>
    33f4:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    33f8:	e745      	b.n	3286 <getTrngSource+0x306>
    33fa:	2703      	movs	r7, #3
    33fc:	e71a      	b.n	3234 <getTrngSource+0x2b4>
    33fe:	2702      	movs	r7, #2
    3400:	e718      	b.n	3234 <getTrngSource+0x2b4>
    3402:	2316      	movs	r3, #22
    3404:	e743      	b.n	328e <getTrngSource+0x30e>
    3406:	bf00      	nop
    3408:	508411c4 	.word	0x508411c4
    340c:	50841140 	.word	0x50841140
    3410:	5084112c 	.word	0x5084112c
    3414:	50841100 	.word	0x50841100
    3418:	0ffffffe 	.word	0x0ffffffe
    341c:	5084110c 	.word	0x5084110c
    3420:	50841138 	.word	0x50841138
    3424:	aaaaaaab 	.word	0xaaaaaaab
    3428:	508411d8 	.word	0x508411d8
    342c:	00f10c36 	.word	0x00f10c36

00003430 <LLF_RND_GetTrngSource>:
    3430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3434:	4c1b      	ldr	r4, [pc, #108]	; (34a4 <LLF_RND_GetTrngSource+0x74>)
    3436:	b085      	sub	sp, #20
    3438:	4607      	mov	r7, r0
    343a:	e9dd 560d 	ldrd	r5, r6, [sp, #52]	; 0x34
    343e:	4688      	mov	r8, r1
    3440:	6820      	ldr	r0, [r4, #0]
    3442:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3446:	4691      	mov	r9, r2
    3448:	f7ff fa1e 	bl	2888 <CC_PalMutexLock>
    344c:	bb28      	cbnz	r0, 349a <LLF_RND_GetTrngSource+0x6a>
    344e:	2000      	movs	r0, #0
    3450:	f7ff fa4a 	bl	28e8 <CC_PalPowerSaveModeSelect>
    3454:	b9e8      	cbnz	r0, 3492 <LLF_RND_GetTrngSource+0x62>
    3456:	2300      	movs	r3, #0
    3458:	e9cd 5600 	strd	r5, r6, [sp]
    345c:	9302      	str	r3, [sp, #8]
    345e:	464a      	mov	r2, r9
    3460:	4641      	mov	r1, r8
    3462:	4638      	mov	r0, r7
    3464:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3466:	f7ff fd8b 	bl	2f80 <getTrngSource>
    346a:	4605      	mov	r5, r0
    346c:	2001      	movs	r0, #1
    346e:	f7ff fa3b 	bl	28e8 <CC_PalPowerSaveModeSelect>
    3472:	b950      	cbnz	r0, 348a <LLF_RND_GetTrngSource+0x5a>
    3474:	6820      	ldr	r0, [r4, #0]
    3476:	f7ff fa0f 	bl	2898 <CC_PalMutexUnlock>
    347a:	b110      	cbz	r0, 3482 <LLF_RND_GetTrngSource+0x52>
    347c:	480a      	ldr	r0, [pc, #40]	; (34a8 <LLF_RND_GetTrngSource+0x78>)
    347e:	f7ff fb8d 	bl	2b9c <CC_PalAbort>
    3482:	4628      	mov	r0, r5
    3484:	b005      	add	sp, #20
    3486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    348a:	4808      	ldr	r0, [pc, #32]	; (34ac <LLF_RND_GetTrngSource+0x7c>)
    348c:	f7ff fb86 	bl	2b9c <CC_PalAbort>
    3490:	e7f0      	b.n	3474 <LLF_RND_GetTrngSource+0x44>
    3492:	4807      	ldr	r0, [pc, #28]	; (34b0 <LLF_RND_GetTrngSource+0x80>)
    3494:	f7ff fb82 	bl	2b9c <CC_PalAbort>
    3498:	e7dd      	b.n	3456 <LLF_RND_GetTrngSource+0x26>
    349a:	4806      	ldr	r0, [pc, #24]	; (34b4 <LLF_RND_GetTrngSource+0x84>)
    349c:	f7ff fb7e 	bl	2b9c <CC_PalAbort>
    34a0:	e7d5      	b.n	344e <LLF_RND_GetTrngSource+0x1e>
    34a2:	bf00      	nop
    34a4:	20001424 	.word	0x20001424
    34a8:	0000461c 	.word	0x0000461c
    34ac:	00004654 	.word	0x00004654
    34b0:	00004634 	.word	0x00004634
    34b4:	00004604 	.word	0x00004604

000034b8 <LLF_RND_RunTrngStartupTest>:
    34b8:	b510      	push	{r4, lr}
    34ba:	2401      	movs	r4, #1
    34bc:	b086      	sub	sp, #24
    34be:	ab05      	add	r3, sp, #20
    34c0:	e9cd 2401 	strd	r2, r4, [sp, #4]
    34c4:	9300      	str	r3, [sp, #0]
    34c6:	2200      	movs	r2, #0
    34c8:	ab04      	add	r3, sp, #16
    34ca:	f7ff fd59 	bl	2f80 <getTrngSource>
    34ce:	b006      	add	sp, #24
    34d0:	bd10      	pop	{r4, pc}
    34d2:	bf00      	nop

000034d4 <LLF_RND_WaitRngInterrupt>:
    34d4:	b508      	push	{r3, lr}
    34d6:	4601      	mov	r1, r0
    34d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
    34dc:	f7ff fa50 	bl	2980 <CC_HalWaitInterruptRND>
    34e0:	2300      	movs	r3, #0
    34e2:	4902      	ldr	r1, [pc, #8]	; (34ec <LLF_RND_WaitRngInterrupt+0x18>)
    34e4:	4a02      	ldr	r2, [pc, #8]	; (34f0 <LLF_RND_WaitRngInterrupt+0x1c>)
    34e6:	600b      	str	r3, [r1, #0]
    34e8:	6013      	str	r3, [r2, #0]
    34ea:	bd08      	pop	{r3, pc}
    34ec:	508411c8 	.word	0x508411c8
    34f0:	5084112c 	.word	0x5084112c

000034f4 <LLF_RND_GetRoscSampleCnt>:
    34f4:	3801      	subs	r0, #1
    34f6:	2807      	cmp	r0, #7
    34f8:	d815      	bhi.n	3526 <LLF_RND_GetRoscSampleCnt+0x32>
    34fa:	e8df f000 	tbb	[pc, r0]
    34fe:	0c10      	.short	0x0c10
    3500:	14140814 	.word	0x14140814
    3504:	0414      	.short	0x0414
    3506:	68cb      	ldr	r3, [r1, #12]
    3508:	2000      	movs	r0, #0
    350a:	624b      	str	r3, [r1, #36]	; 0x24
    350c:	4770      	bx	lr
    350e:	688b      	ldr	r3, [r1, #8]
    3510:	2000      	movs	r0, #0
    3512:	624b      	str	r3, [r1, #36]	; 0x24
    3514:	4770      	bx	lr
    3516:	684b      	ldr	r3, [r1, #4]
    3518:	2000      	movs	r0, #0
    351a:	624b      	str	r3, [r1, #36]	; 0x24
    351c:	4770      	bx	lr
    351e:	680b      	ldr	r3, [r1, #0]
    3520:	2000      	movs	r0, #0
    3522:	624b      	str	r3, [r1, #36]	; 0x24
    3524:	4770      	bx	lr
    3526:	4801      	ldr	r0, [pc, #4]	; (352c <LLF_RND_GetRoscSampleCnt+0x38>)
    3528:	4770      	bx	lr
    352a:	bf00      	nop
    352c:	00f10c31 	.word	0x00f10c31

00003530 <LLF_RND_GetFastestRosc>:
    3530:	680b      	ldr	r3, [r1, #0]
    3532:	e002      	b.n	353a <LLF_RND_GetFastestRosc+0xa>
    3534:	2b08      	cmp	r3, #8
    3536:	600b      	str	r3, [r1, #0]
    3538:	d806      	bhi.n	3548 <LLF_RND_GetFastestRosc+0x18>
    353a:	6a02      	ldr	r2, [r0, #32]
    353c:	4213      	tst	r3, r2
    353e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3542:	d0f7      	beq.n	3534 <LLF_RND_GetFastestRosc+0x4>
    3544:	2000      	movs	r0, #0
    3546:	4770      	bx	lr
    3548:	4800      	ldr	r0, [pc, #0]	; (354c <LLF_RND_GetFastestRosc+0x1c>)
    354a:	4770      	bx	lr
    354c:	00f10c31 	.word	0x00f10c31

00003550 <LLF_RND_TurnOffTrng>:
    3550:	2300      	movs	r3, #0
    3552:	4904      	ldr	r1, [pc, #16]	; (3564 <LLF_RND_TurnOffTrng+0x14>)
    3554:	4a04      	ldr	r2, [pc, #16]	; (3568 <LLF_RND_TurnOffTrng+0x18>)
    3556:	600b      	str	r3, [r1, #0]
    3558:	f44f 6080 	mov.w	r0, #1024	; 0x400
    355c:	6013      	str	r3, [r2, #0]
    355e:	f7ff b9fb 	b.w	2958 <CC_HalClearInterruptBit>
    3562:	bf00      	nop
    3564:	5084112c 	.word	0x5084112c
    3568:	508411c4 	.word	0x508411c4

0000356c <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
    356c:	b508      	push	{r3, lr}
	spm_config();
    356e:	f7fd fa45 	bl	9fc <spm_config>
	spm_jump();
}
    3572:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    3576:	f7fd b9d5 	b.w	924 <spm_jump>

0000357a <z_sys_mem_pool_base_init>:
{
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);

	p->max_inline_level = -1;
    357a:	23ff      	movs	r3, #255	; 0xff
{
    357c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    3580:	6845      	ldr	r5, [r0, #4]

	for (i = 0; i < p->n_levels; i++) {
    3582:	2200      	movs	r2, #0
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    3584:	4629      	mov	r1, r5
		int nblocks = buflen / sz;

		sys_dlist_init(&p->levels[i].free_list);
    3586:	f04f 0a0c 	mov.w	sl, #12

		if (nblocks <= sizeof(p->levels[i].bits)*8) {
			p->max_inline_level = i;
		} else {
			p->levels[i].bits_p = bits;
			bits += (nblocks + 31)/32;
    358a:	f04f 0b20 	mov.w	fp, #32
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    358e:	8907      	ldrh	r7, [r0, #8]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    3590:	6804      	ldr	r4, [r0, #0]
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    3592:	fb05 fc07 	mul.w	ip, r5, r7
	p->max_inline_level = -1;
    3596:	72c3      	strb	r3, [r0, #11]
	for (i = 0; i < p->n_levels; i++) {
    3598:	7a83      	ldrb	r3, [r0, #10]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    359a:	4464      	add	r4, ip
	for (i = 0; i < p->n_levels; i++) {
    359c:	9301      	str	r3, [sp, #4]
    359e:	9b01      	ldr	r3, [sp, #4]
    35a0:	4293      	cmp	r3, r2
    35a2:	dc08      	bgt.n	35b6 <z_sys_mem_pool_base_init+0x3c>
    35a4:	2300      	movs	r3, #0
		}

		sz = WB_DN(sz / 4);
	}

	for (i = 0; i < p->n_max; i++) {
    35a6:	4619      	mov	r1, r3
    35a8:	428f      	cmp	r7, r1
    35aa:	eb05 0c03 	add.w	ip, r5, r3
    35ae:	dc21      	bgt.n	35f4 <z_sys_mem_pool_base_init+0x7a>
		void *block = block_ptr(p, p->max_sz, i);

		sys_dlist_append(&p->levels[0].free_list, block);
	}
}
    35b0:	b003      	add	sp, #12
    35b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		int nblocks = buflen / sz;
    35b6:	fbbc f3f1 	udiv	r3, ip, r1
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    35ba:	2b20      	cmp	r3, #32
			bits += (nblocks + 31)/32;
    35bc:	bf84      	itt	hi
    35be:	331f      	addhi	r3, #31
    35c0:	fb93 f3fb 	sdivhi	r3, r3, fp
		sys_dlist_init(&p->levels[i].free_list);
    35c4:	fb0a fe02 	mul.w	lr, sl, r2
    35c8:	f8d0 800c 	ldr.w	r8, [r0, #12]
		sz = WB_DN(sz / 4);
    35cc:	ea4f 0191 	mov.w	r1, r1, lsr #2
		sys_dlist_init(&p->levels[i].free_list);
    35d0:	eb08 060e 	add.w	r6, r8, lr
    35d4:	f106 0904 	add.w	r9, r6, #4
    35d8:	e9c6 9901 	strd	r9, r9, [r6, #4]
		sz = WB_DN(sz / 4);
    35dc:	f021 0103 	bic.w	r1, r1, #3
			p->max_inline_level = i;
    35e0:	bf94      	ite	ls
    35e2:	72c2      	strbls	r2, [r0, #11]
			p->levels[i].bits_p = bits;
    35e4:	f848 400e 	strhi.w	r4, [r8, lr]
	for (i = 0; i < p->n_levels; i++) {
    35e8:	f102 0201 	add.w	r2, r2, #1
			bits += (nblocks + 31)/32;
    35ec:	bf88      	it	hi
    35ee:	eb04 0483 	addhi.w	r4, r4, r3, lsl #2
    35f2:	e7d4      	b.n	359e <z_sys_mem_pool_base_init+0x24>
		sys_dlist_append(&p->levels[0].free_list, block);
    35f4:	68c2      	ldr	r2, [r0, #12]
	return (u8_t *)p->buf + lsz * block;
    35f6:	6806      	ldr	r6, [r0, #0]
		sys_dlist_append(&p->levels[0].free_list, block);
    35f8:	f102 0e04 	add.w	lr, r2, #4
	return (u8_t *)p->buf + lsz * block;
    35fc:	18f4      	adds	r4, r6, r3
	node->next = list;
    35fe:	f846 e003 	str.w	lr, [r6, r3]
	node->prev = list->tail;
    3602:	6893      	ldr	r3, [r2, #8]
	for (i = 0; i < p->n_max; i++) {
    3604:	3101      	adds	r1, #1
    3606:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    3608:	6893      	ldr	r3, [r2, #8]
    360a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    360c:	6094      	str	r4, [r2, #8]
    360e:	4663      	mov	r3, ip
    3610:	e7ca      	b.n	35a8 <z_sys_mem_pool_base_init+0x2e>

00003612 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3612:	4604      	mov	r4, r0
    3614:	b508      	push	{r3, lr}
    3616:	4608      	mov	r0, r1
    3618:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    361a:	461a      	mov	r2, r3
    361c:	47a0      	blx	r4
	return z_impl_k_current_get();
    361e:	f7fe ff45 	bl	24ac <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    3622:	f7fd febb 	bl	139c <z_impl_k_thread_abort>

00003626 <arch_printk_char_out>:
}
    3626:	2000      	movs	r0, #0
    3628:	4770      	bx	lr

0000362a <print_err>:
{
    362a:	b570      	push	{r4, r5, r6, lr}
    362c:	460d      	mov	r5, r1
    362e:	4604      	mov	r4, r0
	out('E', ctx);
    3630:	2045      	movs	r0, #69	; 0x45
    3632:	47a0      	blx	r4
	out('R', ctx);
    3634:	4629      	mov	r1, r5
    3636:	2052      	movs	r0, #82	; 0x52
    3638:	47a0      	blx	r4
	out('R', ctx);
    363a:	4629      	mov	r1, r5
    363c:	4623      	mov	r3, r4
}
    363e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
    3642:	2052      	movs	r0, #82	; 0x52
    3644:	4718      	bx	r3

00003646 <z_vprintk>:
{
    3646:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char length_mod = 0;
    364a:	f04f 0800 	mov.w	r8, #0
{
    364e:	4606      	mov	r6, r0
    3650:	460f      	mov	r7, r1
    3652:	461c      	mov	r4, r3
	int min_width = -1;
    3654:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
	enum pad_type padding = PAD_NONE;
    3658:	46c1      	mov	r9, r8
{
    365a:	b08b      	sub	sp, #44	; 0x2c
    365c:	f102 3bff 	add.w	fp, r2, #4294967295	; 0xffffffff
			might_format = 0;
    3660:	2500      	movs	r5, #0
					break;
    3662:	e005      	b.n	3670 <z_vprintk+0x2a>
		if (!might_format) {
    3664:	b95d      	cbnz	r5, 367e <z_vprintk+0x38>
			if (*fmt != '%') {
    3666:	2825      	cmp	r0, #37	; 0x25
    3668:	f000 8156 	beq.w	3918 <z_vprintk+0x2d2>
				out((int)*fmt, ctx);
    366c:	4639      	mov	r1, r7
    366e:	47b0      	blx	r6
	while (*fmt) {
    3670:	f81b 0f01 	ldrb.w	r0, [fp, #1]!
    3674:	2800      	cmp	r0, #0
    3676:	d1f5      	bne.n	3664 <z_vprintk+0x1e>
}
    3678:	b00b      	add	sp, #44	; 0x2c
    367a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
    367e:	2864      	cmp	r0, #100	; 0x64
    3680:	d06d      	beq.n	375e <z_vprintk+0x118>
    3682:	d81a      	bhi.n	36ba <z_vprintk+0x74>
    3684:	2839      	cmp	r0, #57	; 0x39
    3686:	d80a      	bhi.n	369e <z_vprintk+0x58>
    3688:	2831      	cmp	r0, #49	; 0x31
    368a:	d25f      	bcs.n	374c <z_vprintk+0x106>
    368c:	282d      	cmp	r0, #45	; 0x2d
    368e:	f000 8149 	beq.w	3924 <z_vprintk+0x2de>
    3692:	2830      	cmp	r0, #48	; 0x30
    3694:	d04b      	beq.n	372e <z_vprintk+0xe8>
    3696:	2825      	cmp	r0, #37	; 0x25
    3698:	d107      	bne.n	36aa <z_vprintk+0x64>
				out((int)'%', ctx);
    369a:	4639      	mov	r1, r7
    369c:	e00b      	b.n	36b6 <z_vprintk+0x70>
			switch (*fmt) {
    369e:	2858      	cmp	r0, #88	; 0x58
    36a0:	f000 80bc 	beq.w	381c <z_vprintk+0x1d6>
    36a4:	2863      	cmp	r0, #99	; 0x63
    36a6:	f000 8131 	beq.w	390c <z_vprintk+0x2c6>
					out((int)'%', ctx);
    36aa:	4639      	mov	r1, r7
    36ac:	2025      	movs	r0, #37	; 0x25
    36ae:	47b0      	blx	r6
					out((int)*fmt, ctx);
    36b0:	4639      	mov	r1, r7
    36b2:	f89b 0000 	ldrb.w	r0, [fp]
    36b6:	47b0      	blx	r6
    36b8:	e7d2      	b.n	3660 <z_vprintk+0x1a>
			switch (*fmt) {
    36ba:	2870      	cmp	r0, #112	; 0x70
    36bc:	f000 80a4 	beq.w	3808 <z_vprintk+0x1c2>
    36c0:	d811      	bhi.n	36e6 <z_vprintk+0xa0>
    36c2:	2869      	cmp	r0, #105	; 0x69
    36c4:	d04b      	beq.n	375e <z_vprintk+0x118>
    36c6:	286c      	cmp	r0, #108	; 0x6c
    36c8:	d105      	bne.n	36d6 <z_vprintk+0x90>
				} else if (*fmt == 'l' && length_mod == 'l') {
    36ca:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    36ce:	d129      	bne.n	3724 <z_vprintk+0xde>
					length_mod = 'L';
    36d0:	f04f 084c 	mov.w	r8, #76	; 0x4c
    36d4:	e7cc      	b.n	3670 <z_vprintk+0x2a>
			switch (*fmt) {
    36d6:	2868      	cmp	r0, #104	; 0x68
    36d8:	d1e7      	bne.n	36aa <z_vprintk+0x64>
				if (*fmt == 'h' && length_mod == 'h') {
    36da:	f1b8 0f68 	cmp.w	r8, #104	; 0x68
    36de:	d121      	bne.n	3724 <z_vprintk+0xde>
					length_mod = 'H';
    36e0:	f04f 0848 	mov.w	r8, #72	; 0x48
    36e4:	e7c4      	b.n	3670 <z_vprintk+0x2a>
			switch (*fmt) {
    36e6:	2875      	cmp	r0, #117	; 0x75
    36e8:	d070      	beq.n	37cc <z_vprintk+0x186>
    36ea:	d817      	bhi.n	371c <z_vprintk+0xd6>
    36ec:	2873      	cmp	r0, #115	; 0x73
    36ee:	d1dc      	bne.n	36aa <z_vprintk+0x64>
				char *s = va_arg(ap, char *);
    36f0:	6825      	ldr	r5, [r4, #0]
    36f2:	1d23      	adds	r3, r4, #4
    36f4:	9302      	str	r3, [sp, #8]
    36f6:	462b      	mov	r3, r5
				while (*s) {
    36f8:	461c      	mov	r4, r3
    36fa:	f814 0b01 	ldrb.w	r0, [r4], #1
    36fe:	2800      	cmp	r0, #0
    3700:	f040 80fb 	bne.w	38fa <z_vprintk+0x2b4>
				if (padding == PAD_SPACE_AFTER) {
    3704:	f1b9 0f03 	cmp.w	r9, #3
    3708:	f040 8112 	bne.w	3930 <z_vprintk+0x2ea>
					int remaining = min_width - (s - start);
    370c:	1b5c      	subs	r4, r3, r5
    370e:	ebaa 0404 	sub.w	r4, sl, r4
					while (remaining-- > 0) {
    3712:	2c00      	cmp	r4, #0
    3714:	f300 80f5 	bgt.w	3902 <z_vprintk+0x2bc>
				char *s = va_arg(ap, char *);
    3718:	9c02      	ldr	r4, [sp, #8]
    371a:	e7a1      	b.n	3660 <z_vprintk+0x1a>
			switch (*fmt) {
    371c:	2878      	cmp	r0, #120	; 0x78
    371e:	d07d      	beq.n	381c <z_vprintk+0x1d6>
    3720:	287a      	cmp	r0, #122	; 0x7a
    3722:	d1c2      	bne.n	36aa <z_vprintk+0x64>
				} else if (length_mod == 0) {
    3724:	f1b8 0f00 	cmp.w	r8, #0
    3728:	d1bf      	bne.n	36aa <z_vprintk+0x64>
    372a:	4680      	mov	r8, r0
    372c:	e7a0      	b.n	3670 <z_vprintk+0x2a>
				if (min_width < 0 && padding == PAD_NONE) {
    372e:	f1ba 0f00 	cmp.w	sl, #0
    3732:	da0e      	bge.n	3752 <z_vprintk+0x10c>
    3734:	f1b9 0f00 	cmp.w	r9, #0
    3738:	f000 80f7 	beq.w	392a <z_vprintk+0x2e4>
					min_width = *fmt - '0';
    373c:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
    3740:	f1b9 0f00 	cmp.w	r9, #0
    3744:	bf08      	it	eq
    3746:	f04f 0902 	moveq.w	r9, #2
    374a:	e791      	b.n	3670 <z_vprintk+0x2a>
				if (min_width < 0) {
    374c:	f1ba 0f00 	cmp.w	sl, #0
    3750:	dbf4      	blt.n	373c <z_vprintk+0xf6>
					min_width = 10 * min_width + *fmt - '0';
    3752:	230a      	movs	r3, #10
    3754:	fb03 0a0a 	mla	sl, r3, sl, r0
    3758:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
    375c:	e7f0      	b.n	3740 <z_vprintk+0xfa>
				if (length_mod == 'z') {
    375e:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    3762:	d102      	bne.n	376a <z_vprintk+0x124>
					d = va_arg(ap, int);
    3764:	6825      	ldr	r5, [r4, #0]
    3766:	3404      	adds	r4, #4
    3768:	e01f      	b.n	37aa <z_vprintk+0x164>
				} else if (length_mod == 'l') {
    376a:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    376e:	d0f9      	beq.n	3764 <z_vprintk+0x11e>
				} else if (length_mod == 'L') {
    3770:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    3774:	d1f6      	bne.n	3764 <z_vprintk+0x11e>
					long long lld = va_arg(ap, long long);
    3776:	3407      	adds	r4, #7
    3778:	f024 0307 	bic.w	r3, r4, #7
    377c:	f103 0408 	add.w	r4, r3, #8
    3780:	e9d3 2300 	ldrd	r2, r3, [r3]
					if (lld > __LONG_MAX__ ||
    3784:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
					long long lld = va_arg(ap, long long);
    3788:	e9cd 2302 	strd	r2, r3, [sp, #8]
					if (lld > __LONG_MAX__ ||
    378c:	f143 0100 	adc.w	r1, r3, #0
    3790:	2300      	movs	r3, #0
    3792:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3796:	428b      	cmp	r3, r1
    3798:	bf08      	it	eq
    379a:	4282      	cmpeq	r2, r0
    379c:	d204      	bcs.n	37a8 <z_vprintk+0x162>
						print_err(out, ctx);
    379e:	4639      	mov	r1, r7
    37a0:	4630      	mov	r0, r6
    37a2:	f7ff ff42 	bl	362a <print_err>
    37a6:	e75b      	b.n	3660 <z_vprintk+0x1a>
					d = lld;
    37a8:	9d02      	ldr	r5, [sp, #8]
				if (d < 0) {
    37aa:	2d00      	cmp	r5, #0
    37ac:	da05      	bge.n	37ba <z_vprintk+0x174>
					out((int)'-', ctx);
    37ae:	4639      	mov	r1, r7
    37b0:	202d      	movs	r0, #45	; 0x2d
    37b2:	47b0      	blx	r6
					d = -d;
    37b4:	426d      	negs	r5, r5
					min_width--;
    37b6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
				_printk_dec_ulong(out, ctx, d, padding,
    37ba:	464b      	mov	r3, r9
    37bc:	462a      	mov	r2, r5
    37be:	f8cd a000 	str.w	sl, [sp]
				_printk_dec_ulong(out, ctx, u, padding,
    37c2:	4639      	mov	r1, r7
    37c4:	4630      	mov	r0, r6
    37c6:	f7fc feeb 	bl	5a0 <_printk_dec_ulong>
    37ca:	e749      	b.n	3660 <z_vprintk+0x1a>
				if (length_mod == 'z') {
    37cc:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    37d0:	d102      	bne.n	37d8 <z_vprintk+0x192>
					u = va_arg(ap, unsigned int);
    37d2:	6822      	ldr	r2, [r4, #0]
    37d4:	3404      	adds	r4, #4
    37d6:	e013      	b.n	3800 <z_vprintk+0x1ba>
				} else if (length_mod == 'l') {
    37d8:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    37dc:	d0f9      	beq.n	37d2 <z_vprintk+0x18c>
				} else if (length_mod == 'L') {
    37de:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    37e2:	d1f6      	bne.n	37d2 <z_vprintk+0x18c>
					if (llu > ~0UL) {
    37e4:	2100      	movs	r1, #0
    37e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
					unsigned long long llu =
    37ea:	3407      	adds	r4, #7
    37ec:	f024 0307 	bic.w	r3, r4, #7
    37f0:	f103 0408 	add.w	r4, r3, #8
    37f4:	e9d3 2300 	ldrd	r2, r3, [r3]
					if (llu > ~0UL) {
    37f8:	4299      	cmp	r1, r3
    37fa:	bf08      	it	eq
    37fc:	4290      	cmpeq	r0, r2
    37fe:	d3ce      	bcc.n	379e <z_vprintk+0x158>
				_printk_dec_ulong(out, ctx, u, padding,
    3800:	f8cd a000 	str.w	sl, [sp]
    3804:	464b      	mov	r3, r9
    3806:	e7dc      	b.n	37c2 <z_vprintk+0x17c>
				out('0', ctx);
    3808:	4639      	mov	r1, r7
    380a:	2030      	movs	r0, #48	; 0x30
    380c:	47b0      	blx	r6
				out('x', ctx);
    380e:	4639      	mov	r1, r7
    3810:	2078      	movs	r0, #120	; 0x78
    3812:	47b0      	blx	r6
					min_width = 8;
    3814:	f04f 0a08 	mov.w	sl, #8
				padding = PAD_ZERO_BEFORE;
    3818:	f04f 0901 	mov.w	r9, #1
				if (*fmt == 'p') {
    381c:	f89b 3000 	ldrb.w	r3, [fp]
    3820:	2b70      	cmp	r3, #112	; 0x70
    3822:	d105      	bne.n	3830 <z_vprintk+0x1ea>
					x = va_arg(ap, unsigned int);
    3824:	6823      	ldr	r3, [r4, #0]
    3826:	3404      	adds	r4, #4
    3828:	9306      	str	r3, [sp, #24]
    382a:	2300      	movs	r3, #0
    382c:	9302      	str	r3, [sp, #8]
    382e:	e00e      	b.n	384e <z_vprintk+0x208>
				} else if (length_mod == 'l') {
    3830:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    3834:	d0f6      	beq.n	3824 <z_vprintk+0x1de>
				} else if (length_mod == 'L') {
    3836:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    383a:	d1f3      	bne.n	3824 <z_vprintk+0x1de>
					x = va_arg(ap, unsigned long long);
    383c:	3407      	adds	r4, #7
    383e:	f024 0307 	bic.w	r3, r4, #7
    3842:	681a      	ldr	r2, [r3, #0]
    3844:	f103 0408 	add.w	r4, r3, #8
    3848:	685b      	ldr	r3, [r3, #4]
    384a:	9206      	str	r2, [sp, #24]
    384c:	9302      	str	r3, [sp, #8]
	int digits = 0;
    384e:	2300      	movs	r3, #0
	int remaining = 16; /* 16 digits max */
    3850:	2210      	movs	r2, #16
	int digits = 0;
    3852:	9305      	str	r3, [sp, #20]
	int found_largest_digit = 0;
    3854:	9307      	str	r3, [sp, #28]
	int shift = sizeof(num) * 8;
    3856:	2340      	movs	r3, #64	; 0x40
		shift -= 4;
    3858:	3b04      	subs	r3, #4
		nibble = (num >> shift) & 0xf;
    385a:	9902      	ldr	r1, [sp, #8]
    385c:	9806      	ldr	r0, [sp, #24]
    385e:	f1c3 0c20 	rsb	ip, r3, #32
    3862:	f1a3 0e20 	sub.w	lr, r3, #32
    3866:	40d8      	lsrs	r0, r3
    3868:	fa01 fc0c 	lsl.w	ip, r1, ip
    386c:	ea40 000c 	orr.w	r0, r0, ip
    3870:	fa21 fe0e 	lsr.w	lr, r1, lr
    3874:	ea40 000e 	orr.w	r0, r0, lr
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
    3878:	f010 000f 	ands.w	r0, r0, #15
    387c:	d107      	bne.n	388e <z_vprintk+0x248>
    387e:	9907      	ldr	r1, [sp, #28]
    3880:	b901      	cbnz	r1, 3884 <z_vprintk+0x23e>
    3882:	bb2b      	cbnz	r3, 38d0 <z_vprintk+0x28a>
			nibble += nibble > 9 ? 87 : 48;
    3884:	f04f 0c30 	mov.w	ip, #48	; 0x30
    3888:	e007      	b.n	389a <z_vprintk+0x254>
			found_largest_digit = 1;
    388a:	9507      	str	r5, [sp, #28]
    388c:	e7e4      	b.n	3858 <z_vprintk+0x212>
			nibble += nibble > 9 ? 87 : 48;
    388e:	2809      	cmp	r0, #9
    3890:	bf8c      	ite	hi
    3892:	f04f 0c57 	movhi.w	ip, #87	; 0x57
    3896:	f04f 0c30 	movls.w	ip, #48	; 0x30
			out((int)nibble, ctx);
    389a:	4639      	mov	r1, r7
    389c:	4460      	add	r0, ip
    389e:	e9cd 3207 	strd	r3, r2, [sp, #28]
    38a2:	47b0      	blx	r6
			digits++;
    38a4:	9b05      	ldr	r3, [sp, #20]
    38a6:	3301      	adds	r3, #1
    38a8:	9305      	str	r3, [sp, #20]
	while (shift >= 4) {
    38aa:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
    38ae:	2b00      	cmp	r3, #0
    38b0:	d1eb      	bne.n	388a <z_vprintk+0x244>
	if (padding == PAD_SPACE_AFTER) {
    38b2:	f1b9 0f03 	cmp.w	r9, #3
    38b6:	f47f aed3 	bne.w	3660 <z_vprintk+0x1a>
		remaining = min_width * 2 - digits;
    38ba:	9b05      	ldr	r3, [sp, #20]
    38bc:	ebc3 054a 	rsb	r5, r3, sl, lsl #1
		while (remaining-- > 0) {
    38c0:	2d00      	cmp	r5, #0
    38c2:	f77f aecd 	ble.w	3660 <z_vprintk+0x1a>
			out(' ', ctx);
    38c6:	4639      	mov	r1, r7
    38c8:	2020      	movs	r0, #32
    38ca:	47b0      	blx	r6
    38cc:	3d01      	subs	r5, #1
    38ce:	e7f7      	b.n	38c0 <z_vprintk+0x27a>
		if (remaining-- <= min_width) {
    38d0:	1e51      	subs	r1, r2, #1
    38d2:	4592      	cmp	sl, r2
    38d4:	9108      	str	r1, [sp, #32]
    38d6:	db07      	blt.n	38e8 <z_vprintk+0x2a2>
			if (padding == PAD_ZERO_BEFORE) {
    38d8:	f1b9 0f01 	cmp.w	r9, #1
    38dc:	d106      	bne.n	38ec <z_vprintk+0x2a6>
				out('0', ctx);
    38de:	4639      	mov	r1, r7
    38e0:	2030      	movs	r0, #48	; 0x30
    38e2:	9309      	str	r3, [sp, #36]	; 0x24
				out(' ', ctx);
    38e4:	47b0      	blx	r6
    38e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
					x = va_arg(ap, unsigned int);
    38e8:	9a08      	ldr	r2, [sp, #32]
    38ea:	e7b5      	b.n	3858 <z_vprintk+0x212>
			} else if (padding == PAD_SPACE_BEFORE) {
    38ec:	f1b9 0f02 	cmp.w	r9, #2
    38f0:	d1fa      	bne.n	38e8 <z_vprintk+0x2a2>
    38f2:	9309      	str	r3, [sp, #36]	; 0x24
				out(' ', ctx);
    38f4:	4639      	mov	r1, r7
    38f6:	2020      	movs	r0, #32
    38f8:	e7f4      	b.n	38e4 <z_vprintk+0x29e>
					out((int)(*s++), ctx);
    38fa:	4639      	mov	r1, r7
    38fc:	47b0      	blx	r6
    38fe:	4623      	mov	r3, r4
    3900:	e6fa      	b.n	36f8 <z_vprintk+0xb2>
						out(' ', ctx);
    3902:	4639      	mov	r1, r7
    3904:	2020      	movs	r0, #32
    3906:	47b0      	blx	r6
    3908:	3c01      	subs	r4, #1
    390a:	e702      	b.n	3712 <z_vprintk+0xcc>
				out(c, ctx);
    390c:	6820      	ldr	r0, [r4, #0]
				int c = va_arg(ap, int);
    390e:	1d25      	adds	r5, r4, #4
				out(c, ctx);
    3910:	4639      	mov	r1, r7
    3912:	47b0      	blx	r6
				int c = va_arg(ap, int);
    3914:	462c      	mov	r4, r5
    3916:	e6a3      	b.n	3660 <z_vprintk+0x1a>
				length_mod = 0;
    3918:	46a8      	mov	r8, r5
				padding = PAD_NONE;
    391a:	46a9      	mov	r9, r5
				min_width = -1;
    391c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
				might_format = 1;
    3920:	2501      	movs	r5, #1
    3922:	e6a5      	b.n	3670 <z_vprintk+0x2a>
				padding = PAD_SPACE_AFTER;
    3924:	f04f 0903 	mov.w	r9, #3
    3928:	e6a2      	b.n	3670 <z_vprintk+0x2a>
					padding = PAD_ZERO_BEFORE;
    392a:	f04f 0901 	mov.w	r9, #1
    392e:	e69f      	b.n	3670 <z_vprintk+0x2a>
				char *s = va_arg(ap, char *);
    3930:	9c02      	ldr	r4, [sp, #8]
			might_format = 0;
    3932:	4605      	mov	r5, r0
    3934:	e69c      	b.n	3670 <z_vprintk+0x2a>

00003936 <printk>:
{
    3936:	b40f      	push	{r0, r1, r2, r3}
    3938:	b507      	push	{r0, r1, r2, lr}
    393a:	a904      	add	r1, sp, #16
    393c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    3940:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    3942:	f7fc fe7f 	bl	644 <vprintk>
}
    3946:	b003      	add	sp, #12
    3948:	f85d eb04 	ldr.w	lr, [sp], #4
    394c:	b004      	add	sp, #16
    394e:	4770      	bx	lr

00003950 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    3950:	4770      	bx	lr

00003952 <z_platform_init>:
	nrfx_coredep_delay_us(time_us);
}

void z_platform_init(void)
{
	SystemInit();
    3952:	f7fe b889 	b.w	1a68 <SystemInit>

00003956 <get_status>:
	struct nrf_clock_control *data = dev->driver_data;
    3956:	6883      	ldr	r3, [r0, #8]
	if (data->started) {
    3958:	7a5a      	ldrb	r2, [r3, #9]
    395a:	b932      	cbnz	r2, 396a <get_status+0x14>
	if (data->ref > 0) {
    395c:	f993 0008 	ldrsb.w	r0, [r3, #8]
		return CLOCK_CONTROL_STATUS_ON;
    3960:	2800      	cmp	r0, #0
    3962:	bfcc      	ite	gt
    3964:	2000      	movgt	r0, #0
    3966:	2001      	movle	r0, #1
    3968:	4770      	bx	lr
    396a:	2002      	movs	r0, #2
}
    396c:	4770      	bx	lr

0000396e <clock_stop>:
	const struct nrf_clock_control_config *config =
    396e:	6802      	ldr	r2, [r0, #0]
{
    3970:	b570      	push	{r4, r5, r6, lr}
	const struct nrf_clock_control_config *config =
    3972:	6895      	ldr	r5, [r2, #8]
	struct nrf_clock_control *data = dev->driver_data;
    3974:	6884      	ldr	r4, [r0, #8]
    3976:	f04f 0320 	mov.w	r3, #32
    397a:	f3ef 8611 	mrs	r6, BASEPRI
    397e:	f383 8811 	msr	BASEPRI, r3
    3982:	f3bf 8f6f 	isb	sy
	data->ref--;
    3986:	7a23      	ldrb	r3, [r4, #8]
    3988:	3b01      	subs	r3, #1
    398a:	b25b      	sxtb	r3, r3
	if (data->ref == 0) {
    398c:	2b00      	cmp	r3, #0
	data->ref--;
    398e:	7223      	strb	r3, [r4, #8]
	if (data->ref == 0) {
    3990:	d118      	bne.n	39c4 <clock_stop+0x56>
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    3992:	e9c4 3300 	strd	r3, r3, [r4]
		do_stop =  (config->stop_handler) ?
    3996:	686b      	ldr	r3, [r5, #4]
				config->stop_handler(dev) : true;
    3998:	b983      	cbnz	r3, 39bc <clock_stop+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    399a:	2201      	movs	r2, #1
    399c:	7aeb      	ldrb	r3, [r5, #11]
    399e:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    39a2:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39a4:	2200      	movs	r2, #0
    39a6:	892b      	ldrh	r3, [r5, #8]
    39a8:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    39ac:	601a      	str	r2, [r3, #0]
		data->started = false;
    39ae:	2000      	movs	r0, #0
    39b0:	7260      	strb	r0, [r4, #9]
	__asm__ volatile(
    39b2:	f386 8811 	msr	BASEPRI, r6
    39b6:	f3bf 8f6f 	isb	sy
}
    39ba:	bd70      	pop	{r4, r5, r6, pc}
				config->stop_handler(dev) : true;
    39bc:	4798      	blx	r3
    39be:	2800      	cmp	r0, #0
    39c0:	d1eb      	bne.n	399a <clock_stop+0x2c>
    39c2:	e7f4      	b.n	39ae <clock_stop+0x40>
    39c4:	f04f 0000 	mov.w	r0, #0
		data->ref = 0;
    39c8:	bfbc      	itt	lt
    39ca:	7220      	strblt	r0, [r4, #8]
		err = -EALREADY;
    39cc:	f06f 0044 	mvnlt.w	r0, #68	; 0x44
    39d0:	e7ef      	b.n	39b2 <clock_stop+0x44>

000039d2 <clock_async_start>:
{
    39d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const struct nrf_clock_control_config *config =
    39d4:	6803      	ldr	r3, [r0, #0]
{
    39d6:	4606      	mov	r6, r0
    39d8:	4614      	mov	r4, r2
	const struct nrf_clock_control_config *config =
    39da:	689f      	ldr	r7, [r3, #8]
	struct nrf_clock_control *clk_data = dev->driver_data;
    39dc:	6885      	ldr	r5, [r0, #8]
	__asm__ volatile(
    39de:	f04f 0320 	mov.w	r3, #32
    39e2:	f3ef 8211 	mrs	r2, BASEPRI
    39e6:	f383 8811 	msr	BASEPRI, r3
    39ea:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    39ee:	7a2b      	ldrb	r3, [r5, #8]
    39f0:	3301      	adds	r3, #1
    39f2:	b25b      	sxtb	r3, r3
    39f4:	722b      	strb	r3, [r5, #8]
	__asm__ volatile(
    39f6:	f382 8811 	msr	BASEPRI, r2
    39fa:	f3bf 8f6f 	isb	sy
	if (clk_data->started) {
    39fe:	7a6a      	ldrb	r2, [r5, #9]
    3a00:	b132      	cbz	r2, 3a10 <clock_async_start+0x3e>
		if (data) {
    3a02:	b90c      	cbnz	r4, 3a08 <clock_async_start+0x36>
	return 0;
    3a04:	2000      	movs	r0, #0
}
    3a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			data->cb(dev, data->user_data);
    3a08:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    3a0c:	4798      	blx	r3
    3a0e:	e7f9      	b.n	3a04 <clock_async_start+0x32>
		if (ref == 1) {
    3a10:	2b01      	cmp	r3, #1
    3a12:	d106      	bne.n	3a22 <clock_async_start+0x50>
			do_start =  (config->start_handler) ?
    3a14:	683b      	ldr	r3, [r7, #0]
					config->start_handler(dev) : true;
    3a16:	b933      	cbnz	r3, 3a26 <clock_async_start+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a18:	2201      	movs	r2, #1
    3a1a:	7abb      	ldrb	r3, [r7, #10]
    3a1c:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    3a20:	601a      	str	r2, [r3, #0]
		if (data) {
    3a22:	b94c      	cbnz	r4, 3a38 <clock_async_start+0x66>
    3a24:	e7ee      	b.n	3a04 <clock_async_start+0x32>
					config->start_handler(dev) : true;
    3a26:	4798      	blx	r3
    3a28:	2800      	cmp	r0, #0
    3a2a:	d1f5      	bne.n	3a18 <clock_async_start+0x46>
			} else if (data) {
    3a2c:	2c00      	cmp	r4, #0
    3a2e:	d0e9      	beq.n	3a04 <clock_async_start+0x32>
				data->cb(dev, data->user_data);
    3a30:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    3a34:	4630      	mov	r0, r6
    3a36:	4798      	blx	r3
	sys_snode_t *item = sys_slist_peek_head(list);
    3a38:	682b      	ldr	r3, [r5, #0]
		if (item == node) {
    3a3a:	429c      	cmp	r4, r3
    3a3c:	d00d      	beq.n	3a5a <clock_async_start+0x88>
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3a3e:	b113      	cbz	r3, 3a46 <clock_async_start+0x74>
	return node->next;
    3a40:	681b      	ldr	r3, [r3, #0]
	} while (item);
    3a42:	2b00      	cmp	r3, #0
    3a44:	d1f9      	bne.n	3a3a <clock_async_start+0x68>
	parent->next = child;
    3a46:	2000      	movs	r0, #0
    3a48:	6020      	str	r0, [r4, #0]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3a4a:	686b      	ldr	r3, [r5, #4]
    3a4c:	b913      	cbnz	r3, 3a54 <clock_async_start+0x82>
	list->head = node;
    3a4e:	e9c5 4400 	strd	r4, r4, [r5]
    3a52:	e7d7      	b.n	3a04 <clock_async_start+0x32>
	parent->next = child;
    3a54:	601c      	str	r4, [r3, #0]
	list->tail = node;
    3a56:	606c      	str	r4, [r5, #4]
    3a58:	e7d5      	b.n	3a06 <clock_async_start+0x34>
				return -EALREADY;
    3a5a:	f06f 0044 	mvn.w	r0, #68	; 0x44
    3a5e:	e7d2      	b.n	3a06 <clock_async_start+0x34>

00003a60 <clock_start>:
	return clock_async_start(dev, sub_system, NULL);
    3a60:	2200      	movs	r2, #0
    3a62:	f7ff bfb6 	b.w	39d2 <clock_async_start>

00003a66 <lfclk_init>:
	sys_slist_init(&((struct nrf_clock_control *)dev->driver_data)->list);
    3a66:	6883      	ldr	r3, [r0, #8]
	list->head = NULL;
    3a68:	2000      	movs	r0, #0
	list->tail = NULL;
    3a6a:	e9c3 0000 	strd	r0, r0, [r3]
}
    3a6e:	4770      	bx	lr

00003a70 <hfclk_init>:
{
    3a70:	b510      	push	{r4, lr}
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    3a72:	2200      	movs	r2, #0
{
    3a74:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    3a76:	2101      	movs	r1, #1
    3a78:	2005      	movs	r0, #5
    3a7a:	f7fd faad 	bl	fd8 <z_arm_irq_priority_set>
	irq_enable(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0);
    3a7e:	2005      	movs	r0, #5
    3a80:	f7fd fa9a 	bl	fb8 <arch_irq_enable>
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    3a84:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3a88:	2202      	movs	r2, #2
    3a8a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    3a8e:	2203      	movs	r2, #3
	list->head = NULL;
    3a90:	2000      	movs	r0, #0
    3a92:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	sys_slist_init(&((struct nrf_clock_control *)dev->driver_data)->list);
    3a96:	68a3      	ldr	r3, [r4, #8]
	list->tail = NULL;
    3a98:	e9c3 0000 	strd	r0, r0, [r3]
}
    3a9c:	bd10      	pop	{r4, pc}

00003a9e <clkstarted_handle>:
{
    3a9e:	b538      	push	{r3, r4, r5, lr}
	struct nrf_clock_control *data = dev->driver_data;
    3aa0:	6884      	ldr	r4, [r0, #8]
{
    3aa2:	4605      	mov	r5, r0
Z_GENLIST_IS_EMPTY(slist)
    3aa4:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    3aa6:	b12b      	cbz	r3, 3ab4 <clkstarted_handle+0x16>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3aa8:	6861      	ldr	r1, [r4, #4]
	return node->next;
    3aaa:	681a      	ldr	r2, [r3, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3aac:	428b      	cmp	r3, r1
	list->head = node;
    3aae:	6022      	str	r2, [r4, #0]
	list->tail = node;
    3ab0:	bf08      	it	eq
    3ab2:	6062      	streq	r2, [r4, #4]
	data->started = true;
    3ab4:	2201      	movs	r2, #1
    3ab6:	7262      	strb	r2, [r4, #9]
	while (node != NULL) {
    3ab8:	b903      	cbnz	r3, 3abc <clkstarted_handle+0x1e>
}
    3aba:	bd38      	pop	{r3, r4, r5, pc}
		async_data->cb(dev, async_data->user_data);
    3abc:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
    3ac0:	4628      	mov	r0, r5
    3ac2:	4790      	blx	r2
Z_GENLIST_IS_EMPTY(slist)
    3ac4:	6823      	ldr	r3, [r4, #0]
Z_GENLIST_GET(slist, snode)
    3ac6:	2b00      	cmp	r3, #0
    3ac8:	d0f7      	beq.n	3aba <clkstarted_handle+0x1c>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3aca:	6861      	ldr	r1, [r4, #4]
	return node->next;
    3acc:	681a      	ldr	r2, [r3, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3ace:	428b      	cmp	r3, r1
	list->head = node;
    3ad0:	6022      	str	r2, [r4, #0]
	list->tail = node;
    3ad2:	bf08      	it	eq
    3ad4:	6062      	streq	r2, [r4, #4]
    3ad6:	e7ef      	b.n	3ab8 <clkstarted_handle+0x1a>

00003ad8 <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    3ad8:	4770      	bx	lr

00003ada <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    3ada:	4770      	bx	lr

00003adc <spm_secure_services_init>:
	mbedtls_platform_context platform_ctx = {0};
    3adc:	2300      	movs	r3, #0
{
    3ade:	b507      	push	{r0, r1, r2, lr}
	mbedtls_platform_context platform_ctx = {0};
    3ae0:	a802      	add	r0, sp, #8
    3ae2:	f800 3d04 	strb.w	r3, [r0, #-4]!
	err = mbedtls_platform_setup(&platform_ctx);
    3ae6:	f7fe ff69 	bl	29bc <mbedtls_platform_setup>
}
    3aea:	b003      	add	sp, #12
    3aec:	f85d fb04 	ldr.w	pc, [sp], #4

00003af0 <__acle_se_spm_request_random_number>:
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    3af0:	2990      	cmp	r1, #144	; 0x90
{
    3af2:	b508      	push	{r3, lr}
    3af4:	4613      	mov	r3, r2
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    3af6:	d139      	bne.n	3b6c <__acle_se_spm_request_random_number+0x7c>
	err = mbedtls_hardware_poll(NULL, output, len, olen);
    3af8:	460a      	mov	r2, r1
    3afa:	4601      	mov	r1, r0
    3afc:	2000      	movs	r0, #0
    3afe:	f7fe ff69 	bl	29d4 <mbedtls_hardware_poll>
}
    3b02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    3b06:	4671      	mov	r1, lr
    3b08:	4672      	mov	r2, lr
    3b0a:	4673      	mov	r3, lr
    3b0c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    3b10:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    3b14:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    3b18:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    3b1c:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    3b20:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    3b24:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    3b28:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    3b2c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    3b30:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    3b34:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    3b38:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    3b3c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    3b40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    3b44:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    3b48:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    3b4c:	f38e 8c00 	msr	CPSR_fs, lr
    3b50:	b410      	push	{r4}
    3b52:	eef1 ca10 	vmrs	ip, fpscr
    3b56:	f64f 7460 	movw	r4, #65376	; 0xff60
    3b5a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    3b5e:	ea0c 0c04 	and.w	ip, ip, r4
    3b62:	eee1 ca10 	vmsr	fpscr, ip
    3b66:	bc10      	pop	{r4}
    3b68:	46f4      	mov	ip, lr
    3b6a:	4774      	bxns	lr
		return -EINVAL;
    3b6c:	f06f 0015 	mvn.w	r0, #21
    3b70:	e7c7      	b.n	3b02 <__acle_se_spm_request_random_number+0x12>

00003b72 <abort_function>:
{
    3b72:	e7fe      	b.n	3b72 <abort_function>

00003b74 <z_irq_spurious>:
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);
	z_arm_reserved();
    3b74:	f7fd ba98 	b.w	10a8 <z_arm_bus_fault>

00003b78 <irq_target_state_set>:
 * @param secure_state 1 if target state is Secure, 0 otherwise.
 *
 * @return N/A
 */
void irq_target_state_set(unsigned int irq, int secure_state)
{
    3b78:	b243      	sxtb	r3, r0
	if (secure_state) {
    3b7a:	b1a9      	cbz	r1, 3ba8 <irq_target_state_set+0x30>
  if ((int32_t)(IRQn) >= 0)
    3b7c:	2b00      	cmp	r3, #0
    3b7e:	db12      	blt.n	3ba6 <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    3b80:	2101      	movs	r1, #1
    3b82:	095b      	lsrs	r3, r3, #5
    3b84:	009b      	lsls	r3, r3, #2
    3b86:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3b8a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3b8e:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
    3b92:	f000 001f 	and.w	r0, r0, #31
    3b96:	fa01 f000 	lsl.w	r0, r1, r0
    3b9a:	ea22 0000 	bic.w	r0, r2, r0
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    3b9e:	f8c3 0280 	str.w	r0, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    3ba2:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
		/* Set target state to Non-Secure */
		if (NVIC_SetTargetState(irq) != 1) {
			__ASSERT(0, "NVIC SetTargetState error");
		}
	}
}
    3ba6:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    3ba8:	2b00      	cmp	r3, #0
    3baa:	dbfc      	blt.n	3ba6 <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    3bac:	2201      	movs	r2, #1
    3bae:	095b      	lsrs	r3, r3, #5
    3bb0:	009b      	lsls	r3, r3, #2
    3bb2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3bb6:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3bba:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    3bbe:	f000 001f 	and.w	r0, r0, #31
    3bc2:	fa02 f000 	lsl.w	r0, r2, r0
    3bc6:	4308      	orrs	r0, r1
    3bc8:	e7e9      	b.n	3b9e <irq_target_state_set+0x26>

00003bca <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    3bca:	f000 b904 	b.w	3dd6 <z_fatal_error>

00003bce <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    3bce:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    3bd0:	6800      	ldr	r0, [r0, #0]
    3bd2:	f000 b900 	b.w	3dd6 <z_fatal_error>

00003bd6 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    3bd6:	b508      	push	{r3, lr}
	handler();
    3bd8:	f7fd fa70 	bl	10bc <z_SysNmiOnReset>
	z_arm_exc_exit();
}
    3bdc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_exc_exit();
    3be0:	f7fd b988 	b.w	ef4 <z_arm_exc_exit>

00003be4 <z_arm_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    3be4:	b507      	push	{r0, r1, r2, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    3be6:	2100      	movs	r1, #0
    3be8:	a801      	add	r0, sp, #4
    3bea:	f7fd fd6f 	bl	16cc <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    3bee:	b003      	add	sp, #12
    3bf0:	f85d fb04 	ldr.w	pc, [sp], #4

00003bf4 <mpu_configure_region>:
{
    3bf4:	b530      	push	{r4, r5, lr}
    3bf6:	b085      	sub	sp, #20
	p_attr->rbar = attr->rbar &
    3bf8:	f89d 2008 	ldrb.w	r2, [sp, #8]
    3bfc:	890d      	ldrh	r5, [r1, #8]
	region_conf.base = new_region->start;
    3bfe:	680b      	ldr	r3, [r1, #0]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    3c00:	684c      	ldr	r4, [r1, #4]
	p_attr->mair_idx = attr->mair_idx;
    3c02:	8949      	ldrh	r1, [r1, #10]
	p_attr->rbar = attr->rbar &
    3c04:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    3c08:	f361 1247 	bfi	r2, r1, #5, #3
	region_conf.base = new_region->start;
    3c0c:	9300      	str	r3, [sp, #0]
    3c0e:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    3c12:	f023 031f 	bic.w	r3, r3, #31
    3c16:	1e62      	subs	r2, r4, #1
    3c18:	4413      	add	r3, r2
    3c1a:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1)) {
    3c1e:	280f      	cmp	r0, #15
    3c20:	9303      	str	r3, [sp, #12]
    3c22:	4604      	mov	r4, r0
    3c24:	d805      	bhi.n	3c32 <mpu_configure_region+0x3e>
	region_init(index, region_conf);
    3c26:	4669      	mov	r1, sp
    3c28:	f7fd fc08 	bl	143c <region_init>
}
    3c2c:	4620      	mov	r0, r4
    3c2e:	b005      	add	sp, #20
    3c30:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
    3c32:	f06f 0415 	mvn.w	r4, #21
	return region_allocate_and_init(index,
    3c36:	e7f9      	b.n	3c2c <mpu_configure_region+0x38>

00003c38 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    3c38:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(u32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    3c3c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3c40:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    3c42:	bf08      	it	eq
    3c44:	f06f 0015 	mvneq.w	r0, #21
    3c48:	4770      	bx	lr

00003c4a <strcmp>:
 *
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
    3c4a:	3801      	subs	r0, #1
    3c4c:	3901      	subs	r1, #1
	while ((*s1 == *s2) && (*s1 != '\0')) {
    3c4e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    3c52:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3c56:	4293      	cmp	r3, r2
    3c58:	d102      	bne.n	3c60 <strcmp+0x16>
    3c5a:	2b00      	cmp	r3, #0
    3c5c:	d1f7      	bne.n	3c4e <strcmp+0x4>
    3c5e:	461a      	mov	r2, r3
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    3c60:	1a98      	subs	r0, r3, r2
    3c62:	4770      	bx	lr

00003c64 <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    3c64:	1a43      	subs	r3, r0, r1
    3c66:	4293      	cmp	r3, r2
{
    3c68:	b510      	push	{r4, lr}
    3c6a:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    3c6e:	d308      	bcc.n	3c82 <memmove+0x1e>
	char *dest = d;
    3c70:	4602      	mov	r2, r0
    3c72:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    3c74:	429a      	cmp	r2, r3
    3c76:	d00b      	beq.n	3c90 <memmove+0x2c>
			*dest = *src;
    3c78:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    3c7c:	f802 4b01 	strb.w	r4, [r2], #1
    3c80:	e7f8      	b.n	3c74 <memmove+0x10>
    3c82:	440a      	add	r2, r1
			dest[n] = src[n];
    3c84:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    3c88:	428a      	cmp	r2, r1
			dest[n] = src[n];
    3c8a:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    3c8e:	d1f9      	bne.n	3c84 <memmove+0x20>
			n--;
		}
	}

	return d;
}
    3c90:	bd10      	pop	{r4, pc}

00003c92 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    3c92:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    3c94:	ea81 0400 	eor.w	r4, r1, r0
    3c98:	07a5      	lsls	r5, r4, #30
    3c9a:	4603      	mov	r3, r0
    3c9c:	d00b      	beq.n	3cb6 <memcpy+0x24>
    3c9e:	3b01      	subs	r3, #1
    3ca0:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    3ca2:	4291      	cmp	r1, r2
    3ca4:	d11d      	bne.n	3ce2 <memcpy+0x50>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    3ca8:	2a00      	cmp	r2, #0
    3caa:	d0fc      	beq.n	3ca6 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    3cac:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    3cb0:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    3cb2:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    3cb6:	079c      	lsls	r4, r3, #30
    3cb8:	d1f6      	bne.n	3ca8 <memcpy+0x16>
    3cba:	460c      	mov	r4, r1
    3cbc:	1f1d      	subs	r5, r3, #4
    3cbe:	188f      	adds	r7, r1, r2
		while (n >= sizeof(mem_word_t)) {
    3cc0:	1b3e      	subs	r6, r7, r4
    3cc2:	2e03      	cmp	r6, #3
    3cc4:	d808      	bhi.n	3cd8 <memcpy+0x46>
    3cc6:	f06f 0503 	mvn.w	r5, #3
    3cca:	0894      	lsrs	r4, r2, #2
    3ccc:	fb05 2204 	mla	r2, r5, r4, r2
    3cd0:	00a4      	lsls	r4, r4, #2
    3cd2:	4423      	add	r3, r4
    3cd4:	4421      	add	r1, r4
    3cd6:	e7e2      	b.n	3c9e <memcpy+0xc>
			*(d_word++) = *(s_word++);
    3cd8:	f854 6b04 	ldr.w	r6, [r4], #4
    3cdc:	f845 6f04 	str.w	r6, [r5, #4]!
    3ce0:	e7ee      	b.n	3cc0 <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    3ce2:	f811 4b01 	ldrb.w	r4, [r1], #1
    3ce6:	f803 4f01 	strb.w	r4, [r3, #1]!
    3cea:	e7da      	b.n	3ca2 <memcpy+0x10>

00003cec <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    3cec:	4603      	mov	r3, r0
{
    3cee:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned char c_byte = (unsigned char)c;
    3cf0:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    3cf2:	079c      	lsls	r4, r3, #30
    3cf4:	d10f      	bne.n	3d16 <memset+0x2a>
	c_word |= c_word << 16;
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    3cf6:	461d      	mov	r5, r3
	c_word |= c_word << 8;
    3cf8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    3cfc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    3d00:	189f      	adds	r7, r3, r2
	while (n >= sizeof(mem_word_t)) {
    3d02:	1b7e      	subs	r6, r7, r5
    3d04:	2e03      	cmp	r6, #3
    3d06:	d80c      	bhi.n	3d22 <memset+0x36>
    3d08:	0894      	lsrs	r4, r2, #2
    3d0a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3d0e:	4413      	add	r3, r2

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    3d10:	429c      	cmp	r4, r3
    3d12:	d109      	bne.n	3d28 <memset+0x3c>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (n == 0) {
    3d16:	2a00      	cmp	r2, #0
    3d18:	d0fc      	beq.n	3d14 <memset+0x28>
		*(d_byte++) = c_byte;
    3d1a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3d1e:	3a01      	subs	r2, #1
    3d20:	e7e7      	b.n	3cf2 <memset+0x6>
		*(d_word++) = c_word;
    3d22:	f845 4b04 	str.w	r4, [r5], #4
    3d26:	e7ec      	b.n	3d02 <memset+0x16>
		*(d_byte++) = c_byte;
    3d28:	f804 1b01 	strb.w	r1, [r4], #1
    3d2c:	e7f0      	b.n	3d10 <memset+0x24>

00003d2e <_stdout_hook_default>:
}
    3d2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3d32:	4770      	bx	lr

00003d34 <uarte_nrfx_config_get>:
{
    3d34:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    3d36:	6882      	ldr	r2, [r0, #8]
    3d38:	e892 0003 	ldmia.w	r2, {r0, r1}
    3d3c:	e883 0003 	stmia.w	r3, {r0, r1}
}
    3d40:	2000      	movs	r0, #0
    3d42:	4770      	bx	lr

00003d44 <uarte_nrfx_err_check>:
	return dev->config->config_info;
    3d44:	6803      	ldr	r3, [r0, #0]
	return config->uarte_regs;
    3d46:	689b      	ldr	r3, [r3, #8]
    3d48:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3d4a:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    3d4e:	b118      	cbz	r0, 3d58 <uarte_nrfx_err_check+0x14>
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    3d50:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    3d54:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    3d58:	4770      	bx	lr

00003d5a <uarte_nrfx_poll_in>:
	return dev->config->config_info;
    3d5a:	6803      	ldr	r3, [r0, #0]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    3d5c:	6882      	ldr	r2, [r0, #8]
	return config->uarte_regs;
    3d5e:	689b      	ldr	r3, [r3, #8]
    3d60:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3d62:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    3d66:	b138      	cbz	r0, 3d78 <uarte_nrfx_poll_in+0x1e>
	*c = data->rx_data;
    3d68:	7a12      	ldrb	r2, [r2, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d6a:	2000      	movs	r0, #0
    3d6c:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d6e:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d70:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d74:	601a      	str	r2, [r3, #0]
	return 0;
    3d76:	4770      	bx	lr
		return -1;
    3d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    3d7c:	4770      	bx	lr

00003d7e <uarte_nrfx_poll_out>:
{
    3d7e:	b082      	sub	sp, #8
    3d80:	aa02      	add	r2, sp, #8
    3d82:	f802 1d01 	strb.w	r1, [r2, #-1]!
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d86:	2100      	movs	r1, #0
	return dev->config->config_info;
    3d88:	6803      	ldr	r3, [r0, #0]
	return config->uarte_regs;
    3d8a:	689b      	ldr	r3, [r3, #8]
    3d8c:	681b      	ldr	r3, [r3, #0]
    3d8e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3d92:	f8c3 2544 	str.w	r2, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3d96:	2201      	movs	r2, #1
    3d98:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d9c:	609a      	str	r2, [r3, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3d9e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    3da2:	2900      	cmp	r1, #0
    3da4:	d0fb      	beq.n	3d9e <uarte_nrfx_poll_out+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3da6:	60da      	str	r2, [r3, #12]
}
    3da8:	b002      	add	sp, #8
    3daa:	4770      	bx	lr

00003dac <hw_cc310_init>:
#if CONFIG_HW_CC310

#include "nrf_cc310_platform.h"

static int hw_cc310_init(struct device *dev)
{
    3dac:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc310_platform_abort_init();
    3dae:	f7fd f80b 	bl	dc8 <nrf_cc310_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc310_platform_mutex_init();
    3db2:	f7fd f889 	bl	ec8 <nrf_cc310_platform_mutex_init>
	res = nrf_cc310_platform_init();
#else
	res = nrf_cc310_platform_init_no_rng();
#endif
	return res;
}
    3db6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc310_platform_init_no_rng();
    3dba:	f7fe bec3 	b.w	2b44 <nrf_cc310_platform_init_no_rng>

00003dbe <arch_system_halt>:
	__asm__ volatile(
    3dbe:	f04f 0220 	mov.w	r2, #32
    3dc2:	f3ef 8311 	mrs	r3, BASEPRI
    3dc6:	f382 8811 	msr	BASEPRI, r2
    3dca:	f3bf 8f6f 	isb	sy
    3dce:	e7fe      	b.n	3dce <arch_system_halt+0x10>

00003dd0 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    3dd0:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    3dd2:	f7ff fff4 	bl	3dbe <arch_system_halt>

00003dd6 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3dd6:	b570      	push	{r4, r5, r6, lr}
    3dd8:	4605      	mov	r5, r0
    3dda:	460e      	mov	r6, r1
	return z_impl_k_current_get();
    3ddc:	f7fe fb66 	bl	24ac <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    3de0:	4631      	mov	r1, r6
    3de2:	4604      	mov	r4, r0
    3de4:	4628      	mov	r0, r5
    3de6:	f7ff fff3 	bl	3dd0 <k_sys_fatal_error_handler>
	z_impl_k_thread_abort(thread);
    3dea:	4620      	mov	r0, r4
			}
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	k_thread_abort(thread);
}
    3dec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3df0:	f7fd bad4 	b.w	139c <z_impl_k_thread_abort>

00003df4 <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    3df4:	f7ff be71 	b.w	3ada <z_clock_idle_exit>

00003df8 <k_mem_slab_init>:
{
    3df8:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    3dfa:	2400      	movs	r4, #0
	slab->block_size = block_size;
    3dfc:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->free_list = NULL;
    3e00:	e9c0 4405 	strd	r4, r4, [r0, #20]
	slab->buffer = buffer;
    3e04:	6101      	str	r1, [r0, #16]
	for (j = 0U; j < slab->num_blocks; j++) {
    3e06:	42a3      	cmp	r3, r4
    3e08:	d102      	bne.n	3e10 <k_mem_slab_init+0x18>
	list->tail = (sys_dnode_t *)list;
    3e0a:	e9c0 0000 	strd	r0, r0, [r0]
}
    3e0e:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    3e10:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    3e12:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    3e14:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    3e16:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    3e18:	4411      	add	r1, r2
    3e1a:	e7f4      	b.n	3e06 <k_mem_slab_init+0xe>

00003e1c <z_impl_k_mutex_init>:
	mutex->owner = NULL;
    3e1c:	2300      	movs	r3, #0
    3e1e:	e9c0 0000 	strd	r0, r0, [r0]
	mutex->lock_count = 0U;
    3e22:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
    3e26:	4770      	bx	lr

00003e28 <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    3e28:	7b43      	ldrb	r3, [r0, #13]
    3e2a:	06db      	lsls	r3, r3, #27
    3e2c:	bf03      	ittte	eq
    3e2e:	6980      	ldreq	r0, [r0, #24]
    3e30:	fab0 f080 	clzeq	r0, r0
    3e34:	0940      	lsreq	r0, r0, #5
    3e36:	2000      	movne	r0, #0
}
    3e38:	4770      	bx	lr

00003e3a <z_unpend_thread_no_timeout>:
{
    3e3a:	b538      	push	{r3, r4, r5, lr}
    3e3c:	4604      	mov	r4, r0
    3e3e:	f04f 0320 	mov.w	r3, #32
    3e42:	f3ef 8511 	mrs	r5, BASEPRI
    3e46:	f383 8811 	msr	BASEPRI, r3
    3e4a:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3e4e:	4601      	mov	r1, r0
    3e50:	6880      	ldr	r0, [r0, #8]
    3e52:	f7fe f95d 	bl	2110 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3e56:	7b63      	ldrb	r3, [r4, #13]
    3e58:	f023 0302 	bic.w	r3, r3, #2
    3e5c:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    3e5e:	f385 8811 	msr	BASEPRI, r5
    3e62:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3e66:	2300      	movs	r3, #0
    3e68:	60a3      	str	r3, [r4, #8]
}
    3e6a:	bd38      	pop	{r3, r4, r5, pc}

00003e6c <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3e6c:	b921      	cbnz	r1, 3e78 <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3e6e:	f3ef 8005 	mrs	r0, IPSR
    3e72:	b908      	cbnz	r0, 3e78 <z_reschedule+0xc>
    3e74:	f7fd b84c 	b.w	f10 <arch_swap>
    3e78:	f381 8811 	msr	BASEPRI, r1
    3e7c:	f3bf 8f6f 	isb	sy
}
    3e80:	4770      	bx	lr

00003e82 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3e82:	4603      	mov	r3, r0
    3e84:	b920      	cbnz	r0, 3e90 <z_reschedule_irqlock+0xe>
    3e86:	f3ef 8205 	mrs	r2, IPSR
    3e8a:	b90a      	cbnz	r2, 3e90 <z_reschedule_irqlock+0xe>
    3e8c:	f7fd b840 	b.w	f10 <arch_swap>
    3e90:	f383 8811 	msr	BASEPRI, r3
    3e94:	f3bf 8f6f 	isb	sy
}
    3e98:	4770      	bx	lr

00003e9a <z_reschedule_unlocked>:
	__asm__ volatile(
    3e9a:	f04f 0320 	mov.w	r3, #32
    3e9e:	f3ef 8011 	mrs	r0, BASEPRI
    3ea2:	f383 8811 	msr	BASEPRI, r3
    3ea6:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    3eaa:	f7ff bfea 	b.w	3e82 <z_reschedule_irqlock>

00003eae <z_priq_dumb_best>:
	return list->head == list;
    3eae:	6803      	ldr	r3, [r0, #0]
}
    3eb0:	4298      	cmp	r0, r3
    3eb2:	bf14      	ite	ne
    3eb4:	4618      	movne	r0, r3
    3eb6:	2000      	moveq	r0, #0
    3eb8:	4770      	bx	lr

00003eba <z_thread_timeout>:
	if (th->base.pended_on != NULL) {
    3eba:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
    3ebe:	b570      	push	{r4, r5, r6, lr}
    3ec0:	4604      	mov	r4, r0
	struct k_thread *th = CONTAINER_OF(to, struct k_thread, base.timeout);
    3ec2:	f1a0 0518 	sub.w	r5, r0, #24
	if (th->base.pended_on != NULL) {
    3ec6:	b1cb      	cbz	r3, 3efc <z_thread_timeout+0x42>
    3ec8:	f04f 0320 	mov.w	r3, #32
    3ecc:	f3ef 8611 	mrs	r6, BASEPRI
    3ed0:	f383 8811 	msr	BASEPRI, r3
    3ed4:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3ed8:	4629      	mov	r1, r5
    3eda:	f850 0c10 	ldr.w	r0, [r0, #-16]
    3ede:	f7fe f917 	bl	2110 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3ee2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    3ee6:	f023 0302 	bic.w	r3, r3, #2
    3eea:	f804 3c0b 	strb.w	r3, [r4, #-11]
	__asm__ volatile(
    3eee:	f386 8811 	msr	BASEPRI, r6
    3ef2:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3ef6:	2300      	movs	r3, #0
    3ef8:	f844 3c10 	str.w	r3, [r4, #-16]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    3efc:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
    3f00:	4628      	mov	r0, r5
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    3f02:	f023 0314 	bic.w	r3, r3, #20
    3f06:	f804 3c0b 	strb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
    3f0a:	f7ff ff8d 	bl	3e28 <z_is_thread_ready>
    3f0e:	b120      	cbz	r0, 3f1a <z_thread_timeout+0x60>
		z_add_thread_to_ready_q(thread);
    3f10:	4628      	mov	r0, r5
}
    3f12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3f16:	f7fe b94b 	b.w	21b0 <z_add_thread_to_ready_q>
    3f1a:	bd70      	pop	{r4, r5, r6, pc}

00003f1c <z_unpend_first_thread>:
{
    3f1c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3f1e:	f04f 0320 	mov.w	r3, #32
    3f22:	f3ef 8211 	mrs	r2, BASEPRI
    3f26:	f383 8811 	msr	BASEPRI, r3
    3f2a:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    3f2e:	f7ff ffbe 	bl	3eae <z_priq_dumb_best>
    3f32:	4604      	mov	r4, r0
	__asm__ volatile(
    3f34:	f382 8811 	msr	BASEPRI, r2
    3f38:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    3f3c:	b1c8      	cbz	r0, 3f72 <z_unpend_first_thread+0x56>
	__asm__ volatile(
    3f3e:	f04f 0320 	mov.w	r3, #32
    3f42:	f3ef 8511 	mrs	r5, BASEPRI
    3f46:	f383 8811 	msr	BASEPRI, r3
    3f4a:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3f4e:	4601      	mov	r1, r0
    3f50:	6880      	ldr	r0, [r0, #8]
    3f52:	f7fe f8dd 	bl	2110 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3f56:	7b63      	ldrb	r3, [r4, #13]
    3f58:	f023 0302 	bic.w	r3, r3, #2
    3f5c:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    3f5e:	f385 8811 	msr	BASEPRI, r5
    3f62:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3f66:	2300      	movs	r3, #0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    3f68:	f104 0018 	add.w	r0, r4, #24
    3f6c:	60a3      	str	r3, [r4, #8]
    3f6e:	f000 f839 	bl	3fe4 <z_abort_timeout>
}
    3f72:	4620      	mov	r0, r4
    3f74:	bd38      	pop	{r3, r4, r5, pc}

00003f76 <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    3f76:	7b43      	ldrb	r3, [r0, #13]
    3f78:	06db      	lsls	r3, r3, #27
    3f7a:	bf03      	ittte	eq
    3f7c:	6980      	ldreq	r0, [r0, #24]
    3f7e:	fab0 f080 	clzeq	r0, r0
    3f82:	0940      	lsreq	r0, r0, #5
    3f84:	2000      	movne	r0, #0
}
    3f86:	4770      	bx	lr

00003f88 <z_new_thread_init>:
{
    3f88:	b510      	push	{r4, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
    3f8a:	9c02      	ldr	r4, [sp, #8]
	thread_base->thread_state = (u8_t)initial_state;

	thread_base->prio = priority;
    3f8c:	7383      	strb	r3, [r0, #14]
	thread_base->user_options = (u8_t)options;
    3f8e:	7304      	strb	r4, [r0, #12]

	thread_base->sched_locked = 0U;
    3f90:	2300      	movs	r3, #0
	thread_base->thread_state = (u8_t)initial_state;
    3f92:	2404      	movs	r4, #4
	thread_base->sched_locked = 0U;
    3f94:	73c3      	strb	r3, [r0, #15]
	thread_base->thread_state = (u8_t)initial_state;
    3f96:	7344      	strb	r4, [r0, #13]
	node->prev = NULL;
    3f98:	e9c0 3306 	strd	r3, r3, [r0, #24]
	thread->fn_abort = NULL;
    3f9c:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
	thread->stack_info.size = (u32_t)stackSize;
    3fa0:	e9c0 1216 	strd	r1, r2, [r0, #88]	; 0x58
}
    3fa4:	bd10      	pop	{r4, pc}

00003fa6 <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    3fa6:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
    3fa8:	b510      	push	{r4, lr}
    3faa:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    3fac:	b103      	cbz	r3, 3fb0 <z_thread_single_abort+0xa>
		thread->fn_abort();
    3fae:	4798      	blx	r3
	if (z_is_thread_ready(thread)) {
    3fb0:	4620      	mov	r0, r4
    3fb2:	f7ff ffe0 	bl	3f76 <z_is_thread_ready>
    3fb6:	b138      	cbz	r0, 3fc8 <z_thread_single_abort+0x22>
		z_remove_thread_from_ready_q(thread);
    3fb8:	4620      	mov	r0, r4
    3fba:	f7fe f9ab 	bl	2314 <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_DEAD;
    3fbe:	7b63      	ldrb	r3, [r4, #13]
    3fc0:	f043 0308 	orr.w	r3, r3, #8
    3fc4:	7363      	strb	r3, [r4, #13]
}
    3fc6:	bd10      	pop	{r4, pc}
		if (z_is_thread_pending(thread)) {
    3fc8:	7b63      	ldrb	r3, [r4, #13]
    3fca:	079b      	lsls	r3, r3, #30
    3fcc:	d502      	bpl.n	3fd4 <z_thread_single_abort+0x2e>
			z_unpend_thread_no_timeout(thread);
    3fce:	4620      	mov	r0, r4
    3fd0:	f7ff ff33 	bl	3e3a <z_unpend_thread_no_timeout>
		if (z_is_thread_timeout_active(thread)) {
    3fd4:	69a3      	ldr	r3, [r4, #24]
    3fd6:	2b00      	cmp	r3, #0
    3fd8:	d0f1      	beq.n	3fbe <z_thread_single_abort+0x18>
    3fda:	f104 0018 	add.w	r0, r4, #24
    3fde:	f000 f801 	bl	3fe4 <z_abort_timeout>
    3fe2:	e7ec      	b.n	3fbe <z_thread_single_abort+0x18>

00003fe4 <z_abort_timeout>:
{
    3fe4:	b510      	push	{r4, lr}
	__asm__ volatile(
    3fe6:	f04f 0220 	mov.w	r2, #32
    3fea:	f3ef 8411 	mrs	r4, BASEPRI
    3fee:	f382 8811 	msr	BASEPRI, r2
    3ff2:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    3ff6:	6803      	ldr	r3, [r0, #0]
    3ff8:	b13b      	cbz	r3, 400a <z_abort_timeout+0x26>
			remove_timeout(to);
    3ffa:	f7fe faff 	bl	25fc <remove_timeout>
			ret = 0;
    3ffe:	2000      	movs	r0, #0
	__asm__ volatile(
    4000:	f384 8811 	msr	BASEPRI, r4
    4004:	f3bf 8f6f 	isb	sy
}
    4008:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    400a:	f06f 0015 	mvn.w	r0, #21
    400e:	e7f7      	b.n	4000 <z_abort_timeout+0x1c>

00004010 <z_get_next_timeout_expiry>:
{
    4010:	b510      	push	{r4, lr}
	__asm__ volatile(
    4012:	f04f 0320 	mov.w	r3, #32
    4016:	f3ef 8411 	mrs	r4, BASEPRI
    401a:	f383 8811 	msr	BASEPRI, r3
    401e:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    4022:	f7fe fb01 	bl	2628 <next_timeout>
	__asm__ volatile(
    4026:	f384 8811 	msr	BASEPRI, r4
    402a:	f3bf 8f6f 	isb	sy
}
    402e:	bd10      	pop	{r4, pc}

00004030 <z_set_timeout_expiry>:
{
    4030:	b570      	push	{r4, r5, r6, lr}
    4032:	4604      	mov	r4, r0
    4034:	460e      	mov	r6, r1
	__asm__ volatile(
    4036:	f04f 0320 	mov.w	r3, #32
    403a:	f3ef 8511 	mrs	r5, BASEPRI
    403e:	f383 8811 	msr	BASEPRI, r3
    4042:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
    4046:	f7fe faef 	bl	2628 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    404a:	2801      	cmp	r0, #1
    404c:	dd05      	ble.n	405a <z_set_timeout_expiry+0x2a>
    404e:	42a0      	cmp	r0, r4
    4050:	dd03      	ble.n	405a <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
    4052:	4631      	mov	r1, r6
    4054:	4620      	mov	r0, r4
    4056:	f7fc fbcf 	bl	7f8 <z_clock_set_timeout>
	__asm__ volatile(
    405a:	f385 8811 	msr	BASEPRI, r5
    405e:	f3bf 8f6f 	isb	sy
}
    4062:	bd70      	pop	{r4, r5, r6, pc}

00004064 <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
    4064:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

00004b60 <spm_request_read-0x3480>:
	...

00007fe0 <spm_request_read>:
    7fe0:	e97f e97f 	sg
    7fe4:	f7f8 be1a 	b.w	c1c <__acle_se_spm_request_read>

00007fe8 <spm_firmware_info>:
    7fe8:	e97f e97f 	sg
    7fec:	f7f8 be6e 	b.w	ccc <__acle_se_spm_firmware_info>

00007ff0 <spm_request_random_number>:
    7ff0:	e97f e97f 	sg
    7ff4:	f7fb bd7c 	b.w	3af0 <__acle_se_spm_request_random_number>
	...
