

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Jan 21 09:50:11 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        filterSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.107|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  52665|  52665|  52665|  52665|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  52664|  52664|       232|          -|          -|   227|    no    |
        | + loop_width  |    229|    229|         4|          1|          1|   227|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      0|       0|     564|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      78|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      28|
|Register         |        0|      -|     429|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      2|     429|     734|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |image_filter_mux_hbi_U54  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U55  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U56  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U57  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U58  |image_filter_mux_hbi  |        0|      0|  0|  13|
    |image_filter_mux_hbi_U59  |image_filter_mux_hbi  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |image_filter_mac_pcA_U60  |image_filter_mac_pcA  | i0 + i1 * i2 |
    |image_filter_mac_qcK_U61  |image_filter_mac_qcK  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|   225|    8|     1|         1800|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|   225|    8|     1|         1800|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|   225|    8|     1|         1800|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|   675|   24|     3|         5400|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_50_1_2_fu_1135_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_50_1_fu_1110_p2                |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_1_fu_1036_p2              |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_fu_1023_p2                |     *    |      0|  0|  41|           2|           8|
    |ImagLoc_x_fu_678_p2                |     +    |      0|  0|   9|           2|           9|
    |i_V_fu_364_p2                      |     +    |      0|  0|   8|           8|           1|
    |j_V_fu_656_p2                      |     +    |      0|  0|   8|           8|           1|
    |p_Val2_1_fu_1205_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1159_p2                |     +    |      0|  0|   8|          12|          12|
    |p_assign_6_1_fu_496_p2             |     +    |      0|  0|   9|           3|           9|
    |p_assign_6_2_fu_522_p2             |     +    |      0|  0|   9|           3|           9|
    |sum_V_1_1_fu_1126_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_1150_p2                    |     +    |      0|  0|   8|          12|          12|
    |tmp4_fu_1059_p2                    |     +    |      0|  0|  11|          11|          11|
    |tmp5_fu_1049_p2                    |     +    |      0|  0|  10|          10|          10|
    |tmp6_fu_1173_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp7_fu_1201_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp8_fu_1065_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_31_fu_608_p2                   |     +    |      0|  0|   3|           1|           2|
    |tmp_38_fu_1144_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_42_cast_fu_426_p2              |     +    |      0|  0|   3|           2|           2|
    |tmp_7_fu_420_p2                    |     +    |      0|  0|   9|           2|           9|
    |col_assign_3_t_fu_837_p2           |     -    |      0|  0|   3|           1|           2|
    |p_assign_1_fu_722_p2               |     -    |      0|  0|   9|           1|           9|
    |p_assign_2_fu_750_p2               |     -    |      0|  0|  10|           9|          10|
    |p_assign_7_fu_466_p2               |     -    |      0|  0|   9|           1|           9|
    |p_assign_8_fu_490_p2               |     -    |      0|  0|   3|           1|           2|
    |r_V_s_fu_1005_p2                   |     -    |      0|  0|   9|           1|           9|
    |row_assign_10_0_t_fu_564_p2        |     -    |      0|  0|   3|           1|           2|
    |row_assign_10_1_t_fu_602_p2        |     -    |      0|  0|   3|           1|           2|
    |row_assign_10_2_t_fu_640_p2        |     -    |      0|  0|   3|           1|           2|
    |tmp_62_fu_576_p2                   |     -    |      0|  0|   4|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter3   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_969                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op159_read_state4     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op160_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op162_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op168_store_state4    |    and   |      0|  0|   1|           1|           1|
    |or_cond_i496_i_fu_452_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_814_p2                |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_708_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_1220_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_780_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond460_i_fu_650_p2            |   icmp   |      0|  0|   4|           8|           6|
    |exitcond461_i_fu_358_p2            |   icmp   |      0|  0|   4|           8|           6|
    |icmp2_fu_672_p2                    |   icmp   |      0|  0|   3|           7|           1|
    |icmp_fu_392_p2                     |   icmp   |      0|  0|   3|           7|           1|
    |not_i_i_fu_1215_p2                 |   icmp   |      0|  0|   2|           4|           1|
    |tmp_10_fu_446_p2                   |   icmp   |      0|  0|   5|           9|           8|
    |tmp_13_fu_484_p2                   |   icmp   |      0|  0|   5|           9|           8|
    |tmp_18_fu_702_p2                   |   icmp   |      0|  0|   5|           9|           8|
    |tmp_20_fu_744_p2                   |   icmp   |      0|  0|   5|           9|           8|
    |tmp_2_fu_398_p2                    |   icmp   |      0|  0|   4|           8|           1|
    |tmp_328_1_fu_404_p2                |   icmp   |      0|  0|   4|           8|           1|
    |tmp_3_fu_410_p2                    |   icmp   |      0|  0|   4|           8|           6|
    |tmp_s_fu_370_p2                    |   icmp   |      0|  0|   4|           8|           6|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_802_p2                  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_774_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_1_i_i_fu_1234_p2               |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_854_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_873_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_892_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_756_p3               |  select  |      0|  0|  10|           1|          10|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i_cast_fu_1226_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_fu_472_p3              |  select  |      0|  0|   9|           1|           9|
    |p_p2_i497_i_p_assign_8_fu_548_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_728_p3                 |  select  |      0|  0|   9|           1|           9|
    |src_kernel_win_0_va_23_fu_946_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_964_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_982_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_594_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_33_fu_632_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_36_fu_586_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_37_fu_624_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_786_p3                        |  select  |      0|  0|  11|           1|          11|
    |y_fu_556_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_696_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_440_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_18_not_fu_768_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_27_fu_570_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_284_0_not_fu_376_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_64_fu_614_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_i_i_fu_1210_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 564|         307|         426|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_enable_reg_pp0_iter2    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_2_reg_319              |   3|          2|    8|         16|
    |t_V_reg_308                |   3|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  28|         23|   37|         93|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |brmerge_reg_1440                 |   1|   0|    1|          0|
    |exitcond460_i_reg_1422           |   1|   0|    1|          0|
    |i_V_reg_1373                     |   8|   0|    8|          0|
    |icmp_reg_1387                    |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1447      |   8|   0|    8|          0|
    |k_buf_0_val_4_addr_reg_1453      |   8|   0|    8|          0|
    |k_buf_0_val_5_addr_reg_1459      |   8|   0|    8|          0|
    |or_cond_i_i_reg_1431             |   1|   0|    1|          0|
    |or_cond_i_reg_1465               |   1|   0|    1|          0|
    |p_Result_s_reg_1500              |   1|   0|    1|          0|
    |right_border_buf_0_14_fu_174     |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_178     |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_182     |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_186     |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_190     |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_170      |   8|   0|    8|          0|
    |row_assign_10_0_t_reg_1407       |   2|   0|    2|          0|
    |row_assign_10_1_t_reg_1412       |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1417       |   2|   0|    2|          0|
    |src_kernel_win_0_va_18_fu_150    |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_154    |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_158    |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_162    |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_166    |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1469  |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_1475  |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_146       |   8|   0|    8|          0|
    |sum_V_0_1_reg_1480               |  11|   0|   11|          0|
    |t_V_2_reg_319                    |   8|   0|    8|          0|
    |t_V_reg_308                      |   8|   0|    8|          0|
    |tmp4_reg_1490                    |  11|   0|   11|          0|
    |tmp6_reg_1506                    |   8|   0|    8|          0|
    |tmp8_reg_1495                    |   8|   0|    8|          0|
    |tmp8_reg_1495_pp0_iter2_reg      |   8|   0|    8|          0|
    |tmp_284_0_not_reg_1382           |   1|   0|    1|          0|
    |tmp_2_reg_1392                   |   1|   0|    1|          0|
    |tmp_328_1_reg_1396               |   1|   0|    1|          0|
    |tmp_369_0_1_cast_reg_1339        |  10|   0|   10|          0|
    |tmp_369_0_2_cast_reg_1344        |  10|   0|   10|          0|
    |tmp_369_1_2_cast_reg_1354        |   4|   0|   12|          8|
    |tmp_369_1_cast_reg_1349          |  11|   0|   11|          0|
    |tmp_369_2_1_cast_reg_1364        |   3|   0|   11|          8|
    |tmp_369_2_cast_reg_1359          |  10|   0|   10|          0|
    |tmp_39_reg_1511                  |   4|   0|    4|          0|
    |tmp_3_reg_1400                   |   1|   0|    1|          0|
    |tmp_69_reg_1435                  |   2|   0|    2|          0|
    |tmp_75_reg_1485                  |   8|   0|    8|          0|
    |tmp_75_reg_1485_pp0_iter2_reg    |   8|   0|    8|          0|
    |tmp_s_reg_1378                   |   1|   0|    1|          0|
    |exitcond460_i_reg_1422           |  64|  32|    1|          0|
    |or_cond_i_reg_1465               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 429|  64|  319|         16|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

