#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x246eba0 .scope module, "spiMemory" "spiMemory" 2 9;
 .timescale -9 -12;
P_0x247fec8 .param/l "counterwidth" 2 46, +C4<0101>;
P_0x247fef0 .param/l "size" 2 18, +C4<01000>;
L_0x24a4b50 .functor BUFIF1 1, v0x24a0bb0_0, v0x24a11b0_0, C4<0>, C4<0>;
v0x24a3620_0 .net "ADDR_WE", 0 0, v0x24a0ef0_0; 1 drivers
v0x24a3710_0 .net "ChipSel", 0 0, v0x24a2350_0; 1 drivers
v0x24a37e0_0 .net "DM_WE", 0 0, v0x24a10d0_0; 1 drivers
v0x24a38b0_0 .net "MISO", 0 0, L_0x24a4890; 1 drivers
v0x24a3980_0 .net "MISO_BUFE", 0 0, v0x24a11b0_0; 1 drivers
v0x24a3a00_0 .net "MISO_PreBuff", 0 0, v0x24a0bb0_0; 1 drivers
v0x24a3a80_0 .net "MOSI", 0 0, v0x24a3160_0; 1 drivers
v0x24a3b50_0 .net "SCLKEdge", 0 0, v0x24a2c90_0; 1 drivers
v0x24a3c20_0 .net "SR_WE", 0 0, v0x24a12f0_0; 1 drivers
v0x24a3cf0_0 .net "address", 6 0, v0x24a18e0_0; 1 drivers
v0x24a3dd0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x24a1c00_0 .net "conditioned1", 0 0, v0x24a2a20_0; 1 drivers
v0x24a3fd0_0 .var "counter", 4 0;
v0x24a4050_0 .net "cs_pin", 0 0, C4<z>; 0 drivers
v0x24a4150_0 .net "dataMemOut", 7 0, v0x24a06b0_0; 1 drivers
v0x24a4220_0 .net "leds", 3 0, C4<zzzz>; 0 drivers
v0x24a40d0_0 .net8 "miso_pin", 0 0, L_0x24a4b50; 1 drivers, strength-aware
v0x24a4330_0 .net "mosi_pin", 0 0, C4<z>; 0 drivers
v0x24a42a0_0 .net "negativeedge0", 0 0, v0x24a3260_0; 1 drivers
v0x24a4450_0 .net "negativeedge1", 0 0, v0x24a2b60_0; 1 drivers
v0x24a4580_0 .net "negativeedge2", 0 0, v0x24a2480_0; 1 drivers
v0x24a4600_0 .net "positiveedge0", 0 0, v0x24a33b0_0; 1 drivers
v0x24a44d0_0 .net "positiveedge2", 0 0, v0x24a25b0_0; 1 drivers
v0x24a4740_0 .net "sclk_pin", 0 0, C4<z>; 0 drivers
v0x24a4680_0 .net "shiftRegOutP", 7 0, L_0x24a3d70; 1 drivers
L_0x24a4980 .part L_0x24a3d70, 1, 7;
L_0x24a4ab0 .part L_0x24a3d70, 0, 1;
S_0x24a2f10 .scope module, "serialInCond" "inputconditioner" 2 49, 3 9, S_0x246eba0;
 .timescale -9 -12;
P_0x24a3008 .param/l "counterwidth" 3 18, +C4<011>;
P_0x24a3030 .param/l "waittime" 3 19, +C4<011>;
v0x24a30e0_0 .alias "clk", 0 0, v0x24a3dd0_0;
v0x24a3160_0 .var "conditioned", 0 0;
v0x24a31e0_0 .var "counter", 2 0;
v0x24a3260_0 .var "negativeedge", 0 0;
v0x24a3310_0 .alias "noisysignal", 0 0, v0x24a4330_0;
v0x24a33b0_0 .var "positiveedge", 0 0;
v0x24a3490_0 .var "synchronizer0", 0 0;
v0x24a3530_0 .var "synchronizer1", 0 0;
S_0x24a27b0 .scope module, "SCLKCond" "inputconditioner" 2 51, 3 9, S_0x246eba0;
 .timescale -9 -12;
P_0x24a28a8 .param/l "counterwidth" 3 18, +C4<011>;
P_0x24a28d0 .param/l "waittime" 3 19, +C4<011>;
v0x24a29a0_0 .alias "clk", 0 0, v0x24a3dd0_0;
v0x24a2a20_0 .var "conditioned", 0 0;
v0x24a2ac0_0 .var "counter", 2 0;
v0x24a2b60_0 .var "negativeedge", 0 0;
v0x24a2c10_0 .alias "noisysignal", 0 0, v0x24a4740_0;
v0x24a2c90_0 .var "positiveedge", 0 0;
v0x24a2da0_0 .var "synchronizer0", 0 0;
v0x24a2e20_0 .var "synchronizer1", 0 0;
S_0x24a2140 .scope module, "ChipSelCond" "inputconditioner" 2 53, 3 9, S_0x246eba0;
 .timescale -9 -12;
P_0x24a2238 .param/l "counterwidth" 3 18, +C4<011>;
P_0x24a2260 .param/l "waittime" 3 19, +C4<011>;
v0x24a22d0_0 .alias "clk", 0 0, v0x24a3dd0_0;
v0x24a2350_0 .var "conditioned", 0 0;
v0x24a2400_0 .var "counter", 2 0;
v0x24a2480_0 .var "negativeedge", 0 0;
v0x24a2530_0 .alias "noisysignal", 0 0, v0x24a4050_0;
v0x24a25b0_0 .var "positiveedge", 0 0;
v0x24a2670_0 .var "synchronizer0", 0 0;
v0x24a2710_0 .var "synchronizer1", 0 0;
S_0x24a1a10 .scope module, "SPIShift" "shiftregister" 2 56, 4 9, S_0x246eba0;
 .timescale -9 -12;
P_0x24a1b08 .param/l "width" 4 10, +C4<01000>;
L_0x24a3d70 .functor BUFZ 8, v0x24a20c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x24a1b80_0 .alias "clk", 0 0, v0x24a3dd0_0;
v0x24a1c90_0 .alias "parallelDataIn", 7 0, v0x24a4150_0;
v0x24a1d40_0 .alias "parallelDataOut", 7 0, v0x24a4680_0;
v0x24a1df0_0 .alias "parallelLoad", 0 0, v0x24a3c20_0;
v0x24a1ed0_0 .alias "peripheralClkEdge", 0 0, v0x24a3b50_0;
v0x24a1f80_0 .alias "serialDataIn", 0 0, v0x24a3a80_0;
v0x24a2040_0 .alias "serialDataOut", 0 0, v0x24a38b0_0;
v0x24a20c0_0 .var "shiftregistermem", 7 0;
L_0x24a4890 .part v0x24a20c0_0, 7, 1;
S_0x24a1650 .scope module, "DFFAddr" "dffADDR" 2 58, 2 85, S_0x246eba0;
 .timescale -9 -12;
P_0x24a12b8 .param/l "W" 2 85, +C4<0111>;
v0x24a17c0_0 .net "d", 6 0, L_0x24a4980; 1 drivers
v0x24a1860_0 .alias "enable", 0 0, v0x24a3620_0;
v0x24a18e0_0 .var "q", 6 0;
v0x24a1960_0 .alias "trigger", 0 0, v0x24a3dd0_0;
S_0x24a0d00 .scope module, "SPIFSM" "FSM" 2 60, 5 8, S_0x246eba0;
 .timescale -9 -12;
P_0x24a0df8 .param/l "counterwidth" 5 23, +C4<0101>;
P_0x24a0e20 .param/l "width" 5 22, +C4<01000>;
v0x24a0ef0_0 .var "ADDR_WE", 0 0;
v0x24a0f90_0 .var "CSWire", 0 0;
v0x24a1030_0 .alias "ChipSelCond", 0 0, v0x24a3710_0;
v0x24a10d0_0 .var "DM_WE", 0 0;
v0x24a11b0_0 .var "MISO_BUFE", 0 0;
v0x24a1230_0 .alias "SCLKEdge", 0 0, v0x24a3b50_0;
v0x24a12f0_0 .var "SR_WE", 0 0;
v0x24a1390_0 .alias "clk", 0 0, v0x24a3dd0_0;
v0x24a14b0_0 .var "counter", 4 0;
v0x24a1550_0 .net "shiftRegOutPZero", 0 0, L_0x24a4ab0; 1 drivers
S_0x24a08c0 .scope module, "DFFMISO" "dff" 2 62, 2 71, S_0x246eba0;
 .timescale -9 -12;
P_0x24a09b8 .param/l "W" 2 71, +C4<01>;
v0x24a0a70_0 .alias "d", 0 0, v0x24a38b0_0;
v0x24a0b10_0 .alias "enable", 0 0, v0x24a4450_0;
v0x24a0bb0_0 .var "q", 0 0;
v0x24a0c50_0 .alias "trigger", 0 0, v0x24a3dd0_0;
S_0x246c550 .scope module, "data" "datamemory" 2 64, 6 8, S_0x246eba0;
 .timescale -9 -12;
P_0x2478198 .param/l "addresswidth" 6 10, +C4<0111>;
P_0x24781c0 .param/l "depth" 6 11, +C4<010000000>;
P_0x24781e8 .param/l "width" 6 12, +C4<01000>;
v0x247ec40_0 .alias "address", 6 0, v0x24a3cf0_0;
v0x24a0570_0 .alias "clk", 0 0, v0x24a3dd0_0;
v0x24a0610_0 .alias "dataIn", 7 0, v0x24a4680_0;
v0x24a06b0_0 .var "dataOut", 7 0;
v0x24a0760 .array "memory", 0 127, 7 0;
v0x24a07e0_0 .alias "writeEnable", 0 0, v0x24a37e0_0;
E_0x2467030 .event posedge, v0x24a0570_0;
    .scope S_0x24a2f10;
T_0 ;
    %set/v v0x24a31e0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x24a2f10;
T_1 ;
    %set/v v0x24a3490_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x24a2f10;
T_2 ;
    %set/v v0x24a3530_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x24a2f10;
T_3 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a3160_0, 1;
    %load/v 9, v0x24a3530_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a31e0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x24a31e0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a31e0_0, 0, 0;
    %load/v 8, v0x24a3530_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a3160_0, 0, 8;
    %load/v 8, v0x24a3160_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x24a3530_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a33b0_0, 0, 1;
T_3.4 ;
    %load/v 8, v0x24a3160_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x24a3530_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a3260_0, 0, 1;
T_3.6 ;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x24a31e0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a31e0_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %load/v 8, v0x24a33b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a33b0_0, 0, 0;
T_3.8 ;
    %load/v 8, v0x24a3260_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a3260_0, 0, 0;
T_3.10 ;
    %load/v 8, v0x24a3310_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a3490_0, 0, 8;
    %load/v 8, v0x24a3490_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a3530_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x24a27b0;
T_4 ;
    %set/v v0x24a2ac0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x24a27b0;
T_5 ;
    %set/v v0x24a2da0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x24a27b0;
T_6 ;
    %set/v v0x24a2e20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x24a27b0;
T_7 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a2a20_0, 1;
    %load/v 9, v0x24a2e20_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_7.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a2ac0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x24a2ac0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_7.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a2ac0_0, 0, 0;
    %load/v 8, v0x24a2e20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2a20_0, 0, 8;
    %load/v 8, v0x24a2a20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x24a2e20_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2c90_0, 0, 1;
T_7.4 ;
    %load/v 8, v0x24a2a20_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x24a2e20_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2b60_0, 0, 1;
T_7.6 ;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x24a2ac0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a2ac0_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %load/v 8, v0x24a2c90_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2c90_0, 0, 0;
T_7.8 ;
    %load/v 8, v0x24a2b60_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2b60_0, 0, 0;
T_7.10 ;
    %load/v 8, v0x24a2c10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2da0_0, 0, 8;
    %load/v 8, v0x24a2da0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2e20_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x24a2140;
T_8 ;
    %set/v v0x24a2400_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x24a2140;
T_9 ;
    %set/v v0x24a2670_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x24a2140;
T_10 ;
    %set/v v0x24a2710_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x24a2140;
T_11 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a2350_0, 1;
    %load/v 9, v0x24a2710_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a2400_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x24a2400_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_11.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a2400_0, 0, 0;
    %load/v 8, v0x24a2710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2350_0, 0, 8;
    %load/v 8, v0x24a2350_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x24a2710_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a25b0_0, 0, 1;
T_11.4 ;
    %load/v 8, v0x24a2350_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x24a2710_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2480_0, 0, 1;
T_11.6 ;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x24a2400_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24a2400_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %load/v 8, v0x24a25b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a25b0_0, 0, 0;
T_11.8 ;
    %load/v 8, v0x24a2480_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2480_0, 0, 0;
T_11.10 ;
    %load/v 8, v0x24a2530_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2670_0, 0, 8;
    %load/v 8, v0x24a2670_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2710_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x24a1a10;
T_12 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a1df0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.0, 4;
    %load/v 8, v0x24a1c90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x24a20c0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x24a1df0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/v 8, v0x24a1ed0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.4, 4;
    %load/v 8, v0x24a1f80_0, 1;
    %load/v 9, v0x24a20c0_0, 7; Select 7 out of 8 bits
    %ix/load 0, 8, 0;
    %assign/v0 v0x24a20c0_0, 0, 8;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x24a1650;
T_13 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a1860_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0x24a17c0_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x24a18e0_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x24a0d00;
T_14 ;
    %set/v v0x24a14b0_0, 0, 5;
    %end;
    .thread T_14;
    .scope S_0x24a0d00;
T_15 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a1230_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x24a1030_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/v 8, v0x24a14b0_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %ix/load 0, 5, 0;
    %assign/v0 v0x24a14b0_0, 0, 8;
    %load/v 8, v0x24a14b0_0, 5;
    %mov 13, 0, 2;
   %cmpi/u 8, 6, 7;
    %or 5, 4, 1;
    %jmp/0xz  T_15.4, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a0ef0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v0x24a14b0_0, 5;
    %mov 13, 0, 2;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_15.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a0ef0_0, 0, 0;
    %load/v 8, v0x24a1550_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a10d0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/v 8, v0x24a1550_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a12f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a11b0_0, 0, 1;
T_15.10 ;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %movi 8, 7, 7;
    %load/v 15, v0x24a14b0_0, 5;
    %mov 20, 0, 2;
    %cmp/u 8, 15, 7;
    %jmp/0xz  T_15.12, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a0ef0_0, 0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/v 8, v0x24a14b0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_15.14, 4;
    %ix/load 0, 5, 0;
    %assign/v0 v0x24a14b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a0f90_0, 0, 1;
T_15.14 ;
T_15.13 ;
T_15.7 ;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x24a1030_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.16, 4;
    %ix/load 0, 5, 0;
    %assign/v0 v0x24a14b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a10d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a0ef0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a12f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a11b0_0, 0, 0;
T_15.16 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x24a08c0;
T_16 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a0b10_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x24a0a70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a0bb0_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x246c550;
T_17 ;
    %wait E_0x2467030;
    %load/v 8, v0x24a07e0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x24a0610_0, 8;
    %ix/getv 3, v0x247ec40_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x24a0760, 0, 8;
t_0 ;
T_17.0 ;
    %ix/getv 3, v0x247ec40_0;
    %load/av 8, v0x24a0760, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x24a06b0_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_0x246eba0;
T_18 ;
    %set/v v0x24a3fd0_0, 0, 5;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "spimemory.v";
    "./inputconditioner.v";
    "./shiftregister.v";
    "./FSM.v";
    "./datamemory.v";
