Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 30 20:25:55 2023
| Host         : DESKTOP-NOHGJAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file circuito_timing_summary_routed.rpt -pb circuito_timing_summary_routed.pb -rpx circuito_timing_summary_routed.rpx -warn_on_violation
| Design       : circuito
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.430        0.000                      0                  665        0.140        0.000                      0                  665        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.430        0.000                      0                  665        0.140        0.000                      0                  665        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.790ns  (logic 5.929ns (42.996%)  route 7.861ns (57.004%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.690    17.609    instance_datapath/neuron1_in1
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.329    17.938 r  instance_datapath/instance_middle_i_14/O
                         net (fo=1, routed)           0.451    18.389    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.389    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.738ns  (logic 5.929ns (43.157%)  route 7.809ns (56.843%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.780    17.699    instance_datapath/neuron1_in1
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.329    18.028 r  instance_datapath/instance_middle_i_12/O
                         net (fo=1, routed)           0.309    18.338    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.730ns  (logic 5.929ns (43.184%)  route 7.801ns (56.816%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.632    17.551    instance_datapath/neuron1_in1
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.329    17.880 r  instance_datapath/instance_middle_i_11/O
                         net (fo=1, routed)           0.449    18.329    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.729ns  (logic 5.929ns (43.187%)  route 7.800ns (56.813%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.784    17.703    instance_datapath/neuron1_in1
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.329    18.032 r  instance_datapath/instance_middle_i_15/O
                         net (fo=1, routed)           0.296    18.328    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.328    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 5.929ns (43.358%)  route 7.745ns (56.642%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.710    17.630    instance_datapath/neuron1_in1
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.329    17.959 r  instance_datapath/instance_middle_i_10/O
                         net (fo=1, routed)           0.315    18.274    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.673ns  (logic 5.929ns (43.364%)  route 7.744ns (56.636%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.518    17.438    instance_datapath/neuron1_in1
    SLICE_X10Y11         LUT2 (Prop_lut2_I0_O)        0.329    17.767 r  instance_datapath/instance_middle_i_13/O
                         net (fo=1, routed)           0.505    18.272    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.669ns  (logic 5.929ns (43.375%)  route 7.740ns (56.625%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.584    17.503    instance_datapath/neuron1_in1
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.329    17.832 r  instance_datapath/instance_middle_i_6/O
                         net (fo=1, routed)           0.437    18.269    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 5.929ns (43.379%)  route 7.739ns (56.621%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.519    17.438    instance_datapath/neuron1_in1
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.329    17.767 r  instance_datapath/instance_middle_i_18/O
                         net (fo=1, routed)           0.500    18.267    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.653ns  (logic 5.929ns (43.425%)  route 7.724ns (56.575%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.670    17.589    instance_datapath/neuron1_in1
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.329    17.918 r  instance_datapath/instance_middle_i_19/O
                         net (fo=1, routed)           0.335    18.253    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.646ns  (logic 5.929ns (43.448%)  route 7.717ns (56.552%))
  Logic Levels:           12  (CARRY4=5 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 19.256 - 15.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.594     4.599    instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.053 f  instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           2.032     9.085    instance_mems/im_row0[29]
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.209 f  instance_mems/neuron_part__4_carry_i_35/O
                         net (fo=11, routed)          1.243    10.452    instance_mems/neuron_part__4_carry_i_35_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.150    10.602 r  instance_mems/neuron_part__4_carry_i_53/O
                         net (fo=2, routed)           0.840    11.442    instance_mems/neuron_part__4_carry_i_53_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.328    11.770 r  instance_mems/neuron_part__4_carry_i_25/O
                         net (fo=3, routed)           0.962    12.732    instance_mems/neuron_part__4_carry_i_25_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.856 r  instance_mems/neuron_part__4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    instance_datapath/accum_out_reg[7]_1[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.426 r  instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.900    14.326    instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.313    14.639 r  instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.639    instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.037 r  instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.037    instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.151 r  instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.151    instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.386 f  instance_datapath/neuron_part__22_carry__2/O[0]
                         net (fo=4, routed)           0.743    16.129    instance_datapath/neuron_part[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.299    16.428 r  instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.428    instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.919 r  instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.682    17.602    instance_datapath/neuron1_in1
    SLICE_X11Y5          LUT2 (Prop_lut2_I0_O)        0.329    17.931 r  instance_datapath/instance_middle_i_9/O
                         net (fo=1, routed)           0.315    18.245    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    M18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    17.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.492    19.256    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    19.591    
                         clock uncertainty           -0.035    19.556    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.737    18.819    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                  0.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 instance_datapath/memAddrRead2_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.011%)  route 0.217ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.566     1.393    instance_datapath/CLK
    SLICE_X8Y5           FDRE                                         r  instance_datapath/memAddrRead2_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.557 r  instance_datapath/memAddrRead2_aux_reg[3]/Q
                         net (fo=3, routed)           0.217     1.774    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     1.952    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.634    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 instance_datapath/w2Addr_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_datapath/w2Addr2_aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.557     1.384    instance_datapath/CLK
    SLICE_X9Y20          FDRE                                         r  instance_datapath/w2Addr_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.525 r  instance_datapath/w2Addr_aux_reg[4]/Q
                         net (fo=7, routed)           0.090     1.614    instance_datapath/w2Addr_aux_reg[6]_0[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.659 r  instance_datapath/w2Addr2_aux[4]_i_1/O
                         net (fo=1, routed)           0.000     1.659    instance_datapath/w2Addr2_aux[4]
    SLICE_X8Y20          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.825     1.898    instance_datapath/CLK
    SLICE_X8Y20          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[4]/C
                         clock pessimism             -0.501     1.397    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.518    instance_datapath/w2Addr2_aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 instance_datapath/memAddrRead2_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.161%)  route 0.225ns (57.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.566     1.393    instance_datapath/CLK
    SLICE_X8Y6           FDRE                                         r  instance_datapath/memAddrRead2_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.557 r  instance_datapath/memAddrRead2_aux_reg[1]/Q
                         net (fo=5, routed)           0.225     1.782    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     1.952    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.634    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 instance_datapath/w2Addr2_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.410%)  route 0.242ns (59.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.557     1.384    instance_datapath/CLK
    SLICE_X8Y20          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  instance_datapath/w2Addr2_aux_reg[1]/Q
                         net (fo=1, routed)           0.242     1.790    instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y2          RAMB36E1                                     r  instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.876     1.950    instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.449    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.632    instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 instance_datapath/w2Addr_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_datapath/w2Addr2_aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.446%)  route 0.124ns (39.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.558     1.385    instance_datapath/CLK
    SLICE_X9Y19          FDRE                                         r  instance_datapath/w2Addr_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  instance_datapath/w2Addr_aux_reg[5]/Q
                         net (fo=5, routed)           0.124     1.650    instance_datapath/w2Addr_aux_reg[6]_0[5]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.048     1.698 r  instance_datapath/w2Addr2_aux[6]_i_2/O
                         net (fo=1, routed)           0.000     1.698    instance_datapath/w2Addr2_aux[6]
    SLICE_X8Y19          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.826     1.899    instance_datapath/CLK
    SLICE_X8Y19          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[6]/C
                         clock pessimism             -0.501     1.398    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.131     1.529    instance_datapath/w2Addr2_aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 instance_datapath/w2Addr_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_datapath/w2Addr2_aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.558     1.385    instance_datapath/CLK
    SLICE_X9Y19          FDRE                                         r  instance_datapath/w2Addr_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  instance_datapath/w2Addr_aux_reg[5]/Q
                         net (fo=5, routed)           0.124     1.650    instance_datapath/w2Addr_aux_reg[6]_0[5]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.695 r  instance_datapath/w2Addr2_aux[5]_i_1/O
                         net (fo=1, routed)           0.000     1.695    instance_datapath/w2Addr2_aux[5]
    SLICE_X8Y19          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.826     1.899    instance_datapath/CLK
    SLICE_X8Y19          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[5]/C
                         clock pessimism             -0.501     1.398    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.120     1.518    instance_datapath/w2Addr2_aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 instance_datapath/level_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_datapath/accum_eval_lvl_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.589     1.416    instance_datapath/CLK
    SLICE_X7Y15          FDRE                                         r  instance_datapath/level_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  instance_datapath/level_counter_reg[3]/Q
                         net (fo=2, routed)           0.074     1.618    instance_datapath/level_counter_reg[3]
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.931    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[3]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.010     1.439    instance_datapath/accum_eval_lvl_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 instance_datapath/memAddrRead2_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.239%)  route 0.220ns (59.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.566     1.393    instance_datapath/CLK
    SLICE_X8Y6           FDRE                                         r  instance_datapath/memAddrRead2_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.148     1.541 r  instance_datapath/memAddrRead2_aux_reg[2]/Q
                         net (fo=4, routed)           0.220     1.761    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     1.952    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130     1.581    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 instance_datapath/memAddrRead2_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.353%)  route 0.228ns (60.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.566     1.393    instance_datapath/CLK
    SLICE_X8Y5           FDRE                                         r  instance_datapath/memAddrRead2_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148     1.541 r  instance_datapath/memAddrRead2_aux_reg[4]/Q
                         net (fo=2, routed)           0.228     1.769    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.878     1.952    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     1.581    instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 instance_datapath/w2Addr_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            instance_datapath/w2Addr2_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.557     1.384    instance_datapath/CLK
    SLICE_X9Y20          FDRE                                         r  instance_datapath/w2Addr_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.525 r  instance_datapath/w2Addr_aux_reg[0]/Q
                         net (fo=14, routed)          0.145     1.670    instance_datapath/w2Addr_aux_reg[6]_0[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.048     1.718 r  instance_datapath/w2Addr2_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.718    instance_datapath/w2Addr2_aux[2]
    SLICE_X8Y20          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.825     1.898    instance_datapath/CLK
    SLICE_X8Y20          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[2]/C
                         clock pessimism             -0.501     1.397    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.131     1.528    instance_datapath/w2Addr2_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y2   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y2   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y3   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y3   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y3   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y3   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y4   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y4   instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB18_X0Y2   instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB18_X0Y2   instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   instance_control/FSM_sequential_curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  instance_datapath/MemCounter_aux_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.364ns  (logic 3.117ns (58.118%)  route 2.246ns (41.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.628     4.634    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.152 r  instance_datapath/accum_eval_lvl_aux_reg[0]/Q
                         net (fo=1, routed)           2.246     7.398    data_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     9.997 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.997    data_out[0]
    U14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.241ns  (logic 3.112ns (59.371%)  route 2.129ns (40.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.628     4.634    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.152 r  instance_datapath/accum_eval_lvl_aux_reg[1]/Q
                         net (fo=1, routed)           2.129     7.281    data_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     9.875 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.875    data_out[1]
    V14                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.213ns  (logic 3.115ns (59.756%)  route 2.098ns (40.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.628     4.634    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.152 r  instance_datapath/accum_eval_lvl_aux_reg[2]/Q
                         net (fo=1, routed)           2.098     7.250    data_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     9.847 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.847    data_out[2]
    V13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 3.116ns (59.868%)  route 2.089ns (40.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.628     4.634    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.152 r  instance_datapath/accum_eval_lvl_aux_reg[3]/Q
                         net (fo=1, routed)           2.089     7.241    data_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     9.838 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.838    data_out[3]
    U16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.278ns (72.007%)  route 0.497ns (27.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.589     1.416    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  instance_datapath/accum_eval_lvl_aux_reg[2]/Q
                         net (fo=1, routed)           0.497     2.077    data_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     3.191 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.191    data_out[2]
    V13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.279ns (71.906%)  route 0.500ns (28.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.589     1.416    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  instance_datapath/accum_eval_lvl_aux_reg[3]/Q
                         net (fo=1, routed)           0.500     2.079    data_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     3.194 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.194    data_out[3]
    U16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.275ns (70.346%)  route 0.537ns (29.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.589     1.416    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  instance_datapath/accum_eval_lvl_aux_reg[1]/Q
                         net (fo=1, routed)           0.537     2.117    data_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     3.228 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.228    data_out[1]
    V14                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_datapath/accum_eval_lvl_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.280ns (69.217%)  route 0.569ns (30.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.589     1.416    instance_datapath/CLK
    SLICE_X6Y15          FDRE                                         r  instance_datapath/accum_eval_lvl_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  instance_datapath/accum_eval_lvl_aux_reg[0]/Q
                         net (fo=1, routed)           0.569     2.149    data_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     3.266 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.266    data_out[0]
    U14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 2.420ns (39.600%)  route 3.691ns (60.400%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.888 r  instance_datapath/w1Addr2_aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.888    instance_datapath/w1Addr2_aux_reg[8]_i_1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.111 r  instance_datapath/w1Addr2_aux_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.111    instance_datapath/w1Addr2_aux_reg[12]_i_1_n_7
    SLICE_X13Y7          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.449     4.213    instance_datapath/CLK
    SLICE_X13Y7          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[12]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 2.417ns (39.570%)  route 3.691ns (60.430%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.108 r  instance_datapath/w1Addr2_aux_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.108    instance_datapath/w1Addr2_aux_reg[8]_i_1_n_6
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[9]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 2.396ns (39.362%)  route 3.691ns (60.638%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.087 r  instance_datapath/w1Addr2_aux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.087    instance_datapath/w1Addr2_aux_reg[8]_i_1_n_4
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[11]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 2.322ns (38.615%)  route 3.691ns (61.385%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.013 r  instance_datapath/w1Addr2_aux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.013    instance_datapath/w1Addr2_aux_reg[8]_i_1_n_5
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[10]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.997ns  (logic 2.306ns (38.452%)  route 3.691ns (61.548%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.997 r  instance_datapath/w1Addr2_aux_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.997    instance_datapath/w1Addr2_aux_reg[8]_i_1_n_7
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y6          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[8]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 2.303ns (38.421%)  route 3.691ns (61.579%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.994 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.994    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_6
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[5]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.973ns  (logic 2.282ns (38.204%)  route 3.691ns (61.796%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.973 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.973    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_4
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[7]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.899ns  (logic 2.208ns (37.429%)  route 3.691ns (62.571%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.899 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.899    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_5
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[6]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w1Addr2_aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 2.192ns (37.259%)  route 3.691ns (62.741%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.577     4.783    instance_datapath/rstW2_gen
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.327     5.110 r  instance_datapath/w1Addr2_aux[0]_i_6/O
                         net (fo=1, routed)           0.000     5.110    instance_datapath/w1Addr2_aux[0]_i_6_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.660 r  instance_datapath/w1Addr2_aux_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.660    instance_datapath/w1Addr2_aux_reg[0]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.883 r  instance_datapath/w1Addr2_aux_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.883    instance_datapath/w1Addr2_aux_reg[4]_i_1_n_7
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.450     4.214    instance_datapath/CLK
    SLICE_X13Y5          FDRE                                         r  instance_datapath/w1Addr2_aux_reg[4]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_datapath/w2Addr2_aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.569ns (26.849%)  route 4.274ns (73.151%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  init_IBUF_inst/O
                         net (fo=5, routed)           2.114     3.052    instance_datapath/init_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.154     3.206 r  instance_datapath/w1Addr_aux[1]_i_1/O
                         net (fo=47, routed)          1.263     4.469    instance_datapath/rstW2_gen
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.327     4.796 r  instance_datapath/w2Addr2_aux[6]_i_3/O
                         net (fo=2, routed)           0.897     5.693    instance_datapath/w2Addr2_aux[6]_i_3_n_0
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.150     5.843 r  instance_datapath/w2Addr2_aux[6]_i_2/O
                         net (fo=1, routed)           0.000     5.843    instance_datapath/w2Addr2_aux[6]
    SLICE_X8Y19          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.439     4.203    instance_datapath/CLK
    SLICE_X8Y19          FDRE                                         r  instance_datapath/w2Addr2_aux_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            instance_control/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.220ns (29.697%)  route 0.522ns (70.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  rst_IBUF_inst/O
                         net (fo=2, routed)           0.522     0.697    instance_control/rst_IBUF
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  instance_control/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    instance_control/FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  instance_control/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.904    instance_control/CLK
    SLICE_X9Y13          FDRE                                         r  instance_control/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 img_number[6]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.287ns (37.486%)  route 0.478ns (62.514%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  img_number[6] (IN)
                         net (fo=0)                   0.000     0.000    img_number[6]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  img_number_IBUF[6]_inst/O
                         net (fo=1, routed)           0.478     0.656    instance_datapath/img_number_IBUF[6]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.701 r  instance_datapath/imgAddr_aux[8]_i_2/O
                         net (fo=1, routed)           0.000     0.701    instance_datapath/imgAddr_aux[8]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.765 r  instance_datapath/imgAddr_aux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.765    instance_datapath/imgAddr_aux_reg[8]_i_1_n_4
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.834     1.907    instance_datapath/CLK
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[11]/C

Slack:                    inf
  Source:                 img_number[1]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.274ns (35.013%)  route 0.508ns (64.987%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  img_number[1] (IN)
                         net (fo=0)                   0.000     0.000    img_number[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  img_number_IBUF[1]_inst/O
                         net (fo=1, routed)           0.508     0.672    instance_datapath/img_number_IBUF[1]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.717 r  instance_datapath/imgAddr_aux[4]_i_3/O
                         net (fo=1, routed)           0.000     0.717    instance_datapath/imgAddr_aux[4]_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.782 r  instance_datapath/imgAddr_aux_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.782    instance_datapath/imgAddr_aux_reg[4]_i_1_n_5
    SLICE_X8Y9           FDRE                                         r  instance_datapath/imgAddr_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.908    instance_datapath/CLK
    SLICE_X8Y9           FDRE                                         r  instance_datapath/imgAddr_aux_reg[6]/C

Slack:                    inf
  Source:                 img_number[1]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.310ns (37.873%)  route 0.508ns (62.127%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  img_number[1] (IN)
                         net (fo=0)                   0.000     0.000    img_number[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  img_number_IBUF[1]_inst/O
                         net (fo=1, routed)           0.508     0.672    instance_datapath/img_number_IBUF[1]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.717 r  instance_datapath/imgAddr_aux[4]_i_3/O
                         net (fo=1, routed)           0.000     0.717    instance_datapath/imgAddr_aux[4]_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.818 r  instance_datapath/imgAddr_aux_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.818    instance_datapath/imgAddr_aux_reg[4]_i_1_n_4
    SLICE_X8Y9           FDRE                                         r  instance_datapath/imgAddr_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.908    instance_datapath/CLK
    SLICE_X8Y9           FDRE                                         r  instance_datapath/imgAddr_aux_reg[7]/C

Slack:                    inf
  Source:                 img_number[1]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.373ns (42.314%)  route 0.508ns (57.686%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  img_number[1] (IN)
                         net (fo=0)                   0.000     0.000    img_number[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  img_number_IBUF[1]_inst/O
                         net (fo=1, routed)           0.508     0.672    instance_datapath/img_number_IBUF[1]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.717 r  instance_datapath/imgAddr_aux[4]_i_3/O
                         net (fo=1, routed)           0.000     0.717    instance_datapath/imgAddr_aux[4]_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.828 r  instance_datapath/imgAddr_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    instance_datapath/imgAddr_aux_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.881 r  instance_datapath/imgAddr_aux_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.881    instance_datapath/imgAddr_aux_reg[8]_i_1_n_7
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.834     1.907    instance_datapath/CLK
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[8]/C

Slack:                    inf
  Source:                 img_number[1]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.386ns (43.153%)  route 0.508ns (56.847%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  img_number[1] (IN)
                         net (fo=0)                   0.000     0.000    img_number[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  img_number_IBUF[1]_inst/O
                         net (fo=1, routed)           0.508     0.672    instance_datapath/img_number_IBUF[1]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.717 r  instance_datapath/imgAddr_aux[4]_i_3/O
                         net (fo=1, routed)           0.000     0.717    instance_datapath/imgAddr_aux[4]_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.828 r  instance_datapath/imgAddr_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    instance_datapath/imgAddr_aux_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.894 r  instance_datapath/imgAddr_aux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.894    instance_datapath/imgAddr_aux_reg[8]_i_1_n_5
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.834     1.907    instance_datapath/CLK
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[10]/C

Slack:                    inf
  Source:                 img_number[0]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.285ns (31.426%)  route 0.621ns (68.574%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  img_number[0] (IN)
                         net (fo=0)                   0.000     0.000    img_number[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  img_number_IBUF[0]_inst/O
                         net (fo=1, routed)           0.621     0.795    instance_datapath/img_number_IBUF[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.840 r  instance_datapath/imgAddr_aux[4]_i_4/O
                         net (fo=1, routed)           0.000     0.840    instance_datapath/imgAddr_aux[4]_i_4_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.906 r  instance_datapath/imgAddr_aux_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.906    instance_datapath/imgAddr_aux_reg[4]_i_1_n_6
    SLICE_X8Y9           FDRE                                         r  instance_datapath/imgAddr_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     1.908    instance_datapath/CLK
    SLICE_X8Y9           FDRE                                         r  instance_datapath/imgAddr_aux_reg[5]/C

Slack:                    inf
  Source:                 img_number[1]
                            (input port)
  Destination:            instance_datapath/imgAddr_aux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.409ns (44.578%)  route 0.508ns (55.422%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  img_number[1] (IN)
                         net (fo=0)                   0.000     0.000    img_number[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  img_number_IBUF[1]_inst/O
                         net (fo=1, routed)           0.508     0.672    instance_datapath/img_number_IBUF[1]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.717 r  instance_datapath/imgAddr_aux[4]_i_3/O
                         net (fo=1, routed)           0.000     0.717    instance_datapath/imgAddr_aux[4]_i_3_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.828 r  instance_datapath/imgAddr_aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    instance_datapath/imgAddr_aux_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.917 r  instance_datapath/imgAddr_aux_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.917    instance_datapath/imgAddr_aux_reg[8]_i_1_n_6
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.834     1.907    instance_datapath/CLK
    SLICE_X8Y10          FDRE                                         r  instance_datapath/imgAddr_aux_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            instance_control/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.218ns (22.630%)  route 0.747ns (77.370%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  rst_IBUF_inst/O
                         net (fo=2, routed)           0.598     0.773    instance_control/rst_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.043     0.816 r  instance_control/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.149     0.965    instance_control/FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  instance_control/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.904    instance_control/CLK
    SLICE_X9Y13          FDRE                                         r  instance_control/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.212ns (21.308%)  route 0.783ns (78.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  init (IN)
                         net (fo=0)                   0.000     0.000    init
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  init_IBUF_inst/O
                         net (fo=5, routed)           0.571     0.738    instance_datapath/init_IBUF
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.783 r  instance_datapath/w1Addr_aux[1]_i_2/O
                         net (fo=14, routed)          0.212     0.995    instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_4
    SLICE_X9Y6           FDCE                                         r  instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.836     1.909    instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X9Y6           FDCE                                         r  instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_19_cooolDelFlop/C





