{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672336416561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672336416562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 11:53:36 2022 " "Processing started: Thu Dec 29 11:53:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672336416562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672336416562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672336416562 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672336416735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672336416983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672336416983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336417030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336417030 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1672336417330 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672336417359 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336417359 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen25mhz:u1\|clk25mhz~reg0 gen25mhz:u1\|clk25mhz~reg0 " "create_clock -period 1.000 -name gen25mhz:u1\|clk25mhz~reg0 gen25mhz:u1\|clk25mhz~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672336417360 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_clk input_clk " "create_clock -period 1.000 -name input_clk input_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672336417360 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:u2\|disp_ena vga_controller:u2\|disp_ena " "create_clock -period 1.000 -name vga_controller:u2\|disp_ena vga_controller:u2\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672336417360 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672336417360 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672336417362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672336417362 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672336417363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672336417379 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1672336417386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672336417387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.502 " "Worst-case setup slack is -4.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.502            -157.388 gen25mhz:u1\|clk25mhz~reg0  " "   -4.502            -157.388 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612             -10.801 vga_controller:u2\|disp_ena  " "   -3.612             -10.801 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976              -0.976 input_clk  " "   -0.976              -0.976 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336417393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 gen25mhz:u1\|clk25mhz~reg0  " "    0.341               0.000 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 input_clk  " "    0.927               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.503               0.000 vga_controller:u2\|disp_ena  " "    1.503               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336417401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672336417409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672336417416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 input_clk  " "   -3.000              -4.403 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 gen25mhz:u1\|clk25mhz~reg0  " "   -1.403             -61.732 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 vga_controller:u2\|disp_ena  " "    0.398               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336417424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336417424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672336417439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672336417468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672336418122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672336418223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672336418230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.066 " "Worst-case setup slack is -4.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066            -141.550 gen25mhz:u1\|clk25mhz~reg0  " "   -4.066            -141.550 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378             -10.103 vga_controller:u2\|disp_ena  " "   -3.378             -10.103 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -0.834 input_clk  " "   -0.834              -0.834 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336418236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 gen25mhz:u1\|clk25mhz~reg0  " "    0.306               0.000 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 input_clk  " "    0.816               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 vga_controller:u2\|disp_ena  " "    1.474               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336418242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672336418249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672336418254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 input_clk  " "   -3.000              -4.403 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 gen25mhz:u1\|clk25mhz~reg0  " "   -1.403             -61.732 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 vga_controller:u2\|disp_ena  " "    0.490               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336418265 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672336418285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672336418498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672336418500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.360 " "Worst-case setup slack is -1.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360             -41.420 gen25mhz:u1\|clk25mhz~reg0  " "   -1.360             -41.420 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -3.019 vga_controller:u2\|disp_ena  " "   -1.009              -3.019 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.195 input_clk  " "   -0.195              -0.195 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336418511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 gen25mhz:u1\|clk25mhz~reg0  " "    0.148               0.000 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 input_clk  " "    0.411               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 vga_controller:u2\|disp_ena  " "    0.718               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336418530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672336418534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672336418541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.009 input_clk  " "   -3.000              -4.009 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 gen25mhz:u1\|clk25mhz~reg0  " "   -1.000             -44.000 gen25mhz:u1\|clk25mhz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 vga_controller:u2\|disp_ena  " "    0.327               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672336418545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672336418545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672336419598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672336419599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672336419675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 11:53:39 2022 " "Processing ended: Thu Dec 29 11:53:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672336419675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672336419675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672336419675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672336419675 ""}
