Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Oct 30 13:31:28 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file m_main_timing_summary_routed.rpt -rpx m_main_timing_summary_routed.rpx
| Design       : m_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.015        0.000                      0                  116        0.138        0.000                      0                  116        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.015        0.000                      0                  116        0.138        0.000                      0                  116        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.173%)  route 2.786ns (79.827%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.716     8.813    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.594    15.017    m_7segcon/w_clk
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    m_7segcon/r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.173%)  route 2.786ns (79.827%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.716     8.813    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.594    15.017    m_7segcon/w_clk
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    m_7segcon/r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.173%)  route 2.786ns (79.827%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.716     8.813    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.594    15.017    m_7segcon/w_clk
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    m_7segcon/r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.704ns (20.173%)  route 2.786ns (79.827%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.716     8.813    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.594    15.017    m_7segcon/w_clk
    SLICE_X0Y80          FDRE                                         r  m_7segcon/r_cnt_reg[3]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    m_7segcon/r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.704ns (20.460%)  route 2.737ns (79.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.667     8.764    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.595    15.018    m_7segcon/w_clk
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    m_7segcon/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.704ns (20.460%)  route 2.737ns (79.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.667     8.764    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.595    15.018    m_7segcon/w_clk
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    m_7segcon/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.704ns (20.460%)  route 2.737ns (79.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.667     8.764    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.595    15.018    m_7segcon/w_clk
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    m_7segcon/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.704ns (20.460%)  route 2.737ns (79.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.667     8.764    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.595    15.018    m_7segcon/w_clk
    SLICE_X0Y81          FDRE                                         r  m_7segcon/r_cnt_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    m_7segcon/r_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.704ns (20.471%)  route 2.735ns (79.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.665     8.762    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  m_7segcon/r_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    m_7segcon/w_clk
    SLICE_X0Y84          FDRE                                         r  m_7segcon/r_cnt_reg[16]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    m_7segcon/r_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 m_7segcon/r_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.704ns (20.471%)  route 2.735ns (79.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    m_7segcon/w_clk
    SLICE_X0Y86          FDRE                                         r  m_7segcon/r_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  m_7segcon/r_cnt_reg[27]/Q
                         net (fo=3, routed)           1.270     7.049    m_7segcon/r_cnt_reg[27]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  m_7segcon/r_cnt[0]_i_6/O
                         net (fo=1, routed)           0.800     7.973    m_7segcon/r_cnt[0]_i_6_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.097 r  m_7segcon/r_cnt[0]_i_1/O
                         net (fo=32, routed)          0.665     8.762    m_7segcon/r_cnt[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  m_7segcon/r_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    m_7segcon/w_clk
    SLICE_X0Y84          FDRE                                         r  m_7segcon/r_cnt_reg[17]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    m_7segcon/r_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 m_7segcon/r_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_sg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_in_reg[0]/Q
                         net (fo=7, routed)           0.086     1.746    m_7segcon/m_7segled/w_in[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  m_7segcon/m_7segled/r_led[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.791    m_7segcon/r_sg[6]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[6]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.652    m_7segcon/r_sg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X1Y83          FDRE                                         r  m_7segcon/r_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_an_reg[2]/Q
                         net (fo=1, routed)           0.143     1.802    w_an[2]
    SLICE_X1Y82          FDRE                                         r  AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  AN_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.070     1.601    AN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 m_7segcon/r_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.190ns (54.737%)  route 0.157ns (45.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.598     1.517    m_7segcon/w_clk
    SLICE_X4Y83          FDRE                                         r  m_7segcon/r_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  m_7segcon/r_val_reg[15]/Q
                         net (fo=4, routed)           0.157     1.815    m_7segcon/p_4_in[3]
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.049     1.864 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    m_7segcon/r_in[3]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.107     1.662    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 m_7segcon/r_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_sg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.190ns (54.269%)  route 0.160ns (45.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_in_reg[1]/Q
                         net (fo=7, routed)           0.160     1.819    m_7segcon/m_7segled/w_in[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.049     1.868 r  m_7segcon/m_7segled/r_led[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.868    m_7segcon/r_sg[5]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[5]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.131     1.662    m_7segcon/r_sg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 m_7segcon/r_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_sg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_in_reg[1]/Q
                         net (fo=7, routed)           0.160     1.819    m_7segcon/m_7segled/w_in[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.864 r  m_7segcon/m_7segled/r_led[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.864    m_7segcon/r_sg[4]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[4]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.652    m_7segcon/r_sg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_7segcon/r_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.209%)  route 0.157ns (45.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.598     1.517    m_7segcon/w_clk
    SLICE_X4Y83          FDRE                                         r  m_7segcon/r_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  m_7segcon/r_val_reg[15]/Q
                         net (fo=4, routed)           0.157     1.815    m_7segcon/p_4_in[3]
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  m_7segcon/r_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    m_7segcon/r_in[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.647    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_7segcon/r_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_sg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.737%)  route 0.174ns (48.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_in_reg[0]/Q
                         net (fo=7, routed)           0.174     1.834    m_7segcon/m_7segled/w_in[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.046     1.880 r  m_7segcon/m_7segled/r_led[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.880    m_7segcon/r_sg[1]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[1]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.131     1.662    m_7segcon/r_sg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_7segcon/r_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_sg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.188ns (52.013%)  route 0.173ns (47.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_in_reg[0]/Q
                         net (fo=7, routed)           0.173     1.833    m_7segcon/m_7segled/w_in[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.047     1.880 r  m_7segcon/m_7segled/r_led[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.880    m_7segcon/r_sg[3]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[3]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.131     1.662    m_7segcon/r_sg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_7segcon/r_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_an_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.737%)  route 0.174ns (48.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.600     1.519    m_7segcon/w_clk
    SLICE_X3Y84          FDRE                                         r  m_7segcon/r_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  m_7segcon/r_digit_reg[1]/Q
                         net (fo=14, routed)          0.174     1.835    m_7segcon/r_digit_reg_n_0_[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.046     1.881 r  m_7segcon/r_an[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    m_7segcon/r_an[6]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  m_7segcon/r_an_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.871     2.036    m_7segcon/w_clk
    SLICE_X2Y84          FDRE                                         r  m_7segcon/r_an_reg[6]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.131     1.663    m_7segcon/r_an_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_7segcon/r_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_7segcon/r_sg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    m_7segcon/w_clk
    SLICE_X3Y83          FDRE                                         r  m_7segcon/r_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  m_7segcon/r_in_reg[0]/Q
                         net (fo=7, routed)           0.173     1.833    m_7segcon/m_7segled/w_in[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.878 r  m_7segcon/m_7segled/r_led[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.878    m_7segcon/r_sg[2]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    m_7segcon/w_clk
    SLICE_X2Y83          FDRE                                         r  m_7segcon/r_sg_reg[2]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.652    m_7segcon/r_sg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     AN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     AN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     AN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     AN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     AN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     AN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     AN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     LED16_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     AN_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     AN_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y85    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     LED_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61    LED_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     m_7segcon/r_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     AN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     AN_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     LED_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     m_7segcon/r_an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     m_7segcon/r_an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     m_7segcon/r_an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     m_7segcon/r_an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     m_7segcon/r_an_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     m_7segcon/r_an_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     m_7segcon/r_an_reg[6]/C



