C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_2.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ALU_3

Top level modules:
	tb_ALU_3

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_3.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ALU_4

Top level modules:
	tb_ALU_4

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/ALU.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU_1
-- Compiling module ALU_2
-- Compiling module ALU_3
-- Compiling module ALU_4
-- Compiling module ALU_5

Top level modules:
	ALU_1
	ALU_2
	ALU_3
	ALU_4
	ALU_5

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_4.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_4.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ALU_5

Top level modules:
	tb_ALU_5

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-112/TB_ALU_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ALU_1_e_2

Top level modules:
	tb_ALU_1_e_2

} {} {}}
