Valid leaf ID range: 16777215:33554430
Num of top nodes: 16777216
Data level num of ways: 2
Z: 16
S: 27
A: 20
cached_total: 8388608
Total number of ORAM protected cache line blocks: 16777216
Cached number of levels: 22
Max number of levels: 25
Start lvl is: 23
data valid leaf right: 33554431
data num of levels: 25
data level num of ways: 2
data number of sets: 8388608
Cached node ID: 8388607 -- 8388702
Address space: 0 - 4 GB
pos1 valid leaf right: 4194303
pos1 num of levels: 22
pos1 level num of ways: 1
pos1 number of sets: 2097152
Cached node ID: 2097151 -- 2097162
Address space: 0 - 0.5 GB
pos2 valid leaf right: 524287
pos2 num of levels: 19
pos2 level num of ways: 1
pos2 number of sets: 262144
Cached node ID: 262143 -- 262148
Address space: 0 - 0.0625 GB
Clk@ 568491 Working on the # 10000 th memory instruction
Clk7 @ 1000000 Finished 17629 instructions 
Clk@ 1134348 Working on the # 20000 th memory instruction
Clk@ 1701607 Working on the # 30000 th memory instruction
Clk7 @ 2000000 Finished 35287 instructions 
Clk@ 2266051 Working on the # 40000 th memory instruction
Clk@ 2831664 Working on the # 50000 th memory instruction
Clk7 @ 3000000 Finished 52957 instructions 
Clk@ 3398944 Working on the # 60000 th memory instruction
Clk@ 3964610 Working on the # 70000 th memory instruction
Clk7 @ 4000000 Finished 70616 instructions 
Clk@ 4530951 Working on the # 80000 th memory instruction
Clk7 @ 5000000 Finished 88284 instructions 
Clk@ 5097103 Working on the # 90000 th memory instruction
Clk@ 5662785 Working on the # 100000 th memory instruction
Clk7 @ 6000000 Finished 105957 instructions 
Clk@ 6229668 Working on the # 110000 th memory instruction
Clk@ 6798479 Working on the # 120000 th memory instruction
Clk7 @ 7000000 Finished 123557 instructions 
Clk@ 7364211 Working on the # 130000 th memory instruction
Clk@ 7930521 Working on the # 140000 th memory instruction
Clk7 @ 8000000 Finished 141230 instructions 
Clk@ 8496355 Working on the # 150000 th memory instruction
Clk7 @ 9000000 Finished 158905 instructions 
Clk@ 9061521 Working on the # 160000 th memory instruction
Clk@ 9629437 Working on the # 170000 th memory instruction
Clk7 @ 10000000 Finished 176545 instructions 
Clk@ 10195379 Working on the # 180000 th memory instruction
Clk@ 10760705 Working on the # 190000 th memory instruction
Clk7 @ 11000000 Finished 194208 instructions 
Clk@ 11326915 Working on the # 200000 th memory instruction
Clk@ 11889853 Working on the # 210000 th memory instruction
Clk7 @ 12000000 Finished 211942 instructions 
Clk@ 12456841 Working on the # 220000 th memory instruction
Clk7 @ 13000000 Finished 229595 instructions 
Clk@ 13023538 Working on the # 230000 th memory instruction
Clk@ 13588429 Working on the # 240000 th memory instruction
Clk7 @ 14000000 Finished 247273 instructions 
Clk@ 14153268 Working on the # 250000 th memory instruction
Clk@ 14718632 Working on the # 260000 th memory instruction
Clk7 @ 15000000 Finished 264944 instructions 
Clk@ 15287470 Working on the # 270000 th memory instruction
Clk@ 15853503 Working on the # 280000 th memory instruction
Clk7 @ 16000000 Finished 282584 instructions 
Clk@ 16419978 Working on the # 290000 th memory instruction
Clk@ 16985178 Working on the # 300000 th memory instruction
Clk7 @ 17000000 Finished 300255 instructions 
Clk@ 17551820 Working on the # 310000 th memory instruction
Clk7 @ 18000000 Finished 317910 instructions 
Clk@ 18117598 Working on the # 320000 th memory instruction
Clk@ 18684042 Working on the # 330000 th memory instruction
Clk7 @ 19000000 Finished 335592 instructions 
Clk@ 19249012 Working on the # 340000 th memory instruction
Clk@ 19816130 Working on the # 350000 th memory instruction
Clk7 @ 20000000 Finished 353242 instructions 
Clk@ 20382964 Working on the # 360000 th memory instruction
Clk@ 20950504 Working on the # 370000 th memory instruction
Clk7 @ 21000000 Finished 370869 instructions 
Clk@ 21514309 Working on the # 380000 th memory instruction
Clk7 @ 22000000 Finished 388550 instructions 
Clk@ 22081825 Working on the # 390000 th memory instruction
Clk@ 22649203 Working on the # 400000 th memory instruction
Clk3 @ 23000000 Finished 406181 instructions 
Clk7 @ 23000000 Finished 406181 instructions 
Clk@ 23216053 Working on the # 410000 th memory instruction
Clk@ 23784073 Working on the # 420000 th memory instruction
Clk7 @ 24000000 Finished 423819 instructions 
Clk@ 24350702 Working on the # 430000 th memory instruction
Clk@ 24915947 Working on the # 440000 th memory instruction
Clk7 @ 25000000 Finished 441478 instructions 
Clk@ 25483581 Working on the # 450000 th memory instruction
Clk7 @ 26000000 Finished 459090 instructions 
Clk@ 26051394 Working on the # 460000 th memory instruction
Clk@ 26617288 Working on the # 470000 th memory instruction
Clk7 @ 27000000 Finished 476726 instructions 
Clk@ 27185750 Working on the # 480000 th memory instruction
Clk@ 27750955 Working on the # 490000 th memory instruction
Clk7 @ 28000000 Finished 494401 instructions 
Clk@ 28314684 Working on the # 500000 th memory instruction
Warm up done after line access count: 500000 out of 1000000 (50 %)
Clk@ 28879606 Working on the # 510000 th memory instruction
Clk7 @ 29000000 Finished 512130 instructions 
Clk@ 29444461 Working on the # 520000 th memory instruction
Clk3 @ 30000000 Finished 529816 instructions 
Clk7 @ 30000000 Finished 529816 instructions 
Clk@ 30010591 Working on the # 530000 th memory instruction
Clk@ 30578114 Working on the # 540000 th memory instruction
Clk7 @ 31000000 Finished 547435 instructions 
Clk@ 31143799 Working on the # 550000 th memory instruction
Clk@ 31710819 Working on the # 560000 th memory instruction
Clk7 @ 32000000 Finished 565100 instructions 
Clk@ 32276864 Working on the # 570000 th memory instruction
Clk@ 32842570 Working on the # 580000 th memory instruction
Clk3 @ 33000000 Finished 582786 instructions 
Clk7 @ 33000000 Finished 582786 instructions 
Clk@ 33410813 Working on the # 590000 th memory instruction
Clk@ 33975642 Working on the # 600000 th memory instruction
Clk7 @ 34000000 Finished 600428 instructions 
Clk@ 34541658 Working on the # 610000 th memory instruction
Clk7 @ 35000000 Finished 618103 instructions 
Clk@ 35107331 Working on the # 620000 th memory instruction
Clk@ 35673460 Working on the # 630000 th memory instruction
Clk7 @ 36000000 Finished 635772 instructions 
Clk@ 36239463 Working on the # 640000 th memory instruction
Clk@ 36806892 Working on the # 650000 th memory instruction
Clk7 @ 37000000 Finished 653410 instructions 
Clk@ 37372979 Working on the # 660000 th memory instruction
Clk@ 37940053 Working on the # 670000 th memory instruction
Clk7 @ 38000000 Finished 671063 instructions 
Clk@ 38503713 Working on the # 680000 th memory instruction
Clk7 @ 39000000 Finished 688771 instructions 
Clk@ 39070144 Working on the # 690000 th memory instruction
Clk@ 39637190 Working on the # 700000 th memory instruction
Clk7 @ 40000000 Finished 706381 instructions 
Clk@ 40204255 Working on the # 710000 th memory instruction
Clk@ 40768492 Working on the # 720000 th memory instruction
Clk7 @ 41000000 Finished 724113 instructions 
Clk@ 41333099 Working on the # 730000 th memory instruction
Clk@ 41899053 Working on the # 740000 th memory instruction
Clk7 @ 42000000 Finished 741771 instructions 
Clk@ 42466450 Working on the # 750000 th memory instruction
Clk7 @ 43000000 Finished 759451 instructions 
Clk@ 43031617 Working on the # 760000 th memory instruction
Clk@ 43598082 Working on the # 770000 th memory instruction
Clk7 @ 44000000 Finished 777082 instructions 
Clk@ 44165563 Working on the # 780000 th memory instruction
Clk@ 44731995 Working on the # 790000 th memory instruction
Clk7 @ 45000000 Finished 794727 instructions 
Clk@ 45297160 Working on the # 800000 th memory instruction
Clk@ 45862955 Working on the # 810000 th memory instruction
Clk7 @ 46000000 Finished 812410 instructions 
Clk@ 46427909 Working on the # 820000 th memory instruction
Clk@ 46995757 Working on the # 830000 th memory instruction
Clk7 @ 47000000 Finished 830072 instructions 
Clk@ 47563416 Working on the # 840000 th memory instruction
Clk7 @ 48000000 Finished 847712 instructions 
Clk@ 48130052 Working on the # 850000 th memory instruction
Clk@ 48695626 Working on the # 860000 th memory instruction
Clk7 @ 49000000 Finished 865381 instructions 
Clk@ 49261189 Working on the # 870000 th memory instruction
Clk@ 49827992 Working on the # 880000 th memory instruction
Clk3 @ 50000000 Finished 883046 instructions 
Clk@ 50395057 Working on the # 890000 th memory instruction
Clk@ 50959091 Working on the # 900000 th memory instruction
Clk7 @ 51000000 Finished 900725 instructions 
Clk@ 51524529 Working on the # 910000 th memory instruction
Clk7 @ 52000000 Finished 918397 instructions 
Clk@ 52090527 Working on the # 920000 th memory instruction
Clk@ 52656592 Working on the # 930000 th memory instruction
Clk7 @ 53000000 Finished 936083 instructions 
Clk@ 53221306 Working on the # 940000 th memory instruction
Clk@ 53787813 Working on the # 950000 th memory instruction
Clk3 @ 54000000 Finished 953768 instructions 
Clk7 @ 54000000 Finished 953768 instructions 
Clk@ 54354170 Working on the # 960000 th memory instruction
Clk@ 54916666 Working on the # 970000 th memory instruction
Clk7 @ 55000000 Finished 971462 instructions 
Clk@ 55484336 Working on the # 980000 th memory instruction
Clk7 @ 56000000 Finished 989127 instructions 
Clk@ 56049447 Working on the # 990000 th memory instruction
Clk@ 56613148 Working on the # 1000000 th memory instruction

===*** Data ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
22: 0
23: 0
24: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 498577 (49.8574) %
dummy_read_pull_ddr: 501429 (50.1426) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 998540
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 1999990 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos1 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 985112 (98.5117) %
dummy_read_pull_ddr: 14883 (1.48831) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 984349
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999994 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos2 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 889781 (88.9798) %
dummy_read_pull_ddr: 110200 (11.0202) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 874855
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999980 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %
=================
The final DRAM clk is: 56613555 ticks.
Idle waiting clk is 48757446, which is 86.1233 %
DRAM Frequency is: 1600MHz
The final time in ns is: 3.53835e+07 ns.
Time distribution: 
Data pull time is: 0
data: 0
pos1: 0
pos2: 0
Data distribution: 
Pos2 data: 999980
Pos1 data: 999994
Data: 1999990
Node access DDR: 1997080
Pull DDR: 1999990
WB DDR: 0
Early DDR: 0
Achieved BW is: 14.2098 GB/s
Ideal BW is: 102.4 GB/s
Metadata cache conclusion: 
overall_hit: 3059 overall_total: 2000000
Cache Size 64 KB Overall Hit rate: 0.15295 %. 
Simulation done. Statistics written to my_output.txt
