FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DATA_RDY";
2"COUNT";
3"LOAD_COUNT*";
4"TC";
5"MAX_COUNT<6>";
6"CLK_BAD_N";
7"VTT\G";
8"DEF_CLK_DIV8_N";
10"CLK_BAD_P";
9"BCKP_CLK_BUFD_N";
11"GND\G";
12"DEFAULT_CLK2_P";
13"BCKP_CLK2_P";
14"BCKP_CLK3_P";
15"DEFAULT_CLK2_N";
16"BCKP_CLK2_N";
17"BCKP_CLK3_N";
18"GND\G";
19"UN$1$MC10E116$I1$Q0";
20"UN$1$MC10E116$I1$Q0$1";
21"BCKP_CLK_BUFD_P";
22"DEFAULT_CLK";
23"BCKP_CLK";
24"UN$1$MC10E116$I1$D0";
25"VEE\G";
26"GND\G";
27"DEF_CLK_DIVD_P";
28"DEF_CLK_DIVD_N";
29"MAX_COUNT<0>";
30"MAX_COUNT<7>";
31"RESTART_COUNT";
32"MAX_COUNT<3>";
33"CLK_RESET_ECL";
34"CLK_STATE";
35"MAX_COUNT<5>";
36"MAX_COUNT<2>";
37"MAX_COUNT<1>";
38"MAX_COUNT<4>";
39"VTT\G";
40"VCC\G";
41"FUZZD_CLK_N";
42"VCC\G";
43"DIVD_CLK_TTL";
44"GND\G";
45"CHANGE_CLK_P";
46"VEE\G";
47"GND\G";
48"VCC\G";
49"VEE\G";
50"GND\G";
51"VCC\G";
52"VEE\G";
53"CLK_RESET_TTL";
54"GND\G";
55"DEF_CLK_DIV8_P";
56"VEE\G";
57"CHANGE_CLK_N";
58"GND\G";
59"VEE\G";
60"GND\G";
61"VEE\G";
62"GND\G";
63"DEF_CLK_DIV4_N";
64"DEF_CLK_DIV2_P";
65"DEF_CLK_DIV2_N";
66"DEF_CLK_DIV4_P";
67"VEE\G";
68"GND\G";
69"UN$1$HCT123$I29$CEXT1";
70"GND\G";
71"FUZZD_CLK_P";
72"VCC\G";
73"CLK_MISSED";
74"UN$1$LEDL$I33$A";
75"GND\G";
76"GND\G";
77"VCC\G";
78"VCC\G";
79"GND\G";
80"GND\G";
81"UN$1$LEDL$I32$A";
%"MC10E116"
"1","(-1600,3700)","0","ecl","I1";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"25;
"GND0"11;
"VBB"24;
"D0"22;
"D1"23;
"D2"22;
"D3"23;
"D4"23;
"D0* \B"24;
"D1* \B"24;
"D2* \B"24;
"D3* \B"24;
"D4* \B"24;
"Q0"19;
"Q1"21;
"Q2"12;
"Q3"13;
"Q4"14;
"Q0* \B"20;
"Q1* \B"10,9;
"Q2* \B"15;
"Q3* \B"16;
"Q4* \B"17;
"GND1"11;
"GND2"11;
"GND3"11;
"GND4"11;
"GND5"11;
%"SIP_HEADER_2PIN"
"1","(75,3500)","0","misc","I10";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"28;
"1 \B"8;
%"RSMD0805"
"1","(-1950,3325)","1","resistors","I12";
;
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"23;
%"RSMD0805"
"1","(-1900,3325)","1","resistors","I13";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"22;
%"RSMD0805"
"1","(-950,3325)","1","resistors","I14";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"19;
%"RSMD0805"
"1","(-900,3325)","1","resistors","I15";
;
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"20;
%"RSMD0805"
"1","(-275,3300)","1","resistors","I16";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"8;
%"RSMD0805"
"1","(-250,3300)","1","resistors","I17";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"55;
%"RSMD0805"
"1","(-225,3300)","1","resistors","I18";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"63;
%"RSMD0805"
"1","(-200,3300)","1","resistors","I19";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"66;
%"INPORT"
"1","(-2650,3850)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"RSMD0805"
"1","(-175,3300)","1","resistors","I20";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"65;
%"RSMD0805"
"1","(-150,3300)","1","resistors","I21";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"64;
%"RSMD0805"
"1","(200,3350)","1","resistors","I22";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"28;
%"RSMD0805"
"1","(325,3325)","1","resistors","I23";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?"
VALUE"50";
"A<0>"7;
"B<0>"27;
%"MC10H125"
"1","(1500,3725)","0","ecl","I24";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"51;
"GND"50;
"VEE"49;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"43;
"D4* \B"0;
"D3* \B"0;
"D2* \B"0;
"D1* \B"27;
"D4"0;
"D3"0;
"D2"0;
"D1"28;
"VBB"0;
%"RSMD0805"
"1","(875,3325)","1","resistors","I25";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"28;
%"RSMD0805"
"1","(1175,3325)","1","resistors","I26";
;
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"27;
%"CSMD0603"
"1","(1300,4275)","0","capacitors","I27";
;
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603";
"B<0>"50;
"A<0>"49;
%"CSMD0603"
"1","(1600,4275)","0","capacitors","I28";
;
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF";
"B<0>"51;
"A<0>"50;
%"HCT123"
"1","(2425,3700)","0","misc","I29";
;
CDS_LIB"misc"
PULSE_WIDTH"10000"
VLOG_PARAM1"pulse_width:integer"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"GND"47;
"VCC"48;
"IN_B2"0;
"IN_B1"43;
"IN_A2* \B"0;
"IN_A1* \B"44;
"REXT/CEXT2"0;
"REXT/CEXT1"76;
"CEXT2"0;
"CEXT1"69;
"Q2* \B"0;
"Q1* \B"41;
"Q2"0;
"Q1"71;
"RD2* \B"0;
"RD1* \B"70;
%"INPORT"
"1","(-2650,3950)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"CSMD0603"
"1","(2475,3250)","0","capacitors","I30";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603";
"B<0>"47;
"A<0>"48;
%"74HCT273"
"1","(3250,3675)","0","ttl","I31";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-250";
"MR* \B"53;
"GND"79;
"VCC"78;
"CP"41;
"D7"0;
"D6"0;
"D5"0;
"D4"0;
"D3"0;
"D2"0;
"D1"0;
"D0"72;
"Q7"0;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"0;
"Q0"73;
%"LED_L"
"1","(2750,4475)","0","misc","I32";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"81;
"B\NAC"80;
%"LED_L"
"1","(3650,4175)","0","misc","I33";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"74;
"B\NAC"75;
%"RSMD0805"
"1","(3650,4000)","1","resistors","I34";
;
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
VALUE"100"
$LOCATION"?";
"A<0>"73;
"B<0>"74;
%"RSMD0805"
"1","(2750,4275)","1","resistors","I35";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
VALUE"100"
$LOCATION"?";
"A<0>"71;
"B<0>"81;
%"CSMD0603"
"1","(3175,4225)","0","capacitors","I36";
;
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603";
"B<0>"79;
"A<0>"78;
%"RSMD0805"
"1","(2125,4525)","0","resistors","I37";
;
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
VALUE"2K"
$LOCATION"?";
"A<0>"77;
"B<0>"69;
%"CSMD0805"
"1","(2350,4375)","1","capacitors","I38";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
PART_NAME"CSMD0805"
VOLTAGE"25V"
PACKTYPE"0805"
VALUE"15PF";
"B<0>"69;
"A<0>"76;
%"MC10H124"
"1","(1875,2600)","2","ecl","I39";
;
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"40;
"GND"68;
"VCC"42;
"VEE"67;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"3;
"A_OUT* \B"6;
"D_OUT"0;
"C_OUT"0;
"B_OUT"0;
"A_OUT"10,9;
"D_IN"0;
"C_IN"0;
"B_IN"1;
"A_IN"41;
%"SY100EL34L"
"1","(-475,3800)","0","misc","I4";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175";
"Q0"64;
"Q1"66;
"Q2"55;
"Q0* \B"65;
"Q1* \B"63;
"Q2* \B"8;
"VEE"52;
"EN* \B"0;
"CLK* \B"20;
"CLK"19;
"VBB"0;
"MR"0;
"GND0"18;
"GND1"18;
"GND2"18;
%"CSMD0603"
"1","(2125,2150)","0","capacitors","I40";
;
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF";
"B<0>"42;
"A<0>"68;
%"CSMD0603"
"1","(1625,2150)","0","capacitors","I41";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"68;
"A<0>"67;
%"SY100EL05"
"1","(-1650,2600)","2","ttl","I42";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q* \B"0;
"Q"2;
"VEE"46;
"GND"62;
"D_B* \B"10,9;
"D_B"21;
"D_A* \B"6;
"D_A"10,9;
%"CSMD0603"
"1","(-1625,2975)","0","capacitors","I43";
;
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603";
"B<0>"62;
"A<0>"46;
%"RSMD0805"
"1","(1075,3050)","1","resistors","I44";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
VALUE"50"
$LOCATION"?";
"A<0>"6;
"B<0>"7;
%"RSMD0805"
"1","(950,3050)","1","resistors","I45";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
VALUE"50"
$LOCATION"?";
"A<0>"10,9;
"B<0>"7;
%"RSMD0805"
"1","(-1200,3300)","1","resistors","I46";
;
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
$LOCATION"?";
"A<0>"7;
"B<0>"21;
%"RSMD0805"
"1","(-1300,3300)","1","resistors","I47";
;
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"?"
VALUE"50";
"A<0>"7;
"B<0>"10,9;
%"MC10E016"
"1","(-1625,1725)","0","ecl","I48";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,450,125,-325";
"GND3"54;
"GND2"54;
"GND1"54;
"GND0"54;
"TCLD"0;
"TC* \B"4;
"CLK"2;
"MR"33;
"PE* \B"3;
"CE* \B"31;
"Q7"0;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"0;
"Q0"0;
"P7"30;
"P6"5;
"P5"35;
"P4"38;
"P3"32;
"P2"36;
"P1"37;
"P0"29;
"VEE"56;
%"INPORT"
"1","(-2800,2025)","0","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"SIP_HEADER_2PIN"
"1","(75,4000)","0","misc","I5";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"27;
"1 \B"64;
%"INPORT"
"1","(-2800,1975)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"INPORT"
"1","(-2800,1925)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(-2800,1875)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"INPORT"
"1","(-2800,1825)","0","standard","I53";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(-2800,1775)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(-2800,1725)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-2800,1675)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(-2800,1525)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"MC10H131"
"1","(-500,1775)","0","ecl","I59";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"59;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"4;
"CE1* \B"2;
"S2"0;
"S1"0;
"R2"0;
"R1"4;
"Q2* \B"57;
"Q1* \B"34;
"Q2"45;
"Q1"0;
"GND2"60;
"GND1"60;
%"SIP_HEADER_2PIN"
"1","(75,3900)","0","misc","I6";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"28;
"1 \B"65;
%"MC10H104"
"1","(-1050,800)","2","ecl","I60";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200";
"VEE"61;
"GND2"58;
"GND1"58;
"Q4* \B"0;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"31;
"B4"0;
"B3"0;
"B2"0;
"B1"34;
"A4"0;
"A3"0;
"A2"0;
"A1"4;
%"RSMD0805"
"1","(-2700,3025)","1","resistors","I61";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"29;
"B<0>"7;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I62";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"37;
"B<0>"7;
%"RSMD0805"
"1","(-2650,2950)","1","resistors","I63";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"36;
"B<0>"7;
%"RSMD0805"
"1","(-2625,2925)","1","resistors","I64";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"32;
"B<0>"7;
%"RSMD0805"
"1","(-2600,2900)","1","resistors","I65";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"38;
"B<0>"7;
%"RSMD0805"
"1","(-2575,2875)","1","resistors","I66";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"35;
"B<0>"7;
%"RSMD0805"
"1","(-2550,2850)","1","resistors","I67";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"5;
"B<0>"7;
%"RSMD0805"
"1","(-2525,2825)","1","resistors","I68";
;
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
$LOCATION"?";
"A<0>"30;
"B<0>"7;
%"RSMD0805"
"1","(-2400,3000)","1","resistors","I69";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"3;
"B<0>"7;
%"SIP_HEADER_2PIN"
"1","(75,3800)","0","misc","I7";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"27;
"1 \B"66;
%"RSMD0805"
"1","(-2300,3000)","1","resistors","I70";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"33;
"B<0>"7;
%"RSMD0805"
"1","(-2175,2975)","1","resistors","I71";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"2;
"B<0>"7;
%"CSMD0603"
"1","(-1650,2400)","0","capacitors","I72";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603";
"B<0>"54;
"A<0>"56;
%"CSMD0603"
"1","(-475,2325)","0","capacitors","I73";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603";
"B<0>"59;
"A<0>"60;
%"OUTPORT"
"1","(275,1725)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"OUTPORT"
"1","(250,1650)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"CSMD0603"
"1","(-1075,1275)","0","capacitors","I76";
;
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603";
"B<0>"58;
"A<0>"61;
%"RSMD0805"
"1","(-2275,650)","1","resistors","I77";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
VALUE"50"
$LOCATION"?";
"A<0>"39;
"B<0>"31;
%"RSMD0805"
"1","(-825,600)","1","resistors","I78";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?"
VALUE"50";
"A<0>"39;
"B<0>"4;
%"RSMD0805"
"1","(575,650)","1","resistors","I79";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"39;
"B<0>"34;
%"SIP_HEADER_2PIN"
"1","(75,3700)","0","misc","I8";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"28;
"1 \B"63;
%"INPORT"
"1","(2900,3100)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"CSMD0603"
"1","(-1600,4350)","0","capacitors","I81";
;
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"11;
"A<0>"25;
%"CSMD0603"
"1","(-475,4350)","0","capacitors","I82";
;
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603";
"B<0>"52;
"A<0>"18;
%"CSMD0805"
"1","(-2250,3450)","0","capacitors","I83";
;
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
PART_NAME"CSMD0805"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF";
"B<0>"24;
"A<0>"26;
%"OUTPORT"
"1","(-375,4950)","0","standard","I84";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(-375,4900)","0","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(-375,4800)","0","standard","I86";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(-375,4725)","0","standard","I87";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(-375,4600)","0","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"OUTPORT"
"1","(-375,4525)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"SIP_HEADER_2PIN"
"1","(75,3600)","0","misc","I9";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"27;
"1 \B"55;
%"INPORT"
"1","(1475,1900)","0","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
END.
