
*** Running vivado
    with args -log top_uart.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_uart.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_uart.tcl -notrace
Command: link_design -top top_uart -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/net/e/souajih/Documents/blegal/EN325/5_FPGA/1_FPGASynthesis/xdc/nexys_4.xdc]
Finished Parsing XDC File [/net/e/souajih/Documents/blegal/EN325/5_FPGA/1_FPGASynthesis/xdc/nexys_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.172 ; gain = 343.430 ; free physical = 257 ; free virtual = 16480
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.199 ; gain = 73.027 ; free physical = 252 ; free virtual = 16476

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21b257e9a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 2209.699 ; gain = 471.500 ; free physical = 122 ; free virtual = 16037

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1788e4d4e

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 123 ; free virtual = 16041
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1db77a8f2

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 123 ; free virtual = 16041
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ee3c4a9e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 123 ; free virtual = 16041
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ee3c4a9e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 122 ; free virtual = 16041
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d8f2c900

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 122 ; free virtual = 16041
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d8f2c900

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 122 ; free virtual = 16041
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 122 ; free virtual = 16041
Ending Logic Optimization Task | Checksum: 1d8f2c900

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 122 ; free virtual = 16041

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d8f2c900

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 120 ; free virtual = 16040

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d8f2c900

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.699 ; gain = 0.000 ; free physical = 120 ; free virtual = 16040
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 2209.699 ; gain = 544.527 ; free physical = 120 ; free virtual = 16040
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2241.715 ; gain = 0.004 ; free physical = 116 ; free virtual = 16038
INFO: [Common 17-1381] The checkpoint '/net/e/souajih/Documents/blegal/EN325/5_FPGA/1_FPGASynthesis/vivado/UART_RGB2YUV.runs/impl_4/top_uart_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_uart_drc_opted.rpt -pb top_uart_drc_opted.pb -rpx top_uart_drc_opted.rpx
Command: report_drc -file top_uart_drc_opted.rpt -pb top_uart_drc_opted.pb -rpx top_uart_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/vivado/2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /net/e/souajih/Documents/blegal/EN325/5_FPGA/1_FPGASynthesis/vivado/UART_RGB2YUV.runs/impl_4/top_uart_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 149 ; free virtual = 16022
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1693b8b8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 149 ; free virtual = 16022
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 149 ; free virtual = 16022

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c95ff94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 133 ; free virtual = 16017

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140851c76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 142 ; free virtual = 16013

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140851c76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 141 ; free virtual = 16013
Phase 1 Placer Initialization | Checksum: 140851c76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 141 ; free virtual = 16013

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f916fbf2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2379.430 ; gain = 49.672 ; free physical = 133 ; free virtual = 16009

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.434 ; gain = 0.000 ; free physical = 142 ; free virtual = 15999

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 170f1fa5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 141 ; free virtual = 16000
Phase 2 Global Placement | Checksum: 1cf2c92c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 140 ; free virtual = 15999

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cf2c92c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 140 ; free virtual = 15999

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1964cad96

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 126 ; free virtual = 15998

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f4759a1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 126 ; free virtual = 15998

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19fb3c04e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 126 ; free virtual = 15998

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19fb3c04e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 126 ; free virtual = 15998

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23f246895

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 118 ; free virtual = 15996

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 22fad5249

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 136 ; free virtual = 15995

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2370d9c42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 134 ; free virtual = 15995

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2370d9c42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 134 ; free virtual = 15995

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2370d9c42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 128 ; free virtual = 15993
Phase 3 Detail Placement | Checksum: 2370d9c42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 128 ; free virtual = 15993

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d22f33e8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d22f33e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 124 ; free virtual = 15995
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.087. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19833dab5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 140 ; free virtual = 15988
Phase 4.1 Post Commit Optimization | Checksum: 19833dab5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 140 ; free virtual = 15988

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19833dab5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 141 ; free virtual = 15989

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19833dab5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 141 ; free virtual = 15989

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b0321f28

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 141 ; free virtual = 15989
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b0321f28

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 141 ; free virtual = 15989
Ending Placer Task | Checksum: 125b20811

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 158 ; free virtual = 16006
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2387.434 ; gain = 57.676 ; free physical = 158 ; free virtual = 16006
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2387.434 ; gain = 0.000 ; free physical = 150 ; free virtual = 16003
INFO: [Common 17-1381] The checkpoint '/net/e/souajih/Documents/blegal/EN325/5_FPGA/1_FPGASynthesis/vivado/UART_RGB2YUV.runs/impl_4/top_uart_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_uart_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2387.434 ; gain = 0.000 ; free physical = 140 ; free virtual = 15995
INFO: [runtcl-4] Executing : report_utilization -file top_uart_utilization_placed.rpt -pb top_uart_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2387.434 ; gain = 0.000 ; free physical = 143 ; free virtual = 16002
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_uart_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2387.434 ; gain = 0.000 ; free physical = 143 ; free virtual = 16002
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
