{"vcs1":{"timestamp_begin":1730358837.444175856, "rt":1.53, "ut":0.33, "st":0.30}}
{"vcselab":{"timestamp_begin":1730358839.060437843, "rt":1.31, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1730358840.459234680, "rt":0.37, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730358836.700382413}
{"VCS_COMP_START_TIME": 1730358836.700382413}
{"VCS_COMP_END_TIME": 1730358842.967663478}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331064}}
{"stitch_vcselab": {"peak_mem": 231564}}
