
<h1 align="center">
  <br>
  Pipelined MIPS Microprocessor
  <br>
</h1>

<h4 align="center">Project for Computer Architecture Lab. Written in Verilog on Xilinx.</h4>


<hr>

## About
Pipelined-architecture MIPS Microprocessor (32-bit) implemented in Verilog, supporting 
Arithmetic, Immediate, Branch, and Jump instructions. <p> Uses Forwarding & Stalls to handle Data Hazards, and Instruction-Flushing to handle Control Hazards. </p> <p> Implemented in a parameterized manner to allow for easy changing of Register and Memory sizes.</p>
For further information and design details, see the [about.pdf](https://drive.google.com/file/d/1YdnUR3UkagfX-PjxKnQS0fLA3fbLDMo2/view?usp=sharing) document.

## Notes

Some test programs and an assembler app for this Verilog Microprocessor is available at [MIPS Assembler](https://github.com/kamiljaved98/mips-assembler).

---

> [kamiljaved.pythonanywhere.com](https://kamiljaved.pythonanywhere.com/) &nbsp;&middot;&nbsp;
> GitHub [@kamiljaved98](https://github.com/kamiljaved98)
