
FreeRTOSEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003560  080000c0  080000c0  000080c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08003620  08003620  0000b620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800379c  0800379c  0000b79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080037a0  080037a0  0000b7a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  080037a4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001384  20000014  080037b8  00010014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001398  080037b8  00011398  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00010014  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000812b  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00011454  00000000  00000000  00018167  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003711  00000000  00000000  000295bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ec8  00000000  00000000  0002ccd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000fa8  00000000  00000000  0002db98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007b23  00000000  00000000  0002eb40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000048ad  00000000  00000000  00036663  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      00000082  00000000  00000000  0003af10  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000254c  00000000  00000000  0003af94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003608 	.word	0x08003608

080000e8 <frame_dummy>:
 80000e8:	b508      	push	{r3, lr}
 80000ea:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4803      	ldr	r0, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4904      	ldr	r1, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd08      	pop	{r3, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	08003608 	.word	0x08003608
 8000104:	20000018 	.word	0x20000018

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	2a00      	cmp	r2, #0
 8000112:	d001      	beq.n	8000118 <strcmp+0x10>
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__aeabi_uidiv>:
 8000130:	2900      	cmp	r1, #0
 8000132:	d034      	beq.n	800019e <.udivsi3_skip_div0_test+0x6a>

08000134 <.udivsi3_skip_div0_test>:
 8000134:	2301      	movs	r3, #1
 8000136:	2200      	movs	r2, #0
 8000138:	b410      	push	{r4}
 800013a:	4288      	cmp	r0, r1
 800013c:	d32c      	bcc.n	8000198 <.udivsi3_skip_div0_test+0x64>
 800013e:	2401      	movs	r4, #1
 8000140:	0724      	lsls	r4, r4, #28
 8000142:	42a1      	cmp	r1, r4
 8000144:	d204      	bcs.n	8000150 <.udivsi3_skip_div0_test+0x1c>
 8000146:	4281      	cmp	r1, r0
 8000148:	d202      	bcs.n	8000150 <.udivsi3_skip_div0_test+0x1c>
 800014a:	0109      	lsls	r1, r1, #4
 800014c:	011b      	lsls	r3, r3, #4
 800014e:	e7f8      	b.n	8000142 <.udivsi3_skip_div0_test+0xe>
 8000150:	00e4      	lsls	r4, r4, #3
 8000152:	42a1      	cmp	r1, r4
 8000154:	d204      	bcs.n	8000160 <.udivsi3_skip_div0_test+0x2c>
 8000156:	4281      	cmp	r1, r0
 8000158:	d202      	bcs.n	8000160 <.udivsi3_skip_div0_test+0x2c>
 800015a:	0049      	lsls	r1, r1, #1
 800015c:	005b      	lsls	r3, r3, #1
 800015e:	e7f8      	b.n	8000152 <.udivsi3_skip_div0_test+0x1e>
 8000160:	4288      	cmp	r0, r1
 8000162:	d301      	bcc.n	8000168 <.udivsi3_skip_div0_test+0x34>
 8000164:	1a40      	subs	r0, r0, r1
 8000166:	431a      	orrs	r2, r3
 8000168:	084c      	lsrs	r4, r1, #1
 800016a:	42a0      	cmp	r0, r4
 800016c:	d302      	bcc.n	8000174 <.udivsi3_skip_div0_test+0x40>
 800016e:	1b00      	subs	r0, r0, r4
 8000170:	085c      	lsrs	r4, r3, #1
 8000172:	4322      	orrs	r2, r4
 8000174:	088c      	lsrs	r4, r1, #2
 8000176:	42a0      	cmp	r0, r4
 8000178:	d302      	bcc.n	8000180 <.udivsi3_skip_div0_test+0x4c>
 800017a:	1b00      	subs	r0, r0, r4
 800017c:	089c      	lsrs	r4, r3, #2
 800017e:	4322      	orrs	r2, r4
 8000180:	08cc      	lsrs	r4, r1, #3
 8000182:	42a0      	cmp	r0, r4
 8000184:	d302      	bcc.n	800018c <.udivsi3_skip_div0_test+0x58>
 8000186:	1b00      	subs	r0, r0, r4
 8000188:	08dc      	lsrs	r4, r3, #3
 800018a:	4322      	orrs	r2, r4
 800018c:	2800      	cmp	r0, #0
 800018e:	d003      	beq.n	8000198 <.udivsi3_skip_div0_test+0x64>
 8000190:	091b      	lsrs	r3, r3, #4
 8000192:	d001      	beq.n	8000198 <.udivsi3_skip_div0_test+0x64>
 8000194:	0909      	lsrs	r1, r1, #4
 8000196:	e7e3      	b.n	8000160 <.udivsi3_skip_div0_test+0x2c>
 8000198:	1c10      	adds	r0, r2, #0
 800019a:	bc10      	pop	{r4}
 800019c:	4770      	bx	lr
 800019e:	2800      	cmp	r0, #0
 80001a0:	d001      	beq.n	80001a6 <.udivsi3_skip_div0_test+0x72>
 80001a2:	2000      	movs	r0, #0
 80001a4:	43c0      	mvns	r0, r0
 80001a6:	b407      	push	{r0, r1, r2}
 80001a8:	4802      	ldr	r0, [pc, #8]	; (80001b4 <.udivsi3_skip_div0_test+0x80>)
 80001aa:	a102      	add	r1, pc, #8	; (adr r1, 80001b4 <.udivsi3_skip_div0_test+0x80>)
 80001ac:	1840      	adds	r0, r0, r1
 80001ae:	9002      	str	r0, [sp, #8]
 80001b0:	bd03      	pop	{r0, r1, pc}
 80001b2:	46c0      	nop			; (mov r8, r8)
 80001b4:	00000019 	.word	0x00000019

080001b8 <__aeabi_uidivmod>:
 80001b8:	2900      	cmp	r1, #0
 80001ba:	d0f0      	beq.n	800019e <.udivsi3_skip_div0_test+0x6a>
 80001bc:	b503      	push	{r0, r1, lr}
 80001be:	f7ff ffb9 	bl	8000134 <.udivsi3_skip_div0_test>
 80001c2:	bc0e      	pop	{r1, r2, r3}
 80001c4:	4342      	muls	r2, r0
 80001c6:	1a89      	subs	r1, r1, r2
 80001c8:	4718      	bx	r3
 80001ca:	46c0      	nop			; (mov r8, r8)

080001cc <__aeabi_idiv0>:
 80001cc:	4770      	bx	lr
 80001ce:	46c0      	nop			; (mov r8, r8)

080001d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001d0:	480d      	ldr	r0, [pc, #52]	; (8000208 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80001d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001d4:	480d      	ldr	r0, [pc, #52]	; (800020c <LoopForever+0x6>)
  ldr r1, =_edata
 80001d6:	490e      	ldr	r1, [pc, #56]	; (8000210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80001d8:	4a0e      	ldr	r2, [pc, #56]	; (8000214 <LoopForever+0xe>)
  movs r3, #0
 80001da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001dc:	e002      	b.n	80001e4 <LoopCopyDataInit>

080001de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001e2:	3304      	adds	r3, #4

080001e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001e8:	d3f9      	bcc.n	80001de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001ea:	4a0b      	ldr	r2, [pc, #44]	; (8000218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80001ec:	4c0b      	ldr	r4, [pc, #44]	; (800021c <LoopForever+0x16>)
  movs r3, #0
 80001ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001f0:	e001      	b.n	80001f6 <LoopFillZerobss>

080001f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001f4:	3204      	adds	r2, #4

080001f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001f8:	d3fb      	bcc.n	80001f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80001fa:	f000 f813 	bl	8000224 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80001fe:	f003 f9a3 	bl	8003548 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000202:	f000 f8f3 	bl	80003ec <main>

08000206 <LoopForever>:

LoopForever:
    b LoopForever
 8000206:	e7fe      	b.n	8000206 <LoopForever>

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000208:	20002000 	.word	0x20002000
  mov   sp, r0          /* set stack pointer */

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800020c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000210:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000214:	080037a4 	.word	0x080037a4
  adds r4, r0, r3
  cmp r4, r1
  bcc CopyDataInit
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000218:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800021c:	20001398 	.word	0x20001398

08000220 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000220:	e7fe      	b.n	8000220 <ADC1_COMP_IRQHandler>
	...

08000224 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000224:	4b11      	ldr	r3, [pc, #68]	; (800026c <SystemInit+0x48>)
 8000226:	2201      	movs	r2, #1
 8000228:	6819      	ldr	r1, [r3, #0]
 800022a:	4311      	orrs	r1, r2
 800022c:	6019      	str	r1, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 800022e:	6858      	ldr	r0, [r3, #4]
 8000230:	490f      	ldr	r1, [pc, #60]	; (8000270 <SystemInit+0x4c>)
 8000232:	4001      	ands	r1, r0
 8000234:	6059      	str	r1, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000236:	6818      	ldr	r0, [r3, #0]
 8000238:	490e      	ldr	r1, [pc, #56]	; (8000274 <SystemInit+0x50>)
 800023a:	4001      	ands	r1, r0
 800023c:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800023e:	6818      	ldr	r0, [r3, #0]
 8000240:	490d      	ldr	r1, [pc, #52]	; (8000278 <SystemInit+0x54>)
 8000242:	4001      	ands	r1, r0
 8000244:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000246:	6858      	ldr	r0, [r3, #4]
 8000248:	490c      	ldr	r1, [pc, #48]	; (800027c <SystemInit+0x58>)
 800024a:	4001      	ands	r1, r0
 800024c:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800024e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000250:	200f      	movs	r0, #15
 8000252:	4381      	bics	r1, r0
 8000254:	62d9      	str	r1, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8000256:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000258:	4909      	ldr	r1, [pc, #36]	; (8000280 <SystemInit+0x5c>)
 800025a:	4001      	ands	r1, r0
 800025c:	6319      	str	r1, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800025e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000260:	4391      	bics	r1, r2

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000262:	2200      	movs	r2, #0
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000264:	6359      	str	r1, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000266:	609a      	str	r2, [r3, #8]

}
 8000268:	4770      	bx	lr
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	40021000 	.word	0x40021000
 8000270:	f8ffb80c 	.word	0xf8ffb80c
 8000274:	fef6ffff 	.word	0xfef6ffff
 8000278:	fffbffff 	.word	0xfffbffff
 800027c:	ffc0ffff 	.word	0xffc0ffff
 8000280:	fffffeac 	.word	0xfffffeac

08000284 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000284:	4770      	bx	lr

08000286 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000286:	e7fe      	b.n	8000286 <HardFault_Handler>

08000288 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000288:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800028a:	f003 f93f 	bl	800350c <HAL_IncTick>
  osSystickHandler();
 800028e:	f001 fe37 	bl	8001f00 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000292:	bd08      	pop	{r3, pc}

08000294 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8000294:	b508      	push	{r3, lr}
	HAL_UART1_IRQ();
 8000296:	f000 fa8f 	bl	80007b8 <HAL_UART1_IRQ>
}
 800029a:	bd08      	pop	{r3, pc}

0800029c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800029c:	b508      	push	{r3, lr}
	HAL_UART2_IRQ();
 800029e:	f000 fa90 	bl	80007c2 <HAL_UART2_IRQ>
}
 80002a2:	bd08      	pop	{r3, pc}

080002a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a4:	4b0e      	ldr	r3, [pc, #56]	; (80002e0 <HAL_MspInit+0x3c>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002a6:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a8:	6999      	ldr	r1, [r3, #24]
 80002aa:	2201      	movs	r2, #1
 80002ac:	4311      	orrs	r1, r2
 80002ae:	6199      	str	r1, [r3, #24]
 80002b0:	699b      	ldr	r3, [r3, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002b2:	2100      	movs	r1, #0
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002b4:	401a      	ands	r2, r3

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002b6:	2005      	movs	r0, #5
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002b8:	9201      	str	r2, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002ba:	4240      	negs	r0, r0
 80002bc:	1c0a      	adds	r2, r1, #0
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002be:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002c0:	f003 f89e 	bl	8003400 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80002c4:	2002      	movs	r0, #2
 80002c6:	4240      	negs	r0, r0
 80002c8:	2103      	movs	r1, #3
 80002ca:	2200      	movs	r2, #0
 80002cc:	f003 f898 	bl	8003400 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 80002d0:	2001      	movs	r0, #1
 80002d2:	4240      	negs	r0, r0
 80002d4:	2103      	movs	r1, #3
 80002d6:	2200      	movs	r2, #0
 80002d8:	f003 f892 	bl	8003400 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002dc:	bd07      	pop	{r0, r1, r2, pc}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	40021000 	.word	0x40021000

080002e4 <HAL_IRDA_MspInit>:
  }

}

void HAL_IRDA_MspInit(IRDA_HandleTypeDef* hirda)
{
 80002e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hirda->Instance==USART1)
 80002e6:	6802      	ldr	r2, [r0, #0]
 80002e8:	4b0f      	ldr	r3, [pc, #60]	; (8000328 <HAL_IRDA_MspInit+0x44>)
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d119      	bne.n	8000322 <HAL_IRDA_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80002ee:	4b0f      	ldr	r3, [pc, #60]	; (800032c <HAL_IRDA_MspInit+0x48>)
 80002f0:	2280      	movs	r2, #128	; 0x80
 80002f2:	6999      	ldr	r1, [r3, #24]
 80002f4:	01d2      	lsls	r2, r2, #7
 80002f6:	4311      	orrs	r1, r2
 80002f8:	6199      	str	r1, [r3, #24]
 80002fa:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002fc:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80002fe:	401a      	ands	r2, r3
 8000300:	9200      	str	r2, [sp, #0]
 8000302:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000304:	23c0      	movs	r3, #192	; 0xc0
 8000306:	00db      	lsls	r3, r3, #3
 8000308:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800030a:	2302      	movs	r3, #2
 800030c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	2300      	movs	r3, #0
 8000310:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000312:	2303      	movs	r3, #3
 8000314:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000316:	05c0      	lsls	r0, r0, #23
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000318:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031a:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800031c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031e:	f002 ff1b 	bl	8003158 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000322:	b007      	add	sp, #28
 8000324:	bd00      	pop	{pc}
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	40013800 	.word	0x40013800
 800032c:	40021000 	.word	0x40021000

08000330 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000330:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000332:	6802      	ldr	r2, [r0, #0]
 8000334:	4b14      	ldr	r3, [pc, #80]	; (8000388 <HAL_UART_MspInit+0x58>)
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000336:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000338:	429a      	cmp	r2, r3
 800033a:	d122      	bne.n	8000382 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800033c:	4b13      	ldr	r3, [pc, #76]	; (800038c <HAL_UART_MspInit+0x5c>)
 800033e:	2280      	movs	r2, #128	; 0x80
 8000340:	69d9      	ldr	r1, [r3, #28]
 8000342:	0292      	lsls	r2, r2, #10
 8000344:	4311      	orrs	r1, r2
 8000346:	61d9      	str	r1, [r3, #28]
 8000348:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800034a:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800034c:	401a      	ands	r2, r3
 800034e:	9200      	str	r2, [sp, #0]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000350:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000352:	2401      	movs	r4, #1
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000354:	9b00      	ldr	r3, [sp, #0]
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000356:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000358:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035a:	05c0      	lsls	r0, r0, #23
 800035c:	a901      	add	r1, sp, #4
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035e:	9303      	str	r3, [sp, #12]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000360:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000362:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000364:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000366:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000368:	f002 fef6 	bl	8003158 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800036c:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800036e:	230c      	movs	r3, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000370:	05c0      	lsls	r0, r0, #23
 8000372:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000374:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000376:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000378:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800037a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800037c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037e:	f002 feeb 	bl	8003158 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000382:	b006      	add	sp, #24
 8000384:	bd70      	pop	{r4, r5, r6, pc}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	40004400 	.word	0x40004400
 800038c:	40021000 	.word	0x40021000

08000390 <HAL_IRDA_MspDeInit>:

void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef* hirda)
{
 8000390:	b508      	push	{r3, lr}

  if(hirda->Instance==USART1)
 8000392:	6802      	ldr	r2, [r0, #0]
 8000394:	4b07      	ldr	r3, [pc, #28]	; (80003b4 <HAL_IRDA_MspDeInit+0x24>)
 8000396:	429a      	cmp	r2, r3
 8000398:	d10a      	bne.n	80003b0 <HAL_IRDA_MspDeInit+0x20>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800039a:	4b07      	ldr	r3, [pc, #28]	; (80003b8 <HAL_IRDA_MspDeInit+0x28>)
 800039c:	4a07      	ldr	r2, [pc, #28]	; (80003bc <HAL_IRDA_MspDeInit+0x2c>)
 800039e:	6999      	ldr	r1, [r3, #24]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80003a0:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80003a2:	400a      	ands	r2, r1
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80003a4:	21c0      	movs	r1, #192	; 0xc0
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80003a6:	619a      	str	r2, [r3, #24]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80003a8:	05c0      	lsls	r0, r0, #23
 80003aa:	00c9      	lsls	r1, r1, #3
 80003ac:	f002 ff86 	bl	80032bc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 80003b0:	bd08      	pop	{r3, pc}
 80003b2:	46c0      	nop			; (mov r8, r8)
 80003b4:	40013800 	.word	0x40013800
 80003b8:	40021000 	.word	0x40021000
 80003bc:	ffffbfff 	.word	0xffffbfff

080003c0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80003c0:	b508      	push	{r3, lr}

  if(huart->Instance==USART2)
 80003c2:	6802      	ldr	r2, [r0, #0]
 80003c4:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <HAL_UART_MspDeInit+0x20>)
 80003c6:	429a      	cmp	r2, r3
 80003c8:	d109      	bne.n	80003de <HAL_UART_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80003ca:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <HAL_UART_MspDeInit+0x24>)
 80003cc:	4a06      	ldr	r2, [pc, #24]	; (80003e8 <HAL_UART_MspDeInit+0x28>)
 80003ce:	69d9      	ldr	r1, [r3, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 80003d0:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80003d2:	400a      	ands	r2, r1
 80003d4:	61da      	str	r2, [r3, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 80003d6:	05c0      	lsls	r0, r0, #23
 80003d8:	210f      	movs	r1, #15
 80003da:	f002 ff6f 	bl	80032bc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80003de:	bd08      	pop	{r3, pc}
 80003e0:	40004400 	.word	0x40004400
 80003e4:	40021000 	.word	0x40021000
 80003e8:	fffdffff 	.word	0xfffdffff

080003ec <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "Drone_App.h"

int main(void)
{
 80003ec:	b508      	push	{r3, lr}

	systemInit();
 80003ee:	f000 fcf3 	bl	8000dd8 <systemInit>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  //pbq = xQueueCreate(10, sizeof(int));

	taskCreation();
 80003f2:	f000 fc73 	bl	8000cdc <taskCreation>

    /* Start the RTOS Scheduler */
    vTaskStartScheduler();
 80003f6:	f000 fe15 	bl	8001024 <vTaskStartScheduler>
 80003fa:	e7fe      	b.n	80003fa <main+0xe>

080003fc <initString>:
 *  */

void initString(char * buffer, uint8_t length)
{
	uint8_t i;
	for(i=0;i<length;i++)
 80003fc:	1c03      	adds	r3, r0, #0
 80003fe:	1a1a      	subs	r2, r3, r0
 8000400:	b2d2      	uxtb	r2, r2
 8000402:	428a      	cmp	r2, r1
 8000404:	d203      	bcs.n	800040e <initString+0x12>
	{
		buffer[i] = 0;
 8000406:	2200      	movs	r2, #0
 8000408:	701a      	strb	r2, [r3, #0]
 800040a:	3301      	adds	r3, #1
 800040c:	e7f7      	b.n	80003fe <initString+0x2>
	}
}
 800040e:	4770      	bx	lr

08000410 <searchChar>:
 *  			  else       -> 0
 *
 *  */

uint8_t searchChar(char *buffer, uint8_t length, char character)
{
 8000410:	b530      	push	{r4, r5, lr}
	uint8_t index=0;
	tBool found = FALSE;
	char bufferchar;

	while((index < length) && (!found))
 8000412:	2300      	movs	r3, #0
 8000414:	b2dc      	uxtb	r4, r3
 8000416:	428c      	cmp	r4, r1
 8000418:	d207      	bcs.n	800042a <searchChar+0x1a>
 800041a:	3301      	adds	r3, #1
 800041c:	18c5      	adds	r5, r0, r3
 800041e:	3d01      	subs	r5, #1
	{
		bufferchar = *(buffer+index);
		if (bufferchar == character)
 8000420:	782d      	ldrb	r5, [r5, #0]
 8000422:	4295      	cmp	r5, r2
 8000424:	d1f6      	bne.n	8000414 <searchChar+0x4>
 8000426:	1c20      	adds	r0, r4, #0
 8000428:	e000      	b.n	800042c <searchChar+0x1c>
			found = TRUE;
			return index;
		}else
			index++;
	}
	return 0;
 800042a:	2000      	movs	r0, #0
}
 800042c:	bd30      	pop	{r4, r5, pc}

0800042e <CreateFIFO>:

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
	buffer->bufferLen = size;
	buffer->rxPtr = 0;
 800042e:	2300      	movs	r3, #0
 *
 *  */

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
 8000430:	6041      	str	r1, [r0, #4]
	buffer->bufferLen = size;
 8000432:	8102      	strh	r2, [r0, #8]
	buffer->rxPtr = 0;
 8000434:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8000436:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8000438:	8143      	strh	r3, [r0, #10]
}
 800043a:	4770      	bx	lr

0800043c <ResetFIFO>:
 *
 *  */

void ResetFIFO(CircularBuffer* buffer)
{
	buffer->rxPtr = 0;
 800043c:	2300      	movs	r3, #0
 800043e:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8000440:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8000442:	8143      	strh	r3, [r0, #10]
}
 8000444:	4770      	bx	lr

08000446 <GetFIFOByte>:
 *  @return:      data.
 *
 *  */

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 8000446:	b538      	push	{r3, r4, r5, lr}
    uint8_t data;
	//interruptsDisable();
    data = buffer->bufferPtr[buffer->rxPtr];
 8000448:	6842      	ldr	r2, [r0, #4]
 800044a:	8803      	ldrh	r3, [r0, #0]
 *  @return:      data.
 *
 *  */

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 800044c:	1c04      	adds	r4, r0, #0
    uint8_t data;
	//interruptsDisable();
    data = buffer->bufferPtr[buffer->rxPtr];
 800044e:	5cd5      	ldrb	r5, [r2, r3]
    buffer->numOfBytes--;
 8000450:	8942      	ldrh	r2, [r0, #10]
    buffer->rxPtr++;
 8000452:	3301      	adds	r3, #1
uint8_t GetFIFOByte(CircularBuffer* buffer)
{
    uint8_t data;
	//interruptsDisable();
    data = buffer->bufferPtr[buffer->rxPtr];
    buffer->numOfBytes--;
 8000454:	3a01      	subs	r2, #1
 8000456:	8142      	strh	r2, [r0, #10]
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 8000458:	8921      	ldrh	r1, [r4, #8]
 800045a:	b298      	uxth	r0, r3
 800045c:	f7ff feac 	bl	80001b8 <__aeabi_uidivmod>
    //interruptsEnable();
    return data;
}
 8000460:	1c28      	adds	r0, r5, #0
    uint8_t data;
	//interruptsDisable();
    data = buffer->bufferPtr[buffer->rxPtr];
    buffer->numOfBytes--;
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 8000462:	8021      	strh	r1, [r4, #0]
    //interruptsEnable();
    return data;
}
 8000464:	bd38      	pop	{r3, r4, r5, pc}

08000466 <AddFIFOByte>:
 *  @return:      None.
 *
 *  */

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 8000466:	b510      	push	{r4, lr}
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 8000468:	6842      	ldr	r2, [r0, #4]
 800046a:	8843      	ldrh	r3, [r0, #2]
 *  @return:      None.
 *
 *  */

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 800046c:	1c04      	adds	r4, r0, #0
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 800046e:	54d1      	strb	r1, [r2, r3]
    buffer->numOfBytes++;
 8000470:	8943      	ldrh	r3, [r0, #10]
 8000472:	3301      	adds	r3, #1
 8000474:	8143      	strh	r3, [r0, #10]
    buffer->txPtr++;
 8000476:	8840      	ldrh	r0, [r0, #2]
    buffer->txPtr %= buffer->bufferLen;
 8000478:	8921      	ldrh	r1, [r4, #8]
void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
    buffer->numOfBytes++;
    buffer->txPtr++;
 800047a:	3001      	adds	r0, #1
    buffer->txPtr %= buffer->bufferLen;
 800047c:	b280      	uxth	r0, r0
 800047e:	f7ff fe9b 	bl	80001b8 <__aeabi_uidivmod>
 8000482:	8061      	strh	r1, [r4, #2]
	//interruptsEnable();
}
 8000484:	bd10      	pop	{r4, pc}

08000486 <GetFIFOPendingBytes>:
 *
 *  */

uint16_t GetFIFOPendingBytes(CircularBuffer* buffer)
{
    return buffer->numOfBytes;
 8000486:	8940      	ldrh	r0, [r0, #10]
}
 8000488:	4770      	bx	lr

0800048a <GetFIFOFreeBytes>:
 *
 *  */

uint16_t GetFIFOFreeBytes(CircularBuffer* buffer)
{
    return (buffer->bufferLen)-(buffer->numOfBytes);
 800048a:	8902      	ldrh	r2, [r0, #8]
 800048c:	8943      	ldrh	r3, [r0, #10]
 800048e:	1ad0      	subs	r0, r2, r3
 8000490:	b280      	uxth	r0, r0
}
 8000492:	4770      	bx	lr

08000494 <initStructs>:
 *  @return:      None.
 *
 *  */

void initStructs(void)
{
 8000494:	b538      	push	{r3, r4, r5, lr}
	initString(Disparo.controller, strlen(Disparo.controller));
 8000496:	4c26      	ldr	r4, [pc, #152]	; (8000530 <initStructs+0x9c>)
 8000498:	1c20      	adds	r0, r4, #0
 800049a:	f003 f899 	bl	80035d0 <strlen>
 800049e:	b2c1      	uxtb	r1, r0
 80004a0:	1c20      	adds	r0, r4, #0
	initString(Disparo.weapon, strlen(Disparo.weapon));
 80004a2:	340a      	adds	r4, #10
 *
 *  */

void initStructs(void)
{
	initString(Disparo.controller, strlen(Disparo.controller));
 80004a4:	f7ff ffaa 	bl	80003fc <initString>
	initString(Disparo.weapon, strlen(Disparo.weapon));
 80004a8:	1c20      	adds	r0, r4, #0
 80004aa:	f003 f891 	bl	80035d0 <strlen>
 80004ae:	b2c1      	uxtb	r1, r0
 80004b0:	1c20      	adds	r0, r4, #0
 80004b2:	f7ff ffa3 	bl	80003fc <initString>
	initString(Led.drone, strlen(Led.drone));
 80004b6:	4c1f      	ldr	r4, [pc, #124]	; (8000534 <initStructs+0xa0>)
 80004b8:	1c20      	adds	r0, r4, #0
 80004ba:	f003 f889 	bl	80035d0 <strlen>
	initString(Led.right, strlen(Led.right));
 80004be:	1c25      	adds	r5, r4, #0

void initStructs(void)
{
	initString(Disparo.controller, strlen(Disparo.controller));
	initString(Disparo.weapon, strlen(Disparo.weapon));
	initString(Led.drone, strlen(Led.drone));
 80004c0:	b2c1      	uxtb	r1, r0
	initString(Led.right, strlen(Led.right));
 80004c2:	350a      	adds	r5, #10

void initStructs(void)
{
	initString(Disparo.controller, strlen(Disparo.controller));
	initString(Disparo.weapon, strlen(Disparo.weapon));
	initString(Led.drone, strlen(Led.drone));
 80004c4:	1c20      	adds	r0, r4, #0
 80004c6:	f7ff ff99 	bl	80003fc <initString>
	initString(Led.right, strlen(Led.right));
 80004ca:	1c28      	adds	r0, r5, #0
 80004cc:	f003 f880 	bl	80035d0 <strlen>
 80004d0:	b2c1      	uxtb	r1, r0
 80004d2:	1c28      	adds	r0, r5, #0
	initString(Led.left, strlen(Led.left));
 80004d4:	1c25      	adds	r5, r4, #0
 80004d6:	350b      	adds	r5, #11
void initStructs(void)
{
	initString(Disparo.controller, strlen(Disparo.controller));
	initString(Disparo.weapon, strlen(Disparo.weapon));
	initString(Led.drone, strlen(Led.drone));
	initString(Led.right, strlen(Led.right));
 80004d8:	f7ff ff90 	bl	80003fc <initString>
	initString(Led.left, strlen(Led.left));
 80004dc:	1c28      	adds	r0, r5, #0
 80004de:	f003 f877 	bl	80035d0 <strlen>
 80004e2:	b2c1      	uxtb	r1, r0
 80004e4:	1c28      	adds	r0, r5, #0
	initString(Led.fw, strlen(Led.fw));
 80004e6:	1c25      	adds	r5, r4, #0
 80004e8:	350c      	adds	r5, #12
{
	initString(Disparo.controller, strlen(Disparo.controller));
	initString(Disparo.weapon, strlen(Disparo.weapon));
	initString(Led.drone, strlen(Led.drone));
	initString(Led.right, strlen(Led.right));
	initString(Led.left, strlen(Led.left));
 80004ea:	f7ff ff87 	bl	80003fc <initString>
	initString(Led.fw, strlen(Led.fw));
 80004ee:	1c28      	adds	r0, r5, #0
 80004f0:	f003 f86e 	bl	80035d0 <strlen>
	initString(Led.bw, strlen(Led.bw));
 80004f4:	340d      	adds	r4, #13
	initString(Disparo.controller, strlen(Disparo.controller));
	initString(Disparo.weapon, strlen(Disparo.weapon));
	initString(Led.drone, strlen(Led.drone));
	initString(Led.right, strlen(Led.right));
	initString(Led.left, strlen(Led.left));
	initString(Led.fw, strlen(Led.fw));
 80004f6:	b2c1      	uxtb	r1, r0
 80004f8:	1c28      	adds	r0, r5, #0
 80004fa:	f7ff ff7f 	bl	80003fc <initString>
	initString(Led.bw, strlen(Led.bw));
 80004fe:	1c20      	adds	r0, r4, #0
 8000500:	f003 f866 	bl	80035d0 <strlen>
 8000504:	b2c1      	uxtb	r1, r0
 8000506:	1c20      	adds	r0, r4, #0
 8000508:	f7ff ff78 	bl	80003fc <initString>
	initString(Muerto.controller, strlen(Muerto.controller));
 800050c:	4c0a      	ldr	r4, [pc, #40]	; (8000538 <initStructs+0xa4>)
 800050e:	1c20      	adds	r0, r4, #0
 8000510:	f003 f85e 	bl	80035d0 <strlen>
 8000514:	b2c1      	uxtb	r1, r0
 8000516:	1c20      	adds	r0, r4, #0
	initString(Muerto.drone, strlen(Muerto.drone));
 8000518:	340a      	adds	r4, #10
	initString(Led.drone, strlen(Led.drone));
	initString(Led.right, strlen(Led.right));
	initString(Led.left, strlen(Led.left));
	initString(Led.fw, strlen(Led.fw));
	initString(Led.bw, strlen(Led.bw));
	initString(Muerto.controller, strlen(Muerto.controller));
 800051a:	f7ff ff6f 	bl	80003fc <initString>
	initString(Muerto.drone, strlen(Muerto.drone));
 800051e:	1c20      	adds	r0, r4, #0
 8000520:	f003 f856 	bl	80035d0 <strlen>
 8000524:	b2c1      	uxtb	r1, r0
 8000526:	1c20      	adds	r0, r4, #0
 8000528:	f7ff ff68 	bl	80003fc <initString>
}
 800052c:	bd38      	pop	{r3, r4, r5, pc}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	20000030 	.word	0x20000030
 8000534:	20000058 	.word	0x20000058
 8000538:	20000044 	.word	0x20000044

0800053c <enterBridgeMode>:
 *  @return:      error.
 *
 *  */

tBool enterBridgeMode(char *RxBuffer, uint8_t Rxlength, char *TxBuffer, uint8_t TxLength)
{
 800053c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053e:	b08b      	sub	sp, #44	; 0x2c
 8000540:	1c1f      	adds	r7, r3, #0
 8000542:	1c15      	adds	r5, r2, #0
 8000544:	1c04      	adds	r4, r0, #0
 8000546:	1c0e      	adds	r6, r1, #0
	uint8_t lastcharacter;
	uint8_t searchedcharacter;
	tBool error = FALSE;
	char zeros[10];

	initStructs();
 8000548:	f7ff ffa4 	bl	8000494 <initStructs>
	initString(tag, 10);
 800054c:	a804      	add	r0, sp, #16
 800054e:	210a      	movs	r1, #10
 8000550:	f7ff ff54 	bl	80003fc <initString>
	initString((char*)index, MAX_CHARS);
 8000554:	a802      	add	r0, sp, #8
 8000556:	2105      	movs	r1, #5
 8000558:	f7ff ff50 	bl	80003fc <initString>
	initString(TxBuffer, TxLength);
 800055c:	1c39      	adds	r1, r7, #0
 800055e:	1c28      	adds	r0, r5, #0
 8000560:	f7ff ff4c 	bl	80003fc <initString>
	initString(zeros, 10);
 8000564:	a807      	add	r0, sp, #28
 8000566:	210a      	movs	r1, #10
 8000568:	f7ff ff48 	bl	80003fc <initString>


	lastcharacter = searchChar(RxBuffer, Rxlength, '/');
 800056c:	1c31      	adds	r1, r6, #0
 800056e:	222f      	movs	r2, #47	; 0x2f
 8000570:	1c20      	adds	r0, r4, #0
 8000572:	f7ff ff4d 	bl	8000410 <searchChar>
	index[i] = searchChar(&RxBuffer[index[0]], lastcharacter, ',');
 8000576:	4669      	mov	r1, sp
	initString((char*)index, MAX_CHARS);
	initString(TxBuffer, TxLength);
	initString(zeros, 10);


	lastcharacter = searchChar(RxBuffer, Rxlength, '/');
 8000578:	1c07      	adds	r7, r0, #0
	index[i] = searchChar(&RxBuffer[index[0]], lastcharacter, ',');
 800057a:	7a08      	ldrb	r0, [r1, #8]
 800057c:	222c      	movs	r2, #44	; 0x2c
 800057e:	1820      	adds	r0, r4, r0
 8000580:	1c39      	adds	r1, r7, #0
 8000582:	f7ff ff45 	bl	8000410 <searchChar>
 8000586:	466a      	mov	r2, sp
 8000588:	7210      	strb	r0, [r2, #8]
	i++;
 800058a:	2601      	movs	r6, #1

	while ((index[i-1] < lastcharacter) && (i < MAX_CHARS))
 800058c:	1e73      	subs	r3, r6, #1
 800058e:	aa02      	add	r2, sp, #8
 8000590:	5cd1      	ldrb	r1, [r2, r3]
 8000592:	9300      	str	r3, [sp, #0]
 8000594:	42b9      	cmp	r1, r7
 8000596:	d215      	bcs.n	80005c4 <enterBridgeMode+0x88>
 8000598:	2e04      	cmp	r6, #4
 800059a:	d813      	bhi.n	80005c4 <enterBridgeMode+0x88>
	{
		searchedcharacter = searchChar(&RxBuffer[index[i-1]+1], lastcharacter-index[i-1], ',');
 800059c:	1c48      	adds	r0, r1, #1
 800059e:	1a79      	subs	r1, r7, r1
 80005a0:	1820      	adds	r0, r4, r0
 80005a2:	b2c9      	uxtb	r1, r1
 80005a4:	222c      	movs	r2, #44	; 0x2c
 80005a6:	f7ff ff33 	bl	8000410 <searchChar>
		if (searchedcharacter > 0)
 80005aa:	2800      	cmp	r0, #0
 80005ac:	d101      	bne.n	80005b2 <enterBridgeMode+0x76>
		{
			index[i] = index[i-1] + searchedcharacter + 1;
			i++;
		}
		else
			i = MAX_CHARS;
 80005ae:	2605      	movs	r6, #5
 80005b0:	e7ec      	b.n	800058c <enterBridgeMode+0x50>
	while ((index[i-1] < lastcharacter) && (i < MAX_CHARS))
	{
		searchedcharacter = searchChar(&RxBuffer[index[i-1]+1], lastcharacter-index[i-1], ',');
		if (searchedcharacter > 0)
		{
			index[i] = index[i-1] + searchedcharacter + 1;
 80005b2:	9a00      	ldr	r2, [sp, #0]
 80005b4:	a902      	add	r1, sp, #8
 80005b6:	5c8b      	ldrb	r3, [r1, r2]
 80005b8:	3001      	adds	r0, #1
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	5588      	strb	r0, [r1, r6]
			i++;
 80005be:	3601      	adds	r6, #1
 80005c0:	b2f6      	uxtb	r6, r6
 80005c2:	e7e3      	b.n	800058c <enterBridgeMode+0x50>
		}
		else
			i = MAX_CHARS;
	}

	strncpy(tag, RxBuffer, index[0]);
 80005c4:	466b      	mov	r3, sp
 80005c6:	7a1e      	ldrb	r6, [r3, #8]
 80005c8:	1c21      	adds	r1, r4, #0
 80005ca:	a804      	add	r0, sp, #16
 80005cc:	1c32      	adds	r2, r6, #0
 80005ce:	f003 f806 	bl	80035de <strncpy>

	if (strcmp(tag, "CFIRE") == 0)
 80005d2:	a804      	add	r0, sp, #16
 80005d4:	496d      	ldr	r1, [pc, #436]	; (800078c <enterBridgeMode+0x250>)
 80005d6:	f7ff fd97 	bl	8000108 <strcmp>
 80005da:	2800      	cmp	r0, #0
 80005dc:	d130      	bne.n	8000640 <enterBridgeMode+0x104>
	{
		strncpy(Disparo.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 80005de:	4669      	mov	r1, sp
 80005e0:	7a49      	ldrb	r1, [r1, #9]
 80005e2:	486b      	ldr	r0, [pc, #428]	; (8000790 <enterBridgeMode+0x254>)
 80005e4:	9100      	str	r1, [sp, #0]
 80005e6:	9a00      	ldr	r2, [sp, #0]
 80005e8:	1c71      	adds	r1, r6, #1
 80005ea:	1b96      	subs	r6, r2, r6
 80005ec:	1861      	adds	r1, r4, r1
 80005ee:	1e72      	subs	r2, r6, #1
 80005f0:	f002 fff5 	bl	80035de <strncpy>
		strncpy(Disparo.weapon, &RxBuffer[index[1]+1], lastcharacter-index[1]-1);
 80005f4:	9b00      	ldr	r3, [sp, #0]
 80005f6:	9900      	ldr	r1, [sp, #0]
 80005f8:	4e65      	ldr	r6, [pc, #404]	; (8000790 <enterBridgeMode+0x254>)
 80005fa:	1aff      	subs	r7, r7, r3
 80005fc:	360a      	adds	r6, #10
 80005fe:	3101      	adds	r1, #1
 8000600:	1e7a      	subs	r2, r7, #1
 8000602:	1861      	adds	r1, r4, r1
 8000604:	1c30      	adds	r0, r6, #0
 8000606:	f002 ffea 	bl	80035de <strncpy>

		strcpy(TxBuffer, "SHOT");
 800060a:	1c28      	adds	r0, r5, #0
 800060c:	4961      	ldr	r1, [pc, #388]	; (8000794 <enterBridgeMode+0x258>)
 800060e:	f002 ffd7 	bl	80035c0 <strcpy>
		strcat(TxBuffer, "A");
 8000612:	1c28      	adds	r0, r5, #0
 8000614:	4960      	ldr	r1, [pc, #384]	; (8000798 <enterBridgeMode+0x25c>)
 8000616:	f002 ffc6 	bl	80035a6 <strcat>
		strcat(TxBuffer, Disparo.weapon);
 800061a:	1c31      	adds	r1, r6, #0
 800061c:	1c28      	adds	r0, r5, #0
 800061e:	f002 ffc2 	bl	80035a6 <strcat>
		strncpy(&TxBuffer[strlen(TxBuffer)], zeros, (10-strlen(TxBuffer)));
 8000622:	1c28      	adds	r0, r5, #0
 8000624:	f002 ffd4 	bl	80035d0 <strlen>
 8000628:	220a      	movs	r2, #10
 800062a:	1c03      	adds	r3, r0, #0
 800062c:	a907      	add	r1, sp, #28
 800062e:	1828      	adds	r0, r5, r0
 8000630:	1ad2      	subs	r2, r2, r3
 8000632:	f002 ffd4 	bl	80035de <strncpy>

		error = TRUE;


		GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 8000636:	2004      	movs	r0, #4
 8000638:	2101      	movs	r1, #1
 800063a:	f000 faaf 	bl	8000b9c <GPIOWrite>
 800063e:	e0a0      	b.n	8000782 <enterBridgeMode+0x246>

	}

	else if (strcmp(tag, "LED") == 0)
 8000640:	a804      	add	r0, sp, #16
 8000642:	4956      	ldr	r1, [pc, #344]	; (800079c <enterBridgeMode+0x260>)
 8000644:	f7ff fd60 	bl	8000108 <strcmp>
 8000648:	9001      	str	r0, [sp, #4]
 800064a:	2800      	cmp	r0, #0
 800064c:	d150      	bne.n	80006f0 <enterBridgeMode+0x1b4>
	{
		strncpy(Led.drone, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 800064e:	4669      	mov	r1, sp
 8000650:	7a49      	ldrb	r1, [r1, #9]
 8000652:	4d53      	ldr	r5, [pc, #332]	; (80007a0 <enterBridgeMode+0x264>)
 8000654:	9100      	str	r1, [sp, #0]
 8000656:	9a00      	ldr	r2, [sp, #0]
 8000658:	1c71      	adds	r1, r6, #1
 800065a:	1b96      	subs	r6, r2, r6
 800065c:	1e72      	subs	r2, r6, #1
 800065e:	1861      	adds	r1, r4, r1
 8000660:	1c28      	adds	r0, r5, #0
 8000662:	f002 ffbc 	bl	80035de <strncpy>
		strncpy(Led.right, &RxBuffer[index[1]+1], (index[2]-index[1]-1));
 8000666:	466b      	mov	r3, sp
 8000668:	7a9e      	ldrb	r6, [r3, #10]
 800066a:	9900      	ldr	r1, [sp, #0]
 800066c:	9b00      	ldr	r3, [sp, #0]
 800066e:	1c28      	adds	r0, r5, #0
 8000670:	1af2      	subs	r2, r6, r3
 8000672:	3101      	adds	r1, #1
 8000674:	1861      	adds	r1, r4, r1
 8000676:	3a01      	subs	r2, #1
 8000678:	300a      	adds	r0, #10
 800067a:	f002 ffb0 	bl	80035de <strncpy>
		strncpy(Led.left, &RxBuffer[index[2]+1], (index[3]-index[2]-1));
 800067e:	4669      	mov	r1, sp
 8000680:	7ac9      	ldrb	r1, [r1, #11]
 8000682:	1c28      	adds	r0, r5, #0
 8000684:	9100      	str	r1, [sp, #0]
 8000686:	9a00      	ldr	r2, [sp, #0]
 8000688:	1c71      	adds	r1, r6, #1
 800068a:	1b96      	subs	r6, r2, r6
 800068c:	1e72      	subs	r2, r6, #1
 800068e:	1861      	adds	r1, r4, r1
 8000690:	300b      	adds	r0, #11
 8000692:	f002 ffa4 	bl	80035de <strncpy>
		strncpy(Led.fw, &RxBuffer[index[3]+1], (index[4]-index[3]-1));
 8000696:	466b      	mov	r3, sp
 8000698:	7b1e      	ldrb	r6, [r3, #12]
 800069a:	9900      	ldr	r1, [sp, #0]
 800069c:	9b00      	ldr	r3, [sp, #0]
 800069e:	1c28      	adds	r0, r5, #0
 80006a0:	1af2      	subs	r2, r6, r3
 80006a2:	3101      	adds	r1, #1
 80006a4:	1861      	adds	r1, r4, r1
 80006a6:	3a01      	subs	r2, #1
 80006a8:	300c      	adds	r0, #12
 80006aa:	f002 ff98 	bl	80035de <strncpy>
		strncpy(Led.bw, &RxBuffer[index[4]+1], lastcharacter-index[4]-1);
 80006ae:	1bbf      	subs	r7, r7, r6
 80006b0:	1c28      	adds	r0, r5, #0
 80006b2:	1c71      	adds	r1, r6, #1
 80006b4:	300d      	adds	r0, #13
 80006b6:	1861      	adds	r1, r4, r1
 80006b8:	1e7a      	subs	r2, r7, #1
 80006ba:	f002 ff90 	bl	80035de <strncpy>

		if ((Led.right[0] == '1') || (Led.left[0] == '1'))
 80006be:	7aab      	ldrb	r3, [r5, #10]
		{
			GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 80006c0:	2004      	movs	r0, #4
		strncpy(Led.right, &RxBuffer[index[1]+1], (index[2]-index[1]-1));
		strncpy(Led.left, &RxBuffer[index[2]+1], (index[3]-index[2]-1));
		strncpy(Led.fw, &RxBuffer[index[3]+1], (index[4]-index[3]-1));
		strncpy(Led.bw, &RxBuffer[index[4]+1], lastcharacter-index[4]-1);

		if ((Led.right[0] == '1') || (Led.left[0] == '1'))
 80006c2:	2b31      	cmp	r3, #49	; 0x31
 80006c4:	d002      	beq.n	80006cc <enterBridgeMode+0x190>
 80006c6:	7aeb      	ldrb	r3, [r5, #11]
 80006c8:	2b31      	cmp	r3, #49	; 0x31
 80006ca:	d101      	bne.n	80006d0 <enterBridgeMode+0x194>
		{
			GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 80006cc:	2101      	movs	r1, #1
 80006ce:	e000      	b.n	80006d2 <enterBridgeMode+0x196>
		}
		else
		{
			GPIOWrite(GPIO_LED_3, GPIO_LOW);
 80006d0:	9901      	ldr	r1, [sp, #4]
 80006d2:	f000 fa63 	bl	8000b9c <GPIOWrite>
		}
		if ((Led.fw[0] == '1') || (Led.bw[0] == '1'))
 80006d6:	7b2b      	ldrb	r3, [r5, #12]
		{
			GPIOWrite(GPIO_LED_4, GPIO_HIGH);
 80006d8:	2005      	movs	r0, #5
		}
		else
		{
			GPIOWrite(GPIO_LED_3, GPIO_LOW);
		}
		if ((Led.fw[0] == '1') || (Led.bw[0] == '1'))
 80006da:	2b31      	cmp	r3, #49	; 0x31
 80006dc:	d003      	beq.n	80006e6 <enterBridgeMode+0x1aa>
 80006de:	7b6b      	ldrb	r3, [r5, #13]
		{
			GPIOWrite(GPIO_LED_4, GPIO_HIGH);
		}
		else
		{
			GPIOWrite(GPIO_LED_4, GPIO_LOW);
 80006e0:	2100      	movs	r1, #0
		}
		else
		{
			GPIOWrite(GPIO_LED_3, GPIO_LOW);
		}
		if ((Led.fw[0] == '1') || (Led.bw[0] == '1'))
 80006e2:	2b31      	cmp	r3, #49	; 0x31
 80006e4:	d100      	bne.n	80006e8 <enterBridgeMode+0x1ac>
		{
			GPIOWrite(GPIO_LED_4, GPIO_HIGH);
 80006e6:	2101      	movs	r1, #1
		}
		else
		{
			GPIOWrite(GPIO_LED_4, GPIO_LOW);
 80006e8:	f000 fa58 	bl	8000b9c <GPIOWrite>
	char tag[10];
	uint8_t index[MAX_CHARS];
	uint8_t i = 0;
	uint8_t lastcharacter;
	uint8_t searchedcharacter;
	tBool error = FALSE;
 80006ec:	2300      	movs	r3, #0
 80006ee:	e049      	b.n	8000784 <enterBridgeMode+0x248>
		{
			GPIOWrite(GPIO_LED_4, GPIO_LOW);
		}

	}
	else if (strcmp(tag, "DEAD") == 0)
 80006f0:	a804      	add	r0, sp, #16
 80006f2:	492c      	ldr	r1, [pc, #176]	; (80007a4 <enterBridgeMode+0x268>)
 80006f4:	f7ff fd08 	bl	8000108 <strcmp>
 80006f8:	9000      	str	r0, [sp, #0]
 80006fa:	2800      	cmp	r0, #0
 80006fc:	d111      	bne.n	8000722 <enterBridgeMode+0x1e6>
	{
		strncpy(Muerto.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 80006fe:	4669      	mov	r1, sp
 8000700:	7a4d      	ldrb	r5, [r1, #9]
 8000702:	1c71      	adds	r1, r6, #1
 8000704:	1bae      	subs	r6, r5, r6
 8000706:	1861      	adds	r1, r4, r1
 8000708:	1e72      	subs	r2, r6, #1
 800070a:	4827      	ldr	r0, [pc, #156]	; (80007a8 <enterBridgeMode+0x26c>)
 800070c:	f002 ff67 	bl	80035de <strncpy>
		strncpy(Muerto.drone, &RxBuffer[index[1]+1], lastcharacter-index[1]-1);
 8000710:	4825      	ldr	r0, [pc, #148]	; (80007a8 <enterBridgeMode+0x26c>)
 8000712:	1c69      	adds	r1, r5, #1
 8000714:	1b7f      	subs	r7, r7, r5
 8000716:	1861      	adds	r1, r4, r1
 8000718:	1e7a      	subs	r2, r7, #1
 800071a:	300a      	adds	r0, #10
 800071c:	f002 ff5f 	bl	80035de <strncpy>
 8000720:	e7e4      	b.n	80006ec <enterBridgeMode+0x1b0>

	}
	else if (strcmp(tag, "SHOT") == 0)
 8000722:	a804      	add	r0, sp, #16
 8000724:	491b      	ldr	r1, [pc, #108]	; (8000794 <enterBridgeMode+0x258>)
 8000726:	f7ff fcef 	bl	8000108 <strcmp>
	char tag[10];
	uint8_t index[MAX_CHARS];
	uint8_t i = 0;
	uint8_t lastcharacter;
	uint8_t searchedcharacter;
	tBool error = FALSE;
 800072a:	2300      	movs	r3, #0
	{
		strncpy(Muerto.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
		strncpy(Muerto.drone, &RxBuffer[index[1]+1], lastcharacter-index[1]-1);

	}
	else if (strcmp(tag, "SHOT") == 0)
 800072c:	4298      	cmp	r0, r3
 800072e:	d129      	bne.n	8000784 <enterBridgeMode+0x248>
	{
		strncpy(Disparo.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 8000730:	466a      	mov	r2, sp
 8000732:	7a52      	ldrb	r2, [r2, #9]
 8000734:	1c71      	adds	r1, r6, #1
 8000736:	1b96      	subs	r6, r2, r6
 8000738:	9200      	str	r2, [sp, #0]
 800073a:	1861      	adds	r1, r4, r1
 800073c:	1e72      	subs	r2, r6, #1
 800073e:	4814      	ldr	r0, [pc, #80]	; (8000790 <enterBridgeMode+0x254>)
 8000740:	f002 ff4d 	bl	80035de <strncpy>
		strncpy(Disparo.weapon, &RxBuffer[index[1]+1], lastcharacter-index[1]-1);
 8000744:	9b00      	ldr	r3, [sp, #0]
 8000746:	4e12      	ldr	r6, [pc, #72]	; (8000790 <enterBridgeMode+0x254>)
 8000748:	9900      	ldr	r1, [sp, #0]
 800074a:	1aff      	subs	r7, r7, r3
 800074c:	360a      	adds	r6, #10
 800074e:	3101      	adds	r1, #1
 8000750:	1e7a      	subs	r2, r7, #1
 8000752:	1861      	adds	r1, r4, r1
 8000754:	1c30      	adds	r0, r6, #0
 8000756:	f002 ff42 	bl	80035de <strncpy>
		strcpy(TxBuffer, "FIRE");
 800075a:	4914      	ldr	r1, [pc, #80]	; (80007ac <enterBridgeMode+0x270>)
 800075c:	1c28      	adds	r0, r5, #0
 800075e:	f002 ff2f 	bl	80035c0 <strcpy>
		strcat(TxBuffer, Disparo.controller);
 8000762:	490b      	ldr	r1, [pc, #44]	; (8000790 <enterBridgeMode+0x254>)
 8000764:	1c28      	adds	r0, r5, #0
 8000766:	f002 ff1e 	bl	80035a6 <strcat>
		strcat(TxBuffer, DRONE_ID);
 800076a:	4911      	ldr	r1, [pc, #68]	; (80007b0 <enterBridgeMode+0x274>)
 800076c:	1c28      	adds	r0, r5, #0
 800076e:	f002 ff1a 	bl	80035a6 <strcat>
		strcat(TxBuffer, Disparo.weapon);
 8000772:	1c31      	adds	r1, r6, #0
 8000774:	1c28      	adds	r0, r5, #0
 8000776:	f002 ff16 	bl	80035a6 <strcat>
		strcat(TxBuffer, SIDE);
 800077a:	1c28      	adds	r0, r5, #0
 800077c:	490d      	ldr	r1, [pc, #52]	; (80007b4 <enterBridgeMode+0x278>)
 800077e:	f002 ff12 	bl	80035a6 <strcat>

		error = TRUE;
 8000782:	2301      	movs	r3, #1
		error = FALSE;
	}

	return error;

}
 8000784:	1c18      	adds	r0, r3, #0
 8000786:	b00b      	add	sp, #44	; 0x2c
 8000788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	08003658 	.word	0x08003658
 8000790:	20000030 	.word	0x20000030
 8000794:	0800365e 	.word	0x0800365e
 8000798:	08003663 	.word	0x08003663
 800079c:	08003665 	.word	0x08003665
 80007a0:	20000058 	.word	0x20000058
 80007a4:	08003669 	.word	0x08003669
 80007a8:	20000044 	.word	0x20000044
 80007ac:	08003659 	.word	0x08003659
 80007b0:	0800366e 	.word	0x0800366e
 80007b4:	08003670 	.word	0x08003670

080007b8 <HAL_UART1_IRQ>:
//		/* IRQ_B1			*/	{EXTI0_1_IRQn		,	IRQ_PRIORITY_1	 ,	IRQ_SUBPRIORITY_0,		IRQ_ENABLE	},
};


void HAL_UART1_IRQ(void)
{
 80007b8:	b508      	push	{r3, lr}
#ifdef IS_IRDA1
	irdaInterruptHandler(IRDA1);
 80007ba:	2000      	movs	r0, #0
 80007bc:	f000 f90a 	bl	80009d4 <irdaInterruptHandler>
#endif
}
 80007c0:	bd08      	pop	{r3, pc}

080007c2 <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 80007c2:	b508      	push	{r3, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 80007c4:	2000      	movs	r0, #0
 80007c6:	f000 f829 	bl	800081c <uartInterruptHandler>
#endif
}
 80007ca:	bd08      	pop	{r3, pc}

080007cc <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
	//buttonInterruptHandler();
}
 80007cc:	4770      	bx	lr
	...

080007d0 <interruptsInit>:
#include "interrupts_map.h"

extern sInterruptsInstanceMap interruptsInstanceMap[NUM_OF_IRQS];

void interruptsInit( void )
{
 80007d0:	b510      	push	{r4, lr}
 80007d2:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (SVC_IRQn <= (interruptsInstanceMap[i].IRQn))
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <interruptsInit+0x20>)
 80007d6:	2000      	movs	r0, #0
 80007d8:	18e3      	adds	r3, r4, r3
 80007da:	5618      	ldrsb	r0, [r3, r0]
 80007dc:	1d42      	adds	r2, r0, #5
 80007de:	db03      	blt.n	80007e8 <interruptsInit+0x18>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 80007e0:	7859      	ldrb	r1, [r3, #1]
 80007e2:	789a      	ldrb	r2, [r3, #2]
 80007e4:	f002 fe0c 	bl	8003400 <HAL_NVIC_SetPriority>
 80007e8:	3404      	adds	r4, #4

void interruptsInit( void )
{
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
 80007ea:	2c0c      	cmp	r4, #12
 80007ec:	d1f2      	bne.n	80007d4 <interruptsInit+0x4>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
		}
	}

}
 80007ee:	bd10      	pop	{r4, pc}
 80007f0:	20000004 	.word	0x20000004

080007f4 <interruptsStart>:

void interruptsStart( void )
{
 80007f4:	b510      	push	{r4, lr}
 80007f6:	2400      	movs	r4, #0
 80007f8:	4b07      	ldr	r3, [pc, #28]	; (8000818 <interruptsStart+0x24>)
 80007fa:	18e3      	adds	r3, r4, r3
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 80007fc:	78da      	ldrb	r2, [r3, #3]
 80007fe:	2a01      	cmp	r2, #1
 8000800:	d105      	bne.n	800080e <interruptsStart+0x1a>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 8000802:	2000      	movs	r0, #0
 8000804:	5618      	ldrsb	r0, [r3, r0]
 8000806:	2800      	cmp	r0, #0
 8000808:	db01      	blt.n	800080e <interruptsStart+0x1a>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 800080a:	f002 fe2b 	bl	8003464 <HAL_NVIC_EnableIRQ>
 800080e:	3404      	adds	r4, #4

void interruptsStart( void )
{
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
 8000810:	2c0c      	cmp	r4, #12
 8000812:	d1f1      	bne.n	80007f8 <interruptsStart+0x4>
			}

		}
	}

}
 8000814:	bd10      	pop	{r4, pc}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	20000004 	.word	0x20000004

0800081c <uartInterruptHandler>:
volatile tBool tiempo = FALSE;



void uartInterruptHandler(eUart uartPort)
{
 800081c:	b508      	push	{r3, lr}
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
    uartPortIRQ = uartPort;
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <uartInterruptHandler+0x14>)
 8000820:	7018      	strb	r0, [r3, #0]

void uartInterruptHandler(eUart uartPort)
{
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
 8000822:	2370      	movs	r3, #112	; 0x70
 8000824:	4358      	muls	r0, r3
 8000826:	4b03      	ldr	r3, [pc, #12]	; (8000834 <uartInterruptHandler+0x18>)
 8000828:	18c0      	adds	r0, r0, r3
    uartPortIRQ = uartPort;
    HAL_UART_IRQHandler(uart_instance);
 800082a:	f001 fe4d 	bl	80024c8 <HAL_UART_IRQHandler>
}
 800082e:	bd08      	pop	{r3, pc}
 8000830:	20000066 	.word	0x20000066
 8000834:	20001244 	.word	0x20001244

08000838 <uartInit>:

	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
	#endif
	#ifdef IS_UART2
        __HAL_RCC_USART2_CLK_ENABLE();
 8000838:	4b16      	ldr	r3, [pc, #88]	; (8000894 <uartInit+0x5c>)
    HAL_UART_IRQHandler(uart_instance);
}


void uartInit(void)
{
 800083a:	b537      	push	{r0, r1, r2, r4, r5, lr}

	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
	#endif
	#ifdef IS_UART2
        __HAL_RCC_USART2_CLK_ENABLE();
 800083c:	69d9      	ldr	r1, [r3, #28]
 800083e:	2280      	movs	r2, #128	; 0x80
 8000840:	0292      	lsls	r2, r2, #10
 8000842:	4311      	orrs	r1, r2
 8000844:	61d9      	str	r1, [r3, #28]
 8000846:	69db      	ldr	r3, [r3, #28]
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 8000848:	4c13      	ldr	r4, [pc, #76]	; (8000898 <uartInit+0x60>)

	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
	#endif
	#ifdef IS_UART2
        __HAL_RCC_USART2_CLK_ENABLE();
 800084a:	401a      	ands	r2, r3
 800084c:	9201      	str	r2, [sp, #4]
 800084e:	9b01      	ldr	r3, [sp, #4]

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8000850:	6861      	ldr	r1, [r4, #4]
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 8000852:	4b12      	ldr	r3, [pc, #72]	; (800089c <uartInit+0x64>)
 8000854:	6822      	ldr	r2, [r4, #0]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8000856:	6059      	str	r1, [r3, #4]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 8000858:	7a21      	ldrb	r1, [r4, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 800085a:	200c      	movs	r0, #12
    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
 800085c:	6099      	str	r1, [r3, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 800085e:	7aa1      	ldrb	r1, [r4, #10]
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 8000860:	601a      	str	r2, [r3, #0]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 8000862:	60d9      	str	r1, [r3, #12]
        uart_handler->Init.Parity     = uart_instance->parity;
 8000864:	7a61      	ldrb	r1, [r4, #9]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 8000866:	6158      	str	r0, [r3, #20]
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
 8000868:	6119      	str	r1, [r3, #16]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800086a:	2100      	movs	r1, #0
 800086c:	6199      	str	r1, [r3, #24]
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800086e:	6259      	str	r1, [r3, #36]	; 0x24
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 8000870:	6813      	ldr	r3, [r2, #0]

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 8000872:	4d0b      	ldr	r5, [pc, #44]	; (80008a0 <uartInit+0x68>)
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 8000874:	2120      	movs	r1, #32
 8000876:	430b      	orrs	r3, r1
 8000878:	6013      	str	r3, [r2, #0]

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 800087a:	1c28      	adds	r0, r5, #0
 800087c:	8aa2      	ldrh	r2, [r4, #20]
 800087e:	69a1      	ldr	r1, [r4, #24]
 8000880:	f7ff fdd5 	bl	800042e <CreateFIFO>
                UARTInstanceMap[i].rxBufferPtr,
                UARTInstanceMap[i].rxBufferSize);

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
 8000884:	1c28      	adds	r0, r5, #0
 8000886:	300c      	adds	r0, #12
 8000888:	6921      	ldr	r1, [r4, #16]
 800088a:	89a2      	ldrh	r2, [r4, #12]
 800088c:	f7ff fdcf 	bl	800042e <CreateFIFO>
                UARTInstanceMap[i].txBufferPtr,
                UARTInstanceMap[i].txBufferSize);
    }
}
 8000890:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	40021000 	.word	0x40021000
 8000898:	08003678 	.word	0x08003678
 800089c:	20001244 	.word	0x20001244
 80008a0:	2000122c 	.word	0x2000122c

080008a4 <uartStart>:

    return HAL_OK;
}

HAL_StatusTypeDef uartStart(void)
{
 80008a4:	b538      	push	{r3, r4, r5, lr}
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
        uart_handler = &uartHandlers[i];
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 80008a6:	4d0a      	ldr	r5, [pc, #40]	; (80008d0 <uartStart+0x2c>)
 80008a8:	1c28      	adds	r0, r5, #0
 80008aa:	f001 fb43 	bl	8001f34 <HAL_UART_DeInit>
 80008ae:	2800      	cmp	r0, #0
 80008b0:	d001      	beq.n	80008b6 <uartStart+0x12>
        {
            return HAL_ERROR;
 80008b2:	2401      	movs	r4, #1
 80008b4:	e009      	b.n	80008ca <uartStart+0x26>
//        		return HAL_OK;
//        	}
//        }
//        else
//        {
			if(HAL_UART_Init(uart_handler) != HAL_OK)
 80008b6:	1c28      	adds	r0, r5, #0
 80008b8:	f001 fd54 	bl	8002364 <HAL_UART_Init>
 80008bc:	1e04      	subs	r4, r0, #0
 80008be:	d1f8      	bne.n	80008b2 <uartStart+0xe>
			{
				return HAL_ERROR;
			}
//        }

        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 80008c0:	1c28      	adds	r0, r5, #0
 80008c2:	4904      	ldr	r1, [pc, #16]	; (80008d4 <uartStart+0x30>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	f001 fb7f 	bl	8001fc8 <HAL_UART_Receive_IT>
    }
    return HAL_OK;
}
 80008ca:	1c20      	adds	r0, r4, #0
 80008cc:	bd38      	pop	{r3, r4, r5, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	20001244 	.word	0x20001244
 80008d4:	20001304 	.word	0x20001304

080008d8 <uartRead>:

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 80008d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result=HAL_ERROR;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 1 ){
 80008da:	2618      	movs	r6, #24
 80008dc:	4346      	muls	r6, r0
 80008de:	4b15      	ldr	r3, [pc, #84]	; (8000934 <uartRead+0x5c>)
    }
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 80008e0:	1c0f      	adds	r7, r1, #0
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result=HAL_ERROR;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 1 ){
 80008e2:	18f6      	adds	r6, r6, r3
 80008e4:	1c30      	adds	r0, r6, #0
    }
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 80008e6:	9201      	str	r2, [sp, #4]
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result=HAL_ERROR;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 1 ){
 80008e8:	f7ff fdcd 	bl	8000486 <GetFIFOPendingBytes>
 80008ec:	2800      	cmp	r0, #0
 80008ee:	d105      	bne.n	80008fc <uartRead+0x24>
		initString(buffer,bufferSize);
 80008f0:	1c38      	adds	r0, r7, #0
 80008f2:	211e      	movs	r1, #30
 80008f4:	f7ff fd82 	bl	80003fc <initString>
		result = HAL_ERROR;
 80008f8:	2001      	movs	r0, #1
 80008fa:	e01a      	b.n	8000932 <uartRead+0x5a>
    }else{
    	GPIOWrite(GPIO_1, GPIO_HIGH);
 80008fc:	2007      	movs	r0, #7
 80008fe:	2101      	movs	r1, #1
 8000900:	f000 f94c 	bl	8000b9c <GPIOWrite>
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
    uint32_t i=0;
    uint8_t byte=0;
 8000904:	2400      	movs	r4, #0
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
    uint32_t i=0;
 8000906:	1c25      	adds	r5, r4, #0
    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 1 ){
		initString(buffer,bufferSize);
		result = HAL_ERROR;
    }else{
    	GPIOWrite(GPIO_1, GPIO_HIGH);
        while((byte != lastChar) && (i<bufferSize) )
 8000908:	9b01      	ldr	r3, [sp, #4]
 800090a:	429c      	cmp	r4, r3
 800090c:	d108      	bne.n	8000920 <uartRead+0x48>
        {
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
            buffer[i] = byte;
            i++;
        }
        ResetFIFO(&uartCircularBuffers[uartPort].rxBuffer);
 800090e:	1c30      	adds	r0, r6, #0
 8000910:	f7ff fd94 	bl	800043c <ResetFIFO>
        if(byte == lastChar)
 8000914:	9b01      	ldr	r3, [sp, #4]
 8000916:	1ae4      	subs	r4, r4, r3
 8000918:	1e60      	subs	r0, r4, #1
 800091a:	4184      	sbcs	r4, r0
    uint32_t bufferSize = 30;
    uint8_t result=HAL_ERROR;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 1 ){
		initString(buffer,bufferSize);
		result = HAL_ERROR;
 800091c:	b2e0      	uxtb	r0, r4
 800091e:	e008      	b.n	8000932 <uartRead+0x5a>
    }else{
    	GPIOWrite(GPIO_1, GPIO_HIGH);
        while((byte != lastChar) && (i<bufferSize) )
 8000920:	2d1e      	cmp	r5, #30
 8000922:	d0f4      	beq.n	800090e <uartRead+0x36>
        {
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
 8000924:	1c30      	adds	r0, r6, #0
 8000926:	f7ff fd8e 	bl	8000446 <GetFIFOByte>
            buffer[i] = byte;
 800092a:	5578      	strb	r0, [r7, r5]
		result = HAL_ERROR;
    }else{
    	GPIOWrite(GPIO_1, GPIO_HIGH);
        while((byte != lastChar) && (i<bufferSize) )
        {
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
 800092c:	1c04      	adds	r4, r0, #0
            buffer[i] = byte;
            i++;
 800092e:	3501      	adds	r5, #1
 8000930:	e7ea      	b.n	8000908 <uartRead+0x30>
        if(byte == lastChar)
        	result = HAL_OK;
    }

    return result;
}
 8000932:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000934:	2000122c 	.word	0x2000122c

08000938 <uartWrite>:

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 8000938:	b538      	push	{r3, r4, r5, lr}

    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 800093a:	2470      	movs	r4, #112	; 0x70
 800093c:	4344      	muls	r4, r0
 800093e:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <uartWrite+0x38>)
 8000940:	1c08      	adds	r0, r1, #0

    return result;
}

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 8000942:	1c0d      	adds	r5, r1, #0

    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 8000944:	18e4      	adds	r4, r4, r3
 8000946:	f002 fe43 	bl	80035d0 <strlen>
 800094a:	1c29      	adds	r1, r5, #0
 800094c:	b282      	uxth	r2, r0
 800094e:	1c20      	adds	r0, r4, #0
 8000950:	f001 fb0d 	bl	8001f6e <HAL_UART_Transmit_IT>
 8000954:	1c05      	adds	r5, r0, #0
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 8000956:	1c20      	adds	r0, r4, #0
 8000958:	f001 fb8d 	bl	8002076 <HAL_UART_GetState>
 800095c:	2821      	cmp	r0, #33	; 0x21
 800095e:	d0fa      	beq.n	8000956 <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
 8000960:	1c20      	adds	r0, r4, #0
 8000962:	f001 fb88 	bl	8002076 <HAL_UART_GetState>
HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{

    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 8000966:	2823      	cmp	r0, #35	; 0x23
 8000968:	d0f5      	beq.n	8000956 <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
    return error;

}
 800096a:	1c28      	adds	r0, r5, #0
 800096c:	bd38      	pop	{r3, r4, r5, pc}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	20001244 	.word	0x20001244

08000974 <HAL_UART_RxCpltCallback>:
}



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 8000974:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (tiempo)
 8000976:	4b13      	ldr	r3, [pc, #76]	; (80009c4 <HAL_UART_RxCpltCallback+0x50>)
}



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 8000978:	9001      	str	r0, [sp, #4]
	if (tiempo)
 800097a:	781a      	ldrb	r2, [r3, #0]
 800097c:	4c12      	ldr	r4, [pc, #72]	; (80009c8 <HAL_UART_RxCpltCallback+0x54>)
 800097e:	2a00      	cmp	r2, #0
 8000980:	d014      	beq.n	80009ac <HAL_UART_RxCpltCallback+0x38>
	{
		GPIOWrite(GPIO_1, GPIO_HIGH);
 8000982:	2007      	movs	r0, #7
 8000984:	2101      	movs	r1, #1
 8000986:	f000 f909 	bl	8000b9c <GPIOWrite>
		if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 800098a:	4e10      	ldr	r6, [pc, #64]	; (80009cc <HAL_UART_RxCpltCallback+0x58>)
 800098c:	2518      	movs	r5, #24
 800098e:	7830      	ldrb	r0, [r6, #0]
 8000990:	4f0f      	ldr	r7, [pc, #60]	; (80009d0 <HAL_UART_RxCpltCallback+0x5c>)
 8000992:	4368      	muls	r0, r5
 8000994:	19c0      	adds	r0, r0, r7
 8000996:	f7ff fd78 	bl	800048a <GetFIFOFreeBytes>
 800099a:	2800      	cmp	r0, #0
 800099c:	d00b      	beq.n	80009b6 <HAL_UART_RxCpltCallback+0x42>
			AddFIFOByte(&uartCircularBuffers[uartPortIRQ].rxBuffer, RxByte);
 800099e:	7830      	ldrb	r0, [r6, #0]
 80009a0:	7821      	ldrb	r1, [r4, #0]
 80009a2:	4345      	muls	r5, r0
 80009a4:	19e8      	adds	r0, r5, r7
 80009a6:	f7ff fd5e 	bl	8000466 <AddFIFOByte>
 80009aa:	e004      	b.n	80009b6 <HAL_UART_RxCpltCallback+0x42>
		}
	}
	else
		tiempo = !tiempo;
 80009ac:	781a      	ldrb	r2, [r3, #0]
 80009ae:	4251      	negs	r1, r2
 80009b0:	414a      	adcs	r2, r1
 80009b2:	b2d2      	uxtb	r2, r2
 80009b4:	701a      	strb	r2, [r3, #0]

	 HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 80009b6:	9801      	ldr	r0, [sp, #4]
 80009b8:	1c21      	adds	r1, r4, #0
 80009ba:	2201      	movs	r2, #1
 80009bc:	f001 fb04 	bl	8001fc8 <HAL_UART_Receive_IT>


}
 80009c0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	20000067 	.word	0x20000067
 80009c8:	20001304 	.word	0x20001304
 80009cc:	20000066 	.word	0x20000066
 80009d0:	2000122c 	.word	0x2000122c

080009d4 <irdaInterruptHandler>:
uint8_t RxByte[10];
static eIrda irdaPortIRQ;
extern UART_HandleTypeDef uartHandlers[NUM_OF_UART];

void irdaInterruptHandler(eIrda irdaPort)
{
 80009d4:	b508      	push	{r3, lr}
    IRDA_HandleTypeDef* irda_instance;
    irda_instance = &irdaHandlers[irdaPort];
    irdaPortIRQ = irdaPort;
 80009d6:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <irdaInterruptHandler+0x14>)
 80009d8:	7018      	strb	r0, [r3, #0]
extern UART_HandleTypeDef uartHandlers[NUM_OF_UART];

void irdaInterruptHandler(eIrda irdaPort)
{
    IRDA_HandleTypeDef* irda_instance;
    irda_instance = &irdaHandlers[irdaPort];
 80009da:	233c      	movs	r3, #60	; 0x3c
 80009dc:	4358      	muls	r0, r3
 80009de:	4b03      	ldr	r3, [pc, #12]	; (80009ec <irdaInterruptHandler+0x18>)
 80009e0:	18c0      	adds	r0, r0, r3
    irdaPortIRQ = irdaPort;
    HAL_IRDA_IRQHandler(irda_instance);
 80009e2:	f002 faf7 	bl	8002fd4 <HAL_IRDA_IRQHandler>
}
 80009e6:	bd08      	pop	{r3, pc}
 80009e8:	20000068 	.word	0x20000068
 80009ec:	200012b4 	.word	0x200012b4

080009f0 <irdaInit>:
    const sIrdaInstanceMap* irda_instance;
    uint8_t i;


	#ifdef IS_IRDA1
        __HAL_RCC_USART1_CLK_ENABLE();
 80009f0:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <irdaInit+0x44>)
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	6999      	ldr	r1, [r3, #24]
 80009f6:	01d2      	lsls	r2, r2, #7
 80009f8:	4311      	orrs	r1, r2
 80009fa:	6199      	str	r1, [r3, #24]
 80009fc:	699b      	ldr	r3, [r3, #24]
    irdaPortIRQ = irdaPort;
    HAL_IRDA_IRQHandler(irda_instance);
}

void irdaInit(void)
{
 80009fe:	b082      	sub	sp, #8
    const sIrdaInstanceMap* irda_instance;
    uint8_t i;


	#ifdef IS_IRDA1
        __HAL_RCC_USART1_CLK_ENABLE();
 8000a00:	401a      	ands	r2, r3
 8000a02:	9201      	str	r2, [sp, #4]


    for(i=0; i<NUM_OF_IRDA; i++) {
        irda_handler = &irdaHandlers[i];
        irda_instance = &IRDAInstanceMap[i];
        irda_handler->Instance        	= irda_instance->port;
 8000a04:	4a0c      	ldr	r2, [pc, #48]	; (8000a38 <irdaInit+0x48>)
    const sIrdaInstanceMap* irda_instance;
    uint8_t i;


	#ifdef IS_IRDA1
        __HAL_RCC_USART1_CLK_ENABLE();
 8000a06:	9b01      	ldr	r3, [sp, #4]

    for(i=0; i<NUM_OF_IRDA; i++) {
        irda_handler = &irdaHandlers[i];
        irda_instance = &IRDAInstanceMap[i];
        irda_handler->Instance        	= irda_instance->port;
        irda_handler->Init.BaudRate  	= irda_instance->baudRate;
 8000a08:	6850      	ldr	r0, [r2, #4]


    for(i=0; i<NUM_OF_IRDA; i++) {
        irda_handler = &irdaHandlers[i];
        irda_instance = &IRDAInstanceMap[i];
        irda_handler->Instance        	= irda_instance->port;
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <irdaInit+0x4c>)
 8000a0c:	6811      	ldr	r1, [r2, #0]
        irda_handler->Init.BaudRate  	= irda_instance->baudRate;
 8000a0e:	6058      	str	r0, [r3, #4]
        irda_handler->Init.WordLength 	= irda_instance->dataSize;
 8000a10:	7a10      	ldrb	r0, [r2, #8]


    for(i=0; i<NUM_OF_IRDA; i++) {
        irda_handler = &irdaHandlers[i];
        irda_instance = &IRDAInstanceMap[i];
        irda_handler->Instance        	= irda_instance->port;
 8000a12:	6019      	str	r1, [r3, #0]
        irda_handler->Init.BaudRate  	= irda_instance->baudRate;
        irda_handler->Init.WordLength 	= irda_instance->dataSize;
 8000a14:	6098      	str	r0, [r3, #8]
        irda_handler->Init.Mode   		= irda_instance->mode;
 8000a16:	7a50      	ldrb	r0, [r2, #9]
 8000a18:	6118      	str	r0, [r3, #16]
        irda_handler->Init.Parity    	= irda_instance->parity;
 8000a1a:	7a90      	ldrb	r0, [r2, #10]
 8000a1c:	60d8      	str	r0, [r3, #12]
        irda_handler->Init.Prescaler    = irda_instance->prescaler;
 8000a1e:	7ad0      	ldrb	r0, [r2, #11]
        irda_handler->Init.PowerMode    = irda_instance->powermode;
 8000a20:	7b12      	ldrb	r2, [r2, #12]
        irda_handler->Instance        	= irda_instance->port;
        irda_handler->Init.BaudRate  	= irda_instance->baudRate;
        irda_handler->Init.WordLength 	= irda_instance->dataSize;
        irda_handler->Init.Mode   		= irda_instance->mode;
        irda_handler->Init.Parity    	= irda_instance->parity;
        irda_handler->Init.Prescaler    = irda_instance->prescaler;
 8000a22:	7518      	strb	r0, [r3, #20]
        irda_handler->Init.PowerMode    = irda_instance->powermode;
 8000a24:	82da      	strh	r2, [r3, #22]


        __HAL_IRDA_ENABLE_IT(irda_handler, IRDA_IT_RXNE);
 8000a26:	680b      	ldr	r3, [r1, #0]
 8000a28:	2220      	movs	r2, #32
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	600b      	str	r3, [r1, #0]
//
//		CreateFIFO(&irdaCircularBuffers[i].txBuffer,
//                IRDAInstanceMap[i].txBufferPtr,
//                IRDAInstanceMap[i].txBufferSize);
    }
}
 8000a2e:	b002      	add	sp, #8
 8000a30:	4770      	bx	lr
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	40021000 	.word	0x40021000
 8000a38:	080036a4 	.word	0x080036a4
 8000a3c:	200012b4 	.word	0x200012b4

08000a40 <irdaStart>:

    return HAL_OK;
}

HAL_StatusTypeDef irdaStart(void)
{
 8000a40:	b538      	push	{r3, r4, r5, lr}
    uint8_t i;
    IRDA_HandleTypeDef* irda_handler;
    for(i=0; i<NUM_OF_IRDA; i++){
        irda_handler = &irdaHandlers[i];
        if(HAL_IRDA_DeInit(irda_handler) != HAL_OK)
 8000a42:	4d0a      	ldr	r5, [pc, #40]	; (8000a6c <irdaStart+0x2c>)
 8000a44:	1c28      	adds	r0, r5, #0
 8000a46:	f002 fa01 	bl	8002e4c <HAL_IRDA_DeInit>
 8000a4a:	2800      	cmp	r0, #0
 8000a4c:	d001      	beq.n	8000a52 <irdaStart+0x12>
        {
            return HAL_ERROR;
 8000a4e:	2401      	movs	r4, #1
 8000a50:	e009      	b.n	8000a66 <irdaStart+0x26>
        }
        if(HAL_IRDA_Init(irda_handler) != HAL_OK)
 8000a52:	1c28      	adds	r0, r5, #0
 8000a54:	f002 f94c 	bl	8002cf0 <HAL_IRDA_Init>
 8000a58:	1e04      	subs	r4, r0, #0
 8000a5a:	d1f8      	bne.n	8000a4e <irdaStart+0xe>
        {
            return HAL_ERROR;
        }
        HAL_IRDA_Receive_IT(irda_handler, (uint8_t *)irda1RxBuffer, 10 );
 8000a5c:	1c28      	adds	r0, r5, #0
 8000a5e:	4904      	ldr	r1, [pc, #16]	; (8000a70 <irdaStart+0x30>)
 8000a60:	220a      	movs	r2, #10
 8000a62:	f002 fa37 	bl	8002ed4 <HAL_IRDA_Receive_IT>
    }
    return HAL_OK;
}
 8000a66:	1c20      	adds	r0, r4, #0
 8000a68:	bd38      	pop	{r3, r4, r5, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	200012b4 	.word	0x200012b4
 8000a70:	20000dba 	.word	0x20000dba

08000a74 <irdaRead>:

HAL_StatusTypeDef irdaRead(eIrda irdaPort, char* buffer, uint8_t lastChar)
{
 8000a74:	b570      	push	{r4, r5, r6, lr}
    uint32_t i=0;
    uint32_t bufferSize = 10;
    uint8_t result = HAL_ERROR;

    if(strlen(irda1RxBuffer) < bufferSize ){
 8000a76:	4d0e      	ldr	r5, [pc, #56]	; (8000ab0 <irdaRead+0x3c>)
    }
    return HAL_OK;
}

HAL_StatusTypeDef irdaRead(eIrda irdaPort, char* buffer, uint8_t lastChar)
{
 8000a78:	1c0c      	adds	r4, r1, #0
    uint32_t i=0;
    uint32_t bufferSize = 10;
    uint8_t result = HAL_ERROR;

    if(strlen(irda1RxBuffer) < bufferSize ){
 8000a7a:	1c28      	adds	r0, r5, #0
    }
    return HAL_OK;
}

HAL_StatusTypeDef irdaRead(eIrda irdaPort, char* buffer, uint8_t lastChar)
{
 8000a7c:	1c16      	adds	r6, r2, #0
    uint32_t i=0;
    uint32_t bufferSize = 10;
    uint8_t result = HAL_ERROR;

    if(strlen(irda1RxBuffer) < bufferSize ){
 8000a7e:	f002 fda7 	bl	80035d0 <strlen>
 8000a82:	2809      	cmp	r0, #9
 8000a84:	d901      	bls.n	8000a8a <irdaRead+0x16>
 8000a86:	2300      	movs	r3, #0
 8000a88:	e005      	b.n	8000a96 <irdaRead+0x22>
		initString(buffer,bufferSize);
 8000a8a:	1c20      	adds	r0, r4, #0
 8000a8c:	210a      	movs	r1, #10
 8000a8e:	f7ff fcb5 	bl	80003fc <initString>
		result = HAL_ERROR;
 8000a92:	2001      	movs	r0, #1
 8000a94:	e00a      	b.n	8000aac <irdaRead+0x38>
    }else{
        while((irda1RxBuffer[i] != lastChar) && (i<bufferSize) )
 8000a96:	5cea      	ldrb	r2, [r5, r3]
 8000a98:	42b2      	cmp	r2, r6
 8000a9a:	d002      	beq.n	8000aa2 <irdaRead+0x2e>
        {
            buffer[i] = irda1RxBuffer[i];
 8000a9c:	54e2      	strb	r2, [r4, r3]
            i++;
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	e7f9      	b.n	8000a96 <irdaRead+0x22>
        }
        if (irda1RxBuffer[i] == lastChar)
        	result = HAL_OK;
        initString(irda1RxBuffer,bufferSize);
 8000aa2:	1c28      	adds	r0, r5, #0
 8000aa4:	210a      	movs	r1, #10
 8000aa6:	f7ff fca9 	bl	80003fc <initString>
 8000aaa:	2000      	movs	r0, #0

    }

    return result;
}
 8000aac:	bd70      	pop	{r4, r5, r6, pc}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	20000dba 	.word	0x20000dba

08000ab4 <irdaWrite>:

HAL_StatusTypeDef irdaWrite(eIrda irdaPort, char* buffer)
{
 8000ab4:	b538      	push	{r3, r4, r5, lr}
 8000ab6:	1c05      	adds	r5, r0, #0
    HAL_StatusTypeDef error;
    error = HAL_IRDA_Transmit_IT(&irdaHandlers[irdaPort], (uint8_t*)buffer, strlen(buffer));
 8000ab8:	1c08      	adds	r0, r1, #0

    return result;
}

HAL_StatusTypeDef irdaWrite(eIrda irdaPort, char* buffer)
{
 8000aba:	1c0c      	adds	r4, r1, #0
    HAL_StatusTypeDef error;
    error = HAL_IRDA_Transmit_IT(&irdaHandlers[irdaPort], (uint8_t*)buffer, strlen(buffer));
 8000abc:	f002 fd88 	bl	80035d0 <strlen>
 8000ac0:	233c      	movs	r3, #60	; 0x3c
 8000ac2:	435d      	muls	r5, r3
 8000ac4:	4b03      	ldr	r3, [pc, #12]	; (8000ad4 <irdaWrite+0x20>)
 8000ac6:	b282      	uxth	r2, r0
 8000ac8:	18ed      	adds	r5, r5, r3
 8000aca:	1c28      	adds	r0, r5, #0
 8000acc:	1c21      	adds	r1, r4, #0
 8000ace:	f002 f9d6 	bl	8002e7e <HAL_IRDA_Transmit_IT>
    //HAL_Delay(10);
    return error;

}
 8000ad2:	bd38      	pop	{r3, r4, r5, pc}
 8000ad4:	200012b4 	.word	0x200012b4

08000ad8 <HAL_IRDA_RxCpltCallback>:

void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *irda_handler)
{
 8000ad8:	b508      	push	{r3, lr}

//	if(strlen(irda1RxBuffer) == 10){
//		AddFIFOByte(&irdaCircularBuffers[irdaPortIRQ].rxBuffer, RxByte);
//	}
//
	HAL_IRDA_Receive_IT(irda_handler, (uint8_t *)irda1RxBuffer, 10 );
 8000ada:	4902      	ldr	r1, [pc, #8]	; (8000ae4 <HAL_IRDA_RxCpltCallback+0xc>)
 8000adc:	220a      	movs	r2, #10
 8000ade:	f002 f9f9 	bl	8002ed4 <HAL_IRDA_Receive_IT>

}
 8000ae2:	bd08      	pop	{r3, pc}
 8000ae4:	20000dba 	.word	0x20000dba

08000ae8 <HAL_IRDA_TxCpltCallback>:

void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *irda_handler)
{
//	if (irdaPortIRQ == IRDA1)
//		HAL_HalfDuplex_EnableReceiver((UART_HandleTypeDef *)irda_handler);
}
 8000ae8:	4770      	bx	lr
	...

08000aec <InitGPIOClock>:


void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8000aec:	4b25      	ldr	r3, [pc, #148]	; (8000b84 <InitGPIOClock+0x98>)
 8000aee:	0100      	lsls	r0, r0, #4
 8000af0:	58c3      	ldr	r3, [r0, r3]
 8000af2:	2290      	movs	r2, #144	; 0x90

extern const sGPIOInstanceMap GPIOInstanceMap[NUM_OF_GPIO];


void InitGPIOClock(eGPIO port)
{
 8000af4:	b086      	sub	sp, #24
	/* Enable the GPIO Clock */
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8000af6:	05d2      	lsls	r2, r2, #23
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d10a      	bne.n	8000b12 <InitGPIOClock+0x26>
		__GPIOA_CLK_ENABLE();
 8000afc:	4b22      	ldr	r3, [pc, #136]	; (8000b88 <InitGPIOClock+0x9c>)
 8000afe:	2280      	movs	r2, #128	; 0x80
 8000b00:	6959      	ldr	r1, [r3, #20]
 8000b02:	0292      	lsls	r2, r2, #10
 8000b04:	4311      	orrs	r1, r2
 8000b06:	6159      	str	r1, [r3, #20]
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	401a      	ands	r2, r3
 8000b0c:	9201      	str	r2, [sp, #4]
 8000b0e:	9b01      	ldr	r3, [sp, #4]
 8000b10:	e036      	b.n	8000b80 <InitGPIOClock+0x94>
	}

	if( GPIOInstanceMap[port].port == GPIOB ){
 8000b12:	4a1e      	ldr	r2, [pc, #120]	; (8000b8c <InitGPIOClock+0xa0>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d10a      	bne.n	8000b2e <InitGPIOClock+0x42>
		__GPIOB_CLK_ENABLE();
 8000b18:	4b1b      	ldr	r3, [pc, #108]	; (8000b88 <InitGPIOClock+0x9c>)
 8000b1a:	2280      	movs	r2, #128	; 0x80
 8000b1c:	6959      	ldr	r1, [r3, #20]
 8000b1e:	02d2      	lsls	r2, r2, #11
 8000b20:	4311      	orrs	r1, r2
 8000b22:	6159      	str	r1, [r3, #20]
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	401a      	ands	r2, r3
 8000b28:	9202      	str	r2, [sp, #8]
 8000b2a:	9b02      	ldr	r3, [sp, #8]
 8000b2c:	e028      	b.n	8000b80 <InitGPIOClock+0x94>
	}

	if( GPIOInstanceMap[port].port == GPIOC ){
 8000b2e:	4a18      	ldr	r2, [pc, #96]	; (8000b90 <InitGPIOClock+0xa4>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d10a      	bne.n	8000b4a <InitGPIOClock+0x5e>
		__GPIOC_CLK_ENABLE();
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <InitGPIOClock+0x9c>)
 8000b36:	2280      	movs	r2, #128	; 0x80
 8000b38:	6959      	ldr	r1, [r3, #20]
 8000b3a:	0312      	lsls	r2, r2, #12
 8000b3c:	4311      	orrs	r1, r2
 8000b3e:	6159      	str	r1, [r3, #20]
 8000b40:	695b      	ldr	r3, [r3, #20]
 8000b42:	401a      	ands	r2, r3
 8000b44:	9203      	str	r2, [sp, #12]
 8000b46:	9b03      	ldr	r3, [sp, #12]
 8000b48:	e01a      	b.n	8000b80 <InitGPIOClock+0x94>
	}

	if( GPIOInstanceMap[port].port == GPIOD ){
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <InitGPIOClock+0xa8>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d10a      	bne.n	8000b66 <InitGPIOClock+0x7a>
		__GPIOD_CLK_ENABLE();
 8000b50:	4b0d      	ldr	r3, [pc, #52]	; (8000b88 <InitGPIOClock+0x9c>)
 8000b52:	2280      	movs	r2, #128	; 0x80
 8000b54:	6959      	ldr	r1, [r3, #20]
 8000b56:	0352      	lsls	r2, r2, #13
 8000b58:	4311      	orrs	r1, r2
 8000b5a:	6159      	str	r1, [r3, #20]
 8000b5c:	695b      	ldr	r3, [r3, #20]
 8000b5e:	401a      	ands	r2, r3
 8000b60:	9204      	str	r2, [sp, #16]
 8000b62:	9b04      	ldr	r3, [sp, #16]
 8000b64:	e00c      	b.n	8000b80 <InitGPIOClock+0x94>
	}

	if( GPIOInstanceMap[port].port == GPIOF ){
 8000b66:	4a0c      	ldr	r2, [pc, #48]	; (8000b98 <InitGPIOClock+0xac>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d109      	bne.n	8000b80 <InitGPIOClock+0x94>
		__GPIOF_CLK_ENABLE();
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <InitGPIOClock+0x9c>)
 8000b6e:	2280      	movs	r2, #128	; 0x80
 8000b70:	6959      	ldr	r1, [r3, #20]
 8000b72:	03d2      	lsls	r2, r2, #15
 8000b74:	4311      	orrs	r1, r2
 8000b76:	6159      	str	r1, [r3, #20]
 8000b78:	695b      	ldr	r3, [r3, #20]
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	9205      	str	r2, [sp, #20]
 8000b7e:	9b05      	ldr	r3, [sp, #20]
	}

}
 8000b80:	b006      	add	sp, #24
 8000b82:	4770      	bx	lr
 8000b84:	080036c8 	.word	0x080036c8
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	48000400 	.word	0x48000400
 8000b90:	48000800 	.word	0x48000800
 8000b94:	48000c00 	.word	0x48000c00
 8000b98:	48001400 	.word	0x48001400

08000b9c <GPIOWrite>:

	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 8000b9c:	b510      	push	{r4, lr}
 8000b9e:	4c08      	ldr	r4, [pc, #32]	; (8000bc0 <GPIOWrite+0x24>)
 8000ba0:	0103      	lsls	r3, r0, #4
		if ( value != GPIO_TOGGLE )
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8000ba2:	58e0      	ldr	r0, [r4, r3]
 8000ba4:	18e3      	adds	r3, r4, r3

	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 8000ba6:	1c0a      	adds	r2, r1, #0
		if ( value != GPIO_TOGGLE )
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8000ba8:	8899      	ldrh	r1, [r3, #4]
	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
		if ( value != GPIO_TOGGLE )
 8000baa:	2a02      	cmp	r2, #2
 8000bac:	d002      	beq.n	8000bb4 <GPIOWrite+0x18>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8000bae:	f002 fbf9 	bl	80033a4 <HAL_GPIO_WritePin>
 8000bb2:	e004      	b.n	8000bbe <GPIOWrite+0x22>
		}
		else
		{
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 8000bb4:	f002 fbfc 	bl	80033b0 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8000bb8:	2064      	movs	r0, #100	; 0x64
 8000bba:	f002 fcb5 	bl	8003528 <HAL_Delay>
		}
}
 8000bbe:	bd10      	pop	{r4, pc}
 8000bc0:	080036c8 	.word	0x080036c8

08000bc4 <GPIOInit>:

}


void GPIOInit( void )
{
 8000bc4:	b530      	push	{r4, r5, lr}
 8000bc6:	4c10      	ldr	r4, [pc, #64]	; (8000c08 <GPIOInit+0x44>)
 8000bc8:	b087      	sub	sp, #28
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 8000bca:	2500      	movs	r5, #0
	{
		/* Enable GPIO clock of corresponding port */
		InitGPIOClock(port);
 8000bcc:	1c28      	adds	r0, r5, #0
 8000bce:	f7ff ff8d 	bl	8000aec <InitGPIOClock>

		/* Configure the GPIO parameters */
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 8000bd2:	8823      	ldrh	r3, [r4, #0]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8000bd4:	a901      	add	r1, sp, #4
	{
		/* Enable GPIO clock of corresponding port */
		InitGPIOClock(port);

		/* Configure the GPIO parameters */
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 8000bd6:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8000bd8:	6863      	ldr	r3, [r4, #4]
 8000bda:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 8000bdc:	7a23      	ldrb	r3, [r4, #8]
 8000bde:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 8000be0:	7a63      	ldrb	r3, [r4, #9]
 8000be2:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 8000be4:	7aa3      	ldrb	r3, [r4, #10]
 8000be6:	9305      	str	r3, [sp, #20]
 8000be8:	1f23      	subs	r3, r4, #4

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8000bea:	6818      	ldr	r0, [r3, #0]
 8000bec:	f002 fab4 	bl	8003158 <HAL_GPIO_Init>

		/* Set GPIO initial value */

		GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 8000bf0:	1c28      	adds	r0, r5, #0
void GPIOInit( void )
{
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 8000bf2:	3501      	adds	r5, #1

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);

		/* Set GPIO initial value */

		GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 8000bf4:	7ae1      	ldrb	r1, [r4, #11]
void GPIOInit( void )
{
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 8000bf6:	b2ed      	uxtb	r5, r5

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);

		/* Set GPIO initial value */

		GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 8000bf8:	f7ff ffd0 	bl	8000b9c <GPIOWrite>
 8000bfc:	3410      	adds	r4, #16
void GPIOInit( void )
{
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 8000bfe:	2d08      	cmp	r5, #8
 8000c00:	d1e4      	bne.n	8000bcc <GPIOInit+0x8>
		/* Set GPIO initial value */

		GPIOWrite(port, GPIOInstanceMap[port].initialValue);

	}
}
 8000c02:	b007      	add	sp, #28
 8000c04:	bd30      	pop	{r4, r5, pc}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	080036cc 	.word	0x080036cc

08000c0c <sendDataUART>:
 *
 *  @return:  	  None.
 *
 *  */

void sendDataUART(void *pvParameters){
 8000c0c:	b538      	push	{r3, r4, r5, lr}
	osSemaphoreId semaphore = *((osSemaphoreId*) pvParameters);
	strcpy(SerialTXBuffer, "DISPARO,DronA/");
 8000c0e:	4c08      	ldr	r4, [pc, #32]	; (8000c30 <sendDataUART+0x24>)
 *  @return:  	  None.
 *
 *  */

void sendDataUART(void *pvParameters){
	osSemaphoreId semaphore = *((osSemaphoreId*) pvParameters);
 8000c10:	6805      	ldr	r5, [r0, #0]
	strcpy(SerialTXBuffer, "DISPARO,DronA/");
 8000c12:	4908      	ldr	r1, [pc, #32]	; (8000c34 <sendDataUART+0x28>)
 8000c14:	1c20      	adds	r0, r4, #0
 8000c16:	f002 fcd3 	bl	80035c0 <strcpy>
	while(1){
		if (osSemaphoreWait(semaphore , 0) == osOK)
 8000c1a:	1c28      	adds	r0, r5, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	f001 f925 	bl	8001e6c <osSemaphoreWait>
 8000c22:	2800      	cmp	r0, #0
 8000c24:	d1f9      	bne.n	8000c1a <sendDataUART+0xe>
		{
			uartWrite(UART_2, SerialTXBuffer);
 8000c26:	1c21      	adds	r1, r4, #0
 8000c28:	f7ff fe86 	bl	8000938 <uartWrite>
 8000c2c:	e7f5      	b.n	8000c1a <sendDataUART+0xe>
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	20001348 	.word	0x20001348
 8000c34:	08003748 	.word	0x08003748

08000c38 <receiveDataUART>:
 *
 *  @return:	  None.
 *
 *  */

void receiveDataUART(void *pvParameters){
 8000c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	osSemaphoreId semaphore = *((osSemaphoreId*) pvParameters);
 8000c3a:	6806      	ldr	r6, [r0, #0]
	while(1){
		if (uartRead(UART_2, SerialRXBuffer, '/') == HAL_OK)
 8000c3c:	4c0d      	ldr	r4, [pc, #52]	; (8000c74 <receiveDataUART+0x3c>)
 8000c3e:	2000      	movs	r0, #0
 8000c40:	1c21      	adds	r1, r4, #0
 8000c42:	222f      	movs	r2, #47	; 0x2f
 8000c44:	f7ff fe48 	bl	80008d8 <uartRead>
 8000c48:	2800      	cmp	r0, #0
 8000c4a:	d1f7      	bne.n	8000c3c <receiveDataUART+0x4>
		{
				if(enterBridgeMode(SerialRXBuffer, strlen(SerialRXBuffer), IrDATXBuffer, strlen(IrDATXBuffer)) == TRUE)
 8000c4c:	1c20      	adds	r0, r4, #0
 8000c4e:	f002 fcbf 	bl	80035d0 <strlen>
 8000c52:	4d09      	ldr	r5, [pc, #36]	; (8000c78 <receiveDataUART+0x40>)
 8000c54:	1c07      	adds	r7, r0, #0
 8000c56:	1c28      	adds	r0, r5, #0
 8000c58:	f002 fcba 	bl	80035d0 <strlen>
 8000c5c:	b2f9      	uxtb	r1, r7
 8000c5e:	b2c3      	uxtb	r3, r0
 8000c60:	1c2a      	adds	r2, r5, #0
 8000c62:	1c20      	adds	r0, r4, #0
 8000c64:	f7ff fc6a 	bl	800053c <enterBridgeMode>
 8000c68:	2801      	cmp	r0, #1
 8000c6a:	d1e7      	bne.n	8000c3c <receiveDataUART+0x4>
					osSemaphoreRelease(semaphore);
 8000c6c:	1c30      	adds	r0, r6, #0
 8000c6e:	f001 f925 	bl	8001ebc <osSemaphoreRelease>
 8000c72:	e7e3      	b.n	8000c3c <receiveDataUART+0x4>
 8000c74:	20001310 	.word	0x20001310
 8000c78:	2000138a 	.word	0x2000138a

08000c7c <sendIRData>:
 *
 *  @return:  	  None.
 *
 *  */

void sendIRData(void *pvParameters){
 8000c7c:	b510      	push	{r4, lr}
	osSemaphoreId semaphore = *((osSemaphoreId*) pvParameters);
 8000c7e:	6804      	ldr	r4, [r0, #0]
	while(1){
		if (osSemaphoreWait(semaphore , 0) == osOK)
 8000c80:	1c20      	adds	r0, r4, #0
 8000c82:	2100      	movs	r1, #0
 8000c84:	f001 f8f2 	bl	8001e6c <osSemaphoreWait>
 8000c88:	2800      	cmp	r0, #0
 8000c8a:	d1f9      	bne.n	8000c80 <sendIRData+0x4>
		{
			irdaWrite(IRDA1, IrDATXBuffer);
 8000c8c:	4901      	ldr	r1, [pc, #4]	; (8000c94 <sendIRData+0x18>)
 8000c8e:	f7ff ff11 	bl	8000ab4 <irdaWrite>
 8000c92:	e7f5      	b.n	8000c80 <sendIRData+0x4>
 8000c94:	2000138a 	.word	0x2000138a

08000c98 <receiveIRData>:
 *
 *  @return:	  None.
 *
 *  */

void receiveIRData(void *pvParameters){
 8000c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	osSemaphoreId semaphore = *((osSemaphoreId*) pvParameters);
 8000c9a:	6806      	ldr	r6, [r0, #0]
	while(1){
		if (irdaRead(IRDA1, IrDARXBuffer, '/') == HAL_OK)
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	490c      	ldr	r1, [pc, #48]	; (8000cd0 <receiveIRData+0x38>)
 8000ca0:	222f      	movs	r2, #47	; 0x2f
 8000ca2:	f7ff fee7 	bl	8000a74 <irdaRead>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d1f8      	bne.n	8000c9c <receiveIRData+0x4>
		{
			enterBridgeMode(IrDATXBuffer, strlen(IrDATXBuffer), SerialRXBuffer, strlen(SerialRXBuffer));
 8000caa:	4d0a      	ldr	r5, [pc, #40]	; (8000cd4 <receiveIRData+0x3c>)
 8000cac:	1c28      	adds	r0, r5, #0
 8000cae:	f002 fc8f 	bl	80035d0 <strlen>
 8000cb2:	4c09      	ldr	r4, [pc, #36]	; (8000cd8 <receiveIRData+0x40>)
 8000cb4:	1c07      	adds	r7, r0, #0
 8000cb6:	1c20      	adds	r0, r4, #0
 8000cb8:	f002 fc8a 	bl	80035d0 <strlen>
 8000cbc:	b2f9      	uxtb	r1, r7
 8000cbe:	b2c3      	uxtb	r3, r0
 8000cc0:	1c22      	adds	r2, r4, #0
 8000cc2:	1c28      	adds	r0, r5, #0
 8000cc4:	f7ff fc3a 	bl	800053c <enterBridgeMode>
			osSemaphoreRelease(semaphore);
 8000cc8:	1c30      	adds	r0, r6, #0
 8000cca:	f001 f8f7 	bl	8001ebc <osSemaphoreRelease>
 8000cce:	e7e5      	b.n	8000c9c <receiveIRData+0x4>
 8000cd0:	20001380 	.word	0x20001380
 8000cd4:	2000138a 	.word	0x2000138a
 8000cd8:	20001310 	.word	0x20001310

08000cdc <taskCreation>:
 *  @return:  	  None.
 *
 *  */

void taskCreation(void)
{
 8000cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cde:	b085      	sub	sp, #20

	  /*Create semaphores for tasks*/

	  osSemaphoreDef(SEM1);
 8000ce0:	2400      	movs	r4, #0
	  osSemaphoreDef(SEM2);
	  osSemaphore1 = osSemaphoreCreate(osSemaphore(SEM1) , 1);
 8000ce2:	a802      	add	r0, sp, #8
 8000ce4:	2101      	movs	r1, #1
void taskCreation(void)
{

	  /*Create semaphores for tasks*/

	  osSemaphoreDef(SEM1);
 8000ce6:	9402      	str	r4, [sp, #8]
	  osSemaphoreDef(SEM2);
 8000ce8:	9403      	str	r4, [sp, #12]
	  osSemaphore1 = osSemaphoreCreate(osSemaphore(SEM1) , 1);
 8000cea:	f001 f8ab 	bl	8001e44 <osSemaphoreCreate>
 8000cee:	4f15      	ldr	r7, [pc, #84]	; (8000d44 <taskCreation+0x68>)
	  osSemaphore2 = osSemaphoreCreate(osSemaphore(SEM2) , 1);
 8000cf0:	2101      	movs	r1, #1

	  /*Create semaphores for tasks*/

	  osSemaphoreDef(SEM1);
	  osSemaphoreDef(SEM2);
	  osSemaphore1 = osSemaphoreCreate(osSemaphore(SEM1) , 1);
 8000cf2:	6038      	str	r0, [r7, #0]
	  osSemaphore2 = osSemaphoreCreate(osSemaphore(SEM2) , 1);
 8000cf4:	a803      	add	r0, sp, #12
 8000cf6:	f001 f8a5 	bl	8001e44 <osSemaphoreCreate>
 8000cfa:	4e13      	ldr	r6, [pc, #76]	; (8000d48 <taskCreation+0x6c>)



    /* Create tasks */

    xTaskCreate(
 8000cfc:	2505      	movs	r5, #5
	  /*Create semaphores for tasks*/

	  osSemaphoreDef(SEM1);
	  osSemaphoreDef(SEM2);
	  osSemaphore1 = osSemaphoreCreate(osSemaphore(SEM1) , 1);
	  osSemaphore2 = osSemaphoreCreate(osSemaphore(SEM2) , 1);
 8000cfe:	6030      	str	r0, [r6, #0]



    /* Create tasks */

    xTaskCreate(
 8000d00:	1c33      	adds	r3, r6, #0
 8000d02:	9500      	str	r5, [sp, #0]
 8000d04:	9401      	str	r4, [sp, #4]
 8000d06:	4911      	ldr	r1, [pc, #68]	; (8000d4c <taskCreation+0x70>)
 8000d08:	2240      	movs	r2, #64	; 0x40
 8000d0a:	4811      	ldr	r0, [pc, #68]	; (8000d50 <taskCreation+0x74>)
 8000d0c:	f000 f8c6 	bl	8000e9c <xTaskCreate>
  		  &osSemaphore2,                     /* Pointer to tasks arguments (parameter) */
  		  tskIDLE_PRIORITY + 5,           /* Task priority*/
  		  NULL                              /* Task handle */
    );

    xTaskCreate(
 8000d10:	1c3b      	adds	r3, r7, #0
 8000d12:	9500      	str	r5, [sp, #0]
 8000d14:	9401      	str	r4, [sp, #4]
 8000d16:	490f      	ldr	r1, [pc, #60]	; (8000d54 <taskCreation+0x78>)
 8000d18:	2240      	movs	r2, #64	; 0x40
 8000d1a:	480f      	ldr	r0, [pc, #60]	; (8000d58 <taskCreation+0x7c>)
 8000d1c:	f000 f8be 	bl	8000e9c <xTaskCreate>
   		  &osSemaphore1,                     /* Pointer to tasks arguments (parameter) */
   		  tskIDLE_PRIORITY + 5,           /* Task priority*/
   		  NULL                              /* Task handle */
     );

    xTaskCreate(
 8000d20:	1c3b      	adds	r3, r7, #0
 8000d22:	9500      	str	r5, [sp, #0]
 8000d24:	9401      	str	r4, [sp, #4]
 8000d26:	490d      	ldr	r1, [pc, #52]	; (8000d5c <taskCreation+0x80>)
 8000d28:	2240      	movs	r2, #64	; 0x40
 8000d2a:	480d      	ldr	r0, [pc, #52]	; (8000d60 <taskCreation+0x84>)
 8000d2c:	f000 f8b6 	bl	8000e9c <xTaskCreate>
		  &osSemaphore1,                     /* Pointer to tasks arguments (parameter) */
  		  tskIDLE_PRIORITY + 5,           /* Task priority*/
  		  NULL                              /* Task handle */
    );

    xTaskCreate(
 8000d30:	9500      	str	r5, [sp, #0]
 8000d32:	9401      	str	r4, [sp, #4]
 8000d34:	490b      	ldr	r1, [pc, #44]	; (8000d64 <taskCreation+0x88>)
 8000d36:	2240      	movs	r2, #64	; 0x40
 8000d38:	1c33      	adds	r3, r6, #0
 8000d3a:	480b      	ldr	r0, [pc, #44]	; (8000d68 <taskCreation+0x8c>)
 8000d3c:	f000 f8ae 	bl	8000e9c <xTaskCreate>
		  ((uint16_t)64),         /* Stack depth in words */
		  &osSemaphore2,                     /* Pointer to tasks arguments (parameter) */
   		  tskIDLE_PRIORITY + 5,           /* Task priority*/
   		  NULL                              /* Task handle */
     );
}
 8000d40:	b005      	add	sp, #20
 8000d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d44:	2000137c 	.word	0x2000137c
 8000d48:	20001344 	.word	0x20001344
 8000d4c:	08003757 	.word	0x08003757
 8000d50:	08000c0d 	.word	0x08000c0d
 8000d54:	08003764 	.word	0x08003764
 8000d58:	08000c39 	.word	0x08000c39
 8000d5c:	08003774 	.word	0x08003774
 8000d60:	08000c7d 	.word	0x08000c7d
 8000d64:	0800377f 	.word	0x0800377f
 8000d68:	08000c99 	.word	0x08000c99

08000d6c <SystemClock_Config>:


/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000d6c:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d6e:	2302      	movs	r3, #2


/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000d70:	b096      	sub	sp, #88	; 0x58
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d72:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000d74:	2310      	movs	r3, #16
 8000d76:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d78:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d7a:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d7c:	a80a      	add	r0, sp, #40	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d7e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d80:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d82:	f001 fccb 	bl	800271c <HAL_RCC_OscConfig>
 8000d86:	1e01      	subs	r1, r0, #0
 8000d88:	d000      	beq.n	8000d8c <SystemClock_Config+0x20>
 8000d8a:	e7fe      	b.n	8000d8a <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d8c:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d8e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d90:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d92:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d94:	a801      	add	r0, sp, #4
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d96:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d98:	f001 fec2 	bl	8002b20 <HAL_RCC_ClockConfig>
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	d000      	beq.n	8000da2 <SystemClock_Config+0x36>
 8000da0:	e7fe      	b.n	8000da0 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000da2:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da4:	a805      	add	r0, sp, #20
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000da6:	9405      	str	r4, [sp, #20]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da8:	f001 fc2a 	bl	8002600 <HAL_RCCEx_PeriphCLKConfig>
 8000dac:	1e04      	subs	r4, r0, #0
 8000dae:	d000      	beq.n	8000db2 <SystemClock_Config+0x46>
 8000db0:	e7fe      	b.n	8000db0 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000db2:	f001 ff4b 	bl	8002c4c <HAL_RCC_GetHCLKFreq>
 8000db6:	21fa      	movs	r1, #250	; 0xfa
 8000db8:	0089      	lsls	r1, r1, #2
 8000dba:	f7ff f9b9 	bl	8000130 <__aeabi_uidiv>
 8000dbe:	f002 fb5b 	bl	8003478 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000dc2:	2004      	movs	r0, #4
 8000dc4:	f002 fb72 	bl	80034ac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8000dc8:	2001      	movs	r0, #1
 8000dca:	4240      	negs	r0, r0
 8000dcc:	2103      	movs	r1, #3
 8000dce:	1c22      	adds	r2, r4, #0
 8000dd0:	f002 fb16 	bl	8003400 <HAL_NVIC_SetPriority>
}
 8000dd4:	b016      	add	sp, #88	; 0x58
 8000dd6:	bd10      	pop	{r4, pc}

08000dd8 <systemInit>:
 *  @return       None.
 *
 *  */

void systemInit(void)
{
 8000dd8:	b508      	push	{r3, lr}
	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8000dda:	f002 fb87 	bl	80034ec <HAL_Init>



	  /* Configure the system clock */
	  SystemClock_Config();
 8000dde:	f7ff ffc5 	bl	8000d6c <SystemClock_Config>


	  /* Initialize all configured peripherals */

	  GPIOInit();
 8000de2:	f7ff feef 	bl	8000bc4 <GPIOInit>
	  uartInit();
 8000de6:	f7ff fd27 	bl	8000838 <uartInit>
	  uartStart();
 8000dea:	f7ff fd5b 	bl	80008a4 <uartStart>
	  irdaInit();
 8000dee:	f7ff fdff 	bl	80009f0 <irdaInit>
	  irdaStart();
 8000df2:	f7ff fe25 	bl	8000a40 <irdaStart>
	  interruptsInit();
 8000df6:	f7ff fceb 	bl	80007d0 <interruptsInit>
	  interruptsStart();
 8000dfa:	f7ff fcfb 	bl	80007f4 <interruptsStart>
}
 8000dfe:	bd08      	pop	{r3, pc}

08000e00 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000e00:	4a07      	ldr	r2, [pc, #28]	; (8000e20 <prvResetNextTaskUnblockTime+0x20>)
 8000e02:	6813      	ldr	r3, [r2, #0]
 8000e04:	6819      	ldr	r1, [r3, #0]
 8000e06:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <prvResetNextTaskUnblockTime+0x24>)
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	d102      	bne.n	8000e12 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	4252      	negs	r2, r2
 8000e10:	e003      	b.n	8000e1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000e12:	6812      	ldr	r2, [r2, #0]
 8000e14:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8000e16:	68d2      	ldr	r2, [r2, #12]
 8000e18:	6852      	ldr	r2, [r2, #4]
 8000e1a:	601a      	str	r2, [r3, #0]
	}
}
 8000e1c:	4770      	bx	lr
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	20000070 	.word	0x20000070
 8000e24:	20000158 	.word	0x20000158

08000e28 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8000e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8000e2a:	4b16      	ldr	r3, [pc, #88]	; (8000e84 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000e2c:	4d16      	ldr	r5, [pc, #88]	; (8000e88 <prvAddCurrentTaskToDelayedList+0x60>)


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8000e2e:	681e      	ldr	r6, [r3, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8000e30:	1c04      	adds	r4, r0, #0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000e32:	6828      	ldr	r0, [r5, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8000e34:	1c0f      	adds	r7, r1, #0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000e36:	3004      	adds	r0, #4
 8000e38:	f000 fff4 	bl	8001e24 <uxListRemove>
 8000e3c:	1c2b      	adds	r3, r5, #0
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8000e3e:	1c62      	adds	r2, r4, #1
 8000e40:	d107      	bne.n	8000e52 <prvAddCurrentTaskToDelayedList+0x2a>
 8000e42:	2f00      	cmp	r7, #0
 8000e44:	d005      	beq.n	8000e52 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000e46:	6829      	ldr	r1, [r5, #0]
 8000e48:	4810      	ldr	r0, [pc, #64]	; (8000e8c <prvAddCurrentTaskToDelayedList+0x64>)
 8000e4a:	3104      	adds	r1, #4
 8000e4c:	f000 ffc6 	bl	8001ddc <vListInsertEnd>
 8000e50:	e016      	b.n	8000e80 <prvAddCurrentTaskToDelayedList+0x58>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8000e52:	681a      	ldr	r2, [r3, #0]
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8000e54:	19a4      	adds	r4, r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8000e56:	6054      	str	r4, [r2, #4]

			if( xTimeToWake < xConstTickCount )
 8000e58:	42b4      	cmp	r4, r6
 8000e5a:	d206      	bcs.n	8000e6a <prvAddCurrentTaskToDelayedList+0x42>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000e5c:	4a0c      	ldr	r2, [pc, #48]	; (8000e90 <prvAddCurrentTaskToDelayedList+0x68>)
 8000e5e:	6810      	ldr	r0, [r2, #0]
 8000e60:	6819      	ldr	r1, [r3, #0]
 8000e62:	3104      	adds	r1, #4
 8000e64:	f000 ffc6 	bl	8001df4 <vListInsert>
 8000e68:	e00a      	b.n	8000e80 <prvAddCurrentTaskToDelayedList+0x58>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	; (8000e94 <prvAddCurrentTaskToDelayedList+0x6c>)
 8000e6c:	6810      	ldr	r0, [r2, #0]
 8000e6e:	6819      	ldr	r1, [r3, #0]
 8000e70:	3104      	adds	r1, #4
 8000e72:	f000 ffbf 	bl	8001df4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8000e76:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <prvAddCurrentTaskToDelayedList+0x70>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	4294      	cmp	r4, r2
 8000e7c:	d200      	bcs.n	8000e80 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8000e7e:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8000e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	20000154 	.word	0x20000154
 8000e88:	2000013c 	.word	0x2000013c
 8000e8c:	2000017c 	.word	0x2000017c
 8000e90:	20000090 	.word	0x20000090
 8000e94:	20000070 	.word	0x20000070
 8000e98:	20000158 	.word	0x20000158

08000e9c <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000e9e:	0096      	lsls	r6, r2, #2
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000ea0:	b085      	sub	sp, #20
 8000ea2:	9002      	str	r0, [sp, #8]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000ea4:	1c30      	adds	r0, r6, #0
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000ea6:	1c0f      	adds	r7, r1, #0
 8000ea8:	9303      	str	r3, [sp, #12]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000eaa:	f000 fe09 	bl	8001ac0 <pvPortMalloc>
 8000eae:	1e05      	subs	r5, r0, #0

			if( pxStack != NULL )
 8000eb0:	d100      	bne.n	8000eb4 <xTaskCreate+0x18>
 8000eb2:	e098      	b.n	8000fe6 <xTaskCreate+0x14a>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8000eb4:	2054      	movs	r0, #84	; 0x54
 8000eb6:	f000 fe03 	bl	8001ac0 <pvPortMalloc>
 8000eba:	1e04      	subs	r4, r0, #0

				if( pxNewTCB != NULL )
 8000ebc:	d007      	beq.n	8000ece <xTaskCreate+0x32>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8000ebe:	3e04      	subs	r6, #4
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000ec0:	2307      	movs	r3, #7
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */

				if( pxNewTCB != NULL )
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8000ec2:	6305      	str	r5, [r0, #48]	; 0x30
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8000ec4:	19ad      	adds	r5, r5, r6
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000ec6:	439d      	bics	r5, r3
 8000ec8:	9501      	str	r5, [sp, #4]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e006      	b.n	8000edc <xTaskCreate+0x40>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8000ece:	1c28      	adds	r0, r5, #0
 8000ed0:	f000 fe7a 	bl	8001bc8 <vPortFree>
 8000ed4:	e087      	b.n	8000fe6 <xTaskCreate+0x14a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	2b10      	cmp	r3, #16
 8000eda:	d006      	beq.n	8000eea <xTaskCreate+0x4e>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000edc:	5cf9      	ldrb	r1, [r7, r3]
 8000ede:	18e2      	adds	r2, r4, r3
 8000ee0:	3234      	adds	r2, #52	; 0x34
 8000ee2:	7011      	strb	r1, [r2, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8000ee4:	5cfa      	ldrb	r2, [r7, r3]
 8000ee6:	2a00      	cmp	r2, #0
 8000ee8:	d1f5      	bne.n	8000ed6 <xTaskCreate+0x3a>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000eea:	1c23      	adds	r3, r4, #0
 8000eec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8000eee:	2600      	movs	r6, #0
 8000ef0:	3343      	adds	r3, #67	; 0x43
 8000ef2:	701e      	strb	r6, [r3, #0]
 8000ef4:	2d06      	cmp	r5, #6
 8000ef6:	d900      	bls.n	8000efa <xTaskCreate+0x5e>
 8000ef8:	2506      	movs	r5, #6
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000efa:	1d21      	adds	r1, r4, #4
 8000efc:	1c08      	adds	r0, r1, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8000efe:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8000f00:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8000f02:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000f04:	9100      	str	r1, [sp, #0]
 8000f06:	f000 ff66 	bl	8001dd6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000f0a:	1c20      	adds	r0, r4, #0
 8000f0c:	3018      	adds	r0, #24
 8000f0e:	f000 ff62 	bl	8001dd6 <vListInitialiseItem>
	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f12:	2307      	movs	r3, #7
 8000f14:	1b5d      	subs	r5, r3, r5
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8000f16:	1c23      	adds	r3, r4, #0
 8000f18:	3350      	adds	r3, #80	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000f1a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f1c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000f1e:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8000f20:	64e6      	str	r6, [r4, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000f22:	9a03      	ldr	r2, [sp, #12]
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8000f24:	701e      	strb	r6, [r3, #0]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000f26:	9801      	ldr	r0, [sp, #4]
 8000f28:	9902      	ldr	r1, [sp, #8]
 8000f2a:	f000 fea1 	bl	8001c70 <pxPortInitialiseStack>
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8000f2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000f30:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8000f32:	2a00      	cmp	r2, #0
 8000f34:	d000      	beq.n	8000f38 <xTaskCreate+0x9c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000f36:	6014      	str	r4, [r2, #0]

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8000f38:	f000 feb8 	bl	8001cac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8000f3c:	4b2c      	ldr	r3, [pc, #176]	; (8000ff0 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8000f3e:	4d2d      	ldr	r5, [pc, #180]	; (8000ff4 <xTaskCreate+0x158>)
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
	{
		uxCurrentNumberOfTasks++;
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	3201      	adds	r2, #1
 8000f44:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8000f46:	682a      	ldr	r2, [r5, #0]
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	d122      	bne.n	8000f92 <xTaskCreate+0xf6>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8000f4c:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d128      	bne.n	8000fa6 <xTaskCreate+0x10a>
 8000f54:	4e28      	ldr	r6, [pc, #160]	; (8000ff8 <xTaskCreate+0x15c>)
 8000f56:	1c37      	adds	r7, r6, #0
 8000f58:	378c      	adds	r7, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000f5a:	1c30      	adds	r0, r6, #0
 8000f5c:	3614      	adds	r6, #20
 8000f5e:	f000 ff2f 	bl	8001dc0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000f62:	42be      	cmp	r6, r7
 8000f64:	d1f9      	bne.n	8000f5a <xTaskCreate+0xbe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8000f66:	4e25      	ldr	r6, [pc, #148]	; (8000ffc <xTaskCreate+0x160>)
 8000f68:	1c30      	adds	r0, r6, #0
 8000f6a:	f000 ff29 	bl	8001dc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8000f6e:	4f24      	ldr	r7, [pc, #144]	; (8001000 <xTaskCreate+0x164>)
 8000f70:	1c38      	adds	r0, r7, #0
 8000f72:	f000 ff25 	bl	8001dc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8000f76:	4823      	ldr	r0, [pc, #140]	; (8001004 <xTaskCreate+0x168>)
 8000f78:	f000 ff22 	bl	8001dc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8000f7c:	4822      	ldr	r0, [pc, #136]	; (8001008 <xTaskCreate+0x16c>)
 8000f7e:	f000 ff1f 	bl	8001dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8000f82:	4822      	ldr	r0, [pc, #136]	; (800100c <xTaskCreate+0x170>)
 8000f84:	f000 ff1c 	bl	8001dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8000f88:	4b21      	ldr	r3, [pc, #132]	; (8001010 <xTaskCreate+0x174>)
 8000f8a:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000f8c:	4b21      	ldr	r3, [pc, #132]	; (8001014 <xTaskCreate+0x178>)
 8000f8e:	601f      	str	r7, [r3, #0]
 8000f90:	e009      	b.n	8000fa6 <xTaskCreate+0x10a>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8000f92:	4b21      	ldr	r3, [pc, #132]	; (8001018 <xTaskCreate+0x17c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d105      	bne.n	8000fa6 <xTaskCreate+0x10a>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000f9a:	682b      	ldr	r3, [r5, #0]
 8000f9c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa0:	428b      	cmp	r3, r1
 8000fa2:	d800      	bhi.n	8000fa6 <xTaskCreate+0x10a>
				{
					pxCurrentTCB = pxNewTCB;
 8000fa4:	602c      	str	r4, [r5, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	; (800101c <xTaskCreate+0x180>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	3201      	adds	r2, #1
 8000fac:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8000fae:	4a1c      	ldr	r2, [pc, #112]	; (8001020 <xTaskCreate+0x184>)
 8000fb0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000fb2:	6811      	ldr	r1, [r2, #0]
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d900      	bls.n	8000fba <xTaskCreate+0x11e>
 8000fb8:	6013      	str	r3, [r2, #0]
 8000fba:	2014      	movs	r0, #20
 8000fbc:	4343      	muls	r3, r0
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	; (8000ff8 <xTaskCreate+0x15c>)
 8000fc0:	9900      	ldr	r1, [sp, #0]
 8000fc2:	18d0      	adds	r0, r2, r3
 8000fc4:	f000 ff0a 	bl	8001ddc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8000fc8:	f000 fe7c 	bl	8001cc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8000fcc:	4b12      	ldr	r3, [pc, #72]	; (8001018 <xTaskCreate+0x17c>)
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
 8000fce:	2601      	movs	r6, #1

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();

	if( xSchedulerRunning != pdFALSE )
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d009      	beq.n	8000fea <xTaskCreate+0x14e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000fd6:	682b      	ldr	r3, [r5, #0]
 8000fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d204      	bcs.n	8000fea <xTaskCreate+0x14e>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8000fe0:	f000 fe58 	bl	8001c94 <vPortYield>
 8000fe4:	e001      	b.n	8000fea <xTaskCreate+0x14e>
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000fe6:	2601      	movs	r6, #1
 8000fe8:	4276      	negs	r6, r6
		}

		return xReturn;
	}
 8000fea:	1c30      	adds	r0, r6, #0
 8000fec:	b005      	add	sp, #20
 8000fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ff0:	20000160 	.word	0x20000160
 8000ff4:	2000013c 	.word	0x2000013c
 8000ff8:	20000098 	.word	0x20000098
 8000ffc:	2000007c 	.word	0x2000007c
 8001000:	20000164 	.word	0x20000164
 8001004:	20000140 	.word	0x20000140
 8001008:	20000124 	.word	0x20000124
 800100c:	2000017c 	.word	0x2000017c
 8001010:	20000070 	.word	0x20000070
 8001014:	20000090 	.word	0x20000090
 8001018:	20000074 	.word	0x20000074
 800101c:	2000015c 	.word	0x2000015c
 8001020:	20000190 	.word	0x20000190

08001024 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001024:	b507      	push	{r0, r1, r2, lr}
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001026:	4a0f      	ldr	r2, [pc, #60]	; (8001064 <vTaskStartScheduler+0x40>)
 8001028:	2300      	movs	r3, #0
 800102a:	9201      	str	r2, [sp, #4]
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	480e      	ldr	r0, [pc, #56]	; (8001068 <vTaskStartScheduler+0x44>)
 8001030:	490e      	ldr	r1, [pc, #56]	; (800106c <vTaskStartScheduler+0x48>)
 8001032:	2280      	movs	r2, #128	; 0x80
 8001034:	f7ff ff32 	bl	8000e9c <xTaskCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001038:	2801      	cmp	r0, #1
 800103a:	d10d      	bne.n	8001058 <vTaskStartScheduler+0x34>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800103c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800103e:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <vTaskStartScheduler+0x4c>)
 8001040:	2201      	movs	r2, #1
 8001042:	4252      	negs	r2, r2
 8001044:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001046:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <vTaskStartScheduler+0x50>)
 8001048:	2201      	movs	r2, #1
 800104a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <vTaskStartScheduler+0x54>)
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001052:	f000 fe9b 	bl	8001d8c <xPortStartScheduler>
 8001056:	e003      	b.n	8001060 <vTaskStartScheduler+0x3c>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001058:	3001      	adds	r0, #1
 800105a:	d101      	bne.n	8001060 <vTaskStartScheduler+0x3c>
 800105c:	b672      	cpsid	i
 800105e:	e7fe      	b.n	800105e <vTaskStartScheduler+0x3a>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001060:	bd07      	pop	{r0, r1, r2, pc}
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	20000178 	.word	0x20000178
 8001068:	08001261 	.word	0x08001261
 800106c:	0800378d 	.word	0x0800378d
 8001070:	20000158 	.word	0x20000158
 8001074:	20000074 	.word	0x20000074
 8001078:	20000154 	.word	0x20000154

0800107c <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800107c:	4b02      	ldr	r3, [pc, #8]	; (8001088 <vTaskSuspendAll+0xc>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	3201      	adds	r2, #1
 8001082:	601a      	str	r2, [r3, #0]
}
 8001084:	4770      	bx	lr
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	20000078 	.word	0x20000078

0800108c <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800108c:	4b34      	ldr	r3, [pc, #208]	; (8001160 <xTaskIncrementTick+0xd4>)

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800108e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d133      	bne.n	80010fe <xTaskIncrementTick+0x72>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001096:	4b33      	ldr	r3, [pc, #204]	; (8001164 <xTaskIncrementTick+0xd8>)
 8001098:	681e      	ldr	r6, [r3, #0]
 800109a:	3601      	adds	r6, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800109c:	601e      	str	r6, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800109e:	2e00      	cmp	r6, #0
 80010a0:	d111      	bne.n	80010c6 <xTaskIncrementTick+0x3a>
		{
			taskSWITCH_DELAYED_LISTS();
 80010a2:	4b31      	ldr	r3, [pc, #196]	; (8001168 <xTaskIncrementTick+0xdc>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	6812      	ldr	r2, [r2, #0]
 80010a8:	2a00      	cmp	r2, #0
 80010aa:	d001      	beq.n	80010b0 <xTaskIncrementTick+0x24>
 80010ac:	b672      	cpsid	i
 80010ae:	e7fe      	b.n	80010ae <xTaskIncrementTick+0x22>
 80010b0:	4a2e      	ldr	r2, [pc, #184]	; (800116c <xTaskIncrementTick+0xe0>)
 80010b2:	6819      	ldr	r1, [r3, #0]
 80010b4:	6810      	ldr	r0, [r2, #0]
 80010b6:	6018      	str	r0, [r3, #0]
 80010b8:	4b2d      	ldr	r3, [pc, #180]	; (8001170 <xTaskIncrementTick+0xe4>)
 80010ba:	6011      	str	r1, [r2, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	3201      	adds	r2, #1
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	f7ff fe9d 	bl	8000e00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80010c6:	4f2b      	ldr	r7, [pc, #172]	; (8001174 <xTaskIncrementTick+0xe8>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80010c8:	2500      	movs	r5, #0

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	429e      	cmp	r6, r3
 80010ce:	d30b      	bcc.n	80010e8 <xTaskIncrementTick+0x5c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80010d0:	4b25      	ldr	r3, [pc, #148]	; (8001168 <xTaskIncrementTick+0xdc>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	6812      	ldr	r2, [r2, #0]
 80010d6:	2a00      	cmp	r2, #0
 80010d8:	d03d      	beq.n	8001156 <xTaskIncrementTick+0xca>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80010e0:	6863      	ldr	r3, [r4, #4]

					if( xConstTickCount < xItemValue )
 80010e2:	429e      	cmp	r6, r3
 80010e4:	d216      	bcs.n	8001114 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80010e6:	603b      	str	r3, [r7, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80010e8:	4b23      	ldr	r3, [pc, #140]	; (8001178 <xTaskIncrementTick+0xec>)
 80010ea:	2214      	movs	r2, #20
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f0:	4353      	muls	r3, r2
 80010f2:	4a22      	ldr	r2, [pc, #136]	; (800117c <xTaskIncrementTick+0xf0>)
 80010f4:	58d3      	ldr	r3, [r2, r3]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d906      	bls.n	8001108 <xTaskIncrementTick+0x7c>
			{
				xSwitchRequired = pdTRUE;
 80010fa:	2501      	movs	r5, #1
 80010fc:	e004      	b.n	8001108 <xTaskIncrementTick+0x7c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80010fe:	4b20      	ldr	r3, [pc, #128]	; (8001180 <xTaskIncrementTick+0xf4>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001100:	2500      	movs	r5, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	3201      	adds	r2, #1
 8001106:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001108:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <xTaskIncrementTick+0xf8>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d025      	beq.n	800115c <xTaskIncrementTick+0xd0>
		{
			xSwitchRequired = pdTRUE;
 8001110:	2501      	movs	r5, #1
 8001112:	e023      	b.n	800115c <xTaskIncrementTick+0xd0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001114:	1d22      	adds	r2, r4, #4
 8001116:	1c10      	adds	r0, r2, #0
 8001118:	9201      	str	r2, [sp, #4]
 800111a:	f000 fe83 	bl	8001e24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800111e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <xTaskIncrementTick+0xa0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001124:	1c20      	adds	r0, r4, #0
 8001126:	3018      	adds	r0, #24
 8001128:	f000 fe7c 	bl	8001e24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800112c:	4a16      	ldr	r2, [pc, #88]	; (8001188 <xTaskIncrementTick+0xfc>)
 800112e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001130:	6811      	ldr	r1, [r2, #0]
 8001132:	428b      	cmp	r3, r1
 8001134:	d900      	bls.n	8001138 <xTaskIncrementTick+0xac>
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	2014      	movs	r0, #20
 800113a:	4343      	muls	r3, r0
 800113c:	4a0f      	ldr	r2, [pc, #60]	; (800117c <xTaskIncrementTick+0xf0>)
 800113e:	9901      	ldr	r1, [sp, #4]
 8001140:	18d0      	adds	r0, r2, r3
 8001142:	f000 fe4b 	bl	8001ddc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001146:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <xTaskIncrementTick+0xec>)
 8001148:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800114e:	429a      	cmp	r2, r3
 8001150:	d3be      	bcc.n	80010d0 <xTaskIncrementTick+0x44>
						{
							xSwitchRequired = pdTRUE;
 8001152:	2501      	movs	r5, #1
 8001154:	e7bc      	b.n	80010d0 <xTaskIncrementTick+0x44>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001156:	2301      	movs	r3, #1
 8001158:	425b      	negs	r3, r3
 800115a:	e7c4      	b.n	80010e6 <xTaskIncrementTick+0x5a>
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 800115c:	1c28      	adds	r0, r5, #0
 800115e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001160:	20000078 	.word	0x20000078
 8001164:	20000154 	.word	0x20000154
 8001168:	20000070 	.word	0x20000070
 800116c:	20000090 	.word	0x20000090
 8001170:	2000006c 	.word	0x2000006c
 8001174:	20000158 	.word	0x20000158
 8001178:	2000013c 	.word	0x2000013c
 800117c:	20000098 	.word	0x20000098
 8001180:	20000094 	.word	0x20000094
 8001184:	20000194 	.word	0x20000194
 8001188:	20000190 	.word	0x20000190

0800118c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800118c:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800118e:	4c2c      	ldr	r4, [pc, #176]	; (8001240 <xTaskResumeAll+0xb4>)
 8001190:	6823      	ldr	r3, [r4, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d101      	bne.n	800119a <xTaskResumeAll+0xe>
 8001196:	b672      	cpsid	i
 8001198:	e7fe      	b.n	8001198 <xTaskResumeAll+0xc>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800119a:	f000 fd87 	bl	8001cac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800119e:	6823      	ldr	r3, [r4, #0]
 80011a0:	3b01      	subs	r3, #1
 80011a2:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80011a4:	6824      	ldr	r4, [r4, #0]
 80011a6:	2c00      	cmp	r4, #0
 80011a8:	d001      	beq.n	80011ae <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 80011aa:	2400      	movs	r4, #0
 80011ac:	e043      	b.n	8001236 <xTaskResumeAll+0xaa>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80011ae:	4b25      	ldr	r3, [pc, #148]	; (8001244 <xTaskResumeAll+0xb8>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0f9      	beq.n	80011aa <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80011b6:	4b24      	ldr	r3, [pc, #144]	; (8001248 <xTaskResumeAll+0xbc>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	2a00      	cmp	r2, #0
 80011bc:	d020      	beq.n	8001200 <xTaskResumeAll+0x74>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80011c2:	1c20      	adds	r0, r4, #0
 80011c4:	3018      	adds	r0, #24
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80011c6:	1d25      	adds	r5, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80011c8:	f000 fe2c 	bl	8001e24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80011cc:	1c28      	adds	r0, r5, #0
 80011ce:	f000 fe29 	bl	8001e24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80011d2:	4a1e      	ldr	r2, [pc, #120]	; (800124c <xTaskResumeAll+0xc0>)
 80011d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80011d6:	6811      	ldr	r1, [r2, #0]
 80011d8:	428b      	cmp	r3, r1
 80011da:	d900      	bls.n	80011de <xTaskResumeAll+0x52>
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	2014      	movs	r0, #20
 80011e0:	4343      	muls	r3, r0
 80011e2:	481b      	ldr	r0, [pc, #108]	; (8001250 <xTaskResumeAll+0xc4>)
 80011e4:	1c29      	adds	r1, r5, #0
 80011e6:	18c0      	adds	r0, r0, r3
 80011e8:	f000 fdf8 	bl	8001ddc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <xTaskResumeAll+0xc8>)
 80011ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d3de      	bcc.n	80011b6 <xTaskResumeAll+0x2a>
					{
						xYieldPending = pdTRUE;
 80011f8:	4b17      	ldr	r3, [pc, #92]	; (8001258 <xTaskResumeAll+0xcc>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	e7da      	b.n	80011b6 <xTaskResumeAll+0x2a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001200:	2c00      	cmp	r4, #0
 8001202:	d001      	beq.n	8001208 <xTaskResumeAll+0x7c>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001204:	f7ff fdfc 	bl	8000e00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <xTaskResumeAll+0xd0>)
 800120a:	681c      	ldr	r4, [r3, #0]
 800120c:	1c1d      	adds	r5, r3, #0

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800120e:	2c00      	cmp	r4, #0
 8001210:	d00a      	beq.n	8001228 <xTaskResumeAll+0x9c>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001212:	f7ff ff3b 	bl	800108c <xTaskIncrementTick>
 8001216:	2800      	cmp	r0, #0
 8001218:	d002      	beq.n	8001220 <xTaskResumeAll+0x94>
							{
								xYieldPending = pdTRUE;
 800121a:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <xTaskResumeAll+0xcc>)
 800121c:	2201      	movs	r2, #1
 800121e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001220:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001222:	2c00      	cmp	r4, #0
 8001224:	d1f5      	bne.n	8001212 <xTaskResumeAll+0x86>

						uxPendedTicks = 0;
 8001226:	602c      	str	r4, [r5, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001228:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <xTaskResumeAll+0xcc>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d0bc      	beq.n	80011aa <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001230:	f000 fd30 	bl	8001c94 <vPortYield>

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001234:	2401      	movs	r4, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001236:	f000 fd45 	bl	8001cc4 <vPortExitCritical>

	return xAlreadyYielded;
}
 800123a:	1c20      	adds	r0, r4, #0
 800123c:	bd38      	pop	{r3, r4, r5, pc}
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	20000078 	.word	0x20000078
 8001244:	20000160 	.word	0x20000160
 8001248:	20000140 	.word	0x20000140
 800124c:	20000190 	.word	0x20000190
 8001250:	20000098 	.word	0x20000098
 8001254:	2000013c 	.word	0x2000013c
 8001258:	20000194 	.word	0x20000194
 800125c:	20000094 	.word	0x20000094

08001260 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001260:	b570      	push	{r4, r5, r6, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001262:	4d15      	ldr	r5, [pc, #84]	; (80012b8 <prvIdleTask+0x58>)
 8001264:	682b      	ldr	r3, [r5, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d01e      	beq.n	80012a8 <prvIdleTask+0x48>
		{
			vTaskSuspendAll();
 800126a:	f7ff ff07 	bl	800107c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800126e:	4c13      	ldr	r4, [pc, #76]	; (80012bc <prvIdleTask+0x5c>)
 8001270:	6826      	ldr	r6, [r4, #0]
			}
			( void ) xTaskResumeAll();
 8001272:	f7ff ff8b 	bl	800118c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8001276:	2e00      	cmp	r6, #0
 8001278:	d0f3      	beq.n	8001262 <prvIdleTask+0x2>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800127a:	f000 fd17 	bl	8001cac <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800127e:	68e3      	ldr	r3, [r4, #12]
 8001280:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001282:	1d20      	adds	r0, r4, #4
 8001284:	f000 fdce 	bl	8001e24 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001288:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <prvIdleTask+0x60>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	3a01      	subs	r2, #1
 800128e:	601a      	str	r2, [r3, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001290:	682b      	ldr	r3, [r5, #0]
 8001292:	3b01      	subs	r3, #1
 8001294:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
 8001296:	f000 fd15 	bl	8001cc4 <vPortExitCritical>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800129a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800129c:	f000 fc94 	bl	8001bc8 <vPortFree>
			vPortFree( pxTCB );
 80012a0:	1c20      	adds	r0, r4, #0
 80012a2:	f000 fc91 	bl	8001bc8 <vPortFree>
 80012a6:	e7dc      	b.n	8001262 <prvIdleTask+0x2>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80012a8:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <prvIdleTask+0x64>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d9d8      	bls.n	8001262 <prvIdleTask+0x2>
			{
				taskYIELD();
 80012b0:	f000 fcf0 	bl	8001c94 <vPortYield>
 80012b4:	e7d5      	b.n	8001262 <prvIdleTask+0x2>
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	20000138 	.word	0x20000138
 80012bc:	20000124 	.word	0x20000124
 80012c0:	20000160 	.word	0x20000160
 80012c4:	20000098 	.word	0x20000098

080012c8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <vTaskSwitchContext+0x54>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80012ca:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	4b14      	ldr	r3, [pc, #80]	; (8001320 <vTaskSwitchContext+0x58>)
 80012d0:	2a00      	cmp	r2, #0
 80012d2:	d002      	beq.n	80012da <vTaskSwitchContext+0x12>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80012d4:	2201      	movs	r2, #1
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	e01e      	b.n	8001318 <vTaskSwitchContext+0x50>
	}
	else
	{
		xYieldPending = pdFALSE;
 80012da:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80012dc:	4a11      	ldr	r2, [pc, #68]	; (8001324 <vTaskSwitchContext+0x5c>)
 80012de:	6813      	ldr	r3, [r2, #0]
 80012e0:	1c10      	adds	r0, r2, #0
 80012e2:	2214      	movs	r2, #20
 80012e4:	435a      	muls	r2, r3
 80012e6:	4910      	ldr	r1, [pc, #64]	; (8001328 <vTaskSwitchContext+0x60>)
 80012e8:	5854      	ldr	r4, [r2, r1]
 80012ea:	2c00      	cmp	r4, #0
 80012ec:	d105      	bne.n	80012fa <vTaskSwitchContext+0x32>
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <vTaskSwitchContext+0x2e>
 80012f2:	b672      	cpsid	i
 80012f4:	e7fe      	b.n	80012f4 <vTaskSwitchContext+0x2c>
 80012f6:	3b01      	subs	r3, #1
 80012f8:	e7f3      	b.n	80012e2 <vTaskSwitchContext+0x1a>
 80012fa:	188a      	adds	r2, r1, r2
 80012fc:	6851      	ldr	r1, [r2, #4]
 80012fe:	1c14      	adds	r4, r2, #0
 8001300:	6849      	ldr	r1, [r1, #4]
 8001302:	3408      	adds	r4, #8
 8001304:	6051      	str	r1, [r2, #4]
 8001306:	42a1      	cmp	r1, r4
 8001308:	d101      	bne.n	800130e <vTaskSwitchContext+0x46>
 800130a:	6849      	ldr	r1, [r1, #4]
 800130c:	6051      	str	r1, [r2, #4]
 800130e:	6852      	ldr	r2, [r2, #4]
 8001310:	68d1      	ldr	r1, [r2, #12]
 8001312:	4a06      	ldr	r2, [pc, #24]	; (800132c <vTaskSwitchContext+0x64>)
 8001314:	6011      	str	r1, [r2, #0]
 8001316:	6003      	str	r3, [r0, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001318:	bd10      	pop	{r4, pc}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	20000078 	.word	0x20000078
 8001320:	20000194 	.word	0x20000194
 8001324:	20000190 	.word	0x20000190
 8001328:	20000098 	.word	0x20000098
 800132c:	2000013c 	.word	0x2000013c

08001330 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001330:	b510      	push	{r4, lr}
 8001332:	1c0c      	adds	r4, r1, #0
	configASSERT( pxEventList );
 8001334:	2800      	cmp	r0, #0
 8001336:	d101      	bne.n	800133c <vTaskPlaceOnEventList+0xc>
 8001338:	b672      	cpsid	i
 800133a:	e7fe      	b.n	800133a <vTaskPlaceOnEventList+0xa>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <vTaskPlaceOnEventList+0x20>)
 800133e:	6819      	ldr	r1, [r3, #0]
 8001340:	3118      	adds	r1, #24
 8001342:	f000 fd57 	bl	8001df4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001346:	1c20      	adds	r0, r4, #0
 8001348:	2101      	movs	r1, #1
 800134a:	f7ff fd6d 	bl	8000e28 <prvAddCurrentTaskToDelayedList>
}
 800134e:	bd10      	pop	{r4, pc}
 8001350:	2000013c 	.word	0x2000013c

08001354 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001354:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001356:	68c3      	ldr	r3, [r0, #12]
 8001358:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800135a:	2c00      	cmp	r4, #0
 800135c:	d101      	bne.n	8001362 <xTaskRemoveFromEventList+0xe>
 800135e:	b672      	cpsid	i
 8001360:	e7fe      	b.n	8001360 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001362:	1c25      	adds	r5, r4, #0
 8001364:	3518      	adds	r5, #24
 8001366:	1c28      	adds	r0, r5, #0
 8001368:	f000 fd5c 	bl	8001e24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800136c:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <xTaskRemoveFromEventList+0x5c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d10e      	bne.n	8001392 <xTaskRemoveFromEventList+0x3e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001374:	1d25      	adds	r5, r4, #4
 8001376:	1c28      	adds	r0, r5, #0
 8001378:	f000 fd54 	bl	8001e24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800137c:	4a0d      	ldr	r2, [pc, #52]	; (80013b4 <xTaskRemoveFromEventList+0x60>)
 800137e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001380:	6811      	ldr	r1, [r2, #0]
 8001382:	428b      	cmp	r3, r1
 8001384:	d900      	bls.n	8001388 <xTaskRemoveFromEventList+0x34>
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	2014      	movs	r0, #20
 800138a:	4343      	muls	r3, r0
 800138c:	480a      	ldr	r0, [pc, #40]	; (80013b8 <xTaskRemoveFromEventList+0x64>)
 800138e:	18c0      	adds	r0, r0, r3
 8001390:	e000      	b.n	8001394 <xTaskRemoveFromEventList+0x40>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001392:	480a      	ldr	r0, [pc, #40]	; (80013bc <xTaskRemoveFromEventList+0x68>)
 8001394:	1c29      	adds	r1, r5, #0
 8001396:	f000 fd21 	bl	8001ddc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800139a:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <xTaskRemoveFromEventList+0x6c>)
 800139c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800139e:	681b      	ldr	r3, [r3, #0]
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xReturn = pdFALSE;
 80013a0:	2000      	movs	r0, #0
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80013a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d902      	bls.n	80013ae <xTaskRemoveFromEventList+0x5a>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <xTaskRemoveFromEventList+0x70>)
 80013aa:	2001      	movs	r0, #1
 80013ac:	6018      	str	r0, [r3, #0]
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 80013ae:	bd38      	pop	{r3, r4, r5, pc}
 80013b0:	20000078 	.word	0x20000078
 80013b4:	20000190 	.word	0x20000190
 80013b8:	20000098 	.word	0x20000098
 80013bc:	20000140 	.word	0x20000140
 80013c0:	2000013c 	.word	0x2000013c
 80013c4:	20000194 	.word	0x20000194

080013c8 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
 80013c8:	2800      	cmp	r0, #0
 80013ca:	d101      	bne.n	80013d0 <vTaskSetTimeOutState+0x8>
 80013cc:	b672      	cpsid	i
 80013ce:	e7fe      	b.n	80013ce <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <vTaskSetTimeOutState+0x18>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80013d6:	4b03      	ldr	r3, [pc, #12]	; (80013e4 <vTaskSetTimeOutState+0x1c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6043      	str	r3, [r0, #4]
}
 80013dc:	4770      	bx	lr
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	2000006c 	.word	0x2000006c
 80013e4:	20000154 	.word	0x20000154

080013e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80013e8:	b570      	push	{r4, r5, r6, lr}
 80013ea:	1c05      	adds	r5, r0, #0
 80013ec:	1c0e      	adds	r6, r1, #0
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d101      	bne.n	80013f6 <xTaskCheckForTimeOut+0xe>
 80013f2:	b672      	cpsid	i
 80013f4:	e7fe      	b.n	80013f4 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 80013f6:	2900      	cmp	r1, #0
 80013f8:	d101      	bne.n	80013fe <xTaskCheckForTimeOut+0x16>
 80013fa:	b672      	cpsid	i
 80013fc:	e7fe      	b.n	80013fc <xTaskCheckForTimeOut+0x14>

	taskENTER_CRITICAL();
 80013fe:	f000 fc55 	bl	8001cac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <xTaskCheckForTimeOut+0x54>)
 8001404:	681a      	ldr	r2, [r3, #0]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001406:	6833      	ldr	r3, [r6, #0]
 8001408:	1c59      	adds	r1, r3, #1
 800140a:	d012      	beq.n	8001432 <xTaskCheckForTimeOut+0x4a>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800140c:	490c      	ldr	r1, [pc, #48]	; (8001440 <xTaskCheckForTimeOut+0x58>)
 800140e:	682c      	ldr	r4, [r5, #0]
 8001410:	6808      	ldr	r0, [r1, #0]
 8001412:	6869      	ldr	r1, [r5, #4]
 8001414:	42a0      	cmp	r0, r4
 8001416:	d002      	beq.n	800141e <xTaskCheckForTimeOut+0x36>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001418:	2401      	movs	r4, #1
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800141a:	428a      	cmp	r2, r1
 800141c:	d20a      	bcs.n	8001434 <xTaskCheckForTimeOut+0x4c>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800141e:	1a50      	subs	r0, r2, r1
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001420:	2401      	movs	r4, #1
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001422:	4298      	cmp	r0, r3
 8001424:	d206      	bcs.n	8001434 <xTaskCheckForTimeOut+0x4c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8001426:	1a8a      	subs	r2, r1, r2
 8001428:	18d3      	adds	r3, r2, r3
 800142a:	6033      	str	r3, [r6, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800142c:	1c28      	adds	r0, r5, #0
 800142e:	f7ff ffcb 	bl	80013c8 <vTaskSetTimeOutState>
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001432:	2400      	movs	r4, #0
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 8001434:	f000 fc46 	bl	8001cc4 <vPortExitCritical>

	return xReturn;
}
 8001438:	1c20      	adds	r0, r4, #0
 800143a:	bd70      	pop	{r4, r5, r6, pc}
 800143c:	20000154 	.word	0x20000154
 8001440:	2000006c 	.word	0x2000006c

08001444 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 8001444:	4b01      	ldr	r3, [pc, #4]	; (800144c <vTaskMissedYield+0x8>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]
}
 800144a:	4770      	bx	lr
 800144c:	20000194 	.word	0x20000194

08001450 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <xTaskGetSchedulerState+0x18>)
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001452:	2001      	movs	r0, #1

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d004      	beq.n	8001464 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800145a:	4b04      	ldr	r3, [pc, #16]	; (800146c <xTaskGetSchedulerState+0x1c>)
 800145c:	6818      	ldr	r0, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
 800145e:	4243      	negs	r3, r0
 8001460:	4158      	adcs	r0, r3
 8001462:	0040      	lsls	r0, r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8001464:	4770      	bx	lr
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	20000074 	.word	0x20000074
 800146c:	20000078 	.word	0x20000078

08001470 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8001470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001472:	1e04      	subs	r4, r0, #0
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8001474:	d02a      	beq.n	80014cc <vTaskPriorityInherit+0x5c>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8001476:	4f16      	ldr	r7, [pc, #88]	; (80014d0 <vTaskPriorityInherit+0x60>)
 8001478:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800147e:	4293      	cmp	r3, r2
 8001480:	d224      	bcs.n	80014cc <vTaskPriorityInherit+0x5c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8001482:	6982      	ldr	r2, [r0, #24]
 8001484:	2a00      	cmp	r2, #0
 8001486:	db04      	blt.n	8001492 <vTaskPriorityInherit+0x22>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001488:	683a      	ldr	r2, [r7, #0]
 800148a:	2107      	movs	r1, #7
 800148c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800148e:	1a8a      	subs	r2, r1, r2
 8001490:	6182      	str	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8001492:	2214      	movs	r2, #20
 8001494:	4353      	muls	r3, r2
 8001496:	4e0f      	ldr	r6, [pc, #60]	; (80014d4 <vTaskPriorityInherit+0x64>)
 8001498:	6962      	ldr	r2, [r4, #20]
 800149a:	18f3      	adds	r3, r6, r3
 800149c:	429a      	cmp	r2, r3
 800149e:	d112      	bne.n	80014c6 <vTaskPriorityInherit+0x56>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014a0:	1d25      	adds	r5, r4, #4
 80014a2:	1c28      	adds	r0, r5, #0
 80014a4:	f000 fcbe 	bl	8001e24 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80014a8:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 80014aa:	4a0b      	ldr	r2, [pc, #44]	; (80014d8 <vTaskPriorityInherit+0x68>)
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80014ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80014ae:	6811      	ldr	r1, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80014b0:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80014b2:	428b      	cmp	r3, r1
 80014b4:	d900      	bls.n	80014b8 <vTaskPriorityInherit+0x48>
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	2014      	movs	r0, #20
 80014ba:	4343      	muls	r3, r0
 80014bc:	1c29      	adds	r1, r5, #0
 80014be:	18f0      	adds	r0, r6, r3
 80014c0:	f000 fc8c 	bl	8001ddc <vListInsertEnd>
 80014c4:	e002      	b.n	80014cc <vTaskPriorityInherit+0x5c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ca:	62e3      	str	r3, [r4, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80014cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	2000013c 	.word	0x2000013c
 80014d4:	20000098 	.word	0x20000098
 80014d8:	20000190 	.word	0x20000190

080014dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80014dc:	b538      	push	{r3, r4, r5, lr}
 80014de:	1e04      	subs	r4, r0, #0
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 80014e0:	d101      	bne.n	80014e6 <xTaskPriorityDisinherit+0xa>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 80014e2:	2000      	movs	r0, #0
 80014e4:	e028      	b.n	8001538 <xTaskPriorityDisinherit+0x5c>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <xTaskPriorityDisinherit+0x60>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4298      	cmp	r0, r3
 80014ec:	d001      	beq.n	80014f2 <xTaskPriorityDisinherit+0x16>
 80014ee:	b672      	cpsid	i
 80014f0:	e7fe      	b.n	80014f0 <xTaskPriorityDisinherit+0x14>

			configASSERT( pxTCB->uxMutexesHeld );
 80014f2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d101      	bne.n	80014fc <xTaskPriorityDisinherit+0x20>
 80014f8:	b672      	cpsid	i
 80014fa:	e7fe      	b.n	80014fa <xTaskPriorityDisinherit+0x1e>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80014fc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80014fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8001500:	3b01      	subs	r3, #1
 8001502:	6483      	str	r3, [r0, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001504:	4291      	cmp	r1, r2
 8001506:	d0ec      	beq.n	80014e2 <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1ea      	bne.n	80014e2 <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800150c:	1d05      	adds	r5, r0, #4
 800150e:	1c28      	adds	r0, r5, #0
 8001510:	f000 fc88 	bl	8001e24 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001514:	6c63      	ldr	r3, [r4, #68]	; 0x44

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001516:	2207      	movs	r2, #7
 8001518:	1ad2      	subs	r2, r2, r3
 800151a:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800151c:	4a08      	ldr	r2, [pc, #32]	; (8001540 <xTaskPriorityDisinherit+0x64>)
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800151e:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
					prvAddTaskToReadyList( pxTCB );
 8001520:	6811      	ldr	r1, [r2, #0]
 8001522:	428b      	cmp	r3, r1
 8001524:	d900      	bls.n	8001528 <xTaskPriorityDisinherit+0x4c>
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	2014      	movs	r0, #20
 800152a:	4343      	muls	r3, r0
 800152c:	4805      	ldr	r0, [pc, #20]	; (8001544 <xTaskPriorityDisinherit+0x68>)
 800152e:	1c29      	adds	r1, r5, #0
 8001530:	18c0      	adds	r0, r0, r3
 8001532:	f000 fc53 	bl	8001ddc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001536:	2001      	movs	r0, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8001538:	bd38      	pop	{r3, r4, r5, pc}
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	2000013c 	.word	0x2000013c
 8001540:	20000190 	.word	0x20000190
 8001544:	20000098 	.word	0x20000098

08001548 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8001548:	4b04      	ldr	r3, [pc, #16]	; (800155c <pvTaskIncrementMutexHeldCount+0x14>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	2a00      	cmp	r2, #0
 800154e:	d003      	beq.n	8001558 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8001554:	3101      	adds	r1, #1
 8001556:	6491      	str	r1, [r2, #72]	; 0x48
		}

		return pxCurrentTCB;
 8001558:	6818      	ldr	r0, [r3, #0]
	}
 800155a:	4770      	bx	lr
 800155c:	2000013c 	.word	0x2000013c

08001560 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001560:	b570      	push	{r4, r5, r6, lr}
 8001562:	1c16      	adds	r6, r2, #0

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001564:	6c02      	ldr	r2, [r0, #64]	; 0x40

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001566:	1c04      	adds	r4, r0, #0
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001568:	6b85      	ldr	r5, [r0, #56]	; 0x38

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800156a:	2a00      	cmp	r2, #0
 800156c:	d108      	bne.n	8001580 <prvCopyDataToQueue+0x20>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800156e:	6806      	ldr	r6, [r0, #0]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8001570:	1c10      	adds	r0, r2, #0

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001572:	2e00      	cmp	r6, #0
 8001574:	d129      	bne.n	80015ca <prvCopyDataToQueue+0x6a>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001576:	6860      	ldr	r0, [r4, #4]
 8001578:	f7ff ffb0 	bl	80014dc <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800157c:	6066      	str	r6, [r4, #4]
 800157e:	e024      	b.n	80015ca <prvCopyDataToQueue+0x6a>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001580:	2e00      	cmp	r6, #0
 8001582:	d10d      	bne.n	80015a0 <prvCopyDataToQueue+0x40>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001584:	6880      	ldr	r0, [r0, #8]
 8001586:	f002 f805 	bl	8003594 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800158a:	68a1      	ldr	r1, [r4, #8]
 800158c:	6c22      	ldr	r2, [r4, #64]	; 0x40
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 800158e:	1c30      	adds	r0, r6, #0
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001590:	188b      	adds	r3, r1, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001592:	6861      	ldr	r1, [r4, #4]
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001594:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001596:	428b      	cmp	r3, r1
 8001598:	d317      	bcc.n	80015ca <prvCopyDataToQueue+0x6a>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800159a:	6822      	ldr	r2, [r4, #0]
 800159c:	60a2      	str	r2, [r4, #8]
 800159e:	e014      	b.n	80015ca <prvCopyDataToQueue+0x6a>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80015a0:	68c0      	ldr	r0, [r0, #12]
 80015a2:	f001 fff7 	bl	8003594 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80015a6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80015a8:	424b      	negs	r3, r1
 80015aa:	68e1      	ldr	r1, [r4, #12]
 80015ac:	18ca      	adds	r2, r1, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80015ae:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80015b0:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80015b2:	428a      	cmp	r2, r1
 80015b4:	d202      	bcs.n	80015bc <prvCopyDataToQueue+0x5c>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80015b6:	6862      	ldr	r2, [r4, #4]
 80015b8:	18d3      	adds	r3, r2, r3
 80015ba:	60e3      	str	r3, [r4, #12]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 80015bc:	2000      	movs	r0, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80015be:	2e02      	cmp	r6, #2
 80015c0:	d103      	bne.n	80015ca <prvCopyDataToQueue+0x6a>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80015c2:	1c2b      	adds	r3, r5, #0
 80015c4:	1e5a      	subs	r2, r3, #1
 80015c6:	4193      	sbcs	r3, r2
 80015c8:	1aed      	subs	r5, r5, r3
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80015ca:	3501      	adds	r5, #1
 80015cc:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 80015ce:	bd70      	pop	{r4, r5, r6, pc}

080015d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80015d0:	6c02      	ldr	r2, [r0, #64]	; 0x40
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80015d2:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80015d4:	2a00      	cmp	r2, #0
 80015d6:	d00c      	beq.n	80015f2 <prvCopyDataFromQueue+0x22>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80015d8:	68c3      	ldr	r3, [r0, #12]
 80015da:	189c      	adds	r4, r3, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80015dc:	6843      	ldr	r3, [r0, #4]

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80015de:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80015e0:	429c      	cmp	r4, r3
 80015e2:	d301      	bcc.n	80015e8 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80015e4:	6803      	ldr	r3, [r0, #0]
 80015e6:	60c3      	str	r3, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80015e8:	68c3      	ldr	r3, [r0, #12]
 80015ea:	1c08      	adds	r0, r1, #0
 80015ec:	1c19      	adds	r1, r3, #0
 80015ee:	f001 ffd1 	bl	8003594 <memcpy>
	}
}
 80015f2:	bd10      	pop	{r4, pc}

080015f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80015f4:	b570      	push	{r4, r5, r6, lr}
 80015f6:	1c04      	adds	r4, r0, #0
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80015f8:	1c26      	adds	r6, r4, #0
 80015fa:	3645      	adds	r6, #69	; 0x45

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80015fc:	f000 fb56 	bl	8001cac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001600:	7835      	ldrb	r5, [r6, #0]
 8001602:	b2ed      	uxtb	r5, r5

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001604:	b26b      	sxtb	r3, r5
 8001606:	2b00      	cmp	r3, #0
 8001608:	dd0c      	ble.n	8001624 <prvUnlockQueue+0x30>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800160a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800160c:	2b00      	cmp	r3, #0
 800160e:	d009      	beq.n	8001624 <prvUnlockQueue+0x30>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001610:	1c20      	adds	r0, r4, #0
 8001612:	3024      	adds	r0, #36	; 0x24
 8001614:	f7ff fe9e 	bl	8001354 <xTaskRemoveFromEventList>
 8001618:	2800      	cmp	r0, #0
 800161a:	d001      	beq.n	8001620 <prvUnlockQueue+0x2c>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800161c:	f7ff ff12 	bl	8001444 <vTaskMissedYield>
 8001620:	3d01      	subs	r5, #1
 8001622:	e7ee      	b.n	8001602 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001624:	23ff      	movs	r3, #255	; 0xff
 8001626:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001628:	1c26      	adds	r6, r4, #0
 800162a:	3644      	adds	r6, #68	; 0x44
			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
	}
	taskEXIT_CRITICAL();
 800162c:	f000 fb4a 	bl	8001cc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001630:	f000 fb3c 	bl	8001cac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001634:	7835      	ldrb	r5, [r6, #0]
 8001636:	b2ed      	uxtb	r5, r5

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001638:	b26b      	sxtb	r3, r5
 800163a:	2b00      	cmp	r3, #0
 800163c:	dd0c      	ble.n	8001658 <prvUnlockQueue+0x64>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800163e:	6923      	ldr	r3, [r4, #16]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d009      	beq.n	8001658 <prvUnlockQueue+0x64>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001644:	1c20      	adds	r0, r4, #0
 8001646:	3010      	adds	r0, #16
 8001648:	f7ff fe84 	bl	8001354 <xTaskRemoveFromEventList>
 800164c:	2800      	cmp	r0, #0
 800164e:	d001      	beq.n	8001654 <prvUnlockQueue+0x60>
				{
					vTaskMissedYield();
 8001650:	f7ff fef8 	bl	8001444 <vTaskMissedYield>
 8001654:	3d01      	subs	r5, #1
 8001656:	e7ee      	b.n	8001636 <prvUnlockQueue+0x42>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001658:	23ff      	movs	r3, #255	; 0xff
 800165a:	7033      	strb	r3, [r6, #0]
	}
	taskEXIT_CRITICAL();
 800165c:	f000 fb32 	bl	8001cc4 <vPortExitCritical>
}
 8001660:	bd70      	pop	{r4, r5, r6, pc}

08001662 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001662:	b538      	push	{r3, r4, r5, lr}
 8001664:	1c04      	adds	r4, r0, #0
 8001666:	1c0d      	adds	r5, r1, #0
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001668:	2800      	cmp	r0, #0
 800166a:	d101      	bne.n	8001670 <xQueueGenericReset+0xe>
 800166c:	b672      	cpsid	i
 800166e:	e7fe      	b.n	800166e <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8001670:	f000 fb1c 	bl	8001cac <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001674:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001676:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001678:	6823      	ldr	r3, [r4, #0]
 800167a:	4351      	muls	r1, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800167c:	1a8a      	subs	r2, r1, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800167e:	1858      	adds	r0, r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001680:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001682:	189b      	adds	r3, r3, r2
		pxQueue->cRxLock = queueUNLOCKED;
 8001684:	1c22      	adds	r2, r4, #0

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001686:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001688:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800168a:	3244      	adds	r2, #68	; 0x44
 800168c:	23ff      	movs	r3, #255	; 0xff
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800168e:	2000      	movs	r0, #0
 8001690:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->cRxLock = queueUNLOCKED;
 8001692:	7013      	strb	r3, [r2, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8001694:	7053      	strb	r3, [r2, #1]

		if( xNewQueue == pdFALSE )
 8001696:	4285      	cmp	r5, r0
 8001698:	d10b      	bne.n	80016b2 <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800169a:	6921      	ldr	r1, [r4, #16]
 800169c:	4281      	cmp	r1, r0
 800169e:	d010      	beq.n	80016c2 <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80016a0:	1c20      	adds	r0, r4, #0
 80016a2:	3010      	adds	r0, #16
 80016a4:	f7ff fe56 	bl	8001354 <xTaskRemoveFromEventList>
 80016a8:	2800      	cmp	r0, #0
 80016aa:	d00a      	beq.n	80016c2 <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80016ac:	f000 faf2 	bl	8001c94 <vPortYield>
 80016b0:	e007      	b.n	80016c2 <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80016b2:	1c20      	adds	r0, r4, #0
 80016b4:	3010      	adds	r0, #16
 80016b6:	f000 fb83 	bl	8001dc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80016ba:	1c20      	adds	r0, r4, #0
 80016bc:	3024      	adds	r0, #36	; 0x24
 80016be:	f000 fb7f 	bl	8001dc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80016c2:	f000 faff 	bl	8001cc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 80016c6:	2001      	movs	r0, #1
 80016c8:	bd38      	pop	{r3, r4, r5, pc}

080016ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80016ca:	b570      	push	{r4, r5, r6, lr}
 80016cc:	1c06      	adds	r6, r0, #0
 80016ce:	1c0d      	adds	r5, r1, #0
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80016d0:	2800      	cmp	r0, #0
 80016d2:	d101      	bne.n	80016d8 <xQueueGenericCreate+0xe>
 80016d4:	b672      	cpsid	i
 80016d6:	e7fe      	b.n	80016d6 <xQueueGenericCreate+0xc>

		if( uxItemSize == ( UBaseType_t ) 0 )
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80016d8:	2000      	movs	r0, #0
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
 80016da:	4281      	cmp	r1, r0
 80016dc:	d001      	beq.n	80016e2 <xQueueGenericCreate+0x18>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016de:	1c08      	adds	r0, r1, #0
 80016e0:	4370      	muls	r0, r6
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80016e2:	3048      	adds	r0, #72	; 0x48
 80016e4:	f000 f9ec 	bl	8001ac0 <pvPortMalloc>
 80016e8:	1e04      	subs	r4, r0, #0

		if( pxNewQueue != NULL )
 80016ea:	d00c      	beq.n	8001706 <xQueueGenericCreate+0x3c>
{
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80016ec:	2d00      	cmp	r5, #0
 80016ee:	d101      	bne.n	80016f4 <xQueueGenericCreate+0x2a>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80016f0:	6020      	str	r0, [r4, #0]
 80016f2:	e002      	b.n	80016fa <xQueueGenericCreate+0x30>

		if( pxNewQueue != NULL )
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80016f4:	1c03      	adds	r3, r0, #0
 80016f6:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80016f8:	6003      	str	r3, [r0, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80016fa:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80016fc:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80016fe:	1c20      	adds	r0, r4, #0
 8001700:	2101      	movs	r1, #1
 8001702:	f7ff ffae 	bl	8001662 <xQueueGenericReset>

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
		}

		return pxNewQueue;
	}
 8001706:	1c20      	adds	r0, r4, #0
 8001708:	bd70      	pop	{r4, r5, r6, pc}

0800170a <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800170a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800170c:	b085      	sub	sp, #20
 800170e:	1c04      	adds	r4, r0, #0
 8001710:	9100      	str	r1, [sp, #0]
 8001712:	9201      	str	r2, [sp, #4]
 8001714:	1c1d      	adds	r5, r3, #0
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001716:	2800      	cmp	r0, #0
 8001718:	d101      	bne.n	800171e <xQueueGenericSend+0x14>
 800171a:	b672      	cpsid	i
 800171c:	e7fe      	b.n	800171c <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800171e:	9a00      	ldr	r2, [sp, #0]
 8001720:	2a00      	cmp	r2, #0
 8001722:	d104      	bne.n	800172e <xQueueGenericSend+0x24>
 8001724:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <xQueueGenericSend+0x24>
 800172a:	b672      	cpsid	i
 800172c:	e7fe      	b.n	800172c <xQueueGenericSend+0x22>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800172e:	2d02      	cmp	r5, #2
 8001730:	d104      	bne.n	800173c <xQueueGenericSend+0x32>
 8001732:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001734:	2a01      	cmp	r2, #1
 8001736:	d001      	beq.n	800173c <xQueueGenericSend+0x32>
 8001738:	b672      	cpsid	i
 800173a:	e7fe      	b.n	800173a <xQueueGenericSend+0x30>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800173c:	f7ff fe88 	bl	8001450 <xTaskGetSchedulerState>
 8001740:	2800      	cmp	r0, #0
 8001742:	d102      	bne.n	800174a <xQueueGenericSend+0x40>
 8001744:	9b01      	ldr	r3, [sp, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d16a      	bne.n	8001820 <xQueueGenericSend+0x116>

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800174a:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800174c:	f000 faae 	bl	8001cac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001750:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001752:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001754:	4293      	cmp	r3, r2
 8001756:	d301      	bcc.n	800175c <xQueueGenericSend+0x52>
 8001758:	2d02      	cmp	r5, #2
 800175a:	d113      	bne.n	8001784 <xQueueGenericSend+0x7a>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800175c:	1c20      	adds	r0, r4, #0
 800175e:	9900      	ldr	r1, [sp, #0]
 8001760:	1c2a      	adds	r2, r5, #0
 8001762:	f7ff fefd 	bl	8001560 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <xQueueGenericSend+0x6a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800176c:	1c20      	adds	r0, r4, #0
 800176e:	3024      	adds	r0, #36	; 0x24
 8001770:	f7ff fdf0 	bl	8001354 <xTaskRemoveFromEventList>
 8001774:	2800      	cmp	r0, #0
 8001776:	d001      	beq.n	800177c <xQueueGenericSend+0x72>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001778:	f000 fa8c 	bl	8001c94 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800177c:	f000 faa2 	bl	8001cc4 <vPortExitCritical>
				return pdPASS;
 8001780:	2001      	movs	r0, #1
 8001782:	e04f      	b.n	8001824 <xQueueGenericSend+0x11a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001784:	9e01      	ldr	r6, [sp, #4]
 8001786:	2e00      	cmp	r6, #0
 8001788:	d102      	bne.n	8001790 <xQueueGenericSend+0x86>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800178a:	f000 fa9b 	bl	8001cc4 <vPortExitCritical>
 800178e:	e045      	b.n	800181c <xQueueGenericSend+0x112>
					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
				}
				else if( xEntryTimeSet == pdFALSE )
 8001790:	2f00      	cmp	r7, #0
 8001792:	d102      	bne.n	800179a <xQueueGenericSend+0x90>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001794:	a802      	add	r0, sp, #8
 8001796:	f7ff fe17 	bl	80013c8 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800179a:	f000 fa93 	bl	8001cc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800179e:	f7ff fc6d 	bl	800107c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80017a2:	f000 fa83 	bl	8001cac <vPortEnterCritical>
 80017a6:	1c23      	adds	r3, r4, #0
 80017a8:	3344      	adds	r3, #68	; 0x44
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	b252      	sxtb	r2, r2
 80017ae:	3201      	adds	r2, #1
 80017b0:	d101      	bne.n	80017b6 <xQueueGenericSend+0xac>
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]
 80017b6:	1c23      	adds	r3, r4, #0
 80017b8:	3345      	adds	r3, #69	; 0x45
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	b252      	sxtb	r2, r2
 80017be:	3201      	adds	r2, #1
 80017c0:	d101      	bne.n	80017c6 <xQueueGenericSend+0xbc>
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
 80017c6:	f000 fa7d 	bl	8001cc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80017ca:	a802      	add	r0, sp, #8
 80017cc:	a901      	add	r1, sp, #4
 80017ce:	f7ff fe0b 	bl	80013e8 <xTaskCheckForTimeOut>
 80017d2:	2800      	cmp	r0, #0
 80017d4:	d11d      	bne.n	8001812 <xQueueGenericSend+0x108>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80017d6:	f000 fa69 	bl	8001cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80017da:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 80017dc:	6be6      	ldr	r6, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80017de:	f000 fa71 	bl	8001cc4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80017e2:	1c20      	adds	r0, r4, #0
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80017e4:	42b7      	cmp	r7, r6
 80017e6:	d10f      	bne.n	8001808 <xQueueGenericSend+0xfe>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80017e8:	3010      	adds	r0, #16
 80017ea:	9901      	ldr	r1, [sp, #4]
 80017ec:	f7ff fda0 	bl	8001330 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80017f0:	1c20      	adds	r0, r4, #0
 80017f2:	f7ff feff 	bl	80015f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80017f6:	f7ff fcc9 	bl	800118c <xTaskResumeAll>
 80017fa:	2800      	cmp	r0, #0
 80017fc:	d001      	beq.n	8001802 <xQueueGenericSend+0xf8>
 80017fe:	2701      	movs	r7, #1
 8001800:	e7a4      	b.n	800174c <xQueueGenericSend+0x42>
				{
					portYIELD_WITHIN_API();
 8001802:	f000 fa47 	bl	8001c94 <vPortYield>
 8001806:	e7fa      	b.n	80017fe <xQueueGenericSend+0xf4>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001808:	f7ff fef4 	bl	80015f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800180c:	f7ff fcbe 	bl	800118c <xTaskResumeAll>
 8001810:	e7f5      	b.n	80017fe <xQueueGenericSend+0xf4>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001812:	1c20      	adds	r0, r4, #0
 8001814:	f7ff feee 	bl	80015f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001818:	f7ff fcb8 	bl	800118c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800181c:	2000      	movs	r0, #0
 800181e:	e001      	b.n	8001824 <xQueueGenericSend+0x11a>
	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001820:	b672      	cpsid	i
 8001822:	e7fe      	b.n	8001822 <xQueueGenericSend+0x118>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
 8001824:	b005      	add	sp, #20
 8001826:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001828 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001828:	b570      	push	{r4, r5, r6, lr}
 800182a:	1c04      	adds	r4, r0, #0
 800182c:	1c0d      	adds	r5, r1, #0
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800182e:	2800      	cmp	r0, #0
 8001830:	d101      	bne.n	8001836 <xQueueGiveFromISR+0xe>
 8001832:	b672      	cpsid	i
 8001834:	e7fe      	b.n	8001834 <xQueueGiveFromISR+0xc>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001836:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001838:	2a00      	cmp	r2, #0
 800183a:	d001      	beq.n	8001840 <xQueueGiveFromISR+0x18>
 800183c:	b672      	cpsid	i
 800183e:	e7fe      	b.n	800183e <xQueueGiveFromISR+0x16>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001840:	6803      	ldr	r3, [r0, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d102      	bne.n	800184c <xQueueGiveFromISR+0x24>
 8001846:	6842      	ldr	r2, [r0, #4]
 8001848:	2a00      	cmp	r2, #0
 800184a:	d124      	bne.n	8001896 <xQueueGiveFromISR+0x6e>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800184c:	f000 fa48 	bl	8001ce0 <ulSetInterruptMaskFromISR>
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001850:	6ba3      	ldr	r3, [r4, #56]	; 0x38

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001852:	6be2      	ldr	r2, [r4, #60]	; 0x3c
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001854:	1c06      	adds	r6, r0, #0
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001856:	4293      	cmp	r3, r2
 8001858:	d21b      	bcs.n	8001892 <xQueueGiveFromISR+0x6a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800185a:	1c22      	adds	r2, r4, #0
 800185c:	3245      	adds	r2, #69	; 0x45
 800185e:	7811      	ldrb	r1, [r2, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001860:	3301      	adds	r3, #1
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001862:	b2c9      	uxtb	r1, r1
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001864:	63a3      	str	r3, [r4, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001866:	b24b      	sxtb	r3, r1
 8001868:	3301      	adds	r3, #1
 800186a:	d10d      	bne.n	8001888 <xQueueGiveFromISR+0x60>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800186c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00d      	beq.n	800188e <xQueueGiveFromISR+0x66>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001872:	1c20      	adds	r0, r4, #0
 8001874:	3024      	adds	r0, #36	; 0x24
 8001876:	f7ff fd6d 	bl	8001354 <xTaskRemoveFromEventList>
 800187a:	2800      	cmp	r0, #0
 800187c:	d007      	beq.n	800188e <xQueueGiveFromISR+0x66>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800187e:	2d00      	cmp	r5, #0
 8001880:	d005      	beq.n	800188e <xQueueGiveFromISR+0x66>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001882:	2401      	movs	r4, #1
 8001884:	602c      	str	r4, [r5, #0]
 8001886:	e008      	b.n	800189a <xQueueGiveFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001888:	3101      	adds	r1, #1
 800188a:	b2c9      	uxtb	r1, r1
 800188c:	7011      	strb	r1, [r2, #0]
			}

			xReturn = pdPASS;
 800188e:	2401      	movs	r4, #1
 8001890:	e003      	b.n	800189a <xQueueGiveFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001892:	2400      	movs	r4, #0
 8001894:	e001      	b.n	800189a <xQueueGiveFromISR+0x72>
	configASSERT( pxQueue->uxItemSize == 0 );

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001896:	b672      	cpsid	i
 8001898:	e7fe      	b.n	8001898 <xQueueGiveFromISR+0x70>
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800189a:	1c30      	adds	r0, r6, #0
 800189c:	f000 fa25 	bl	8001cea <vClearInterruptMaskFromISR>

	return xReturn;
}
 80018a0:	1c20      	adds	r0, r4, #0
 80018a2:	bd70      	pop	{r4, r5, r6, pc}

080018a4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80018a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a6:	b085      	sub	sp, #20
 80018a8:	1c04      	adds	r4, r0, #0
 80018aa:	1c0d      	adds	r5, r1, #0
 80018ac:	9201      	str	r2, [sp, #4]
 80018ae:	9300      	str	r3, [sp, #0]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 80018b0:	2800      	cmp	r0, #0
 80018b2:	d101      	bne.n	80018b8 <xQueueGenericReceive+0x14>
 80018b4:	b672      	cpsid	i
 80018b6:	e7fe      	b.n	80018b6 <xQueueGenericReceive+0x12>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80018b8:	2900      	cmp	r1, #0
 80018ba:	d104      	bne.n	80018c6 <xQueueGenericReceive+0x22>
 80018bc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <xQueueGenericReceive+0x22>
 80018c2:	b672      	cpsid	i
 80018c4:	e7fe      	b.n	80018c4 <xQueueGenericReceive+0x20>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80018c6:	f7ff fdc3 	bl	8001450 <xTaskGetSchedulerState>
 80018ca:	2800      	cmp	r0, #0
 80018cc:	d103      	bne.n	80018d6 <xQueueGenericReceive+0x32>
 80018ce:	9b01      	ldr	r3, [sp, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d000      	beq.n	80018d6 <xQueueGenericReceive+0x32>
 80018d4:	e08b      	b.n	80019ee <xQueueGenericReceive+0x14a>
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80018d6:	2600      	movs	r6, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80018d8:	f000 f9e8 	bl	8001cac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80018dc:	6ba7      	ldr	r7, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80018de:	2f00      	cmp	r7, #0
 80018e0:	d026      	beq.n	8001930 <xQueueGenericReceive+0x8c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80018e2:	1c20      	adds	r0, r4, #0
 80018e4:	1c29      	adds	r1, r5, #0
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80018e6:	68e6      	ldr	r6, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80018e8:	f7ff fe72 	bl	80015d0 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 80018ec:	9b00      	ldr	r3, [sp, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d113      	bne.n	800191a <xQueueGenericReceive+0x76>
					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80018f2:	6823      	ldr	r3, [r4, #0]
				if( xJustPeeking == pdFALSE )
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80018f4:	3f01      	subs	r7, #1
 80018f6:	63a7      	str	r7, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d102      	bne.n	8001902 <xQueueGenericReceive+0x5e>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80018fc:	f7ff fe24 	bl	8001548 <pvTaskIncrementMutexHeldCount>
 8001900:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001902:	6923      	ldr	r3, [r4, #16]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00f      	beq.n	8001928 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001908:	1c20      	adds	r0, r4, #0
 800190a:	3010      	adds	r0, #16
 800190c:	f7ff fd22 	bl	8001354 <xTaskRemoveFromEventList>
 8001910:	2800      	cmp	r0, #0
 8001912:	d009      	beq.n	8001928 <xQueueGenericReceive+0x84>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8001914:	f000 f9be 	bl	8001c94 <vPortYield>
 8001918:	e006      	b.n	8001928 <xQueueGenericReceive+0x84>
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800191a:	6a63      	ldr	r3, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800191c:	60e6      	str	r6, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800191e:	2b00      	cmp	r3, #0
 8001920:	d002      	beq.n	8001928 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001922:	1c20      	adds	r0, r4, #0
 8001924:	3024      	adds	r0, #36	; 0x24
 8001926:	e7f1      	b.n	800190c <xQueueGenericReceive+0x68>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8001928:	f000 f9cc 	bl	8001cc4 <vPortExitCritical>
				return pdPASS;
 800192c:	2001      	movs	r0, #1
 800192e:	e060      	b.n	80019f2 <xQueueGenericReceive+0x14e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001930:	9f01      	ldr	r7, [sp, #4]
 8001932:	2f00      	cmp	r7, #0
 8001934:	d102      	bne.n	800193c <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001936:	f000 f9c5 	bl	8001cc4 <vPortExitCritical>
 800193a:	e056      	b.n	80019ea <xQueueGenericReceive+0x146>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
				}
				else if( xEntryTimeSet == pdFALSE )
 800193c:	2e00      	cmp	r6, #0
 800193e:	d102      	bne.n	8001946 <xQueueGenericReceive+0xa2>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001940:	a802      	add	r0, sp, #8
 8001942:	f7ff fd41 	bl	80013c8 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001946:	f000 f9bd 	bl	8001cc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800194a:	f7ff fb97 	bl	800107c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800194e:	f000 f9ad 	bl	8001cac <vPortEnterCritical>
 8001952:	1c23      	adds	r3, r4, #0
 8001954:	3344      	adds	r3, #68	; 0x44
 8001956:	781a      	ldrb	r2, [r3, #0]
 8001958:	b252      	sxtb	r2, r2
 800195a:	3201      	adds	r2, #1
 800195c:	d101      	bne.n	8001962 <xQueueGenericReceive+0xbe>
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	1c23      	adds	r3, r4, #0
 8001964:	3345      	adds	r3, #69	; 0x45
 8001966:	781a      	ldrb	r2, [r3, #0]
 8001968:	b252      	sxtb	r2, r2
 800196a:	3201      	adds	r2, #1
 800196c:	d101      	bne.n	8001972 <xQueueGenericReceive+0xce>
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
 8001972:	f000 f9a7 	bl	8001cc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001976:	a802      	add	r0, sp, #8
 8001978:	a901      	add	r1, sp, #4
 800197a:	f7ff fd35 	bl	80013e8 <xTaskCheckForTimeOut>
 800197e:	2800      	cmp	r0, #0
 8001980:	d127      	bne.n	80019d2 <xQueueGenericReceive+0x12e>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001982:	f000 f993 	bl	8001cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001986:	6ba6      	ldr	r6, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001988:	f000 f99c 	bl	8001cc4 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800198c:	2e00      	cmp	r6, #0
 800198e:	d11a      	bne.n	80019c6 <xQueueGenericReceive+0x122>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001990:	6823      	ldr	r3, [r4, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d106      	bne.n	80019a4 <xQueueGenericReceive+0x100>
					{
						taskENTER_CRITICAL();
 8001996:	f000 f989 	bl	8001cac <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800199a:	6860      	ldr	r0, [r4, #4]
 800199c:	f7ff fd68 	bl	8001470 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 80019a0:	f000 f990 	bl	8001cc4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80019a4:	1c20      	adds	r0, r4, #0
 80019a6:	3024      	adds	r0, #36	; 0x24
 80019a8:	9901      	ldr	r1, [sp, #4]
 80019aa:	f7ff fcc1 	bl	8001330 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80019ae:	1c20      	adds	r0, r4, #0
 80019b0:	f7ff fe20 	bl	80015f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80019b4:	f7ff fbea 	bl	800118c <xTaskResumeAll>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d001      	beq.n	80019c0 <xQueueGenericReceive+0x11c>
 80019bc:	2601      	movs	r6, #1
 80019be:	e78b      	b.n	80018d8 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
 80019c0:	f000 f968 	bl	8001c94 <vPortYield>
 80019c4:	e7fa      	b.n	80019bc <xQueueGenericReceive+0x118>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80019c6:	1c20      	adds	r0, r4, #0
 80019c8:	f7ff fe14 	bl	80015f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80019cc:	f7ff fbde 	bl	800118c <xTaskResumeAll>
 80019d0:	e7f4      	b.n	80019bc <xQueueGenericReceive+0x118>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 80019d2:	1c20      	adds	r0, r4, #0
 80019d4:	f7ff fe0e 	bl	80015f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80019d8:	f7ff fbd8 	bl	800118c <xTaskResumeAll>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80019dc:	f000 f966 	bl	8001cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80019e0:	6ba7      	ldr	r7, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80019e2:	f000 f96f 	bl	8001cc4 <vPortExitCritical>
		else
		{
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80019e6:	2f00      	cmp	r7, #0
 80019e8:	d1e8      	bne.n	80019bc <xQueueGenericReceive+0x118>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80019ea:	1c38      	adds	r0, r7, #0
 80019ec:	e001      	b.n	80019f2 <xQueueGenericReceive+0x14e>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80019ee:	b672      	cpsid	i
 80019f0:	e7fe      	b.n	80019f0 <xQueueGenericReceive+0x14c>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80019f2:	b005      	add	sp, #20
 80019f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080019f6 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80019f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f8:	1c04      	adds	r4, r0, #0
 80019fa:	b085      	sub	sp, #20
 80019fc:	1c0f      	adds	r7, r1, #0
 80019fe:	1c16      	adds	r6, r2, #0
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001a00:	2800      	cmp	r0, #0
 8001a02:	d101      	bne.n	8001a08 <xQueueReceiveFromISR+0x12>
 8001a04:	b672      	cpsid	i
 8001a06:	e7fe      	b.n	8001a06 <xQueueReceiveFromISR+0x10>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a08:	2900      	cmp	r1, #0
 8001a0a:	d104      	bne.n	8001a16 <xQueueReceiveFromISR+0x20>
 8001a0c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001a0e:	2a00      	cmp	r2, #0
 8001a10:	d001      	beq.n	8001a16 <xQueueReceiveFromISR+0x20>
 8001a12:	b672      	cpsid	i
 8001a14:	e7fe      	b.n	8001a14 <xQueueReceiveFromISR+0x1e>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001a16:	f000 f963 	bl	8001ce0 <ulSetInterruptMaskFromISR>
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a1a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001a1c:	9003      	str	r0, [sp, #12]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001a1e:	2d00      	cmp	r5, #0
 8001a20:	d023      	beq.n	8001a6a <xQueueReceiveFromISR+0x74>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8001a22:	1c23      	adds	r3, r4, #0
 8001a24:	3344      	adds	r3, #68	; 0x44
 8001a26:	9302      	str	r3, [sp, #8]
 8001a28:	781b      	ldrb	r3, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001a2a:	1c20      	adds	r0, r4, #0
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8001a2c:	b2db      	uxtb	r3, r3

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001a2e:	1c39      	adds	r1, r7, #0
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8001a30:	9301      	str	r3, [sp, #4]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001a32:	f7ff fdcd 	bl	80015d0 <prvCopyDataFromQueue>

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8001a36:	9a01      	ldr	r2, [sp, #4]
			const int8_t cRxLock = pxQueue->cRxLock;

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8001a38:	3d01      	subs	r5, #1

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8001a3a:	b253      	sxtb	r3, r2
			const int8_t cRxLock = pxQueue->cRxLock;

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8001a3c:	63a5      	str	r5, [r4, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8001a3e:	3301      	adds	r3, #1
 8001a40:	d10d      	bne.n	8001a5e <xQueueReceiveFromISR+0x68>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a42:	6923      	ldr	r3, [r4, #16]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d00f      	beq.n	8001a68 <xQueueReceiveFromISR+0x72>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a48:	1c20      	adds	r0, r4, #0
 8001a4a:	3010      	adds	r0, #16
 8001a4c:	f7ff fc82 	bl	8001354 <xTaskRemoveFromEventList>
 8001a50:	2800      	cmp	r0, #0
 8001a52:	d009      	beq.n	8001a68 <xQueueReceiveFromISR+0x72>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8001a54:	2e00      	cmp	r6, #0
 8001a56:	d007      	beq.n	8001a68 <xQueueReceiveFromISR+0x72>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8001a58:	2501      	movs	r5, #1
 8001a5a:	6035      	str	r5, [r6, #0]
 8001a5c:	e005      	b.n	8001a6a <xQueueReceiveFromISR+0x74>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	9a02      	ldr	r2, [sp, #8]
 8001a62:	3301      	adds	r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	7013      	strb	r3, [r2, #0]
			}

			xReturn = pdPASS;
 8001a68:	2501      	movs	r5, #1
		{
			xReturn = pdFAIL;
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8001a6a:	9803      	ldr	r0, [sp, #12]
 8001a6c:	f000 f93d 	bl	8001cea <vClearInterruptMaskFromISR>

	return xReturn;
}
 8001a70:	1c28      	adds	r0, r5, #0
 8001a72:	b005      	add	sp, #20
 8001a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001a78 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001a78:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001a7a:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <prvInsertBlockIntoFreeList+0x40>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	4282      	cmp	r2, r0
 8001a80:	d201      	bcs.n	8001a86 <prvInsertBlockIntoFreeList+0xe>
 8001a82:	1c13      	adds	r3, r2, #0
 8001a84:	e7fa      	b.n	8001a7c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001a86:	6859      	ldr	r1, [r3, #4]
 8001a88:	185c      	adds	r4, r3, r1
 8001a8a:	4284      	cmp	r4, r0
 8001a8c:	d103      	bne.n	8001a96 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001a8e:	6840      	ldr	r0, [r0, #4]
 8001a90:	1841      	adds	r1, r0, r1
 8001a92:	6059      	str	r1, [r3, #4]
 8001a94:	1c18      	adds	r0, r3, #0
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001a96:	6841      	ldr	r1, [r0, #4]
 8001a98:	1844      	adds	r4, r0, r1
 8001a9a:	4294      	cmp	r4, r2
 8001a9c:	d107      	bne.n	8001aae <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001a9e:	4c07      	ldr	r4, [pc, #28]	; (8001abc <prvInsertBlockIntoFreeList+0x44>)
 8001aa0:	6824      	ldr	r4, [r4, #0]
 8001aa2:	42a2      	cmp	r2, r4
 8001aa4:	d003      	beq.n	8001aae <prvInsertBlockIntoFreeList+0x36>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001aa6:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001aa8:	6812      	ldr	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001aaa:	1861      	adds	r1, r4, r1
 8001aac:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001aae:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001ab0:	4283      	cmp	r3, r0
 8001ab2:	d000      	beq.n	8001ab6 <prvInsertBlockIntoFreeList+0x3e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001ab4:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001ab6:	bd10      	pop	{r4, pc}
 8001ab8:	200001a0 	.word	0x200001a0
 8001abc:	2000019c 	.word	0x2000019c

08001ac0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ac2:	1c06      	adds	r6, r0, #0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8001ac4:	f7ff fada 	bl	800107c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001ac8:	4839      	ldr	r0, [pc, #228]	; (8001bb0 <pvPortMalloc+0xf0>)
 8001aca:	4c3a      	ldr	r4, [pc, #232]	; (8001bb4 <pvPortMalloc+0xf4>)
 8001acc:	6803      	ldr	r3, [r0, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d121      	bne.n	8001b16 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001ad2:	4a39      	ldr	r2, [pc, #228]	; (8001bb8 <pvPortMalloc+0xf8>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001ad4:	2107      	movs	r1, #7
 8001ad6:	420a      	tst	r2, r1
 8001ad8:	d007      	beq.n	8001aea <pvPortMalloc+0x2a>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001ada:	1853      	adds	r3, r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001adc:	438b      	bics	r3, r1
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001ade:	21c0      	movs	r1, #192	; 0xc0
 8001ae0:	0109      	lsls	r1, r1, #4
 8001ae2:	1852      	adds	r2, r2, r1
 8001ae4:	1ad1      	subs	r1, r2, r3
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001ae6:	1c1a      	adds	r2, r3, #0
 8001ae8:	e001      	b.n	8001aee <pvPortMalloc+0x2e>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001aea:	21c0      	movs	r1, #192	; 0xc0
 8001aec:	0109      	lsls	r1, r1, #4

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001aee:	4d33      	ldr	r5, [pc, #204]	; (8001bbc <pvPortMalloc+0xfc>)
	xStart.xBlockSize = ( size_t ) 0;
 8001af0:	2300      	movs	r3, #0

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001af2:	1851      	adds	r1, r2, r1
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 8001af4:	606b      	str	r3, [r5, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001af6:	602a      	str	r2, [r5, #0]
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 8001af8:	3908      	subs	r1, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001afa:	2507      	movs	r5, #7
 8001afc:	43a9      	bics	r1, r5
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8001afe:	604b      	str	r3, [r1, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001b00:	600b      	str	r3, [r1, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001b02:	1a8b      	subs	r3, r1, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001b04:	c20a      	stmia	r2!, {r1, r3}

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b06:	4a2e      	ldr	r2, [pc, #184]	; (8001bc0 <pvPortMalloc+0x100>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8001b08:	6001      	str	r1, [r0, #0]
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b0c:	4a2d      	ldr	r2, [pc, #180]	; (8001bc4 <pvPortMalloc+0x104>)
 8001b0e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	061b      	lsls	r3, r3, #24
 8001b14:	6023      	str	r3, [r4, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001b16:	6825      	ldr	r5, [r4, #0]
 8001b18:	4235      	tst	r5, r6
 8001b1a:	d140      	bne.n	8001b9e <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001b1c:	2e00      	cmp	r6, #0
 8001b1e:	d03f      	beq.n	8001ba0 <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 8001b20:	1c33      	adds	r3, r6, #0
 8001b22:	3308      	adds	r3, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001b24:	2207      	movs	r2, #7
 8001b26:	4213      	tst	r3, r2
 8001b28:	d001      	beq.n	8001b2e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001b2a:	4393      	bics	r3, r2
 8001b2c:	3308      	adds	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d033      	beq.n	8001b9a <pvPortMalloc+0xda>
 8001b32:	4f24      	ldr	r7, [pc, #144]	; (8001bc4 <pvPortMalloc+0x104>)
 8001b34:	683e      	ldr	r6, [r7, #0]
 8001b36:	42b3      	cmp	r3, r6
 8001b38:	d831      	bhi.n	8001b9e <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8001b3a:	4a20      	ldr	r2, [pc, #128]	; (8001bbc <pvPortMalloc+0xfc>)
 8001b3c:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b3e:	6861      	ldr	r1, [r4, #4]
 8001b40:	9100      	str	r1, [sp, #0]
 8001b42:	4299      	cmp	r1, r3
 8001b44:	d303      	bcc.n	8001b4e <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001b46:	6800      	ldr	r0, [r0, #0]
 8001b48:	4284      	cmp	r4, r0
 8001b4a:	d106      	bne.n	8001b5a <pvPortMalloc+0x9a>
 8001b4c:	e027      	b.n	8001b9e <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b4e:	6821      	ldr	r1, [r4, #0]
 8001b50:	2900      	cmp	r1, #0
 8001b52:	d0f8      	beq.n	8001b46 <pvPortMalloc+0x86>
 8001b54:	1c22      	adds	r2, r4, #0
				{
					pxPreviousBlock = pxBlock;
					pxBlock = pxBlock->pxNextFreeBlock;
 8001b56:	1c0c      	adds	r4, r1, #0
 8001b58:	e7f1      	b.n	8001b3e <pvPortMalloc+0x7e>
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001b5a:	6811      	ldr	r1, [r2, #0]
 8001b5c:	9101      	str	r1, [sp, #4]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001b5e:	6821      	ldr	r1, [r4, #0]
 8001b60:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001b62:	9900      	ldr	r1, [sp, #0]
 8001b64:	1aca      	subs	r2, r1, r3
 8001b66:	2a10      	cmp	r2, #16
 8001b68:	d908      	bls.n	8001b7c <pvPortMalloc+0xbc>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001b6a:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001b6c:	0741      	lsls	r1, r0, #29
 8001b6e:	d001      	beq.n	8001b74 <pvPortMalloc+0xb4>
 8001b70:	b672      	cpsid	i
 8001b72:	e7fe      	b.n	8001b72 <pvPortMalloc+0xb2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001b74:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001b76:	6063      	str	r3, [r4, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001b78:	f7ff ff7e 	bl	8001a78 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001b7c:	4a10      	ldr	r2, [pc, #64]	; (8001bc0 <pvPortMalloc+0x100>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001b7e:	6863      	ldr	r3, [r4, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001b80:	6811      	ldr	r1, [r2, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001b82:	1af6      	subs	r6, r6, r3
 8001b84:	603e      	str	r6, [r7, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001b86:	428e      	cmp	r6, r1
 8001b88:	d200      	bcs.n	8001b8c <pvPortMalloc+0xcc>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001b8a:	6016      	str	r6, [r2, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001b8c:	9e01      	ldr	r6, [sp, #4]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001b8e:	431d      	orrs	r5, r3
					pxBlock->pxNextFreeBlock = NULL;
 8001b90:	2300      	movs	r3, #0
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001b92:	3608      	adds	r6, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001b94:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001b96:	6023      	str	r3, [r4, #0]
 8001b98:	e002      	b.n	8001ba0 <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001b9a:	1c1e      	adds	r6, r3, #0
 8001b9c:	e000      	b.n	8001ba0 <pvPortMalloc+0xe0>
 8001b9e:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001ba0:	f7ff faf4 	bl	800118c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001ba4:	0773      	lsls	r3, r6, #29
 8001ba6:	d001      	beq.n	8001bac <pvPortMalloc+0xec>
 8001ba8:	b672      	cpsid	i
 8001baa:	e7fe      	b.n	8001baa <pvPortMalloc+0xea>
	return pvReturn;
}
 8001bac:	1c30      	adds	r0, r6, #0
 8001bae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001bb0:	2000019c 	.word	0x2000019c
 8001bb4:	20000da8 	.word	0x20000da8
 8001bb8:	200001a8 	.word	0x200001a8
 8001bbc:	200001a0 	.word	0x200001a0
 8001bc0:	20000dac 	.word	0x20000dac
 8001bc4:	20000198 	.word	0x20000198

08001bc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001bc8:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8001bca:	2800      	cmp	r0, #0
 8001bcc:	d01b      	beq.n	8001c06 <vPortFree+0x3e>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001bce:	1c04      	adds	r4, r0, #0
 8001bd0:	4a0d      	ldr	r2, [pc, #52]	; (8001c08 <vPortFree+0x40>)
 8001bd2:	3c08      	subs	r4, #8
 8001bd4:	6863      	ldr	r3, [r4, #4]
 8001bd6:	6812      	ldr	r2, [r2, #0]
 8001bd8:	4213      	tst	r3, r2
 8001bda:	d101      	bne.n	8001be0 <vPortFree+0x18>
 8001bdc:	b672      	cpsid	i
 8001bde:	e7fe      	b.n	8001bde <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001be0:	6820      	ldr	r0, [r4, #0]
 8001be2:	2800      	cmp	r0, #0
 8001be4:	d001      	beq.n	8001bea <vPortFree+0x22>
 8001be6:	b672      	cpsid	i
 8001be8:	e7fe      	b.n	8001be8 <vPortFree+0x20>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001bea:	4393      	bics	r3, r2
 8001bec:	6063      	str	r3, [r4, #4]

				vTaskSuspendAll();
 8001bee:	f7ff fa45 	bl	800107c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <vPortFree+0x44>)
 8001bf4:	6861      	ldr	r1, [r4, #4]
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	180a      	adds	r2, r1, r0
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001bfa:	1c20      	adds	r0, r4, #0
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001bfc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001bfe:	f7ff ff3b 	bl	8001a78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001c02:	f7ff fac3 	bl	800118c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001c06:	bd10      	pop	{r4, pc}
 8001c08:	20000da8 	.word	0x20000da8
 8001c0c:	20000198 	.word	0x20000198

08001c10 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001c10:	4b03      	ldr	r3, [pc, #12]	; (8001c20 <prvTaskExitError+0x10>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	3301      	adds	r3, #1
 8001c16:	d001      	beq.n	8001c1c <prvTaskExitError+0xc>
 8001c18:	b672      	cpsid	i
 8001c1a:	e7fe      	b.n	8001c1a <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001c1c:	b672      	cpsid	i
 8001c1e:	e7fe      	b.n	8001c1e <prvTaskExitError+0xe>
 8001c20:	20000010 	.word	0x20000010
	...

08001c30 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001c30:	4a0b      	ldr	r2, [pc, #44]	; (8001c60 <pxCurrentTCBConst2>)
 8001c32:	6813      	ldr	r3, [r2, #0]
 8001c34:	6818      	ldr	r0, [r3, #0]
 8001c36:	3020      	adds	r0, #32
 8001c38:	f380 8809 	msr	PSP, r0
 8001c3c:	2002      	movs	r0, #2
 8001c3e:	f380 8814 	msr	CONTROL, r0
 8001c42:	f3bf 8f6f 	isb	sy
 8001c46:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001c48:	46ae      	mov	lr, r5
 8001c4a:	bc08      	pop	{r3}
 8001c4c:	bc04      	pop	{r2}
 8001c4e:	b662      	cpsie	i
 8001c50:	4718      	bx	r3
 8001c52:	46c0      	nop			; (mov r8, r8)
 8001c54:	46c0      	nop			; (mov r8, r8)
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	46c0      	nop			; (mov r8, r8)
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	46c0      	nop			; (mov r8, r8)
 8001c5e:	46c0      	nop			; (mov r8, r8)

08001c60 <pxCurrentTCBConst2>:
 8001c60:	2000013c 	.word	0x2000013c
 8001c64:	46c0      	nop			; (mov r8, r8)
 8001c66:	46c0      	nop			; (mov r8, r8)
 8001c68:	46c0      	nop			; (mov r8, r8)
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	46c0      	nop			; (mov r8, r8)
 8001c6e:	46c0      	nop			; (mov r8, r8)

08001c70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8001c70:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001c72:	2480      	movs	r4, #128	; 0x80
 8001c74:	1f03      	subs	r3, r0, #4
 8001c76:	0464      	lsls	r4, r4, #17
 8001c78:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8001c7a:	3b04      	subs	r3, #4
 8001c7c:	6019      	str	r1, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001c7e:	4903      	ldr	r1, [pc, #12]	; (8001c8c <pxPortInitialiseStack+0x1c>)
 8001c80:	3b04      	subs	r3, #4
 8001c82:	6019      	str	r1, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001c84:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
 8001c86:	3840      	subs	r0, #64	; 0x40
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001c88:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
}
 8001c8a:	bd10      	pop	{r4, pc}
 8001c8c:	08001c11 	.word	0x08001c11

08001c90 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8001c90:	4770      	bx	lr
	...

08001c94 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8001c94:	4b04      	ldr	r3, [pc, #16]	; (8001ca8 <vPortYield+0x14>)
 8001c96:	2280      	movs	r2, #128	; 0x80
 8001c98:	0552      	lsls	r2, r2, #21
 8001c9a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8001c9c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001ca0:	f3bf 8f6f 	isb	sy
}
 8001ca4:	4770      	bx	lr
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	e000ed04 	.word	0xe000ed04

08001cac <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 8001cac:	b672      	cpsid	i
    uxCriticalNesting++;
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <vPortEnterCritical+0x14>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	3201      	adds	r2, #1
 8001cb4:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 8001cb6:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001cba:	f3bf 8f6f 	isb	sy
}
 8001cbe:	4770      	bx	lr
 8001cc0:	20000010 	.word	0x20000010

08001cc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001cc4:	4a05      	ldr	r2, [pc, #20]	; (8001cdc <vPortExitCritical+0x18>)
 8001cc6:	6813      	ldr	r3, [r2, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <vPortExitCritical+0xc>
 8001ccc:	b672      	cpsid	i
 8001cce:	e7fe      	b.n	8001cce <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d100      	bne.n	8001cda <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 8001cd8:	b662      	cpsie	i
    }
}
 8001cda:	4770      	bx	lr
 8001cdc:	20000010 	.word	0x20000010

08001ce0 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8001ce0:	f3ef 8010 	mrs	r0, PRIMASK
 8001ce4:	b672      	cpsid	i
 8001ce6:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 8001ce8:	2000      	movs	r0, #0

08001cea <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 8001cea:	f380 8810 	msr	PRIMASK, r0
 8001cee:	4770      	bx	lr

08001cf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001cf0:	f3ef 8009 	mrs	r0, PSP
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <pxCurrentTCBConst>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	3820      	subs	r0, #32
 8001cfa:	6010      	str	r0, [r2, #0]
 8001cfc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001cfe:	4644      	mov	r4, r8
 8001d00:	464d      	mov	r5, r9
 8001d02:	4656      	mov	r6, sl
 8001d04:	465f      	mov	r7, fp
 8001d06:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001d08:	b508      	push	{r3, lr}
 8001d0a:	b672      	cpsid	i
 8001d0c:	f7ff fadc 	bl	80012c8 <vTaskSwitchContext>
 8001d10:	b662      	cpsie	i
 8001d12:	bc0c      	pop	{r2, r3}
 8001d14:	6811      	ldr	r1, [r2, #0]
 8001d16:	6808      	ldr	r0, [r1, #0]
 8001d18:	3010      	adds	r0, #16
 8001d1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8001d1c:	46a0      	mov	r8, r4
 8001d1e:	46a9      	mov	r9, r5
 8001d20:	46b2      	mov	sl, r6
 8001d22:	46bb      	mov	fp, r7
 8001d24:	f380 8809 	msr	PSP, r0
 8001d28:	3820      	subs	r0, #32
 8001d2a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8001d2c:	4718      	bx	r3
 8001d2e:	46c0      	nop			; (mov r8, r8)

08001d30 <pxCurrentTCBConst>:
 8001d30:	2000013c 	.word	0x2000013c
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46c0      	nop			; (mov r8, r8)
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	46c0      	nop			; (mov r8, r8)
 8001d3e:	46c0      	nop			; (mov r8, r8)

08001d40 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001d40:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001d42:	f7ff ffcd 	bl	8001ce0 <ulSetInterruptMaskFromISR>
 8001d46:	1c04      	adds	r4, r0, #0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001d48:	f7ff f9a0 	bl	800108c <xTaskIncrementTick>
 8001d4c:	2800      	cmp	r0, #0
 8001d4e:	d003      	beq.n	8001d58 <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001d50:	2280      	movs	r2, #128	; 0x80
 8001d52:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <xPortSysTickHandler+0x20>)
 8001d54:	0552      	lsls	r2, r2, #21
 8001d56:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8001d58:	1c20      	adds	r0, r4, #0
 8001d5a:	f7ff ffc6 	bl	8001cea <vClearInterruptMaskFromISR>
}
 8001d5e:	bd10      	pop	{r4, pc}
 8001d60:	e000ed04 	.word	0xe000ed04

08001d64 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001d64:	b508      	push	{r3, lr}
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <vPortSetupTimerInterrupt+0x1c>)
 8001d68:	21fa      	movs	r1, #250	; 0xfa
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	0089      	lsls	r1, r1, #2
 8001d6e:	f7fe f9df 	bl	8000130 <__aeabi_uidiv>
 8001d72:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <vPortSetupTimerInterrupt+0x20>)
 8001d74:	3801      	subs	r0, #1
 8001d76:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8001d78:	4b03      	ldr	r3, [pc, #12]	; (8001d88 <vPortSetupTimerInterrupt+0x24>)
 8001d7a:	2207      	movs	r2, #7
 8001d7c:	601a      	str	r2, [r3, #0]
}
 8001d7e:	bd08      	pop	{r3, pc}
 8001d80:	20000000 	.word	0x20000000
 8001d84:	e000e014 	.word	0xe000e014
 8001d88:	e000e010 	.word	0xe000e010

08001d8c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001d8c:	b508      	push	{r3, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <xPortStartScheduler+0x2c>)
 8001d90:	22ff      	movs	r2, #255	; 0xff
 8001d92:	6819      	ldr	r1, [r3, #0]
 8001d94:	0412      	lsls	r2, r2, #16
 8001d96:	430a      	orrs	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8001d9a:	6819      	ldr	r1, [r3, #0]
 8001d9c:	22ff      	movs	r2, #255	; 0xff
 8001d9e:	0612      	lsls	r2, r2, #24
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001da4:	f7ff ffde 	bl	8001d64 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001da8:	4b04      	ldr	r3, [pc, #16]	; (8001dbc <xPortStartScheduler+0x30>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8001dae:	f7ff ff3f 	bl	8001c30 <vPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8001db2:	f7ff ff2d 	bl	8001c10 <prvTaskExitError>
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	e000ed20 	.word	0xe000ed20
 8001dbc:	20000010 	.word	0x20000010

08001dc0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dc0:	1c03      	adds	r3, r0, #0
 8001dc2:	3308      	adds	r3, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001dc4:	2201      	movs	r2, #1
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dc6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001dc8:	4252      	negs	r2, r2

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dca:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dcc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001dce:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001dd0:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001dd2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001dd4:	4770      	bx	lr

08001dd6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001dda:	4770      	bx	lr

08001ddc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001ddc:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001dde:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001de0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001de2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001de8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001dea:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001dec:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001dee:	3301      	adds	r3, #1
 8001df0:	6003      	str	r3, [r0, #0]
}
 8001df2:	4770      	bx	lr

08001df4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001df4:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001df6:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001df8:	1c03      	adds	r3, r0, #0
 8001dfa:	3308      	adds	r3, #8
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001dfc:	1c62      	adds	r2, r4, #1
 8001dfe:	d101      	bne.n	8001e04 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001e00:	6903      	ldr	r3, [r0, #16]
 8001e02:	e005      	b.n	8001e10 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	6815      	ldr	r5, [r2, #0]
 8001e08:	42a5      	cmp	r5, r4
 8001e0a:	d801      	bhi.n	8001e10 <vListInsert+0x1c>
 8001e0c:	1c13      	adds	r3, r2, #0
 8001e0e:	e7f9      	b.n	8001e04 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001e14:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001e16:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001e18:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001e1a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001e1c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001e1e:	3301      	adds	r3, #1
 8001e20:	6003      	str	r3, [r0, #0]
}
 8001e22:	bd30      	pop	{r4, r5, pc}

08001e24 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001e24:	6841      	ldr	r1, [r0, #4]
 8001e26:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001e28:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001e2a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001e2c:	6882      	ldr	r2, [r0, #8]
 8001e2e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001e30:	6859      	ldr	r1, [r3, #4]
 8001e32:	4281      	cmp	r1, r0
 8001e34:	d100      	bne.n	8001e38 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001e36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	3801      	subs	r0, #1
 8001e40:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001e42:	4770      	bx	lr

08001e44 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8001e44:	b538      	push	{r3, r4, r5, lr}
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8001e46:	2400      	movs	r4, #0
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8001e48:	2901      	cmp	r1, #1
 8001e4a:	d10d      	bne.n	8001e68 <osSemaphoreCreate+0x24>
    vSemaphoreCreateBinary(sema);
 8001e4c:	1c08      	adds	r0, r1, #0
 8001e4e:	2203      	movs	r2, #3
 8001e50:	1c21      	adds	r1, r4, #0
 8001e52:	f7ff fc3a 	bl	80016ca <xQueueGenericCreate>
 8001e56:	1e05      	subs	r5, r0, #0
 8001e58:	42a5      	cmp	r5, r4
 8001e5a:	d005      	beq.n	8001e68 <osSemaphoreCreate+0x24>
 8001e5c:	1c21      	adds	r1, r4, #0
 8001e5e:	1c22      	adds	r2, r4, #0
 8001e60:	1c23      	adds	r3, r4, #0
 8001e62:	f7ff fc52 	bl	800170a <xQueueGenericSend>
 8001e66:	1c2c      	adds	r4, r5, #0
#else
    return NULL;
#endif
  }
#endif
}
 8001e68:	1c20      	adds	r0, r4, #0
 8001e6a:	bd38      	pop	{r3, r4, r5, pc}

08001e6c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8001e6c:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8001e6e:	2300      	movs	r3, #0
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8001e70:	1c0a      	adds	r2, r1, #0
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8001e72:	9301      	str	r3, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8001e74:	4298      	cmp	r0, r3
 8001e76:	d01c      	beq.n	8001eb2 <osSemaphoreWait+0x46>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e78:	f3ef 8405 	mrs	r4, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8001e7c:	2c00      	cmp	r4, #0
 8001e7e:	d010      	beq.n	8001ea2 <osSemaphoreWait+0x36>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8001e80:	2100      	movs	r1, #0
 8001e82:	aa01      	add	r2, sp, #4
 8001e84:	f7ff fdb7 	bl	80019f6 <xQueueReceiveFromISR>
 8001e88:	2801      	cmp	r0, #1
 8001e8a:	d001      	beq.n	8001e90 <osSemaphoreWait+0x24>
      return osErrorOS;
 8001e8c:	20ff      	movs	r0, #255	; 0xff
 8001e8e:	e011      	b.n	8001eb4 <osSemaphoreWait+0x48>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8001e90:	9b01      	ldr	r3, [sp, #4]
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
 8001e92:	2000      	movs	r0, #0
  
  if (inHandlerMode()) {
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
 8001e94:	4283      	cmp	r3, r0
 8001e96:	d00d      	beq.n	8001eb4 <osSemaphoreWait+0x48>
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	4b07      	ldr	r3, [pc, #28]	; (8001eb8 <osSemaphoreWait+0x4c>)
 8001e9c:	0552      	lsls	r2, r2, #21
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	e008      	b.n	8001eb4 <osSemaphoreWait+0x48>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8001ea2:	1c21      	adds	r1, r4, #0
 8001ea4:	1c23      	adds	r3, r4, #0
 8001ea6:	f7ff fcfd 	bl	80018a4 <xQueueGenericReceive>
 8001eaa:	2801      	cmp	r0, #1
 8001eac:	d1ee      	bne.n	8001e8c <osSemaphoreWait+0x20>
    return osErrorOS;
  }
  
  return osOK;
 8001eae:	1c20      	adds	r0, r4, #0
 8001eb0:	e000      	b.n	8001eb4 <osSemaphoreWait+0x48>
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
  
  
  if (semaphore_id == NULL) {
    return osErrorParameter;
 8001eb2:	2080      	movs	r0, #128	; 0x80
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 8001eb4:	bd16      	pop	{r1, r2, r4, pc}
 8001eb6:	46c0      	nop			; (mov r8, r8)
 8001eb8:	e000ed04 	.word	0xe000ed04

08001ebc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8001ebc:	b507      	push	{r0, r1, r2, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	f3ef 8305 	mrs	r3, IPSR
  
  
  if (inHandlerMode()) {
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00e      	beq.n	8001ee8 <osSemaphoreRelease+0x2c>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8001eca:	a901      	add	r1, sp, #4
 8001ecc:	f7ff fcac 	bl	8001828 <xQueueGiveFromISR>
      return osErrorOS;
 8001ed0:	23ff      	movs	r3, #255	; 0xff
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
  
  
  if (inHandlerMode()) {
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8001ed2:	2801      	cmp	r0, #1
 8001ed4:	d10f      	bne.n	8001ef6 <osSemaphoreRelease+0x3a>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8001ed6:	9b01      	ldr	r3, [sp, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d003      	beq.n	8001ee4 <osSemaphoreRelease+0x28>
 8001edc:	2280      	movs	r2, #128	; 0x80
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <osSemaphoreRelease+0x40>)
 8001ee0:	0552      	lsls	r2, r2, #21
 8001ee2:	601a      	str	r2, [r3, #0]
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
  osStatus result = osOK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	e006      	b.n	8001ef6 <osSemaphoreRelease+0x3a>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8001ee8:	1c19      	adds	r1, r3, #0
 8001eea:	1c1a      	adds	r2, r3, #0
 8001eec:	f7ff fc0d 	bl	800170a <xQueueGenericSend>
 8001ef0:	2801      	cmp	r0, #1
 8001ef2:	d0f7      	beq.n	8001ee4 <osSemaphoreRelease+0x28>
      result = osErrorOS;
 8001ef4:	23ff      	movs	r3, #255	; 0xff
    }
  }
  
  return result;
}
 8001ef6:	1c18      	adds	r0, r3, #0
 8001ef8:	bd0e      	pop	{r1, r2, r3, pc}
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	e000ed04 	.word	0xe000ed04

08001f00 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001f00:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f02:	f7ff faa5 	bl	8001450 <xTaskGetSchedulerState>
 8001f06:	2801      	cmp	r0, #1
 8001f08:	d001      	beq.n	8001f0e <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8001f0a:	f7ff ff19 	bl	8001d40 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001f0e:	bd08      	pop	{r3, pc}

08001f10 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001f10:	4770      	bx	lr
	...

08001f14 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f14:	6803      	ldr	r3, [r0, #0]
 8001f16:	4a06      	ldr	r2, [pc, #24]	; (8001f30 <UART_EndRxTransfer+0x1c>)
 8001f18:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f1a:	306a      	adds	r0, #106	; 0x6a
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f1c:	400a      	ands	r2, r1
 8001f1e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	2101      	movs	r1, #1
 8001f24:	438a      	bics	r2, r1
 8001f26:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f28:	2320      	movs	r3, #32
 8001f2a:	7003      	strb	r3, [r0, #0]
}
 8001f2c:	4770      	bx	lr
 8001f2e:	46c0      	nop			; (mov r8, r8)
 8001f30:	fffffedf 	.word	0xfffffedf

08001f34 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8001f34:	b570      	push	{r4, r5, r6, lr}
 8001f36:	1e05      	subs	r5, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001f38:	d017      	beq.n	8001f6a <HAL_UART_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8001f3a:	1c06      	adds	r6, r0, #0
 8001f3c:	3669      	adds	r6, #105	; 0x69
 8001f3e:	2324      	movs	r3, #36	; 0x24
 8001f40:	7033      	strb	r3, [r6, #0]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001f42:	6803      	ldr	r3, [r0, #0]
 8001f44:	2101      	movs	r1, #1
 8001f46:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8001f48:	2400      	movs	r4, #0
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001f4a:	438a      	bics	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8001f4e:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8001f50:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8001f52:	609c      	str	r4, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8001f54:	f7fe fa34 	bl	80003c0 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 8001f58:	1c2b      	adds	r3, r5, #0
  huart->Instance->CR3 = 0x0U;

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f5a:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 8001f5c:	336a      	adds	r3, #106	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8001f5e:	3568      	adds	r5, #104	; 0x68

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
 8001f60:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 8001f62:	1c20      	adds	r0, r4, #0
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 8001f64:	701c      	strb	r4, [r3, #0]

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8001f66:	702c      	strb	r4, [r5, #0]

  return HAL_OK;
 8001f68:	e000      	b.n	8001f6c <HAL_UART_DeInit+0x38>
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8001f6a:	2001      	movs	r0, #1

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 8001f6c:	bd70      	pop	{r4, r5, r6, pc}

08001f6e <HAL_UART_Transmit_IT>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f6e:	b570      	push	{r4, r5, r6, lr}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001f70:	1c05      	adds	r5, r0, #0
 8001f72:	3569      	adds	r5, #105	; 0x69
 8001f74:	782c      	ldrb	r4, [r5, #0]
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f76:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001f78:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001f7a:	2c20      	cmp	r4, #32
 8001f7c:	d123      	bne.n	8001fc6 <HAL_UART_Transmit_IT+0x58>
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 8001f7e:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 8001f80:	2900      	cmp	r1, #0
 8001f82:	d020      	beq.n	8001fc6 <HAL_UART_Transmit_IT+0x58>
 8001f84:	2a00      	cmp	r2, #0
 8001f86:	d01e      	beq.n	8001fc6 <HAL_UART_Transmit_IT+0x58>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f88:	689e      	ldr	r6, [r3, #8]
 8001f8a:	2480      	movs	r4, #128	; 0x80
 8001f8c:	0164      	lsls	r4, r4, #5
 8001f8e:	42a6      	cmp	r6, r4
 8001f90:	d104      	bne.n	8001f9c <HAL_UART_Transmit_IT+0x2e>
 8001f92:	691c      	ldr	r4, [r3, #16]
 8001f94:	2c00      	cmp	r4, #0
 8001f96:	d101      	bne.n	8001f9c <HAL_UART_Transmit_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8001f98:	4201      	tst	r1, r0
 8001f9a:	d114      	bne.n	8001fc6 <HAL_UART_Transmit_IT+0x58>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f9c:	1c1c      	adds	r4, r3, #0
 8001f9e:	3468      	adds	r4, #104	; 0x68
 8001fa0:	7826      	ldrb	r6, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001fa2:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001fa4:	2e01      	cmp	r6, #1
 8001fa6:	d00e      	beq.n	8001fc6 <HAL_UART_Transmit_IT+0x58>

    huart->pTxBuffPtr = pData;
 8001fa8:	64d9      	str	r1, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8001faa:	1c19      	adds	r1, r3, #0
 8001fac:	3150      	adds	r1, #80	; 0x50
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fae:	2000      	movs	r0, #0
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8001fb0:	804a      	strh	r2, [r1, #2]

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 8001fb2:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fb4:	66d8      	str	r0, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fb6:	2221      	movs	r2, #33	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001fb8:	681b      	ldr	r3, [r3, #0]
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fba:	702a      	strb	r2, [r5, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	2180      	movs	r1, #128	; 0x80
 8001fc0:	430a      	orrs	r2, r1

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001fc2:	7020      	strb	r0, [r4, #0]

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001fc4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001fc6:	bd70      	pop	{r4, r5, r6, pc}

08001fc8 <HAL_UART_Receive_IT>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001fca:	1c06      	adds	r6, r0, #0
 8001fcc:	366a      	adds	r6, #106	; 0x6a
 8001fce:	7834      	ldrb	r4, [r6, #0]
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fd0:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001fd2:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001fd4:	2c20      	cmp	r4, #32
 8001fd6:	d13e      	bne.n	8002056 <HAL_UART_Receive_IT+0x8e>
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 8001fd8:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 8001fda:	2900      	cmp	r1, #0
 8001fdc:	d03b      	beq.n	8002056 <HAL_UART_Receive_IT+0x8e>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d039      	beq.n	8002056 <HAL_UART_Receive_IT+0x8e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be received from RDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fe2:	689d      	ldr	r5, [r3, #8]
 8001fe4:	2480      	movs	r4, #128	; 0x80
 8001fe6:	0164      	lsls	r4, r4, #5
 8001fe8:	42a5      	cmp	r5, r4
 8001fea:	d104      	bne.n	8001ff6 <HAL_UART_Receive_IT+0x2e>
 8001fec:	691c      	ldr	r4, [r3, #16]
 8001fee:	2c00      	cmp	r4, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_UART_Receive_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8001ff2:	4201      	tst	r1, r0
 8001ff4:	d12f      	bne.n	8002056 <HAL_UART_Receive_IT+0x8e>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ff6:	1c1c      	adds	r4, r3, #0
 8001ff8:	3468      	adds	r4, #104	; 0x68
 8001ffa:	7827      	ldrb	r7, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001ffc:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ffe:	2f01      	cmp	r7, #1
 8002000:	d029      	beq.n	8002056 <HAL_UART_Receive_IT+0x8e>
 8002002:	2001      	movs	r0, #1
 8002004:	7020      	strb	r0, [r4, #0]

    huart->pRxBuffPtr = pData;
 8002006:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002008:	1c19      	adds	r1, r3, #0
 800200a:	3158      	adds	r1, #88	; 0x58
 800200c:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 800200e:	804a      	strh	r2, [r1, #2]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002010:	2280      	movs	r2, #128	; 0x80
 8002012:	0152      	lsls	r2, r2, #5
 8002014:	4295      	cmp	r5, r2
 8002016:	d106      	bne.n	8002026 <HAL_UART_Receive_IT+0x5e>
 8002018:	691a      	ldr	r2, [r3, #16]
 800201a:	2a00      	cmp	r2, #0
 800201c:	d101      	bne.n	8002022 <HAL_UART_Receive_IT+0x5a>
 800201e:	490e      	ldr	r1, [pc, #56]	; (8002058 <HAL_UART_Receive_IT+0x90>)
 8002020:	e007      	b.n	8002032 <HAL_UART_Receive_IT+0x6a>
 8002022:	21ff      	movs	r1, #255	; 0xff
 8002024:	e005      	b.n	8002032 <HAL_UART_Receive_IT+0x6a>
 8002026:	2d00      	cmp	r5, #0
 8002028:	d106      	bne.n	8002038 <HAL_UART_Receive_IT+0x70>
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	2a00      	cmp	r2, #0
 800202e:	d0f8      	beq.n	8002022 <HAL_UART_Receive_IT+0x5a>
 8002030:	217f      	movs	r1, #127	; 0x7f
 8002032:	1c1a      	adds	r2, r3, #0
 8002034:	325c      	adds	r2, #92	; 0x5c
 8002036:	8011      	strh	r1, [r2, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002038:	2000      	movs	r0, #0
 800203a:	66d8      	str	r0, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800203c:	2222      	movs	r2, #34	; 0x22

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800203e:	681b      	ldr	r3, [r3, #0]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002040:	7032      	strb	r2, [r6, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	2101      	movs	r1, #1
 8002046:	430a      	orrs	r2, r1

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002048:	7020      	strb	r0, [r4, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800204a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800204c:	6819      	ldr	r1, [r3, #0]
 800204e:	2290      	movs	r2, #144	; 0x90
 8002050:	0052      	lsls	r2, r2, #1
 8002052:	430a      	orrs	r2, r1
 8002054:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002058:	000001ff 	.word	0x000001ff

0800205c <HAL_UART_TxCpltCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800205c:	4770      	bx	lr

0800205e <HAL_UART_ErrorCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800205e:	4770      	bx	lr

08002060 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002060:	6a40      	ldr	r0, [r0, #36]	; 0x24
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002062:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  huart->RxXferCount = 0U;
 8002064:	1c02      	adds	r2, r0, #0
 8002066:	2300      	movs	r3, #0
 8002068:	325a      	adds	r2, #90	; 0x5a
 800206a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800206c:	3a08      	subs	r2, #8
 800206e:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8002070:	f7ff fff5 	bl	800205e <HAL_UART_ErrorCallback>
}
 8002074:	bd08      	pop	{r3, pc}

08002076 <HAL_UART_GetState>:
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 8002076:	1c03      	adds	r3, r0, #0
 8002078:	3369      	adds	r3, #105	; 0x69
  temp2 = huart->RxState;
 800207a:	306a      	adds	r0, #106	; 0x6a
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 800207c:	781b      	ldrb	r3, [r3, #0]
  temp2 = huart->RxState;
 800207e:	7800      	ldrb	r0, [r0, #0]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8002080:	4318      	orrs	r0, r3
}
 8002082:	4770      	bx	lr

08002084 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002084:	b570      	push	{r4, r5, r6, lr}
 8002086:	1c04      	adds	r4, r0, #0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002088:	68a2      	ldr	r2, [r4, #8]
 800208a:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800208c:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800208e:	4311      	orrs	r1, r2
 8002090:	6962      	ldr	r2, [r4, #20]
 8002092:	69c3      	ldr	r3, [r0, #28]
 8002094:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002096:	6828      	ldr	r0, [r5, #0]
 8002098:	4a3f      	ldr	r2, [pc, #252]	; (8002198 <UART_SetConfig+0x114>)
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800209a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800209c:	4002      	ands	r2, r0
 800209e:	430a      	orrs	r2, r1
 80020a0:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020a2:	6869      	ldr	r1, [r5, #4]
 80020a4:	4a3d      	ldr	r2, [pc, #244]	; (800219c <UART_SetConfig+0x118>)
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020a6:	4e3e      	ldr	r6, [pc, #248]	; (80021a0 <UART_SetConfig+0x11c>)
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020a8:	400a      	ands	r2, r1
 80020aa:	68e1      	ldr	r1, [r4, #12]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	606a      	str	r2, [r5, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80020b0:	6a21      	ldr	r1, [r4, #32]
 80020b2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80020b4:	68a8      	ldr	r0, [r5, #8]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80020b6:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80020b8:	4a3a      	ldr	r2, [pc, #232]	; (80021a4 <UART_SetConfig+0x120>)
 80020ba:	4002      	ands	r2, r0
 80020bc:	430a      	orrs	r2, r1
 80020be:	60aa      	str	r2, [r5, #8]
 80020c0:	2280      	movs	r2, #128	; 0x80
 80020c2:	0212      	lsls	r2, r2, #8

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020c4:	42b5      	cmp	r5, r6
 80020c6:	d108      	bne.n	80020da <UART_SetConfig+0x56>
 80020c8:	4937      	ldr	r1, [pc, #220]	; (80021a8 <UART_SetConfig+0x124>)
 80020ca:	6b08      	ldr	r0, [r1, #48]	; 0x30
 80020cc:	2103      	movs	r1, #3
 80020ce:	4001      	ands	r1, r0
 80020d0:	4836      	ldr	r0, [pc, #216]	; (80021ac <UART_SetConfig+0x128>)
 80020d2:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d134      	bne.n	8002142 <UART_SetConfig+0xbe>
 80020d8:	e003      	b.n	80020e2 <UART_SetConfig+0x5e>
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020da:	4935      	ldr	r1, [pc, #212]	; (80021b0 <UART_SetConfig+0x12c>)
 80020dc:	428d      	cmp	r5, r1
 80020de:	d123      	bne.n	8002128 <UART_SetConfig+0xa4>
 80020e0:	e008      	b.n	80020f4 <UART_SetConfig+0x70>
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 80020e2:	2808      	cmp	r0, #8
 80020e4:	d822      	bhi.n	800212c <UART_SetConfig+0xa8>
 80020e6:	f7fe f819 	bl	800011c <__gnu_thumb1_case_uqi>
 80020ea:	2107      	.short	0x2107
 80020ec:	210e210a 	.word	0x210e210a
 80020f0:	2121      	.short	0x2121
 80020f2:	15          	.byte	0x15
 80020f3:	00          	.byte	0x00

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d12d      	bne.n	8002154 <UART_SetConfig+0xd0>
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80020f8:	f000 fdae 	bl	8002c58 <HAL_RCC_GetPCLK1Freq>
 80020fc:	e005      	b.n	800210a <UART_SetConfig+0x86>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80020fe:	6861      	ldr	r1, [r4, #4]
 8002100:	4b2c      	ldr	r3, [pc, #176]	; (80021b4 <UART_SetConfig+0x130>)
 8002102:	0848      	lsrs	r0, r1, #1
 8002104:	e004      	b.n	8002110 <UART_SetConfig+0x8c>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002106:	f000 fcd9 	bl	8002abc <HAL_RCC_GetSysClockFreq>
 800210a:	6861      	ldr	r1, [r4, #4]
 800210c:	0040      	lsls	r0, r0, #1
 800210e:	084b      	lsrs	r3, r1, #1
 8002110:	18c0      	adds	r0, r0, r3
 8002112:	e004      	b.n	800211e <UART_SetConfig+0x9a>
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002114:	6861      	ldr	r1, [r4, #4]
 8002116:	2280      	movs	r2, #128	; 0x80
 8002118:	0848      	lsrs	r0, r1, #1
 800211a:	0252      	lsls	r2, r2, #9
 800211c:	1880      	adds	r0, r0, r2
 800211e:	f7fe f807 	bl	8000130 <__aeabi_uidiv>
 8002122:	b283      	uxth	r3, r0
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002124:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
        break;
 8002126:	e003      	b.n	8002130 <UART_SetConfig+0xac>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002128:	4293      	cmp	r3, r2
 800212a:	d132      	bne.n	8002192 <UART_SetConfig+0x10e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800212c:	2001      	movs	r0, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
 800212e:	2300      	movs	r3, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002130:	220f      	movs	r2, #15
 8002132:	1c1d      	adds	r5, r3, #0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002134:	4013      	ands	r3, r2
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002136:	4395      	bics	r5, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 8002138:	6821      	ldr	r1, [r4, #0]
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800213a:	105b      	asrs	r3, r3, #1
    huart->Instance->BRR = brrtemp;
 800213c:	432b      	orrs	r3, r5
 800213e:	60cb      	str	r3, [r1, #12]
 8002140:	e028      	b.n	8002194 <UART_SetConfig+0x110>
  }
  else
  {
    switch (clocksource)
 8002142:	2808      	cmp	r0, #8
 8002144:	d825      	bhi.n	8002192 <UART_SetConfig+0x10e>
 8002146:	f7fd ffe9 	bl	800011c <__gnu_thumb1_case_uqi>
 800214a:	2405      	.short	0x2405
 800214c:	2413240f 	.word	0x2413240f
 8002150:	2424      	.short	0x2424
 8002152:	19          	.byte	0x19
 8002153:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002154:	f000 fd80 	bl	8002c58 <HAL_RCC_GetPCLK1Freq>
 8002158:	6861      	ldr	r1, [r4, #4]
 800215a:	084b      	lsrs	r3, r1, #1
 800215c:	18c0      	adds	r0, r0, r3
 800215e:	f7fd ffe7 	bl	8000130 <__aeabi_uidiv>
 8002162:	b280      	uxth	r0, r0
 8002164:	60e8      	str	r0, [r5, #12]
 8002166:	e012      	b.n	800218e <UART_SetConfig+0x10a>
        break;
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002168:	6861      	ldr	r1, [r4, #4]
 800216a:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <UART_SetConfig+0x134>)
 800216c:	0848      	lsrs	r0, r1, #1
 800216e:	e003      	b.n	8002178 <UART_SetConfig+0xf4>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002170:	f000 fca4 	bl	8002abc <HAL_RCC_GetSysClockFreq>
 8002174:	6861      	ldr	r1, [r4, #4]
 8002176:	084b      	lsrs	r3, r1, #1
 8002178:	18c0      	adds	r0, r0, r3
 800217a:	e004      	b.n	8002186 <UART_SetConfig+0x102>
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800217c:	6861      	ldr	r1, [r4, #4]
 800217e:	2280      	movs	r2, #128	; 0x80
 8002180:	0848      	lsrs	r0, r1, #1
 8002182:	0212      	lsls	r2, r2, #8
 8002184:	1880      	adds	r0, r0, r2
 8002186:	f7fd ffd3 	bl	8000130 <__aeabi_uidiv>
 800218a:	b280      	uxth	r0, r0
 800218c:	60f0      	str	r0, [r6, #12]
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 800218e:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 8002190:	e000      	b.n	8002194 <UART_SetConfig+0x110>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002192:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8002194:	bd70      	pop	{r4, r5, r6, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	ffff69f3 	.word	0xffff69f3
 800219c:	ffffcfff 	.word	0xffffcfff
 80021a0:	40013800 	.word	0x40013800
 80021a4:	fffff4ff 	.word	0xfffff4ff
 80021a8:	40021000 	.word	0x40021000
 80021ac:	08003792 	.word	0x08003792
 80021b0:	40004400 	.word	0x40004400
 80021b4:	00f42400 	.word	0x00f42400
 80021b8:	007a1200 	.word	0x007a1200

080021bc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80021be:	b530      	push	{r4, r5, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021c0:	07da      	lsls	r2, r3, #31
 80021c2:	d506      	bpl.n	80021d2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021c4:	6802      	ldr	r2, [r0, #0]
 80021c6:	4928      	ldr	r1, [pc, #160]	; (8002268 <UART_AdvFeatureConfig+0xac>)
 80021c8:	6854      	ldr	r4, [r2, #4]
 80021ca:	4021      	ands	r1, r4
 80021cc:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80021ce:	4321      	orrs	r1, r4
 80021d0:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80021d2:	079a      	lsls	r2, r3, #30
 80021d4:	d506      	bpl.n	80021e4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80021d6:	6802      	ldr	r2, [r0, #0]
 80021d8:	4924      	ldr	r1, [pc, #144]	; (800226c <UART_AdvFeatureConfig+0xb0>)
 80021da:	6854      	ldr	r4, [r2, #4]
 80021dc:	4021      	ands	r1, r4
 80021de:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80021e0:	4321      	orrs	r1, r4
 80021e2:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80021e4:	075a      	lsls	r2, r3, #29
 80021e6:	d506      	bpl.n	80021f6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80021e8:	6802      	ldr	r2, [r0, #0]
 80021ea:	4921      	ldr	r1, [pc, #132]	; (8002270 <UART_AdvFeatureConfig+0xb4>)
 80021ec:	6854      	ldr	r4, [r2, #4]
 80021ee:	4021      	ands	r1, r4
 80021f0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80021f2:	4321      	orrs	r1, r4
 80021f4:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80021f6:	071a      	lsls	r2, r3, #28
 80021f8:	d506      	bpl.n	8002208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80021fa:	6802      	ldr	r2, [r0, #0]
 80021fc:	491d      	ldr	r1, [pc, #116]	; (8002274 <UART_AdvFeatureConfig+0xb8>)
 80021fe:	6854      	ldr	r4, [r2, #4]
 8002200:	4021      	ands	r1, r4
 8002202:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002204:	4321      	orrs	r1, r4
 8002206:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002208:	06da      	lsls	r2, r3, #27
 800220a:	d506      	bpl.n	800221a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800220c:	6802      	ldr	r2, [r0, #0]
 800220e:	491a      	ldr	r1, [pc, #104]	; (8002278 <UART_AdvFeatureConfig+0xbc>)
 8002210:	6894      	ldr	r4, [r2, #8]
 8002212:	4021      	ands	r1, r4
 8002214:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002216:	4321      	orrs	r1, r4
 8002218:	6091      	str	r1, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800221a:	069a      	lsls	r2, r3, #26
 800221c:	d506      	bpl.n	800222c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800221e:	6802      	ldr	r2, [r0, #0]
 8002220:	4916      	ldr	r1, [pc, #88]	; (800227c <UART_AdvFeatureConfig+0xc0>)
 8002222:	6894      	ldr	r4, [r2, #8]
 8002224:	4021      	ands	r1, r4
 8002226:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002228:	4321      	orrs	r1, r4
 800222a:	6091      	str	r1, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800222c:	065a      	lsls	r2, r3, #25
 800222e:	d510      	bpl.n	8002252 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002230:	6802      	ldr	r2, [r0, #0]
 8002232:	4c13      	ldr	r4, [pc, #76]	; (8002280 <UART_AdvFeatureConfig+0xc4>)
 8002234:	6855      	ldr	r5, [r2, #4]
 8002236:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002238:	402c      	ands	r4, r5
 800223a:	430c      	orrs	r4, r1
 800223c:	6054      	str	r4, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800223e:	2480      	movs	r4, #128	; 0x80
 8002240:	0364      	lsls	r4, r4, #13
 8002242:	42a1      	cmp	r1, r4
 8002244:	d105      	bne.n	8002252 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002246:	6854      	ldr	r4, [r2, #4]
 8002248:	490e      	ldr	r1, [pc, #56]	; (8002284 <UART_AdvFeatureConfig+0xc8>)
 800224a:	4021      	ands	r1, r4
 800224c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800224e:	4321      	orrs	r1, r4
 8002250:	6051      	str	r1, [r2, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002252:	061a      	lsls	r2, r3, #24
 8002254:	d506      	bpl.n	8002264 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002256:	6803      	ldr	r3, [r0, #0]
 8002258:	4a0b      	ldr	r2, [pc, #44]	; (8002288 <UART_AdvFeatureConfig+0xcc>)
 800225a:	6859      	ldr	r1, [r3, #4]
 800225c:	400a      	ands	r2, r1
 800225e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002260:	430a      	orrs	r2, r1
 8002262:	605a      	str	r2, [r3, #4]
  }
}
 8002264:	bd30      	pop	{r4, r5, pc}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	fffdffff 	.word	0xfffdffff
 800226c:	fffeffff 	.word	0xfffeffff
 8002270:	fffbffff 	.word	0xfffbffff
 8002274:	ffff7fff 	.word	0xffff7fff
 8002278:	ffffefff 	.word	0xffffefff
 800227c:	ffffdfff 	.word	0xffffdfff
 8002280:	ffefffff 	.word	0xffefffff
 8002284:	ff9fffff 	.word	0xff9fffff
 8002288:	fff7ffff 	.word	0xfff7ffff

0800228c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228e:	1c04      	adds	r4, r0, #0
 8002290:	1c0e      	adds	r6, r1, #0
 8002292:	1c15      	adds	r5, r2, #0
 8002294:	1c1f      	adds	r7, r3, #0
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002296:	6822      	ldr	r2, [r4, #0]
 8002298:	69d3      	ldr	r3, [r2, #28]
 800229a:	4033      	ands	r3, r6
 800229c:	1b9b      	subs	r3, r3, r6
 800229e:	4259      	negs	r1, r3
 80022a0:	414b      	adcs	r3, r1
 80022a2:	42ab      	cmp	r3, r5
 80022a4:	d11f      	bne.n	80022e6 <UART_WaitOnFlagUntilTimeout+0x5a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80022a6:	9b06      	ldr	r3, [sp, #24]
 80022a8:	3301      	adds	r3, #1
 80022aa:	d0f5      	beq.n	8002298 <UART_WaitOnFlagUntilTimeout+0xc>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022ac:	9b06      	ldr	r3, [sp, #24]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d112      	bne.n	80022d8 <UART_WaitOnFlagUntilTimeout+0x4c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	4a0d      	ldr	r2, [pc, #52]	; (80022ec <UART_WaitOnFlagUntilTimeout+0x60>)
 80022b6:	6819      	ldr	r1, [r3, #0]

        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022b8:	2003      	movs	r0, #3
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022ba:	400a      	ands	r2, r1
 80022bc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	2101      	movs	r1, #1
 80022c2:	438a      	bics	r2, r1
 80022c4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80022c6:	1c22      	adds	r2, r4, #0
 80022c8:	2320      	movs	r3, #32
 80022ca:	3269      	adds	r2, #105	; 0x69
 80022cc:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022ce:	3468      	adds	r4, #104	; 0x68
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
 80022d0:	7053      	strb	r3, [r2, #1]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022d2:	2300      	movs	r3, #0
 80022d4:	7023      	strb	r3, [r4, #0]
 80022d6:	e007      	b.n	80022e8 <UART_WaitOnFlagUntilTimeout+0x5c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022d8:	f001 f920 	bl	800351c <HAL_GetTick>
 80022dc:	9b06      	ldr	r3, [sp, #24]
 80022de:	1bc0      	subs	r0, r0, r7
 80022e0:	4298      	cmp	r0, r3
 80022e2:	d9d8      	bls.n	8002296 <UART_WaitOnFlagUntilTimeout+0xa>
 80022e4:	e7e5      	b.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80022e6:	2000      	movs	r0, #0
}
 80022e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	fffffe5f 	.word	0xfffffe5f

080022f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80022f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022f2:	2600      	movs	r6, #0
 80022f4:	66c6      	str	r6, [r0, #108]	; 0x6c
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80022f6:	1c04      	adds	r4, r0, #0
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80022f8:	f001 f910 	bl	800351c <HAL_GetTick>

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80022fc:	6823      	ldr	r3, [r4, #0]
 80022fe:	4a17      	ldr	r2, [pc, #92]	; (800235c <UART_CheckIdleState+0x6c>)
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002300:	1c05      	adds	r5, r0, #0

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8002302:	4293      	cmp	r3, r2
 8002304:	d008      	beq.n	8002318 <UART_CheckIdleState+0x28>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002306:	1c22      	adds	r2, r4, #0
 8002308:	3269      	adds	r2, #105	; 0x69
 800230a:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800230c:	3468      	adds	r4, #104	; 0x68
 800230e:	2000      	movs	r0, #0
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002310:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002312:	7053      	strb	r3, [r2, #1]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002314:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
 8002316:	e020      	b.n	800235a <UART_CheckIdleState+0x6a>
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	071a      	lsls	r2, r3, #28
 800231c:	d404      	bmi.n	8002328 <UART_CheckIdleState+0x38>
        return HAL_TIMEOUT;
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	075a      	lsls	r2, r3, #29
 8002324:	d5ef      	bpl.n	8002306 <UART_CheckIdleState+0x16>
 8002326:	e00c      	b.n	8002342 <UART_CheckIdleState+0x52>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002328:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <UART_CheckIdleState+0x70>)
 800232a:	2180      	movs	r1, #128	; 0x80
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	1c20      	adds	r0, r4, #0
 8002330:	0389      	lsls	r1, r1, #14
 8002332:	1c32      	adds	r2, r6, #0
 8002334:	1c2b      	adds	r3, r5, #0
 8002336:	f7ff ffa9 	bl	800228c <UART_WaitOnFlagUntilTimeout>
 800233a:	2800      	cmp	r0, #0
 800233c:	d0ef      	beq.n	800231e <UART_CheckIdleState+0x2e>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 800233e:	2003      	movs	r0, #3
 8002340:	e00b      	b.n	800235a <UART_CheckIdleState+0x6a>

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002342:	4b07      	ldr	r3, [pc, #28]	; (8002360 <UART_CheckIdleState+0x70>)
 8002344:	2180      	movs	r1, #128	; 0x80
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	1c20      	adds	r0, r4, #0
 800234a:	03c9      	lsls	r1, r1, #15
 800234c:	2200      	movs	r2, #0
 800234e:	1c2b      	adds	r3, r5, #0
 8002350:	f7ff ff9c 	bl	800228c <UART_WaitOnFlagUntilTimeout>
 8002354:	2800      	cmp	r0, #0
 8002356:	d1f2      	bne.n	800233e <UART_CheckIdleState+0x4e>
 8002358:	e7d5      	b.n	8002306 <UART_CheckIdleState+0x16>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 800235a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800235c:	40013800 	.word	0x40013800
 8002360:	01ffffff 	.word	0x01ffffff

08002364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002364:	b538      	push	{r3, r4, r5, lr}
 8002366:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002368:	d101      	bne.n	800236e <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 800236a:	2001      	movs	r0, #1
 800236c:	e02c      	b.n	80023c8 <HAL_UART_Init+0x64>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800236e:	1c05      	adds	r5, r0, #0
 8002370:	3569      	adds	r5, #105	; 0x69
 8002372:	782b      	ldrb	r3, [r5, #0]
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d104      	bne.n	8002384 <HAL_UART_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800237a:	1c02      	adds	r2, r0, #0
 800237c:	3268      	adds	r2, #104	; 0x68
 800237e:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002380:	f7fd ffd6 	bl	8000330 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002384:	2324      	movs	r3, #36	; 0x24
 8002386:	702b      	strb	r3, [r5, #0]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002388:	6823      	ldr	r3, [r4, #0]
 800238a:	2101      	movs	r1, #1
 800238c:	681a      	ldr	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800238e:	1c20      	adds	r0, r4, #0
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002390:	438a      	bics	r2, r1
 8002392:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002394:	f7ff fe76 	bl	8002084 <UART_SetConfig>
 8002398:	2801      	cmp	r0, #1
 800239a:	d0e6      	beq.n	800236a <HAL_UART_Init+0x6>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800239c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <HAL_UART_Init+0x44>
  {
    UART_AdvFeatureConfig(huart);
 80023a2:	1c20      	adds	r0, r4, #0
 80023a4:	f7ff ff0a 	bl	80021bc <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023a8:	6823      	ldr	r3, [r4, #0]
 80023aa:	4a08      	ldr	r2, [pc, #32]	; (80023cc <HAL_UART_Init+0x68>)
 80023ac:	6859      	ldr	r1, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80023ae:	1c20      	adds	r0, r4, #0

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023b0:	400a      	ands	r2, r1
 80023b2:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	212a      	movs	r1, #42	; 0x2a
 80023b8:	438a      	bics	r2, r1
 80023ba:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	2101      	movs	r1, #1
 80023c0:	430a      	orrs	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80023c4:	f7ff ff94 	bl	80022f0 <UART_CheckIdleState>
}
 80023c8:	bd38      	pop	{r3, r4, r5, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	ffffb7ff 	.word	0xffffb7ff

080023d0 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80023d0:	b530      	push	{r4, r5, lr}
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023d2:	1c02      	adds	r2, r0, #0
 80023d4:	3269      	adds	r2, #105	; 0x69
 80023d6:	7812      	ldrb	r2, [r2, #0]
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80023d8:	1c03      	adds	r3, r0, #0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 80023da:	2002      	movs	r0, #2
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023dc:	2a21      	cmp	r2, #33	; 0x21
 80023de:	d128      	bne.n	8002432 <UART_Transmit_IT+0x62>
  {
    if(huart->TxXferCount == 0U)
 80023e0:	1c1c      	adds	r4, r3, #0
 80023e2:	3452      	adds	r4, #82	; 0x52
 80023e4:	8820      	ldrh	r0, [r4, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	b280      	uxth	r0, r0
 80023ea:	2800      	cmp	r0, #0
 80023ec:	d108      	bne.n	8002400 <UART_Transmit_IT+0x30>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80023ee:	6813      	ldr	r3, [r2, #0]
 80023f0:	2180      	movs	r1, #128	; 0x80
 80023f2:	438b      	bics	r3, r1
 80023f4:	6013      	str	r3, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80023f6:	6813      	ldr	r3, [r2, #0]
 80023f8:	2140      	movs	r1, #64	; 0x40
 80023fa:	430b      	orrs	r3, r1
 80023fc:	6013      	str	r3, [r2, #0]

      return HAL_OK;
 80023fe:	e018      	b.n	8002432 <UART_Transmit_IT+0x62>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002400:	689d      	ldr	r5, [r3, #8]
 8002402:	2080      	movs	r0, #128	; 0x80
 8002404:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002406:	0140      	lsls	r0, r0, #5
 8002408:	4285      	cmp	r5, r0
 800240a:	d109      	bne.n	8002420 <UART_Transmit_IT+0x50>
 800240c:	6918      	ldr	r0, [r3, #16]
 800240e:	2800      	cmp	r0, #0
 8002410:	d106      	bne.n	8002420 <UART_Transmit_IT+0x50>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002412:	8808      	ldrh	r0, [r1, #0]
        huart->pTxBuffPtr += 2U;
 8002414:	3102      	adds	r1, #2
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002416:	05c0      	lsls	r0, r0, #23
 8002418:	0dc0      	lsrs	r0, r0, #23
 800241a:	8510      	strh	r0, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800241c:	64d9      	str	r1, [r3, #76]	; 0x4c
 800241e:	e003      	b.n	8002428 <UART_Transmit_IT+0x58>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002420:	1c48      	adds	r0, r1, #1
 8002422:	64d8      	str	r0, [r3, #76]	; 0x4c
 8002424:	780b      	ldrb	r3, [r1, #0]
 8002426:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 8002428:	8823      	ldrh	r3, [r4, #0]

      return HAL_OK;
 800242a:	2000      	movs	r0, #0
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;
 800242c:	3b01      	subs	r3, #1
 800242e:	b29b      	uxth	r3, r3
 8002430:	8023      	strh	r3, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002432:	bd30      	pop	{r4, r5, pc}

08002434 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002434:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002436:	6803      	ldr	r3, [r0, #0]
 8002438:	2140      	movs	r1, #64	; 0x40
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	438a      	bics	r2, r1
 800243e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002440:	1c03      	adds	r3, r0, #0
 8002442:	3369      	adds	r3, #105	; 0x69
 8002444:	2220      	movs	r2, #32
 8002446:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8002448:	f7ff fe08 	bl	800205c <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 800244c:	2000      	movs	r0, #0
 800244e:	bd08      	pop	{r3, pc}

08002450 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002450:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002452:	1c02      	adds	r2, r0, #0
 8002454:	326a      	adds	r2, #106	; 0x6a
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 8002456:	1c03      	adds	r3, r0, #0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002458:	7811      	ldrb	r1, [r2, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 800245a:	335c      	adds	r3, #92	; 0x5c
 800245c:	881c      	ldrh	r4, [r3, #0]
 800245e:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002460:	2922      	cmp	r1, #34	; 0x22
 8002462:	d128      	bne.n	80024b6 <UART_Receive_IT+0x66>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002464:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002466:	6885      	ldr	r5, [r0, #8]
 8002468:	4021      	ands	r1, r4
 800246a:	2480      	movs	r4, #128	; 0x80
 800246c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800246e:	0164      	lsls	r4, r4, #5
 8002470:	42a5      	cmp	r5, r4
 8002472:	d106      	bne.n	8002482 <UART_Receive_IT+0x32>
 8002474:	6904      	ldr	r4, [r0, #16]
 8002476:	2c00      	cmp	r4, #0
 8002478:	d103      	bne.n	8002482 <UART_Receive_IT+0x32>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800247a:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 800247c:	3302      	adds	r3, #2
 800247e:	6543      	str	r3, [r0, #84]	; 0x54
 8002480:	e002      	b.n	8002488 <UART_Receive_IT+0x38>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002482:	1c5c      	adds	r4, r3, #1
 8002484:	6544      	str	r4, [r0, #84]	; 0x54
 8002486:	7019      	strb	r1, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 8002488:	1c01      	adds	r1, r0, #0
 800248a:	315a      	adds	r1, #90	; 0x5a
 800248c:	880b      	ldrh	r3, [r1, #0]
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 800248e:	2400      	movs	r4, #0
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8002490:	3b01      	subs	r3, #1
 8002492:	b29b      	uxth	r3, r3
 8002494:	800b      	strh	r3, [r1, #0]
 8002496:	42a3      	cmp	r3, r4
 8002498:	d112      	bne.n	80024c0 <UART_Receive_IT+0x70>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800249a:	6803      	ldr	r3, [r0, #0]
 800249c:	4909      	ldr	r1, [pc, #36]	; (80024c4 <UART_Receive_IT+0x74>)
 800249e:	681d      	ldr	r5, [r3, #0]
 80024a0:	4029      	ands	r1, r5
 80024a2:	6019      	str	r1, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a4:	6899      	ldr	r1, [r3, #8]
 80024a6:	2501      	movs	r5, #1
 80024a8:	43a9      	bics	r1, r5
 80024aa:	6099      	str	r1, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80024ac:	2320      	movs	r3, #32
 80024ae:	7013      	strb	r3, [r2, #0]

      HAL_UART_RxCpltCallback(huart);
 80024b0:	f7fe fa60 	bl	8000974 <HAL_UART_RxCpltCallback>
 80024b4:	e004      	b.n	80024c0 <UART_Receive_IT+0x70>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80024b6:	699a      	ldr	r2, [r3, #24]
 80024b8:	2108      	movs	r1, #8
 80024ba:	430a      	orrs	r2, r1
 80024bc:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 80024be:	2402      	movs	r4, #2
  }
}
 80024c0:	1c20      	adds	r0, r4, #0
 80024c2:	bd38      	pop	{r3, r4, r5, pc}
 80024c4:	fffffedf 	.word	0xfffffedf

080024c8 <HAL_UART_IRQHandler>:
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80024c8:	6802      	ldr	r2, [r0, #0]
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80024cc:	69d3      	ldr	r3, [r2, #28]
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024ce:	1c04      	adds	r4, r0, #0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80024d0:	200f      	movs	r0, #15
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024d2:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80024d4:	4018      	ands	r0, r3
  if (errorflags == RESET)
 80024d6:	d108      	bne.n	80024ea <HAL_UART_IRQHandler+0x22>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024d8:	2520      	movs	r5, #32
 80024da:	422b      	tst	r3, r5
 80024dc:	d005      	beq.n	80024ea <HAL_UART_IRQHandler+0x22>
 80024de:	4229      	tst	r1, r5
 80024e0:	d003      	beq.n	80024ea <HAL_UART_IRQHandler+0x22>
    {
      UART_Receive_IT(huart);
 80024e2:	1c20      	adds	r0, r4, #0
 80024e4:	f7ff ffb4 	bl	8002450 <UART_Receive_IT>
      return;
 80024e8:	e086      	b.n	80025f8 <HAL_UART_IRQHandler+0x130>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 80024ea:	6895      	ldr	r5, [r2, #8]
  if(   (errorflags != RESET)
 80024ec:	2800      	cmp	r0, #0
 80024ee:	d062      	beq.n	80025b6 <HAL_UART_IRQHandler+0xee>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80024f0:	2601      	movs	r6, #1
 80024f2:	1c28      	adds	r0, r5, #0
 80024f4:	4030      	ands	r0, r6
 80024f6:	d103      	bne.n	8002500 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80024f8:	2790      	movs	r7, #144	; 0x90
 80024fa:	40b7      	lsls	r7, r6
 80024fc:	4239      	tst	r1, r7
 80024fe:	d05a      	beq.n	80025b6 <HAL_UART_IRQHandler+0xee>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002500:	2501      	movs	r5, #1
 8002502:	4233      	tst	r3, r6
 8002504:	d005      	beq.n	8002512 <HAL_UART_IRQHandler+0x4a>
 8002506:	05ce      	lsls	r6, r1, #23
 8002508:	d503      	bpl.n	8002512 <HAL_UART_IRQHandler+0x4a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800250a:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800250c:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800250e:	4335      	orrs	r5, r6
 8002510:	66e5      	str	r5, [r4, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002512:	2502      	movs	r5, #2
 8002514:	422b      	tst	r3, r5
 8002516:	d006      	beq.n	8002526 <HAL_UART_IRQHandler+0x5e>
 8002518:	2800      	cmp	r0, #0
 800251a:	d004      	beq.n	8002526 <HAL_UART_IRQHandler+0x5e>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800251c:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800251e:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002520:	2604      	movs	r6, #4
 8002522:	4335      	orrs	r5, r6
 8002524:	66e5      	str	r5, [r4, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002526:	2504      	movs	r5, #4
 8002528:	422b      	tst	r3, r5
 800252a:	d006      	beq.n	800253a <HAL_UART_IRQHandler+0x72>
 800252c:	2800      	cmp	r0, #0
 800252e:	d004      	beq.n	800253a <HAL_UART_IRQHandler+0x72>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002530:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002532:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002534:	2602      	movs	r6, #2
 8002536:	4335      	orrs	r5, r6
 8002538:	66e5      	str	r5, [r4, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800253a:	071d      	lsls	r5, r3, #28
 800253c:	d508      	bpl.n	8002550 <HAL_UART_IRQHandler+0x88>
 800253e:	068e      	lsls	r6, r1, #26
 8002540:	d401      	bmi.n	8002546 <HAL_UART_IRQHandler+0x7e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002542:	2800      	cmp	r0, #0
 8002544:	d004      	beq.n	8002550 <HAL_UART_IRQHandler+0x88>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002546:	2008      	movs	r0, #8
 8002548:	6210      	str	r0, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800254a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800254c:	4310      	orrs	r0, r2
 800254e:	66e0      	str	r0, [r4, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002550:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002552:	2a00      	cmp	r2, #0
 8002554:	d050      	beq.n	80025f8 <HAL_UART_IRQHandler+0x130>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002556:	2220      	movs	r2, #32
 8002558:	4213      	tst	r3, r2
 800255a:	d004      	beq.n	8002566 <HAL_UART_IRQHandler+0x9e>
 800255c:	4211      	tst	r1, r2
 800255e:	d002      	beq.n	8002566 <HAL_UART_IRQHandler+0x9e>
      {
        UART_Receive_IT(huart);
 8002560:	1c20      	adds	r0, r4, #0
 8002562:	f7ff ff75 	bl	8002450 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002566:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002568:	1c20      	adds	r0, r4, #0
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800256a:	071a      	lsls	r2, r3, #28
 800256c:	d404      	bmi.n	8002578 <HAL_UART_IRQHandler+0xb0>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	689d      	ldr	r5, [r3, #8]
 8002572:	2340      	movs	r3, #64	; 0x40
 8002574:	401d      	ands	r5, r3
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002576:	d01a      	beq.n	80025ae <HAL_UART_IRQHandler+0xe6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002578:	f7ff fccc 	bl	8001f14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800257c:	6823      	ldr	r3, [r4, #0]
 800257e:	2240      	movs	r2, #64	; 0x40
 8002580:	6899      	ldr	r1, [r3, #8]
 8002582:	4211      	tst	r1, r2
 8002584:	d00f      	beq.n	80025a6 <HAL_UART_IRQHandler+0xde>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002586:	6899      	ldr	r1, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002588:	6e60      	ldr	r0, [r4, #100]	; 0x64
        UART_EndRxTransfer(huart);

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800258a:	4391      	bics	r1, r2
 800258c:	6099      	str	r1, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800258e:	2800      	cmp	r0, #0
 8002590:	d009      	beq.n	80025a6 <HAL_UART_IRQHandler+0xde>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002592:	4b1a      	ldr	r3, [pc, #104]	; (80025fc <HAL_UART_IRQHandler+0x134>)
 8002594:	6343      	str	r3, [r0, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002596:	f000 ff0f 	bl	80033b8 <HAL_DMA_Abort_IT>
 800259a:	2800      	cmp	r0, #0
 800259c:	d02c      	beq.n	80025f8 <HAL_UART_IRQHandler+0x130>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800259e:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80025a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80025a2:	4798      	blx	r3
 80025a4:	e028      	b.n	80025f8 <HAL_UART_IRQHandler+0x130>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80025a6:	1c20      	adds	r0, r4, #0
 80025a8:	f7ff fd59 	bl	800205e <HAL_UART_ErrorCallback>
 80025ac:	e024      	b.n	80025f8 <HAL_UART_IRQHandler+0x130>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80025ae:	f7ff fd56 	bl	800205e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b2:	66e5      	str	r5, [r4, #108]	; 0x6c
 80025b4:	e020      	b.n	80025f8 <HAL_UART_IRQHandler+0x130>

  } /* End if some error occurs */

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 80025b6:	2080      	movs	r0, #128	; 0x80
 80025b8:	0340      	lsls	r0, r0, #13
 80025ba:	4203      	tst	r3, r0
 80025bc:	d00b      	beq.n	80025d6 <HAL_UART_IRQHandler+0x10e>
 80025be:	026e      	lsls	r6, r5, #9
 80025c0:	d509      	bpl.n	80025d6 <HAL_UART_IRQHandler+0x10e>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 80025c2:	6210      	str	r0, [r2, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 80025c4:	1c22      	adds	r2, r4, #0
 80025c6:	3269      	adds	r2, #105	; 0x69
 80025c8:	2320      	movs	r3, #32
 80025ca:	7013      	strb	r3, [r2, #0]
    huart->RxState = HAL_UART_STATE_READY;
    HAL_UARTEx_WakeupCallback(huart);
 80025cc:	1c20      	adds	r0, r4, #0
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
    huart->RxState = HAL_UART_STATE_READY;
 80025ce:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 80025d0:	f7ff fc9e 	bl	8001f10 <HAL_UARTEx_WakeupCallback>
    return;
 80025d4:	e010      	b.n	80025f8 <HAL_UART_IRQHandler+0x130>
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80025d6:	2280      	movs	r2, #128	; 0x80
 80025d8:	4213      	tst	r3, r2
 80025da:	d005      	beq.n	80025e8 <HAL_UART_IRQHandler+0x120>
 80025dc:	4211      	tst	r1, r2
 80025de:	d003      	beq.n	80025e8 <HAL_UART_IRQHandler+0x120>
  {
    UART_Transmit_IT(huart);
 80025e0:	1c20      	adds	r0, r4, #0
 80025e2:	f7ff fef5 	bl	80023d0 <UART_Transmit_IT>
    return;
 80025e6:	e007      	b.n	80025f8 <HAL_UART_IRQHandler+0x130>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80025e8:	2240      	movs	r2, #64	; 0x40
 80025ea:	4213      	tst	r3, r2
 80025ec:	d004      	beq.n	80025f8 <HAL_UART_IRQHandler+0x130>
 80025ee:	4211      	tst	r1, r2
 80025f0:	d002      	beq.n	80025f8 <HAL_UART_IRQHandler+0x130>
  {
    UART_EndTransmit_IT(huart);
 80025f2:	1c20      	adds	r0, r4, #0
 80025f4:	f7ff ff1e 	bl	8002434 <UART_EndTransmit_IT>
    return;
  }

}
 80025f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025fa:	46c0      	nop			; (mov r8, r8)
 80025fc:	08002061 	.word	0x08002061

08002600 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002602:	1c04      	adds	r4, r0, #0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002604:	6800      	ldr	r0, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002606:	b085      	sub	sp, #20

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002608:	03c0      	lsls	r0, r0, #15
 800260a:	d55c      	bpl.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800260c:	4d3d      	ldr	r5, [pc, #244]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	69ea      	ldr	r2, [r5, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002612:	2100      	movs	r1, #0

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002614:	055b      	lsls	r3, r3, #21
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002616:	9101      	str	r1, [sp, #4]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002618:	421a      	tst	r2, r3
 800261a:	d108      	bne.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800261c:	69ea      	ldr	r2, [r5, #28]
 800261e:	431a      	orrs	r2, r3
 8002620:	61ea      	str	r2, [r5, #28]
 8002622:	69ea      	ldr	r2, [r5, #28]
 8002624:	4013      	ands	r3, r2
 8002626:	9303      	str	r3, [sp, #12]
      pwrclkchanged = SET;
 8002628:	2201      	movs	r2, #1
    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800262a:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800262c:	9201      	str	r2, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262e:	4e36      	ldr	r6, [pc, #216]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	6832      	ldr	r2, [r6, #0]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	421a      	tst	r2, r3
 8002638:	d007      	beq.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x4a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800263a:	6a2a      	ldr	r2, [r5, #32]
 800263c:	21c0      	movs	r1, #192	; 0xc0
 800263e:	0089      	lsls	r1, r1, #2
 8002640:	4b30      	ldr	r3, [pc, #192]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002642:	400a      	ands	r2, r1
 8002644:	4e31      	ldr	r6, [pc, #196]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002646:	d110      	bne.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002648:	e013      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x72>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800264a:	6832      	ldr	r2, [r6, #0]
 800264c:	4313      	orrs	r3, r2
 800264e:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002650:	f000 ff64 	bl	800351c <HAL_GetTick>
 8002654:	1c07      	adds	r7, r0, #0
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002656:	6833      	ldr	r3, [r6, #0]
 8002658:	05d8      	lsls	r0, r3, #23
 800265a:	d4ee      	bmi.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x3a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800265c:	f000 ff5e 	bl	800351c <HAL_GetTick>
 8002660:	1bc0      	subs	r0, r0, r7
 8002662:	2864      	cmp	r0, #100	; 0x64
 8002664:	d9f7      	bls.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x56>
        {
          return HAL_TIMEOUT;
 8002666:	2003      	movs	r0, #3
 8002668:	e04a      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800266a:	6860      	ldr	r0, [r4, #4]
 800266c:	4001      	ands	r1, r0
 800266e:	428a      	cmp	r2, r1
 8002670:	d10d      	bne.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x8e>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002672:	6a2a      	ldr	r2, [r5, #32]
 8002674:	6861      	ldr	r1, [r4, #4]
 8002676:	4016      	ands	r6, r2

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002678:	9a01      	ldr	r2, [sp, #4]
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800267a:	430e      	orrs	r6, r1
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800267e:	622e      	str	r6, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002680:	2a01      	cmp	r2, #1
 8002682:	d120      	bne.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002684:	69d9      	ldr	r1, [r3, #28]
 8002686:	4a22      	ldr	r2, [pc, #136]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002688:	400a      	ands	r2, r1
 800268a:	61da      	str	r2, [r3, #28]
 800268c:	e01b      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800268e:	6a1a      	ldr	r2, [r3, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002690:	2080      	movs	r0, #128	; 0x80
 8002692:	6a1f      	ldr	r7, [r3, #32]
 8002694:	0240      	lsls	r0, r0, #9
 8002696:	4338      	orrs	r0, r7
 8002698:	6218      	str	r0, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800269a:	6a1f      	ldr	r7, [r3, #32]
 800269c:	481d      	ldr	r0, [pc, #116]	; (8002714 <HAL_RCCEx_PeriphCLKConfig+0x114>)
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800269e:	1c11      	adds	r1, r2, #0
 80026a0:	4031      	ands	r1, r6
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026a2:	4038      	ands	r0, r7
 80026a4:	6218      	str	r0, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026a6:	6219      	str	r1, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026a8:	07d1      	lsls	r1, r2, #31
 80026aa:	d5e2      	bpl.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ac:	f000 ff36 	bl	800351c <HAL_GetTick>
 80026b0:	1c07      	adds	r7, r0, #0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b2:	6a2b      	ldr	r3, [r5, #32]
 80026b4:	079a      	lsls	r2, r3, #30
 80026b6:	d4dc      	bmi.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b8:	f000 ff30 	bl	800351c <HAL_GetTick>
 80026bc:	4b16      	ldr	r3, [pc, #88]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80026be:	1bc0      	subs	r0, r0, r7
 80026c0:	4298      	cmp	r0, r3
 80026c2:	d9f6      	bls.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 80026c4:	e7cf      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	07d8      	lsls	r0, r3, #31
 80026ca:	d506      	bpl.n	80026da <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026cc:	4a0d      	ldr	r2, [pc, #52]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80026ce:	2003      	movs	r0, #3
 80026d0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80026d2:	4381      	bics	r1, r0
 80026d4:	68a0      	ldr	r0, [r4, #8]
 80026d6:	4301      	orrs	r1, r0
 80026d8:	6311      	str	r1, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026da:	0699      	lsls	r1, r3, #26
 80026dc:	d506      	bpl.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026de:	4a09      	ldr	r2, [pc, #36]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80026e0:	2010      	movs	r0, #16
 80026e2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80026e4:	4381      	bics	r1, r0
 80026e6:	68e0      	ldr	r0, [r4, #12]
 80026e8:	4301      	orrs	r1, r0
 80026ea:	6311      	str	r1, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80026ec:	2000      	movs	r0, #0
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80026ee:	0559      	lsls	r1, r3, #21
 80026f0:	d506      	bpl.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80026f2:	4b04      	ldr	r3, [pc, #16]	; (8002704 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80026f4:	2140      	movs	r1, #64	; 0x40
 80026f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026f8:	438a      	bics	r2, r1
 80026fa:	6921      	ldr	r1, [r4, #16]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	631a      	str	r2, [r3, #48]	; 0x30
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
}
 8002700:	b005      	add	sp, #20
 8002702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002704:	40021000 	.word	0x40021000
 8002708:	40007000 	.word	0x40007000
 800270c:	fffffcff 	.word	0xfffffcff
 8002710:	efffffff 	.word	0xefffffff
 8002714:	fffeffff 	.word	0xfffeffff
 8002718:	00001388 	.word	0x00001388

0800271c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800271c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800271e:	1c05      	adds	r5, r0, #0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002720:	6800      	ldr	r0, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002722:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002724:	07c0      	lsls	r0, r0, #31
 8002726:	d403      	bmi.n	8002730 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002728:	6829      	ldr	r1, [r5, #0]
 800272a:	0789      	lsls	r1, r1, #30
 800272c:	d44d      	bmi.n	80027ca <HAL_RCC_OscConfig+0xae>
 800272e:	e091      	b.n	8002854 <HAL_RCC_OscConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002730:	4cb4      	ldr	r4, [pc, #720]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
 8002732:	230c      	movs	r3, #12
 8002734:	6862      	ldr	r2, [r4, #4]
 8002736:	401a      	ands	r2, r3
 8002738:	2a04      	cmp	r2, #4
 800273a:	d006      	beq.n	800274a <HAL_RCC_OscConfig+0x2e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800273c:	6862      	ldr	r2, [r4, #4]
 800273e:	4013      	ands	r3, r2
 8002740:	2b08      	cmp	r3, #8
 8002742:	d109      	bne.n	8002758 <HAL_RCC_OscConfig+0x3c>
 8002744:	6863      	ldr	r3, [r4, #4]
 8002746:	03da      	lsls	r2, r3, #15
 8002748:	d506      	bpl.n	8002758 <HAL_RCC_OscConfig+0x3c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800274a:	6823      	ldr	r3, [r4, #0]
 800274c:	0398      	lsls	r0, r3, #14
 800274e:	d5eb      	bpl.n	8002728 <HAL_RCC_OscConfig+0xc>
 8002750:	6869      	ldr	r1, [r5, #4]
 8002752:	2900      	cmp	r1, #0
 8002754:	d1e8      	bne.n	8002728 <HAL_RCC_OscConfig+0xc>
 8002756:	e1a8      	b.n	8002aaa <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002758:	686b      	ldr	r3, [r5, #4]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d013      	beq.n	8002786 <HAL_RCC_OscConfig+0x6a>
 800275e:	6822      	ldr	r2, [r4, #0]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10a      	bne.n	800277a <HAL_RCC_OscConfig+0x5e>
 8002764:	4ba8      	ldr	r3, [pc, #672]	; (8002a08 <HAL_RCC_OscConfig+0x2ec>)
 8002766:	4013      	ands	r3, r2
 8002768:	6023      	str	r3, [r4, #0]
 800276a:	6822      	ldr	r2, [r4, #0]
 800276c:	4ba7      	ldr	r3, [pc, #668]	; (8002a0c <HAL_RCC_OscConfig+0x2f0>)
 800276e:	4013      	ands	r3, r2
 8002770:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002772:	f000 fed3 	bl	800351c <HAL_GetTick>
 8002776:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002778:	e023      	b.n	80027c2 <HAL_RCC_OscConfig+0xa6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800277a:	2b05      	cmp	r3, #5
 800277c:	d108      	bne.n	8002790 <HAL_RCC_OscConfig+0x74>
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	02db      	lsls	r3, r3, #11
 8002782:	4313      	orrs	r3, r2
 8002784:	6023      	str	r3, [r4, #0]
 8002786:	6822      	ldr	r2, [r4, #0]
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	025b      	lsls	r3, r3, #9
 800278c:	4313      	orrs	r3, r2
 800278e:	e005      	b.n	800279c <HAL_RCC_OscConfig+0x80>
 8002790:	4b9d      	ldr	r3, [pc, #628]	; (8002a08 <HAL_RCC_OscConfig+0x2ec>)
 8002792:	4013      	ands	r3, r2
 8002794:	6023      	str	r3, [r4, #0]
 8002796:	6822      	ldr	r2, [r4, #0]
 8002798:	4b9c      	ldr	r3, [pc, #624]	; (8002a0c <HAL_RCC_OscConfig+0x2f0>)
 800279a:	4013      	ands	r3, r2
 800279c:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279e:	f000 febd 	bl	800351c <HAL_GetTick>
 80027a2:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a4:	6823      	ldr	r3, [r4, #0]
 80027a6:	039a      	lsls	r2, r3, #14
 80027a8:	d4be      	bmi.n	8002728 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027aa:	f000 feb7 	bl	800351c <HAL_GetTick>
 80027ae:	1b80      	subs	r0, r0, r6
 80027b0:	2864      	cmp	r0, #100	; 0x64
 80027b2:	d9f7      	bls.n	80027a4 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80027b4:	2003      	movs	r0, #3
 80027b6:	e179      	b.n	8002aac <HAL_RCC_OscConfig+0x390>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027b8:	f000 feb0 	bl	800351c <HAL_GetTick>
 80027bc:	1b80      	subs	r0, r0, r6
 80027be:	2864      	cmp	r0, #100	; 0x64
 80027c0:	d8f8      	bhi.n	80027b4 <HAL_RCC_OscConfig+0x98>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027c2:	6823      	ldr	r3, [r4, #0]
 80027c4:	0398      	lsls	r0, r3, #14
 80027c6:	d4f7      	bmi.n	80027b8 <HAL_RCC_OscConfig+0x9c>
 80027c8:	e7ae      	b.n	8002728 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027ca:	4c8e      	ldr	r4, [pc, #568]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
 80027cc:	230c      	movs	r3, #12
 80027ce:	6862      	ldr	r2, [r4, #4]
 80027d0:	421a      	tst	r2, r3
 80027d2:	d006      	beq.n	80027e2 <HAL_RCC_OscConfig+0xc6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027d4:	6862      	ldr	r2, [r4, #4]
 80027d6:	4013      	ands	r3, r2
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d111      	bne.n	8002800 <HAL_RCC_OscConfig+0xe4>
 80027dc:	6863      	ldr	r3, [r4, #4]
 80027de:	03d9      	lsls	r1, r3, #15
 80027e0:	d40e      	bmi.n	8002800 <HAL_RCC_OscConfig+0xe4>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e2:	6823      	ldr	r3, [r4, #0]
 80027e4:	079a      	lsls	r2, r3, #30
 80027e6:	d503      	bpl.n	80027f0 <HAL_RCC_OscConfig+0xd4>
 80027e8:	68eb      	ldr	r3, [r5, #12]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d000      	beq.n	80027f0 <HAL_RCC_OscConfig+0xd4>
 80027ee:	e15c      	b.n	8002aaa <HAL_RCC_OscConfig+0x38e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f0:	6823      	ldr	r3, [r4, #0]
 80027f2:	6928      	ldr	r0, [r5, #16]
 80027f4:	21f8      	movs	r1, #248	; 0xf8
 80027f6:	00c2      	lsls	r2, r0, #3
 80027f8:	438b      	bics	r3, r1
 80027fa:	4313      	orrs	r3, r2
 80027fc:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fe:	e029      	b.n	8002854 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002800:	68e9      	ldr	r1, [r5, #12]
 8002802:	2301      	movs	r3, #1
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002804:	6822      	ldr	r2, [r4, #0]
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002806:	2900      	cmp	r1, #0
 8002808:	d016      	beq.n	8002838 <HAL_RCC_OscConfig+0x11c>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800280a:	4313      	orrs	r3, r2
 800280c:	6023      	str	r3, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280e:	f000 fe85 	bl	800351c <HAL_GetTick>
 8002812:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002814:	6822      	ldr	r2, [r4, #0]
 8002816:	4b7b      	ldr	r3, [pc, #492]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
 8002818:	0790      	lsls	r0, r2, #30
 800281a:	d405      	bmi.n	8002828 <HAL_RCC_OscConfig+0x10c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800281c:	f000 fe7e 	bl	800351c <HAL_GetTick>
 8002820:	1b80      	subs	r0, r0, r6
 8002822:	2802      	cmp	r0, #2
 8002824:	d9f6      	bls.n	8002814 <HAL_RCC_OscConfig+0xf8>
 8002826:	e7c5      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002828:	6928      	ldr	r0, [r5, #16]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	00c1      	lsls	r1, r0, #3
 800282e:	20f8      	movs	r0, #248	; 0xf8
 8002830:	4382      	bics	r2, r0
 8002832:	430a      	orrs	r2, r1
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	e00d      	b.n	8002854 <HAL_RCC_OscConfig+0x138>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002838:	439a      	bics	r2, r3
 800283a:	6022      	str	r2, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283c:	f000 fe6e 	bl	800351c <HAL_GetTick>
 8002840:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002842:	6823      	ldr	r3, [r4, #0]
 8002844:	0799      	lsls	r1, r3, #30
 8002846:	d505      	bpl.n	8002854 <HAL_RCC_OscConfig+0x138>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002848:	f000 fe68 	bl	800351c <HAL_GetTick>
 800284c:	1b80      	subs	r0, r0, r6
 800284e:	2802      	cmp	r0, #2
 8002850:	d9f7      	bls.n	8002842 <HAL_RCC_OscConfig+0x126>
 8002852:	e7af      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002854:	682a      	ldr	r2, [r5, #0]
 8002856:	0712      	lsls	r2, r2, #28
 8002858:	d403      	bmi.n	8002862 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800285a:	682b      	ldr	r3, [r5, #0]
 800285c:	075b      	lsls	r3, r3, #29
 800285e:	d422      	bmi.n	80028a6 <HAL_RCC_OscConfig+0x18a>
 8002860:	e088      	b.n	8002974 <HAL_RCC_OscConfig+0x258>
 8002862:	4c68      	ldr	r4, [pc, #416]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002864:	69e8      	ldr	r0, [r5, #28]
 8002866:	2301      	movs	r3, #1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002868:	6a62      	ldr	r2, [r4, #36]	; 0x24
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800286a:	2800      	cmp	r0, #0
 800286c:	d00d      	beq.n	800288a <HAL_RCC_OscConfig+0x16e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800286e:	4313      	orrs	r3, r2
 8002870:	6263      	str	r3, [r4, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002872:	f000 fe53 	bl	800351c <HAL_GetTick>
 8002876:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800287a:	0799      	lsls	r1, r3, #30
 800287c:	d4ed      	bmi.n	800285a <HAL_RCC_OscConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800287e:	f000 fe4d 	bl	800351c <HAL_GetTick>
 8002882:	1b80      	subs	r0, r0, r6
 8002884:	2802      	cmp	r0, #2
 8002886:	d9f7      	bls.n	8002878 <HAL_RCC_OscConfig+0x15c>
 8002888:	e794      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800288a:	439a      	bics	r2, r3
 800288c:	6262      	str	r2, [r4, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288e:	f000 fe45 	bl	800351c <HAL_GetTick>
 8002892:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002894:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002896:	079a      	lsls	r2, r3, #30
 8002898:	d5df      	bpl.n	800285a <HAL_RCC_OscConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800289a:	f000 fe3f 	bl	800351c <HAL_GetTick>
 800289e:	1b80      	subs	r0, r0, r6
 80028a0:	2802      	cmp	r0, #2
 80028a2:	d9f7      	bls.n	8002894 <HAL_RCC_OscConfig+0x178>
 80028a4:	e786      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a6:	4c57      	ldr	r4, [pc, #348]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
 80028a8:	2380      	movs	r3, #128	; 0x80
 80028aa:	69e2      	ldr	r2, [r4, #28]
 80028ac:	055b      	lsls	r3, r3, #21
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ae:	2700      	movs	r7, #0
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b0:	421a      	tst	r2, r3
 80028b2:	d107      	bne.n	80028c4 <HAL_RCC_OscConfig+0x1a8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b4:	69e2      	ldr	r2, [r4, #28]
      pwrclkchanged = SET;
 80028b6:	2701      	movs	r7, #1

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b8:	431a      	orrs	r2, r3
 80028ba:	61e2      	str	r2, [r4, #28]
 80028bc:	69e2      	ldr	r2, [r4, #28]
 80028be:	4013      	ands	r3, r2
 80028c0:	9303      	str	r3, [sp, #12]
 80028c2:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c4:	4e52      	ldr	r6, [pc, #328]	; (8002a10 <HAL_RCC_OscConfig+0x2f4>)
 80028c6:	2380      	movs	r3, #128	; 0x80
 80028c8:	6832      	ldr	r2, [r6, #0]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	421a      	tst	r2, r3
 80028ce:	d005      	beq.n	80028dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d0:	68ab      	ldr	r3, [r5, #8]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d112      	bne.n	80028fc <HAL_RCC_OscConfig+0x1e0>
 80028d6:	6a22      	ldr	r2, [r4, #32]
 80028d8:	4313      	orrs	r3, r2
 80028da:	e02d      	b.n	8002938 <HAL_RCC_OscConfig+0x21c>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028dc:	6832      	ldr	r2, [r6, #0]
 80028de:	4313      	orrs	r3, r2
 80028e0:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e2:	f000 fe1b 	bl	800351c <HAL_GetTick>
 80028e6:	9001      	str	r0, [sp, #4]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e8:	6833      	ldr	r3, [r6, #0]
 80028ea:	05d8      	lsls	r0, r3, #23
 80028ec:	d4f0      	bmi.n	80028d0 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f000 fe15 	bl	800351c <HAL_GetTick>
 80028f2:	9b01      	ldr	r3, [sp, #4]
 80028f4:	1ac0      	subs	r0, r0, r3
 80028f6:	2864      	cmp	r0, #100	; 0x64
 80028f8:	d9f6      	bls.n	80028e8 <HAL_RCC_OscConfig+0x1cc>
 80028fa:	e75b      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
 80028fc:	2201      	movs	r2, #1
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10a      	bne.n	8002918 <HAL_RCC_OscConfig+0x1fc>
 8002902:	6a23      	ldr	r3, [r4, #32]
 8002904:	4393      	bics	r3, r2
 8002906:	6223      	str	r3, [r4, #32]
 8002908:	6a23      	ldr	r3, [r4, #32]
 800290a:	2204      	movs	r2, #4
 800290c:	4393      	bics	r3, r2
 800290e:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002910:	f000 fe04 	bl	800351c <HAL_GetTick>
 8002914:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002916:	e024      	b.n	8002962 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002918:	2b05      	cmp	r3, #5
 800291a:	d107      	bne.n	800292c <HAL_RCC_OscConfig+0x210>
 800291c:	6a23      	ldr	r3, [r4, #32]
 800291e:	2104      	movs	r1, #4
 8002920:	430b      	orrs	r3, r1
 8002922:	6223      	str	r3, [r4, #32]
 8002924:	6a23      	ldr	r3, [r4, #32]
 8002926:	431a      	orrs	r2, r3
 8002928:	6222      	str	r2, [r4, #32]
 800292a:	e006      	b.n	800293a <HAL_RCC_OscConfig+0x21e>
 800292c:	6a23      	ldr	r3, [r4, #32]
 800292e:	4393      	bics	r3, r2
 8002930:	6223      	str	r3, [r4, #32]
 8002932:	6a23      	ldr	r3, [r4, #32]
 8002934:	2204      	movs	r2, #4
 8002936:	4393      	bics	r3, r2
 8002938:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800293a:	f000 fdef 	bl	800351c <HAL_GetTick>
 800293e:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002940:	6a23      	ldr	r3, [r4, #32]
 8002942:	0799      	lsls	r1, r3, #30
 8002944:	d410      	bmi.n	8002968 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002946:	f000 fde9 	bl	800351c <HAL_GetTick>
 800294a:	4b32      	ldr	r3, [pc, #200]	; (8002a14 <HAL_RCC_OscConfig+0x2f8>)
 800294c:	1b80      	subs	r0, r0, r6
 800294e:	4298      	cmp	r0, r3
 8002950:	d9f6      	bls.n	8002940 <HAL_RCC_OscConfig+0x224>
 8002952:	e72f      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002954:	f000 fde2 	bl	800351c <HAL_GetTick>
 8002958:	4b2e      	ldr	r3, [pc, #184]	; (8002a14 <HAL_RCC_OscConfig+0x2f8>)
 800295a:	1b80      	subs	r0, r0, r6
 800295c:	4298      	cmp	r0, r3
 800295e:	d900      	bls.n	8002962 <HAL_RCC_OscConfig+0x246>
 8002960:	e728      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002962:	6a23      	ldr	r3, [r4, #32]
 8002964:	079a      	lsls	r2, r3, #30
 8002966:	d4f5      	bmi.n	8002954 <HAL_RCC_OscConfig+0x238>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002968:	2f01      	cmp	r7, #1
 800296a:	d103      	bne.n	8002974 <HAL_RCC_OscConfig+0x258>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800296c:	69e2      	ldr	r2, [r4, #28]
 800296e:	4b2a      	ldr	r3, [pc, #168]	; (8002a18 <HAL_RCC_OscConfig+0x2fc>)
 8002970:	4013      	ands	r3, r2
 8002972:	61e3      	str	r3, [r4, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002974:	682b      	ldr	r3, [r5, #0]
 8002976:	06db      	lsls	r3, r3, #27
 8002978:	d53f      	bpl.n	80029fa <HAL_RCC_OscConfig+0x2de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800297a:	696a      	ldr	r2, [r5, #20]
 800297c:	4c21      	ldr	r4, [pc, #132]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
 800297e:	2304      	movs	r3, #4
 8002980:	2a01      	cmp	r2, #1
 8002982:	d11a      	bne.n	80029ba <HAL_RCC_OscConfig+0x29e>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002984:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002986:	430b      	orrs	r3, r1
 8002988:	6363      	str	r3, [r4, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800298a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800298c:	431a      	orrs	r2, r3
 800298e:	6362      	str	r2, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002990:	f000 fdc4 	bl	800351c <HAL_GetTick>
 8002994:	1c06      	adds	r6, r0, #0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002996:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002998:	4b1a      	ldr	r3, [pc, #104]	; (8002a04 <HAL_RCC_OscConfig+0x2e8>)
 800299a:	0790      	lsls	r0, r2, #30
 800299c:	d405      	bmi.n	80029aa <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800299e:	f000 fdbd 	bl	800351c <HAL_GetTick>
 80029a2:	1b80      	subs	r0, r0, r6
 80029a4:	2802      	cmp	r0, #2
 80029a6:	d9f6      	bls.n	8002996 <HAL_RCC_OscConfig+0x27a>
 80029a8:	e704      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
          return HAL_TIMEOUT;
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029aa:	69a8      	ldr	r0, [r5, #24]
 80029ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029ae:	00c1      	lsls	r1, r0, #3
 80029b0:	20f8      	movs	r0, #248	; 0xf8
 80029b2:	4382      	bics	r2, r0
 80029b4:	430a      	orrs	r2, r1
 80029b6:	635a      	str	r2, [r3, #52]	; 0x34
 80029b8:	e01f      	b.n	80029fa <HAL_RCC_OscConfig+0x2de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80029ba:	3205      	adds	r2, #5
 80029bc:	d10a      	bne.n	80029d4 <HAL_RCC_OscConfig+0x2b8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80029be:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80029c0:	439a      	bics	r2, r3
 80029c2:	6362      	str	r2, [r4, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029c4:	69a9      	ldr	r1, [r5, #24]
 80029c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029c8:	00ca      	lsls	r2, r1, #3
 80029ca:	21f8      	movs	r1, #248	; 0xf8
 80029cc:	438b      	bics	r3, r1
 80029ce:	4313      	orrs	r3, r2
 80029d0:	6363      	str	r3, [r4, #52]	; 0x34
 80029d2:	e012      	b.n	80029fa <HAL_RCC_OscConfig+0x2de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80029d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80029d6:	4313      	orrs	r3, r2
 80029d8:	6363      	str	r3, [r4, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80029da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029dc:	2201      	movs	r2, #1
 80029de:	4393      	bics	r3, r2
 80029e0:	6363      	str	r3, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f000 fd9b 	bl	800351c <HAL_GetTick>
 80029e6:	1c06      	adds	r6, r0, #0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80029e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029ea:	079a      	lsls	r2, r3, #30
 80029ec:	d505      	bpl.n	80029fa <HAL_RCC_OscConfig+0x2de>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80029ee:	f000 fd95 	bl	800351c <HAL_GetTick>
 80029f2:	1b80      	subs	r0, r0, r6
 80029f4:	2802      	cmp	r0, #2
 80029f6:	d9f7      	bls.n	80029e8 <HAL_RCC_OscConfig+0x2cc>
 80029f8:	e6dc      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fa:	6a2a      	ldr	r2, [r5, #32]
 80029fc:	2a00      	cmp	r2, #0
 80029fe:	d10d      	bne.n	8002a1c <HAL_RCC_OscConfig+0x300>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002a00:	2000      	movs	r0, #0
 8002a02:	e053      	b.n	8002aac <HAL_RCC_OscConfig+0x390>
 8002a04:	40021000 	.word	0x40021000
 8002a08:	fffeffff 	.word	0xfffeffff
 8002a0c:	fffbffff 	.word	0xfffbffff
 8002a10:	40007000 	.word	0x40007000
 8002a14:	00001388 	.word	0x00001388
 8002a18:	efffffff 	.word	0xefffffff
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a1c:	4c24      	ldr	r4, [pc, #144]	; (8002ab0 <HAL_RCC_OscConfig+0x394>)
 8002a1e:	230c      	movs	r3, #12
 8002a20:	6861      	ldr	r1, [r4, #4]
 8002a22:	400b      	ands	r3, r1
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d040      	beq.n	8002aaa <HAL_RCC_OscConfig+0x38e>
 8002a28:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <HAL_RCC_OscConfig+0x398>)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a2a:	2a02      	cmp	r2, #2
 8002a2c:	d12e      	bne.n	8002a8c <HAL_RCC_OscConfig+0x370>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2e:	6822      	ldr	r2, [r4, #0]
 8002a30:	4013      	ands	r3, r2
 8002a32:	6023      	str	r3, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a34:	f000 fd72 	bl	800351c <HAL_GetTick>
 8002a38:	1c06      	adds	r6, r0, #0
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a3a:	6822      	ldr	r2, [r4, #0]
 8002a3c:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <HAL_RCC_OscConfig+0x394>)
 8002a3e:	0190      	lsls	r0, r2, #6
 8002a40:	d505      	bpl.n	8002a4e <HAL_RCC_OscConfig+0x332>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a42:	f000 fd6b 	bl	800351c <HAL_GetTick>
 8002a46:	1b80      	subs	r0, r0, r6
 8002a48:	2802      	cmp	r0, #2
 8002a4a:	d9f6      	bls.n	8002a3a <HAL_RCC_OscConfig+0x31e>
 8002a4c:	e6b2      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a50:	210f      	movs	r1, #15
 8002a52:	438a      	bics	r2, r1
 8002a54:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8002a56:	430a      	orrs	r2, r1
 8002a58:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a5a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8002a5c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002a5e:	6858      	ldr	r0, [r3, #4]
 8002a60:	4311      	orrs	r1, r2
 8002a62:	4a15      	ldr	r2, [pc, #84]	; (8002ab8 <HAL_RCC_OscConfig+0x39c>)
 8002a64:	4002      	ands	r2, r0
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a6a:	6819      	ldr	r1, [r3, #0]
 8002a6c:	2280      	movs	r2, #128	; 0x80
 8002a6e:	0452      	lsls	r2, r2, #17
 8002a70:	430a      	orrs	r2, r1
 8002a72:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f000 fd52 	bl	800351c <HAL_GetTick>
 8002a78:	1c05      	adds	r5, r0, #0
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	019a      	lsls	r2, r3, #6
 8002a7e:	d4bf      	bmi.n	8002a00 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a80:	f000 fd4c 	bl	800351c <HAL_GetTick>
 8002a84:	1b40      	subs	r0, r0, r5
 8002a86:	2802      	cmp	r0, #2
 8002a88:	d9f7      	bls.n	8002a7a <HAL_RCC_OscConfig+0x35e>
 8002a8a:	e693      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8c:	6822      	ldr	r2, [r4, #0]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	6023      	str	r3, [r4, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f000 fd43 	bl	800351c <HAL_GetTick>
 8002a96:	1c05      	adds	r5, r0, #0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a98:	6823      	ldr	r3, [r4, #0]
 8002a9a:	0198      	lsls	r0, r3, #6
 8002a9c:	d5b0      	bpl.n	8002a00 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a9e:	f000 fd3d 	bl	800351c <HAL_GetTick>
 8002aa2:	1b40      	subs	r0, r0, r5
 8002aa4:	2802      	cmp	r0, #2
 8002aa6:	d9f7      	bls.n	8002a98 <HAL_RCC_OscConfig+0x37c>
 8002aa8:	e684      	b.n	80027b4 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002aaa:	2001      	movs	r0, #1
    }
  }
  
  return HAL_OK;
}
 8002aac:	b005      	add	sp, #20
 8002aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	feffffff 	.word	0xfeffffff
 8002ab8:	ffc2ffff 	.word	0xffc2ffff

08002abc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002abc:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002abe:	4c14      	ldr	r4, [pc, #80]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x54>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ac0:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002ac2:	1c21      	adds	r1, r4, #0
 8002ac4:	2210      	movs	r2, #16
 8002ac6:	4668      	mov	r0, sp
 8002ac8:	f000 fd64 	bl	8003594 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002acc:	ad04      	add	r5, sp, #16
 8002ace:	1c21      	adds	r1, r4, #0
 8002ad0:	3110      	adds	r1, #16
 8002ad2:	2210      	movs	r2, #16
 8002ad4:	1c28      	adds	r0, r5, #0
 8002ad6:	f000 fd5d 	bl	8003594 <memcpy>
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002ada:	4a0e      	ldr	r2, [pc, #56]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x58>)
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002adc:	210c      	movs	r1, #12
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002ade:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ae0:	4019      	ands	r1, r3
 8002ae2:	2908      	cmp	r1, #8
 8002ae4:	d110      	bne.n	8002b08 <HAL_RCC_GetSysClockFreq+0x4c>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002ae6:	0299      	lsls	r1, r3, #10
 8002ae8:	0f09      	lsrs	r1, r1, #28
 8002aea:	4668      	mov	r0, sp
 8002aec:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002aee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002af0:	220f      	movs	r2, #15
 8002af2:	400a      	ands	r2, r1
 8002af4:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002af6:	03da      	lsls	r2, r3, #15
 8002af8:	d503      	bpl.n	8002b02 <HAL_RCC_GetSysClockFreq+0x46>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002afa:	4807      	ldr	r0, [pc, #28]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002afc:	f7fd fb18 	bl	8000130 <__aeabi_uidiv>
 8002b00:	e000      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x48>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8002b02:	4806      	ldr	r0, [pc, #24]	; (8002b1c <HAL_RCC_GetSysClockFreq+0x60>)
 8002b04:	4360      	muls	r0, r4
 8002b06:	e000      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x4e>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b08:	4803      	ldr	r0, [pc, #12]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002b0a:	b009      	add	sp, #36	; 0x24
 8002b0c:	bd30      	pop	{r4, r5, pc}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	08003620 	.word	0x08003620
 8002b14:	40021000 	.word	0x40021000
 8002b18:	007a1200 	.word	0x007a1200
 8002b1c:	003d0900 	.word	0x003d0900

08002b20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002b22:	4f44      	ldr	r7, [pc, #272]	; (8002c34 <HAL_RCC_ClockConfig+0x114>)
 8002b24:	2301      	movs	r3, #1
 8002b26:	683a      	ldr	r2, [r7, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b28:	1c05      	adds	r5, r0, #0
 8002b2a:	1c0e      	adds	r6, r1, #0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	4291      	cmp	r1, r2
 8002b30:	d80a      	bhi.n	8002b48 <HAL_RCC_ClockConfig+0x28>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b32:	682b      	ldr	r3, [r5, #0]
 8002b34:	0798      	lsls	r0, r3, #30
 8002b36:	d511      	bpl.n	8002b5c <HAL_RCC_ClockConfig+0x3c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b38:	4a3f      	ldr	r2, [pc, #252]	; (8002c38 <HAL_RCC_ClockConfig+0x118>)
 8002b3a:	20f0      	movs	r0, #240	; 0xf0
 8002b3c:	6851      	ldr	r1, [r2, #4]
 8002b3e:	4381      	bics	r1, r0
 8002b40:	68a8      	ldr	r0, [r5, #8]
 8002b42:	4301      	orrs	r1, r0
 8002b44:	6051      	str	r1, [r2, #4]
 8002b46:	e009      	b.n	8002b5c <HAL_RCC_ClockConfig+0x3c>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	439a      	bics	r2, r3
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	603a      	str	r2, [r7, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	4013      	ands	r3, r2
 8002b54:	428b      	cmp	r3, r1
 8002b56:	d0ec      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x12>
    {
      return HAL_ERROR;
 8002b58:	2001      	movs	r0, #1
 8002b5a:	e06a      	b.n	8002c32 <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b5c:	07d9      	lsls	r1, r3, #31
 8002b5e:	d406      	bmi.n	8002b6e <HAL_RCC_ClockConfig+0x4e>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002b60:	6839      	ldr	r1, [r7, #0]
 8002b62:	2301      	movs	r3, #1
 8002b64:	4a33      	ldr	r2, [pc, #204]	; (8002c34 <HAL_RCC_ClockConfig+0x114>)
 8002b66:	4019      	ands	r1, r3
 8002b68:	428e      	cmp	r6, r1
 8002b6a:	d344      	bcc.n	8002bf6 <HAL_RCC_ClockConfig+0xd6>
 8002b6c:	e049      	b.n	8002c02 <HAL_RCC_ClockConfig+0xe2>
 8002b6e:	4c32      	ldr	r4, [pc, #200]	; (8002c38 <HAL_RCC_ClockConfig+0x118>)
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b70:	686b      	ldr	r3, [r5, #4]
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b72:	6822      	ldr	r2, [r4, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d102      	bne.n	8002b7e <HAL_RCC_ClockConfig+0x5e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b78:	0390      	lsls	r0, r2, #14
 8002b7a:	d407      	bmi.n	8002b8c <HAL_RCC_ClockConfig+0x6c>
 8002b7c:	e7ec      	b.n	8002b58 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d102      	bne.n	8002b88 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b82:	0191      	lsls	r1, r2, #6
 8002b84:	d402      	bmi.n	8002b8c <HAL_RCC_ClockConfig+0x6c>
 8002b86:	e7e7      	b.n	8002b58 <HAL_RCC_ClockConfig+0x38>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	0790      	lsls	r0, r2, #30
 8002b8a:	d5e5      	bpl.n	8002b58 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b8c:	6862      	ldr	r2, [r4, #4]
 8002b8e:	2103      	movs	r1, #3
 8002b90:	438a      	bics	r2, r1
 8002b92:	4313      	orrs	r3, r2
 8002b94:	6063      	str	r3, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b96:	f000 fcc1 	bl	800351c <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9a:	686b      	ldr	r3, [r5, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b9c:	9001      	str	r0, [sp, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d10d      	bne.n	8002bbe <HAL_RCC_ClockConfig+0x9e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ba2:	6862      	ldr	r2, [r4, #4]
 8002ba4:	230c      	movs	r3, #12
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d0d9      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x40>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bac:	f000 fcb6 	bl	800351c <HAL_GetTick>
 8002bb0:	9901      	ldr	r1, [sp, #4]
 8002bb2:	4b22      	ldr	r3, [pc, #136]	; (8002c3c <HAL_RCC_ClockConfig+0x11c>)
 8002bb4:	1a40      	subs	r0, r0, r1
 8002bb6:	4298      	cmp	r0, r3
 8002bb8:	d9f3      	bls.n	8002ba2 <HAL_RCC_ClockConfig+0x82>
        {
          return HAL_TIMEOUT;
 8002bba:	2003      	movs	r0, #3
 8002bbc:	e039      	b.n	8002c32 <HAL_RCC_ClockConfig+0x112>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d00b      	beq.n	8002bda <HAL_RCC_ClockConfig+0xba>
      }
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bc2:	6862      	ldr	r2, [r4, #4]
 8002bc4:	230c      	movs	r3, #12
 8002bc6:	421a      	tst	r2, r3
 8002bc8:	d10d      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xc6>
 8002bca:	e7c9      	b.n	8002b60 <HAL_RCC_ClockConfig+0x40>
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bcc:	f000 fca6 	bl	800351c <HAL_GetTick>
 8002bd0:	9a01      	ldr	r2, [sp, #4]
 8002bd2:	4b1a      	ldr	r3, [pc, #104]	; (8002c3c <HAL_RCC_ClockConfig+0x11c>)
 8002bd4:	1a80      	subs	r0, r0, r2
 8002bd6:	4298      	cmp	r0, r3
 8002bd8:	d8ef      	bhi.n	8002bba <HAL_RCC_ClockConfig+0x9a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bda:	6862      	ldr	r2, [r4, #4]
 8002bdc:	230c      	movs	r3, #12
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d1f3      	bne.n	8002bcc <HAL_RCC_ClockConfig+0xac>
 8002be4:	e7bc      	b.n	8002b60 <HAL_RCC_ClockConfig+0x40>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002be6:	f000 fc99 	bl	800351c <HAL_GetTick>
 8002bea:	9b01      	ldr	r3, [sp, #4]
 8002bec:	1ac0      	subs	r0, r0, r3
 8002bee:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <HAL_RCC_ClockConfig+0x11c>)
 8002bf0:	4298      	cmp	r0, r3
 8002bf2:	d9e6      	bls.n	8002bc2 <HAL_RCC_ClockConfig+0xa2>
 8002bf4:	e7e1      	b.n	8002bba <HAL_RCC_ClockConfig+0x9a>
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf6:	6811      	ldr	r1, [r2, #0]
 8002bf8:	4399      	bics	r1, r3
 8002bfa:	6011      	str	r1, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bfc:	6812      	ldr	r2, [r2, #0]
 8002bfe:	421a      	tst	r2, r3
 8002c00:	d1aa      	bne.n	8002b58 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c02:	6828      	ldr	r0, [r5, #0]
 8002c04:	4c0c      	ldr	r4, [pc, #48]	; (8002c38 <HAL_RCC_ClockConfig+0x118>)
 8002c06:	0740      	lsls	r0, r0, #29
 8002c08:	d505      	bpl.n	8002c16 <HAL_RCC_ClockConfig+0xf6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0a:	6862      	ldr	r2, [r4, #4]
 8002c0c:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <HAL_RCC_ClockConfig+0x120>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	68ea      	ldr	r2, [r5, #12]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	6063      	str	r3, [r4, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c16:	f7ff ff51 	bl	8002abc <HAL_RCC_GetSysClockFreq>
 8002c1a:	6863      	ldr	r3, [r4, #4]
 8002c1c:	4a09      	ldr	r2, [pc, #36]	; (8002c44 <HAL_RCC_ClockConfig+0x124>)
 8002c1e:	061b      	lsls	r3, r3, #24
 8002c20:	0f1b      	lsrs	r3, r3, #28
 8002c22:	5cd3      	ldrb	r3, [r2, r3]
 8002c24:	40d8      	lsrs	r0, r3
 8002c26:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <HAL_RCC_ClockConfig+0x128>)
 8002c28:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c2a:	2003      	movs	r0, #3
 8002c2c:	f000 fc4c 	bl	80034c8 <HAL_InitTick>
  
  return HAL_OK;
 8002c30:	2000      	movs	r0, #0
}
 8002c32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c34:	40022000 	.word	0x40022000
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	00001388 	.word	0x00001388
 8002c40:	fffff8ff 	.word	0xfffff8ff
 8002c44:	08003640 	.word	0x08003640
 8002c48:	20000000 	.word	0x20000000

08002c4c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002c4c:	4b01      	ldr	r3, [pc, #4]	; (8002c54 <HAL_RCC_GetHCLKFreq+0x8>)
 8002c4e:	6818      	ldr	r0, [r3, #0]
}
 8002c50:	4770      	bx	lr
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	20000000 	.word	0x20000000

08002c58 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <HAL_RCC_GetPCLK1Freq+0x14>)
 8002c5a:	4a05      	ldr	r2, [pc, #20]	; (8002c70 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	055b      	lsls	r3, r3, #21
 8002c60:	0f5b      	lsrs	r3, r3, #29
 8002c62:	5cd3      	ldrb	r3, [r2, r3]
 8002c64:	4a03      	ldr	r2, [pc, #12]	; (8002c74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002c66:	6810      	ldr	r0, [r2, #0]
 8002c68:	40d8      	lsrs	r0, r3
}    
 8002c6a:	4770      	bx	lr
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	08003650 	.word	0x08003650
 8002c74:	20000000 	.word	0x20000000

08002c78 <IRDA_EndRxTransfer>:
  * @retval None
  */
static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c78:	6803      	ldr	r3, [r0, #0]
 8002c7a:	4a06      	ldr	r2, [pc, #24]	; (8002c94 <IRDA_EndRxTransfer+0x1c>)
 8002c7c:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore hirda->RxState to Ready */
  hirda->RxState = HAL_IRDA_STATE_READY;
 8002c7e:	3036      	adds	r0, #54	; 0x36
  * @retval None
  */
static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c80:	400a      	ands	r2, r1
 8002c82:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	2101      	movs	r1, #1
 8002c88:	438a      	bics	r2, r1
 8002c8a:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore hirda->RxState to Ready */
  hirda->RxState = HAL_IRDA_STATE_READY;
 8002c8c:	2320      	movs	r3, #32
 8002c8e:	7003      	strb	r3, [r0, #0]
}
 8002c90:	4770      	bx	lr
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	fffffedf 	.word	0xfffffedf

08002c98 <IRDA_WaitOnFlagUntilTimeout.constprop.2>:
  * @param  Status the new flag status (SET or RESET). The function is locked in a while loop as long as the flag remains set to Status.
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9a:	1c04      	adds	r4, r0, #0
 8002c9c:	1c0e      	adds	r6, r1, #0
 8002c9e:	1c17      	adds	r7, r2, #0
 8002ca0:	1c1d      	adds	r5, r3, #0
{
  /* Wait until flag is set */
  while((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 8002ca2:	6822      	ldr	r2, [r4, #0]
 8002ca4:	69d3      	ldr	r3, [r2, #28]
 8002ca6:	4033      	ands	r3, r6
 8002ca8:	42b3      	cmp	r3, r6
 8002caa:	d01c      	beq.n	8002ce6 <IRDA_WaitOnFlagUntilTimeout.constprop.2+0x4e>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002cac:	1c6b      	adds	r3, r5, #1
 8002cae:	d0f9      	beq.n	8002ca4 <IRDA_WaitOnFlagUntilTimeout.constprop.2+0xc>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002cb0:	2d00      	cmp	r5, #0
 8002cb2:	d112      	bne.n	8002cda <IRDA_WaitOnFlagUntilTimeout.constprop.2+0x42>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	4a0d      	ldr	r2, [pc, #52]	; (8002cec <IRDA_WaitOnFlagUntilTimeout.constprop.2+0x54>)
 8002cb8:	6819      	ldr	r1, [r3, #0]

        hirda->gState  = HAL_IRDA_STATE_READY;
        hirda->RxState = HAL_IRDA_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hirda);
 8002cba:	2003      	movs	r0, #3
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cbc:	400a      	ands	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	438a      	bics	r2, r1
 8002cc6:	609a      	str	r2, [r3, #8]

        hirda->gState  = HAL_IRDA_STATE_READY;
 8002cc8:	1c22      	adds	r2, r4, #0
 8002cca:	2320      	movs	r3, #32
 8002ccc:	3235      	adds	r2, #53	; 0x35
 8002cce:	7013      	strb	r3, [r2, #0]
        hirda->RxState = HAL_IRDA_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hirda);
 8002cd0:	3434      	adds	r4, #52	; 0x34
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);

        hirda->gState  = HAL_IRDA_STATE_READY;
        hirda->RxState = HAL_IRDA_STATE_READY;
 8002cd2:	7053      	strb	r3, [r2, #1]

        /* Process Unlocked */
        __HAL_UNLOCK(hirda);
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	7023      	strb	r3, [r4, #0]
 8002cd8:	e006      	b.n	8002ce8 <IRDA_WaitOnFlagUntilTimeout.constprop.2+0x50>
  while((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002cda:	f000 fc1f 	bl	800351c <HAL_GetTick>
 8002cde:	1bc0      	subs	r0, r0, r7
 8002ce0:	42a8      	cmp	r0, r5
 8002ce2:	d9de      	bls.n	8002ca2 <IRDA_WaitOnFlagUntilTimeout.constprop.2+0xa>
 8002ce4:	e7e6      	b.n	8002cb4 <IRDA_WaitOnFlagUntilTimeout.constprop.2+0x1c>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002ce6:	2000      	movs	r0, #0
}
 8002ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	fffffe5f 	.word	0xfffffe5f

08002cf0 <HAL_IRDA_Init>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda)
{
 8002cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cf2:	1e04      	subs	r4, r0, #0
  /* Check the IRDA handle allocation */
  if(hirda == NULL)
 8002cf4:	d05a      	beq.n	8002dac <HAL_IRDA_Init+0xbc>
  }

  /* Check the USART/UART associated to the IRDA handle */
  assert_param(IS_IRDA_INSTANCE(hirda->Instance));

  if(hirda->gState == HAL_IRDA_STATE_RESET)
 8002cf6:	1c07      	adds	r7, r0, #0
 8002cf8:	3735      	adds	r7, #53	; 0x35
 8002cfa:	783b      	ldrb	r3, [r7, #0]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d104      	bne.n	8002d0c <HAL_IRDA_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hirda->Lock = HAL_UNLOCKED;
 8002d02:	1c02      	adds	r2, r0, #0
 8002d04:	3234      	adds	r2, #52	; 0x34
 8002d06:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_IRDA_MspInit(hirda);
 8002d08:	f7fd faec 	bl	80002e4 <HAL_IRDA_MspInit>
  }

  hirda->gState = HAL_IRDA_STATE_BUSY;

  /* Disable the Peripheral to update the configuration registers */
  __HAL_IRDA_DISABLE(hirda);
 8002d0c:	6825      	ldr	r5, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_IRDA_MspInit(hirda);
  }

  hirda->gState = HAL_IRDA_STATE_BUSY;
 8002d0e:	2324      	movs	r3, #36	; 0x24
 8002d10:	703b      	strb	r3, [r7, #0]

  /* Disable the Peripheral to update the configuration registers */
  __HAL_IRDA_DISABLE(hirda);
 8002d12:	682b      	ldr	r3, [r5, #0]
 8002d14:	2201      	movs	r2, #1
 8002d16:	4393      	bics	r3, r2
 8002d18:	602b      	str	r3, [r5, #0]
  /*-------------------------- USART CR1 Configuration -----------------------*/
  /* Configure the IRDA Word Length, Parity and transfer Mode:
     Set the M bits according to hirda->Init.WordLength value
     Set PCE and PS bits according to hirda->Init.Parity value
     Set TE and RE bits according to hirda->Init.Mode value */
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 8002d1a:	68e2      	ldr	r2, [r4, #12]
 8002d1c:	68a3      	ldr	r3, [r4, #8]

  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 8002d1e:	6829      	ldr	r1, [r5, #0]
  /*-------------------------- USART CR1 Configuration -----------------------*/
  /* Configure the IRDA Word Length, Parity and transfer Mode:
     Set the M bits according to hirda->Init.WordLength value
     Set PCE and PS bits according to hirda->Init.Parity value
     Set TE and RE bits according to hirda->Init.Mode value */
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 8002d20:	431a      	orrs	r2, r3
 8002d22:	6923      	ldr	r3, [r4, #16]

  /*-------------------------- USART GTPR Configuration ----------------------*/
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);

  /*-------------------------- USART BRR Configuration -----------------------*/
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8002d24:	4e42      	ldr	r6, [pc, #264]	; (8002e30 <HAL_IRDA_Init+0x140>)
  /*-------------------------- USART CR1 Configuration -----------------------*/
  /* Configure the IRDA Word Length, Parity and transfer Mode:
     Set the M bits according to hirda->Init.WordLength value
     Set PCE and PS bits according to hirda->Init.Parity value
     Set TE and RE bits according to hirda->Init.Mode value */
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 8002d26:	431a      	orrs	r2, r3

  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 8002d28:	4b42      	ldr	r3, [pc, #264]	; (8002e34 <HAL_IRDA_Init+0x144>)
 8002d2a:	400b      	ands	r3, r1
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 8002d30:	68ab      	ldr	r3, [r5, #8]
 8002d32:	8ae2      	ldrh	r2, [r4, #22]
 8002d34:	2104      	movs	r1, #4
 8002d36:	438b      	bics	r3, r1
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART GTPR Configuration ----------------------*/
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);
 8002d3c:	692b      	ldr	r3, [r5, #16]
 8002d3e:	7d22      	ldrb	r2, [r4, #20]
 8002d40:	21ff      	movs	r1, #255	; 0xff
 8002d42:	438b      	bics	r3, r1
 8002d44:	4313      	orrs	r3, r2
 8002d46:	612b      	str	r3, [r5, #16]

  /*-------------------------- USART BRR Configuration -----------------------*/
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8002d48:	42b5      	cmp	r5, r6
 8002d4a:	d10e      	bne.n	8002d6a <HAL_IRDA_Init+0x7a>
 8002d4c:	4b3a      	ldr	r3, [pc, #232]	; (8002e38 <HAL_IRDA_Init+0x148>)
 8002d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d50:	2303      	movs	r3, #3
 8002d52:	4013      	ands	r3, r2
  switch (clocksource)
 8002d54:	4a39      	ldr	r2, [pc, #228]	; (8002e3c <HAL_IRDA_Init+0x14c>)
 8002d56:	5cd0      	ldrb	r0, [r2, r3]
 8002d58:	2808      	cmp	r0, #8
 8002d5a:	d827      	bhi.n	8002dac <HAL_IRDA_Init+0xbc>
 8002d5c:	f7fd f9de 	bl	800011c <__gnu_thumb1_case_uqi>
 8002d60:	26122608 	.word	0x26122608
 8002d64:	26262617 	.word	0x26262617
 8002d68:	1c          	.byte	0x1c
 8002d69:	00          	.byte	0x00

  /*-------------------------- USART GTPR Configuration ----------------------*/
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);

  /*-------------------------- USART BRR Configuration -----------------------*/
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8002d6a:	4b35      	ldr	r3, [pc, #212]	; (8002e40 <HAL_IRDA_Init+0x150>)
 8002d6c:	429d      	cmp	r5, r3
 8002d6e:	d11d      	bne.n	8002dac <HAL_IRDA_Init+0xbc>
  switch (clocksource)
  {
    case IRDA_CLOCKSOURCE_PCLK1:
      hirda->Instance->BRR = (uint16_t)((HAL_RCC_GetPCLK1Freq() + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 8002d70:	f7ff ff72 	bl	8002c58 <HAL_RCC_GetPCLK1Freq>
 8002d74:	6861      	ldr	r1, [r4, #4]
 8002d76:	084b      	lsrs	r3, r1, #1
 8002d78:	18c0      	adds	r0, r0, r3
 8002d7a:	f7fd f9d9 	bl	8000130 <__aeabi_uidiv>
 8002d7e:	b280      	uxth	r0, r0
 8002d80:	60e8      	str	r0, [r5, #12]
 8002d82:	e015      	b.n	8002db0 <HAL_IRDA_Init+0xc0>
      break;
    case IRDA_CLOCKSOURCE_HSI:
      hirda->Instance->BRR = (uint16_t)((HSI_VALUE + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 8002d84:	6861      	ldr	r1, [r4, #4]
 8002d86:	4a2f      	ldr	r2, [pc, #188]	; (8002e44 <HAL_IRDA_Init+0x154>)
 8002d88:	0848      	lsrs	r0, r1, #1
 8002d8a:	1880      	adds	r0, r0, r2
 8002d8c:	e009      	b.n	8002da2 <HAL_IRDA_Init+0xb2>
      break;
    case IRDA_CLOCKSOURCE_SYSCLK:
      hirda->Instance->BRR = (uint16_t)((HAL_RCC_GetSysClockFreq() + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 8002d8e:	f7ff fe95 	bl	8002abc <HAL_RCC_GetSysClockFreq>
 8002d92:	6861      	ldr	r1, [r4, #4]
 8002d94:	084b      	lsrs	r3, r1, #1
 8002d96:	e003      	b.n	8002da0 <HAL_IRDA_Init+0xb0>
      break;
    case IRDA_CLOCKSOURCE_LSE:
      hirda->Instance->BRR = (uint16_t)((LSE_VALUE  + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 8002d98:	6861      	ldr	r1, [r4, #4]
 8002d9a:	2380      	movs	r3, #128	; 0x80
 8002d9c:	0848      	lsrs	r0, r1, #1
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	18c0      	adds	r0, r0, r3
 8002da2:	f7fd f9c5 	bl	8000130 <__aeabi_uidiv>
 8002da6:	b280      	uxth	r0, r0
 8002da8:	60f0      	str	r0, [r6, #12]
 8002daa:	e001      	b.n	8002db0 <HAL_IRDA_Init+0xc0>
  __HAL_IRDA_DISABLE(hirda);

  /* Set the IRDA Communication parameters */
  if (IRDA_SetConfig(hirda) == HAL_ERROR)
  {
    return HAL_ERROR;
 8002dac:	2001      	movs	r0, #1
 8002dae:	e03e      	b.n	8002e2e <HAL_IRDA_Init+0x13e>
  }

  /* In IRDA mode, the following bits must be kept cleared:
  - LINEN, STOP and CLKEN bits in the USART_CR2 register,
  - SCEN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	4a25      	ldr	r2, [pc, #148]	; (8002e48 <HAL_IRDA_Init+0x158>)
 8002db4:	6859      	ldr	r1, [r3, #4]
 8002db6:	400a      	ands	r2, r1
 8002db8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	2128      	movs	r1, #40	; 0x28
 8002dbe:	438a      	bics	r2, r1
 8002dc0:	609a      	str	r2, [r3, #8]

  /* set the UART/USART in IRDA mode */
  hirda->Instance->CR3 |= USART_CR3_IREN;
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	2102      	movs	r1, #2
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_IRDA_ENABLE(hirda);
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	2101      	movs	r1, #1
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	601a      	str	r2, [r3, #0]
static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda)
{
  uint32_t tickstart = 0U;

  /* Initialize the IRDA ErrorCode */
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	63a3      	str	r3, [r4, #56]	; 0x38

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002dd6:	f000 fba1 	bl	800351c <HAL_GetTick>

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(hirda->Instance))
 8002dda:	6823      	ldr	r3, [r4, #0]

  /* Initialize the IRDA ErrorCode */
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ddc:	1c05      	adds	r5, r0, #0

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(hirda->Instance))
 8002dde:	42b3      	cmp	r3, r6
 8002de0:	d11d      	bne.n	8002e1e <HAL_IRDA_Init+0x12e>
  {
    /* Check if the Transmitter is enabled */
    if((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002de2:	6833      	ldr	r3, [r6, #0]
 8002de4:	071a      	lsls	r2, r3, #28
 8002de6:	d404      	bmi.n	8002df2 <HAL_IRDA_Init+0x102>
        return HAL_TIMEOUT;
      }
    }

  /* Check if the Receiver is enabled */
    if((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	075a      	lsls	r2, r3, #29
 8002dee:	d516      	bpl.n	8002e1e <HAL_IRDA_Init+0x12e>
 8002df0:	e00b      	b.n	8002e0a <HAL_IRDA_Init+0x11a>
  {
    /* Check if the Transmitter is enabled */
    if((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
    {
      /* Wait until TEACK flag is set */
      if(IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 8002df2:	2180      	movs	r1, #128	; 0x80
 8002df4:	23fa      	movs	r3, #250	; 0xfa
 8002df6:	1c20      	adds	r0, r4, #0
 8002df8:	0389      	lsls	r1, r1, #14
 8002dfa:	1c2a      	adds	r2, r5, #0
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	f7ff ff4b 	bl	8002c98 <IRDA_WaitOnFlagUntilTimeout.constprop.2>
 8002e02:	2800      	cmp	r0, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_IRDA_Init+0xf8>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8002e06:	2003      	movs	r0, #3
 8002e08:	e011      	b.n	8002e2e <HAL_IRDA_Init+0x13e>

  /* Check if the Receiver is enabled */
    if((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
    {
      /* Wait until REACK flag is set */
      if(IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 8002e0a:	2180      	movs	r1, #128	; 0x80
 8002e0c:	23fa      	movs	r3, #250	; 0xfa
 8002e0e:	1c20      	adds	r0, r4, #0
 8002e10:	03c9      	lsls	r1, r1, #15
 8002e12:	1c2a      	adds	r2, r5, #0
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	f7ff ff3f 	bl	8002c98 <IRDA_WaitOnFlagUntilTimeout.constprop.2>
 8002e1a:	2800      	cmp	r0, #0
 8002e1c:	d1f3      	bne.n	8002e06 <HAL_IRDA_Init+0x116>
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the IRDA state*/
  hirda->gState  = HAL_IRDA_STATE_READY;
  hirda->RxState = HAL_IRDA_STATE_READY;
 8002e1e:	1c22      	adds	r2, r4, #0
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the IRDA state*/
  hirda->gState  = HAL_IRDA_STATE_READY;
 8002e20:	2320      	movs	r3, #32
  hirda->RxState = HAL_IRDA_STATE_READY;
 8002e22:	3236      	adds	r2, #54	; 0x36

  /* Process Unlocked */
  __HAL_UNLOCK(hirda);
 8002e24:	3434      	adds	r4, #52	; 0x34
 8002e26:	2000      	movs	r0, #0
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the IRDA state*/
  hirda->gState  = HAL_IRDA_STATE_READY;
 8002e28:	703b      	strb	r3, [r7, #0]
  hirda->RxState = HAL_IRDA_STATE_READY;
 8002e2a:	7013      	strb	r3, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(hirda);
 8002e2c:	7020      	strb	r0, [r4, #0]
  /* Enable the Peripheral */
  __HAL_IRDA_ENABLE(hirda);

  /* TEACK and/or REACK to check before moving hirda->gState and hirda->RxState to Ready */
  return (IRDA_CheckIdleState(hirda));
}
 8002e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e30:	40013800 	.word	0x40013800
 8002e34:	ffffe9f3 	.word	0xffffe9f3
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	08003796 	.word	0x08003796
 8002e40:	40004400 	.word	0x40004400
 8002e44:	007a1200 	.word	0x007a1200
 8002e48:	ffff87ff 	.word	0xffff87ff

08002e4c <HAL_IRDA_DeInit>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda)
{
 8002e4c:	b538      	push	{r3, r4, r5, lr}
 8002e4e:	1e04      	subs	r4, r0, #0
  /* Check the IRDA handle allocation */
  if(hirda == NULL)
 8002e50:	d013      	beq.n	8002e7a <HAL_IRDA_DeInit+0x2e>
  }

  /* Check the USART/UART associated to the IRDA handle */
  assert_param(IS_IRDA_INSTANCE(hirda->Instance));

  hirda->gState = HAL_IRDA_STATE_BUSY;
 8002e52:	1c05      	adds	r5, r0, #0
 8002e54:	2324      	movs	r3, #36	; 0x24
 8002e56:	3535      	adds	r5, #53	; 0x35
 8002e58:	702b      	strb	r3, [r5, #0]

  /* DeInit the low level hardware */
  HAL_IRDA_MspDeInit(hirda);
 8002e5a:	f7fd fa99 	bl	8000390 <HAL_IRDA_MspDeInit>
  /* Disable the Peripheral */
  __HAL_IRDA_DISABLE(hirda);
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	2101      	movs	r1, #1
 8002e62:	681a      	ldr	r2, [r3, #0]

  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8002e64:	2000      	movs	r0, #0
  hirda->gState = HAL_IRDA_STATE_BUSY;

  /* DeInit the low level hardware */
  HAL_IRDA_MspDeInit(hirda);
  /* Disable the Peripheral */
  __HAL_IRDA_DISABLE(hirda);
 8002e66:	438a      	bics	r2, r1
 8002e68:	601a      	str	r2, [r3, #0]

  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
  hirda->gState    = HAL_IRDA_STATE_RESET;
  hirda->RxState   = HAL_IRDA_STATE_RESET;
 8002e6a:	1c23      	adds	r3, r4, #0
  /* DeInit the low level hardware */
  HAL_IRDA_MspDeInit(hirda);
  /* Disable the Peripheral */
  __HAL_IRDA_DISABLE(hirda);

  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8002e6c:	63a0      	str	r0, [r4, #56]	; 0x38
  hirda->gState    = HAL_IRDA_STATE_RESET;
  hirda->RxState   = HAL_IRDA_STATE_RESET;
 8002e6e:	3336      	adds	r3, #54	; 0x36

  /* Process Unlock */
  __HAL_UNLOCK(hirda);
 8002e70:	3434      	adds	r4, #52	; 0x34
  HAL_IRDA_MspDeInit(hirda);
  /* Disable the Peripheral */
  __HAL_IRDA_DISABLE(hirda);

  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
  hirda->gState    = HAL_IRDA_STATE_RESET;
 8002e72:	7028      	strb	r0, [r5, #0]
  hirda->RxState   = HAL_IRDA_STATE_RESET;
 8002e74:	7018      	strb	r0, [r3, #0]

  /* Process Unlock */
  __HAL_UNLOCK(hirda);
 8002e76:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
 8002e78:	e000      	b.n	8002e7c <HAL_IRDA_DeInit+0x30>
HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda)
{
  /* Check the IRDA handle allocation */
  if(hirda == NULL)
  {
    return HAL_ERROR;
 8002e7a:	2001      	movs	r0, #1

  /* Process Unlock */
  __HAL_UNLOCK(hirda);

  return HAL_OK;
}
 8002e7c:	bd38      	pop	{r3, r4, r5, pc}

08002e7e <HAL_IRDA_Transmit_IT>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
 8002e7e:	b570      	push	{r4, r5, r6, lr}
  /* Check that a Tx process is not already ongoing */
  if(hirda->gState == HAL_IRDA_STATE_READY)
 8002e80:	1c05      	adds	r5, r0, #0
 8002e82:	3535      	adds	r5, #53	; 0x35
 8002e84:	782c      	ldrb	r4, [r5, #0]
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
 8002e86:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002e88:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(hirda->gState == HAL_IRDA_STATE_READY)
 8002e8a:	2c20      	cmp	r4, #32
 8002e8c:	d121      	bne.n	8002ed2 <HAL_IRDA_Transmit_IT+0x54>
  {
    if((pData == NULL) || (Size == 0U))
    {
      return HAL_ERROR;
 8002e8e:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(hirda->gState == HAL_IRDA_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 8002e90:	2900      	cmp	r1, #0
 8002e92:	d01e      	beq.n	8002ed2 <HAL_IRDA_Transmit_IT+0x54>
 8002e94:	2a00      	cmp	r2, #0
 8002e96:	d01c      	beq.n	8002ed2 <HAL_IRDA_Transmit_IT+0x54>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((hirda->Init.WordLength == UART_WORDLENGTH_9B) && (hirda->Init.Parity == UART_PARITY_NONE))
 8002e98:	689e      	ldr	r6, [r3, #8]
 8002e9a:	2480      	movs	r4, #128	; 0x80
 8002e9c:	0164      	lsls	r4, r4, #5
 8002e9e:	42a6      	cmp	r6, r4
 8002ea0:	d104      	bne.n	8002eac <HAL_IRDA_Transmit_IT+0x2e>
 8002ea2:	68dc      	ldr	r4, [r3, #12]
 8002ea4:	2c00      	cmp	r4, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_IRDA_Transmit_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8002ea8:	4201      	tst	r1, r0
 8002eaa:	d112      	bne.n	8002ed2 <HAL_IRDA_Transmit_IT+0x54>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hirda);
 8002eac:	1c1c      	adds	r4, r3, #0
 8002eae:	3434      	adds	r4, #52	; 0x34
 8002eb0:	7826      	ldrb	r6, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002eb2:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hirda);
 8002eb4:	2e01      	cmp	r6, #1
 8002eb6:	d00c      	beq.n	8002ed2 <HAL_IRDA_Transmit_IT+0x54>

    hirda->pTxBuffPtr = pData;
    hirda->TxXferSize = Size;
    hirda->TxXferCount = Size;

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8002eb8:	2000      	movs	r0, #0
    /* Process Locked */
    __HAL_LOCK(hirda);

    hirda->pTxBuffPtr = pData;
    hirda->TxXferSize = Size;
    hirda->TxXferCount = Size;
 8002eba:	83da      	strh	r2, [r3, #30]
    }

    /* Process Locked */
    __HAL_LOCK(hirda);

    hirda->pTxBuffPtr = pData;
 8002ebc:	6199      	str	r1, [r3, #24]
    hirda->TxXferSize = Size;
    hirda->TxXferCount = Size;

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8002ebe:	6398      	str	r0, [r3, #56]	; 0x38

    /* Process Locked */
    __HAL_LOCK(hirda);

    hirda->pTxBuffPtr = pData;
    hirda->TxXferSize = Size;
 8002ec0:	839a      	strh	r2, [r3, #28]
    hirda->TxXferCount = Size;

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 8002ec2:	2221      	movs	r2, #33	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);

    /* Enable the IRDA Transmit Data Register Empty Interrupt */
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 8002ec4:	681b      	ldr	r3, [r3, #0]
    hirda->pTxBuffPtr = pData;
    hirda->TxXferSize = Size;
    hirda->TxXferCount = Size;

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 8002ec6:	702a      	strb	r2, [r5, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);

    /* Enable the IRDA Transmit Data Register Empty Interrupt */
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	2180      	movs	r1, #128	; 0x80
 8002ecc:	430a      	orrs	r2, r1

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);
 8002ece:	7020      	strb	r0, [r4, #0]

    /* Enable the IRDA Transmit Data Register Empty Interrupt */
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 8002ed0:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002ed2:	bd70      	pop	{r4, r5, r6, pc}

08002ed4 <HAL_IRDA_Receive_IT>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
 8002ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check that a Rx process is not already ongoing */
  if(hirda->RxState == HAL_IRDA_STATE_READY)
 8002ed6:	1c06      	adds	r6, r0, #0
 8002ed8:	3636      	adds	r6, #54	; 0x36
 8002eda:	7834      	ldrb	r4, [r6, #0]
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
 8002edc:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002ede:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(hirda->RxState == HAL_IRDA_STATE_READY)
 8002ee0:	2c20      	cmp	r4, #32
 8002ee2:	d13a      	bne.n	8002f5a <HAL_IRDA_Receive_IT+0x86>
  {
    if((pData == NULL) || (Size == 0U))
    {
      return HAL_ERROR;
 8002ee4:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(hirda->RxState == HAL_IRDA_STATE_READY)
  {
    if((pData == NULL) || (Size == 0U))
 8002ee6:	2900      	cmp	r1, #0
 8002ee8:	d037      	beq.n	8002f5a <HAL_IRDA_Receive_IT+0x86>
 8002eea:	2a00      	cmp	r2, #0
 8002eec:	d035      	beq.n	8002f5a <HAL_IRDA_Receive_IT+0x86>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be received from RDR will be 
       handled through a u16 cast. */
    if ((hirda->Init.WordLength == UART_WORDLENGTH_9B) && (hirda->Init.Parity == UART_PARITY_NONE))
 8002eee:	689d      	ldr	r5, [r3, #8]
 8002ef0:	2480      	movs	r4, #128	; 0x80
 8002ef2:	0164      	lsls	r4, r4, #5
 8002ef4:	42a5      	cmp	r5, r4
 8002ef6:	d104      	bne.n	8002f02 <HAL_IRDA_Receive_IT+0x2e>
 8002ef8:	68dc      	ldr	r4, [r3, #12]
 8002efa:	2c00      	cmp	r4, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_IRDA_Receive_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8002efe:	4201      	tst	r1, r0
 8002f00:	d12b      	bne.n	8002f5a <HAL_IRDA_Receive_IT+0x86>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hirda);
 8002f02:	1c1c      	adds	r4, r3, #0
 8002f04:	3434      	adds	r4, #52	; 0x34
 8002f06:	7827      	ldrb	r7, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002f08:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hirda);
 8002f0a:	2f01      	cmp	r7, #1
 8002f0c:	d025      	beq.n	8002f5a <HAL_IRDA_Receive_IT+0x86>
 8002f0e:	2001      	movs	r0, #1
 8002f10:	7020      	strb	r0, [r4, #0]

    hirda->pRxBuffPtr = pData;
    hirda->RxXferSize = Size;
 8002f12:	849a      	strh	r2, [r3, #36]	; 0x24
    hirda->RxXferCount = Size;
 8002f14:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Computation of the mask to apply to the RDR register
       of the UART associated to the IRDA */
    IRDA_MASK_COMPUTATION(hirda);
 8002f16:	2280      	movs	r2, #128	; 0x80
    }

    /* Process Locked */
    __HAL_LOCK(hirda);

    hirda->pRxBuffPtr = pData;
 8002f18:	6219      	str	r1, [r3, #32]
    hirda->RxXferSize = Size;
    hirda->RxXferCount = Size;

    /* Computation of the mask to apply to the RDR register
       of the UART associated to the IRDA */
    IRDA_MASK_COMPUTATION(hirda);
 8002f1a:	0152      	lsls	r2, r2, #5
 8002f1c:	4295      	cmp	r5, r2
 8002f1e:	d106      	bne.n	8002f2e <HAL_IRDA_Receive_IT+0x5a>
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	2a00      	cmp	r2, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_IRDA_Receive_IT+0x56>
 8002f26:	4a0d      	ldr	r2, [pc, #52]	; (8002f5c <HAL_IRDA_Receive_IT+0x88>)
 8002f28:	e007      	b.n	8002f3a <HAL_IRDA_Receive_IT+0x66>
 8002f2a:	22ff      	movs	r2, #255	; 0xff
 8002f2c:	e005      	b.n	8002f3a <HAL_IRDA_Receive_IT+0x66>
 8002f2e:	2d00      	cmp	r5, #0
 8002f30:	d104      	bne.n	8002f3c <HAL_IRDA_Receive_IT+0x68>
 8002f32:	68da      	ldr	r2, [r3, #12]
 8002f34:	2a00      	cmp	r2, #0
 8002f36:	d0f8      	beq.n	8002f2a <HAL_IRDA_Receive_IT+0x56>
 8002f38:	227f      	movs	r2, #127	; 0x7f
 8002f3a:	851a      	strh	r2, [r3, #40]	; 0x28

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	6398      	str	r0, [r3, #56]	; 0x38
    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
 8002f40:	2222      	movs	r2, #34	; 0x22

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);

    /* Enable the IRDA Parity Error and Data Register not empty Interrupts */
    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE| USART_CR1_RXNEIE);
 8002f42:	681b      	ldr	r3, [r3, #0]
    /* Computation of the mask to apply to the RDR register
       of the UART associated to the IRDA */
    IRDA_MASK_COMPUTATION(hirda);

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
 8002f44:	7032      	strb	r2, [r6, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);

    /* Enable the IRDA Parity Error and Data Register not empty Interrupts */
    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE| USART_CR1_RXNEIE);
 8002f46:	6819      	ldr	r1, [r3, #0]
 8002f48:	2290      	movs	r2, #144	; 0x90
 8002f4a:	0052      	lsls	r2, r2, #1
 8002f4c:	430a      	orrs	r2, r1

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);
 8002f4e:	7020      	strb	r0, [r4, #0]

    /* Enable the IRDA Parity Error and Data Register not empty Interrupts */
    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE| USART_CR1_RXNEIE);
 8002f50:	601a      	str	r2, [r3, #0]

    /* Enable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	2101      	movs	r1, #1
 8002f56:	430a      	orrs	r2, r1
 8002f58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f5c:	000001ff 	.word	0x000001ff

08002f60 <IRDA_Receive_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_Receive_IT(IRDA_HandleTypeDef *hirda)
{
 8002f60:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = hirda->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
 8002f62:	1c02      	adds	r2, r0, #0
 8002f64:	3236      	adds	r2, #54	; 0x36
 8002f66:	7811      	ldrb	r1, [r2, #0]
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_Receive_IT(IRDA_HandleTypeDef *hirda)
{
  uint16_t* tmp;
  uint16_t  uhMask = hirda->Mask;
 8002f68:	8d04      	ldrh	r4, [r0, #40]	; 0x28
 8002f6a:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
 8002f6c:	2922      	cmp	r1, #34	; 0x22
 8002f6e:	d126      	bne.n	8002fbe <IRDA_Receive_IT+0x5e>
  {
    uhdata = (uint16_t) READ_REG(hirda->Instance->RDR);
 8002f70:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8002f72:	6885      	ldr	r5, [r0, #8]
 8002f74:	4021      	ands	r1, r4
 8002f76:	2480      	movs	r4, #128	; 0x80
 8002f78:	6a03      	ldr	r3, [r0, #32]
 8002f7a:	0164      	lsls	r4, r4, #5
 8002f7c:	42a5      	cmp	r5, r4
 8002f7e:	d106      	bne.n	8002f8e <IRDA_Receive_IT+0x2e>
 8002f80:	68c4      	ldr	r4, [r0, #12]
 8002f82:	2c00      	cmp	r4, #0
 8002f84:	d103      	bne.n	8002f8e <IRDA_Receive_IT+0x2e>
    {
      tmp = (uint16_t*) hirda->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8002f86:	8019      	strh	r1, [r3, #0]
      hirda->pRxBuffPtr +=2U;
 8002f88:	3302      	adds	r3, #2
 8002f8a:	6203      	str	r3, [r0, #32]
 8002f8c:	e002      	b.n	8002f94 <IRDA_Receive_IT+0x34>
    }
    else
    {
      *hirda->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002f8e:	1c5c      	adds	r4, r3, #1
 8002f90:	6204      	str	r4, [r0, #32]
 8002f92:	7019      	strb	r1, [r3, #0]
    }

    if(--hirda->RxXferCount == 0U)
 8002f94:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
      HAL_IRDA_RxCpltCallback(hirda);

      return HAL_OK;
    }

    return HAL_OK;
 8002f96:	2400      	movs	r4, #0
    else
    {
      *hirda->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--hirda->RxXferCount == 0U)
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	84c3      	strh	r3, [r0, #38]	; 0x26
 8002f9e:	42a3      	cmp	r3, r4
 8002fa0:	d112      	bne.n	8002fc8 <IRDA_Receive_IT+0x68>
    {
      /* Disable the IRDA Parity Error Interrupt and RXNE interrupt */
      CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fa2:	6803      	ldr	r3, [r0, #0]
 8002fa4:	4909      	ldr	r1, [pc, #36]	; (8002fcc <IRDA_Receive_IT+0x6c>)
 8002fa6:	681d      	ldr	r5, [r3, #0]
 8002fa8:	4029      	ands	r1, r5
 8002faa:	6019      	str	r1, [r3, #0]

      /* Disable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8002fac:	6899      	ldr	r1, [r3, #8]
 8002fae:	2501      	movs	r5, #1
 8002fb0:	43a9      	bics	r1, r5
 8002fb2:	6099      	str	r1, [r3, #8]

      /* Rx process is completed, restore hirda->RxState to Ready */
      hirda->RxState = HAL_IRDA_STATE_READY;
 8002fb4:	2320      	movs	r3, #32
 8002fb6:	7013      	strb	r3, [r2, #0]

      HAL_IRDA_RxCpltCallback(hirda);
 8002fb8:	f7fd fd8e 	bl	8000ad8 <HAL_IRDA_RxCpltCallback>
 8002fbc:	e004      	b.n	8002fc8 <IRDA_Receive_IT+0x68>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
 8002fbe:	699a      	ldr	r2, [r3, #24]
 8002fc0:	2108      	movs	r1, #8
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8002fc6:	2402      	movs	r4, #2
  }
}
 8002fc8:	1c20      	adds	r0, r4, #0
 8002fca:	bd38      	pop	{r3, r4, r5, pc}
 8002fcc:	fffffedf 	.word	0xfffffedf

08002fd0 <HAL_IRDA_ErrorCallback>:
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_ErrorCallback can be implemented in the user file.
   */
}
 8002fd0:	4770      	bx	lr
	...

08002fd4 <HAL_IRDA_IRQHandler>:
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)
{
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
 8002fd4:	6803      	ldr	r3, [r0, #0]
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)
{
 8002fd6:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
 8002fd8:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(hirda->Instance->CR1);
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002fda:	250f      	movs	r5, #15
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)
{
 8002fdc:	1c04      	adds	r4, r0, #0
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
  uint32_t cr1its     = READ_REG(hirda->Instance->CR1);
 8002fde:	6819      	ldr	r1, [r3, #0]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002fe0:	4015      	ands	r5, r2
  if (errorflags == RESET)
 8002fe2:	d108      	bne.n	8002ff6 <HAL_IRDA_IRQHandler+0x22>
  {
    /* IRDA in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fe4:	2020      	movs	r0, #32
 8002fe6:	4202      	tst	r2, r0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_IRDA_IRQHandler+0x22>
 8002fea:	4201      	tst	r1, r0
 8002fec:	d003      	beq.n	8002ff6 <HAL_IRDA_IRQHandler+0x22>
    {
      IRDA_Receive_IT(hirda);
 8002fee:	1c20      	adds	r0, r4, #0
 8002ff0:	f7ff ffb6 	bl	8002f60 <IRDA_Receive_IT>
      return;
 8002ff4:	e0a4      	b.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(hirda->Instance->CR3);
 8002ff6:	6898      	ldr	r0, [r3, #8]
  if(   (errorflags != RESET) 
 8002ff8:	2d00      	cmp	r5, #0
 8002ffa:	d064      	beq.n	80030c6 <HAL_IRDA_IRQHandler+0xf2>
     && (    ((cr3its & USART_CR3_EIE) != RESET)
 8002ffc:	2501      	movs	r5, #1
 8002ffe:	4028      	ands	r0, r5
 8003000:	1c2e      	adds	r6, r5, #0
 8003002:	2800      	cmp	r0, #0
 8003004:	d103      	bne.n	800300e <HAL_IRDA_IRQHandler+0x3a>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8003006:	2590      	movs	r5, #144	; 0x90
 8003008:	40b5      	lsls	r5, r6
 800300a:	4229      	tst	r1, r5
 800300c:	d05b      	beq.n	80030c6 <HAL_IRDA_IRQHandler+0xf2>
  {
    /* IRDA parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800300e:	2501      	movs	r5, #1
 8003010:	4232      	tst	r2, r6
 8003012:	d005      	beq.n	8003020 <HAL_IRDA_IRQHandler+0x4c>
 8003014:	05ce      	lsls	r6, r1, #23
 8003016:	d503      	bpl.n	8003020 <HAL_IRDA_IRQHandler+0x4c>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_PEF);
 8003018:	621d      	str	r5, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_PE;
 800301a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800301c:	4335      	orrs	r5, r6
 800301e:	63a5      	str	r5, [r4, #56]	; 0x38
    }

    /* IRDA frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003020:	2502      	movs	r5, #2
 8003022:	422a      	tst	r2, r5
 8003024:	d006      	beq.n	8003034 <HAL_IRDA_IRQHandler+0x60>
 8003026:	2800      	cmp	r0, #0
 8003028:	d004      	beq.n	8003034 <HAL_IRDA_IRQHandler+0x60>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_FEF);
 800302a:	621d      	str	r5, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_FE;
 800302c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800302e:	2604      	movs	r6, #4
 8003030:	4335      	orrs	r5, r6
 8003032:	63a5      	str	r5, [r4, #56]	; 0x38
    }

    /* IRDA noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003034:	2504      	movs	r5, #4
 8003036:	422a      	tst	r2, r5
 8003038:	d006      	beq.n	8003048 <HAL_IRDA_IRQHandler+0x74>
 800303a:	2800      	cmp	r0, #0
 800303c:	d004      	beq.n	8003048 <HAL_IRDA_IRQHandler+0x74>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_NEF);
 800303e:	621d      	str	r5, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_NE;
 8003040:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8003042:	2602      	movs	r6, #2
 8003044:	4335      	orrs	r5, r6
 8003046:	63a5      	str	r5, [r4, #56]	; 0x38
    }

    /* IRDA Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8003048:	0715      	lsls	r5, r2, #28
 800304a:	d508      	bpl.n	800305e <HAL_IRDA_IRQHandler+0x8a>
 800304c:	068e      	lsls	r6, r1, #26
 800304e:	d401      	bmi.n	8003054 <HAL_IRDA_IRQHandler+0x80>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003050:	2800      	cmp	r0, #0
 8003052:	d004      	beq.n	800305e <HAL_IRDA_IRQHandler+0x8a>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_OREF);
 8003054:	2008      	movs	r0, #8
 8003056:	6218      	str	r0, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_ORE;
 8003058:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800305a:	4318      	orrs	r0, r3
 800305c:	63a0      	str	r0, [r4, #56]	; 0x38
    }

    /* Call IRDA Error Call back function if need be --------------------------*/
    if(hirda->ErrorCode != HAL_IRDA_ERROR_NONE)
 800305e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003060:	2b00      	cmp	r3, #0
 8003062:	d06d      	beq.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
    {
      /* IRDA in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003064:	2320      	movs	r3, #32
 8003066:	421a      	tst	r2, r3
 8003068:	d004      	beq.n	8003074 <HAL_IRDA_IRQHandler+0xa0>
 800306a:	4219      	tst	r1, r3
 800306c:	d002      	beq.n	8003074 <HAL_IRDA_IRQHandler+0xa0>
      {
        IRDA_Receive_IT(hirda);
 800306e:	1c20      	adds	r0, r4, #0
 8003070:	f7ff ff76 	bl	8002f60 <IRDA_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((hirda->ErrorCode & HAL_IRDA_ERROR_ORE) != RESET) ||
 8003074:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003076:	0718      	lsls	r0, r3, #28
 8003078:	d404      	bmi.n	8003084 <HAL_IRDA_IRQHandler+0xb0>
          (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)))
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	689d      	ldr	r5, [r3, #8]
 800307e:	2340      	movs	r3, #64	; 0x40
 8003080:	401d      	ands	r5, r3
        IRDA_Receive_IT(hirda);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((hirda->ErrorCode & HAL_IRDA_ERROR_ORE) != RESET) ||
 8003082:	d01b      	beq.n	80030bc <HAL_IRDA_IRQHandler+0xe8>
          (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the IRDA state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        IRDA_EndRxTransfer(hirda);
 8003084:	1c20      	adds	r0, r4, #0
 8003086:	f7ff fdf7 	bl	8002c78 <IRDA_EndRxTransfer>

        /* Disable the IRDA DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 800308a:	6823      	ldr	r3, [r4, #0]
 800308c:	2240      	movs	r2, #64	; 0x40
 800308e:	6899      	ldr	r1, [r3, #8]
 8003090:	4211      	tst	r1, r2
 8003092:	d00f      	beq.n	80030b4 <HAL_IRDA_IRQHandler+0xe0>
        {
          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
 8003094:	6899      	ldr	r1, [r3, #8]

          /* Abort the IRDA DMA Rx channel */
          if(hirda->hdmarx != NULL)
 8003096:	6b20      	ldr	r0, [r4, #48]	; 0x30
        IRDA_EndRxTransfer(hirda);

        /* Disable the IRDA DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
 8003098:	4391      	bics	r1, r2
 800309a:	6099      	str	r1, [r3, #8]

          /* Abort the IRDA DMA Rx channel */
          if(hirda->hdmarx != NULL)
 800309c:	2800      	cmp	r0, #0
 800309e:	d009      	beq.n	80030b4 <HAL_IRDA_IRQHandler+0xe0>
          {
            /* Set the IRDA DMA Abort callback : 
               will lead to call HAL_IRDA_ErrorCallback() at end of DMA abort procedure */
            hirda->hdmarx->XferAbortCallback = IRDA_DMAAbortOnError;
 80030a0:	4b28      	ldr	r3, [pc, #160]	; (8003144 <HAL_IRDA_IRQHandler+0x170>)
 80030a2:	6343      	str	r3, [r0, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
 80030a4:	f000 f988 	bl	80033b8 <HAL_DMA_Abort_IT>
 80030a8:	2800      	cmp	r0, #0
 80030aa:	d049      	beq.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
            {
              /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */
              hirda->hdmarx->XferAbortCallback(hirda->hdmarx);
 80030ac:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80030ae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80030b0:	4798      	blx	r3
 80030b2:	e045      	b.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_IRDA_ErrorCallback(hirda);
 80030b4:	1c20      	adds	r0, r4, #0
 80030b6:	f7ff ff8b 	bl	8002fd0 <HAL_IRDA_ErrorCallback>
 80030ba:	e041      	b.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_IRDA_ErrorCallback(hirda);
 80030bc:	1c20      	adds	r0, r4, #0
 80030be:	f7ff ff87 	bl	8002fd0 <HAL_IRDA_ErrorCallback>
        hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80030c2:	63a5      	str	r5, [r4, #56]	; 0x38
 80030c4:	e03c      	b.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
    return;

  } /* End if some error occurs */

  /* IRDA in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80030c6:	2080      	movs	r0, #128	; 0x80
 80030c8:	4202      	tst	r2, r0
 80030ca:	d02a      	beq.n	8003122 <HAL_IRDA_IRQHandler+0x14e>
 80030cc:	4201      	tst	r1, r0
 80030ce:	d028      	beq.n	8003122 <HAL_IRDA_IRQHandler+0x14e>
static HAL_StatusTypeDef IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if(hirda->gState == HAL_IRDA_STATE_BUSY_TX)
 80030d0:	1c22      	adds	r2, r4, #0
 80030d2:	3235      	adds	r2, #53	; 0x35
 80030d4:	7812      	ldrb	r2, [r2, #0]
 80030d6:	2a21      	cmp	r2, #33	; 0x21
 80030d8:	d132      	bne.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
  {
    if(hirda->TxXferCount == 0U)
 80030da:	8be2      	ldrh	r2, [r4, #30]
 80030dc:	2a00      	cmp	r2, #0
 80030de:	d107      	bne.n	80030f0 <HAL_IRDA_IRQHandler+0x11c>
    {
      /* Disable the IRDA Transmit Data Register Empty Interrupt */
      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 80030e0:	681a      	ldr	r2, [r3, #0]

      /* Enable the IRDA Transmit Complete Interrupt */
      SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 80030e2:	2140      	movs	r1, #64	; 0x40
  if(hirda->gState == HAL_IRDA_STATE_BUSY_TX)
  {
    if(hirda->TxXferCount == 0U)
    {
      /* Disable the IRDA Transmit Data Register Empty Interrupt */
      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 80030e4:	4382      	bics	r2, r0
 80030e6:	601a      	str	r2, [r3, #0]

      /* Enable the IRDA Transmit Complete Interrupt */
      SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	e027      	b.n	8003140 <HAL_IRDA_IRQHandler+0x16c>

      return HAL_OK;
    }
    else
    {
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 80030f0:	68a5      	ldr	r5, [r4, #8]
 80030f2:	2180      	movs	r1, #128	; 0x80
 80030f4:	69a2      	ldr	r2, [r4, #24]
 80030f6:	0149      	lsls	r1, r1, #5
 80030f8:	428d      	cmp	r5, r1
 80030fa:	d109      	bne.n	8003110 <HAL_IRDA_IRQHandler+0x13c>
 80030fc:	68e6      	ldr	r6, [r4, #12]
 80030fe:	2e00      	cmp	r6, #0
 8003100:	d106      	bne.n	8003110 <HAL_IRDA_IRQHandler+0x13c>
      {
        tmp = (uint16_t*) hirda->pTxBuffPtr;
        hirda->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003102:	8811      	ldrh	r1, [r2, #0]
        hirda->pTxBuffPtr += 2U;
 8003104:	3202      	adds	r2, #2
    else
    {
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
      {
        tmp = (uint16_t*) hirda->pTxBuffPtr;
        hirda->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003106:	05c9      	lsls	r1, r1, #23
 8003108:	0dc9      	lsrs	r1, r1, #23
 800310a:	8519      	strh	r1, [r3, #40]	; 0x28
        hirda->pTxBuffPtr += 2U;
 800310c:	61a2      	str	r2, [r4, #24]
 800310e:	e003      	b.n	8003118 <HAL_IRDA_IRQHandler+0x144>
      }
      else
      {
        hirda->Instance->TDR = (uint8_t)(*hirda->pTxBuffPtr++ & (uint8_t)0xFFU);
 8003110:	1c51      	adds	r1, r2, #1
 8003112:	61a1      	str	r1, [r4, #24]
 8003114:	7812      	ldrb	r2, [r2, #0]
 8003116:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      hirda->TxXferCount--;
 8003118:	8be3      	ldrh	r3, [r4, #30]
 800311a:	3b01      	subs	r3, #1
 800311c:	b29b      	uxth	r3, r3
 800311e:	83e3      	strh	r3, [r4, #30]
 8003120:	e00e      	b.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
    IRDA_Transmit_IT(hirda);
    return;
  }

  /* IRDA in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003122:	2040      	movs	r0, #64	; 0x40
 8003124:	4202      	tst	r2, r0
 8003126:	d00b      	beq.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
 8003128:	4201      	tst	r1, r0
 800312a:	d009      	beq.n	8003140 <HAL_IRDA_IRQHandler+0x16c>
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda)
{
  /* Disable the IRDA Transmit Complete Interrupt */
  CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	4382      	bics	r2, r0
 8003130:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore hirda->gState to Ready */
  hirda->gState = HAL_IRDA_STATE_READY;
 8003132:	1c23      	adds	r3, r4, #0
 8003134:	3335      	adds	r3, #53	; 0x35
 8003136:	2220      	movs	r2, #32
 8003138:	701a      	strb	r2, [r3, #0]

  HAL_IRDA_TxCpltCallback(hirda);
 800313a:	1c20      	adds	r0, r4, #0
 800313c:	f7fd fcd4 	bl	8000ae8 <HAL_IRDA_TxCpltCallback>
  {
    IRDA_EndTransmit_IT(hirda);
    return;
  }

}
 8003140:	bd70      	pop	{r4, r5, r6, pc}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	08003149 	.word	0x08003149

08003148 <IRDA_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003148:	b508      	push	{r3, lr}
  IRDA_HandleTypeDef* hirda = (IRDA_HandleTypeDef*)(hdma->Parent);
 800314a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hirda->RxXferCount = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	84c3      	strh	r3, [r0, #38]	; 0x26
  hirda->TxXferCount = 0U;
 8003150:	83c3      	strh	r3, [r0, #30]

  HAL_IRDA_ErrorCallback(hirda);
 8003152:	f7ff ff3d 	bl	8002fd0 <HAL_IRDA_ErrorCallback>
}
 8003156:	bd08      	pop	{r3, pc}

08003158 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8003158:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800315a:	680a      	ldr	r2, [r1, #0]
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800315c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800315e:	9203      	str	r2, [sp, #12]
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 8003160:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003162:	9a03      	ldr	r2, [sp, #12]
 8003164:	40da      	lsrs	r2, r3
 8003166:	d100      	bne.n	800316a <HAL_GPIO_Init+0x12>
 8003168:	e09a      	b.n	80032a0 <HAL_GPIO_Init+0x148>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800316a:	2201      	movs	r2, #1
 800316c:	9c03      	ldr	r4, [sp, #12]
 800316e:	409a      	lsls	r2, r3
 8003170:	4014      	ands	r4, r2
 8003172:	9201      	str	r2, [sp, #4]
 8003174:	9402      	str	r4, [sp, #8]
    
    if(iocurrent)
 8003176:	d100      	bne.n	800317a <HAL_GPIO_Init+0x22>
 8003178:	e090      	b.n	800329c <HAL_GPIO_Init+0x144>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800317a:	684a      	ldr	r2, [r1, #4]
 800317c:	2410      	movs	r4, #16
 800317e:	1c15      	adds	r5, r2, #0
 8003180:	43a5      	bics	r5, r4
 8003182:	9500      	str	r5, [sp, #0]
 8003184:	2d02      	cmp	r5, #2
 8003186:	d10f      	bne.n	80031a8 <HAL_GPIO_Init+0x50>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8003188:	08dc      	lsrs	r4, r3, #3
 800318a:	00a4      	lsls	r4, r4, #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800318c:	2507      	movs	r5, #7
 800318e:	1904      	adds	r4, r0, r4
 8003190:	401d      	ands	r5, r3
 8003192:	00ad      	lsls	r5, r5, #2
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8003194:	6a26      	ldr	r6, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8003196:	270f      	movs	r7, #15
 8003198:	40af      	lsls	r7, r5
 800319a:	43be      	bics	r6, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800319c:	690f      	ldr	r7, [r1, #16]
 800319e:	40af      	lsls	r7, r5
 80031a0:	1c3d      	adds	r5, r7, #0
 80031a2:	1c37      	adds	r7, r6, #0
 80031a4:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 80031a6:	6227      	str	r7, [r4, #32]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031a8:	6804      	ldr	r4, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80031aa:	2703      	movs	r7, #3
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031ac:	46a4      	mov	ip, r4
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80031ae:	1c3d      	adds	r5, r7, #0
 80031b0:	005c      	lsls	r4, r3, #1
 80031b2:	40a5      	lsls	r5, r4
 80031b4:	43ed      	mvns	r5, r5
 80031b6:	4666      	mov	r6, ip
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031b8:	4017      	ands	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80031ba:	402e      	ands	r6, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031bc:	40a7      	lsls	r7, r4
 80031be:	4337      	orrs	r7, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031c0:	9e00      	ldr	r6, [sp, #0]

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80031c2:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031c4:	3e01      	subs	r6, #1
 80031c6:	2e01      	cmp	r6, #1
 80031c8:	d80d      	bhi.n	80031e6 <HAL_GPIO_Init+0x8e>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031ca:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80031cc:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031ce:	402f      	ands	r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80031d0:	40a6      	lsls	r6, r4
 80031d2:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80031d4:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031d6:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80031d8:	9e01      	ldr	r6, [sp, #4]
 80031da:	43b7      	bics	r7, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80031dc:	06d6      	lsls	r6, r2, #27
 80031de:	0ff6      	lsrs	r6, r6, #31
 80031e0:	409e      	lsls	r6, r3
 80031e2:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 80031e4:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031e6:	68c6      	ldr	r6, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80031e8:	688f      	ldr	r7, [r1, #8]
        GPIOx->OTYPER = temp;
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031ea:	4035      	ands	r5, r6
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80031ec:	40a7      	lsls	r7, r4
 80031ee:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80031f0:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80031f2:	00d4      	lsls	r4, r2, #3
 80031f4:	d552      	bpl.n	800329c <HAL_GPIO_Init+0x144>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031f6:	4d2b      	ldr	r5, [pc, #172]	; (80032a4 <HAL_GPIO_Init+0x14c>)
 80031f8:	2401      	movs	r4, #1
 80031fa:	69ae      	ldr	r6, [r5, #24]
 80031fc:	4326      	orrs	r6, r4
 80031fe:	61ae      	str	r6, [r5, #24]
 8003200:	69ad      	ldr	r5, [r5, #24]
 8003202:	4e29      	ldr	r6, [pc, #164]	; (80032a8 <HAL_GPIO_Init+0x150>)
 8003204:	4025      	ands	r5, r4
 8003206:	9505      	str	r5, [sp, #20]
 8003208:	9d05      	ldr	r5, [sp, #20]
  
        temp = SYSCFG->EXTICR[position >> 2];
 800320a:	089d      	lsrs	r5, r3, #2
 800320c:	00ad      	lsls	r5, r5, #2
 800320e:	19ad      	adds	r5, r5, r6
 8003210:	68af      	ldr	r7, [r5, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003212:	2603      	movs	r6, #3
 8003214:	401e      	ands	r6, r3
 8003216:	00b6      	lsls	r6, r6, #2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8003218:	9700      	str	r7, [sp, #0]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800321a:	270f      	movs	r7, #15
 800321c:	40b7      	lsls	r7, r6
 800321e:	9601      	str	r6, [sp, #4]
 8003220:	9e00      	ldr	r6, [sp, #0]
 8003222:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003224:	2790      	movs	r7, #144	; 0x90
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003226:	46b4      	mov	ip, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003228:	05ff      	lsls	r7, r7, #23
 800322a:	42b8      	cmp	r0, r7
 800322c:	d00b      	beq.n	8003246 <HAL_GPIO_Init+0xee>
 800322e:	4f1f      	ldr	r7, [pc, #124]	; (80032ac <HAL_GPIO_Init+0x154>)
 8003230:	42b8      	cmp	r0, r7
 8003232:	d00b      	beq.n	800324c <HAL_GPIO_Init+0xf4>
 8003234:	4c1e      	ldr	r4, [pc, #120]	; (80032b0 <HAL_GPIO_Init+0x158>)
 8003236:	42a0      	cmp	r0, r4
 8003238:	d007      	beq.n	800324a <HAL_GPIO_Init+0xf2>
 800323a:	4f1e      	ldr	r7, [pc, #120]	; (80032b4 <HAL_GPIO_Init+0x15c>)
 800323c:	2405      	movs	r4, #5
 800323e:	42b8      	cmp	r0, r7
 8003240:	d104      	bne.n	800324c <HAL_GPIO_Init+0xf4>
 8003242:	2403      	movs	r4, #3
 8003244:	e002      	b.n	800324c <HAL_GPIO_Init+0xf4>
 8003246:	2400      	movs	r4, #0
 8003248:	e000      	b.n	800324c <HAL_GPIO_Init+0xf4>
 800324a:	2402      	movs	r4, #2
 800324c:	9f01      	ldr	r7, [sp, #4]
 800324e:	4666      	mov	r6, ip
 8003250:	40bc      	lsls	r4, r7
 8003252:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8003254:	60ac      	str	r4, [r5, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003256:	9f02      	ldr	r7, [sp, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003258:	4c17      	ldr	r4, [pc, #92]	; (80032b8 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800325a:	43fd      	mvns	r5, r7
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800325c:	6826      	ldr	r6, [r4, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800325e:	03d7      	lsls	r7, r2, #15
 8003260:	d401      	bmi.n	8003266 <HAL_GPIO_Init+0x10e>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003262:	402e      	ands	r6, r5
 8003264:	e001      	b.n	800326a <HAL_GPIO_Init+0x112>
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(temp, iocurrent); 
 8003266:	9f02      	ldr	r7, [sp, #8]
 8003268:	433e      	orrs	r6, r7
        }
        EXTI->IMR = temp;
 800326a:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 800326c:	6866      	ldr	r6, [r4, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800326e:	0397      	lsls	r7, r2, #14
 8003270:	d401      	bmi.n	8003276 <HAL_GPIO_Init+0x11e>
          SET_BIT(temp, iocurrent); 
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8003272:	402e      	ands	r6, r5
 8003274:	e001      	b.n	800327a <HAL_GPIO_Init+0x122>
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          SET_BIT(temp, iocurrent); 
 8003276:	9f02      	ldr	r7, [sp, #8]
 8003278:	433e      	orrs	r6, r7
        }
        EXTI->EMR = temp;
 800327a:	6066      	str	r6, [r4, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800327c:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800327e:	02d7      	lsls	r7, r2, #11
 8003280:	d401      	bmi.n	8003286 <HAL_GPIO_Init+0x12e>
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003282:	402e      	ands	r6, r5
 8003284:	e001      	b.n	800328a <HAL_GPIO_Init+0x132>
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(temp, iocurrent); 
 8003286:	9f02      	ldr	r7, [sp, #8]
 8003288:	433e      	orrs	r6, r7
        }
        EXTI->RTSR = temp;
 800328a:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 800328c:	68e6      	ldr	r6, [r4, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800328e:	0297      	lsls	r7, r2, #10
 8003290:	d401      	bmi.n	8003296 <HAL_GPIO_Init+0x13e>
          SET_BIT(temp, iocurrent); 
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003292:	4035      	ands	r5, r6
 8003294:	e001      	b.n	800329a <HAL_GPIO_Init+0x142>
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(temp, iocurrent); 
 8003296:	9d02      	ldr	r5, [sp, #8]
 8003298:	4335      	orrs	r5, r6
        }
        EXTI->FTSR = temp;
 800329a:	60e5      	str	r5, [r4, #12]
      }
    }
    
    position++;
 800329c:	3301      	adds	r3, #1
 800329e:	e760      	b.n	8003162 <HAL_GPIO_Init+0xa>
  } 
}
 80032a0:	b007      	add	sp, #28
 80032a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032a4:	40021000 	.word	0x40021000
 80032a8:	40010000 	.word	0x40010000
 80032ac:	48000400 	.word	0x48000400
 80032b0:	48000800 	.word	0x48000800
 80032b4:	48000c00 	.word	0x48000c00
 80032b8:	40010400 	.word	0x40010400

080032bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032be:	b085      	sub	sp, #20
 80032c0:	9103      	str	r1, [sp, #12]
  uint32_t position = 0x00U;
 80032c2:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 80032c4:	9a03      	ldr	r2, [sp, #12]
 80032c6:	40da      	lsrs	r2, r3
 80032c8:	d060      	beq.n	800338c <HAL_GPIO_DeInit+0xd0>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1U << position);
 80032ca:	2101      	movs	r1, #1
 80032cc:	9a03      	ldr	r2, [sp, #12]
 80032ce:	4099      	lsls	r1, r3
 80032d0:	400a      	ands	r2, r1
 80032d2:	9101      	str	r1, [sp, #4]
 80032d4:	9202      	str	r2, [sp, #8]

    if (iocurrent)
 80032d6:	d057      	beq.n	8003388 <HAL_GPIO_DeInit+0xcc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 80032d8:	2403      	movs	r4, #3
 80032da:	005a      	lsls	r2, r3, #1
 80032dc:	1c26      	adds	r6, r4, #0
 80032de:	6805      	ldr	r5, [r0, #0]
 80032e0:	4096      	lsls	r6, r2
 80032e2:	43f2      	mvns	r2, r6
 80032e4:	4015      	ands	r5, r2
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032e6:	08de      	lsrs	r6, r3, #3

    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 80032e8:	6005      	str	r5, [r0, #0]
 80032ea:	00b6      	lsls	r6, r6, #2
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ec:	2507      	movs	r5, #7
 80032ee:	1986      	adds	r6, r0, r6
 80032f0:	401d      	ands	r5, r3
 80032f2:	6a37      	ldr	r7, [r6, #32]
 80032f4:	00ad      	lsls	r5, r5, #2
 80032f6:	46ac      	mov	ip, r5
 80032f8:	250f      	movs	r5, #15
 80032fa:	9700      	str	r7, [sp, #0]
 80032fc:	1c29      	adds	r1, r5, #0
 80032fe:	4667      	mov	r7, ip
 8003300:	40b9      	lsls	r1, r7
 8003302:	9f00      	ldr	r7, [sp, #0]
 8003304:	438f      	bics	r7, r1
 8003306:	6237      	str	r7, [r6, #32]
  
      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003308:	6886      	ldr	r6, [r0, #8]
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 800330a:	9901      	ldr	r1, [sp, #4]
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
  
      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800330c:	4016      	ands	r6, r2
 800330e:	6086      	str	r6, [r0, #8]
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8003310:	6846      	ldr	r6, [r0, #4]
 8003312:	438e      	bics	r6, r1
 8003314:	6046      	str	r6, [r0, #4]
  
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003316:	68c1      	ldr	r1, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8003318:	1c1e      	adds	r6, r3, #0
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
  
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800331a:	400a      	ands	r2, r1
 800331c:	60c2      	str	r2, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 800331e:	0899      	lsrs	r1, r3, #2
 8003320:	4a1b      	ldr	r2, [pc, #108]	; (8003390 <HAL_GPIO_DeInit+0xd4>)
 8003322:	0089      	lsls	r1, r1, #2
 8003324:	1889      	adds	r1, r1, r2
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8003326:	4026      	ands	r6, r4
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003328:	688f      	ldr	r7, [r1, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800332a:	00b6      	lsls	r6, r6, #2
 800332c:	40b5      	lsls	r5, r6
 800332e:	402f      	ands	r7, r5
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003330:	2290      	movs	r2, #144	; 0x90

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8003332:	9701      	str	r7, [sp, #4]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003334:	05d2      	lsls	r2, r2, #23
 8003336:	4290      	cmp	r0, r2
 8003338:	d00b      	beq.n	8003352 <HAL_GPIO_DeInit+0x96>
 800333a:	4a16      	ldr	r2, [pc, #88]	; (8003394 <HAL_GPIO_DeInit+0xd8>)
 800333c:	4290      	cmp	r0, r2
 800333e:	d00a      	beq.n	8003356 <HAL_GPIO_DeInit+0x9a>
 8003340:	4a15      	ldr	r2, [pc, #84]	; (8003398 <HAL_GPIO_DeInit+0xdc>)
 8003342:	4290      	cmp	r0, r2
 8003344:	d009      	beq.n	800335a <HAL_GPIO_DeInit+0x9e>
 8003346:	4f15      	ldr	r7, [pc, #84]	; (800339c <HAL_GPIO_DeInit+0xe0>)
 8003348:	2205      	movs	r2, #5
 800334a:	42b8      	cmp	r0, r7
 800334c:	d106      	bne.n	800335c <HAL_GPIO_DeInit+0xa0>
 800334e:	1c22      	adds	r2, r4, #0
 8003350:	e004      	b.n	800335c <HAL_GPIO_DeInit+0xa0>
 8003352:	2200      	movs	r2, #0
 8003354:	e002      	b.n	800335c <HAL_GPIO_DeInit+0xa0>
 8003356:	2201      	movs	r2, #1
 8003358:	e000      	b.n	800335c <HAL_GPIO_DeInit+0xa0>
 800335a:	2202      	movs	r2, #2
 800335c:	9c01      	ldr	r4, [sp, #4]
 800335e:	40b2      	lsls	r2, r6
 8003360:	4294      	cmp	r4, r2
 8003362:	d111      	bne.n	8003388 <HAL_GPIO_DeInit+0xcc>
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 8003364:	688a      	ldr	r2, [r1, #8]
 8003366:	43aa      	bics	r2, r5
 8003368:	608a      	str	r2, [r1, #8]
        
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800336a:	4a0d      	ldr	r2, [pc, #52]	; (80033a0 <HAL_GPIO_DeInit+0xe4>)
 800336c:	9d02      	ldr	r5, [sp, #8]
 800336e:	6814      	ldr	r4, [r2, #0]
 8003370:	43e9      	mvns	r1, r5
 8003372:	400c      	ands	r4, r1
 8003374:	6014      	str	r4, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003376:	6854      	ldr	r4, [r2, #4]
 8003378:	400c      	ands	r4, r1
 800337a:	6054      	str	r4, [r2, #4]
        
        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800337c:	6894      	ldr	r4, [r2, #8]
 800337e:	400c      	ands	r4, r1
 8003380:	6094      	str	r4, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8003382:	68d4      	ldr	r4, [r2, #12]
 8003384:	4021      	ands	r1, r4
 8003386:	60d1      	str	r1, [r2, #12]
      }
    }
    
    position++;
 8003388:	3301      	adds	r3, #1
 800338a:	e79b      	b.n	80032c4 <HAL_GPIO_DeInit+0x8>
  }
}
 800338c:	b005      	add	sp, #20
 800338e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003390:	40010000 	.word	0x40010000
 8003394:	48000400 	.word	0x48000400
 8003398:	48000800 	.word	0x48000800
 800339c:	48000c00 	.word	0x48000c00
 80033a0:	40010400 	.word	0x40010400

080033a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033a4:	2a00      	cmp	r2, #0
 80033a6:	d001      	beq.n	80033ac <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033a8:	6181      	str	r1, [r0, #24]
 80033aa:	e000      	b.n	80033ae <HAL_GPIO_WritePin+0xa>
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033ac:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80033ae:	4770      	bx	lr

080033b0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80033b0:	6943      	ldr	r3, [r0, #20]
 80033b2:	4059      	eors	r1, r3
 80033b4:	6141      	str	r1, [r0, #20]
}
 80033b6:	4770      	bx	lr

080033b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033b8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033ba:	1c81      	adds	r1, r0, #2
 80033bc:	7fcb      	ldrb	r3, [r1, #31]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d003      	beq.n	80033ca <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c2:	2304      	movs	r3, #4
 80033c4:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80033c6:	2001      	movs	r0, #1
 80033c8:	e018      	b.n	80033fc <HAL_DMA_Abort_IT+0x44>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033ca:	6803      	ldr	r3, [r0, #0]
 80033cc:	240e      	movs	r4, #14
 80033ce:	681a      	ldr	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80033d0:	6c05      	ldr	r5, [r0, #64]	; 0x40
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033d2:	43a2      	bics	r2, r4
 80033d4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80033d6:	681c      	ldr	r4, [r3, #0]
 80033d8:	2201      	movs	r2, #1
 80033da:	4394      	bics	r4, r2
 80033dc:	601c      	str	r4, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80033de:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80033e0:	1c14      	adds	r4, r2, #0
 80033e2:	40ac      	lsls	r4, r5
 80033e4:	605c      	str	r4, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e6:	1883      	adds	r3, r0, r2
 80033e8:	2400      	movs	r4, #0
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033ea:	77ca      	strb	r2, [r1, #31]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ec:	77dc      	strb	r4, [r3, #31]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80033ee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033f0:	42a3      	cmp	r3, r4
 80033f2:	d002      	beq.n	80033fa <HAL_DMA_Abort_IT+0x42>
    {
      hdma->XferAbortCallback(hdma);
 80033f4:	4798      	blx	r3
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
 80033f6:	1c20      	adds	r0, r4, #0
 80033f8:	e000      	b.n	80033fc <HAL_DMA_Abort_IT+0x44>
 80033fa:	1c18      	adds	r0, r3, #0
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80033fc:	bd38      	pop	{r3, r4, r5, pc}
	...

08003400 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8003404:	2800      	cmp	r0, #0
 8003406:	da15      	bge.n	8003434 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003408:	b2c0      	uxtb	r0, r0
 800340a:	230f      	movs	r3, #15
 800340c:	4003      	ands	r3, r0
 800340e:	3b08      	subs	r3, #8
 8003410:	4a12      	ldr	r2, [pc, #72]	; (800345c <HAL_NVIC_SetPriority+0x5c>)
 8003412:	089b      	lsrs	r3, r3, #2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	189b      	adds	r3, r3, r2
 8003418:	2203      	movs	r2, #3
 800341a:	4010      	ands	r0, r2
 800341c:	24ff      	movs	r4, #255	; 0xff
 800341e:	00c2      	lsls	r2, r0, #3
 8003420:	69dd      	ldr	r5, [r3, #28]
 8003422:	1c20      	adds	r0, r4, #0
 8003424:	4090      	lsls	r0, r2
 8003426:	4385      	bics	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003428:	400c      	ands	r4, r1
 800342a:	4094      	lsls	r4, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800342c:	1c2a      	adds	r2, r5, #0
 800342e:	4322      	orrs	r2, r4
 8003430:	61da      	str	r2, [r3, #28]
 8003432:	e012      	b.n	800345a <HAL_NVIC_SetPriority+0x5a>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003434:	0882      	lsrs	r2, r0, #2
 8003436:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <HAL_NVIC_SetPriority+0x60>)
 8003438:	2403      	movs	r4, #3
 800343a:	0092      	lsls	r2, r2, #2
 800343c:	18d2      	adds	r2, r2, r3
 800343e:	4020      	ands	r0, r4
 8003440:	23c0      	movs	r3, #192	; 0xc0
 8003442:	40a0      	lsls	r0, r4
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	24ff      	movs	r4, #255	; 0xff
 8003448:	58d5      	ldr	r5, [r2, r3]
 800344a:	1c26      	adds	r6, r4, #0
 800344c:	4086      	lsls	r6, r0
 800344e:	43b5      	bics	r5, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003450:	400c      	ands	r4, r1
 8003452:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003454:	1c28      	adds	r0, r5, #0
 8003456:	4320      	orrs	r0, r4
 8003458:	50d0      	str	r0, [r2, r3]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800345a:	bd70      	pop	{r4, r5, r6, pc}
 800345c:	e000ed00 	.word	0xe000ed00
 8003460:	e000e100 	.word	0xe000e100

08003464 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003464:	231f      	movs	r3, #31
 8003466:	4018      	ands	r0, r3
 8003468:	2301      	movs	r3, #1
 800346a:	4083      	lsls	r3, r0
 800346c:	1c18      	adds	r0, r3, #0
 800346e:	4b01      	ldr	r3, [pc, #4]	; (8003474 <HAL_NVIC_EnableIRQ+0x10>)
 8003470:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003472:	4770      	bx	lr
 8003474:	e000e100 	.word	0xe000e100

08003478 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003478:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <HAL_SYSTICK_Config+0x28>)
 800347a:	1e42      	subs	r2, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800347c:	2001      	movs	r0, #1
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800347e:	429a      	cmp	r2, r3
 8003480:	d80d      	bhi.n	800349e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003482:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <HAL_SYSTICK_Config+0x2c>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003484:	21c0      	movs	r1, #192	; 0xc0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003486:	605a      	str	r2, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003488:	4a07      	ldr	r2, [pc, #28]	; (80034a8 <HAL_SYSTICK_Config+0x30>)
 800348a:	0609      	lsls	r1, r1, #24
 800348c:	6a10      	ldr	r0, [r2, #32]
 800348e:	0200      	lsls	r0, r0, #8
 8003490:	0a00      	lsrs	r0, r0, #8
 8003492:	4301      	orrs	r1, r0
 8003494:	6211      	str	r1, [r2, #32]
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003496:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003498:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800349a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800349c:	601a      	str	r2, [r3, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800349e:	4770      	bx	lr
 80034a0:	00ffffff 	.word	0x00ffffff
 80034a4:	e000e010 	.word	0xe000e010
 80034a8:	e000ed00 	.word	0xe000ed00

080034ac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80034ac:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80034ae:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80034b0:	2804      	cmp	r0, #4
 80034b2:	d102      	bne.n	80034ba <HAL_SYSTICK_CLKSourceConfig+0xe>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80034b4:	4310      	orrs	r0, r2
 80034b6:	6018      	str	r0, [r3, #0]
 80034b8:	e002      	b.n	80034c0 <HAL_SYSTICK_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80034ba:	2104      	movs	r1, #4
 80034bc:	438a      	bics	r2, r1
 80034be:	601a      	str	r2, [r3, #0]
  }
}
 80034c0:	4770      	bx	lr
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	e000e010 	.word	0xe000e010

080034c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034c8:	b510      	push	{r4, lr}
 80034ca:	1c04      	adds	r4, r0, #0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80034cc:	f7ff fbbe 	bl	8002c4c <HAL_RCC_GetHCLKFreq>
 80034d0:	21fa      	movs	r1, #250	; 0xfa
 80034d2:	0089      	lsls	r1, r1, #2
 80034d4:	f7fc fe2c 	bl	8000130 <__aeabi_uidiv>
 80034d8:	f7ff ffce 	bl	8003478 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80034dc:	2001      	movs	r0, #1
 80034de:	4240      	negs	r0, r0
 80034e0:	1c21      	adds	r1, r4, #0
 80034e2:	2200      	movs	r2, #0
 80034e4:	f7ff ff8c 	bl	8003400 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80034e8:	2000      	movs	r0, #0
 80034ea:	bd10      	pop	{r4, pc}

080034ec <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034ec:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034ee:	4b06      	ldr	r3, [pc, #24]	; (8003508 <HAL_Init+0x1c>)
 80034f0:	2110      	movs	r1, #16
 80034f2:	681a      	ldr	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80034f4:	2003      	movs	r0, #3
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034f6:	430a      	orrs	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80034fa:	f7ff ffe5 	bl	80034c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034fe:	f7fc fed1 	bl	80002a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8003502:	2000      	movs	r0, #0
 8003504:	bd08      	pop	{r3, pc}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	40022000 	.word	0x40022000

0800350c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800350c:	4b02      	ldr	r3, [pc, #8]	; (8003518 <HAL_IncTick+0xc>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	3201      	adds	r2, #1
 8003512:	601a      	str	r2, [r3, #0]
}
 8003514:	4770      	bx	lr
 8003516:	46c0      	nop			; (mov r8, r8)
 8003518:	20001394 	.word	0x20001394

0800351c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800351c:	4b01      	ldr	r3, [pc, #4]	; (8003524 <HAL_GetTick+0x8>)
 800351e:	6818      	ldr	r0, [r3, #0]
}
 8003520:	4770      	bx	lr
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	20001394 	.word	0x20001394

08003528 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800352a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800352c:	f7ff fff6 	bl	800351c <HAL_GetTick>
  uint32_t wait = Delay;
 8003530:	9c01      	ldr	r4, [sp, #4]
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 8003532:	1c05      	adds	r5, r0, #0
  uint32_t wait = Delay;
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8003534:	1c63      	adds	r3, r4, #1
 8003536:	1e5a      	subs	r2, r3, #1
 8003538:	4193      	sbcs	r3, r2
 800353a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800353c:	f7ff ffee 	bl	800351c <HAL_GetTick>
 8003540:	1b40      	subs	r0, r0, r5
 8003542:	42a0      	cmp	r0, r4
 8003544:	d3fa      	bcc.n	800353c <HAL_Delay+0x14>
  {
  }
}
 8003546:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08003548 <__libc_init_array>:
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	4b0e      	ldr	r3, [pc, #56]	; (8003584 <__libc_init_array+0x3c>)
 800354c:	4d0e      	ldr	r5, [pc, #56]	; (8003588 <__libc_init_array+0x40>)
 800354e:	2400      	movs	r4, #0
 8003550:	1aed      	subs	r5, r5, r3
 8003552:	10ad      	asrs	r5, r5, #2
 8003554:	1c1e      	adds	r6, r3, #0
 8003556:	42ac      	cmp	r4, r5
 8003558:	d004      	beq.n	8003564 <__libc_init_array+0x1c>
 800355a:	00a3      	lsls	r3, r4, #2
 800355c:	58f3      	ldr	r3, [r6, r3]
 800355e:	4798      	blx	r3
 8003560:	3401      	adds	r4, #1
 8003562:	e7f8      	b.n	8003556 <__libc_init_array+0xe>
 8003564:	f000 f850 	bl	8003608 <_init>
 8003568:	4b08      	ldr	r3, [pc, #32]	; (800358c <__libc_init_array+0x44>)
 800356a:	4d09      	ldr	r5, [pc, #36]	; (8003590 <__libc_init_array+0x48>)
 800356c:	2400      	movs	r4, #0
 800356e:	1aed      	subs	r5, r5, r3
 8003570:	10ad      	asrs	r5, r5, #2
 8003572:	1c1e      	adds	r6, r3, #0
 8003574:	42ac      	cmp	r4, r5
 8003576:	d004      	beq.n	8003582 <__libc_init_array+0x3a>
 8003578:	00a3      	lsls	r3, r4, #2
 800357a:	58f3      	ldr	r3, [r6, r3]
 800357c:	4798      	blx	r3
 800357e:	3401      	adds	r4, #1
 8003580:	e7f8      	b.n	8003574 <__libc_init_array+0x2c>
 8003582:	bd70      	pop	{r4, r5, r6, pc}
 8003584:	0800379c 	.word	0x0800379c
 8003588:	0800379c 	.word	0x0800379c
 800358c:	0800379c 	.word	0x0800379c
 8003590:	080037a0 	.word	0x080037a0

08003594 <memcpy>:
 8003594:	b510      	push	{r4, lr}
 8003596:	2300      	movs	r3, #0
 8003598:	4293      	cmp	r3, r2
 800359a:	d003      	beq.n	80035a4 <memcpy+0x10>
 800359c:	5ccc      	ldrb	r4, [r1, r3]
 800359e:	54c4      	strb	r4, [r0, r3]
 80035a0:	3301      	adds	r3, #1
 80035a2:	e7f9      	b.n	8003598 <memcpy+0x4>
 80035a4:	bd10      	pop	{r4, pc}

080035a6 <strcat>:
 80035a6:	b510      	push	{r4, lr}
 80035a8:	1c02      	adds	r2, r0, #0
 80035aa:	7813      	ldrb	r3, [r2, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <strcat+0xe>
 80035b0:	3201      	adds	r2, #1
 80035b2:	e7fa      	b.n	80035aa <strcat+0x4>
 80035b4:	5ccc      	ldrb	r4, [r1, r3]
 80035b6:	54d4      	strb	r4, [r2, r3]
 80035b8:	3301      	adds	r3, #1
 80035ba:	2c00      	cmp	r4, #0
 80035bc:	d1fa      	bne.n	80035b4 <strcat+0xe>
 80035be:	bd10      	pop	{r4, pc}

080035c0 <strcpy>:
 80035c0:	1c03      	adds	r3, r0, #0
 80035c2:	780a      	ldrb	r2, [r1, #0]
 80035c4:	3101      	adds	r1, #1
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	3301      	adds	r3, #1
 80035ca:	2a00      	cmp	r2, #0
 80035cc:	d1f9      	bne.n	80035c2 <strcpy+0x2>
 80035ce:	4770      	bx	lr

080035d0 <strlen>:
 80035d0:	2300      	movs	r3, #0
 80035d2:	5cc2      	ldrb	r2, [r0, r3]
 80035d4:	3301      	adds	r3, #1
 80035d6:	2a00      	cmp	r2, #0
 80035d8:	d1fb      	bne.n	80035d2 <strlen+0x2>
 80035da:	1e58      	subs	r0, r3, #1
 80035dc:	4770      	bx	lr

080035de <strncpy>:
 80035de:	b530      	push	{r4, r5, lr}
 80035e0:	1c03      	adds	r3, r0, #0
 80035e2:	2a00      	cmp	r2, #0
 80035e4:	d007      	beq.n	80035f6 <strncpy+0x18>
 80035e6:	780c      	ldrb	r4, [r1, #0]
 80035e8:	3301      	adds	r3, #1
 80035ea:	1e5d      	subs	r5, r3, #1
 80035ec:	3a01      	subs	r2, #1
 80035ee:	702c      	strb	r4, [r5, #0]
 80035f0:	3101      	adds	r1, #1
 80035f2:	2c00      	cmp	r4, #0
 80035f4:	d1f5      	bne.n	80035e2 <strncpy+0x4>
 80035f6:	189a      	adds	r2, r3, r2
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d003      	beq.n	8003604 <strncpy+0x26>
 80035fc:	2100      	movs	r1, #0
 80035fe:	7019      	strb	r1, [r3, #0]
 8003600:	3301      	adds	r3, #1
 8003602:	e7f9      	b.n	80035f8 <strncpy+0x1a>
 8003604:	bd30      	pop	{r4, r5, pc}
	...

08003608 <_init>:
 8003608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800360e:	bc08      	pop	{r3}
 8003610:	469e      	mov	lr, r3
 8003612:	4770      	bx	lr

08003614 <_fini>:
 8003614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800361a:	bc08      	pop	{r3}
 800361c:	469e      	mov	lr, r3
 800361e:	4770      	bx	lr
