# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: veloce_europa_top_light_real_lpddr
  description: "Veloce dut=top_light"
  authors:
    - "Antoine Madec <antoine.madec@axelera.ai>"
    - "Stephane Gros <stephane.gros@axelera.ai>"

dependencies:
  europa_asic_pkg:          { path: "$REPO_ROOT/hw/impl/europa/asic/rtl/pkg" }
  europa_asic_top_light:    { path: "" }
  europa_stubs:             { path: "" }
  emmc_softmodel:           { path: "" }
  spinor_softmodel:         { path: "" }

sources:
  - target: simulation
    files:
      - /data/foundry/dram_simulation_models/samsung/lpddr5x_qst_behav_rev0.30_D1z_16Gb_x16.vp
  - target: any(emulation, simulation)
    include_dirs:
      - $REPO_ROOT/hw/vendor/axelera/cva6v/default/dv/rtl
      - $CVA6V_HOME/cva6v/rtl
      - $NDS_HOME/andes_ip/mk_core/top/hdl
      - $NDS_HOME/testbench
    files:
      - $REPO_ROOT/hw/vendor/axelera/cva6v/default/dv/rtl/cva6v_cva6_rvfi.sv
      - ../common/rvfi_tracer.sv
      - ../common/cva6v_monitor.sv
      - ../common/instn_simple_pipe_mon.sv
      - ../common/uart_xactor.sv
      - ../top/hdl_top.sv
