# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/Decoder32_5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:11 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/Decoder32_5.sv 
# -- Compiling module Decoder32_5
# -- Compiling module Decoder32_5_testbench
# 
# Top level modules:
# 	Decoder32_5_testbench
# End time: 23:53:11 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/Decoder8_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:11 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/Decoder8_3.sv 
# -- Compiling module Decoder8_3
# -- Compiling module Decoder8_3_testbench
# 
# Top level modules:
# 	Decoder8_3_testbench
# End time: 23:53:11 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:11 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:53:11 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:11 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:53:11 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux4_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:11 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:53:11 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux32_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 23:53:12 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/oneRegister.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/oneRegister.sv 
# -- Compiling module oneRegister
# 
# Top level modules:
# 	oneRegister
# End time: 23:53:12 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:53:12 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files {C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux16_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:12 on Oct 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files" C:/Users/Alan/iCloudDrive/Documents/UW/EE469/Lab1_files/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 23:53:12 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux2_1_testbench
# vsim work.mux2_1_testbench 
# Start time: 23:57:50 on Oct 18,2022
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
add wave -position end  sim:/mux2_1_testbench/out
add wave -position end  sim:/mux2_1_testbench/in1
add wave -position end  sim:/mux2_1_testbench/in2
add wave -position end  sim:/mux2_1_testbench/s
run -all
