---
layout: default
title: "Single-Cycle, Multicycle & Pipelined RISC-V Processor Design"
date: "2021-12-10"
project_link:  "#"
description: "Datapath design for R-Type, S-Type, I-Type, J-Type Instructions. Controller Design (Main Decoder Design, ALU Decoder Design). RTL Simulation and Test-bench in Verilog. Theory to Implementation."
demonstrations: []
funding_name: "Self-funded"
funding_link: "#"
---
