

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'
================================================================
* Date:           Tue Jun 25 13:53:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.556 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|        ?|  5.170 us|         ?|  517|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_265_1_VITIS_LOOP_267_2  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 3 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%cols_log_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_log"   --->   Operation 9 'read' 'cols_log_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ram_V = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 12 'alloca' 'ram_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 13 [1/1] (1.38ns)   --->   "%cols = shl i32 1, i32 %cols_log_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:259]   --->   Operation 13 'shl' 'cols' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cols, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_log, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %store_temp10, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %norm9, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_read"   --->   Operation 19 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast1 = zext i27 %trunc_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 20 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.42ns)   --->   "%bound = mul i59 %cast, i59 %cast1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%icmp_ln267_1 = icmp_eq  i27 %trunc_ln, i27 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 22 'icmp' 'icmp_ln267_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln265_1 = icmp_eq  i59 %bound, i59 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 23 'icmp' 'icmp_ln265_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265_1, void %for.inc11.preheader, void %for.body.i.i.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 24 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln265 = br void %for.inc11" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 25 'br' 'br_ln265' <Predicate = (!icmp_ln265_1)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln26715 = phi i1 %icmp_ln267, void %for.inc11, i1 %icmp_ln267_1, void %for.inc11.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 26 'phi' 'icmp_ln26715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i14 = phi i27 %i, void %for.inc11, i27 0, void %for.inc11.preheader"   --->   Operation 27 'phi' 'i14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten12 = phi i59 %add_ln265, void %for.inc11, i59 0, void %for.inc11.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 28 'phi' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.32ns)   --->   "%select_ln265 = select i1 %icmp_ln26715, i27 0, i27 %i14" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 29 'select' 'select_ln265' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i27 %select_ln265" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 30 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln271)   --->   "%mul_ln271 = mul i9 %trunc_ln271, i9 %empty" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 31 'mul' 'mul_ln271' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.96ns)   --->   "%i = add i27 %select_ln265, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.09ns)   --->   "%add_ln265 = add i59 %indvar_flatten12, i59 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 33 'add' 'add_ln265' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.02ns)   --->   "%icmp_ln267 = icmp_eq  i27 %i, i27 %trunc_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 34 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln265 = icmp_eq  i59 %add_ln265, i59 %bound" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 35 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.inc11, void %for.body.i.i.preheader.loopexit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 36 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 37 [2/3] (0.99ns) (grouped into DSP with root node add_ln271)   --->   "%mul_ln271 = mul i9 %trunc_ln271, i9 %empty" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 37 'mul' 'mul_ln271' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%j_116 = phi i32 %j, void %for.inc11, i32 1, void %for.inc11.preheader"   --->   Operation 38 'phi' 'j_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%j13 = phi i32 %j_2, void %for.inc11, i32 0, void %for.inc11.preheader"   --->   Operation 39 'phi' 'j13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.44ns)   --->   "%j_2 = select i1 %icmp_ln26715, i32 %j_116, i32 %j13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 40 'select' 'j_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i32 %j_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 41 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/3] (0.00ns) (grouped into DSP with root node add_ln271)   --->   "%mul_ln271 = mul i9 %trunc_ln271, i9 %empty" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 42 'mul' 'mul_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln271 = add i9 %mul_ln271, i9 %trunc_ln265" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 43 'add' 'add_ln271' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (1.01ns)   --->   "%j = add i32 %j_2, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 44 'add' 'j' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.85>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_265_1_VITIS_LOOP_267_2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:269]   --->   Operation 46 'specpipeline' 'specpipeline_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270]   --->   Operation 47 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.62ns)   --->   "%p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %norm9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270]   --->   Operation 48 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_6 : Operation 49 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln271 = add i9 %mul_ln271, i9 %trunc_ln265" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 49 'add' 'add_ln271' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i9 %add_ln271" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 50 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ram_V_addr = getelementptr i256 %ram_V, i64 0, i64 %zext_ln271" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 51 'getelementptr' 'ram_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln271 = store i256 %p_Val2_s, i9 %ram_V_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 52 'store' 'store_ln271' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_233 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 53 'speclooptripcount' 'empty_233' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln265_1)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_232 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3, i256 %ram_V, i256 %store_temp10"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3, i256 %ram_V, i256 %store_temp10"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln280 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:280]   --->   Operation 58 'ret' 'ret_ln280' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.23ns
The critical path consists of the following:
	fifo read operation ('cols_log_read') on port 'cols_log' [6]  (1.84 ns)
	'shl' operation ('cols', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:259) [13]  (1.39 ns)

 <State 2>: 4.56ns
The critical path consists of the following:
	'mul' operation ('bound', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262) [17]  (3.42 ns)
	'icmp' operation ('icmp_ln265_1', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265) [19]  (1.14 ns)

 <State 3>: 2.31ns
The critical path consists of the following:
	'phi' operation ('icmp_ln26715', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267) with incoming values : ('icmp_ln267_1', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267) ('icmp_ln267', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267) [25]  (0 ns)
	'select' operation ('select_ln265', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265) [30]  (0.324 ns)
	'add' operation ('i', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267) [42]  (0.965 ns)
	'icmp' operation ('icmp_ln267', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267) [44]  (1.03 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('mul_ln271', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271) [37]  (0.996 ns)

 <State 5>: 1.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265) [24]  (0 ns)
	'select' operation ('j_2', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265) [31]  (0.449 ns)
	'add' operation ('j', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265) [45]  (1.02 ns)

 <State 6>: 2.86ns
The critical path consists of the following:
	fifo read operation ('__Val2__', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270) on port 'norm9' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270) [35]  (1.62 ns)
	'store' operation ('store_ln271', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271) of variable '__Val2__', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270 on array 'ram.V', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262 [41]  (1.24 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
