// SPDX-License-Identifier: Apache-2.0
// Copyright (c) 2026 Fábio Henrique de Lima Silva (fhl.bsb@gmail.com) All rights reserved.

//! Micro-benchmarks of FastMath activation kernels (Tanh, Sigmoid) and dot-product
//! primitives.
//!
//! Covers AVX2 and AVX-512 SIMD paths, plus multiple Padé/polynomial approximation
//! schemes used across WaveNet, LSTM, and A2 inference.
//!
//! ## Running
//!
//! ```sh
//! cargo bench --bench math_bench
//! ```

use criterion::{Criterion, criterion_group, criterion_main};
use nam_rs::math::common::AlignedVec;

/// Measures the performance of the AVX2-optimized `tanh` activation kernel.
/// Uses piecewise minimax odd polynomials (degree 5) with branchless blending
/// for maximum throughput at the expense of sub-sample precision.
fn bench_tanh_slice_256(c: &mut Criterion) {
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();

    c.bench_function("FastMath_tanh_AVX2_256elem", |b| {
        let mut buf = base.clone();
        b.iter(|| {
            buf.copy_from_slice(&base);
            unsafe { nam_rs::math::activations::tanh_slice_avx2(&mut buf) };
        });
    });
}

/// A8: Padé [5,4] tanh with single Newton-Raphson on reciprocal (AVX2).
/// Evaluates rcp_ps + 1×NR throughput vs div_ps and NR2.
fn bench_tanh_pade_nr1_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PadeNR1_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for chunk in buf.chunks_exact_mut(8) {
                    let x = _mm256_loadu_ps(chunk.as_ptr());
                    let y = nam_rs::math::activations::simd_tanh_pade_nr1_avx2(x);
                    _mm256_storeu_ps(chunk.as_mut_ptr(), y);
                }
            }
        });
    });
}

/// A8: Padé [5,4] tanh with single Newton-Raphson — dual path (AVX2).
/// Measures throughput when processing two independent registers.
fn bench_tanh_pade_nr1_dual_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PadeNR1_Dual_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for pair in buf.chunks_exact_mut(16) {
                    let x1 = _mm256_loadu_ps(pair[0..8].as_ptr());
                    let x2 = _mm256_loadu_ps(pair[8..16].as_ptr());
                    let (y1, y2) = nam_rs::math::activations::simd_tanh_pade_nr1_dual_avx2(x1, x2);
                    _mm256_storeu_ps(pair[0..8].as_mut_ptr(), y1);
                    _mm256_storeu_ps(pair[8..16].as_mut_ptr(), y2);
                }
            }
        });
    });
}

/// E8.T04: Padé [5,4] tanh with double Newton-Raphson on reciprocal (AVX2).
/// Evaluates rcp_ps + 2×NR iteration throughput vs piecewise minimax.
fn bench_tanh_pade_nr2_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PadeNR2_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for chunk in buf.chunks_exact_mut(8) {
                    let x = _mm256_loadu_ps(chunk.as_ptr());
                    let y = nam_rs::math::activations::simd_tanh_pade_nr2_avx2(x);
                    _mm256_storeu_ps(chunk.as_mut_ptr(), y);
                }
            }
        });
    });
}

/// E8.T04: Padé [5,4] tanh with hardware division oracle (AVX2).
/// IEEE 754 full-precision reference — maximum fidelity, minimum throughput.
fn bench_tanh_pade_div_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PadeDiv_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for chunk in buf.chunks_exact_mut(8) {
                    let x = _mm256_loadu_ps(chunk.as_ptr());
                    let y = nam_rs::math::activations::simd_tanh_avx2(x);
                    _mm256_storeu_ps(chunk.as_mut_ptr(), y);
                }
            }
        });
    });
}

/// Measures the performance of the AVX2-optimized `sigmoid` activation kernel.
/// Essential for LSTM models, this kernel converts the approximate tanh into a
/// logistic function (0 to 1) to control memory gates.
fn bench_sigmoid_slice_256(c: &mut Criterion) {
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();

    c.bench_function("FastMath_sigmoid_AVX2_256elem", |b| {
        let mut buf = base.clone();
        b.iter(|| {
            buf.copy_from_slice(&base);
            unsafe { nam_rs::math::activations::sigmoid_slice_avx2(&mut buf) };
        });
    });
}

/// TC3: Polynomial tanh with hardware division (AVX2).
/// IEEE 754 full-precision division — baseline for NR evaluation.
fn bench_tanh_poly_div_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PolyDiv_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for chunk in buf.chunks_exact_mut(8) {
                    let x = _mm256_loadu_ps(chunk.as_ptr());
                    let y = nam_rs::math::activations::simd_tanh_poly_avx2(x);
                    _mm256_storeu_ps(chunk.as_mut_ptr(), y);
                }
            }
        });
    });
}

/// TC3: Polynomial tanh with single Newton-Raphson on reciprocal (AVX2).
/// Evaluates rcp_ps + 1×NR throughput vs hardware division.
fn bench_tanh_poly_nr1_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PolyNR1_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for chunk in buf.chunks_exact_mut(8) {
                    let x = _mm256_loadu_ps(chunk.as_ptr());
                    let y = nam_rs::math::activations::simd_tanh_poly_nr1_avx2(x);
                    _mm256_storeu_ps(chunk.as_mut_ptr(), y);
                }
            }
        });
    });
}

/// TC3: Polynomial tanh with double Newton-Raphson on reciprocal (AVX2).
/// Evaluates rcp_ps + 2×NR throughput vs NR1 and hardware division (oracle).
fn bench_tanh_poly_nr2_256(c: &mut Criterion) {
    use std::arch::x86_64::*;
    let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
    c.bench_function("FastMath_tanh_PolyNR2_AVX2_256elem", |b| {
        b.iter(|| {
            let mut buf = base.clone();
            unsafe {
                for chunk in buf.chunks_exact_mut(8) {
                    let x = _mm256_loadu_ps(chunk.as_ptr());
                    let y = nam_rs::math::activations::simd_tanh_poly_nr2_avx2(x);
                    _mm256_storeu_ps(chunk.as_mut_ptr(), y);
                }
            }
        });
    });
}

/// Measures the throughput of the AVX2 dot product with f16 (Half Precision) weights.
/// This technique reduces memory bandwidth usage by 50% and improves
/// L1 cache locality, crucial for WaveNet dense layers.
fn bench_dot_product_avx2_256(c: &mut Criterion) {
    let vec_a = AlignedVec::from_vec((0..256).map(|i| (i as f32) * 0.1).collect())
        .expect("bench allocation failed");
    let vec_b = AlignedVec::from_vec((0..256).map(|i| (i as f32) * -0.1).collect())
        .expect("bench allocation failed");

    c.bench_function("DotProduct_AVX2_256elem", |b| {
        b.iter(|| unsafe {
            nam_rs::math::gemm::dot_basic::dot_product_avx2(
                std::hint::black_box(&vec_a),
                std::hint::black_box(&vec_b),
            )
        });
    });
}

/// Dot product version for small vectors (64 elements).
/// Represents the typical intermediate layer size in lightweight models.
fn bench_dot_product_avx2_64(c: &mut Criterion) {
    let vec_a = AlignedVec::from_vec((0..64).map(|i| (i as f32) * 0.1).collect())
        .expect("bench allocation failed");
    let vec_b = AlignedVec::from_vec((0..64).map(|i| (i as f32) * -0.1).collect())
        .expect("bench allocation failed");
    c.bench_function("DotProduct_AVX2_64elem", |b| {
        b.iter(|| unsafe {
            nam_rs::math::gemm::dot_basic::dot_product_avx2(
                std::hint::black_box(&vec_a),
                std::hint::black_box(&vec_b),
            )
        });
    });
}

/// Benchmarks for processors that support AVX-512 (e.g. AMD Zen 4, Intel Ice Lake+).
/// AVX-512 allows processing 16 floats simultaneously (512 bits), theoretically
/// doubling throughput compared to AVX2.
fn bench_tanh_avx512_256elem(c: &mut Criterion) {
    if std::is_x86_feature_detected!("avx512f") && std::is_x86_feature_detected!("avx512vl") {
        let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
        c.bench_function("FastMath_tanh_AVX512_256elem", |b| {
            let mut buf = base.clone();
            b.iter(|| {
                buf.copy_from_slice(&base);
                unsafe { nam_rs::math::activations::tanh_slice_avx512(&mut buf) };
            });
        });
    }
}

fn bench_sigmoid_avx512_256elem(c: &mut Criterion) {
    if std::is_x86_feature_detected!("avx512f") && std::is_x86_feature_detected!("avx512vl") {
        let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
        c.bench_function("FastMath_sigmoid_AVX512_256elem", |b| {
            let mut buf = base.clone();
            b.iter(|| {
                buf.copy_from_slice(&base);
                unsafe { nam_rs::math::activations::sigmoid_slice_avx512(&mut buf) };
            });
        });
    }
}

/// A8: Padé [5,4] tanh with single Newton-Raphson (AVX-512).
fn bench_tanh_pade_nr1_avx512_256elem(c: &mut Criterion) {
    if std::is_x86_feature_detected!("avx512f") && std::is_x86_feature_detected!("avx512vl") {
        use std::arch::x86_64::*;
        let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
        c.bench_function("FastMath_tanh_PadeNR1_AVX512_256elem", |b| {
            b.iter(|| {
                let mut buf = base.clone();
                unsafe {
                    for chunk in buf.chunks_exact_mut(16) {
                        let x = _mm512_loadu_ps(chunk.as_ptr());
                        let y = nam_rs::math::activations::simd_tanh_pade_nr1_avx512(x);
                        _mm512_storeu_ps(chunk.as_mut_ptr(), y);
                    }
                }
            });
        });
    }
}

/// E8.T04: Padé [5,4] tanh with double Newton-Raphson (AVX-512).
fn bench_tanh_pade_nr2_avx512_256elem(c: &mut Criterion) {
    if std::is_x86_feature_detected!("avx512f") && std::is_x86_feature_detected!("avx512vl") {
        use std::arch::x86_64::*;
        let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
        c.bench_function("FastMath_tanh_PadeNR2_AVX512_256elem", |b| {
            b.iter(|| {
                let mut buf = base.clone();
                unsafe {
                    for chunk in buf.chunks_exact_mut(16) {
                        let x = _mm512_loadu_ps(chunk.as_ptr());
                        let y = nam_rs::math::activations::simd_tanh_pade_nr2_avx512(x);
                        _mm512_storeu_ps(chunk.as_mut_ptr(), y);
                    }
                }
            });
        });
    }
}

/// E8.T04: Padé [5,4] tanh with hardware division oracle (AVX-512).
fn bench_tanh_pade_div_avx512_256elem(c: &mut Criterion) {
    if std::is_x86_feature_detected!("avx512f") && std::is_x86_feature_detected!("avx512vl") {
        use std::arch::x86_64::*;
        let base: Vec<f32> = (0..256).map(|i| ((i as f32) * 0.05) - 6.4).collect();
        c.bench_function("FastMath_tanh_PadeDiv_AVX512_256elem", |b| {
            b.iter(|| {
                let mut buf = base.clone();
                unsafe {
                    for chunk in buf.chunks_exact_mut(16) {
                        let x = _mm512_loadu_ps(chunk.as_ptr());
                        let y = nam_rs::math::activations::simd_tanh_avx512(x);
                        _mm512_storeu_ps(chunk.as_mut_ptr(), y);
                    }
                }
            });
        });
    }
}

criterion_group! {
    name = math_benches;
    config = criterion::Criterion::default().sample_size(50);
    targets = bench_tanh_slice_256,
    bench_tanh_pade_nr1_256,
    bench_tanh_pade_nr1_dual_256,
    bench_tanh_pade_nr2_256,
    bench_tanh_pade_div_256,
    bench_sigmoid_slice_256,
    bench_tanh_poly_div_256,
    bench_tanh_poly_nr1_256,
    bench_tanh_poly_nr2_256,
    bench_dot_product_avx2_256,
    bench_dot_product_avx2_64,
    bench_tanh_avx512_256elem,
    bench_sigmoid_avx512_256elem,
    bench_tanh_pade_nr1_avx512_256elem,
    bench_tanh_pade_nr2_avx512_256elem,
    bench_tanh_pade_div_avx512_256elem
}

criterion_main!(math_benches);
