

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 112 clock pin(s) of sequential element(s)
0 instances converted, 112 sequential instances remain driven by gated/generated clocks

======================================== Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                          
-----------------------------------------------------------------------------------------------------------------
@K:CKID0004       PIXCLK              port                   27         u_sony_block_to_yuv422_csi.frame_state[1]
=================================================================================================================
================================================================================================================================== Gated/Generated Clocks ==================================================================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type     Fanout     Sample Instance                                       Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_pll_pix2byte_YUV422_8bit_4lane.PLLInst_0          EHXPLLJ                100        u_LP_HS_DELAY_CNTRL.data_dly[17].hold_data_CF4[4]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       u_sony_block_to_yuv422_csi.plldoubler.PLLInst_0     EHXPLLJ                8          u_sony_block_to_yuv422_csi.data_out[7]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC               CLKDIVC                4          u_DPHY_TX_INST.u_oDDRx4.FF_0                          No gated clock conversion method for cell cell:LUCENT.FD1P3DX                                                                 
============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

