#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Aug 04 14:31:31 2018
# Process ID: 1912
# Log file: H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1/ov7670_vga.vdi
# Journal file: H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ov7670_vga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/ila_0_synth_1/ila_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'DATA_processing/your_instance_name'
INFO: [Netlist 29-17] Analyzing 1329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.980 ; gain = 528.402
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/ila_0/ila_v5_1/constraints/ila.xdc] for cell 'your_instance_name'
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Aug 04 14:37:33 2018
# Process ID: 6168
# Log file: H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1/ov7670_vga.vdi
# Journal file: H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ov7670_vga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/ila_0_synth_1/ila_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'DATA_processing/your_instance_name'
INFO: [Netlist 29-17] Analyzing 1333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1098.926 ; gain = 528.621
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/ila_0/ila_v5_1/constraints/ila.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/ila_0/ila_v5_1/constraints/ila.xdc] for cell 'your_instance_name'
Parsing XDC File [H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/constrs_1/new/ov7670_1.xdc]
Finished Parsing XDC File [H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/constrs_1/new/ov7670_1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/ila_0_synth_1/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 768 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 736 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1144.297 ; gain = 926.766
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1144.297 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Professional_programfiles/VIVADO/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "5613ad1ec216ae10".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1147.059 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cf79a036

Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1147.059 ; gain = 2.762

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c58e3a63

Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 1147.059 ; gain = 2.762

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 14 cells.
Phase 3 Constant Propagation | Checksum: 250f8b894

Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 1147.059 ; gain = 2.762

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 329 unconnected nets.
INFO: [Opt 31-11] Eliminated 73 unconnected cells.
Phase 4 Sweep | Checksum: 14204fcbb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 1147.059 ; gain = 2.762

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1147.059 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14204fcbb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 1147.059 ; gain = 2.762
Implement Debug Cores | Checksum: f1535211
Logic Optimization | Checksum: 20e9a75e8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 255 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 221 newly gated: 57 Total Ports: 510
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1ea6731dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1794.410 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ea6731dc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.410 ; gain = 647.352
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:39 . Memory (MB): peak = 1794.410 ; gain = 650.113
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1794.410 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1/ov7670_vga_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1014666bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1794.410 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1794.410 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1794.410 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 8fcf62ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.410 ; gain = 0.000
