// -------------------------------------------------------------
// 
// File Name: hdlsrc\DUC\FilterCoef_block.v
// Created: 2025-01-05 17:57:41
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: FilterCoef_block
// Source Path: DUC/DUC_module/Halfband Filter 2/Filter/FilterCoef
// Hierarchy Level: 3
// Model version: 3.21
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module FilterCoef_block
          (CoefOut_1,
           CoefOut_3,
           CoefOut_5,
           CoefOut_7,
           CoefOut_9,
           CoefOut_11,
           CoefOut_13,
           CoefOut_15,
           CoefOut_17,
           CoefOut_19,
           CoefOut_21,
           CoefOut_23,
           CoefOut_24);


  output  signed [15:0] CoefOut_1;  // sfix16_En15
  output  signed [15:0] CoefOut_3;  // sfix16_En15
  output  signed [15:0] CoefOut_5;  // sfix16_En15
  output  signed [15:0] CoefOut_7;  // sfix16_En15
  output  signed [15:0] CoefOut_9;  // sfix16_En15
  output  signed [15:0] CoefOut_11;  // sfix16_En15
  output  signed [15:0] CoefOut_13;  // sfix16_En15
  output  signed [15:0] CoefOut_15;  // sfix16_En15
  output  signed [15:0] CoefOut_17;  // sfix16_En15
  output  signed [15:0] CoefOut_19;  // sfix16_En15
  output  signed [15:0] CoefOut_21;  // sfix16_En15
  output  signed [15:0] CoefOut_23;  // sfix16_En15
  output  signed [15:0] CoefOut_24;  // sfix16_En15


  wire signed [15:0] CoefData_1;  // sfix16_En15
  wire signed [15:0] CoefData_3;  // sfix16_En15
  wire signed [15:0] CoefData_5;  // sfix16_En15
  wire signed [15:0] CoefData_7;  // sfix16_En15
  wire signed [15:0] CoefData_9;  // sfix16_En15
  wire signed [15:0] CoefData_11;  // sfix16_En15
  wire signed [15:0] CoefData_13;  // sfix16_En15
  wire signed [15:0] CoefData_15;  // sfix16_En15
  wire signed [15:0] CoefData_17;  // sfix16_En15
  wire signed [15:0] CoefData_19;  // sfix16_En15
  wire signed [15:0] CoefData_21;  // sfix16_En15
  wire signed [15:0] CoefData_23;  // sfix16_En15
  wire signed [15:0] CoefData_24;  // sfix16_En15


  // CoefReg_2
  assign CoefData_1 = 16'sb1111111111111111;

  assign CoefOut_1 = CoefData_1;

  // CoefReg_4
  assign CoefData_3 = 16'sb0000000000000011;

  assign CoefOut_3 = CoefData_3;

  // CoefReg_6
  assign CoefData_5 = 16'sb1111111111110101;

  assign CoefOut_5 = CoefData_5;

  // CoefReg_8
  assign CoefData_7 = 16'sb0000000000011111;

  assign CoefOut_7 = CoefData_7;

  // CoefReg_10
  assign CoefData_9 = 16'sb1111111110110101;

  assign CoefOut_9 = CoefData_9;

  // CoefReg_12
  assign CoefData_11 = 16'sb0000000010011101;

  assign CoefOut_11 = CoefData_11;

  // CoefReg_14
  assign CoefData_13 = 16'sb1111111011010001;

  assign CoefOut_13 = CoefData_13;

  // CoefReg_16
  assign CoefData_15 = 16'sb0000001000100011;

  assign CoefOut_15 = CoefData_15;

  // CoefReg_18
  assign CoefData_17 = 16'sb1111110001001000;

  assign CoefOut_17 = CoefData_17;

  // CoefReg_20
  assign CoefData_19 = 16'sb0000011001111111;

  assign CoefOut_19 = CoefData_19;

  // CoefReg_22
  assign CoefData_21 = 16'sb1111001101111010;

  assign CoefOut_21 = CoefData_21;

  // CoefReg_24
  assign CoefData_23 = 16'sb0010100001100001;

  assign CoefOut_23 = CoefData_23;

  // CoefReg_25
  assign CoefData_24 = 16'sb0100000000000000;

  assign CoefOut_24 = CoefData_24;

endmodule  // FilterCoef_block

