Release 14.3 Map P.40xd (nt64)
Xilinx Mapping Report File for Design 'CHIP_SASEBO_GIII_AES'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o CHIP_SASEBO_GIII_AES_map.ncd CHIP_SASEBO_GIII_AES.ngd
CHIP_SASEBO_GIII_AES.pcf 
Target Device  : xc7k160t
Target Package : fbg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Tue Nov 30 16:41:22 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:   17
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of 202,800    0%
  Number of Slice LUTs:                          0 out of 101,400    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of  25,350    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                        50 out of     400   12%
    Number of LOCed IOBs:                       50 out of      50  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      0 out of      32    0%
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                0.05

Peak Memory Usage:  839 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1185 - One or more I/O components have an illegal combination of
   property values.  For each occurrence, the system will choose sensible
   defaults.  To view each occurrence, create a detailed map report (run map
   using the -detail option).
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<0>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<1>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<2>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<3>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<4>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<5>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<6>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<7>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<8>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<9>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<10>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<11>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<12>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<13>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<14>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <lbus_di_a<15>_IBUF> is incomplete. The
   signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network lbus_di_a<15>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 18 more times for the
   following (max. 5 shown):
   lbus_di_a<14>_IBUF,
   lbus_di_a<13>_IBUF,
   lbus_di_a<12>_IBUF,
   lbus_di_a<11>_IBUF,
   lbus_di_a<10>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| gpio_endn                          | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio_exec                          | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio_startn                        | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_clkn                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| lbus_di_a<0>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<1>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<2>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<3>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<4>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<5>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<6>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<7>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<8>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<9>                       | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<10>                      | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<11>                      | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<12>                      | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<13>                      | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<14>                      | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_di_a<15>                      | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<0>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<1>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<2>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<3>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<4>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<5>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<6>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<7>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<8>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<9>                         | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<10>                        | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<11>                        | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<12>                        | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<13>                        | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<14>                        | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_do<15>                        | IOB              | OUTPUT    | LVCMOS15             |       | 2        | SLOW |              |          |          |
| lbus_rdn                           | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| lbus_rstn                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| lbus_wrn                           | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| led<0>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<8>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<9>                             | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| osc_en_b                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
