
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 662.52

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: r_i[13] (input port clocked by core_clock)
Endpoint: u1_o_r[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.13    0.00    0.00  200.00 v r_i[13] (in)
                                         r_i[13] (net)
                  0.20    0.06  200.06 v input41/A (BUFx3_ASAP7_75t_R)
     2    0.98    5.00   10.12  210.18 v input41/Y (BUFx3_ASAP7_75t_R)
                                         net41 (net)
                  5.00    0.01  210.19 v _1123_/B (AND3x1_ASAP7_75t_R)
     1    0.65    6.13   11.95  222.14 v _1123_/Y (AND3x1_ASAP7_75t_R)
                                         _0258_ (net)
                  6.13    0.01  222.15 v u1_o_r[13]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.15   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.34    0.42    0.42 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   25.46   44.97   33.11   33.53 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 45.06    1.18   34.71 ^ clkbuf_4_5_0_clk/A (BUFx10_ASAP7_75t_R)
    15    9.41   12.21   26.39   61.10 ^ clkbuf_4_5_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_5_0_clk (net)
                 12.22    0.18   61.28 ^ u1_o_r[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   61.28   clock reconvergence pessimism
                         11.66   72.94   library hold time
                                 72.94   data required time
-----------------------------------------------------------------------------
                                 72.94   data required time
                               -222.15   data arrival time
-----------------------------------------------------------------------------
                                149.21   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[27]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    0.97    0.00    0.00  200.00 ^ r_i[32] (in)
                                         r_i[32] (net)
                  0.10    0.03  200.03 ^ input62/A (BUFx3_ASAP7_75t_R)
     3    2.81    8.87   11.66  211.70 ^ input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  8.87    0.11  211.81 ^ _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.08   36.84   23.24  235.04 v _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 36.84    0.06  235.10 v _0745_/B (NAND2x1_ASAP7_75t_R)
     5    3.81   34.90   27.83  262.93 ^ _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 34.90    0.27  263.19 ^ _0746_/B (AO21x1_ASAP7_75t_R)
     2    1.65   13.11   18.79  281.99 ^ _0746_/Y (AO21x1_ASAP7_75t_R)
                                         _0378_ (net)
                 13.11    0.03  282.01 ^ _0769_/B1 (AOI221x1_ASAP7_75t_R)
     8    8.92   92.52   45.45  327.46 v _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                 92.54    0.71  328.18 v _0824_/A (BUFx6f_ASAP7_75t_R)
    10    8.30   13.75   31.41  359.58 v _0824_/Y (BUFx6f_ASAP7_75t_R)
                                         _0445_ (net)
                 13.98    0.96  360.54 v _0857_/A2 (OA21x2_ASAP7_75t_R)
     1    0.85    6.56   18.48  379.03 v _0857_/Y (OA21x2_ASAP7_75t_R)
                                         _0470_ (net)
                  6.56    0.03  379.06 v _0858_/B (OA21x2_ASAP7_75t_R)
     1    0.68    6.10   11.89  390.95 v _0858_/Y (OA21x2_ASAP7_75t_R)
                                         _0165_ (net)
                  6.10    0.01  390.96 v l_o_r[27]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                390.96   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    2.48    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  1.23    0.39 1000.39 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   20.70   37.72   29.88 1030.27 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 37.79    0.93 1031.20 ^ clkbuf_4_14_0_clk/A (BUFx10_ASAP7_75t_R)
    10    7.33   10.42   24.34 1055.53 ^ clkbuf_4_14_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_14_0_clk (net)
                 10.44    0.19 1055.72 ^ l_o_r[27]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00 1055.72   clock reconvergence pessimism
                         -2.25 1053.47   library setup time
                               1053.47   data required time
-----------------------------------------------------------------------------
                               1053.47   data required time
                               -390.96   data arrival time
-----------------------------------------------------------------------------
                                662.52   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[27]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    0.97    0.00    0.00  200.00 ^ r_i[32] (in)
                                         r_i[32] (net)
                  0.10    0.03  200.03 ^ input62/A (BUFx3_ASAP7_75t_R)
     3    2.81    8.87   11.66  211.70 ^ input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  8.87    0.11  211.81 ^ _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.08   36.84   23.24  235.04 v _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 36.84    0.06  235.10 v _0745_/B (NAND2x1_ASAP7_75t_R)
     5    3.81   34.90   27.83  262.93 ^ _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 34.90    0.27  263.19 ^ _0746_/B (AO21x1_ASAP7_75t_R)
     2    1.65   13.11   18.79  281.99 ^ _0746_/Y (AO21x1_ASAP7_75t_R)
                                         _0378_ (net)
                 13.11    0.03  282.01 ^ _0769_/B1 (AOI221x1_ASAP7_75t_R)
     8    8.92   92.52   45.45  327.46 v _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                 92.54    0.71  328.18 v _0824_/A (BUFx6f_ASAP7_75t_R)
    10    8.30   13.75   31.41  359.58 v _0824_/Y (BUFx6f_ASAP7_75t_R)
                                         _0445_ (net)
                 13.98    0.96  360.54 v _0857_/A2 (OA21x2_ASAP7_75t_R)
     1    0.85    6.56   18.48  379.03 v _0857_/Y (OA21x2_ASAP7_75t_R)
                                         _0470_ (net)
                  6.56    0.03  379.06 v _0858_/B (OA21x2_ASAP7_75t_R)
     1    0.68    6.10   11.89  390.95 v _0858_/Y (OA21x2_ASAP7_75t_R)
                                         _0165_ (net)
                  6.10    0.01  390.96 v l_o_r[27]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                390.96   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    2.48    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  1.23    0.39 1000.39 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   20.70   37.72   29.88 1030.27 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 37.79    0.93 1031.20 ^ clkbuf_4_14_0_clk/A (BUFx10_ASAP7_75t_R)
    10    7.33   10.42   24.34 1055.53 ^ clkbuf_4_14_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_14_0_clk (net)
                 10.44    0.19 1055.72 ^ l_o_r[27]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00 1055.72   clock reconvergence pessimism
                         -2.25 1053.47   library setup time
                               1053.47   data required time
-----------------------------------------------------------------------------
                               1053.47   data required time
                               -390.96   data arrival time
-----------------------------------------------------------------------------
                                662.52   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
227.46380615234375

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7108

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
37.119441986083984

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8055

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
55.7233

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
61.2834

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
390.9558

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
662.5164

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
169.460691

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.34e-04   4.15e-06   2.32e-08   2.38e-04  38.3%
Combinational          7.64e-05   4.49e-05   6.33e-08   1.21e-04  19.5%
Clock                  1.63e-04   1.00e-04   6.17e-09   2.63e-04  42.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.74e-04   1.49e-04   9.27e-08   6.23e-04 100.0%
                          76.0%      24.0%       0.0%
