{
    "nl": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/34-openroad-resizertimingpostcts/state_machine.nl.v",
    "pnl": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/34-openroad-resizertimingpostcts/state_machine.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/34-openroad-resizertimingpostcts/state_machine.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/34-openroad-resizertimingpostcts/state_machine.odb",
    "sdc": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/34-openroad-resizertimingpostcts/state_machine.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/11-openroad-staprepnr/state_machine__nom_tt_025C_1v80.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/05-yosys-jsonheader/state_machine.h.json",
    "vh": "/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/27-odb-writeverilogheader/state_machine.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 351,
        "design__instance__area": 2509.91,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 4.90825e-05,
        "power__switching__total": 6.49482e-05,
        "power__leakage__total": 1.51807e-09,
        "power__total": 0.000114032,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.09969,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.2177,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.09969,
        "timing__setup__ws": 4.2177,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 145.0 50.0",
        "design__core__bbox": "5.52 10.88 139.38 38.08",
        "design__io": 95,
        "design__die__area": 7250,
        "design__core__area": 3640.99,
        "design__instance__count__stdcell": 351,
        "design__instance__area__stdcell": 2509.91,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.689347,
        "design__instance__utilization__stdcell": 0.689347,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 8622.88,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}