Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/VIVEK/TrafficLightController/Traffic_Light_Controller_TB_isim_beh.exe -prj C:/Users/VIVEK/TrafficLightController/Traffic_Light_Controller_TB_beh.prj work.Traffic_Light_Controller_TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/VIVEK/TrafficLightController/TrafficLightController.v" into library work
Analyzing Verilog file "C:/Users/VIVEK/TrafficLightController/Traffic_Light_Controller_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module TrafficLightController
Compiling module Traffic_Light_Controller_TB
WARNING:Simulator:833 - "C:/Users/VIVEK/TrafficLightController/Traffic_Light_Controller_TB.v" Line 47. Negative delay (-1863462912000.000000) treated as 0.
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/VIVEK/TrafficLightController/Traffic_Light_Controller_TB_isim_beh.exe
Fuse Memory Usage: 27524 KB
Fuse CPU Usage: 515 ms
