{\rtf1\ansi\ansicpg1252\deff0\uc1{\fonttbl{\f0\fcharset0 Times New Roman;}{\f1\fcharset0
Verdana;}{\f2\fcharset128 Verdana;}{\f3\fcharset136 Verdana;}{\f4\fcharset136 Times New Roman;
}{\f5\fcharset128 ??;}{\f6\fcharset0 ??;}{\f7\fcharset128 Times New Roman;}}{\colortbl
;\red0\green0\blue0 ;\red153\green205\blue255 ;\red204\green255\blue204 ;\red192
\green192\blue192 ;}{\stylesheet{\s0\nowidctlpar\nooverflow\sl240\slmult1\f0\fs20
\kerning28 Normal;}}\paperw11899\paperh16837\margt1440\margl1797\margr1797\margb1440
\headery720\footery864\deftab720\pgnstart1\viewkind1\viewscale100\fet0{\*\docvar
{ColorSet}{-1}}{\*\docvar{ColorPos}{-1}}{\*\docvar{StyleSet}{-1}}{\*\docvar{StylePos
}{-1}}\pard\plain\pard\nowidctlpar\nooverflow\sl240\slmult1{\f0\lang1033\fs20\kerning28
{\header\pard\nowidctlpar\nooverflow\sl240\slmult1\tqc\tx4320\tqr\tx8640\fs20\par
}{\footer\pard\nowidctlpar\nooverflow\sl240\slmult1\tqc\tx4320\tqr\tx8640\fs20\par
}\trowd\trgaph180\trrh385\trleft-180\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl
\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat2\clcbpat2\cellx621\clvertalc\clbrdrt
\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat2\clcbpat2
\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1
\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat2\clcbpat2\cellx9448\pard\intbl
\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\b\dbch\af2\loch\af1\hich\f1\lang2047
\fs24 PIN}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\b\dbch\af2
\loch\af1\hich\f1\lang2047\fs24 Function}\cell\pard\pard\intbl\nowidctlpar\nooverflow
\sl240\slmult1{\b\dbch\af2\loch\af1\hich\f1\lang2047\fs24 Description}\cell\pard
\pard\intbl\row\pard\trowd\trgaph180\trrh1129\trleft-180\clvertalc\clbrdrt\brdrs
\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3\cellx621
\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3\cellx9448
\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 1}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240
\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 URXD}\cell\pard\pard
\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\fs24\kerning1
1{\f3\lang1028\uc2\u65289\'a1\'5e\tab}{\lang2047 UART_RXD{\loch\af1\hich\af1\dbch
\f2\uc2\u65292\'81\'43\u25509\'90\'da\u25910\'9d\'be\u65307\'81\'47}Receiving{\lang2057
\par}}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\lang2047\fs24\par}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\fs24
\kerning1 2{\f3\lang1028\uc2\u65289\'a1\'5e\tab}{\lang2047 General Purpose Input
/Output{\loch\af1\hich\af1\dbch\f2\uc2\u65306\'81\'46}GPIO3{\loch\af1\hich\af1\dbch
\f2\uc2\u65307\'81\'47}}}\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh2089
\trleft-180\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1
\clshdng10000\clcfpat4\clcbpat4\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1
\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx3093\clvertalc
\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20
\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx9448\pard\intbl\pard\intbl\nowidctlpar
\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 2
}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 UTXD}\cell\pard\pard\intbl\nowidctlpar\nooverflow
\sl240\slmult1{\fs24  1{\f4\lang1028\uc2\u65289\'a1\'5e\tab{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\kerning1 UART_TXD{\loch\af1\hich\af1\dbch\f2\u65292\'81\'43\uc1
\u21457\'3f\uc2\u36865\'91\'97\u65307\'81\'47}Sending}}{\lang2047\par}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24\kerning1 2{\loch\af1\hich\af1\dbch\f2\uc2\u65289\'81\'6a}General Purpose Input
/Output{\loch\af1\hich\af1\dbch\f2\uc2\u65306\'81\'46}GPIO1{\loch\af1\hich\af1\dbch
\f2\uc2\u65307\'81\'47}}{\lang2047\fs24\par}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24\kerning1 3{}#{\loch\af1\hich\af1\dbch\f2\uc2\u65289\'81\'6a\uc1\u24320\'3f
\uc2\u26426\'8a\'f7\uc1\u26102\'3f\uc2\u31105\'8b\'d6\u27490\'8e\'7e\u19979\'89\'ba
\u25289\'9d\'66\u65307\'81\'47}}{\lang2047\fs24\par}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{}##{\fs24 1)UART_TXD,send;\line
2)GeneralPurpose,Input/Output:,GPIO1;\line 3) When the power-down is prohibited;
{\lang2047\par}}

\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh1039\trleft-180\clvertalc\clbrdrt
\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4
\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat4\clcbpat4\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx9448
\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 5}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240
\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 RESET{\loch\af1\hich
\af1\dbch\f2\uc2\u65288\'81\'69}GPIO 16{\loch\af1\hich\af1\dbch\f2\uc2\u65289\'81
\'6a}}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\loch\af6\hich\af6
\dbch\f5\cf1\lang2047\fs24\uc2\u22806\'8a\'4f\u37096\'95\'94{\dbch\af5\loch\af6\hich
\f6 Reset{}#}\u20449\'90\'4d\u21495\'8d\'86\u65292\'81\'43\u20302\'92\'e1\uc1\u30005
\'3f\uc2\u24179\'95\'bd\uc1\u22797\'3f\uc2\u20301\'88\'ca\u65292\'81\'43\u39640\'8d
\'82\uc1\u30005\'3f\uc2\u24179\'95\'bd\u24037\'8d\'48\u20316\'8d\'ec\u65288\'81\'69
\u40664\'e0\'d2\uc1\u35748\'3f\uc2\u39640\'8d\'82\u65289\'81\'6a\u65307\'81\'47{
\f0\cf0\par}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{}##{\fs24 External Reset signal
, low reset, the high level of work (the default height);{\lang2047\par}}

\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh377\trleft-180\clvertalc\clbrdrt
\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3
\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3\cellx9448
\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 6}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240
\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 GND}\cell\pard\pard
\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24\kerning1 GND}\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh619\trleft-180
\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3\cellx3093\clvertalc\clbrdrt\brdrs
\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx9448\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1
{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 8}\cell\pard\pard\intbl\nowidctlpar
\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 VCC
}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 3.3V{\loch\af1\hich\af1\dbch\f2\uc2\u65292\'81\'43
{\cf0\u27169\'96\'cd\uc1\u22359\'3f\uc2\u20379\'8b\'9f\uc1\u30005\'3f\uc2\u65307
\'81\'47}}Vcc}\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh49\trleft-180\clvertalc
\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4
\clcbpat4\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20
\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20
\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat4\clcbpat4\cellx9448\pard\intbl\intbl\cell\pard\intbl\cell\pard\intbl\cell
\pard\pard\intbl\row\pard\trowd\trgaph180\trrh3004\trleft-180\clvertalc\clbrdrt\brdrs
\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx621
\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat4\clcbpat4\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx9448
\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 11}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240
\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 GPIO0}\cell\pard\pard
\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\fs24 1
{\f3\lang1028\uc2\u65289\'a1\'5e\tab{\f7\cf0\lang2047\u40664\'e0\'d2\uc1\u35748\'3f
{\f0 WiFi Status}\uc2\u65306\'81\'46{\f0 WiFi}\u24037\'8d\'48\u20316\'8d\'ec\u29366
\'8f\'f3\uc1\u24577\'3f\uc2\u25351\'8e\'77\u31034\'8e\'a6\u28783\'93\'94\u25511\'8d
\'54\u21046\'90\'a7\u20449\'90\'4d\u21495\'8d\'86\u65307\'81\'47\par}}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\fs24
2{\f3\lang1028\uc2\u65289\'a1\'5e\tab{\loch\af1\hich\af1\dbch\f2\lang2047\u24037
\'8d\'48\u20316\'8d\'ec\u27169\'96\'cd\u24335\'8e\'ae\uc1\u36873\'3f\u25321\'3f\uc2
\u65306\'81\'46{\f0\cf0\par}}}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24    {\loch\af1\hich\af1\dbch\f2\uc2\u19978\'8f\'e3\u25289\'9d\'66\u65306\'81
\'46}Flash Boot{\loch\af1\hich\af1\dbch\f2\uc2\u65292\'81\'43\u24037\'8d\'48\u20316
\'8d\'ec\u27169\'96\'cd\u24335\'8e\'ae\u65307\'81\'47{\f0\cf0\par}}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24    {\loch\af1\hich\af1\dbch\f2\uc2\u19979\'89\'ba\u25289\'9d\'66\u65306\'81
\'46}UART Download{\loch\af1\hich\af1\dbch\f2\uc2\u65292\'81\'43\u19979\'89\'ba\uc1
\u36733\'3f\uc2\u27169\'96\'cd\u24335\'8e\'ae\u65307\'81\'47{\f0\cf0\par}}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{}##{\fs24 1) Default WiFi Status
: WiFi working status indicator control signal;\line 2)Working,mode,selection:Pullup
:-FlashBoot,operating,mode;\~ Pullown: UART Download, download mode;{\lang2047\par
}}

\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh814\trleft-180\clvertalc\clbrdrt
\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3
\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3\cellx9448
\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 12}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240
\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 ADC}\cell\pard\pard
\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24\kerning1 ADC{\loch\af1\hich\af1\dbch\f2\uc2\u65292\'81\'43\uc1\u36755\'3f\uc2
\u20837\'93\'fc\u33539\'e4\'97\uc1\u22260\'3f\uc2\u65306\'81\'46}0V-1V{\loch\af1
\hich\af1\dbch\f2\uc2\u65307\'81\'47}}{\lang2047\fs24\par}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{}##{\fs24 ADC, input range: 0V-
1V{\lang2047\par}}

\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh49\trleft-180\clvertalc\clbrdrt
\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4
\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat4\clcbpat4\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4\clcbpat4\cellx9448
\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich
\f1\cf1\lang2047\fs24\kerning1 13}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240
\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 GPIO15}\cell\pard
\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047
\fs24\kerning1 PULLdown}\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh1339\trleft-180
\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs
\brdrw20\brdrcf1\clshdng10000\clcfpat3\clcbpat3\cellx3093\clvertalc\clbrdrt\brdrs
\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat3\clcbpat3\cellx9448\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1
{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 14}\cell\pard\pard\intbl\nowidctlpar
\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 CH
_PD}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\dbch\af2\loch\af1
\hich\f1\cf1\fs24\kerning1 1{\f3\lang1028\uc2\u65289\'a1\'5e\tab{\loch\af1\hich\af1
\dbch\f2\lang2047\u39640\'8d\'82\uc1\u30005\'3f\uc2\u24179\'95\'bd\u24037\'8d\'48
\u20316\'8d\'ec\u65307\'81\'47}}}{\lang2047\fs24\par}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\f7\lang2047\fs24\uc2\u20302\'92
\'e1\uc1\u30005\'3f\uc2\u24179\'95\'bd\u27169\'96\'cd\uc1\u22359\'3f\uc2\u20379\'8b
\'9f\uc1\u30005\'3f\u20851\'3f\uc2\u25481\'9d\'7b\u65307\'81\'47\par}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{}#{\fs24 1)a,High,level,of,work
;-input,High,or,Power,Down\line 2) Turn off the power supply module is low;{\lang2047
\par}}

\cell\pard\pard\intbl\row\pard\trowd\trgaph180\trrh1884\trleft-180\clvertalc\clbrdrt
\brdrs\brdrw20\brdrcf1\clbrdrb\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1
\clshdng10000\clcfpat4\clcbpat4\cellx621\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1
\clbrdrb\brdrs\brdrw20\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clshdng10000\clcfpat4
\clcbpat4\cellx3093\clvertalc\clbrdrt\brdrs\brdrw20\brdrcf1\clbrdrb\brdrs\brdrw20
\brdrcf1\clbrdrl\brdrs\brdrw20\brdrcf1\clbrdrr\brdrs\brdrw20\brdrcf1\clshdng10000
\clcfpat4\clcbpat4\cellx9448\pard\intbl\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1
{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 15}\cell\pard\pard\intbl\nowidctlpar
\nooverflow\sl240\slmult1{\dbch\af2\loch\af1\hich\f1\cf1\lang2047\fs24\kerning1 GPIO2
}\cell\pard\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\fs24  1{\f4\lang1028
\uc2\u65289\'a1\'5e\tab{\loch\af1\hich\af1\dbch\f2\cf1\lang2047\kerning1\uc1\u24320
\'3f\uc2\u26426\'8a\'f7\u19978\'8f\'e3\uc1\u30005\'3f\u26102\'3f\uc2\u24517\'95\'4b
\uc1\u39035\'3f\u20026\'3f\uc2\u39640\'8d\'82\uc1\u30005\'3f\uc2\u24179\'95\'bd\u65292
\'81\'43\u31105\'8b\'d6\u27490\'8e\'7e\u30828\'8d\'64\u20214\'8c\'8f\u19979\'89\'ba
\u25289\'9d\'66\u65307\'81\'47}}{\lang2047\par}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{\fs24  2{\f4\lang1028\uc2\u65289
\'a1\'5e\tab{\f0{}#{\loch\af1\hich\af1\dbch\f2\cf1\lang2047\kerning1\u20869\'93\'e0
\u37096\'95\'94\u40664\'e0\'d2\uc1\u35748\'3f\uc2\u24050\'9b\'df\u25289\'9d\'66\u39640
\'8d\'82}{\lang2047\par}}}}

\pard\intbl\nowidctlpar\nooverflow\sl240\slmult1{}##{\fs24 1) must be turned on 
when the power is high, prohibit hardware dropdown;\line 2) internal default has
 been pulled high{\lang2047\par}}

\cell\pard\pard\intbl\row\pard\par}

}