Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: list.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "list.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "list"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : list
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/school/ise_projs/final-year-project/EncoderV2/size_data_pkg.vhd" in Library work.
Architecture size_data_pkg of Entity size_data_pkg is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/EncoderV2/list.vhd" in Library work.
Architecture behavioral of Entity list is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <list> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <list> in library <work> (Architecture <behavioral>).
Entity <list> analyzed. Unit <list> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <list>.
    Related source file is "/home/school/ise_projs/final-year-project/EncoderV2/list.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <elements_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <elements_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <elements_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator greater for signal <elements_2$cmp_gt0000> created at line 70.
    Found 8-bit comparator equal for signal <response$cmp_eq0000> created at line 49.
    Found 8-bit comparator equal for signal <response$cmp_eq0001> created at line 49.
    Found 8-bit comparator equal for signal <response$cmp_eq0002> created at line 49.
    Found 8-bit comparator equal for signal <response$cmp_eq0003> created at line 49.
    Summary:
	inferred   5 Comparator(s).
Unit <list> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 8-bit latch                                           : 3
# Comparators                                          : 5
 3-bit comparator greater                              : 1
 8-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 8-bit latch                                           : 3
# Comparators                                          : 5
 3-bit comparator greater                              : 1
 8-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <list> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block list, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : list.ngr
Top Level Output File Name         : list
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 23
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 1
#      LUT4                        : 15
#      VCC                         : 1
# FlipFlops/Latches                : 24
#      LDCPE                       : 24
# IO Buffers                       : 11
#      IBUF                        : 8
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                       14  out of   2448     0%  
 Number of Slice Flip Flops:             24  out of   4896     0%  
 Number of 4 input LUTs:                 21  out of   4896     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    108    10%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
N1                                 | NONE(elements_4_0)     | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(elements_2_0)     | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 19.516ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4336 / 3
-------------------------------------------------------------------------
Delay:               19.516ns (Levels of Logic = 15)
  Source:            vq<0> (PAD)
  Destination:       index<1> (PAD)

  Data Path: vq<0> to index<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.499  vq_0_IBUF (vq_0_IBUF)
     LDCPE:D->Q            2   0.393   0.532  elements_2_0 (elements_2_0)
     LUT4:I0->O            1   0.612   0.509  response_cmp_eq0002826 (response_cmp_eq0002826)
     LUT4:I0->O            3   0.612   0.603  response_cmp_eq00028136 (response_cmp_eq0002)
     LUT2:I0->O            8   0.612   0.643  elements_3_cmp_eq00001 (elements_3_cmp_eq0000)
     LDCPE:GE->Q           2   0.588   0.532  elements_3_0 (elements_3_0)
     LUT4:I0->O            1   0.612   0.509  response_cmp_eq0001826 (response_cmp_eq0001826)
     LUT4:I0->O            3   0.612   0.603  response_cmp_eq00018136 (response_cmp_eq0001)
     LUT2:I0->O            8   0.612   0.643  elements_4_cmp_eq00001 (elements_4_cmp_eq0000)
     LDCPE:GE->Q           1   0.588   0.509  elements_4_0 (elements_4_0)
     LUT4:I0->O            1   0.612   0.509  response_cmp_eq0000826 (response_cmp_eq0000826)
     LUT4:I0->O            3   0.612   0.603  response_cmp_eq00008136 (response_cmp_eq0000)
     LUT2:I0->O            4   0.612   0.499  response_mux0003<2>1 (index_2_OBUF)
     INV:I->O              1   0.612   0.357  response_mux0003<1>1_INV_0 (index_1_OBUF)
     OBUF:I->O                 3.169          index_1_OBUF (index<1>)
    ----------------------------------------
    Total                     19.516ns (11.964ns logic, 7.552ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 7.31 secs
 
--> 


Total memory usage is 540884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

