//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z1fPiS_

.visible .entry _Z1fPiS_(
	.param .u64 _Z1fPiS__param_0,
	.param .u64 _Z1fPiS__param_1
)
{
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<11>;

//start
	ld.param.u64 	%rd1, [_Z1fPiS__param_0];
	ld.param.u64 	%rd2, [_Z1fPiS__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %tid.x;
	sub.s64 	%rd5, %rd2, %rd1;
	shr.u64 	%rd6, %rd5, 2;
	cvt.u32.u64	%r2, %rd6;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.u32 	%r3, [%rd8];
	add.s32 	%r4, %r2, %r1;
	add.s32 	%r5, %r4, -1;
	mul.wide.s32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.u32 	%r6, [%rd10];
	add.s32 	%r7, %r6, %r3;
	st.global.u32 	[%rd8], %r7;
	ret;
}


